Analysis & Synthesis report for Phascan
Thu Jan 19 15:44:33 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Dependent File Changes for Partition sld_hub:auto_hub
  9. Partition for Top-Level Resource Utilization by Entity
 10. State Machine - |top|advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus|CS
 11. State Machine - |top|ut_top:u_ut_top|rx_tx_fsm:u_rx_tx_fsm|state
 12. State Machine - |top|advca_driver:u_advca_driver|ad_spi_bus:u_ad_spi_bus|CS
 13. State Machine - |top|ut_top:u_ut_top|sram:u_sram|state
 14. Registers Protected by Synthesis
 15. Logic Cells Representing Combinational Loops
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for Top-level Entity: |top
 21. Source assignments for advca_driver:u_advca_driver
 22. Source assignments for config_explain:u_config_explain|pcontrol_spi:u_pcontrol_spi
 23. Source assignments for config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_1024_FocusLaw:ram_1024_focuslaw_inst|altsyncram:altsyncram_component|altsyncram_ja24:auto_generated
 24. Source assignments for config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_GROUP:ram_group_inst|altsyncram:altsyncram_component|altsyncram_p924:auto_generated
 25. Source assignments for config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component|altsyncram_8v14:auto_generated
 26. Source assignments for config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_FIR_COE:ram_fir_coe_inst|altsyncram:altsyncram_component|altsyncram_lk24:auto_generated
 27. Source assignments for config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_GL0BAL_REG:ram_gl0bal_reg_inst|altsyncram:altsyncram_component|altsyncram_cp24:auto_generated
 28. Source assignments for ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider
 29. Source assignments for ut_top:u_ut_top|rx_tx_fsm:u_rx_tx_fsm
 30. Source assignments for ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated
 31. Source assignments for ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_compress:u_video_compress
 32. Source assignments for ut_top:u_ut_top|com_interface:u_com_interface
 33. Source assignments for ut_top:u_ut_top|sram:u_sram|g96k8bitram:a0|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated
 34. Source assignments for ut_top:u_ut_top|sram:u_sram|g96k8bitram:a1|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated
 35. Source assignments for ut_top:u_ut_top|sram:u_sram|g96k8bitram:b0|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated
 36. Source assignments for ut_top:u_ut_top|sram:u_sram|g96k8bitram:b1|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated
 37. Source assignments for pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel
 38. Source assignments for pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel
 39. Source assignments for pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|parallel_32add:sumbeam|parallel_add:parallel_add_component|par_add_tse:auto_generated
 40. Source assignments for ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_qc21:auto_generated|altsyncram_nh91:altsyncram4
 41. Source assignments for ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_rc21:auto_generated|altsyncram_mh91:altsyncram5
 42. Source assignments for ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_pc21:auto_generated|altsyncram_lh91:altsyncram5
 43. Source assignments for ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_nc21:auto_generated|altsyncram_fh91:altsyncram4
 44. Source assignments for ut_top:u_ut_top|ut_data_control:u_ut_data_control|average_ram:u_average_ram|altshift_taps:average_rdy_rtl_0|shift_taps_0ou:auto_generated|altsyncram_nk91:altsyncram4
 45. Source assignments for ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_pc21:auto_generated|altsyncram_lh91:altsyncram5
 46. Parameter Settings for User Entity Instance: osc_100_200_40m:u_osc_100_200_40m|osc_100_200_40m_0002:osc_100_200_40m_inst|altera_pll:altera_pll_i
 47. Parameter Settings for User Entity Instance: reset_gen:u_reset_gen
 48. Parameter Settings for User Entity Instance: run_led:u_run_led
 49. Parameter Settings for User Entity Instance: advca_driver:u_advca_driver|reset_gen:u_reset_gen
 50. Parameter Settings for User Entity Instance: advca_driver:u_advca_driver|ad_spi_bus:u_ad_spi_bus
 51. Parameter Settings for User Entity Instance: advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus
 52. Parameter Settings for User Entity Instance: config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_1024_FocusLaw:ram_1024_focuslaw_inst|altsyncram:altsyncram_component
 53. Parameter Settings for User Entity Instance: config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_GROUP:ram_group_inst|altsyncram:altsyncram_component
 54. Parameter Settings for User Entity Instance: config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component
 55. Parameter Settings for User Entity Instance: config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_FIR_COE:ram_fir_coe_inst|altsyncram:altsyncram_component
 56. Parameter Settings for User Entity Instance: config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_GL0BAL_REG:ram_gl0bal_reg_inst|altsyncram:altsyncram_component
 57. Parameter Settings for User Entity Instance: config_explain:u_config_explain|source_command:u_source_command
 58. Parameter Settings for User Entity Instance: ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component
 59. Parameter Settings for User Entity Instance: ut_top:u_ut_top|state_cfg:u_state_cfg
 60. Parameter Settings for User Entity Instance: ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component
 61. Parameter Settings for User Entity Instance: ut_top:u_ut_top|sram:u_sram|g96k8bitram:a0|altsyncram:altsyncram_component
 62. Parameter Settings for User Entity Instance: ut_top:u_ut_top|sram:u_sram|g96k8bitram:a1|altsyncram:altsyncram_component
 63. Parameter Settings for User Entity Instance: ut_top:u_ut_top|sram:u_sram|g96k8bitram:b0|altsyncram:altsyncram_component
 64. Parameter Settings for User Entity Instance: ut_top:u_ut_top|sram:u_sram|g96k8bitram:b1|altsyncram:altsyncram_component
 65. Parameter Settings for User Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|parallel_32add:sumbeam|parallel_add:parallel_add_component
 66. Parameter Settings for User Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|gain_control_mul:gmul|lpm_mult:lpm_mult_component
 67. Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|altdpram:ram_adc_fifoa_rtl_0
 68. Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|altdpram:ram_adc_fifoa_rtl_0
 69. Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch29|altdpram:ram_adc_fifoa_rtl_0
 70. Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch28|altdpram:ram_adc_fifoa_rtl_0
 71. Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|altdpram:ram_adc_fifoa_rtl_0
 72. Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|altdpram:ram_adc_fifoa_rtl_0
 73. Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch25|altdpram:ram_adc_fifoa_rtl_0
 74. Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch22|altdpram:ram_adc_fifoa_rtl_0
 75. Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|altdpram:ram_adc_fifoa_rtl_0
 76. Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch17|altdpram:ram_adc_fifoa_rtl_0
 77. Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch16|altdpram:ram_adc_fifoa_rtl_0
 78. Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch15|altdpram:ram_adc_fifoa_rtl_0
 79. Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|altdpram:ram_adc_fifoa_rtl_0
 80. Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|altdpram:ram_adc_fifoa_rtl_0
 81. Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|altdpram:ram_adc_fifoa_rtl_0
 82. Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|altdpram:ram_adc_fifoa_rtl_0
 83. Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|altdpram:ram_adc_fifoa_rtl_0
 84. Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|altdpram:ram_adc_fifoa_rtl_0
 85. Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|altdpram:ram_adc_fifoa_rtl_0
 86. Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|altdpram:ram_adc_fifoa_rtl_0
 87. Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch6|altdpram:ram_adc_fifoa_rtl_0
 88. Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|altdpram:ram_adc_fifoa_rtl_0
 89. Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch2|altdpram:ram_adc_fifoa_rtl_0
 90. Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch0|altdpram:ram_adc_fifoa_rtl_0
 91. Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch24|altdpram:ram_adc_fifoa_rtl_0
 92. Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch23|altdpram:ram_adc_fifoa_rtl_0
 93. Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch1|altdpram:ram_adc_fifoa_rtl_0
 94. Parameter Settings for Inferred Entity Instance: ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_0
 95. Parameter Settings for Inferred Entity Instance: ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_2
 96. Parameter Settings for Inferred Entity Instance: ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_3
 97. Parameter Settings for Inferred Entity Instance: ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_4
 98. Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch20|altdpram:ram_adc_fifoa_rtl_0
 99. Parameter Settings for Inferred Entity Instance: ut_top:u_ut_top|ut_data_control:u_ut_data_control|average_ram:u_average_ram|altshift_taps:average_rdy_rtl_0
100. Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch21|altdpram:ram_adc_fifoa_rtl_0
101. Parameter Settings for Inferred Entity Instance: ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_1
102. Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|altdpram:ram_adc_fifoa_rtl_0
103. Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|altdpram:ram_adc_fifoa_rtl_0
104. Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch5|altdpram:ram_adc_fifoa_rtl_0
105. Partition Dependent Files
106. Post-Synthesis Netlist Statistics for Top Partition
107. Partition "rx_lvds:u_rx_lvds1" Resource Utilization by Entity
108. Registers Protected by Synthesis
109. Source assignments for advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component
110. Source assignments for advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated
111. Parameter Settings for User Entity Instance: advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component
112. Partition Dependent Files
113. Post-Synthesis Netlist Statistics for Partition rx_lvds:u_rx_lvds1
114. Partition "rx_lvds_3:u_rx_lvds_3" Resource Utilization by Entity
115. Registers Protected by Synthesis
116. Source assignments for advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component
117. Source assignments for advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated
118. Parameter Settings for User Entity Instance: advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component
119. Partition Dependent Files
120. Post-Synthesis Netlist Statistics for Partition rx_lvds_3:u_rx_lvds_3
121. Partition "sld_hub:auto_hub" Resource Utilization by Entity
122. Multiplexer Restructuring Statistics (Restructuring Performed)
123. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
124. Partition "sld_signaltap:auto_signaltap_0" Resource Utilization by Entity
125. Registers Removed During Synthesis
126. Removed Registers Triggering Further Register Optimizations
127. Multiplexer Restructuring Statistics (Restructuring Performed)
128. Source assignments for sld_signaltap:auto_signaltap_0
129. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
130. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
131. Port Connectivity Checks: "pa_top:u_pa_top|dac_base_gain:u_dac_base_gain"
132. Port Connectivity Checks: "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|gain_control_mul:gmul"
133. Port Connectivity Checks: "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream"
134. Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[31].tx32ch"
135. Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[30].tx32ch"
136. Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[29].tx32ch"
137. Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[28].tx32ch"
138. Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[27].tx32ch"
139. Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[26].tx32ch"
140. Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[25].tx32ch"
141. Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[24].tx32ch"
142. Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[23].tx32ch"
143. Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[22].tx32ch"
144. Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[21].tx32ch"
145. Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[20].tx32ch"
146. Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[19].tx32ch"
147. Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[18].tx32ch"
148. Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[17].tx32ch"
149. Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[16].tx32ch"
150. Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[15].tx32ch"
151. Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[14].tx32ch"
152. Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[13].tx32ch"
153. Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[12].tx32ch"
154. Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[11].tx32ch"
155. Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[10].tx32ch"
156. Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[9].tx32ch"
157. Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[8].tx32ch"
158. Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[7].tx32ch"
159. Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[6].tx32ch"
160. Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[5].tx32ch"
161. Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[4].tx32ch"
162. Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[3].tx32ch"
163. Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[2].tx32ch"
164. Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[1].tx32ch"
165. Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[0].tx32ch"
166. Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel"
167. Port Connectivity Checks: "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel"
168. Port Connectivity Checks: "pa_top:u_pa_top|pa_rx_tx_fsm:u_pa_rx_tx_fsm"
169. Port Connectivity Checks: "ut_top:u_ut_top|sram:u_sram"
170. Port Connectivity Checks: "ut_top:u_ut_top|com_interface:u_com_interface"
171. Port Connectivity Checks: "ut_top:u_ut_top|analog:u_analog2"
172. Port Connectivity Checks: "ut_top:u_ut_top|analog:u_analog1"
173. Port Connectivity Checks: "ut_top:u_ut_top|alarm_operator:u_alarm_operator"
174. Port Connectivity Checks: "ut_top:u_ut_top|strobe_alarm_se:u_strobe_alarm_se54"
175. Port Connectivity Checks: "ut_top:u_ut_top|strobe_alarm_se:u_strobe_alarm_se53"
176. Port Connectivity Checks: "ut_top:u_ut_top|strobe_alarm_se:u_strobe_alarm_se52"
177. Port Connectivity Checks: "ut_top:u_ut_top|strobe_alarm_se:u_strobe_alarm_se51"
178. Port Connectivity Checks: "ut_top:u_ut_top|strobe_alarm_se:u_strobe_alarm_se50"
179. Port Connectivity Checks: "ut_top:u_ut_top|strobe_alarm_se:u_strobe_alarm_se49"
180. Port Connectivity Checks: "ut_top:u_ut_top|fsm_delay:u_fsm_delay"
181. Port Connectivity Checks: "ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b"
182. Port Connectivity Checks: "ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum"
183. Port Connectivity Checks: "ut_top:u_ut_top|state_cfg:u_state_cfg"
184. Port Connectivity Checks: "ut_top:u_ut_top|rx_tx_fsm:u_rx_tx_fsm"
185. Port Connectivity Checks: "ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0"
186. Port Connectivity Checks: "ut_top:u_ut_top|ex_trig:u_ex_trig"
187. Port Connectivity Checks: "ut_top:u_ut_top"
188. Port Connectivity Checks: "config_explain:u_config_explain|source_command:u_source_command"
189. Port Connectivity Checks: "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_FIR_COE:ram_fir_coe_inst"
190. Port Connectivity Checks: "config_explain:u_config_explain|pcontrol_spi:u_pcontrol_spi"
191. Port Connectivity Checks: "advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus"
192. Port Connectivity Checks: "advca_driver:u_advca_driver|ad_spi_bus:u_ad_spi_bus"
193. Port Connectivity Checks: "osc_100_200_40m:u_osc_100_200_40m"
194. SignalTap II Logic Analyzer Settings
195. Elapsed Time Per Partition
196. Analysis & Synthesis Messages
197. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Jan 19 15:44:33 2017           ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Standard Edition ;
; Revision Name                   ; Phascan                                         ;
; Top-level Entity Name           ; top                                             ;
; Family                          ; Arria V                                         ;
; Logic utilization (in ALMs)     ; N/A until Partition Merge                       ;
; Total registers                 ; N/A until Partition Merge                       ;
; Total pins                      ; N/A until Partition Merge                       ;
; Total virtual pins              ; N/A until Partition Merge                       ;
; Total block memory bits         ; N/A until Partition Merge                       ;
; Total DSP Blocks                ; N/A until Partition Merge                       ;
; Total HSSI RX PCSs              ; N/A until Partition Merge                       ;
; Total HSSI PMA RX Deserializers ; N/A until Partition Merge                       ;
; Total HSSI TX PCSs              ; N/A until Partition Merge                       ;
; Total HSSI PMA TX Serializers   ; N/A until Partition Merge                       ;
; Total PLLs                      ; N/A until Partition Merge                       ;
; Total DLLs                      ; N/A until Partition Merge                       ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5AGXMA5G4F31I5     ;                    ;
; Top-level entity name                                                           ; top                ; Phascan            ;
; Family name                                                                     ; Arria V            ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Restructure Multiplexers                                                        ; On                 ; Auto               ;
; Preserve fewer node names                                                       ; Off                ; On                 ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Remove Redundant Logic Cells                                                    ; On                 ; Off                ;
; Perform WYSIWYG Primitive Resynthesis                                           ; On                 ; Off                ;
; Allow Shift Register Merging across Hierarchies                                 ; Always             ; Auto               ;
; Allow Any RAM Size For Recognition                                              ; On                 ; Off                ;
; Allow Any ROM Size For Recognition                                              ; On                 ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.53        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  17.6%      ;
;     Processor 3            ;  17.6%      ;
;     Processor 4            ;  17.6%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------+-----------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                         ; Library         ;
+--------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------+-----------------+
; ../CORE/top_core/rx_lvds_3.v                                       ; yes             ; User Wizard-Generated File             ; D:/Phascan_2017_1_18_restored/CORE/top_core/rx_lvds_3.v                                              ;                 ;
; ../CORE/top_core/rx_lvds.v                                         ; yes             ; User Wizard-Generated File             ; D:/Phascan_2017_1_18_restored/CORE/top_core/rx_lvds.v                                                ;                 ;
; ../SRC/ut_src/state_cfg.vhd                                        ; yes             ; User VHDL File                         ; D:/Phascan_2017_1_18_restored/SRC/ut_src/state_cfg.vhd                                               ;                 ;
; ../CORE/pa_core/gain_control_mul.vhd                               ; yes             ; User Wizard-Generated File             ; D:/Phascan_2017_1_18_restored/CORE/pa_core/gain_control_mul.vhd                                      ;                 ;
; ../CORE/pa_core/parallel_32add.vhd                                 ; yes             ; User Wizard-Generated File             ; D:/Phascan_2017_1_18_restored/CORE/pa_core/parallel_32add.vhd                                        ;                 ;
; ../SRC/ut_src/STROBE_I.vhd                                         ; yes             ; User VHDL File                         ; D:/Phascan_2017_1_18_restored/SRC/ut_src/STROBE_I.vhd                                                ;                 ;
; ../SRC/ut_src/STROBE_AB.vhd                                        ; yes             ; User VHDL File                         ; D:/Phascan_2017_1_18_restored/SRC/ut_src/STROBE_AB.vhd                                               ;                 ;
; ../SRC/ut_src/com_interface.vhd                                    ; yes             ; User VHDL File                         ; D:/Phascan_2017_1_18_restored/SRC/ut_src/com_interface.vhd                                           ;                 ;
; ../SRC/ut_src/analog.vhd                                           ; yes             ; User VHDL File                         ; D:/Phascan_2017_1_18_restored/SRC/ut_src/analog.vhd                                                  ;                 ;
; ../SRC/ut_src/alarm_operator.vhd                                   ; yes             ; User VHDL File                         ; D:/Phascan_2017_1_18_restored/SRC/ut_src/alarm_operator.vhd                                          ;                 ;
; ../SRC/ut_src/strobe_alarm.vhd                                     ; yes             ; User VHDL File                         ; D:/Phascan_2017_1_18_restored/SRC/ut_src/strobe_alarm.vhd                                            ;                 ;
; ../SRC/ut_src/strobe_alarm_se.vhd                                  ; yes             ; User VHDL File                         ; D:/Phascan_2017_1_18_restored/SRC/ut_src/strobe_alarm_se.vhd                                         ;                 ;
; ../SRC/ut_src/fsm_delay.vhd                                        ; yes             ; User VHDL File                         ; D:/Phascan_2017_1_18_restored/SRC/ut_src/fsm_delay.vhd                                               ;                 ;
; ../SRC/ut_src/STROBE_A_B_I.vhd                                     ; yes             ; User VHDL File                         ; D:/Phascan_2017_1_18_restored/SRC/ut_src/STROBE_A_B_I.vhd                                            ;                 ;
; ../SRC/ut_src/hs.vhd                                               ; yes             ; User VHDL File                         ; D:/Phascan_2017_1_18_restored/SRC/ut_src/hs.vhd                                                      ;                 ;
; ../CORE/ut_core/g96k8bitram.vhd                                    ; yes             ; User Wizard-Generated File             ; D:/Phascan_2017_1_18_restored/CORE/ut_core/g96k8bitram.vhd                                           ;                 ;
; ../SRC/ut_src/sram.v                                               ; yes             ; User Verilog HDL File                  ; D:/Phascan_2017_1_18_restored/SRC/ut_src/sram.v                                                      ;                 ;
; ../SRC/ut_src/average_ram.vhd                                      ; yes             ; User VHDL File                         ; D:/Phascan_2017_1_18_restored/SRC/ut_src/average_ram.vhd                                             ;                 ;
; ../SRC/ut_src/VIDEO_COMPRESS.vhd                                   ; yes             ; User VHDL File                         ; D:/Phascan_2017_1_18_restored/SRC/ut_src/VIDEO_COMPRESS.vhd                                          ;                 ;
; ../SRC/ut_src/dac_base_gain.v                                      ; yes             ; User Verilog HDL File                  ; D:/Phascan_2017_1_18_restored/SRC/ut_src/dac_base_gain.v                                             ;                 ;
; ../SRC/ut_src/dma_int.vhd                                          ; yes             ; User VHDL File                         ; D:/Phascan_2017_1_18_restored/SRC/ut_src/dma_int.vhd                                                 ;                 ;
; ../CORE/ut_core/adder39_20bit.vhd                                  ; yes             ; User Wizard-Generated File             ; D:/Phascan_2017_1_18_restored/CORE/ut_core/adder39_20bit.vhd                                         ;                 ;
; ../SRC/ut_src/Video_filter.vhd                                     ; yes             ; User VHDL File                         ; D:/Phascan_2017_1_18_restored/SRC/ut_src/Video_filter.vhd                                            ;                 ;
; ../SRC/ut_src/band_select.vhd                                      ; yes             ; User VHDL File                         ; D:/Phascan_2017_1_18_restored/SRC/ut_src/band_select.vhd                                             ;                 ;
; ../CORE/ut_core/RAM_1024_FocusLaw.vhd                              ; yes             ; User Wizard-Generated File             ; D:/Phascan_2017_1_18_restored/CORE/ut_core/RAM_1024_FocusLaw.vhd                                     ;                 ;
; ../CORE/ut_core/RAM_GL0BAL_REG.vhd                                 ; yes             ; User Wizard-Generated File             ; D:/Phascan_2017_1_18_restored/CORE/ut_core/RAM_GL0BAL_REG.vhd                                        ;                 ;
; ../CORE/ut_core/RAM_FIR_COE.vhd                                    ; yes             ; User Wizard-Generated File             ; D:/Phascan_2017_1_18_restored/CORE/ut_core/RAM_FIR_COE.vhd                                           ;                 ;
; ../CORE/ut_core/RAM_TCG.vhd                                        ; yes             ; User Wizard-Generated File             ; D:/Phascan_2017_1_18_restored/CORE/ut_core/RAM_TCG.vhd                                               ;                 ;
; ../CORE/ut_core/RAM_GROUP.vhd                                      ; yes             ; User Wizard-Generated File             ; D:/Phascan_2017_1_18_restored/CORE/ut_core/RAM_GROUP.vhd                                             ;                 ;
; ../SRC/ut_src/source_command.vhd                                   ; yes             ; User VHDL File                         ; D:/Phascan_2017_1_18_restored/SRC/ut_src/source_command.vhd                                          ;                 ;
; ../SRC/ut_src/m9k_ram.vhd                                          ; yes             ; User VHDL File                         ; D:/Phascan_2017_1_18_restored/SRC/ut_src/m9k_ram.vhd                                                 ;                 ;
; ../SRC/ut_src/pcontrol_spi.vhd                                     ; yes             ; User VHDL File                         ; D:/Phascan_2017_1_18_restored/SRC/ut_src/pcontrol_spi.vhd                                            ;                 ;
; ../SRC/ut_src/reset_delay.vhd                                      ; yes             ; User VHDL File                         ; D:/Phascan_2017_1_18_restored/SRC/ut_src/reset_delay.vhd                                             ;                 ;
; ../SRC/ut_src/RX_TX_FSM.vhd                                        ; yes             ; User VHDL File                         ; D:/Phascan_2017_1_18_restored/SRC/ut_src/RX_TX_FSM.vhd                                               ;                 ;
; ../CORE/ut_core/DIVISION0.vhd                                      ; yes             ; User Wizard-Generated File             ; D:/Phascan_2017_1_18_restored/CORE/ut_core/DIVISION0.vhd                                             ;                 ;
; ../SRC/ut_src/EX_TRIG.v                                            ; yes             ; User Verilog HDL File                  ; D:/Phascan_2017_1_18_restored/SRC/ut_src/EX_TRIG.v                                                   ;                 ;
; ../SRC/top_src/ut_top.v                                            ; yes             ; User Verilog HDL File                  ; D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v                                                   ;                 ;
; ../SRC/top_src/top.v                                               ; yes             ; User Verilog HDL File                  ; D:/Phascan_2017_1_18_restored/SRC/top_src/top.v                                                      ;                 ;
; ../SRC/top_src/reset_gen.v                                         ; yes             ; User Verilog HDL File                  ; D:/Phascan_2017_1_18_restored/SRC/top_src/reset_gen.v                                                ;                 ;
; ../SRC/top_src/pa_top.v                                            ; yes             ; User Verilog HDL File                  ; D:/Phascan_2017_1_18_restored/SRC/top_src/pa_top.v                                                   ;                 ;
; ../SRC/top_src/alarm.vhd                                           ; yes             ; User VHDL File                         ; D:/Phascan_2017_1_18_restored/SRC/top_src/alarm.vhd                                                  ;                 ;
; ../SRC/top_src/ad_spi_bus.v                                        ; yes             ; User Verilog HDL File                  ; D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v                                               ;                 ;
; ../SRC/ut_src/config_explain.v                                     ; yes             ; User Verilog HDL File                  ; D:/Phascan_2017_1_18_restored/SRC/ut_src/config_explain.v                                            ;                 ;
; ../SRC/ut_src/select_switch.v                                      ; yes             ; User Verilog HDL File                  ; D:/Phascan_2017_1_18_restored/SRC/ut_src/select_switch.v                                             ;                 ;
; ../SRC/pa_src/pa_tx_ctrl.v                                         ; yes             ; User Verilog HDL File                  ; D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx_ctrl.v                                                ;                 ;
; ../SRC/pa_src/pa_gen_reset.v                                       ; yes             ; User Verilog HDL File                  ; D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_gen_reset.v                                              ;                 ;
; ../SRC/pa_src/pa_data_stream.v                                     ; yes             ; User Verilog HDL File                  ; D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_data_stream.v                                            ;                 ;
; ../SRC/pa_src/adc_delay_ch.vhd                                     ; yes             ; User VHDL File                         ; D:/Phascan_2017_1_18_restored/SRC/pa_src/adc_delay_ch.vhd                                            ;                 ;
; ../SRC/pa_src/pa_rx_tx_fsm.v                                       ; yes             ; User Verilog HDL File                  ; D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_rx_tx_fsm.v                                              ;                 ;
; ../SRC/top_src/advca_driver.v                                      ; yes             ; User Verilog HDL File                  ; D:/Phascan_2017_1_18_restored/SRC/top_src/advca_driver.v                                             ;                 ;
; ../SRC/ut_src/data_average.v                                       ; yes             ; User Verilog HDL File                  ; D:/Phascan_2017_1_18_restored/SRC/ut_src/data_average.v                                              ;                 ;
; ../SRC/pa_src/serial2parallel.v                                    ; yes             ; User Verilog HDL File                  ; D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v                                           ;                 ;
; ../SRC/pa_src/pa_tx.v                                              ; yes             ; User Verilog HDL File                  ; D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx.v                                                     ;                 ;
; ../SRC/top_src/run_led.v                                           ; yes             ; User Verilog HDL File                  ; D:/Phascan_2017_1_18_restored/SRC/top_src/run_led.v                                                  ;                 ;
; ../SRC/ut_src/ut_data_control.v                                    ; yes             ; User Verilog HDL File                  ; D:/Phascan_2017_1_18_restored/SRC/ut_src/ut_data_control.v                                           ;                 ;
; ../SRC/pa_src/pa_rx_ctrl.v                                         ; yes             ; User Verilog HDL File                  ; D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_rx_ctrl.v                                                ;                 ;
; ../SRC/top_src/vca_spi_bus.v                                       ; yes             ; User Verilog HDL File                  ; D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v                                              ;                 ;
; ../SRC/ut_src/spi_explain.v                                        ; yes             ; User Verilog HDL File                  ; D:/Phascan_2017_1_18_restored/SRC/ut_src/spi_explain.v                                               ;                 ;
; ../SRC/ut_src/data_finish.vhd                                      ; yes             ; User VHDL File                         ; D:/Phascan_2017_1_18_restored/SRC/ut_src/data_finish.vhd                                             ;                 ;
; ../CORE/top_core/osc_100_200_40m.v                                 ; yes             ; User Wizard-Generated File             ; D:/Phascan_2017_1_18_restored/CORE/top_core/osc_100_200_40m.v                                        ; osc_100_200_40m ;
; ../CORE/top_core/osc_100_200_40m/osc_100_200_40m_0002.v            ; yes             ; User Verilog HDL File                  ; D:/Phascan_2017_1_18_restored/CORE/top_core/osc_100_200_40m/osc_100_200_40m_0002.v                   ; osc_100_200_40m ;
; ../SRC/ut_src/modulation.vhd                                       ; yes             ; User VHDL File                         ; D:/Phascan_2017_1_18_restored/SRC/ut_src/modulation.vhd                                              ;                 ;
; altera_pll.v                                                       ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/altera_pll.v                                       ;                 ;
; altlvds_rx.tdf                                                     ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf                                     ;                 ;
; aglobal161.inc                                                     ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/aglobal161.inc                                     ;                 ;
; stratix_lvds_receiver.inc                                          ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/stratix_lvds_receiver.inc                          ;                 ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/stratix_pll.inc                                    ;                 ;
; stratixgx_lvds_receiver.inc                                        ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/stratixgx_lvds_receiver.inc                        ;                 ;
; stratixgx_pll.inc                                                  ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/stratixgx_pll.inc                                  ;                 ;
; stratixii_lvds_receiver.inc                                        ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/stratixii_lvds_receiver.inc                        ;                 ;
; stratixii_clkctrl.inc                                              ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/stratixii_clkctrl.inc                              ;                 ;
; altddio_in.inc                                                     ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/altddio_in.inc                                     ;                 ;
; db/rx_lvds_lvds_rx.v                                               ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/rx_lvds_lvds_rx.v                                               ;                 ;
; db/rx_lvds_3_lvds_rx.v                                             ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/rx_lvds_3_lvds_rx.v                                             ;                 ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                     ;                 ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                              ;                 ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                        ;                 ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                     ;                 ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                      ;                 ;
; altrom.inc                                                         ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/altrom.inc                                         ;                 ;
; altram.inc                                                         ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/altram.inc                                         ;                 ;
; altdpram.inc                                                       ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/altdpram.inc                                       ;                 ;
; db/altsyncram_ja24.tdf                                             ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_ja24.tdf                                             ;                 ;
; ../CORE/ut_core/ram_m9k.mif                                        ; yes             ; Auto-Found Memory Initialization File  ; D:/Phascan_2017_1_18_restored/CORE/ut_core/ram_m9k.mif                                               ;                 ;
; db/decode_pfa.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/decode_pfa.tdf                                                  ;                 ;
; db/decode_ir9.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/decode_ir9.tdf                                                  ;                 ;
; db/mux_mbb.tdf                                                     ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/mux_mbb.tdf                                                     ;                 ;
; db/altsyncram_p924.tdf                                             ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_p924.tdf                                             ;                 ;
; ../CORE/ut_core/ram_group.mif                                      ; yes             ; Auto-Found Memory Initialization File  ; D:/Phascan_2017_1_18_restored/CORE/ut_core/ram_group.mif                                             ;                 ;
; db/altsyncram_8v14.tdf                                             ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_8v14.tdf                                             ;                 ;
; ../CORE/ut_core/ram_tcg.mif                                        ; yes             ; Auto-Found Memory Initialization File  ; D:/Phascan_2017_1_18_restored/CORE/ut_core/ram_tcg.mif                                               ;                 ;
; db/altsyncram_lk24.tdf                                             ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_lk24.tdf                                             ;                 ;
; ../CORE/ut_core/ram_fir_coe.mif                                    ; yes             ; Auto-Found Memory Initialization File  ; D:/Phascan_2017_1_18_restored/CORE/ut_core/ram_fir_coe.mif                                           ;                 ;
; db/altsyncram_cp24.tdf                                             ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_cp24.tdf                                             ;                 ;
; ../CORE/ut_core/ram_global_reg.mif                                 ; yes             ; Auto-Found Memory Initialization File  ; D:/Phascan_2017_1_18_restored/CORE/ut_core/ram_global_reg.mif                                        ;                 ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_divide.tdf                                     ;                 ;
; abs_divider.inc                                                    ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/abs_divider.inc                                    ;                 ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                ;                 ;
; db/lpm_divide_tir.tdf                                              ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/lpm_divide_tir.tdf                                              ;                 ;
; db/sign_div_unsign_79i.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/sign_div_unsign_79i.tdf                                         ;                 ;
; db/alt_u_div_2ef.tdf                                               ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/alt_u_div_2ef.tdf                                               ;                 ;
; parallel_add.tdf                                                   ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/parallel_add.tdf                                   ;                 ;
; pcpa_add.inc                                                       ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/pcpa_add.inc                                       ;                 ;
; csa_add.inc                                                        ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/csa_add.inc                                        ;                 ;
; altshift.inc                                                       ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/altshift.inc                                       ;                 ;
; db/par_add_64f.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/par_add_64f.tdf                                                 ;                 ;
; db/altsyncram_hs24.tdf                                             ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_hs24.tdf                                             ;                 ;
; db/decode_sfa.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/decode_sfa.tdf                                                  ;                 ;
; db/decode_lr9.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/decode_lr9.tdf                                                  ;                 ;
; db/mux_cab.tdf                                                     ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/mux_cab.tdf                                                     ;                 ;
; db/par_add_tse.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/par_add_tse.tdf                                                 ;                 ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_mult.tdf                                       ;                 ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                    ;                 ;
; multcore.inc                                                       ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/multcore.inc                                       ;                 ;
; bypassff.inc                                                       ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/bypassff.inc                                       ;                 ;
; db/mult_3oo.v                                                      ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/mult_3oo.v                                                      ;                 ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                  ;                 ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                 ; d:/intelfpga/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                             ;                 ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                 ; d:/intelfpga/16.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                ;                 ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                   ;                 ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_constant.inc                                   ;                 ;
; dffeea.inc                                                         ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/dffeea.inc                                         ;                 ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                 ; d:/intelfpga/16.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                      ;                 ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                 ; d:/intelfpga/16.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                       ;                 ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                 ; d:/intelfpga/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                             ;                 ;
; db/altsyncram_k784.tdf                                             ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_k784.tdf                                             ;                 ;
; altdpram.tdf                                                       ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/altdpram.tdf                                       ;                 ;
; memmodes.inc                                                       ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/others/maxplus2/memmodes.inc                                     ;                 ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/a_hdffe.inc                                        ;                 ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                ;                 ;
; altsyncram.inc                                                     ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.inc                                     ;                 ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_mux.tdf                                        ;                 ;
; muxlut.inc                                                         ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/muxlut.inc                                         ;                 ;
; db/mux_kec.tdf                                                     ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/mux_kec.tdf                                                     ;                 ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_decode.tdf                                     ;                 ;
; declut.inc                                                         ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/declut.inc                                         ;                 ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_compare.inc                                    ;                 ;
; db/decode_1hf.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/decode_1hf.tdf                                                  ;                 ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_counter.tdf                                    ;                 ;
; cmpconst.inc                                                       ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/cmpconst.inc                                       ;                 ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_counter.inc                                    ;                 ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                            ;                 ;
; db/cntr_o3i.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/cntr_o3i.tdf                                                    ;                 ;
; db/cmpr_j2c.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/cmpr_j2c.tdf                                                    ;                 ;
; db/cntr_5oi.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/cntr_5oi.tdf                                                    ;                 ;
; db/cntr_72i.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/cntr_72i.tdf                                                    ;                 ;
; db/cmpr_f2c.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/cmpr_f2c.tdf                                                    ;                 ;
; db/cntr_mki.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/cntr_mki.tdf                                                    ;                 ;
; db/cmpr_b2c.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/cmpr_b2c.tdf                                                    ;                 ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                 ; d:/intelfpga/16.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                     ;                 ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                 ; d:/intelfpga/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                      ;                 ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                 ; d:/intelfpga/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                  ;                 ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                 ; d:/intelfpga/16.1/quartus/libraries/megafunctions/sld_hub.vhd                                        ; altera_sld      ;
; db/ip/sld0e918143/alt_sld_fab.v                                    ; yes             ; Encrypted Altera IP File               ; D:/Phascan_2017_1_18_restored/DEV/db/ip/sld0e918143/alt_sld_fab.v                                    ; alt_sld_fab     ;
; db/ip/sld0e918143/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Altera IP File               ; D:/Phascan_2017_1_18_restored/DEV/db/ip/sld0e918143/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab     ;
; db/ip/sld0e918143/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File      ; D:/Phascan_2017_1_18_restored/DEV/db/ip/sld0e918143/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab     ;
; db/ip/sld0e918143/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Altera IP File               ; D:/Phascan_2017_1_18_restored/DEV/db/ip/sld0e918143/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab     ;
; db/ip/sld0e918143/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Altera IP File               ; D:/Phascan_2017_1_18_restored/DEV/db/ip/sld0e918143/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab     ;
; db/ip/sld0e918143/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Altera IP File               ; D:/Phascan_2017_1_18_restored/DEV/db/ip/sld0e918143/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab     ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                 ; d:/intelfpga/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                   ;                 ;
; db/dpram_nvo1.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/dpram_nvo1.tdf                                                  ;                 ;
; db/decode_ufa.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/decode_ufa.tdf                                                  ;                 ;
; db/mux_nbb.tdf                                                     ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/mux_nbb.tdf                                                     ;                 ;
; altshift_taps.tdf                                                  ; yes             ; Megafunction                           ; d:/intelfpga/16.1/quartus/libraries/megafunctions/altshift_taps.tdf                                  ;                 ;
; db/shift_taps_qc21.tdf                                             ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/shift_taps_qc21.tdf                                             ;                 ;
; db/altsyncram_nh91.tdf                                             ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_nh91.tdf                                             ;                 ;
; db/cntr_0bf.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/cntr_0bf.tdf                                                    ;                 ;
; db/shift_taps_rc21.tdf                                             ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/shift_taps_rc21.tdf                                             ;                 ;
; db/altsyncram_mh91.tdf                                             ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_mh91.tdf                                             ;                 ;
; db/cntr_uaf.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/cntr_uaf.tdf                                                    ;                 ;
; db/cmpr_d2c.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/cmpr_d2c.tdf                                                    ;                 ;
; db/shift_taps_pc21.tdf                                             ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/shift_taps_pc21.tdf                                             ;                 ;
; db/altsyncram_lh91.tdf                                             ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_lh91.tdf                                             ;                 ;
; db/cntr_taf.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/cntr_taf.tdf                                                    ;                 ;
; db/shift_taps_nc21.tdf                                             ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/shift_taps_nc21.tdf                                             ;                 ;
; db/altsyncram_fh91.tdf                                             ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_fh91.tdf                                             ;                 ;
; db/cntr_raf.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/cntr_raf.tdf                                                    ;                 ;
; db/shift_taps_0ou.tdf                                              ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/shift_taps_0ou.tdf                                              ;                 ;
; db/altsyncram_nk91.tdf                                             ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_nk91.tdf                                             ;                 ;
; db/cntr_qaf.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/cntr_qaf.tdf                                                    ;                 ;
; db/cmpr_c2c.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; D:/Phascan_2017_1_18_restored/DEV/db/cmpr_c2c.tdf                                                    ;                 ;
+--------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File                       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                       ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                       ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                       ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                       ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                       ;
; Altera ; ALTLVDS_RX   ; 16.1    ; N/A          ; N/A          ; |top|advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1                                                                                                                                                                                                                      ; ../CORE/top_core/rx_lvds.v            ;
; Altera ; ALTLVDS_RX   ; 16.1    ; N/A          ; N/A          ; |top|advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3                                                                                                                                                                                                                   ; ../CORE/top_core/rx_lvds_3.v          ;
; Altera ; RAM: 2-PORT  ; 16.1    ; N/A          ; N/A          ; |top|config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_1024_FocusLaw:ram_1024_focuslaw_inst                                                                                                                                                                          ; ../CORE/ut_core/RAM_1024_FocusLaw.vhd ;
; Altera ; RAM: 2-PORT  ; 16.0    ; N/A          ; N/A          ; |top|config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_FIR_COE:ram_fir_coe_inst                                                                                                                                                                                      ; ../CORE/ut_core/RAM_FIR_COE.vhd       ;
; Altera ; RAM: 2-PORT  ; 16.1    ; N/A          ; N/A          ; |top|config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_GL0BAL_REG:ram_gl0bal_reg_inst                                                                                                                                                                                ; ../CORE/ut_core/RAM_GL0BAL_REG.vhd    ;
; Altera ; RAM: 2-PORT  ; 16.0    ; N/A          ; N/A          ; |top|config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_GROUP:ram_group_inst                                                                                                                                                                                          ; ../CORE/ut_core/RAM_GROUP.vhd         ;
; Altera ; RAM: 2-PORT  ; 16.0    ; N/A          ; N/A          ; |top|config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst                                                                                                                                                                                              ; ../CORE/ut_core/RAM_TCG.vhd           ;
; Altera ; altera_pll   ; 16.1    ; N/A          ; N/A          ; |top|osc_100_200_40m:u_osc_100_200_40m                                                                                                                                                                                                                                   ; ../CORE/top_core/osc_100_200_40m.v    ;
; Altera ; LPM_MULT     ; 16.1    ; N/A          ; N/A          ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|gain_control_mul:gmul                                                                                                                                                                                               ; ../CORE/pa_core/gain_control_mul.vhd  ;
; Altera ; PARALLEL_ADD ; 16.1    ; N/A          ; N/A          ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|parallel_32add:sumbeam                                                                                                                                                                                              ; ../CORE/pa_core/parallel_32add.vhd    ;
; Altera ; LPM_DIVIDE   ; 16.1    ; N/A          ; N/A          ; |top|ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0                                                                                                                                                                                                                     ; ../CORE/ut_core/DIVISION0.vhd         ;
; Altera ; RAM: 2-PORT  ; 16.1    ; N/A          ; N/A          ; |top|ut_top:u_ut_top|sram:u_sram|g96k8bitram:a0                                                                                                                                                                                                                          ; ../CORE/ut_core/g96k8bitram.vhd       ;
; Altera ; RAM: 2-PORT  ; 16.1    ; N/A          ; N/A          ; |top|ut_top:u_ut_top|sram:u_sram|g96k8bitram:a1                                                                                                                                                                                                                          ; ../CORE/ut_core/g96k8bitram.vhd       ;
; Altera ; RAM: 2-PORT  ; 16.1    ; N/A          ; N/A          ; |top|ut_top:u_ut_top|sram:u_sram|g96k8bitram:b0                                                                                                                                                                                                                          ; ../CORE/ut_core/g96k8bitram.vhd       ;
; Altera ; RAM: 2-PORT  ; 16.1    ; N/A          ; N/A          ; |top|ut_top:u_ut_top|sram:u_sram|g96k8bitram:b1                                                                                                                                                                                                                          ; ../CORE/ut_core/g96k8bitram.vhd       ;
; Altera ; PARALLEL_ADD ; 16.1    ; N/A          ; N/A          ; |top|ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum                                                                                                                                                             ; ../CORE/ut_core/adder39_20bit.vhd     ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+


+---------------------------------------------------------------------------+
; Partition Status Summary                                                  ;
+--------------------------------+-------------+----------------------------+
; Partition Name                 ; Synthesized ; Reason                     ;
+--------------------------------+-------------+----------------------------+
; Top                            ; yes         ; netlist type = Source File ;
; sld_hub:auto_hub               ; yes         ; Dependent files changed    ;
; rx_lvds:u_rx_lvds1             ; no          ; No relevant changes        ;
; rx_lvds_3:u_rx_lvds_3          ; yes         ; netlist type = Source File ;
; sld_signaltap:auto_signaltap_0 ; yes         ; Dependent files changed    ;
+--------------------------------+-------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                                                                                                                                                                                                                                   ; File Name                                                     ; Relative Location ; Change   ; Old                              ; New                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------------+----------+----------------------------------+----------------------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident ; db/ip/sld0e918143/submodules/alt_sld_fab_alt_sld_fab_ident.sv ; Project Directory ; Checksum ; 65797bd4159a23233b2191d6b829f3fc ; 9d654d5ba7c8bc958c0406560ca75ff4 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------------+----------+----------------------------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+
; Compilation Hierarchy Node                                  ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                             ; Entity Name          ; Library Name    ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+
; |top                                                        ; 23812 (25)          ; 17423 (0)                 ; 5838985           ; 192        ; 0    ; 0            ; |top                                                                                                                                                                                                                                                            ; top                  ; work            ;
;    |advca_driver:u_advca_driver|                            ; 204 (3)             ; 572 (414)                 ; 0                 ; 0          ; 0    ; 0            ; |top|advca_driver:u_advca_driver                                                                                                                                                                                                                                ; advca_driver         ; work            ;
;       |ad_spi_bus:u_ad_spi_bus|                             ; 77 (77)             ; 62 (62)                   ; 0                 ; 0          ; 0    ; 0            ; |top|advca_driver:u_advca_driver|ad_spi_bus:u_ad_spi_bus                                                                                                                                                                                                        ; ad_spi_bus           ; work            ;
;       |reset_gen:u_reset_gen|                               ; 39 (39)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |top|advca_driver:u_advca_driver|reset_gen:u_reset_gen                                                                                                                                                                                                          ; reset_gen            ; work            ;
;       |vca_spi_bus:u_vca_spi_bus|                           ; 85 (85)             ; 63 (63)                   ; 0                 ; 0          ; 0    ; 0            ; |top|advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus                                                                                                                                                                                                      ; vca_spi_bus          ; work            ;
;    |config_explain:u_config_explain|                        ; 1479 (0)            ; 1693 (0)                  ; 2638848           ; 0          ; 0    ; 0            ; |top|config_explain:u_config_explain                                                                                                                                                                                                                            ; config_explain       ; work            ;
;       |m9k_ram:u_m9k_ram|                                   ; 188 (37)            ; 47 (43)                   ; 2638848           ; 0          ; 0    ; 0            ; |top|config_explain:u_config_explain|m9k_ram:u_m9k_ram                                                                                                                                                                                                          ; m9k_ram              ; work            ;
;          |RAM_1024_FocusLaw:ram_1024_focuslaw_inst|         ; 151 (0)             ; 4 (0)                     ; 2621440           ; 0          ; 0    ; 0            ; |top|config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_1024_FocusLaw:ram_1024_focuslaw_inst                                                                                                                                                                 ; RAM_1024_FocusLaw    ; work            ;
;             |altsyncram:altsyncram_component|               ; 151 (0)             ; 4 (0)                     ; 2621440           ; 0          ; 0    ; 0            ; |top|config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_1024_FocusLaw:ram_1024_focuslaw_inst|altsyncram:altsyncram_component                                                                                                                                 ; altsyncram           ; work            ;
;                |altsyncram_ja24:auto_generated|             ; 151 (0)             ; 4 (4)                     ; 2621440           ; 0          ; 0    ; 0            ; |top|config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_1024_FocusLaw:ram_1024_focuslaw_inst|altsyncram:altsyncram_component|altsyncram_ja24:auto_generated                                                                                                  ; altsyncram_ja24      ; work            ;
;                   |decode_ir9:rden_decode_b|                ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_1024_FocusLaw:ram_1024_focuslaw_inst|altsyncram:altsyncram_component|altsyncram_ja24:auto_generated|decode_ir9:rden_decode_b                                                                         ; decode_ir9           ; work            ;
;                   |decode_pfa:wren_decode_a|                ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_1024_FocusLaw:ram_1024_focuslaw_inst|altsyncram:altsyncram_component|altsyncram_ja24:auto_generated|decode_pfa:wren_decode_a                                                                         ; decode_pfa           ; work            ;
;                   |mux_mbb:mux3|                            ; 129 (129)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_1024_FocusLaw:ram_1024_focuslaw_inst|altsyncram:altsyncram_component|altsyncram_ja24:auto_generated|mux_mbb:mux3                                                                                     ; mux_mbb              ; work            ;
;          |RAM_GL0BAL_REG:ram_gl0bal_reg_inst|               ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_GL0BAL_REG:ram_gl0bal_reg_inst                                                                                                                                                                       ; RAM_GL0BAL_REG       ; work            ;
;             |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_GL0BAL_REG:ram_gl0bal_reg_inst|altsyncram:altsyncram_component                                                                                                                                       ; altsyncram           ; work            ;
;                |altsyncram_cp24:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_GL0BAL_REG:ram_gl0bal_reg_inst|altsyncram:altsyncram_component|altsyncram_cp24:auto_generated                                                                                                        ; altsyncram_cp24      ; work            ;
;          |RAM_GROUP:ram_group_inst|                         ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_GROUP:ram_group_inst                                                                                                                                                                                 ; RAM_GROUP            ; work            ;
;             |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_GROUP:ram_group_inst|altsyncram:altsyncram_component                                                                                                                                                 ; altsyncram           ; work            ;
;                |altsyncram_p924:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_GROUP:ram_group_inst|altsyncram:altsyncram_component|altsyncram_p924:auto_generated                                                                                                                  ; altsyncram_p924      ; work            ;
;       |pcontrol_spi:u_pcontrol_spi|                         ; 8 (8)               ; 45 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |top|config_explain:u_config_explain|pcontrol_spi:u_pcontrol_spi                                                                                                                                                                                                ; pcontrol_spi         ; work            ;
;       |source_command:u_source_command|                     ; 1283 (1283)         ; 1601 (1601)               ; 0                 ; 0          ; 0    ; 0            ; |top|config_explain:u_config_explain|source_command:u_source_command                                                                                                                                                                                            ; source_command       ; work            ;
;    |osc_100_200_40m:u_osc_100_200_40m|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|osc_100_200_40m:u_osc_100_200_40m                                                                                                                                                                                                                          ; osc_100_200_40m      ; osc_100_200_40m ;
;       |osc_100_200_40m_0002:osc_100_200_40m_inst|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|osc_100_200_40m:u_osc_100_200_40m|osc_100_200_40m_0002:osc_100_200_40m_inst                                                                                                                                                                                ; osc_100_200_40m_0002 ; osc_100_200_40m ;
;          |altera_pll:altera_pll_i|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|osc_100_200_40m:u_osc_100_200_40m|osc_100_200_40m_0002:osc_100_200_40m_inst|altera_pll:altera_pll_i                                                                                                                                                        ; altera_pll           ; work            ;
;    |pa_top:u_pa_top|                                        ; 13635 (0)           ; 8625 (0)                  ; 0                 ; 161        ; 0    ; 0            ; |top|pa_top:u_pa_top                                                                                                                                                                                                                                            ; pa_top               ; work            ;
;       |pa_data_stream:u_pa_data_stream|                     ; 11284 (1)           ; 7716 (12)                 ; 0                 ; 161        ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream                                                                                                                                                                                                            ; pa_data_stream       ; work            ;
;          |adc_delay_ch:rxch0|                               ; 435 (293)           ; 283 (273)                 ; 0                 ; 5          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch0                                                                                                                                                                                         ; adc_delay_ch         ; work            ;
;             |altdpram:ram_adc_fifoa_rtl_0|                  ; 142 (0)             ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch0|altdpram:ram_adc_fifoa_rtl_0                                                                                                                                                            ; altdpram             ; work            ;
;                |dpram_nvo1:auto_generated|                  ; 142 (0)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch0|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated                                                                                                                                  ; dpram_nvo1           ; work            ;
;                   |decode_ufa:wr_decode|                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch0|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|decode_ufa:wr_decode                                                                                                             ; decode_ufa           ; work            ;
;                   |mux_nbb:rd_mux|                          ; 110 (110)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch0|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|mux_nbb:rd_mux                                                                                                                   ; mux_nbb              ; work            ;
;          |adc_delay_ch:rxch10|                              ; 256 (114)           ; 167 (157)                 ; 0                 ; 5          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10                                                                                                                                                                                        ; adc_delay_ch         ; work            ;
;             |altdpram:ram_adc_fifoa_rtl_0|                  ; 142 (0)             ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|altdpram:ram_adc_fifoa_rtl_0                                                                                                                                                           ; altdpram             ; work            ;
;                |dpram_nvo1:auto_generated|                  ; 142 (0)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated                                                                                                                                 ; dpram_nvo1           ; work            ;
;                   |decode_ufa:wr_decode|                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|decode_ufa:wr_decode                                                                                                            ; decode_ufa           ; work            ;
;                   |mux_nbb:rd_mux|                          ; 110 (110)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|mux_nbb:rd_mux                                                                                                                  ; mux_nbb              ; work            ;
;          |adc_delay_ch:rxch11|                              ; 256 (114)           ; 167 (157)                 ; 0                 ; 5          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11                                                                                                                                                                                        ; adc_delay_ch         ; work            ;
;             |altdpram:ram_adc_fifoa_rtl_0|                  ; 142 (0)             ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|altdpram:ram_adc_fifoa_rtl_0                                                                                                                                                           ; altdpram             ; work            ;
;                |dpram_nvo1:auto_generated|                  ; 142 (0)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated                                                                                                                                 ; dpram_nvo1           ; work            ;
;                   |decode_ufa:wr_decode|                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|decode_ufa:wr_decode                                                                                                            ; decode_ufa           ; work            ;
;                   |mux_nbb:rd_mux|                          ; 110 (110)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|mux_nbb:rd_mux                                                                                                                  ; mux_nbb              ; work            ;
;          |adc_delay_ch:rxch12|                              ; 256 (114)           ; 167 (157)                 ; 0                 ; 5          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12                                                                                                                                                                                        ; adc_delay_ch         ; work            ;
;             |altdpram:ram_adc_fifoa_rtl_0|                  ; 142 (0)             ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|altdpram:ram_adc_fifoa_rtl_0                                                                                                                                                           ; altdpram             ; work            ;
;                |dpram_nvo1:auto_generated|                  ; 142 (0)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated                                                                                                                                 ; dpram_nvo1           ; work            ;
;                   |decode_ufa:wr_decode|                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|decode_ufa:wr_decode                                                                                                            ; decode_ufa           ; work            ;
;                   |mux_nbb:rd_mux|                          ; 110 (110)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|mux_nbb:rd_mux                                                                                                                  ; mux_nbb              ; work            ;
;          |adc_delay_ch:rxch13|                              ; 256 (114)           ; 167 (157)                 ; 0                 ; 5          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13                                                                                                                                                                                        ; adc_delay_ch         ; work            ;
;             |altdpram:ram_adc_fifoa_rtl_0|                  ; 142 (0)             ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|altdpram:ram_adc_fifoa_rtl_0                                                                                                                                                           ; altdpram             ; work            ;
;                |dpram_nvo1:auto_generated|                  ; 142 (0)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated                                                                                                                                 ; dpram_nvo1           ; work            ;
;                   |decode_ufa:wr_decode|                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|decode_ufa:wr_decode                                                                                                            ; decode_ufa           ; work            ;
;                   |mux_nbb:rd_mux|                          ; 110 (110)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|mux_nbb:rd_mux                                                                                                                  ; mux_nbb              ; work            ;
;          |adc_delay_ch:rxch14|                              ; 256 (114)           ; 167 (157)                 ; 0                 ; 5          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14                                                                                                                                                                                        ; adc_delay_ch         ; work            ;
;             |altdpram:ram_adc_fifoa_rtl_0|                  ; 142 (0)             ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|altdpram:ram_adc_fifoa_rtl_0                                                                                                                                                           ; altdpram             ; work            ;
;                |dpram_nvo1:auto_generated|                  ; 142 (0)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated                                                                                                                                 ; dpram_nvo1           ; work            ;
;                   |decode_ufa:wr_decode|                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|decode_ufa:wr_decode                                                                                                            ; decode_ufa           ; work            ;
;                   |mux_nbb:rd_mux|                          ; 110 (110)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|mux_nbb:rd_mux                                                                                                                  ; mux_nbb              ; work            ;
;          |adc_delay_ch:rxch15|                              ; 435 (293)           ; 283 (273)                 ; 0                 ; 5          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch15                                                                                                                                                                                        ; adc_delay_ch         ; work            ;
;             |altdpram:ram_adc_fifoa_rtl_0|                  ; 142 (0)             ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch15|altdpram:ram_adc_fifoa_rtl_0                                                                                                                                                           ; altdpram             ; work            ;
;                |dpram_nvo1:auto_generated|                  ; 142 (0)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch15|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated                                                                                                                                 ; dpram_nvo1           ; work            ;
;                   |decode_ufa:wr_decode|                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch15|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|decode_ufa:wr_decode                                                                                                            ; decode_ufa           ; work            ;
;                   |mux_nbb:rd_mux|                          ; 110 (110)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch15|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|mux_nbb:rd_mux                                                                                                                  ; mux_nbb              ; work            ;
;          |adc_delay_ch:rxch16|                              ; 435 (293)           ; 283 (273)                 ; 0                 ; 5          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch16                                                                                                                                                                                        ; adc_delay_ch         ; work            ;
;             |altdpram:ram_adc_fifoa_rtl_0|                  ; 142 (0)             ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch16|altdpram:ram_adc_fifoa_rtl_0                                                                                                                                                           ; altdpram             ; work            ;
;                |dpram_nvo1:auto_generated|                  ; 142 (0)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch16|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated                                                                                                                                 ; dpram_nvo1           ; work            ;
;                   |decode_ufa:wr_decode|                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch16|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|decode_ufa:wr_decode                                                                                                            ; decode_ufa           ; work            ;
;                   |mux_nbb:rd_mux|                          ; 110 (110)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch16|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|mux_nbb:rd_mux                                                                                                                  ; mux_nbb              ; work            ;
;          |adc_delay_ch:rxch17|                              ; 435 (293)           ; 283 (273)                 ; 0                 ; 5          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch17                                                                                                                                                                                        ; adc_delay_ch         ; work            ;
;             |altdpram:ram_adc_fifoa_rtl_0|                  ; 142 (0)             ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch17|altdpram:ram_adc_fifoa_rtl_0                                                                                                                                                           ; altdpram             ; work            ;
;                |dpram_nvo1:auto_generated|                  ; 142 (0)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch17|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated                                                                                                                                 ; dpram_nvo1           ; work            ;
;                   |decode_ufa:wr_decode|                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch17|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|decode_ufa:wr_decode                                                                                                            ; decode_ufa           ; work            ;
;                   |mux_nbb:rd_mux|                          ; 110 (110)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch17|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|mux_nbb:rd_mux                                                                                                                  ; mux_nbb              ; work            ;
;          |adc_delay_ch:rxch18|                              ; 256 (114)           ; 167 (157)                 ; 0                 ; 5          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18                                                                                                                                                                                        ; adc_delay_ch         ; work            ;
;             |altdpram:ram_adc_fifoa_rtl_0|                  ; 142 (0)             ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|altdpram:ram_adc_fifoa_rtl_0                                                                                                                                                           ; altdpram             ; work            ;
;                |dpram_nvo1:auto_generated|                  ; 142 (0)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated                                                                                                                                 ; dpram_nvo1           ; work            ;
;                   |decode_ufa:wr_decode|                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|decode_ufa:wr_decode                                                                                                            ; decode_ufa           ; work            ;
;                   |mux_nbb:rd_mux|                          ; 110 (110)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|mux_nbb:rd_mux                                                                                                                  ; mux_nbb              ; work            ;
;          |adc_delay_ch:rxch19|                              ; 256 (114)           ; 167 (157)                 ; 0                 ; 5          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19                                                                                                                                                                                        ; adc_delay_ch         ; work            ;
;             |altdpram:ram_adc_fifoa_rtl_0|                  ; 142 (0)             ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|altdpram:ram_adc_fifoa_rtl_0                                                                                                                                                           ; altdpram             ; work            ;
;                |dpram_nvo1:auto_generated|                  ; 142 (0)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated                                                                                                                                 ; dpram_nvo1           ; work            ;
;                   |decode_ufa:wr_decode|                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|decode_ufa:wr_decode                                                                                                            ; decode_ufa           ; work            ;
;                   |mux_nbb:rd_mux|                          ; 110 (110)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|mux_nbb:rd_mux                                                                                                                  ; mux_nbb              ; work            ;
;          |adc_delay_ch:rxch1|                               ; 435 (293)           ; 283 (273)                 ; 0                 ; 5          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch1                                                                                                                                                                                         ; adc_delay_ch         ; work            ;
;             |altdpram:ram_adc_fifoa_rtl_0|                  ; 142 (0)             ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch1|altdpram:ram_adc_fifoa_rtl_0                                                                                                                                                            ; altdpram             ; work            ;
;                |dpram_nvo1:auto_generated|                  ; 142 (0)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch1|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated                                                                                                                                  ; dpram_nvo1           ; work            ;
;                   |decode_ufa:wr_decode|                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch1|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|decode_ufa:wr_decode                                                                                                             ; decode_ufa           ; work            ;
;                   |mux_nbb:rd_mux|                          ; 110 (110)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch1|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|mux_nbb:rd_mux                                                                                                                   ; mux_nbb              ; work            ;
;          |adc_delay_ch:rxch20|                              ; 435 (293)           ; 283 (273)                 ; 0                 ; 5          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch20                                                                                                                                                                                        ; adc_delay_ch         ; work            ;
;             |altdpram:ram_adc_fifoa_rtl_0|                  ; 142 (0)             ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch20|altdpram:ram_adc_fifoa_rtl_0                                                                                                                                                           ; altdpram             ; work            ;
;                |dpram_nvo1:auto_generated|                  ; 142 (0)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch20|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated                                                                                                                                 ; dpram_nvo1           ; work            ;
;                   |decode_ufa:wr_decode|                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch20|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|decode_ufa:wr_decode                                                                                                            ; decode_ufa           ; work            ;
;                   |mux_nbb:rd_mux|                          ; 110 (110)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch20|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|mux_nbb:rd_mux                                                                                                                  ; mux_nbb              ; work            ;
;          |adc_delay_ch:rxch21|                              ; 435 (293)           ; 283 (273)                 ; 0                 ; 5          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch21                                                                                                                                                                                        ; adc_delay_ch         ; work            ;
;             |altdpram:ram_adc_fifoa_rtl_0|                  ; 142 (0)             ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch21|altdpram:ram_adc_fifoa_rtl_0                                                                                                                                                           ; altdpram             ; work            ;
;                |dpram_nvo1:auto_generated|                  ; 142 (0)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch21|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated                                                                                                                                 ; dpram_nvo1           ; work            ;
;                   |decode_ufa:wr_decode|                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch21|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|decode_ufa:wr_decode                                                                                                            ; decode_ufa           ; work            ;
;                   |mux_nbb:rd_mux|                          ; 110 (110)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch21|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|mux_nbb:rd_mux                                                                                                                  ; mux_nbb              ; work            ;
;          |adc_delay_ch:rxch22|                              ; 435 (293)           ; 283 (273)                 ; 0                 ; 5          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch22                                                                                                                                                                                        ; adc_delay_ch         ; work            ;
;             |altdpram:ram_adc_fifoa_rtl_0|                  ; 142 (0)             ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch22|altdpram:ram_adc_fifoa_rtl_0                                                                                                                                                           ; altdpram             ; work            ;
;                |dpram_nvo1:auto_generated|                  ; 142 (0)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch22|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated                                                                                                                                 ; dpram_nvo1           ; work            ;
;                   |decode_ufa:wr_decode|                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch22|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|decode_ufa:wr_decode                                                                                                            ; decode_ufa           ; work            ;
;                   |mux_nbb:rd_mux|                          ; 110 (110)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch22|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|mux_nbb:rd_mux                                                                                                                  ; mux_nbb              ; work            ;
;          |adc_delay_ch:rxch23|                              ; 435 (293)           ; 283 (273)                 ; 0                 ; 5          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch23                                                                                                                                                                                        ; adc_delay_ch         ; work            ;
;             |altdpram:ram_adc_fifoa_rtl_0|                  ; 142 (0)             ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch23|altdpram:ram_adc_fifoa_rtl_0                                                                                                                                                           ; altdpram             ; work            ;
;                |dpram_nvo1:auto_generated|                  ; 142 (0)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch23|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated                                                                                                                                 ; dpram_nvo1           ; work            ;
;                   |decode_ufa:wr_decode|                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch23|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|decode_ufa:wr_decode                                                                                                            ; decode_ufa           ; work            ;
;                   |mux_nbb:rd_mux|                          ; 110 (110)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch23|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|mux_nbb:rd_mux                                                                                                                  ; mux_nbb              ; work            ;
;          |adc_delay_ch:rxch24|                              ; 435 (293)           ; 283 (273)                 ; 0                 ; 5          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch24                                                                                                                                                                                        ; adc_delay_ch         ; work            ;
;             |altdpram:ram_adc_fifoa_rtl_0|                  ; 142 (0)             ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch24|altdpram:ram_adc_fifoa_rtl_0                                                                                                                                                           ; altdpram             ; work            ;
;                |dpram_nvo1:auto_generated|                  ; 142 (0)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch24|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated                                                                                                                                 ; dpram_nvo1           ; work            ;
;                   |decode_ufa:wr_decode|                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch24|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|decode_ufa:wr_decode                                                                                                            ; decode_ufa           ; work            ;
;                   |mux_nbb:rd_mux|                          ; 110 (110)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch24|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|mux_nbb:rd_mux                                                                                                                  ; mux_nbb              ; work            ;
;          |adc_delay_ch:rxch25|                              ; 435 (293)           ; 283 (273)                 ; 0                 ; 5          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch25                                                                                                                                                                                        ; adc_delay_ch         ; work            ;
;             |altdpram:ram_adc_fifoa_rtl_0|                  ; 142 (0)             ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch25|altdpram:ram_adc_fifoa_rtl_0                                                                                                                                                           ; altdpram             ; work            ;
;                |dpram_nvo1:auto_generated|                  ; 142 (0)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch25|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated                                                                                                                                 ; dpram_nvo1           ; work            ;
;                   |decode_ufa:wr_decode|                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch25|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|decode_ufa:wr_decode                                                                                                            ; decode_ufa           ; work            ;
;                   |mux_nbb:rd_mux|                          ; 110 (110)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch25|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|mux_nbb:rd_mux                                                                                                                  ; mux_nbb              ; work            ;
;          |adc_delay_ch:rxch26|                              ; 256 (114)           ; 167 (157)                 ; 0                 ; 5          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26                                                                                                                                                                                        ; adc_delay_ch         ; work            ;
;             |altdpram:ram_adc_fifoa_rtl_0|                  ; 142 (0)             ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|altdpram:ram_adc_fifoa_rtl_0                                                                                                                                                           ; altdpram             ; work            ;
;                |dpram_nvo1:auto_generated|                  ; 142 (0)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated                                                                                                                                 ; dpram_nvo1           ; work            ;
;                   |decode_ufa:wr_decode|                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|decode_ufa:wr_decode                                                                                                            ; decode_ufa           ; work            ;
;                   |mux_nbb:rd_mux|                          ; 110 (110)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|mux_nbb:rd_mux                                                                                                                  ; mux_nbb              ; work            ;
;          |adc_delay_ch:rxch27|                              ; 256 (114)           ; 167 (157)                 ; 0                 ; 5          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27                                                                                                                                                                                        ; adc_delay_ch         ; work            ;
;             |altdpram:ram_adc_fifoa_rtl_0|                  ; 142 (0)             ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|altdpram:ram_adc_fifoa_rtl_0                                                                                                                                                           ; altdpram             ; work            ;
;                |dpram_nvo1:auto_generated|                  ; 142 (0)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated                                                                                                                                 ; dpram_nvo1           ; work            ;
;                   |decode_ufa:wr_decode|                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|decode_ufa:wr_decode                                                                                                            ; decode_ufa           ; work            ;
;                   |mux_nbb:rd_mux|                          ; 110 (110)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|mux_nbb:rd_mux                                                                                                                  ; mux_nbb              ; work            ;
;          |adc_delay_ch:rxch28|                              ; 435 (293)           ; 283 (273)                 ; 0                 ; 5          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch28                                                                                                                                                                                        ; adc_delay_ch         ; work            ;
;             |altdpram:ram_adc_fifoa_rtl_0|                  ; 142 (0)             ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch28|altdpram:ram_adc_fifoa_rtl_0                                                                                                                                                           ; altdpram             ; work            ;
;                |dpram_nvo1:auto_generated|                  ; 142 (0)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch28|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated                                                                                                                                 ; dpram_nvo1           ; work            ;
;                   |decode_ufa:wr_decode|                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch28|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|decode_ufa:wr_decode                                                                                                            ; decode_ufa           ; work            ;
;                   |mux_nbb:rd_mux|                          ; 110 (110)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch28|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|mux_nbb:rd_mux                                                                                                                  ; mux_nbb              ; work            ;
;          |adc_delay_ch:rxch29|                              ; 435 (293)           ; 283 (273)                 ; 0                 ; 5          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch29                                                                                                                                                                                        ; adc_delay_ch         ; work            ;
;             |altdpram:ram_adc_fifoa_rtl_0|                  ; 142 (0)             ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch29|altdpram:ram_adc_fifoa_rtl_0                                                                                                                                                           ; altdpram             ; work            ;
;                |dpram_nvo1:auto_generated|                  ; 142 (0)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch29|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated                                                                                                                                 ; dpram_nvo1           ; work            ;
;                   |decode_ufa:wr_decode|                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch29|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|decode_ufa:wr_decode                                                                                                            ; decode_ufa           ; work            ;
;                   |mux_nbb:rd_mux|                          ; 110 (110)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch29|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|mux_nbb:rd_mux                                                                                                                  ; mux_nbb              ; work            ;
;          |adc_delay_ch:rxch2|                               ; 435 (293)           ; 283 (273)                 ; 0                 ; 5          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch2                                                                                                                                                                                         ; adc_delay_ch         ; work            ;
;             |altdpram:ram_adc_fifoa_rtl_0|                  ; 142 (0)             ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch2|altdpram:ram_adc_fifoa_rtl_0                                                                                                                                                            ; altdpram             ; work            ;
;                |dpram_nvo1:auto_generated|                  ; 142 (0)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch2|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated                                                                                                                                  ; dpram_nvo1           ; work            ;
;                   |decode_ufa:wr_decode|                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch2|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|decode_ufa:wr_decode                                                                                                             ; decode_ufa           ; work            ;
;                   |mux_nbb:rd_mux|                          ; 110 (110)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch2|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|mux_nbb:rd_mux                                                                                                                   ; mux_nbb              ; work            ;
;          |adc_delay_ch:rxch30|                              ; 256 (114)           ; 167 (157)                 ; 0                 ; 5          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30                                                                                                                                                                                        ; adc_delay_ch         ; work            ;
;             |altdpram:ram_adc_fifoa_rtl_0|                  ; 142 (0)             ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|altdpram:ram_adc_fifoa_rtl_0                                                                                                                                                           ; altdpram             ; work            ;
;                |dpram_nvo1:auto_generated|                  ; 142 (0)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated                                                                                                                                 ; dpram_nvo1           ; work            ;
;                   |decode_ufa:wr_decode|                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|decode_ufa:wr_decode                                                                                                            ; decode_ufa           ; work            ;
;                   |mux_nbb:rd_mux|                          ; 110 (110)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|mux_nbb:rd_mux                                                                                                                  ; mux_nbb              ; work            ;
;          |adc_delay_ch:rxch31|                              ; 256 (114)           ; 167 (157)                 ; 0                 ; 5          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31                                                                                                                                                                                        ; adc_delay_ch         ; work            ;
;             |altdpram:ram_adc_fifoa_rtl_0|                  ; 142 (0)             ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|altdpram:ram_adc_fifoa_rtl_0                                                                                                                                                           ; altdpram             ; work            ;
;                |dpram_nvo1:auto_generated|                  ; 142 (0)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated                                                                                                                                 ; dpram_nvo1           ; work            ;
;                   |decode_ufa:wr_decode|                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|decode_ufa:wr_decode                                                                                                            ; decode_ufa           ; work            ;
;                   |mux_nbb:rd_mux|                          ; 110 (110)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|mux_nbb:rd_mux                                                                                                                  ; mux_nbb              ; work            ;
;          |adc_delay_ch:rxch3|                               ; 256 (114)           ; 167 (157)                 ; 0                 ; 5          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3                                                                                                                                                                                         ; adc_delay_ch         ; work            ;
;             |altdpram:ram_adc_fifoa_rtl_0|                  ; 142 (0)             ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|altdpram:ram_adc_fifoa_rtl_0                                                                                                                                                            ; altdpram             ; work            ;
;                |dpram_nvo1:auto_generated|                  ; 142 (0)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated                                                                                                                                  ; dpram_nvo1           ; work            ;
;                   |decode_ufa:wr_decode|                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|decode_ufa:wr_decode                                                                                                             ; decode_ufa           ; work            ;
;                   |mux_nbb:rd_mux|                          ; 110 (110)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|mux_nbb:rd_mux                                                                                                                   ; mux_nbb              ; work            ;
;          |adc_delay_ch:rxch4|                               ; 256 (114)           ; 167 (157)                 ; 0                 ; 5          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4                                                                                                                                                                                         ; adc_delay_ch         ; work            ;
;             |altdpram:ram_adc_fifoa_rtl_0|                  ; 142 (0)             ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|altdpram:ram_adc_fifoa_rtl_0                                                                                                                                                            ; altdpram             ; work            ;
;                |dpram_nvo1:auto_generated|                  ; 142 (0)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated                                                                                                                                  ; dpram_nvo1           ; work            ;
;                   |decode_ufa:wr_decode|                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|decode_ufa:wr_decode                                                                                                             ; decode_ufa           ; work            ;
;                   |mux_nbb:rd_mux|                          ; 110 (110)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|mux_nbb:rd_mux                                                                                                                   ; mux_nbb              ; work            ;
;          |adc_delay_ch:rxch5|                               ; 435 (293)           ; 283 (273)                 ; 0                 ; 5          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch5                                                                                                                                                                                         ; adc_delay_ch         ; work            ;
;             |altdpram:ram_adc_fifoa_rtl_0|                  ; 142 (0)             ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch5|altdpram:ram_adc_fifoa_rtl_0                                                                                                                                                            ; altdpram             ; work            ;
;                |dpram_nvo1:auto_generated|                  ; 142 (0)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch5|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated                                                                                                                                  ; dpram_nvo1           ; work            ;
;                   |decode_ufa:wr_decode|                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch5|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|decode_ufa:wr_decode                                                                                                             ; decode_ufa           ; work            ;
;                   |mux_nbb:rd_mux|                          ; 110 (110)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch5|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|mux_nbb:rd_mux                                                                                                                   ; mux_nbb              ; work            ;
;          |adc_delay_ch:rxch6|                               ; 435 (293)           ; 283 (273)                 ; 0                 ; 5          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch6                                                                                                                                                                                         ; adc_delay_ch         ; work            ;
;             |altdpram:ram_adc_fifoa_rtl_0|                  ; 142 (0)             ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch6|altdpram:ram_adc_fifoa_rtl_0                                                                                                                                                            ; altdpram             ; work            ;
;                |dpram_nvo1:auto_generated|                  ; 142 (0)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch6|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated                                                                                                                                  ; dpram_nvo1           ; work            ;
;                   |decode_ufa:wr_decode|                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch6|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|decode_ufa:wr_decode                                                                                                             ; decode_ufa           ; work            ;
;                   |mux_nbb:rd_mux|                          ; 110 (110)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch6|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|mux_nbb:rd_mux                                                                                                                   ; mux_nbb              ; work            ;
;          |adc_delay_ch:rxch7|                               ; 256 (114)           ; 167 (157)                 ; 0                 ; 5          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7                                                                                                                                                                                         ; adc_delay_ch         ; work            ;
;             |altdpram:ram_adc_fifoa_rtl_0|                  ; 142 (0)             ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|altdpram:ram_adc_fifoa_rtl_0                                                                                                                                                            ; altdpram             ; work            ;
;                |dpram_nvo1:auto_generated|                  ; 142 (0)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated                                                                                                                                  ; dpram_nvo1           ; work            ;
;                   |decode_ufa:wr_decode|                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|decode_ufa:wr_decode                                                                                                             ; decode_ufa           ; work            ;
;                   |mux_nbb:rd_mux|                          ; 110 (110)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|mux_nbb:rd_mux                                                                                                                   ; mux_nbb              ; work            ;
;          |adc_delay_ch:rxch8|                               ; 256 (114)           ; 167 (157)                 ; 0                 ; 5          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8                                                                                                                                                                                         ; adc_delay_ch         ; work            ;
;             |altdpram:ram_adc_fifoa_rtl_0|                  ; 142 (0)             ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|altdpram:ram_adc_fifoa_rtl_0                                                                                                                                                            ; altdpram             ; work            ;
;                |dpram_nvo1:auto_generated|                  ; 142 (0)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated                                                                                                                                  ; dpram_nvo1           ; work            ;
;                   |decode_ufa:wr_decode|                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|decode_ufa:wr_decode                                                                                                             ; decode_ufa           ; work            ;
;                   |mux_nbb:rd_mux|                          ; 110 (110)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|mux_nbb:rd_mux                                                                                                                   ; mux_nbb              ; work            ;
;          |adc_delay_ch:rxch9|                               ; 256 (114)           ; 167 (157)                 ; 0                 ; 5          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9                                                                                                                                                                                         ; adc_delay_ch         ; work            ;
;             |altdpram:ram_adc_fifoa_rtl_0|                  ; 142 (0)             ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|altdpram:ram_adc_fifoa_rtl_0                                                                                                                                                            ; altdpram             ; work            ;
;                |dpram_nvo1:auto_generated|                  ; 142 (0)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated                                                                                                                                  ; dpram_nvo1           ; work            ;
;                   |decode_ufa:wr_decode|                    ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|decode_ufa:wr_decode                                                                                                             ; decode_ufa           ; work            ;
;                   |mux_nbb:rd_mux|                          ; 110 (110)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|altdpram:ram_adc_fifoa_rtl_0|dpram_nvo1:auto_generated|mux_nbb:rd_mux                                                                                                                   ; mux_nbb              ; work            ;
;          |gain_control_mul:gmul|                            ; 1 (0)               ; 44 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|gain_control_mul:gmul                                                                                                                                                                                      ; gain_control_mul     ; work            ;
;             |lpm_mult:lpm_mult_component|                   ; 1 (0)               ; 44 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|gain_control_mul:gmul|lpm_mult:lpm_mult_component                                                                                                                                                          ; lpm_mult             ; work            ;
;                |mult_3oo:auto_generated|                    ; 1 (1)               ; 44 (44)                   ; 0                 ; 1          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|gain_control_mul:gmul|lpm_mult:lpm_mult_component|mult_3oo:auto_generated                                                                                                                                  ; mult_3oo             ; work            ;
;          |parallel_32add:sumbeam|                           ; 226 (0)             ; 460 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|parallel_32add:sumbeam                                                                                                                                                                                     ; parallel_32add       ; work            ;
;             |parallel_add:parallel_add_component|           ; 226 (0)             ; 460 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|parallel_32add:sumbeam|parallel_add:parallel_add_component                                                                                                                                                 ; parallel_add         ; work            ;
;                |par_add_tse:auto_generated|                 ; 226 (226)           ; 460 (460)                 ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|parallel_32add:sumbeam|parallel_add:parallel_add_component|par_add_tse:auto_generated                                                                                                                      ; par_add_tse          ; work            ;
;       |pa_gen_reset:u_pa_gen_reset|                         ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_gen_reset:u_pa_gen_reset                                                                                                                                                                                                                ; pa_gen_reset         ; work            ;
;       |pa_rx_ctrl:u_pa_rx_ctrl|                             ; 98 (0)              ; 11 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl                                                                                                                                                                                                                    ; pa_rx_ctrl           ; work            ;
;          |serial2parallel:u_serial2parallel|                ; 98 (98)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel                                                                                                                                                                                  ; serial2parallel      ; work            ;
;       |pa_rx_tx_fsm:u_pa_rx_tx_fsm|                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_rx_tx_fsm:u_pa_rx_tx_fsm                                                                                                                                                                                                                ; pa_rx_tx_fsm         ; work            ;
;       |pa_tx_ctrl:u_pa_tx_ctrl|                             ; 2251 (1280)         ; 897 (32)                  ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl                                                                                                                                                                                                                    ; pa_tx_ctrl           ; work            ;
;          |pa_tx:inst[0].tx32ch|                             ; 29 (29)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[0].tx32ch                                                                                                                                                                                               ; pa_tx                ; work            ;
;          |pa_tx:inst[10].tx32ch|                            ; 29 (29)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[10].tx32ch                                                                                                                                                                                              ; pa_tx                ; work            ;
;          |pa_tx:inst[11].tx32ch|                            ; 29 (29)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[11].tx32ch                                                                                                                                                                                              ; pa_tx                ; work            ;
;          |pa_tx:inst[12].tx32ch|                            ; 29 (29)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[12].tx32ch                                                                                                                                                                                              ; pa_tx                ; work            ;
;          |pa_tx:inst[13].tx32ch|                            ; 29 (29)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[13].tx32ch                                                                                                                                                                                              ; pa_tx                ; work            ;
;          |pa_tx:inst[14].tx32ch|                            ; 29 (29)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[14].tx32ch                                                                                                                                                                                              ; pa_tx                ; work            ;
;          |pa_tx:inst[15].tx32ch|                            ; 29 (29)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[15].tx32ch                                                                                                                                                                                              ; pa_tx                ; work            ;
;          |pa_tx:inst[16].tx32ch|                            ; 29 (29)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[16].tx32ch                                                                                                                                                                                              ; pa_tx                ; work            ;
;          |pa_tx:inst[17].tx32ch|                            ; 29 (29)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[17].tx32ch                                                                                                                                                                                              ; pa_tx                ; work            ;
;          |pa_tx:inst[18].tx32ch|                            ; 29 (29)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[18].tx32ch                                                                                                                                                                                              ; pa_tx                ; work            ;
;          |pa_tx:inst[19].tx32ch|                            ; 29 (29)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[19].tx32ch                                                                                                                                                                                              ; pa_tx                ; work            ;
;          |pa_tx:inst[1].tx32ch|                             ; 29 (29)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[1].tx32ch                                                                                                                                                                                               ; pa_tx                ; work            ;
;          |pa_tx:inst[20].tx32ch|                            ; 29 (29)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[20].tx32ch                                                                                                                                                                                              ; pa_tx                ; work            ;
;          |pa_tx:inst[21].tx32ch|                            ; 29 (29)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[21].tx32ch                                                                                                                                                                                              ; pa_tx                ; work            ;
;          |pa_tx:inst[22].tx32ch|                            ; 29 (29)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[22].tx32ch                                                                                                                                                                                              ; pa_tx                ; work            ;
;          |pa_tx:inst[23].tx32ch|                            ; 29 (29)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[23].tx32ch                                                                                                                                                                                              ; pa_tx                ; work            ;
;          |pa_tx:inst[24].tx32ch|                            ; 29 (29)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[24].tx32ch                                                                                                                                                                                              ; pa_tx                ; work            ;
;          |pa_tx:inst[25].tx32ch|                            ; 29 (29)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[25].tx32ch                                                                                                                                                                                              ; pa_tx                ; work            ;
;          |pa_tx:inst[26].tx32ch|                            ; 29 (29)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[26].tx32ch                                                                                                                                                                                              ; pa_tx                ; work            ;
;          |pa_tx:inst[27].tx32ch|                            ; 29 (29)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[27].tx32ch                                                                                                                                                                                              ; pa_tx                ; work            ;
;          |pa_tx:inst[28].tx32ch|                            ; 29 (29)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[28].tx32ch                                                                                                                                                                                              ; pa_tx                ; work            ;
;          |pa_tx:inst[29].tx32ch|                            ; 29 (29)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[29].tx32ch                                                                                                                                                                                              ; pa_tx                ; work            ;
;          |pa_tx:inst[2].tx32ch|                             ; 29 (29)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[2].tx32ch                                                                                                                                                                                               ; pa_tx                ; work            ;
;          |pa_tx:inst[30].tx32ch|                            ; 29 (29)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[30].tx32ch                                                                                                                                                                                              ; pa_tx                ; work            ;
;          |pa_tx:inst[31].tx32ch|                            ; 29 (29)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[31].tx32ch                                                                                                                                                                                              ; pa_tx                ; work            ;
;          |pa_tx:inst[3].tx32ch|                             ; 29 (29)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[3].tx32ch                                                                                                                                                                                               ; pa_tx                ; work            ;
;          |pa_tx:inst[4].tx32ch|                             ; 29 (29)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[4].tx32ch                                                                                                                                                                                               ; pa_tx                ; work            ;
;          |pa_tx:inst[5].tx32ch|                             ; 29 (29)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[5].tx32ch                                                                                                                                                                                               ; pa_tx                ; work            ;
;          |pa_tx:inst[6].tx32ch|                             ; 29 (29)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[6].tx32ch                                                                                                                                                                                               ; pa_tx                ; work            ;
;          |pa_tx:inst[7].tx32ch|                             ; 29 (29)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[7].tx32ch                                                                                                                                                                                               ; pa_tx                ; work            ;
;          |pa_tx:inst[8].tx32ch|                             ; 29 (29)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[8].tx32ch                                                                                                                                                                                               ; pa_tx                ; work            ;
;          |pa_tx:inst[9].tx32ch|                             ; 29 (29)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[9].tx32ch                                                                                                                                                                                               ; pa_tx                ; work            ;
;          |serial2parallel:u_serial2parallel|                ; 43 (43)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel                                                                                                                                                                                  ; serial2parallel      ; work            ;
;    |run_led:u_run_led|                                      ; 40 (40)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |top|run_led:u_run_led                                                                                                                                                                                                                                          ; run_led              ; work            ;
;    |ut_top:u_ut_top|                                        ; 8429 (3)            ; 6500 (0)                  ; 3200137           ; 31         ; 0    ; 0            ; |top|ut_top:u_ut_top                                                                                                                                                                                                                                            ; ut_top               ; work            ;
;       |alarm:u_alarm|                                       ; 36 (36)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|alarm:u_alarm                                                                                                                                                                                                                              ; alarm                ; work            ;
;       |alarm_operator:u_alarm_operator|                     ; 301 (301)           ; 140 (140)                 ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|alarm_operator:u_alarm_operator                                                                                                                                                                                                            ; alarm_operator       ; work            ;
;       |band_select:u_band_select|                           ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|band_select:u_band_select                                                                                                                                                                                                                  ; band_select          ; work            ;
;       |com_interface:u_com_interface|                       ; 220 (220)           ; 200 (200)                 ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|com_interface:u_com_interface                                                                                                                                                                                                              ; com_interface        ; work            ;
;       |dma_int:u_dma_int|                                   ; 69 (69)             ; 42 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|dma_int:u_dma_int                                                                                                                                                                                                                          ; dma_int              ; work            ;
;       |ex_trig:u_ex_trig|                                   ; 1092 (229)          ; 566 (181)                 ; 86                ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ex_trig:u_ex_trig                                                                                                                                                                                                                          ; ex_trig              ; work            ;
;          |DIVISION0:dv0|                                    ; 863 (0)             ; 385 (0)                   ; 86                ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0                                                                                                                                                                                                            ; DIVISION0            ; work            ;
;             |lpm_divide:LPM_DIVIDE_component|               ; 863 (0)             ; 385 (0)                   ; 86                ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                            ; lpm_divide           ; work            ;
;                |lpm_divide_tir:auto_generated|              ; 863 (0)             ; 385 (0)                   ; 86                ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated                                                                                                                                              ; lpm_divide_tir       ; work            ;
;                   |sign_div_unsign_79i:divider|             ; 863 (0)             ; 385 (0)                   ; 86                ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider                                                                                                                  ; sign_div_unsign_79i  ; work            ;
;                      |alt_u_div_2ef:divider|                ; 863 (808)           ; 385 (357)                 ; 86                ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider                                                                                            ; alt_u_div_2ef        ; work            ;
;                         |altshift_taps:DFFQuotient_rtl_0|   ; 8 (0)               ; 6 (0)                     ; 16                ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_0                                                            ; altshift_taps        ; work            ;
;                            |shift_taps_qc21:auto_generated| ; 8 (5)               ; 6 (3)                     ; 16                ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_qc21:auto_generated                             ; shift_taps_qc21      ; work            ;
;                               |altsyncram_nh91:altsyncram4| ; 0 (0)               ; 0 (0)                     ; 16                ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_qc21:auto_generated|altsyncram_nh91:altsyncram4 ; altsyncram_nh91      ; work            ;
;                               |cntr_0bf:cntr1|              ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_qc21:auto_generated|cntr_0bf:cntr1              ; cntr_0bf             ; work            ;
;                         |altshift_taps:DFFQuotient_rtl_1|   ; 14 (0)              ; 6 (0)                     ; 20                ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_1                                                            ; altshift_taps        ; work            ;
;                            |shift_taps_pc21:auto_generated| ; 14 (7)              ; 6 (3)                     ; 20                ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_pc21:auto_generated                             ; shift_taps_pc21      ; work            ;
;                               |altsyncram_lh91:altsyncram5| ; 0 (0)               ; 0 (0)                     ; 20                ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_pc21:auto_generated|altsyncram_lh91:altsyncram5 ; altsyncram_lh91      ; work            ;
;                               |cntr_taf:cntr1|              ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_pc21:auto_generated|cntr_taf:cntr1              ; cntr_taf             ; work            ;
;                         |altshift_taps:DFFQuotient_rtl_2|   ; 13 (0)              ; 6 (0)                     ; 18                ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_2                                                            ; altshift_taps        ; work            ;
;                            |shift_taps_rc21:auto_generated| ; 13 (6)              ; 6 (3)                     ; 18                ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_rc21:auto_generated                             ; shift_taps_rc21      ; work            ;
;                               |altsyncram_mh91:altsyncram5| ; 0 (0)               ; 0 (0)                     ; 18                ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_rc21:auto_generated|altsyncram_mh91:altsyncram5 ; altsyncram_mh91      ; work            ;
;                               |cntr_uaf:cntr1|              ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_rc21:auto_generated|cntr_uaf:cntr1              ; cntr_uaf             ; work            ;
;                         |altshift_taps:DFFQuotient_rtl_3|   ; 14 (0)              ; 6 (0)                     ; 20                ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_3                                                            ; altshift_taps        ; work            ;
;                            |shift_taps_pc21:auto_generated| ; 14 (7)              ; 6 (3)                     ; 20                ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_pc21:auto_generated                             ; shift_taps_pc21      ; work            ;
;                               |altsyncram_lh91:altsyncram5| ; 0 (0)               ; 0 (0)                     ; 20                ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_pc21:auto_generated|altsyncram_lh91:altsyncram5 ; altsyncram_lh91      ; work            ;
;                               |cntr_taf:cntr1|              ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_pc21:auto_generated|cntr_taf:cntr1              ; cntr_taf             ; work            ;
;                         |altshift_taps:DFFQuotient_rtl_4|   ; 6 (0)               ; 4 (0)                     ; 12                ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_4                                                            ; altshift_taps        ; work            ;
;                            |shift_taps_nc21:auto_generated| ; 6 (4)               ; 4 (2)                     ; 12                ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_nc21:auto_generated                             ; shift_taps_nc21      ; work            ;
;                               |altsyncram_fh91:altsyncram4| ; 0 (0)               ; 0 (0)                     ; 12                ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_nc21:auto_generated|altsyncram_fh91:altsyncram4 ; altsyncram_fh91      ; work            ;
;                               |cntr_raf:cntr1|              ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_nc21:auto_generated|cntr_raf:cntr1              ; cntr_raf             ; work            ;
;       |fsm_delay:u_fsm_delay|                               ; 9 (9)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|fsm_delay:u_fsm_delay                                                                                                                                                                                                                      ; fsm_delay            ; work            ;
;       |reset_delay:u_reset_delay|                           ; 1 (1)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|reset_delay:u_reset_delay                                                                                                                                                                                                                  ; reset_delay          ; work            ;
;       |rx_tx_fsm:u_rx_tx_fsm|                               ; 131 (131)           ; 61 (61)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|rx_tx_fsm:u_rx_tx_fsm                                                                                                                                                                                                                      ; rx_tx_fsm            ; work            ;
;       |select_switch:u_select_switch|                       ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|select_switch:u_select_switch                                                                                                                                                                                                              ; select_switch        ; work            ;
;       |sram:u_sram|                                         ; 289 (56)            ; 124 (120)                 ; 3200000           ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|sram:u_sram                                                                                                                                                                                                                                ; sram                 ; work            ;
;          |g96k8bitram:a0|                                   ; 55 (0)              ; 0 (0)                     ; 800000            ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|sram:u_sram|g96k8bitram:a0                                                                                                                                                                                                                 ; g96k8bitram          ; work            ;
;             |altsyncram:altsyncram_component|               ; 55 (0)              ; 0 (0)                     ; 800000            ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|sram:u_sram|g96k8bitram:a0|altsyncram:altsyncram_component                                                                                                                                                                                 ; altsyncram           ; work            ;
;                |altsyncram_hs24:auto_generated|             ; 55 (0)              ; 0 (0)                     ; 800000            ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|sram:u_sram|g96k8bitram:a0|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated                                                                                                                                                  ; altsyncram_hs24      ; work            ;
;                   |decode_sfa:decode2|                      ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|sram:u_sram|g96k8bitram:a0|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated|decode_sfa:decode2                                                                                                                               ; decode_sfa           ; work            ;
;                   |mux_cab:mux3|                            ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|sram:u_sram|g96k8bitram:a0|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated|mux_cab:mux3                                                                                                                                     ; mux_cab              ; work            ;
;          |g96k8bitram:a1|                                   ; 55 (0)              ; 0 (0)                     ; 800000            ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|sram:u_sram|g96k8bitram:a1                                                                                                                                                                                                                 ; g96k8bitram          ; work            ;
;             |altsyncram:altsyncram_component|               ; 55 (0)              ; 0 (0)                     ; 800000            ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|sram:u_sram|g96k8bitram:a1|altsyncram:altsyncram_component                                                                                                                                                                                 ; altsyncram           ; work            ;
;                |altsyncram_hs24:auto_generated|             ; 55 (0)              ; 0 (0)                     ; 800000            ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|sram:u_sram|g96k8bitram:a1|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated                                                                                                                                                  ; altsyncram_hs24      ; work            ;
;                   |decode_sfa:decode2|                      ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|sram:u_sram|g96k8bitram:a1|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated|decode_sfa:decode2                                                                                                                               ; decode_sfa           ; work            ;
;                   |mux_cab:mux3|                            ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|sram:u_sram|g96k8bitram:a1|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated|mux_cab:mux3                                                                                                                                     ; mux_cab              ; work            ;
;          |g96k8bitram:b0|                                   ; 68 (0)              ; 0 (0)                     ; 800000            ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|sram:u_sram|g96k8bitram:b0                                                                                                                                                                                                                 ; g96k8bitram          ; work            ;
;             |altsyncram:altsyncram_component|               ; 68 (0)              ; 0 (0)                     ; 800000            ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|sram:u_sram|g96k8bitram:b0|altsyncram:altsyncram_component                                                                                                                                                                                 ; altsyncram           ; work            ;
;                |altsyncram_hs24:auto_generated|             ; 68 (0)              ; 0 (0)                     ; 800000            ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|sram:u_sram|g96k8bitram:b0|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated                                                                                                                                                  ; altsyncram_hs24      ; work            ;
;                   |decode_lr9:rden_decode_b|                ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|sram:u_sram|g96k8bitram:b0|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated|decode_lr9:rden_decode_b                                                                                                                         ; decode_lr9           ; work            ;
;                   |decode_sfa:decode2|                      ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|sram:u_sram|g96k8bitram:b0|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated|decode_sfa:decode2                                                                                                                               ; decode_sfa           ; work            ;
;                   |mux_cab:mux3|                            ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|sram:u_sram|g96k8bitram:b0|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated|mux_cab:mux3                                                                                                                                     ; mux_cab              ; work            ;
;          |g96k8bitram:b1|                                   ; 55 (0)              ; 4 (0)                     ; 800000            ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|sram:u_sram|g96k8bitram:b1                                                                                                                                                                                                                 ; g96k8bitram          ; work            ;
;             |altsyncram:altsyncram_component|               ; 55 (0)              ; 4 (0)                     ; 800000            ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|sram:u_sram|g96k8bitram:b1|altsyncram:altsyncram_component                                                                                                                                                                                 ; altsyncram           ; work            ;
;                |altsyncram_hs24:auto_generated|             ; 55 (0)              ; 4 (4)                     ; 800000            ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|sram:u_sram|g96k8bitram:b1|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated                                                                                                                                                  ; altsyncram_hs24      ; work            ;
;                   |decode_sfa:decode2|                      ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|sram:u_sram|g96k8bitram:b1|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated|decode_sfa:decode2                                                                                                                               ; decode_sfa           ; work            ;
;                   |mux_cab:mux3|                            ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|sram:u_sram|g96k8bitram:b1|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated|mux_cab:mux3                                                                                                                                     ; mux_cab              ; work            ;
;       |state_cfg:u_state_cfg|                               ; 122 (122)           ; 74 (74)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|state_cfg:u_state_cfg                                                                                                                                                                                                                      ; state_cfg            ; work            ;
;       |strobe_a_b_i:u_strobe_a_b_i|                         ; 332 (22)            ; 533 (20)                  ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i                                                                                                                                                                                                                ; strobe_a_b_i         ; work            ;
;          |strobe_ab:a|                                      ; 119 (119)           ; 165 (165)                 ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:a                                                                                                                                                                                                    ; strobe_ab            ; work            ;
;          |strobe_ab:b|                                      ; 119 (119)           ; 184 (184)                 ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b                                                                                                                                                                                                    ; strobe_ab            ; work            ;
;          |strobe_i:i|                                       ; 72 (72)             ; 164 (164)                 ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_i:i                                                                                                                                                                                                     ; strobe_i             ; work            ;
;       |strobe_alarm:u_strobe_alarm60|                       ; 784 (784)           ; 432 (432)                 ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm60                                                                                                                                                                                                              ; strobe_alarm         ; work            ;
;       |strobe_alarm:u_strobe_alarm61|                       ; 813 (813)           ; 432 (432)                 ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm61                                                                                                                                                                                                              ; strobe_alarm         ; work            ;
;       |strobe_alarm:u_strobe_alarm62|                       ; 784 (784)           ; 432 (432)                 ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm62                                                                                                                                                                                                              ; strobe_alarm         ; work            ;
;       |strobe_alarm:u_strobe_alarm63|                       ; 800 (800)           ; 432 (432)                 ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm63                                                                                                                                                                                                              ; strobe_alarm         ; work            ;
;       |strobe_alarm:u_strobe_alarm64|                       ; 784 (784)           ; 432 (432)                 ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm64                                                                                                                                                                                                              ; strobe_alarm         ; work            ;
;       |strobe_alarm:u_strobe_alarm65|                       ; 801 (801)           ; 432 (432)                 ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm65                                                                                                                                                                                                              ; strobe_alarm         ; work            ;
;       |strobe_alarm_se:u_strobe_alarm_se49|                 ; 188 (188)           ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|strobe_alarm_se:u_strobe_alarm_se49                                                                                                                                                                                                        ; strobe_alarm_se      ; work            ;
;       |strobe_alarm_se:u_strobe_alarm_se50|                 ; 4 (4)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|strobe_alarm_se:u_strobe_alarm_se50                                                                                                                                                                                                        ; strobe_alarm_se      ; work            ;
;       |strobe_alarm_se:u_strobe_alarm_se51|                 ; 4 (4)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|strobe_alarm_se:u_strobe_alarm_se51                                                                                                                                                                                                        ; strobe_alarm_se      ; work            ;
;       |strobe_alarm_se:u_strobe_alarm_se52|                 ; 4 (4)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|strobe_alarm_se:u_strobe_alarm_se52                                                                                                                                                                                                        ; strobe_alarm_se      ; work            ;
;       |strobe_alarm_se:u_strobe_alarm_se53|                 ; 27 (27)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|strobe_alarm_se:u_strobe_alarm_se53                                                                                                                                                                                                        ; strobe_alarm_se      ; work            ;
;       |strobe_alarm_se:u_strobe_alarm_se54|                 ; 4 (4)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|strobe_alarm_se:u_strobe_alarm_se54                                                                                                                                                                                                        ; strobe_alarm_se      ; work            ;
;       |ut_data_control:u_ut_data_control|                   ; 823 (0)             ; 1980 (0)                  ; 51                ; 31         ; 0    ; 0            ; |top|ut_top:u_ut_top|ut_data_control:u_ut_data_control                                                                                                                                                                                                          ; ut_data_control      ; work            ;
;          |average_ram:u_average_ram|                        ; 7 (0)               ; 4 (0)                     ; 51                ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ut_data_control:u_ut_data_control|average_ram:u_average_ram                                                                                                                                                                                ; average_ram          ; work            ;
;             |altshift_taps:average_rdy_rtl_0|               ; 7 (0)               ; 4 (0)                     ; 51                ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ut_data_control:u_ut_data_control|average_ram:u_average_ram|altshift_taps:average_rdy_rtl_0                                                                                                                                                ; altshift_taps        ; work            ;
;                |shift_taps_0ou:auto_generated|              ; 7 (2)               ; 4 (2)                     ; 51                ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ut_data_control:u_ut_data_control|average_ram:u_average_ram|altshift_taps:average_rdy_rtl_0|shift_taps_0ou:auto_generated                                                                                                                  ; shift_taps_0ou       ; work            ;
;                   |altsyncram_nk91:altsyncram4|             ; 0 (0)               ; 0 (0)                     ; 51                ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ut_data_control:u_ut_data_control|average_ram:u_average_ram|altshift_taps:average_rdy_rtl_0|shift_taps_0ou:auto_generated|altsyncram_nk91:altsyncram4                                                                                      ; altsyncram_nk91      ; work            ;
;                   |cntr_qaf:cntr1|                          ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ut_data_control:u_ut_data_control|average_ram:u_average_ram|altshift_taps:average_rdy_rtl_0|shift_taps_0ou:auto_generated|cntr_qaf:cntr1                                                                                                   ; cntr_qaf             ; work            ;
;          |data_average:u_data_average|                      ; 145 (145)           ; 275 (275)                 ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ut_data_control:u_ut_data_control|data_average:u_data_average                                                                                                                                                                              ; data_average         ; work            ;
;          |data_finish:u_data_finish|                        ; 0 (0)               ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ut_data_control:u_ut_data_control|data_finish:u_data_finish                                                                                                                                                                                ; data_finish          ; work            ;
;          |modulation:u_modulation|                          ; 13 (13)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ut_data_control:u_ut_data_control|modulation:u_modulation                                                                                                                                                                                  ; modulation           ; work            ;
;          |video_compress:u_video_compress|                  ; 131 (131)           ; 89 (89)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_compress:u_video_compress                                                                                                                                                                          ; video_compress       ; work            ;
;          |video_filter:u_video_filter|                      ; 527 (90)            ; 1556 (1120)               ; 0                 ; 31         ; 0    ; 0            ; |top|ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter                                                                                                                                                                              ; video_filter         ; work            ;
;             |adder39_20bit:videofirsum|                     ; 437 (0)             ; 436 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum                                                                                                                                                    ; adder39_20bit        ; work            ;
;                |parallel_add:parallel_add_component|        ; 437 (0)             ; 436 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component                                                                                                                ; parallel_add         ; work            ;
;                   |par_add_64f:auto_generated|              ; 437 (437)           ; 436 (436)                 ; 0                 ; 0          ; 0    ; 0            ; |top|ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated                                                                                     ; par_add_64f          ; work            ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus|CS                                                           ;
+----------------+------------+------------+--------------+---------------+----------------+----------------+---------------+-------------+
; Name           ; CS.CS_IDLE ; CS.CS_WAIT ; CS.CS_CS_DIS ; CS.CS_RD_DATA ; CS.CS_WR_DATAL ; CS.CS_WR_DATAH ; CS.CS_ADDRESS ; CS.CS_CS_EN ;
+----------------+------------+------------+--------------+---------------+----------------+----------------+---------------+-------------+
; CS.CS_IDLE     ; 0          ; 0          ; 0            ; 0             ; 0              ; 0              ; 0             ; 0           ;
; CS.CS_CS_EN    ; 1          ; 0          ; 0            ; 0             ; 0              ; 0              ; 0             ; 1           ;
; CS.CS_ADDRESS  ; 1          ; 0          ; 0            ; 0             ; 0              ; 0              ; 1             ; 0           ;
; CS.CS_WR_DATAH ; 1          ; 0          ; 0            ; 0             ; 0              ; 1              ; 0             ; 0           ;
; CS.CS_WR_DATAL ; 1          ; 0          ; 0            ; 0             ; 1              ; 0              ; 0             ; 0           ;
; CS.CS_RD_DATA  ; 1          ; 0          ; 0            ; 1             ; 0              ; 0              ; 0             ; 0           ;
; CS.CS_CS_DIS   ; 1          ; 0          ; 1            ; 0             ; 0              ; 0              ; 0             ; 0           ;
; CS.CS_WAIT     ; 1          ; 1          ; 0            ; 0             ; 0              ; 0              ; 0             ; 0           ;
+----------------+------------+------------+--------------+---------------+----------------+----------------+---------------+-------------+


Encoding Type: Safe One-Hot
+------------------------------------------------------------------+
; State Machine - |top|ut_top:u_ut_top|rx_tx_fsm:u_rx_tx_fsm|state ;
+---------------+---------------+--------------+-------------------+
; Name          ; state.tx_rx_s ; state.load_s ; state.idle_s      ;
+---------------+---------------+--------------+-------------------+
; state.idle_s  ; 0             ; 0            ; 0                 ;
; state.load_s  ; 0             ; 1            ; 1                 ;
; state.tx_rx_s ; 1             ; 0            ; 1                 ;
+---------------+---------------+--------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|advca_driver:u_advca_driver|ad_spi_bus:u_ad_spi_bus|CS                                                             ;
+----------------+------------+------------+--------------+---------------+----------------+----------------+---------------+-------------+
; Name           ; CS.CS_IDLE ; CS.CS_WAIT ; CS.CS_CS_DIS ; CS.CS_RD_DATA ; CS.CS_WR_DATAL ; CS.CS_WR_DATAH ; CS.CS_ADDRESS ; CS.CS_CS_EN ;
+----------------+------------+------------+--------------+---------------+----------------+----------------+---------------+-------------+
; CS.CS_IDLE     ; 0          ; 0          ; 0            ; 0             ; 0              ; 0              ; 0             ; 0           ;
; CS.CS_CS_EN    ; 1          ; 0          ; 0            ; 0             ; 0              ; 0              ; 0             ; 1           ;
; CS.CS_ADDRESS  ; 1          ; 0          ; 0            ; 0             ; 0              ; 0              ; 1             ; 0           ;
; CS.CS_WR_DATAH ; 1          ; 0          ; 0            ; 0             ; 0              ; 1              ; 0             ; 0           ;
; CS.CS_WR_DATAL ; 1          ; 0          ; 0            ; 0             ; 1              ; 0              ; 0             ; 0           ;
; CS.CS_RD_DATA  ; 1          ; 0          ; 0            ; 1             ; 0              ; 0              ; 0             ; 0           ;
; CS.CS_CS_DIS   ; 1          ; 0          ; 1            ; 0             ; 0              ; 0              ; 0             ; 0           ;
; CS.CS_WAIT     ; 1          ; 1          ; 0            ; 0             ; 0              ; 0              ; 0             ; 0           ;
+----------------+------------+------------+--------------+---------------+----------------+----------------+---------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |top|ut_top:u_ut_top|sram:u_sram|state                   ;
+-------------------+----------------+-------------------+-----------------+
; Name              ; state.cs_start ; state.data0_state ; state.ale_state ;
+-------------------+----------------+-------------------+-----------------+
; state.cs_start    ; 0              ; 0                 ; 0               ;
; state.ale_state   ; 1              ; 0                 ; 1               ;
; state.data0_state ; 1              ; 1                 ; 0               ;
+-------------------+----------------+-------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; config_explain:u_config_explain|pcontrol_spi:u_pcontrol_spi|count[4]                                    ; yes                                                              ; yes                                        ;
; config_explain:u_config_explain|pcontrol_spi:u_pcontrol_spi|count[3]                                    ; yes                                                              ; yes                                        ;
; config_explain:u_config_explain|pcontrol_spi:u_pcontrol_spi|count[2]                                    ; yes                                                              ; yes                                        ;
; config_explain:u_config_explain|pcontrol_spi:u_pcontrol_spi|count[1]                                    ; yes                                                              ; yes                                        ;
; config_explain:u_config_explain|pcontrol_spi:u_pcontrol_spi|count[0]                                    ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt_r[8]                                      ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt_r[9]                                      ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt_r[10]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt_r[11]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt_r[12]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt_r[13]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt_r[14]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt_r[15]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt_r[16]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt_r[17]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt_r[18]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt_r[19]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt_r[20]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt_r[21]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt_r[22]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt_r[23]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt_r[24]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt_r[25]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt_r[26]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt_r[27]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt_r[28]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt_r[29]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt_r[30]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt_r[31]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt_r[8]                                      ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt_r[9]                                      ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt_r[10]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt_r[11]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt_r[12]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt_r[13]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt_r[14]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt_r[15]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt_r[16]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt_r[17]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt_r[18]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt_r[19]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt_r[20]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt_r[21]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt_r[22]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt_r[23]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt_r[24]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt_r[25]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt_r[26]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt_r[27]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt_r[28]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt_r[29]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt_r[30]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt_r[31]                                     ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_compress:u_video_compress|en                    ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_compress:u_video_compress|comp_data_out_rdy_buf ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt[18]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt[17]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt[16]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt[15]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt[14]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt[13]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt[12]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt[11]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt[10]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt[9]                                        ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt[8]                                        ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt[7]                                        ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt[6]                                        ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt[19]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt[4]                                        ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt[0]                                        ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt[1]                                        ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt[2]                                        ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt[3]                                        ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt[22]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt[21]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt[20]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt[28]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt[31]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt[5]                                        ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt[30]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt[29]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt[27]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt[26]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt[25]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt[24]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt[23]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt[22]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt[31]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt[30]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt[29]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt[25]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt[12]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt[23]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt[28]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt[11]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt[4]                                        ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt[27]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt[10]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt[9]                                        ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt[8]                                        ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt[7]                                        ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt[6]                                        ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt[5]                                        ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt[3]                                        ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt[2]                                        ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt[1]                                        ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt[0]                                        ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt[26]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt[24]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt[21]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt[20]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt[13]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt[19]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt[18]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt[17]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt[16]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt[15]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt[14]                                       ; yes                                                              ; yes                                        ;
; ut_top:u_ut_top|rx_tx_fsm:u_rx_tx_fsm|state.load_s                                                      ; no                                                               ; yes                                        ;
; ut_top:u_ut_top|rx_tx_fsm:u_rx_tx_fsm|state.tx_rx_s                                                     ; no                                                               ; yes                                        ;
; ut_top:u_ut_top|rx_tx_fsm:u_rx_tx_fsm|state.idle_s                                                      ; no                                                               ; yes                                        ;
; Total number of protected registers is 122                                                              ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+--------------------------------------------------------+----+
; Logic Cell Name                                        ;    ;
+--------------------------------------------------------+----+
; rtl~0                                                  ;    ;
; rtl~1                                                  ;    ;
; rtl~2                                                  ;    ;
; rtl~3                                                  ;    ;
; rtl~4                                                  ;    ;
; rtl~5                                                  ;    ;
; rtl~6                                                  ;    ;
; rtl~7                                                  ;    ;
; rtl~8                                                  ;    ;
; rtl~9                                                  ;    ;
; rtl~10                                                 ;    ;
; rtl~11                                                 ;    ;
; rtl~12                                                 ;    ;
; rtl~13                                                 ;    ;
; rtl~14                                                 ;    ;
; rtl~15                                                 ;    ;
; rtl~16                                                 ;    ;
; rtl~17                                                 ;    ;
; rtl~18                                                 ;    ;
; rtl~19                                                 ;    ;
; rtl~20                                                 ;    ;
; rtl~21                                                 ;    ;
; rtl~22                                                 ;    ;
; rtl~23                                                 ;    ;
; rtl~24                                                 ;    ;
; rtl~25                                                 ;    ;
; rtl~26                                                 ;    ;
; rtl~27                                                 ;    ;
; rtl~28                                                 ;    ;
; rtl~29                                                 ;    ;
; rtl~30                                                 ;    ;
; rtl~31                                                 ;    ;
; Number of logic cells representing combinational loops ; 32 ;
+--------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                ; Reason for Removal                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|gain_control_mul:gmul|lpm_mult:lpm_mult_component|mult_3oo:auto_generated|datab_input_reg[12]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf0[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf0[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf0[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf0[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf0[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf0[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf0[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf0[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf0[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf0[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf0[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf0[0..10]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf0[0..10]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf0[0..10]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf0[0..10]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf0[0..10]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|com_interface:u_com_interface|encoder_y[0]                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|com_interface:u_com_interface|encoder_y_d[0]                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|data_average:u_data_average|aver_data16[10,11]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|data_average:u_data_average|aver_data8[11]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|data_average:u_data_average|aver_data2[11]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|data_average:u_data_average|avera_data3[10,11]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|data_average:u_data_average|avera_data2[10,11]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|data_average:u_data_average|avera_data1[10,11]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|data_average:u_data_average|avera_data0[10,11]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d34[18..20]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d35[17..20]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d37[16..20]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d38[1,2,15..20]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d33[18..20]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d32[1..5,18..20]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d31[19,20]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d30[19,20]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d29[20]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d28[20]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d27[20]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d26[20]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d12[20]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d11[20]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d10[20]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d9[20]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d8[19,20]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d7[19,20]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d6[1..5,18..20]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d5[18..20]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d4[18..20]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d3[17..20]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d1[16..20]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d0[1,2,15..20]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe1                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe112                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe116                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe23                                ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe28                                ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe31                                ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe35                                ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe379                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe4                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe401                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe406                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe425                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe428                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe433                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe443                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe452                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe455                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe460                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe461                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe463                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe467                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe470                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe476                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe478                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe479                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe482                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe487                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe488                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe490                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe494                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe497                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe499                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe50                                ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe503                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe505                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe506                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe509                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe514                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe515                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe517                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe521                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe524                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe526                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe527                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe530                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe532                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe533                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe535                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe536                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe58                                ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe62                                ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe8                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe85                                ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe89                                ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[25]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[20..24]                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[19]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[18]                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[17]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[13..16]                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[9..12]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[8]                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[0..7]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; config_explain:u_config_explain|m9k_ram:u_m9k_ram|phase_ram_cs[2]                                                                                                                                            ; Lost fanout                                                                                                                                                                                ;
; advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus|rd_wr_flag                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; advca_driver:u_advca_driver|ad_spi_bus:u_ad_spi_bus|rd_wr_flag                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf1[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf1[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf1[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf1[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf1[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf1[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf1[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf1[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf1[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf1[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf1[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf1[0..10]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf1[0..10]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf1[0..10]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf1[0..10]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf1[0..10]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[48,49]                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[47]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[46]                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[45]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[41..44]                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[37..40]                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[36]                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[28..35]                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf2[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf2[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf2[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf2[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf2[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf2[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf2[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf2[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf2[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf2[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf2[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf2[0..10]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf2[0..10]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf2[0..10]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf2[0..10]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf2[0..10]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[74]                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[73]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[69..72]                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[65..68]                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[64]                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[56..63]                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf3[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf3[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf3[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf3[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf3[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf3[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf3[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf3[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf3[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf3[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf3[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf3[0..10]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf3[0..10]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf3[0..10]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf3[0..10]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf3[0..10]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[97,98]                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[93..96]                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[92]                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[84..91]                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf4[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf4[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf4[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf4[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf4[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf4[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf4[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf4[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf4[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf4[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf4[0..10]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf4[0..10]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf4[0..10]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf4[0..10]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf4[0..10]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf4[0..10]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[121..123]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[120]                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[112..119,140..147,168..172,196] ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|new_ex_en                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|parallel_32add:sumbeam|parallel_add:parallel_add_component|par_add_tse:auto_generated|dffe470                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|parallel_32add:sumbeam|parallel_add:parallel_add_component|par_add_tse:auto_generated|dffe469                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|parallel_32add:sumbeam|parallel_add:parallel_add_component|par_add_tse:auto_generated|dffe468                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|parallel_32add:sumbeam|parallel_add:parallel_add_component|par_add_tse:auto_generated|dffe465                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|parallel_32add:sumbeam|parallel_add:parallel_add_component|par_add_tse:auto_generated|dffe464                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|parallel_32add:sumbeam|parallel_add:parallel_add_component|par_add_tse:auto_generated|dffe463                                                                ; Lost fanout                                                                                                                                                                                ;
; config_explain:u_config_explain|source_command:u_source_command|average[0..4]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|add_temp0[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|add_temp1[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|add_temp2[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|add_temp0[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|add_temp1[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|add_temp2[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|add_temp0[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|add_temp1[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|add_temp2[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|add_temp0[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|add_temp1[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|add_temp2[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|add_temp0[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|add_temp1[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|add_temp2[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|add_temp0[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|add_temp1[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|add_temp2[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|add_temp0[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|add_temp1[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|add_temp2[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|add_temp0[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|add_temp1[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|add_temp2[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|add_temp0[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|add_temp1[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|add_temp2[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|add_temp0[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|add_temp1[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|add_temp2[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|add_temp0[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|add_temp1[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|add_temp2[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|add_temp0[0..10]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|add_temp1[0..10]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|add_temp2[0..10]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|add_temp0[0..10]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|add_temp1[0..10]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|add_temp2[0..10]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|add_temp0[0..10]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|add_temp1[0..10]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|add_temp2[0..10]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|add_temp0[0..10]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|add_temp1[0..10]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|add_temp2[0..10]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|add_temp0[0..10]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|add_temp1[0..10]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|add_temp2[0..10]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|mac_a[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|mac_b[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|mac_c[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|mac_d[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|mac_a[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|mac_b[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|mac_c[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|mac_d[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch29|mac_a[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch29|mac_b[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch29|mac_c[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch29|mac_d[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch28|mac_a[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch28|mac_b[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch28|mac_c[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch28|mac_d[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|mac_a[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|mac_b[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|mac_c[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|mac_d[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|mac_a[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|mac_b[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|mac_c[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|mac_d[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch25|mac_a[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch25|mac_b[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch25|mac_c[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch25|mac_d[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch24|mac_a[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch24|mac_b[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch24|mac_c[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch24|mac_d[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch23|mac_a[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch23|mac_b[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch23|mac_c[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch23|mac_d[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch22|mac_a[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch22|mac_b[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch22|mac_c[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch22|mac_d[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch21|mac_a[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch21|mac_b[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch21|mac_c[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch21|mac_d[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch20|mac_a[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch20|mac_b[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch20|mac_c[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch20|mac_d[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|mac_a[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|mac_b[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|mac_c[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|mac_d[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|mac_a[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|mac_b[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|mac_c[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|mac_d[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch17|mac_a[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch17|mac_b[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch17|mac_c[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch17|mac_d[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch16|mac_a[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch16|mac_b[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch16|mac_c[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch16|mac_d[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch15|mac_a[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch15|mac_b[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch15|mac_c[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch15|mac_d[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|mac_a[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|mac_b[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|mac_c[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|mac_d[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|mac_a[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|mac_b[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|mac_c[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|mac_d[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|mac_a[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|mac_b[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|mac_c[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|mac_d[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|mac_a[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|mac_b[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|mac_c[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|mac_d[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|mac_a[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|mac_b[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|mac_c[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|mac_d[21]                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|mac_a[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|mac_b[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|mac_c[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|mac_d[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|mac_a[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|mac_b[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|mac_c[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|mac_d[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|mac_a[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|mac_b[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|mac_c[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|mac_d[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch6|mac_a[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch6|mac_b[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch6|mac_c[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch6|mac_d[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch5|mac_a[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch5|mac_b[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch5|mac_c[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch5|mac_d[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|mac_a[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|mac_b[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|mac_c[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|mac_d[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|mac_a[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|mac_b[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|mac_c[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|mac_d[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch2|mac_a[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch2|mac_b[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch2|mac_c[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch2|mac_d[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch1|mac_a[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch1|mac_b[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch1|mac_c[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch1|mac_d[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch0|mac_a[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch0|mac_b[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch0|mac_c[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch0|mac_d[21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|data_average:u_data_average|aver_data8[10]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|sub_temp0[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|sub_temp1[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|sub_temp2[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|sub_temp0[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|sub_temp1[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|sub_temp2[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|sub_temp0[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|sub_temp1[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|sub_temp2[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|sub_temp0[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|sub_temp1[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|sub_temp2[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|sub_temp0[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|sub_temp1[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|sub_temp2[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|sub_temp0[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|sub_temp1[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|sub_temp2[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|sub_temp0[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|sub_temp1[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|sub_temp2[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|sub_temp0[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|sub_temp1[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|sub_temp2[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|sub_temp0[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|sub_temp1[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|sub_temp2[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|sub_temp0[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|sub_temp1[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|sub_temp2[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|sub_temp0[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|sub_temp1[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|sub_temp2[0..10]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|sub_temp0[0..10]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|sub_temp1[0..10]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|sub_temp2[0..10]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|sub_temp0[0..10]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|sub_temp1[0..10]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|sub_temp2[0..10]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|sub_temp0[0..10]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|sub_temp1[0..10]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|sub_temp2[0..10]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|sub_temp0[0..10]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|sub_temp1[0..10]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|sub_temp2[0..10]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|sub_temp0[0..10]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|sub_temp1[0..10]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|sub_temp2[0..10]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; config_explain:u_config_explain|source_command:u_source_command|s_group_reg[13][20]                                                                                                                          ; Lost fanout                                                                                                                                                                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|gain_control_mul:gmul|lpm_mult:lpm_mult_component|mult_3oo:auto_generated|result_output_reg[27]                                                              ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|gain_control_mul:gmul|lpm_mult:lpm_mult_component|mult_3oo:auto_generated|result_output_reg[26]                                ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|mac_c[18,19]                                                                                                                             ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|mac_c[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|mac_d[19]                                                                                                                                ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|mac_d[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|mac_c[18,19]                                                                                                                             ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|mac_c[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|mac_d[19]                                                                                                                                ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|mac_d[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch29|mac_c[18,19]                                                                                                                             ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch29|mac_c[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch29|mac_d[19]                                                                                                                                ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch29|mac_d[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch28|mac_c[18,19]                                                                                                                             ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch28|mac_c[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch28|mac_d[19]                                                                                                                                ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch28|mac_d[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|mac_c[18,19]                                                                                                                             ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|mac_c[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|mac_d[19]                                                                                                                                ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|mac_d[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|mac_c[18,19]                                                                                                                             ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|mac_c[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|mac_d[19]                                                                                                                                ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|mac_d[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch25|mac_c[18,19]                                                                                                                             ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch25|mac_c[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch25|mac_d[19]                                                                                                                                ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch25|mac_d[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch24|mac_c[18,19]                                                                                                                             ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch24|mac_c[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch24|mac_d[19]                                                                                                                                ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch24|mac_d[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch23|mac_c[18,19]                                                                                                                             ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch23|mac_c[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch23|mac_d[19]                                                                                                                                ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch23|mac_d[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch22|mac_c[18,19]                                                                                                                             ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch22|mac_c[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch22|mac_d[19]                                                                                                                                ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch22|mac_d[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch21|mac_c[18,19]                                                                                                                             ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch21|mac_c[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch21|mac_d[19]                                                                                                                                ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch21|mac_d[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch20|mac_c[18,19]                                                                                                                             ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch20|mac_c[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch20|mac_d[19]                                                                                                                                ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch20|mac_d[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|mac_c[18,19]                                                                                                                             ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|mac_c[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|mac_d[19]                                                                                                                                ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|mac_d[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|mac_c[18,19]                                                                                                                             ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|mac_c[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|mac_d[19]                                                                                                                                ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|mac_d[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch17|mac_c[18,19]                                                                                                                             ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch17|mac_c[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch17|mac_d[19]                                                                                                                                ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch17|mac_d[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch16|mac_c[18,19]                                                                                                                             ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch16|mac_c[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch16|mac_d[19]                                                                                                                                ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch16|mac_d[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch15|mac_c[18,19]                                                                                                                             ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch15|mac_c[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch15|mac_d[19]                                                                                                                                ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch15|mac_d[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|mac_c[18,19]                                                                                                                             ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|mac_c[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|mac_d[19]                                                                                                                                ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|mac_d[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|mac_c[18,19]                                                                                                                             ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|mac_c[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|mac_d[19]                                                                                                                                ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|mac_d[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|mac_c[18,19]                                                                                                                             ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|mac_c[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|mac_d[19]                                                                                                                                ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|mac_d[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|mac_c[18,19]                                                                                                                             ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|mac_c[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|mac_d[19]                                                                                                                                ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|mac_d[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|mac_c[18,19]                                                                                                                             ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|mac_c[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|mac_d[19]                                                                                                                                ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|mac_d[20]                                                                                                  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|mac_c[18,19]                                                                                                                              ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|mac_c[20]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|mac_d[19]                                                                                                                                 ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|mac_d[20]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|mac_c[18,19]                                                                                                                              ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|mac_c[20]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|mac_d[19]                                                                                                                                 ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|mac_d[20]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|mac_c[18,19]                                                                                                                              ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|mac_c[20]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|mac_d[19]                                                                                                                                 ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|mac_d[20]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch6|mac_c[18,19]                                                                                                                              ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch6|mac_c[20]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch6|mac_d[19]                                                                                                                                 ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch6|mac_d[20]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch5|mac_c[18,19]                                                                                                                              ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch5|mac_c[20]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch5|mac_d[19]                                                                                                                                 ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch5|mac_d[20]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|mac_c[18,19]                                                                                                                              ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|mac_c[20]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|mac_d[19]                                                                                                                                 ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|mac_d[20]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|mac_c[18,19]                                                                                                                              ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|mac_c[20]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|mac_d[19]                                                                                                                                 ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|mac_d[20]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch2|mac_c[18,19]                                                                                                                              ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch2|mac_c[20]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch2|mac_d[19]                                                                                                                                 ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch2|mac_d[20]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch1|mac_c[18,19]                                                                                                                              ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch1|mac_c[20]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch1|mac_d[19]                                                                                                                                 ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch1|mac_d[20]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch0|mac_c[18,19]                                                                                                                              ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch0|mac_c[20]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch0|mac_d[19]                                                                                                                                 ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch0|mac_d[20]                                                                                                   ;
; ut_top:u_ut_top|sram:u_sram|g96k8bitram:a0|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated|address_reg_b[3]                                                                                   ; Merged with ut_top:u_ut_top|sram:u_sram|g96k8bitram:b1|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated|address_reg_b[3]                                                     ;
; ut_top:u_ut_top|sram:u_sram|g96k8bitram:a1|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated|address_reg_b[3]                                                                                   ; Merged with ut_top:u_ut_top|sram:u_sram|g96k8bitram:b1|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated|address_reg_b[3]                                                     ;
; ut_top:u_ut_top|sram:u_sram|g96k8bitram:b0|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated|address_reg_b[3]                                                                                   ; Merged with ut_top:u_ut_top|sram:u_sram|g96k8bitram:b1|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated|address_reg_b[3]                                                     ;
; ut_top:u_ut_top|sram:u_sram|g96k8bitram:a0|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated|address_reg_b[2]                                                                                   ; Merged with ut_top:u_ut_top|sram:u_sram|g96k8bitram:b1|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated|address_reg_b[2]                                                     ;
; ut_top:u_ut_top|sram:u_sram|g96k8bitram:a1|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated|address_reg_b[2]                                                                                   ; Merged with ut_top:u_ut_top|sram:u_sram|g96k8bitram:b1|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated|address_reg_b[2]                                                     ;
; ut_top:u_ut_top|sram:u_sram|g96k8bitram:b0|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated|address_reg_b[2]                                                                                   ; Merged with ut_top:u_ut_top|sram:u_sram|g96k8bitram:b1|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated|address_reg_b[2]                                                     ;
; ut_top:u_ut_top|sram:u_sram|g96k8bitram:a0|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated|address_reg_b[1]                                                                                   ; Merged with ut_top:u_ut_top|sram:u_sram|g96k8bitram:b1|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated|address_reg_b[1]                                                     ;
; ut_top:u_ut_top|sram:u_sram|g96k8bitram:a1|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated|address_reg_b[1]                                                                                   ; Merged with ut_top:u_ut_top|sram:u_sram|g96k8bitram:b1|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated|address_reg_b[1]                                                     ;
; ut_top:u_ut_top|sram:u_sram|g96k8bitram:b0|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated|address_reg_b[1]                                                                                   ; Merged with ut_top:u_ut_top|sram:u_sram|g96k8bitram:b1|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated|address_reg_b[1]                                                     ;
; ut_top:u_ut_top|sram:u_sram|g96k8bitram:a0|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated|address_reg_b[0]                                                                                   ; Merged with ut_top:u_ut_top|sram:u_sram|g96k8bitram:b1|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated|address_reg_b[0]                                                     ;
; ut_top:u_ut_top|sram:u_sram|g96k8bitram:a1|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated|address_reg_b[0]                                                                                   ; Merged with ut_top:u_ut_top|sram:u_sram|g96k8bitram:b1|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated|address_reg_b[0]                                                     ;
; ut_top:u_ut_top|sram:u_sram|g96k8bitram:b0|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated|address_reg_b[0]                                                                                   ; Merged with ut_top:u_ut_top|sram:u_sram|g96k8bitram:b1|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated|address_reg_b[0]                                                     ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_i:i|cnt_400m_buf[19]                                                                                                                                      ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[19]                                                                                                       ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:a|cnt_400m_buf[19]                                                                                                                                     ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[19]                                                                                                       ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_i:i|cnt_400m_buf[18]                                                                                                                                      ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[18]                                                                                                       ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:a|cnt_400m_buf[18]                                                                                                                                     ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[18]                                                                                                       ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_i:i|cnt_400m_buf[17]                                                                                                                                      ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[17]                                                                                                       ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:a|cnt_400m_buf[17]                                                                                                                                     ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[17]                                                                                                       ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_i:i|cnt_400m_buf[16]                                                                                                                                      ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[16]                                                                                                       ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:a|cnt_400m_buf[16]                                                                                                                                     ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[16]                                                                                                       ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_i:i|cnt_400m_buf[15]                                                                                                                                      ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[15]                                                                                                       ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:a|cnt_400m_buf[15]                                                                                                                                     ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[15]                                                                                                       ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_i:i|cnt_400m_buf[14]                                                                                                                                      ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[14]                                                                                                       ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:a|cnt_400m_buf[14]                                                                                                                                     ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[14]                                                                                                       ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_i:i|cnt_400m_buf[13]                                                                                                                                      ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[13]                                                                                                       ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:a|cnt_400m_buf[13]                                                                                                                                     ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[13]                                                                                                       ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_i:i|cnt_400m_buf[12]                                                                                                                                      ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[12]                                                                                                       ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:a|cnt_400m_buf[12]                                                                                                                                     ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[12]                                                                                                       ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_i:i|cnt_400m_buf[11]                                                                                                                                      ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[11]                                                                                                       ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:a|cnt_400m_buf[11]                                                                                                                                     ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[11]                                                                                                       ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_i:i|cnt_400m_buf[10]                                                                                                                                      ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[10]                                                                                                       ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:a|cnt_400m_buf[10]                                                                                                                                     ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[10]                                                                                                       ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_i:i|cnt_400m_buf[9]                                                                                                                                       ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[9]                                                                                                        ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:a|cnt_400m_buf[9]                                                                                                                                      ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[9]                                                                                                        ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_i:i|cnt_400m_buf[8]                                                                                                                                       ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[8]                                                                                                        ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:a|cnt_400m_buf[8]                                                                                                                                      ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[8]                                                                                                        ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_i:i|cnt_400m_buf[7]                                                                                                                                       ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[7]                                                                                                        ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:a|cnt_400m_buf[7]                                                                                                                                      ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[7]                                                                                                        ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_i:i|cnt_400m_buf[6]                                                                                                                                       ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[6]                                                                                                        ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:a|cnt_400m_buf[6]                                                                                                                                      ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[6]                                                                                                        ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_i:i|cnt_400m_buf[5]                                                                                                                                       ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[5]                                                                                                        ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:a|cnt_400m_buf[5]                                                                                                                                      ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[5]                                                                                                        ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_i:i|cnt_400m_buf[4]                                                                                                                                       ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[4]                                                                                                        ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:a|cnt_400m_buf[4]                                                                                                                                      ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[4]                                                                                                        ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_i:i|cnt_400m_buf[3]                                                                                                                                       ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[3]                                                                                                        ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:a|cnt_400m_buf[3]                                                                                                                                      ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[3]                                                                                                        ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_i:i|cnt_400m_buf[2]                                                                                                                                       ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[2]                                                                                                        ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:a|cnt_400m_buf[2]                                                                                                                                      ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[2]                                                                                                        ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_i:i|cnt_400m_buf[1]                                                                                                                                       ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[1]                                                                                                        ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:a|cnt_400m_buf[1]                                                                                                                                      ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[1]                                                                                                        ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_i:i|cnt_400m_buf[0]                                                                                                                                       ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[0]                                                                                                        ;
; ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:a|cnt_400m_buf[0]                                                                                                                                      ; Merged with ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|cnt_400m_buf[0]                                                                                                        ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|data_finish:u_data_finish|restrain_data_out_buf[11]                                                                                                        ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|data_finish:u_data_finish|abs_temp[0]                                                                                        ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data35[4]                                                                                                     ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d34[4]                                                                      ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data35[3]                                                                                                     ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d34[3]                                                                      ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data35[2]                                                                                                     ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d34[2]                                                                      ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data35[1]                                                                                                     ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d34[1]                                                                      ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d36[17..19]                                                                                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d36[20]                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data33[0]                                                                                                     ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d32[6]                                                                      ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data33[1]                                                                                                     ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d32[7]                                                                      ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data33[2]                                                                                                     ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d32[8]                                                                      ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data33[3]                                                                                                     ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d32[9]                                                                      ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data33[4]                                                                                                     ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d32[10]                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data33[5]                                                                                                     ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d32[11]                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data33[6]                                                                                                     ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d32[12]                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data33[7]                                                                                                     ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d32[13]                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data33[8]                                                                                                     ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d32[14]                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data33[9]                                                                                                     ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d32[15]                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data33[10]                                                                                                    ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d32[16]                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data33[11]                                                                                                    ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d32[17]                                                                     ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data7[0]                                                                                                      ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d6[6]                                                                       ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data7[1]                                                                                                      ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d6[7]                                                                       ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data7[2]                                                                                                      ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d6[8]                                                                       ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data7[3]                                                                                                      ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d6[9]                                                                       ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data7[4]                                                                                                      ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d6[10]                                                                      ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data7[5]                                                                                                      ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d6[11]                                                                      ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data7[6]                                                                                                      ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d6[12]                                                                      ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data7[7]                                                                                                      ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d6[13]                                                                      ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data7[8]                                                                                                      ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d6[14]                                                                      ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data7[9]                                                                                                      ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d6[15]                                                                      ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data7[10]                                                                                                     ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d6[16]                                                                      ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data7[11]                                                                                                     ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d6[17]                                                                      ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data5[1]                                                                                                      ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d4[1]                                                                       ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data5[2]                                                                                                      ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d4[2]                                                                       ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data5[3]                                                                                                      ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d4[3]                                                                       ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data5[4]                                                                                                      ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d4[4]                                                                       ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d2[18..20]                                                                                                ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d2[17]                                                                      ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data1[0]                                                                                                      ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d0[3]                                                                       ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data1[1]                                                                                                      ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d0[4]                                                                       ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data1[2]                                                                                                      ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d0[5]                                                                       ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data1[3]                                                                                                      ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d0[6]                                                                       ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data1[4]                                                                                                      ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d0[7]                                                                       ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data1[5]                                                                                                      ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d0[8]                                                                       ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data1[6]                                                                                                      ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d0[9]                                                                       ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data1[7]                                                                                                      ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d0[10]                                                                      ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data1[8]                                                                                                      ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d0[11]                                                                      ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data1[9]                                                                                                      ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d0[12]                                                                      ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data1[10]                                                                                                     ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d0[13]                                                                      ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data1[11]                                                                                                     ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d0[14]                                                                      ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe17                                ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data36[1]                                                                       ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe44                                ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data36[2]                                                                       ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe71                                ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data36[3]                                                                       ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe98                                ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data36[4]                                                                       ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe143                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data34[0]                                                                       ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe170                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data34[1]                                                                       ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe197                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data34[2]                                                                       ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe224                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data34[3]                                                                       ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe251                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data34[4]                                                                       ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe278                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data34[5]                                                                       ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe305                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data34[6]                                                                       ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe332                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data34[7]                                                                       ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe359                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data34[8]                                                                       ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe386                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data34[9]                                                                       ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe413                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data34[10]                                                                      ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe440                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data34[11]                                                                      ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe139                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data8[0]                                                                        ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe166                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data8[1]                                                                        ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe193                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data8[2]                                                                        ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe220                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data8[3]                                                                        ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe247                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data8[4]                                                                        ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe274                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data8[5]                                                                        ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe301                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data8[6]                                                                        ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe328                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data8[7]                                                                        ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe355                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data8[8]                                                                        ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe382                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data8[9]                                                                        ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe409                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data8[10]                                                                       ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe436                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data8[11]                                                                       ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe19                                ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data6[1]                                                                        ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe46                                ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data6[2]                                                                        ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe73                                ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data6[3]                                                                        ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe100                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data6[4]                                                                        ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe77                                ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data2[0]                                                                        ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe104                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data2[1]                                                                        ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe131                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data2[2]                                                                        ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe158                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data2[3]                                                                        ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe185                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data2[4]                                                                        ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe212                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data2[5]                                                                        ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe239                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data2[6]                                                                        ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe266                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data2[7]                                                                        ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe293                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data2[8]                                                                        ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe320                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data2[9]                                                                        ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe347                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data2[10]                                                                       ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe374                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data2[11]                                                                       ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe469                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe442 ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe496                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe442 ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe523                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe442 ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe539                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe458 ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe485                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe458 ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe512                               ; Merged with ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe458 ;
; config_explain:u_config_explain|source_command:u_source_command|s_rx_tx_idle_state_d[1]                                                                                                                      ; Merged with ut_top:u_ut_top|state_cfg:u_state_cfg|rx_tx_ilde_state_buf0[1]                                                                                                                 ;
; pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel|buf0                                                                                                                               ; Merged with pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|buf0                                                                                                 ;
; pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel|buf1_a                                                                                                                             ; Merged with pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|buf1_a                                                                                               ;
; pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel|buf1_b                                                                                                                             ; Merged with pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|buf1_b                                                                                               ;
; reset_gen:u_reset_gen|reset                                                                                                                                                                                  ; Merged with advca_driver:u_advca_driver|reset_gen:u_reset_gen|reset                                                                                                                        ;
; pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel|count[6]                                                                                                                           ; Merged with pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|count[6]                                                                                             ;
; pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel|count[5]                                                                                                                           ; Merged with pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|count[5]                                                                                             ;
; pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel|count[4]                                                                                                                           ; Merged with pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|count[4]                                                                                             ;
; pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel|count[3]                                                                                                                           ; Merged with pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|count[3]                                                                                             ;
; pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel|count[2]                                                                                                                           ; Merged with pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|count[2]                                                                                             ;
; pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel|count[1]                                                                                                                           ; Merged with pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|count[1]                                                                                             ;
; pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel|count[0]                                                                                                                           ; Merged with pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|count[0]                                                                                             ;
; reset_gen:u_reset_gen|ms_cnt[31]                                                                                                                                                                             ; Merged with advca_driver:u_advca_driver|reset_gen:u_reset_gen|ms_cnt[31]                                                                                                                   ;
; reset_gen:u_reset_gen|ms_cnt[30]                                                                                                                                                                             ; Merged with advca_driver:u_advca_driver|reset_gen:u_reset_gen|ms_cnt[30]                                                                                                                   ;
; reset_gen:u_reset_gen|ms_cnt[29]                                                                                                                                                                             ; Merged with advca_driver:u_advca_driver|reset_gen:u_reset_gen|ms_cnt[29]                                                                                                                   ;
; reset_gen:u_reset_gen|ms_cnt[28]                                                                                                                                                                             ; Merged with advca_driver:u_advca_driver|reset_gen:u_reset_gen|ms_cnt[28]                                                                                                                   ;
; reset_gen:u_reset_gen|ms_cnt[27]                                                                                                                                                                             ; Merged with advca_driver:u_advca_driver|reset_gen:u_reset_gen|ms_cnt[27]                                                                                                                   ;
; reset_gen:u_reset_gen|ms_cnt[26]                                                                                                                                                                             ; Merged with advca_driver:u_advca_driver|reset_gen:u_reset_gen|ms_cnt[26]                                                                                                                   ;
; reset_gen:u_reset_gen|ms_cnt[25]                                                                                                                                                                             ; Merged with advca_driver:u_advca_driver|reset_gen:u_reset_gen|ms_cnt[25]                                                                                                                   ;
; reset_gen:u_reset_gen|ms_cnt[24]                                                                                                                                                                             ; Merged with advca_driver:u_advca_driver|reset_gen:u_reset_gen|ms_cnt[24]                                                                                                                   ;
; reset_gen:u_reset_gen|ms_cnt[23]                                                                                                                                                                             ; Merged with advca_driver:u_advca_driver|reset_gen:u_reset_gen|ms_cnt[23]                                                                                                                   ;
; reset_gen:u_reset_gen|ms_cnt[22]                                                                                                                                                                             ; Merged with advca_driver:u_advca_driver|reset_gen:u_reset_gen|ms_cnt[22]                                                                                                                   ;
; reset_gen:u_reset_gen|ms_cnt[21]                                                                                                                                                                             ; Merged with advca_driver:u_advca_driver|reset_gen:u_reset_gen|ms_cnt[21]                                                                                                                   ;
; reset_gen:u_reset_gen|ms_cnt[20]                                                                                                                                                                             ; Merged with advca_driver:u_advca_driver|reset_gen:u_reset_gen|ms_cnt[20]                                                                                                                   ;
; reset_gen:u_reset_gen|ms_cnt[19]                                                                                                                                                                             ; Merged with advca_driver:u_advca_driver|reset_gen:u_reset_gen|ms_cnt[19]                                                                                                                   ;
; reset_gen:u_reset_gen|ms_cnt[18]                                                                                                                                                                             ; Merged with advca_driver:u_advca_driver|reset_gen:u_reset_gen|ms_cnt[18]                                                                                                                   ;
; reset_gen:u_reset_gen|ms_cnt[17]                                                                                                                                                                             ; Merged with advca_driver:u_advca_driver|reset_gen:u_reset_gen|ms_cnt[17]                                                                                                                   ;
; reset_gen:u_reset_gen|ms_cnt[16]                                                                                                                                                                             ; Merged with advca_driver:u_advca_driver|reset_gen:u_reset_gen|ms_cnt[16]                                                                                                                   ;
; reset_gen:u_reset_gen|ms_cnt[15]                                                                                                                                                                             ; Merged with advca_driver:u_advca_driver|reset_gen:u_reset_gen|ms_cnt[15]                                                                                                                   ;
; reset_gen:u_reset_gen|ms_cnt[14]                                                                                                                                                                             ; Merged with advca_driver:u_advca_driver|reset_gen:u_reset_gen|ms_cnt[14]                                                                                                                   ;
; reset_gen:u_reset_gen|ms_cnt[13]                                                                                                                                                                             ; Merged with advca_driver:u_advca_driver|reset_gen:u_reset_gen|ms_cnt[13]                                                                                                                   ;
; reset_gen:u_reset_gen|ms_cnt[12]                                                                                                                                                                             ; Merged with advca_driver:u_advca_driver|reset_gen:u_reset_gen|ms_cnt[12]                                                                                                                   ;
; reset_gen:u_reset_gen|ms_cnt[11]                                                                                                                                                                             ; Merged with advca_driver:u_advca_driver|reset_gen:u_reset_gen|ms_cnt[11]                                                                                                                   ;
; reset_gen:u_reset_gen|ms_cnt[10]                                                                                                                                                                             ; Merged with advca_driver:u_advca_driver|reset_gen:u_reset_gen|ms_cnt[10]                                                                                                                   ;
; reset_gen:u_reset_gen|ms_cnt[9]                                                                                                                                                                              ; Merged with advca_driver:u_advca_driver|reset_gen:u_reset_gen|ms_cnt[9]                                                                                                                    ;
; reset_gen:u_reset_gen|ms_cnt[8]                                                                                                                                                                              ; Merged with advca_driver:u_advca_driver|reset_gen:u_reset_gen|ms_cnt[8]                                                                                                                    ;
; reset_gen:u_reset_gen|ms_cnt[7]                                                                                                                                                                              ; Merged with advca_driver:u_advca_driver|reset_gen:u_reset_gen|ms_cnt[7]                                                                                                                    ;
; reset_gen:u_reset_gen|ms_cnt[6]                                                                                                                                                                              ; Merged with advca_driver:u_advca_driver|reset_gen:u_reset_gen|ms_cnt[6]                                                                                                                    ;
; reset_gen:u_reset_gen|ms_cnt[5]                                                                                                                                                                              ; Merged with advca_driver:u_advca_driver|reset_gen:u_reset_gen|ms_cnt[5]                                                                                                                    ;
; reset_gen:u_reset_gen|ms_cnt[4]                                                                                                                                                                              ; Merged with advca_driver:u_advca_driver|reset_gen:u_reset_gen|ms_cnt[4]                                                                                                                    ;
; reset_gen:u_reset_gen|ms_cnt[3]                                                                                                                                                                              ; Merged with advca_driver:u_advca_driver|reset_gen:u_reset_gen|ms_cnt[3]                                                                                                                    ;
; reset_gen:u_reset_gen|ms_cnt[2]                                                                                                                                                                              ; Merged with advca_driver:u_advca_driver|reset_gen:u_reset_gen|ms_cnt[2]                                                                                                                    ;
; reset_gen:u_reset_gen|ms_cnt[1]                                                                                                                                                                              ; Merged with advca_driver:u_advca_driver|reset_gen:u_reset_gen|ms_cnt[1]                                                                                                                    ;
; reset_gen:u_reset_gen|ms_cnt[0]                                                                                                                                                                              ; Merged with advca_driver:u_advca_driver|reset_gen:u_reset_gen|ms_cnt[0]                                                                                                                    ;
; advca_driver:u_advca_driver|ad_spi_bus:u_ad_spi_bus|r_send_addr[7]                                                                                                                                           ; Merged with advca_driver:u_advca_driver|ad_spi_bus:u_ad_spi_bus|r_send_addr[6]                                                                                                             ;
; advca_driver:u_advca_driver|ad_spi_bus:u_ad_spi_bus|r_send_datah[1,3,7]                                                                                                                                      ; Merged with advca_driver:u_advca_driver|ad_spi_bus:u_ad_spi_bus|r_send_addr[6]                                                                                                             ;
; advca_driver:u_advca_driver|ad_spi_bus:u_ad_spi_bus|r_send_datal[1,5,7]                                                                                                                                      ; Merged with advca_driver:u_advca_driver|ad_spi_bus:u_ad_spi_bus|r_send_addr[6]                                                                                                             ;
; advca_driver:u_advca_driver|ad_spi_bus:u_ad_spi_bus|r_send_datah[4,6]                                                                                                                                        ; Merged with advca_driver:u_advca_driver|ad_spi_bus:u_ad_spi_bus|r_send_datah[0]                                                                                                            ;
; advca_driver:u_advca_driver|ad_spi_bus:u_ad_spi_bus|r_send_datal[0,6]                                                                                                                                        ; Merged with advca_driver:u_advca_driver|ad_spi_bus:u_ad_spi_bus|r_send_datah[0]                                                                                                            ;
; advca_driver:u_advca_driver|ad_spi_bus:u_ad_spi_bus|r_send_addr[5]                                                                                                                                           ; Merged with advca_driver:u_advca_driver|ad_spi_bus:u_ad_spi_bus|r_send_addr[4]                                                                                                             ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch29|buf4[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch29|buf4[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch29|buf0[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch29|buf0[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch29|buf3[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch29|buf3[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch17|buf4[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch17|buf4[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch17|buf0[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch17|buf0[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch17|buf3[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch17|buf3[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch0|buf4[9]                                                                                                                                   ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch0|buf4[10]                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch0|buf0[9]                                                                                                                                   ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch0|buf0[10]                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch0|buf3[9]                                                                                                                                   ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch0|buf3[10]                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch24|buf4[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch24|buf4[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch24|buf0[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch24|buf0[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch24|buf3[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch24|buf3[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch5|buf4[9]                                                                                                                                   ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch5|buf4[10]                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch5|buf0[9]                                                                                                                                   ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch5|buf0[10]                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch5|buf3[9]                                                                                                                                   ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch5|buf3[10]                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch16|buf4[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch16|buf4[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch16|buf0[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch16|buf0[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch16|buf3[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch16|buf3[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch15|buf4[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch15|buf4[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch15|buf0[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch15|buf0[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch15|buf3[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch15|buf3[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch28|buf4[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch28|buf4[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch28|buf0[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch28|buf0[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch28|buf3[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch28|buf3[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch2|buf4[9]                                                                                                                                   ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch2|buf4[10]                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch2|buf0[9]                                                                                                                                   ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch2|buf0[10]                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch2|buf3[9]                                                                                                                                   ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch2|buf3[10]                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch25|buf4[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch25|buf4[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch25|buf0[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch25|buf0[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch25|buf3[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch25|buf3[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch22|buf4[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch22|buf4[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch22|buf0[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch22|buf0[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch22|buf3[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch22|buf3[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch6|buf4[9]                                                                                                                                   ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch6|buf4[10]                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch6|buf0[9]                                                                                                                                   ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch6|buf0[10]                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch6|buf3[9]                                                                                                                                   ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch6|buf3[10]                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch29|buf1[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch29|buf1[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch29|buf2[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch29|buf2[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch17|buf1[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch17|buf1[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch17|buf2[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch17|buf2[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch0|buf1[9]                                                                                                                                   ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch0|buf1[10]                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch0|buf2[9]                                                                                                                                   ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch0|buf2[10]                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch24|buf1[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch24|buf1[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch24|buf2[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch24|buf2[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch5|buf1[9]                                                                                                                                   ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch5|buf1[10]                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch5|buf2[9]                                                                                                                                   ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch5|buf2[10]                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch16|buf1[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch16|buf1[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch16|buf2[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch16|buf2[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch15|buf1[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch15|buf1[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch15|buf2[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch15|buf2[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch23|buf4[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch23|buf4[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch23|buf0[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch23|buf0[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch23|buf3[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch23|buf3[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch21|buf4[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch21|buf4[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch21|buf0[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch21|buf0[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch21|buf3[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch21|buf3[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch28|buf1[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch28|buf1[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch28|buf2[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch28|buf2[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch2|buf1[9]                                                                                                                                   ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch2|buf1[10]                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch2|buf2[9]                                                                                                                                   ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch2|buf2[10]                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch25|buf1[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch25|buf1[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch25|buf2[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch25|buf2[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch22|buf1[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch22|buf1[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch22|buf2[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch22|buf2[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch6|buf1[9]                                                                                                                                   ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch6|buf1[10]                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch6|buf2[9]                                                                                                                                   ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch6|buf2[10]                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch20|buf4[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch20|buf4[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch20|buf0[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch20|buf0[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch20|buf3[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch20|buf3[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch1|buf4[9]                                                                                                                                   ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch1|buf4[10]                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch1|buf0[9]                                                                                                                                   ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch1|buf0[10]                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch1|buf3[9]                                                                                                                                   ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch1|buf3[10]                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch23|buf1[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch23|buf1[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch23|buf2[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch23|buf2[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch21|buf1[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch21|buf1[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch21|buf2[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch21|buf2[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch20|buf1[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch20|buf1[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch20|buf2[9]                                                                                                                                  ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch20|buf2[10]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch1|buf1[9]                                                                                                                                   ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch1|buf1[10]                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch1|buf2[9]                                                                                                                                   ; Merged with pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch1|buf2[10]                                                                                                    ;
; ut_top:u_ut_top|state_cfg:u_state_cfg|mmt[6]                                                                                                                                                                 ; Merged with ut_top:u_ut_top|state_cfg:u_state_cfg|mmt[5]                                                                                                                                   ;
; advca_driver:u_advca_driver|ad_spi_bus:u_ad_spi_bus|r_send_addr[6]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; ut_top:u_ut_top|state_cfg:u_state_cfg|mmt[9]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus|tran_cnt[0]                                                                                                                                            ; Merged with advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus|o_adc_sclk                                                                                                               ;
; advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus|rdtran_cnt[0]                                                                                                                                          ; Merged with advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus|o_adc_sclk                                                                                                               ;
; config_explain:u_config_explain|source_command:u_source_command|average_cnt[0..4]                                                                                                                            ; Lost fanout                                                                                                                                                                                ;
; advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus|r_send_addr[7]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus|r_send_datal[7]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus|r_send_addr[6]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus|r_send_datal[5]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus|r_send_datah[3]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus|r_send_datal[3]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus|r_send_datal[6]                                                                                                                                        ; Merged with advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus|r_send_datah[6]                                                                                                          ;
; advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus|r_send_datah[0,4]                                                                                                                                      ; Merged with advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus|r_send_datah[6]                                                                                                          ;
; advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus|r_send_datal[0]                                                                                                                                        ; Merged with advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus|r_send_datah[6]                                                                                                          ;
; advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus|r_send_addr[4]                                                                                                                                         ; Merged with advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus|r_send_addr[5]                                                                                                           ;
; advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus|r_send_datal[2]                                                                                                                                        ; Merged with advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus|r_send_datal[4]                                                                                                          ;
; advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus|rdtran_cnt[1]                                                                                                                                          ; Merged with advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus|tran_cnt[1]                                                                                                              ;
; advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus|rdtran_cnt[2]                                                                                                                                          ; Merged with advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus|tran_cnt[2]                                                                                                              ;
; advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus|rdtran_cnt[3]                                                                                                                                          ; Merged with advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus|tran_cnt[3]                                                                                                              ;
; advca_driver:u_advca_driver|ad_spi_bus:u_ad_spi_bus|rdtran_cnt[0]                                                                                                                                            ; Merged with advca_driver:u_advca_driver|ad_spi_bus:u_ad_spi_bus|o_adc_sclk                                                                                                                 ;
; advca_driver:u_advca_driver|ad_spi_bus:u_ad_spi_bus|tran_cnt[0]                                                                                                                                              ; Merged with advca_driver:u_advca_driver|ad_spi_bus:u_ad_spi_bus|o_adc_sclk                                                                                                                 ;
; advca_driver:u_advca_driver|ad_spi_bus:u_ad_spi_bus|rdtran_cnt[1]                                                                                                                                            ; Merged with advca_driver:u_advca_driver|ad_spi_bus:u_ad_spi_bus|tran_cnt[1]                                                                                                                ;
; advca_driver:u_advca_driver|ad_spi_bus:u_ad_spi_bus|rdtran_cnt[2]                                                                                                                                            ; Merged with advca_driver:u_advca_driver|ad_spi_bus:u_ad_spi_bus|tran_cnt[2]                                                                                                                ;
; advca_driver:u_advca_driver|ad_spi_bus:u_ad_spi_bus|rdtran_cnt[3]                                                                                                                                            ; Merged with advca_driver:u_advca_driver|ad_spi_bus:u_ad_spi_bus|tran_cnt[3]                                                                                                                ;
; ut_top:u_ut_top|sram:u_sram|state.ale_state                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                ;
; ut_top:u_ut_top|sram:u_sram|state.data0_state                                                                                                                                                                ; Lost fanout                                                                                                                                                                                ;
; advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus|CS.CS_RD_DATA                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus|rdtran_cnt[4]                                                                                                                                          ; Lost fanout                                                                                                                                                                                ;
; advca_driver:u_advca_driver|ad_spi_bus:u_ad_spi_bus|CS.CS_RD_DATA                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; advca_driver:u_advca_driver|ad_spi_bus:u_ad_spi_bus|rdtran_cnt[4]                                                                                                                                            ; Lost fanout                                                                                                                                                                                ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFStage[1]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; Total Number of Removed Registers = 2759                                                                                                                                                                     ;                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf0[0]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf1[0],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf2[0],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf3[0],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf4[0],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|add_temp1[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|add_temp1[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|add_temp1[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|add_temp1[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|add_temp1[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|add_temp1[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|add_temp1[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|add_temp1[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|add_temp1[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|add_temp2[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|add_temp2[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|add_temp2[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|add_temp2[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|add_temp2[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|add_temp2[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|add_temp2[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|add_temp2[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|add_temp2[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|sub_temp1[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|sub_temp1[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|sub_temp1[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|sub_temp1[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|sub_temp1[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|sub_temp1[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|sub_temp1[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|sub_temp1[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|sub_temp1[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|sub_temp2[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|sub_temp2[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|sub_temp2[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|sub_temp2[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|sub_temp2[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|sub_temp2[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|sub_temp2[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|sub_temp2[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|sub_temp2[2]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf0[0]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf1[0],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf2[0],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf3[0],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf4[0],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|add_temp1[10],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|add_temp1[9],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|add_temp1[8],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|add_temp1[7],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|add_temp1[6],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|add_temp1[5],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|add_temp1[4],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|add_temp1[3],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|add_temp1[2],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|add_temp2[10],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|add_temp2[9],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|add_temp2[8],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|add_temp2[7],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|add_temp2[6],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|add_temp2[5],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|add_temp2[4],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|add_temp2[3],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|add_temp2[2],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|sub_temp1[10],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|sub_temp1[9],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|sub_temp1[8],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|sub_temp1[7],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|sub_temp1[6],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|sub_temp1[5],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|sub_temp1[4],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|sub_temp1[3],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|sub_temp1[2],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|sub_temp2[10],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|sub_temp2[9],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|sub_temp2[8],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|sub_temp2[7],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|sub_temp2[6],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|sub_temp2[5],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|sub_temp2[4],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|sub_temp2[3],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|sub_temp2[2]                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf0[0]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf1[0],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf2[0],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf3[0],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf4[0],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|add_temp1[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|add_temp1[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|add_temp1[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|add_temp1[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|add_temp1[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|add_temp1[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|add_temp1[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|add_temp1[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|add_temp1[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|add_temp2[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|add_temp2[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|add_temp2[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|add_temp2[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|add_temp2[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|add_temp2[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|add_temp2[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|add_temp2[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|add_temp2[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|sub_temp1[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|sub_temp1[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|sub_temp1[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|sub_temp1[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|sub_temp1[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|sub_temp1[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|sub_temp1[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|sub_temp1[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|sub_temp1[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|sub_temp2[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|sub_temp2[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|sub_temp2[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|sub_temp2[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|sub_temp2[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|sub_temp2[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|sub_temp2[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|sub_temp2[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|sub_temp2[2]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf0[0]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf1[0],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf2[0],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf3[0],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf4[0],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|add_temp1[10],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|add_temp1[9],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|add_temp1[8],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|add_temp1[7],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|add_temp1[6],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|add_temp1[5],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|add_temp1[4],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|add_temp1[3],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|add_temp1[2],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|add_temp2[10],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|add_temp2[9],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|add_temp2[8],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|add_temp2[7],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|add_temp2[6],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|add_temp2[5],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|add_temp2[4],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|add_temp2[3],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|add_temp2[2],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|sub_temp1[10],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|sub_temp1[9],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|sub_temp1[8],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|sub_temp1[7],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|sub_temp1[6],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|sub_temp1[5],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|sub_temp1[4],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|sub_temp1[3],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|sub_temp1[2],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|sub_temp2[10],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|sub_temp2[9],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|sub_temp2[8],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|sub_temp2[7],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|sub_temp2[6],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|sub_temp2[5],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|sub_temp2[4],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|sub_temp2[3],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|sub_temp2[2]                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf0[0]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf1[0],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf2[0],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf3[0],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf4[0],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|add_temp1[10],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|add_temp1[9],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|add_temp1[8],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|add_temp1[7],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|add_temp1[6],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|add_temp1[5],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|add_temp1[4],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|add_temp1[3],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|add_temp1[2],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|add_temp2[10],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|add_temp2[9],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|add_temp2[8],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|add_temp2[7],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|add_temp2[6],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|add_temp2[5],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|add_temp2[4],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|add_temp2[3],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|add_temp2[2],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|sub_temp1[10],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|sub_temp1[9],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|sub_temp1[8],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|sub_temp1[7],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|sub_temp1[6],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|sub_temp1[5],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|sub_temp1[4],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|sub_temp1[3],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|sub_temp1[2],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|sub_temp2[10],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|sub_temp2[9],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|sub_temp2[8],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|sub_temp2[7],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|sub_temp2[6],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|sub_temp2[5],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|sub_temp2[4],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|sub_temp2[3],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|sub_temp2[2]                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf0[0]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf1[0],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf2[0],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf3[0],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf4[0],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|add_temp1[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|add_temp1[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|add_temp1[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|add_temp1[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|add_temp1[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|add_temp1[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|add_temp1[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|add_temp1[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|add_temp1[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|add_temp2[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|add_temp2[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|add_temp2[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|add_temp2[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|add_temp2[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|add_temp2[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|add_temp2[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|add_temp2[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|add_temp2[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|sub_temp1[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|sub_temp1[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|sub_temp1[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|sub_temp1[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|sub_temp1[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|sub_temp1[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|sub_temp1[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|sub_temp1[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|sub_temp1[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|sub_temp2[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|sub_temp2[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|sub_temp2[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|sub_temp2[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|sub_temp2[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|sub_temp2[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|sub_temp2[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|sub_temp2[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|sub_temp2[2]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf0[0]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf1[0],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf2[0],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf3[0],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf4[0],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|add_temp1[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|add_temp1[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|add_temp1[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|add_temp1[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|add_temp1[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|add_temp1[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|add_temp1[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|add_temp1[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|add_temp1[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|add_temp2[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|add_temp2[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|add_temp2[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|add_temp2[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|add_temp2[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|add_temp2[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|add_temp2[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|add_temp2[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|add_temp2[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|sub_temp1[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|sub_temp1[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|sub_temp1[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|sub_temp1[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|sub_temp1[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|sub_temp1[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|sub_temp1[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|sub_temp1[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|sub_temp1[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|sub_temp2[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|sub_temp2[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|sub_temp2[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|sub_temp2[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|sub_temp2[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|sub_temp2[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|sub_temp2[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|sub_temp2[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|sub_temp2[2]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf0[0]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf1[0],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf2[0],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf3[0],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf4[0],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|add_temp1[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|add_temp1[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|add_temp1[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|add_temp1[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|add_temp1[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|add_temp1[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|add_temp1[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|add_temp1[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|add_temp1[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|add_temp2[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|add_temp2[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|add_temp2[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|add_temp2[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|add_temp2[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|add_temp2[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|add_temp2[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|add_temp2[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|add_temp2[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|sub_temp1[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|sub_temp1[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|sub_temp1[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|sub_temp1[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|sub_temp1[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|sub_temp1[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|sub_temp1[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|sub_temp1[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|sub_temp1[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|sub_temp2[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|sub_temp2[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|sub_temp2[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|sub_temp2[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|sub_temp2[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|sub_temp2[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|sub_temp2[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|sub_temp2[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|sub_temp2[2]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf0[0]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf1[0],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf2[0],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf3[0],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf4[0],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|add_temp1[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|add_temp1[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|add_temp1[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|add_temp1[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|add_temp1[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|add_temp1[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|add_temp1[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|add_temp1[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|add_temp1[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|add_temp2[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|add_temp2[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|add_temp2[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|add_temp2[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|add_temp2[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|add_temp2[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|add_temp2[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|add_temp2[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|add_temp2[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|sub_temp1[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|sub_temp1[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|sub_temp1[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|sub_temp1[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|sub_temp1[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|sub_temp1[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|sub_temp1[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|sub_temp1[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|sub_temp1[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|sub_temp2[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|sub_temp2[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|sub_temp2[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|sub_temp2[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|sub_temp2[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|sub_temp2[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|sub_temp2[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|sub_temp2[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|sub_temp2[2]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf0[0]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf1[0],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf2[0],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf3[0],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf4[0],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|add_temp1[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|add_temp1[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|add_temp1[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|add_temp1[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|add_temp1[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|add_temp1[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|add_temp1[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|add_temp1[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|add_temp1[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|add_temp2[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|add_temp2[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|add_temp2[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|add_temp2[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|add_temp2[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|add_temp2[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|add_temp2[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|add_temp2[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|add_temp2[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|sub_temp1[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|sub_temp1[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|sub_temp1[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|sub_temp1[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|sub_temp1[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|sub_temp1[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|sub_temp1[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|sub_temp1[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|sub_temp1[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|sub_temp2[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|sub_temp2[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|sub_temp2[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|sub_temp2[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|sub_temp2[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|sub_temp2[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|sub_temp2[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|sub_temp2[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|sub_temp2[2]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf0[0]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf1[0],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf2[0],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf3[0],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf4[0],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|add_temp1[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|add_temp1[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|add_temp1[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|add_temp1[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|add_temp1[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|add_temp1[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|add_temp1[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|add_temp1[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|add_temp1[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|add_temp2[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|add_temp2[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|add_temp2[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|add_temp2[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|add_temp2[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|add_temp2[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|add_temp2[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|add_temp2[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|add_temp2[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|sub_temp1[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|sub_temp1[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|sub_temp1[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|sub_temp1[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|sub_temp1[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|sub_temp1[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|sub_temp1[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|sub_temp1[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|sub_temp1[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|sub_temp2[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|sub_temp2[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|sub_temp2[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|sub_temp2[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|sub_temp2[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|sub_temp2[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|sub_temp2[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|sub_temp2[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|sub_temp2[2]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf0[0]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf1[0],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf2[0],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf3[0],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf4[0],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|add_temp1[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|add_temp1[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|add_temp1[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|add_temp1[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|add_temp1[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|add_temp1[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|add_temp1[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|add_temp1[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|add_temp1[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|add_temp2[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|add_temp2[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|add_temp2[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|add_temp2[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|add_temp2[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|add_temp2[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|add_temp2[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|add_temp2[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|add_temp2[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|sub_temp1[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|sub_temp1[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|sub_temp1[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|sub_temp1[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|sub_temp1[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|sub_temp1[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|sub_temp1[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|sub_temp1[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|sub_temp1[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|sub_temp2[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|sub_temp2[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|sub_temp2[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|sub_temp2[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|sub_temp2[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|sub_temp2[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|sub_temp2[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|sub_temp2[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|sub_temp2[2]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf0[0]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf1[0],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf2[0],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf3[0],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf4[0],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|add_temp1[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|add_temp1[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|add_temp1[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|add_temp1[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|add_temp1[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|add_temp1[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|add_temp1[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|add_temp1[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|add_temp1[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|add_temp2[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|add_temp2[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|add_temp2[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|add_temp2[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|add_temp2[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|add_temp2[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|add_temp2[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|add_temp2[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|add_temp2[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|sub_temp1[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|sub_temp1[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|sub_temp1[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|sub_temp1[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|sub_temp1[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|sub_temp1[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|sub_temp1[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|sub_temp1[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|sub_temp1[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|sub_temp2[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|sub_temp2[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|sub_temp2[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|sub_temp2[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|sub_temp2[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|sub_temp2[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|sub_temp2[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|sub_temp2[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|sub_temp2[2]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf0[0]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf1[0],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf2[0],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf3[0],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf4[0],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|add_temp1[10],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|add_temp1[9],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|add_temp1[8],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|add_temp1[7],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|add_temp1[6],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|add_temp1[5],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|add_temp1[4],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|add_temp1[3],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|add_temp1[2],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|add_temp2[10],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|add_temp2[9],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|add_temp2[8],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|add_temp2[7],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|add_temp2[6],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|add_temp2[5],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|add_temp2[4],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|add_temp2[3],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|add_temp2[2],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|sub_temp1[10],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|sub_temp1[9],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|sub_temp1[8],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|sub_temp1[7],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|sub_temp1[6],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|sub_temp1[5],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|sub_temp1[4],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|sub_temp1[3],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|sub_temp1[2],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|sub_temp2[10],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|sub_temp2[9],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|sub_temp2[8],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|sub_temp2[7],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|sub_temp2[6],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|sub_temp2[5],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|sub_temp2[4],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|sub_temp2[3],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|sub_temp2[2]                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf0[0]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf1[0],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf2[0],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf3[0],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf4[0],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|add_temp1[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|add_temp1[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|add_temp1[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|add_temp1[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|add_temp1[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|add_temp1[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|add_temp1[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|add_temp1[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|add_temp1[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|add_temp2[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|add_temp2[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|add_temp2[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|add_temp2[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|add_temp2[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|add_temp2[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|add_temp2[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|add_temp2[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|add_temp2[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|sub_temp1[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|sub_temp1[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|sub_temp1[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|sub_temp1[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|sub_temp1[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|sub_temp1[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|sub_temp1[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|sub_temp1[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|sub_temp1[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|sub_temp2[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|sub_temp2[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|sub_temp2[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|sub_temp2[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|sub_temp2[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|sub_temp2[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|sub_temp2[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|sub_temp2[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|sub_temp2[2]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf0[0]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf1[0],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf2[0],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf3[0],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf4[0],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|add_temp1[10],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|add_temp1[9],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|add_temp1[8],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|add_temp1[7],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|add_temp1[6],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|add_temp1[5],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|add_temp1[4],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|add_temp1[3],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|add_temp1[2],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|add_temp2[10],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|add_temp2[9],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|add_temp2[8],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|add_temp2[7],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|add_temp2[6],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|add_temp2[5],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|add_temp2[4],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|add_temp2[3],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|add_temp2[2],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|sub_temp1[10],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|sub_temp1[9],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|sub_temp1[8],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|sub_temp1[7],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|sub_temp1[6],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|sub_temp1[5],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|sub_temp1[4],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|sub_temp1[3],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|sub_temp1[2],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|sub_temp2[10],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|sub_temp2[9],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|sub_temp2[8],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|sub_temp2[7],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|sub_temp2[6],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|sub_temp2[5],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|sub_temp2[4],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|sub_temp2[3],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|sub_temp2[2]                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf0[2]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf1[2],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf2[2],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf3[2],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf4[2],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|add_temp0[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|add_temp0[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|add_temp0[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|add_temp0[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|add_temp0[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|add_temp0[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|add_temp0[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|add_temp0[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|add_temp0[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|sub_temp0[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|sub_temp0[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|sub_temp0[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|sub_temp0[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|sub_temp0[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|sub_temp0[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|sub_temp0[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|sub_temp0[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|sub_temp0[2]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf0[2]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf1[2],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf2[2],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf3[2],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf4[2],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|add_temp0[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|add_temp0[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|add_temp0[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|add_temp0[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|add_temp0[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|add_temp0[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|add_temp0[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|add_temp0[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|add_temp0[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|sub_temp0[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|sub_temp0[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|sub_temp0[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|sub_temp0[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|sub_temp0[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|sub_temp0[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|sub_temp0[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|sub_temp0[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|sub_temp0[2]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf0[2]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf1[2],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf2[2],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf3[2],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf4[2],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|add_temp0[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|add_temp0[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|add_temp0[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|add_temp0[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|add_temp0[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|add_temp0[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|add_temp0[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|add_temp0[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|add_temp0[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|sub_temp0[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|sub_temp0[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|sub_temp0[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|sub_temp0[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|sub_temp0[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|sub_temp0[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|sub_temp0[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|sub_temp0[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|sub_temp0[2]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf0[2]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf1[2],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf2[2],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf3[2],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf4[2],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|add_temp0[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|add_temp0[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|add_temp0[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|add_temp0[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|add_temp0[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|add_temp0[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|add_temp0[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|add_temp0[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|add_temp0[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|sub_temp0[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|sub_temp0[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|sub_temp0[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|sub_temp0[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|sub_temp0[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|sub_temp0[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|sub_temp0[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|sub_temp0[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|sub_temp0[2]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf0[2]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf1[2],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf2[2],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf3[2],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf4[2],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|add_temp0[10],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|add_temp0[9],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|add_temp0[8],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|add_temp0[7],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|add_temp0[6],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|add_temp0[5],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|add_temp0[4],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|add_temp0[3],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|add_temp0[2],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|sub_temp0[10],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|sub_temp0[9],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|sub_temp0[8],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|sub_temp0[7],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|sub_temp0[6],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|sub_temp0[5],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|sub_temp0[4],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|sub_temp0[3],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|sub_temp0[2]                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf0[2]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf1[2],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf2[2],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf3[2],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf4[2],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|add_temp0[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|add_temp0[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|add_temp0[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|add_temp0[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|add_temp0[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|add_temp0[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|add_temp0[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|add_temp0[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|add_temp0[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|sub_temp0[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|sub_temp0[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|sub_temp0[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|sub_temp0[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|sub_temp0[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|sub_temp0[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|sub_temp0[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|sub_temp0[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|sub_temp0[2]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf0[2]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf1[2],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf2[2],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf3[2],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf4[2],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|add_temp0[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|add_temp0[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|add_temp0[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|add_temp0[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|add_temp0[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|add_temp0[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|add_temp0[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|add_temp0[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|add_temp0[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|sub_temp0[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|sub_temp0[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|sub_temp0[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|sub_temp0[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|sub_temp0[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|sub_temp0[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|sub_temp0[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|sub_temp0[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|sub_temp0[2]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf0[2]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf1[2],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf2[2],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf3[2],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf4[2],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|add_temp0[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|add_temp0[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|add_temp0[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|add_temp0[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|add_temp0[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|add_temp0[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|add_temp0[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|add_temp0[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|add_temp0[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|sub_temp0[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|sub_temp0[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|sub_temp0[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|sub_temp0[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|sub_temp0[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|sub_temp0[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|sub_temp0[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|sub_temp0[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|sub_temp0[2]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf0[2]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf1[2],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf2[2],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf3[2],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf4[2],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|add_temp0[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|add_temp0[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|add_temp0[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|add_temp0[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|add_temp0[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|add_temp0[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|add_temp0[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|add_temp0[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|add_temp0[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|sub_temp0[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|sub_temp0[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|sub_temp0[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|sub_temp0[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|sub_temp0[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|sub_temp0[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|sub_temp0[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|sub_temp0[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|sub_temp0[2]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf0[2]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf1[2],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf2[2],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf3[2],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf4[2],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|add_temp0[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|add_temp0[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|add_temp0[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|add_temp0[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|add_temp0[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|add_temp0[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|add_temp0[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|add_temp0[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|add_temp0[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|sub_temp0[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|sub_temp0[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|sub_temp0[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|sub_temp0[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|sub_temp0[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|sub_temp0[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|sub_temp0[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|sub_temp0[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|sub_temp0[2]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf0[2]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf1[2],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf2[2],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf3[2],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf4[2],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|add_temp0[10],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|add_temp0[9],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|add_temp0[8],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|add_temp0[7],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|add_temp0[6],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|add_temp0[5],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|add_temp0[4],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|add_temp0[3],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|add_temp0[2],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|sub_temp0[10],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|sub_temp0[9],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|sub_temp0[8],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|sub_temp0[7],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|sub_temp0[6],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|sub_temp0[5],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|sub_temp0[4],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|sub_temp0[3],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|sub_temp0[2]                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf0[2]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf1[2],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf2[2],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf3[2],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf4[2],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|add_temp0[10],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|add_temp0[9],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|add_temp0[8],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|add_temp0[7],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|add_temp0[6],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|add_temp0[5],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|add_temp0[4],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|add_temp0[3],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|add_temp0[2],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|sub_temp0[10],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|sub_temp0[9],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|sub_temp0[8],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|sub_temp0[7],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|sub_temp0[6],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|sub_temp0[5],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|sub_temp0[4],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|sub_temp0[3],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|sub_temp0[2]                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf0[2]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf1[2],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf2[2],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf3[2],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf4[2],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|add_temp0[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|add_temp0[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|add_temp0[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|add_temp0[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|add_temp0[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|add_temp0[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|add_temp0[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|add_temp0[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|add_temp0[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|sub_temp0[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|sub_temp0[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|sub_temp0[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|sub_temp0[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|sub_temp0[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|sub_temp0[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|sub_temp0[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|sub_temp0[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|sub_temp0[2]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf0[2]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf1[2],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf2[2],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf3[2],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf4[2],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|add_temp0[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|add_temp0[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|add_temp0[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|add_temp0[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|add_temp0[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|add_temp0[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|add_temp0[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|add_temp0[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|add_temp0[2],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|sub_temp0[10],                                                                                                 ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|sub_temp0[9],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|sub_temp0[8],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|sub_temp0[7],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|sub_temp0[6],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|sub_temp0[5],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|sub_temp0[4],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|sub_temp0[3],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|sub_temp0[2]                                                                                                   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf0[2]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf1[2],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf2[2],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf3[2],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf4[2],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|add_temp0[10],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|add_temp0[9],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|add_temp0[8],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|add_temp0[7],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|add_temp0[6],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|add_temp0[5],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|add_temp0[4],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|add_temp0[3],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|add_temp0[2],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|sub_temp0[10],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|sub_temp0[9],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|sub_temp0[8],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|sub_temp0[7],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|sub_temp0[6],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|sub_temp0[5],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|sub_temp0[4],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|sub_temp0[3],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|sub_temp0[2]                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf0[2]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf1[2],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf2[2],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf3[2],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf4[2],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|add_temp0[10],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|add_temp0[9],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|add_temp0[8],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|add_temp0[7],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|add_temp0[6],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|add_temp0[5],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|add_temp0[4],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|add_temp0[3],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|add_temp0[2],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|sub_temp0[10],                                                                                                  ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|sub_temp0[9],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|sub_temp0[8],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|sub_temp0[7],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|sub_temp0[6],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|sub_temp0[5],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|sub_temp0[4],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|sub_temp0[3],                                                                                                   ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|sub_temp0[2]                                                                                                    ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[0]  ; Stuck at GND              ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[28],  ;
;                                                                                                                                                                                  ; due to stuck port data_in ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[56],  ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[84],  ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[112], ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[140], ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[168], ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[196]  ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[1]  ; Stuck at GND              ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[29],  ;
;                                                                                                                                                                                  ; due to stuck port data_in ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[57],  ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[85],  ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[113], ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[141], ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[169]  ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[2]  ; Stuck at GND              ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[30],  ;
;                                                                                                                                                                                  ; due to stuck port data_in ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[58],  ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[86],  ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[114], ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[142], ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[170]  ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[3]  ; Stuck at GND              ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[31],  ;
;                                                                                                                                                                                  ; due to stuck port data_in ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[59],  ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[87],  ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[115], ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[143], ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[171]  ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[4]  ; Stuck at GND              ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[32],  ;
;                                                                                                                                                                                  ; due to stuck port data_in ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[60],  ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[88],  ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[116], ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[144], ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[172]  ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[6]  ; Stuck at GND              ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[34],  ;
;                                                                                                                                                                                  ; due to stuck port data_in ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[62],  ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[90],  ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[118], ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[146]  ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[7]  ; Stuck at GND              ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[35],  ;
;                                                                                                                                                                                  ; due to stuck port data_in ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[63],  ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[91],  ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[119], ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[147]  ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[5]  ; Stuck at GND              ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[33],  ;
;                                                                                                                                                                                  ; due to stuck port data_in ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[61],  ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[89],  ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[117], ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[145]  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf0[1]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf1[1],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf2[1],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf3[1],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf4[1]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf0[1]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf1[1],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf2[1],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf3[1],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf4[1]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf0[1]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf1[1],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf2[1],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf3[1],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf4[1]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf0[1]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf1[1],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf2[1],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf3[1],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf4[1]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf0[1]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf1[1],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf2[1],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf3[1],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf4[1]                                                                                                         ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[8]  ; Stuck at VCC              ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[36],  ;
;                                                                                                                                                                                  ; due to stuck port data_in ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[64],  ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[92],  ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[120]  ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[9]  ; Stuck at GND              ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[37],  ;
;                                                                                                                                                                                  ; due to stuck port data_in ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[65],  ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[93],  ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[121]  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf0[1]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf1[1],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf2[1],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf3[1],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf4[1]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf0[1]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf1[1],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf2[1],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf3[1],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf4[1]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf0[1]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf1[1],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf2[1],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf3[1],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf4[1]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf0[1]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf1[1],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf2[1],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf3[1],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf4[1]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf0[1]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf1[1],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf2[1],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf3[1],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf4[1]                                                                                                        ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[10] ; Stuck at GND              ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[38],  ;
;                                                                                                                                                                                  ; due to stuck port data_in ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[66],  ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[94],  ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[122]  ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf0[1]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf1[1],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf2[1],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf3[1],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf4[1]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf0[1]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf1[1],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf2[1],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf3[1],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf4[1]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf0[1]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf1[1],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf2[1],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf3[1],                                                                                                        ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf4[1]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf0[1]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf1[1],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf2[1],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf3[1],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf4[1]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf0[1]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf1[1],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf2[1],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf3[1],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf4[1]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf0[1]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf1[1],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf2[1],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf3[1],                                                                                                       ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf4[1]                                                                                                        ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[11] ; Stuck at GND              ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[39],  ;
;                                                                                                                                                                                  ; due to stuck port data_in ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[67],  ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[95],  ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[123]  ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[13] ; Stuck at VCC              ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[41],  ;
;                                                                                                                                                                                  ; due to stuck port data_in ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[69],  ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[97]   ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[14] ; Stuck at VCC              ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[42],  ;
;                                                                                                                                                                                  ; due to stuck port data_in ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[70],  ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[98]   ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[12] ; Stuck at GND              ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[40],  ;
;                                                                                                                                                                                  ; due to stuck port data_in ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[68],  ;
;                                                                                                                                                                                  ;                           ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[96]   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf2[3]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf3[3],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf4[3]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf2[4]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf3[4],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf4[4]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf2[5]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf3[5],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf4[5]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf2[6]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf3[6],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf4[6]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf2[7]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf3[7],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf4[7]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf2[8]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf3[8],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf4[8]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf2[9]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf3[9],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf4[9]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf2[10]                                                                                                     ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf3[10],                                                                                                      ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf4[10]                                                                                                       ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf2[3]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf3[3],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf4[3]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf2[4]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf3[4],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf4[4]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf2[5]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf3[5],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf4[5]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf2[6]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf3[6],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf4[6]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf2[7]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf3[7],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf4[7]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf2[8]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf3[8],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf4[8]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf2[9]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf3[9],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf4[9]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf2[10]                                                                                                     ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf3[10],                                                                                                      ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf4[10]                                                                                                       ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf2[3]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf3[3],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf4[3]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf2[4]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf3[4],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf4[4]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf2[5]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf3[5],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf4[5]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf2[6]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf3[6],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf4[6]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf2[7]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf3[7],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf4[7]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf2[8]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf3[8],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf4[8]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf2[9]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf3[9],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf4[9]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf2[10]                                                                                                     ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf3[10],                                                                                                      ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf4[10]                                                                                                       ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf2[3]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf3[3],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf4[3]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf2[4]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf3[4],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf4[4]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf2[5]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf3[5],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf4[5]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf2[6]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf3[6],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf4[6]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf2[7]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf3[7],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf4[7]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf2[8]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf3[8],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf4[8]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf2[9]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf3[9],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf4[9]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf2[10]                                                                                                     ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf3[10],                                                                                                      ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf4[10]                                                                                                       ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf2[3]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf3[3],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf4[3]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf2[4]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf3[4],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf4[4]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf2[5]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf3[5],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf4[5]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf2[6]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf3[6],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf4[6]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf2[7]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf3[7],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf4[7]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf2[8]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf3[8],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf4[8]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf2[9]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf3[9],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf4[9]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf2[10]                                                                                                     ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf3[10],                                                                                                      ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf4[10]                                                                                                       ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf2[3]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf3[3],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf4[3]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf2[4]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf3[4],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf4[4]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf2[5]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf3[5],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf4[5]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf2[6]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf3[6],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf4[6]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf2[7]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf3[7],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf4[7]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf2[8]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf3[8],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf4[8]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf2[9]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf3[9],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf4[9]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf2[10]                                                                                                     ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf3[10],                                                                                                      ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf4[10]                                                                                                       ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf2[3]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf3[3],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf4[3]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf2[4]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf3[4],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf4[4]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf2[5]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf3[5],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf4[5]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf2[6]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf3[6],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf4[6]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf2[7]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf3[7],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf4[7]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf2[8]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf3[8],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf4[8]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf2[9]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf3[9],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf4[9]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf2[10]                                                                                                     ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf3[10],                                                                                                      ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf4[10]                                                                                                       ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf2[3]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf3[3],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf4[3]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf2[4]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf3[4],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf4[4]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf2[5]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf3[5],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf4[5]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf2[6]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf3[6],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf4[6]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf2[7]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf3[7],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf4[7]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf2[8]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf3[8],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf4[8]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf2[9]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf3[9],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf4[9]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf2[10]                                                                                                     ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf3[10],                                                                                                      ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf4[10]                                                                                                       ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf2[3]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf3[3],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf4[3]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf2[4]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf3[4],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf4[4]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf2[5]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf3[5],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf4[5]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf2[6]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf3[6],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf4[6]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf2[7]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf3[7],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf4[7]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf2[8]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf3[8],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf4[8]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf2[9]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf3[9],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf4[9]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf2[10]                                                                                                     ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf3[10],                                                                                                      ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf4[10]                                                                                                       ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf2[3]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf3[3],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf4[3]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf2[4]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf3[4],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf4[4]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf2[5]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf3[5],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf4[5]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf2[6]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf3[6],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf4[6]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf2[7]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf3[7],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf4[7]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf2[8]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf3[8],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf4[8]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf2[9]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf3[9],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf4[9]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf2[10]                                                                                                     ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf3[10],                                                                                                      ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf4[10]                                                                                                       ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf2[3]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf3[3],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf4[3]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf2[5]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf3[5],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf4[5]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf2[6]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf3[6],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf4[6]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf2[7]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf3[7],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf4[7]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf2[8]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf3[8],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf4[8]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf2[9]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf3[9],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf4[9]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf2[10]                                                                                                     ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf3[10],                                                                                                      ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf4[10]                                                                                                       ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf2[3]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf3[3],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf4[3]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf2[4]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf3[4],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf4[4]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf2[5]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf3[5],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf4[5]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf2[6]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf3[6],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf4[6]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf2[7]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf3[7],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf4[7]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf2[8]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf3[8],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf4[8]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf2[9]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf3[9],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf4[9]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf2[10]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf3[10],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf4[10]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf2[3]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf3[3],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf4[3]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf2[4]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf3[4],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf4[4]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf2[5]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf3[5],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf4[5]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf2[6]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf3[6],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf4[6]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf2[7]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf3[7],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf4[7]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf2[8]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf3[8],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf4[8]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf2[9]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf3[9],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf4[9]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf2[10]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf3[10],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf4[10]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf2[3]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf3[3],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf4[3]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf2[4]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf3[4],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf4[4]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf2[5]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf3[5],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf4[5]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf2[6]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf3[6],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf4[6]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf2[7]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf3[7],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf4[7]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf2[8]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf3[8],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf4[8]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf2[9]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf3[9],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf4[9]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf2[10]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf3[10],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf4[10]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf2[3]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf3[3],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf4[3]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf2[4]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf3[4],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf4[4]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf2[5]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf3[5],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf4[5]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf2[6]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf3[6],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf4[6]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf2[7]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf3[7],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf4[7]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf2[8]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf3[8],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf4[8]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf2[9]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf3[9],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf4[9]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf2[10]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf3[10],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf4[10]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf2[3]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf3[3],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf4[3]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf2[4]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf3[4],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf4[4]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf2[5]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf3[5],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf4[5]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf2[6]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf3[6],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf4[6]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf2[7]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf3[7],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf4[7]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf2[8]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf3[8],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf4[8]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf2[9]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf3[9],                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf4[9]                                                                                                         ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf2[10]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf3[10],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf4[10]                                                                                                        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|parallel_32add:sumbeam|parallel_add:parallel_add_component|par_add_tse:auto_generated|dffe470                                    ; Lost Fanouts              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|parallel_32add:sumbeam|parallel_add:parallel_add_component|par_add_tse:auto_generated|dffe469,                                     ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|parallel_32add:sumbeam|parallel_add:parallel_add_component|par_add_tse:auto_generated|dffe468                                      ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|parallel_32add:sumbeam|parallel_add:parallel_add_component|par_add_tse:auto_generated|dffe465                                    ; Lost Fanouts              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|parallel_32add:sumbeam|parallel_add:parallel_add_component|par_add_tse:auto_generated|dffe464,                                     ;
;                                                                                                                                                                                  ;                           ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|parallel_32add:sumbeam|parallel_add:parallel_add_component|par_add_tse:auto_generated|dffe463                                      ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf2[4]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf3[4],                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf4[4]                                                                                                        ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[18] ; Stuck at VCC              ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[46],  ;
;                                                                                                                                                                                  ; due to stuck port data_in ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[74]   ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[17] ; Stuck at GND              ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[45],  ;
;                                                                                                                                                                                  ; due to stuck port data_in ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[73]   ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[16] ; Stuck at VCC              ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[44],  ;
;                                                                                                                                                                                  ; due to stuck port data_in ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[72]   ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[15] ; Stuck at VCC              ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[43],  ;
;                                                                                                                                                                                  ; due to stuck port data_in ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[71]   ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf0[3]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf1[3]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf0[4]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf1[4]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf0[5]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf1[5]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf0[6]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf1[6]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf0[7]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf1[7]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf0[8]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf1[8]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf0[9]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf1[9]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf0[10]                                                                                                     ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|buf1[10]                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf0[3]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf1[3]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf0[4]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf1[4]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf0[5]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf1[5]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf0[6]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf1[6]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf0[7]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf1[7]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf0[8]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf1[8]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf0[9]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf1[9]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf0[10]                                                                                                     ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|buf1[10]                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf0[3]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf1[3]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf0[4]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf1[4]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf0[5]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf1[5]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf0[6]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf1[6]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf0[7]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf1[7]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf0[8]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf1[8]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf0[9]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf1[9]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf0[10]                                                                                                     ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|buf1[10]                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf0[3]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf1[3]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf0[4]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf1[4]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf0[5]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf1[5]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf0[6]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf1[6]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf0[7]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf1[7]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf0[8]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf1[8]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf0[9]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf1[9]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf0[10]                                                                                                     ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|buf1[10]                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf0[3]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf1[3]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf0[5]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf1[5]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf0[6]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf1[6]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf0[7]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf1[7]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf0[8]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf1[8]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf0[9]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf1[9]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf0[10]                                                                                                     ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf1[10]                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf0[3]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf1[3]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf0[4]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf1[4]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf0[5]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf1[5]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf0[6]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf1[6]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf0[7]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf1[7]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf0[8]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf1[8]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf0[9]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf1[9]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf0[10]                                                                                                     ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|buf1[10]                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf0[3]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf1[3]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf0[4]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf1[4]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf0[5]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf1[5]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf0[6]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf1[6]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf0[7]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf1[7]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf0[8]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf1[8]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf0[9]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf1[9]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf0[10]                                                                                                     ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|buf1[10]                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf0[3]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf1[3]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf0[4]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf1[4]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf0[5]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf1[5]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf0[6]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf1[6]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf0[7]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf1[7]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf0[8]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf1[8]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf0[9]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf1[9]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf0[10]                                                                                                     ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|buf1[10]                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf0[3]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf1[3]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf0[4]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf1[4]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf0[5]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf1[5]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf0[6]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf1[6]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf0[7]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf1[7]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf0[8]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf1[8]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf0[9]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf1[9]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf0[10]                                                                                                     ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|buf1[10]                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf0[3]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf1[3]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf0[4]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf1[4]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf0[5]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf1[5]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf0[6]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf1[6]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf0[7]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf1[7]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf0[8]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf1[8]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf0[9]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf1[9]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf0[10]                                                                                                     ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|buf1[10]                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf0[3]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf1[3]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf0[4]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf1[4]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf0[5]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf1[5]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf0[6]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf1[6]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf0[7]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf1[7]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf0[8]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf1[8]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf0[9]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf1[9]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf0[10]                                                                                                     ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|buf1[10]                                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf0[3]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf1[3]                                                                                                         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf0[4]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf1[4]                                                                                                         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf0[5]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf1[5]                                                                                                         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf0[6]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf1[6]                                                                                                         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf0[7]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf1[7]                                                                                                         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf0[8]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf1[8]                                                                                                         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf0[9]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf1[9]                                                                                                         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf0[10]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|buf1[10]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf0[3]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf1[3]                                                                                                         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf0[4]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf1[4]                                                                                                         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf0[5]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf1[5]                                                                                                         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf0[6]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf1[6]                                                                                                         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf0[7]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf1[7]                                                                                                         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf0[8]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf1[8]                                                                                                         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf0[9]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf1[9]                                                                                                         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf0[10]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|buf1[10]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf0[3]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf1[3]                                                                                                         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf0[4]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf1[4]                                                                                                         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf0[5]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf1[5]                                                                                                         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf0[6]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf1[6]                                                                                                         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf0[7]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf1[7]                                                                                                         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf0[8]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf1[8]                                                                                                         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf0[9]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf1[9]                                                                                                         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf0[10]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|buf1[10]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf0[3]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf1[3]                                                                                                         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf0[4]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf1[4]                                                                                                         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf0[5]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf1[5]                                                                                                         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf0[6]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf1[6]                                                                                                         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf0[7]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf1[7]                                                                                                         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf0[8]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf1[8]                                                                                                         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf0[9]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf1[9]                                                                                                         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf0[10]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|buf1[10]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf0[3]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf1[3]                                                                                                         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf0[4]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf1[4]                                                                                                         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf0[5]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf1[5]                                                                                                         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf0[6]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf1[6]                                                                                                         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf0[7]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf1[7]                                                                                                         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf0[8]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf1[8]                                                                                                         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf0[9]                                                                                                       ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf1[9]                                                                                                         ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf0[10]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|buf1[10]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|data_average:u_data_average|avera_data1[10]                                                                                    ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|data_average:u_data_average|aver_data8[10]                                                                                       ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d34[20]                                                                       ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe530     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d8[19]                                                                        ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe499     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d8[20]                                                                        ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe526     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d6[1]                                                                         ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe4       ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d6[2]                                                                         ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe31      ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d6[3]                                                                         ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe58      ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d6[4]                                                                         ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe85      ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d6[5]                                                                         ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe112     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d6[18]                                                                        ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe463     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d6[19]                                                                        ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe490     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d6[20]                                                                        ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe517     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf0[4]                                                                                                      ; Stuck at GND              ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|buf1[4]                                                                                                        ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d4[18]                                                                        ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe478     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d4[19]                                                                        ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe505     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d4[20]                                                                        ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe532     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d0[1]                                                                         ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe23      ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d0[2]                                                                         ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe50      ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d0[15]                                                                        ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe401     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d0[16]                                                                        ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe428     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d0[17]                                                                        ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe455     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d0[18]                                                                        ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe482     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d0[19]                                                                        ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe509     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d0[20]                                                                        ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe536     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[21] ; Stuck at VCC              ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[49]   ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[20] ; Stuck at VCC              ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[48]   ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[19] ; Stuck at GND              ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFNumerator[47]   ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d38[16]                                                                       ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe406     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d38[15]                                                                       ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe379     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d38[1]                                                                        ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe1       ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d38[2]                                                                        ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe28      ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d38[18]                                                                       ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe460     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d38[19]                                                                       ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe487     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d38[17]                                                                       ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe433     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d38[20]                                                                       ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe514     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d37[16]                                                                       ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe425     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d37[17]                                                                       ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe452     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d37[18]                                                                       ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe479     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d37[19]                                                                       ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe506     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d37[20]                                                                       ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe533     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d35[17]                                                                       ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe443     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d35[18]                                                                       ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe470     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d35[19]                                                                       ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe497     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d35[20]                                                                       ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe524     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d34[18]                                                                       ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe476     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d34[19]                                                                       ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe503     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus|rd_wr_flag                                                                                                                 ; Stuck at GND              ; advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus|rdtran_cnt[4]                                                                                                                ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; advca_driver:u_advca_driver|ad_spi_bus:u_ad_spi_bus|rd_wr_flag                                                                                                                   ; Stuck at GND              ; advca_driver:u_advca_driver|ad_spi_bus:u_ad_spi_bus|rdtran_cnt[4]                                                                                                                  ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d33[18]                                                                       ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe461     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d33[19]                                                                       ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe488     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d33[20]                                                                       ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe515     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d32[1]                                                                        ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe8       ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d32[2]                                                                        ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe35      ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d32[3]                                                                        ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe62      ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d32[4]                                                                        ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe89      ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d32[5]                                                                        ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe116     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d32[18]                                                                       ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe467     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d32[19]                                                                       ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe494     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d32[20]                                                                       ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe521     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d11[20]                                                                       ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe527     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d10[20]                                                                       ; Stuck at GND              ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe535     ;
;                                                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                                                                                          ; Megafunction                                                                                                                                                                      ; Type       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|adc_beam_data_out[0..9]                                                                                                                                            ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|ram_adc_fifoa_rtl_0                                                                                           ; RAM        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|adc_beam_data_out[0..9]                                                                                                                                            ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|ram_adc_fifoa_rtl_0                                                                                           ; RAM        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch29|adc_beam_data_out[0..9]                                                                                                                                            ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch29|ram_adc_fifoa_rtl_0                                                                                           ; RAM        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch28|adc_beam_data_out[0..9]                                                                                                                                            ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch28|ram_adc_fifoa_rtl_0                                                                                           ; RAM        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|adc_beam_data_out[0..9]                                                                                                                                            ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|ram_adc_fifoa_rtl_0                                                                                           ; RAM        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|adc_beam_data_out[0..9]                                                                                                                                            ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|ram_adc_fifoa_rtl_0                                                                                           ; RAM        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch25|adc_beam_data_out[0..9]                                                                                                                                            ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch25|ram_adc_fifoa_rtl_0                                                                                           ; RAM        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch24|adc_beam_data_out[0..9]                                                                                                                                            ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch24|ram_adc_fifoa_rtl_0                                                                                           ; RAM        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch23|adc_beam_data_out[0..9]                                                                                                                                            ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch23|ram_adc_fifoa_rtl_0                                                                                           ; RAM        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch22|adc_beam_data_out[0..9]                                                                                                                                            ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch22|ram_adc_fifoa_rtl_0                                                                                           ; RAM        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch21|adc_beam_data_out[0..9]                                                                                                                                            ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch21|ram_adc_fifoa_rtl_0                                                                                           ; RAM        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch20|adc_beam_data_out[0..9]                                                                                                                                            ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch20|ram_adc_fifoa_rtl_0                                                                                           ; RAM        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|adc_beam_data_out[0..9]                                                                                                                                            ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|ram_adc_fifoa_rtl_0                                                                                           ; RAM        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|adc_beam_data_out[0..9]                                                                                                                                            ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|ram_adc_fifoa_rtl_0                                                                                           ; RAM        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch17|adc_beam_data_out[0..9]                                                                                                                                            ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch17|ram_adc_fifoa_rtl_0                                                                                           ; RAM        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch16|adc_beam_data_out[0..9]                                                                                                                                            ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch16|ram_adc_fifoa_rtl_0                                                                                           ; RAM        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch15|adc_beam_data_out[0..9]                                                                                                                                            ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch15|ram_adc_fifoa_rtl_0                                                                                           ; RAM        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|adc_beam_data_out[0..9]                                                                                                                                            ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|ram_adc_fifoa_rtl_0                                                                                           ; RAM        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|adc_beam_data_out[0..9]                                                                                                                                            ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|ram_adc_fifoa_rtl_0                                                                                           ; RAM        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|adc_beam_data_out[0..9]                                                                                                                                            ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|ram_adc_fifoa_rtl_0                                                                                           ; RAM        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|adc_beam_data_out[0..9]                                                                                                                                            ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|ram_adc_fifoa_rtl_0                                                                                           ; RAM        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|adc_beam_data_out[0..9]                                                                                                                                            ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|ram_adc_fifoa_rtl_0                                                                                           ; RAM        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|adc_beam_data_out[0..9]                                                                                                                                             ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|ram_adc_fifoa_rtl_0                                                                                            ; RAM        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|adc_beam_data_out[0..9]                                                                                                                                             ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|ram_adc_fifoa_rtl_0                                                                                            ; RAM        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|adc_beam_data_out[0..9]                                                                                                                                             ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|ram_adc_fifoa_rtl_0                                                                                            ; RAM        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch6|adc_beam_data_out[0..9]                                                                                                                                             ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch6|ram_adc_fifoa_rtl_0                                                                                            ; RAM        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch5|adc_beam_data_out[0..9]                                                                                                                                             ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch5|ram_adc_fifoa_rtl_0                                                                                            ; RAM        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|adc_beam_data_out[0..9]                                                                                                                                             ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|ram_adc_fifoa_rtl_0                                                                                            ; RAM        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|adc_beam_data_out[0..9]                                                                                                                                             ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|ram_adc_fifoa_rtl_0                                                                                            ; RAM        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch2|adc_beam_data_out[0..9]                                                                                                                                             ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch2|ram_adc_fifoa_rtl_0                                                                                            ; RAM        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch1|adc_beam_data_out[0..9]                                                                                                                                             ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch1|ram_adc_fifoa_rtl_0                                                                                            ; RAM        ;
; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch0|adc_beam_data_out[0..9]                                                                                                                                             ; pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch0|ram_adc_fifoa_rtl_0                                                                                            ; RAM        ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFQuotient[26,27,54,55,82,83,110,111,138,139,166,167,194,195,222,223] ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFQuotient_rtl_0 ; SHIFT_TAPS ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFQuotient[78..81,106..109,134..137,162..165,190..193]                ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFQuotient_rtl_1 ; SHIFT_TAPS ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFQuotient[75..77,103..105,131..133,159..161,187..189,215..217]       ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFQuotient_rtl_2 ; SHIFT_TAPS ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFQuotient[99..102,127..130,155..158,183..186,211..214]               ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFQuotient_rtl_3 ; SHIFT_TAPS ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFQuotient[124..126,152..154,180..182,208..210]                       ; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFQuotient_rtl_4 ; SHIFT_TAPS ;
; ut_top:u_ut_top|com_interface:u_com_interface|dy1                                                                                                                                                                                      ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|average_ram:u_average_ram|average_rdy_rtl_0                                                                                     ; SHIFT_TAPS ;
; ut_top:u_ut_top|com_interface:u_com_interface|dy0                                                                                                                                                                                      ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|average_ram:u_average_ram|average_rdy_rtl_0                                                                                     ; SHIFT_TAPS ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|average_ram:u_average_ram|average_rdy                                                                                                                                                ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|average_ram:u_average_ram|average_rdy_rtl_0                                                                                     ; SHIFT_TAPS ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe55                                                          ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|average_ram:u_average_ram|average_rdy_rtl_0                                                                                     ; SHIFT_TAPS ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_mul_d38[3..14]                                                                                                                          ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|average_ram:u_average_ram|average_rdy_rtl_0                                                                                     ; SHIFT_TAPS ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_recti_v_filter_data38[0..11]                                                                                                                           ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|average_ram:u_average_ram|average_rdy_rtl_0                                                                                     ; SHIFT_TAPS ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe82                                                          ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|average_ram:u_average_ram|average_rdy_rtl_0                                                                                     ; SHIFT_TAPS ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe109                                                         ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|average_ram:u_average_ram|average_rdy_rtl_0                                                                                     ; SHIFT_TAPS ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe136                                                         ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|average_ram:u_average_ram|average_rdy_rtl_0                                                                                     ; SHIFT_TAPS ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe163                                                         ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|average_ram:u_average_ram|average_rdy_rtl_0                                                                                     ; SHIFT_TAPS ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe190                                                         ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|average_ram:u_average_ram|average_rdy_rtl_0                                                                                     ; SHIFT_TAPS ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe217                                                         ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|average_ram:u_average_ram|average_rdy_rtl_0                                                                                     ; SHIFT_TAPS ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe244                                                         ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|average_ram:u_average_ram|average_rdy_rtl_0                                                                                     ; SHIFT_TAPS ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe271                                                         ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|average_ram:u_average_ram|average_rdy_rtl_0                                                                                     ; SHIFT_TAPS ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe298                                                         ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|average_ram:u_average_ram|average_rdy_rtl_0                                                                                     ; SHIFT_TAPS ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe325                                                         ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|average_ram:u_average_ram|average_rdy_rtl_0                                                                                     ; SHIFT_TAPS ;
; ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated|dffe352                                                         ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|average_ram:u_average_ram|average_rdy_rtl_0                                                                                     ; SHIFT_TAPS ;
; ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFQuotient[148..151,176..179,204..207]                                ; ut_top:u_ut_top|ut_data_control:u_ut_data_control|average_ram:u_average_ram|average_rdy_rtl_0                                                                                     ; SHIFT_TAPS ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm65|cnt7[5]                                                                                                                                       ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm64|cnt7[3]                                                                                                                                       ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm63|cnt7[8]                                                                                                                                       ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm62|cnt7[2]                                                                                                                                       ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm61|cnt7[0]                                                                                                                                       ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm60|cnt7[7]                                                                                                                                       ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm65|cnt0[1]                                                                                                                                       ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm64|cnt0[12]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm65|cnt1[0]                                                                                                                                       ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm64|cnt1[9]                                                                                                                                       ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm65|cnt2[12]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm64|cnt2[5]                                                                                                                                       ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm65|cnt3[3]                                                                                                                                       ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm64|cnt3[11]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm65|cnt4[3]                                                                                                                                       ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm64|cnt4[12]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm65|cnt5[12]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm64|cnt5[8]                                                                                                                                       ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm65|cnt6[12]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm64|cnt6[8]                                                                                                                                       ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm65|cnt8[12]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm64|cnt8[2]                                                                                                                                       ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm65|cnt9[6]                                                                                                                                       ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm64|cnt9[4]                                                                                                                                       ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm65|cnt10[5]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm64|cnt10[8]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm65|cnt11[8]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm64|cnt11[9]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm65|cnt12[7]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm64|cnt12[5]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm65|cnt13[2]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm64|cnt13[6]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm65|cnt14[6]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm64|cnt14[1]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm65|cnt15[2]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm64|cnt15[8]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm63|cnt0[10]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm62|cnt0[11]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm63|cnt1[12]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm62|cnt1[1]                                                                                                                                       ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm63|cnt2[12]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm62|cnt2[12]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm63|cnt3[12]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm62|cnt3[0]                                                                                                                                       ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm63|cnt4[11]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm62|cnt4[3]                                                                                                                                       ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm63|cnt5[11]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm62|cnt5[5]                                                                                                                                       ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm63|cnt6[11]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm62|cnt6[7]                                                                                                                                       ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm63|cnt8[12]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm62|cnt8[7]                                                                                                                                       ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm63|cnt9[11]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm62|cnt9[12]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm63|cnt10[8]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm62|cnt10[12]                                                                                                                                     ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm63|cnt11[4]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm62|cnt11[3]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm63|cnt12[0]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm62|cnt12[10]                                                                                                                                     ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm63|cnt13[5]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm62|cnt13[7]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm63|cnt14[0]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm62|cnt14[1]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm63|cnt15[6]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm62|cnt15[8]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm61|cnt0[11]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm60|cnt0[12]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm61|cnt1[11]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm60|cnt1[0]                                                                                                                                       ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm61|cnt2[10]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm60|cnt2[1]                                                                                                                                       ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm61|cnt3[10]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm60|cnt3[9]                                                                                                                                       ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm61|cnt4[11]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm60|cnt4[12]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm61|cnt5[9]                                                                                                                                       ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm60|cnt5[6]                                                                                                                                       ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm61|cnt6[9]                                                                                                                                       ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm60|cnt6[5]                                                                                                                                       ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm61|cnt8[9]                                                                                                                                       ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm60|cnt8[6]                                                                                                                                       ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm61|cnt9[8]                                                                                                                                       ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm60|cnt9[10]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm61|cnt10[10]                                                                                                                                     ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm60|cnt10[4]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm61|cnt11[9]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm60|cnt11[11]                                                                                                                                     ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm61|cnt12[10]                                                                                                                                     ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm60|cnt12[6]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm61|cnt13[3]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm60|cnt13[12]                                                                                                                                     ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm61|cnt14[1]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm60|cnt14[6]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm61|cnt15[0]                                                                                                                                      ;
; 8:1                ; 13 bits   ; 65 LEs        ; 0 LEs                ; 65 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm:u_strobe_alarm60|cnt15[12]                                                                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|ut_top:u_ut_top|state_cfg:u_state_cfg|nnt[4]                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top|ut_top:u_ut_top|state_cfg:u_state_cfg|ct2[0]                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top|ut_top:u_ut_top|state_cfg:u_state_cfg|ct1[3]                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top|ut_top:u_ut_top|state_cfg:u_state_cfg|ct0[9]                                                                                                                                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |top|ut_top:u_ut_top|state_cfg:u_state_cfg|mmt[9]                                                                                                                                                ;
; 16:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; Yes        ; |top|ut_top:u_ut_top|band_select:u_band_select|ratio[2]                                                                                                                                          ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |top|ut_top:u_ut_top|state_cfg:u_state_cfg|mmt[8]                                                                                                                                                ;
; 9:1                ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |top|config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_1024_FocusLaw:ram_1024_focuslaw_inst|altsyncram:altsyncram_component|altsyncram_ja24:auto_generated|mux_mbb:mux3|l4_w0_n0_mux_dataout ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|control_reg_addr[4]                                                                                                         ;
; 8:1                ; 14 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|tx_start_reg[31][12]                                                                                                        ;
; 8:1                ; 14 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|tx_start_reg[30][11]                                                                                                        ;
; 8:1                ; 14 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|tx_start_reg[29][2]                                                                                                         ;
; 8:1                ; 14 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|tx_start_reg[28][9]                                                                                                         ;
; 8:1                ; 14 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|tx_start_reg[27][3]                                                                                                         ;
; 8:1                ; 14 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|tx_start_reg[26][7]                                                                                                         ;
; 8:1                ; 14 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|tx_start_reg[25][4]                                                                                                         ;
; 8:1                ; 14 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|tx_start_reg[24][9]                                                                                                         ;
; 8:1                ; 14 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|tx_start_reg[23][7]                                                                                                         ;
; 8:1                ; 14 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|tx_start_reg[22][5]                                                                                                         ;
; 8:1                ; 14 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|tx_start_reg[21][10]                                                                                                        ;
; 8:1                ; 14 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|tx_start_reg[20][10]                                                                                                        ;
; 8:1                ; 14 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|tx_start_reg[19][4]                                                                                                         ;
; 8:1                ; 14 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|tx_start_reg[18][9]                                                                                                         ;
; 8:1                ; 14 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|tx_start_reg[17][8]                                                                                                         ;
; 8:1                ; 14 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|tx_start_reg[16][5]                                                                                                         ;
; 8:1                ; 14 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|tx_start_reg[15][9]                                                                                                         ;
; 8:1                ; 14 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|tx_start_reg[14][0]                                                                                                         ;
; 8:1                ; 14 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|tx_start_reg[13][11]                                                                                                        ;
; 8:1                ; 14 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|tx_start_reg[12][8]                                                                                                         ;
; 8:1                ; 14 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|tx_start_reg[11][4]                                                                                                         ;
; 8:1                ; 14 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|tx_start_reg[10][7]                                                                                                         ;
; 8:1                ; 14 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|tx_start_reg[9][0]                                                                                                          ;
; 8:1                ; 14 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|tx_start_reg[8][0]                                                                                                          ;
; 8:1                ; 14 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|tx_start_reg[7][0]                                                                                                          ;
; 8:1                ; 14 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|tx_start_reg[6][7]                                                                                                          ;
; 8:1                ; 14 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|tx_start_reg[5][0]                                                                                                          ;
; 8:1                ; 14 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|tx_start_reg[4][12]                                                                                                         ;
; 8:1                ; 14 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|tx_start_reg[3][0]                                                                                                          ;
; 8:1                ; 14 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|tx_start_reg[2][3]                                                                                                          ;
; 8:1                ; 14 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|tx_start_reg[1][6]                                                                                                          ;
; 8:1                ; 14 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|tx_start_reg[0][0]                                                                                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|s_video_filter_sum_temp[9]                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |top|ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|bef_or_crest[10]                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |top|ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:a|bef_or_crest[2]                                                                                                                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |top|ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_i:i|bef_or_crest[2]                                                                                                                      ;
; 8:1                ; 10 bits   ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |top|ut_top:u_ut_top|ut_data_control:u_ut_data_control|data_average:u_data_average|avera_data[5]                                                                                                 ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |top|ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_compress:u_video_compress|comp_data_out[1]                                                                                          ;
; 7:1                ; 11 bits   ; 44 LEs        ; 11 LEs               ; 33 LEs                 ; Yes        ; |top|ut_top:u_ut_top|ut_data_control:u_ut_data_control|modulation:u_modulation|demodulation_out[1]                                                                                               ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|rx_delay_reg[31][0]                                                                                                         ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|rx_delay_reg[30][0]                                                                                                         ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|rx_delay_reg[29][2]                                                                                                         ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|rx_delay_reg[28][6]                                                                                                         ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|rx_delay_reg[27][11]                                                                                                        ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|rx_delay_reg[26][11]                                                                                                        ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|rx_delay_reg[25][11]                                                                                                        ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|rx_delay_reg[24][11]                                                                                                        ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|rx_delay_reg[23][11]                                                                                                        ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|rx_delay_reg[22][11]                                                                                                        ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|rx_delay_reg[21][5]                                                                                                         ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|rx_delay_reg[20][8]                                                                                                         ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|rx_delay_reg[19][1]                                                                                                         ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|rx_delay_reg[18][4]                                                                                                         ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|rx_delay_reg[17][5]                                                                                                         ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|rx_delay_reg[16][2]                                                                                                         ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|rx_delay_reg[15][10]                                                                                                        ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|rx_delay_reg[14][5]                                                                                                         ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|rx_delay_reg[13][5]                                                                                                         ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|rx_delay_reg[12][6]                                                                                                         ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|rx_delay_reg[11][6]                                                                                                         ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|rx_delay_reg[10][1]                                                                                                         ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|rx_delay_reg[9][11]                                                                                                         ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|rx_delay_reg[8][11]                                                                                                         ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|rx_delay_reg[7][3]                                                                                                          ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|rx_delay_reg[6][9]                                                                                                          ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|rx_delay_reg[5][4]                                                                                                          ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|rx_delay_reg[4][5]                                                                                                          ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|rx_delay_reg[3][5]                                                                                                          ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|rx_delay_reg[2][2]                                                                                                          ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|rx_delay_reg[1][10]                                                                                                         ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|config_explain:u_config_explain|source_command:u_source_command|rx_delay_reg[0][5]                                                                                                          ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |top|ut_top:u_ut_top|ex_trig:u_ex_trig|denom[5]                                                                                                                                                  ;
; 9:1                ; 6 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |top|advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus|r_send_buf[5]                                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch6|s_adc_data_a[6]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch6|s_adc_data_b[6]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch6|s_adc_data_c[0]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch6|s_adc_data_d[4]                                                                                                          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch6|Mux3                                                                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch29|s_adc_data_a[4]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch29|s_adc_data_b[5]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch29|s_adc_data_c[5]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch29|s_adc_data_d[8]                                                                                                         ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch29|Mux6                                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch20|s_adc_data_a[4]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch20|s_adc_data_b[5]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch20|s_adc_data_c[5]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch20|s_adc_data_d[8]                                                                                                         ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch20|Mux6                                                                                                                    ;
; 5:1                ; 20 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|ut_top:u_ut_top|alarm_operator:u_alarm_operator|cht0[19]                                                                                                                                    ;
; 5:1                ; 20 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|ut_top:u_ut_top|alarm_operator:u_alarm_operator|cdt0[15]                                                                                                                                    ;
; 5:1                ; 20 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|ut_top:u_ut_top|alarm_operator:u_alarm_operator|cht1[15]                                                                                                                                    ;
; 5:1                ; 20 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|ut_top:u_ut_top|alarm_operator:u_alarm_operator|cdt1[17]                                                                                                                                    ;
; 5:1                ; 20 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|ut_top:u_ut_top|alarm_operator:u_alarm_operator|cht2[17]                                                                                                                                    ;
; 5:1                ; 20 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |top|ut_top:u_ut_top|alarm_operator:u_alarm_operator|cdt2[19]                                                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|s_adc_data_a[8]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|s_adc_data_b[8]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|s_adc_data_c[3]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|s_adc_data_d[0]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|s_adc_data_a[3]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|s_adc_data_b[3]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|s_adc_data_c[8]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|s_adc_data_d[6]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|s_adc_data_a[2]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|s_adc_data_b[3]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|s_adc_data_c[2]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|s_adc_data_d[0]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|s_adc_data_a[0]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|s_adc_data_b[0]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|s_adc_data_c[6]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|s_adc_data_d[4]                                                                                                         ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|Mux7                                                                                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|Mux1                                                                                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|Mux0                                                                                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|Mux9                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |top|ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_compress:u_video_compress|count[11]                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|ut_top:u_ut_top|com_interface:u_com_interface|cnt[0]                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_compress:u_video_compress|cnt[7]                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|ut_top:u_ut_top|com_interface:u_com_interface|com_data_out[4]                                                                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|ut_top:u_ut_top|alarm:u_alarm|cnt2[1]                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|ut_top:u_ut_top|alarm:u_alarm|cnt0[0]                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|ut_top:u_ut_top|alarm:u_alarm|cnt1[0]                                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |top|ut_top:u_ut_top|com_interface:u_com_interface|s_y_encoder_cnt[18]                                                                                                                           ;
; 32:1               ; 2 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |top|ut_top:u_ut_top|com_interface:u_com_interface|wave_tail_data[2]                                                                                                                             ;
; 32:1               ; 2 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |top|ut_top:u_ut_top|com_interface:u_com_interface|wave_tail_data[0]                                                                                                                             ;
; 32:1               ; 3 bits    ; 63 LEs        ; 60 LEs               ; 3 LEs                  ; Yes        ; |top|ut_top:u_ut_top|com_interface:u_com_interface|wave_tail_data[6]                                                                                                                             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |top|ut_top:u_ut_top|com_interface:u_com_interface|s_x_encoder_cnt[22]                                                                                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|ut_top:u_ut_top|dma_int:u_dma_int|cnt[3]                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|count[5]                                                                                                          ;
; 13:1               ; 16 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |top|ut_top:u_ut_top|sram:u_sram|s_ram_rd_data_b[0]                                                                                                                                              ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|strobe_site_b[4]                                                                                                                    ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:a|strobe_site_b[11]                                                                                                                   ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_i:i|strobe_site_b[10]                                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch21|s_adc_data_a[2]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch21|s_adc_data_b[6]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch21|s_adc_data_c[0]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch21|s_adc_data_d[1]                                                                                                         ;
; 20:1               ; 20 bits   ; 260 LEs       ; 40 LEs               ; 220 LEs                ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm_se:u_strobe_alarm_se49|strobe_site[4]                                                                                                                          ;
; 20:1               ; 20 bits   ; 260 LEs       ; 40 LEs               ; 220 LEs                ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm_se:u_strobe_alarm_se53|strobe_site[9]                                                                                                                          ;
; 20:1               ; 20 bits   ; 260 LEs       ; 40 LEs               ; 220 LEs                ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm_se:u_strobe_alarm_se54|strobe_site[7]                                                                                                                          ;
; 20:1               ; 20 bits   ; 260 LEs       ; 40 LEs               ; 220 LEs                ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm_se:u_strobe_alarm_se52|strobe_site[10]                                                                                                                         ;
; 20:1               ; 20 bits   ; 260 LEs       ; 40 LEs               ; 220 LEs                ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm_se:u_strobe_alarm_se51|strobe_site[9]                                                                                                                          ;
; 20:1               ; 20 bits   ; 260 LEs       ; 40 LEs               ; 220 LEs                ; Yes        ; |top|ut_top:u_ut_top|strobe_alarm_se:u_strobe_alarm_se50|strobe_site[16]                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|ut_top:u_ut_top|fsm_delay:u_fsm_delay|cnt[4]                                                                                                                                                ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch21|Mux8                                                                                                                    ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top|ut_top:u_ut_top|strobe_alarm_se:u_strobe_alarm_se49|Mux18                                                                                                                                   ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |top|ut_top:u_ut_top|strobe_alarm_se:u_strobe_alarm_se49|Mux3                                                                                                                                    ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top|ut_top:u_ut_top|strobe_alarm_se:u_strobe_alarm_se49|Mux0                                                                                                                                    ;
; 5:1                ; 20 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |top|ut_top:u_ut_top|strobe_alarm_se:u_strobe_alarm_se49|Mux2                                                                                                                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b|max[5]                                                                                                                              ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:a|max[4]                                                                                                                              ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top|ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_i:i|max[2]                                                                                                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|s_adc_data_a[1]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|s_adc_data_b[5]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|s_adc_data_c[3]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|s_adc_data_d[2]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|s_adc_data_a[1]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|s_adc_data_b[4]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|s_adc_data_c[3]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|s_adc_data_d[1]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|s_adc_data_a[5]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|s_adc_data_b[5]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|s_adc_data_c[6]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|s_adc_data_d[8]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|s_adc_data_a[3]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|s_adc_data_b[4]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|s_adc_data_c[4]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|s_adc_data_d[1]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|s_adc_data_a[0]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|s_adc_data_b[0]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|s_adc_data_c[0]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|s_adc_data_d[0]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|s_adc_data_a[0]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|s_adc_data_b[0]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|s_adc_data_c[6]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|s_adc_data_d[8]                                                                                                          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|Mux2                                                                                                                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|Mux5                                                                                                                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|Mux5                                                                                                                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|Mux0                                                                                                                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|Mux9                                                                                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|Mux2                                                                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch25|s_adc_data_a[8]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch25|s_adc_data_b[8]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch25|s_adc_data_c[3]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch25|s_adc_data_d[0]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch24|s_adc_data_a[3]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch24|s_adc_data_b[3]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch24|s_adc_data_c[8]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch24|s_adc_data_d[6]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch23|s_adc_data_a[2]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch23|s_adc_data_b[3]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch23|s_adc_data_c[2]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch23|s_adc_data_d[0]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch16|s_adc_data_a[0]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch16|s_adc_data_b[0]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch16|s_adc_data_c[6]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch16|s_adc_data_d[4]                                                                                                         ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch25|Mux7                                                                                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch24|Mux1                                                                                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch23|Mux0                                                                                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch16|Mux9                                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch28|s_adc_data_a[8]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch28|s_adc_data_b[8]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch28|s_adc_data_c[3]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch28|s_adc_data_d[0]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch22|s_adc_data_a[3]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch22|s_adc_data_b[3]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch22|s_adc_data_c[8]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch22|s_adc_data_d[6]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch17|s_adc_data_a[2]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch17|s_adc_data_b[3]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch17|s_adc_data_c[2]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch17|s_adc_data_d[0]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch15|s_adc_data_a[0]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch15|s_adc_data_b[0]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch15|s_adc_data_c[6]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch15|s_adc_data_d[4]                                                                                                         ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch28|Mux7                                                                                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch22|Mux1                                                                                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch17|Mux0                                                                                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch15|Mux9                                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch2|s_adc_data_a[8]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch2|s_adc_data_b[8]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch2|s_adc_data_c[3]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch2|s_adc_data_d[0]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch1|s_adc_data_a[3]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch1|s_adc_data_b[3]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch1|s_adc_data_c[8]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch1|s_adc_data_d[6]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch0|s_adc_data_a[2]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch0|s_adc_data_b[3]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch0|s_adc_data_c[2]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch0|s_adc_data_d[0]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch5|s_adc_data_a[0]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch5|s_adc_data_b[0]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch5|s_adc_data_c[6]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch5|s_adc_data_d[4]                                                                                                          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch2|Mux7                                                                                                                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch1|Mux1                                                                                                                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch0|Mux0                                                                                                                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch5|Mux9                                                                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|s_adc_data_a[8]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|s_adc_data_b[1]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|s_adc_data_c[2]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|s_adc_data_d[1]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|s_adc_data_a[4]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|s_adc_data_b[0]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|s_adc_data_c[2]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|s_adc_data_d[2]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|s_adc_data_a[4]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|s_adc_data_b[4]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|s_adc_data_c[3]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|s_adc_data_d[5]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|s_adc_data_a[2]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|s_adc_data_b[1]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|s_adc_data_c[3]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|s_adc_data_d[5]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|s_adc_data_a[1]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|s_adc_data_b[1]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|s_adc_data_c[6]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|s_adc_data_d[6]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|s_adc_data_a[0]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|s_adc_data_b[5]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|s_adc_data_c[5]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|s_adc_data_d[1]                                                                                                         ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|Mux7                                                                                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|Mux1                                                                                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|Mux8                                                                                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|Mux7                                                                                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|Mux8                                                                                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|Mux0                                                                                                                    ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |top|ut_top:u_ut_top|sram:u_sram|r_wradd_a0[9]                                                                                                                                                   ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |top|ut_top:u_ut_top|sram:u_sram|r_wradd_a1[16]                                                                                                                                                  ;
; 13:1               ; 16 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |top|ut_top:u_ut_top|sram:u_sram|s_ram_rd_data_a[0]                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Source assignments for Top-level Entity: |top             ;
+------------------------------+-------+------+-------------+
; Assignment                   ; Value ; From ; To          ;
+------------------------------+-------+------+-------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; pa_data[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; pa_data[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; pa_data[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; pa_data[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; pa_data[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; pa_data[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; pa_data[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; pa_data[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; pa_data[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; pa_data[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; pa_data[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; pa_data[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; pa_data[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; pa_data[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; pa_data[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; pa_data[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; pa_data[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; pa_data[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; pa_data[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; pa_data[2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; pa_data[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; pa_data[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; pa_data[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; pa_data[0]  ;
+------------------------------+-------+------+-------------+


+------------------------------------------------------------+
; Source assignments for advca_driver:u_advca_driver         ;
+------------------------------+-------+------+--------------+
; Assignment                   ; Value ; From ; To           ;
+------------------------------+-------+------+--------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_outclock1 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_outclock1 ;
+------------------------------+-------+------+--------------+


+------------------------------------------------------------------------------------+
; Source assignments for config_explain:u_config_explain|pcontrol_spi:u_pcontrol_spi ;
+---------------------------+-------+------+-----------------------------------------+
; Assignment                ; Value ; From ; To                                      ;
+---------------------------+-------+------+-----------------------------------------+
; PRESERVE_REGISTER         ; on    ; -    ; count[4]                                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; count[4]                                ;
; PRESERVE_REGISTER         ; on    ; -    ; count[3]                                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; count[3]                                ;
; PRESERVE_REGISTER         ; on    ; -    ; count[2]                                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; count[2]                                ;
; PRESERVE_REGISTER         ; on    ; -    ; count[1]                                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; count[1]                                ;
; PRESERVE_REGISTER         ; on    ; -    ; count[0]                                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; count[0]                                ;
+---------------------------+-------+------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_1024_FocusLaw:ram_1024_focuslaw_inst|altsyncram:altsyncram_component|altsyncram_ja24:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_GROUP:ram_group_inst|altsyncram:altsyncram_component|altsyncram_p924:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component|altsyncram_8v14:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_FIR_COE:ram_fir_coe_inst|altsyncram:altsyncram_component|altsyncram_lk24:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_GL0BAL_REG:ram_gl0bal_reg_inst|altsyncram:altsyncram_component|altsyncram_cp24:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                     ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[6]                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[7]                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[8]                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[9]                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[10]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[11]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[12]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[13]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[14]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[15]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[16]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[17]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[18]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[19]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[20]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[21]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[22]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[23]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[24]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[25]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[26]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[27]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[28]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[29]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[30]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[31]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[32]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[33]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[34]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[35]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[36]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[37]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[38]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[39]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[40]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[41]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[42]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[43]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[44]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[45]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[46]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[47]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[48]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[49]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[50]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[51]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[52]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[53]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[54]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[55]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[56]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[57]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[58]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[59]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[60]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[61]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[62]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[63]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[64]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[65]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[66]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[67]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[68]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[69]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[70]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[71]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[72]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[73]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[74]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[75]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[76]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[77]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[78]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[79]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[80]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[81]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[82]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[83]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[84]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[85]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[86]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[87]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[88]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[89]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[90]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[91]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[92]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[93]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[94]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[95]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[96]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[97]                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[98]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[99]                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[100]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[101]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[102]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[103]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[104]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[105]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[106]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[107]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[108]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[109]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[110]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[111]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[112]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[113]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[114]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[115]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[116]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[117]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[118]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[119]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[120]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[121]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[122]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[123]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[124]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[125]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[126]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[127]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[128]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[129]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[130]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[131]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[132]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[133]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[134]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[135]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[136]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[137]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[138]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[139]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[140]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[141]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[142]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[143]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[144]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[145]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[146]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[147]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[148]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[149]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[150]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[151]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[152]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[153]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[154]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[155]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[156]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[157]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[158]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[159]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[160]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[161]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[162]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[163]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[164]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[165]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[166]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[167]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[168]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[169]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[170]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[171]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[172]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[173]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[174]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[175]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[176]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[177]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[178]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[179]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[180]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[181]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[182]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[183]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[184]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[185]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[186]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[187]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[188]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[189]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[190]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[191]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[192]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[193]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[194]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[195]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[196]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[197]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[198]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[199]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[200]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[201]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[202]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[203]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[204]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[205]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[206]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[207]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[208]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[209]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[210]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[211]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[212]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[213]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[214]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[215]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[216]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[217]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[218]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[219]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[220]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[221]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[222]                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[223]                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Source assignments for ut_top:u_ut_top|rx_tx_fsm:u_rx_tx_fsm ;
+--------------------------+---------+------+------------------+
; Assignment               ; Value   ; From ; To               ;
+--------------------------+---------+------+------------------+
; SAFE_STATE_MACHINE       ; on      ; -    ; state            ;
; STATE_MACHINE_PROCESSING ; ONE_HOT ; -    ; state            ;
+--------------------------+---------+------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe1                                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe139                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe140                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe141                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe142                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe143                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe144                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe145                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe146                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe147                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe148                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe149                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe150                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe151                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe152                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe153                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe154                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe155                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe156                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe157                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe158                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe159                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe160                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe161                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe162                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe163                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe164                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe165                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe166                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe167                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe168                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe169                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe170                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe171                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe172                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe173                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe174                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe175                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe176                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe177                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe178                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe179                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe180                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe181                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe182                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe183                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe184                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe185                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe186                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe187                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe188                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe189                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe190                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe191                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe192                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe193                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe194                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe195                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe196                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe197                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe198                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe199                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe2                                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe200                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe201                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe202                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe203                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe204                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe205                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe206                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe207                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe208                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe209                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe210                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe211                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe212                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe213                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe214                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe215                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe216                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe217                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe218                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe219                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe220                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe221                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe222                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe223                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe224                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe225                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe226                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe227                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe228                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe229                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe230                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe231                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe232                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe233                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe234                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe235                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe236                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe237                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe238                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe239                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe240                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe241                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe242                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe243                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe244                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe245                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe246                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe247                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe248                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe249                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe250                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe251                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe252                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe253                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe254                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe255                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe256                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe257                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe258                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe259                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe260                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe261                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe262                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe263                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe264                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe265                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe266                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe267                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe268                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe269                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe270                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe271                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe272                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe273                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe274                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe275                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe276                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe277                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe278                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe279                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe280                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe281                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe282                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe283                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe284                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe285                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe286                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe287                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe288                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe289                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe290                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe291                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe292                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe293                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe294                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe295                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe296                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe297                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe298                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe299                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe3                                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe300                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe301                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe302                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe303                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe304                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe305                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe306                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe307                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe308                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe309                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe310                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe311                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe312                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe313                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe314                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe315                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe316                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe317                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe318                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe319                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe320                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe321                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe322                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe323                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe324                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe325                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe326                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe327                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe328                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe329                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe330                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe331                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe332                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe333                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe334                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe335                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe336                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe337                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe338                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe339                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe340                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe341                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe342                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe343                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe344                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe345                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe346                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe347                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe348                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe349                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe350                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe351                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe352                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe353                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe354                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe355                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe356                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe357                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe358                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe359                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe360                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe361                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe362                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe363                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe364                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe365                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe366                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe367                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe368                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe369                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe370                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe371                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe372                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe373                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe374                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe375                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe376                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe377                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe378                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe379                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe380                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe381                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe382                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe383                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe384                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe385                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe386                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe387                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe388                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe389                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe390                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe391                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe392                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe393                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe394                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe395                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe396                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe397                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe398                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe399                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe4                                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe400                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe401                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe402                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe403                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe404                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe405                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe406                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe407                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe408                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe409                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe410                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe411                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe412                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe413                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe414                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe415                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe416                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe417                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe418                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe419                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe420                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe421                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe422                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe423                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe424                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe425                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe426                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe427                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe428                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe429                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe430                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe431                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe432                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe433                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe434                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe435                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe436                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe437                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe438                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe439                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe440                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe441                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe442                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe443                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe444                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe445                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe446                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe447                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe448                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe449                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe450                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe451                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe452                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe453                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe454                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe455                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe456                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe457                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe458                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe459                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe460                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe461                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe462                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe463                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe464                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe465                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe466                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe467                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe468                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe469                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe470                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe471                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe472                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe473                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe474                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe475                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe476                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe477                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe478                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe479                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe480                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe481                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe482                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe483                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe484                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe485                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe486                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe487                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe488                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe489                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe490                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe491                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe492                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe493                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe494                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe495                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe496                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe497                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe498                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe499                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe500                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe501                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe502                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe503                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe504                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe505                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe506                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe507                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe508                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe509                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe510                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe511                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe512                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe513                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe514                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe515                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe516                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe517                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe518                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe519                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe520                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe521                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe522                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe523                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe524                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe525                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe526                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe527                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe528                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe529                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe530                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe531                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe532                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe533                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe534                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe535                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe536                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe537                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe538                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe539                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe540                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe541                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe542                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe543                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe544                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe545                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe546                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe547                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe548                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe549                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe550                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe551                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe552                                                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_compress:u_video_compress ;
+---------------------------+-------+------+---------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                            ;
+---------------------------+-------+------+---------------------------------------------------------------+
; PRESERVE_REGISTER         ; on    ; -    ; en                                                            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; en                                                            ;
; PRESERVE_REGISTER         ; on    ; -    ; comp_data_out_rdy_buf                                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; comp_data_out_rdy_buf                                         ;
+---------------------------+-------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------+
; Source assignments for ut_top:u_ut_top|com_interface:u_com_interface ;
+---------------------------+-------+------+---------------------------+
; Assignment                ; Value ; From ; To                        ;
+---------------------------+-------+------+---------------------------+
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt[3]        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt[3]        ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt_r[0]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt_r[0]      ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt[2]        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt[2]        ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt[1]        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt[1]        ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt[0]        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt[0]        ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt[4]        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt[4]        ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt[5]        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt[5]        ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt[6]        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt[6]        ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt[7]        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt[7]        ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt[8]        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt[8]        ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt[9]        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt[9]        ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt[10]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt[10]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt[11]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt[11]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt[12]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt[12]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt[13]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt[13]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt[14]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt[14]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt[15]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt[15]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt[16]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt[16]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt[17]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt[17]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt[18]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt[18]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt[19]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt[19]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt[20]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt[20]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt[21]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt[21]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt[22]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt[22]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt[23]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt[23]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt[24]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt[24]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt[25]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt[25]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt[26]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt[26]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt[27]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt[27]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt[28]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt[28]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt[29]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt[29]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt[30]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt[30]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt[31]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt[31]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt[0]        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt[0]        ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt[1]        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt[1]        ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt[2]        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt[2]        ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt[3]        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt[3]        ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt[4]        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt[4]        ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt[5]        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt[5]        ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt[6]        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt[6]        ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt[7]        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt[7]        ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt[8]        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt[8]        ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt[9]        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt[9]        ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt[10]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt[10]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt[11]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt[11]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt[12]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt[12]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt[13]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt[13]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt[14]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt[14]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt[15]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt[15]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt[16]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt[16]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt[17]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt[17]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt[18]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt[18]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt[19]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt[19]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt[20]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt[20]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt[21]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt[21]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt[22]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt[22]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt[23]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt[23]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt[24]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt[24]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt[25]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt[25]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt[26]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt[26]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt[27]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt[27]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt[28]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt[28]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt[29]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt[29]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt[30]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt[30]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt[31]       ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt[31]       ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt_r[1]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt_r[1]      ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt_r[2]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt_r[2]      ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt_r[3]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt_r[3]      ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt_r[4]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt_r[4]      ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt_r[5]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt_r[5]      ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt_r[6]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt_r[6]      ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt_r[7]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt_r[7]      ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt_r[8]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt_r[8]      ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt_r[9]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt_r[9]      ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt_r[10]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt_r[10]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt_r[11]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt_r[11]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt_r[12]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt_r[12]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt_r[13]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt_r[13]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt_r[14]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt_r[14]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt_r[15]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt_r[15]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt_r[16]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt_r[16]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt_r[17]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt_r[17]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt_r[18]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt_r[18]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt_r[19]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt_r[19]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt_r[20]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt_r[20]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt_r[21]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt_r[21]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt_r[22]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt_r[22]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt_r[23]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt_r[23]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt_r[24]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt_r[24]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt_r[25]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt_r[25]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt_r[26]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt_r[26]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt_r[27]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt_r[27]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt_r[28]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt_r[28]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt_r[29]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt_r[29]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt_r[30]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt_r[30]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_y_encoder_cnt_r[31]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_y_encoder_cnt_r[31]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt_r[0]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt_r[0]      ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt_r[1]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt_r[1]      ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt_r[2]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt_r[2]      ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt_r[3]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt_r[3]      ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt_r[4]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt_r[4]      ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt_r[5]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt_r[5]      ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt_r[6]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt_r[6]      ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt_r[7]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt_r[7]      ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt_r[8]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt_r[8]      ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt_r[9]      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt_r[9]      ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt_r[10]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt_r[10]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt_r[11]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt_r[11]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt_r[12]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt_r[12]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt_r[13]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt_r[13]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt_r[14]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt_r[14]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt_r[15]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt_r[15]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt_r[16]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt_r[16]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt_r[17]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt_r[17]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt_r[18]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt_r[18]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt_r[19]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt_r[19]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt_r[20]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt_r[20]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt_r[21]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt_r[21]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt_r[22]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt_r[22]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt_r[23]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt_r[23]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt_r[24]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt_r[24]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt_r[25]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt_r[25]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt_r[26]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt_r[26]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt_r[27]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt_r[27]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt_r[28]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt_r[28]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt_r[29]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt_r[29]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt_r[30]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt_r[30]     ;
; PRESERVE_REGISTER         ; on    ; -    ; s_x_encoder_cnt_r[31]     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; s_x_encoder_cnt_r[31]     ;
+---------------------------+-------+------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ut_top:u_ut_top|sram:u_sram|g96k8bitram:a0|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ut_top:u_ut_top|sram:u_sram|g96k8bitram:a1|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ut_top:u_ut_top|sram:u_sram|g96k8bitram:b0|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ut_top:u_ut_top|sram:u_sram|g96k8bitram:b1|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel ;
+------------------------------+-------+------+----------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                 ;
+------------------------------+-------+------+----------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[63]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[63]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[62]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[62]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[61]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[61]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[60]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[60]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[59]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[59]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[58]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[58]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[57]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[57]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[56]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[56]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[55]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[55]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[54]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[54]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[53]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[53]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[52]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[52]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[51]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[51]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[50]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[50]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[49]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[49]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[48]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[48]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[47]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[47]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[46]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[46]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[45]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[45]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[44]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[44]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[43]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[43]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[42]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[42]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[41]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[41]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[40]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[40]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[39]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[39]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[38]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[38]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[37]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[37]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[36]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[36]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[35]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[35]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[34]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[34]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[33]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[33]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[32]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[32]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[31]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[31]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[30]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[30]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[29]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[29]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[28]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[28]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[27]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[27]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[26]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[26]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[25]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[25]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[24]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[24]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[23]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[23]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[22]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[22]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[21]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[21]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[20]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[20]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[19]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[19]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[18]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[18]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[17]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[17]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[16]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[16]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[15]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[15]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[14]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[14]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[13]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[13]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[12]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[12]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[11]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[11]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[10]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[10]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[9]                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[9]                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[8]                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[8]                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[7]                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[7]                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[6]                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[6]                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[5]                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[5]                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[4]                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[4]                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[3]                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[3]                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[2]                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[2]                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[1]                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[1]                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[0]                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[0]                                          ;
+------------------------------+-------+------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel ;
+------------------------------+-------+------+----------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                 ;
+------------------------------+-------+------+----------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[63]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[63]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[62]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[62]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[61]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[61]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[60]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[60]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[59]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[59]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[58]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[58]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[57]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[57]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[56]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[56]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[55]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[55]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[54]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[54]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[53]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[53]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[52]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[52]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[51]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[51]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[50]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[50]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[49]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[49]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[48]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[48]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[47]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[47]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[46]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[46]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[45]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[45]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[44]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[44]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[43]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[43]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[42]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[42]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[41]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[41]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[40]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[40]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[39]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[39]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[38]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[38]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[37]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[37]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[36]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[36]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[35]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[35]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[34]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[34]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[33]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[33]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[32]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[32]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[31]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[31]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[30]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[30]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[29]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[29]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[28]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[28]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[27]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[27]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[26]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[26]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[25]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[25]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[24]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[24]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[23]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[23]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[22]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[22]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[21]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[21]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[20]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[20]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[19]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[19]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[18]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[18]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[17]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[17]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[16]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[16]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[15]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[15]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[14]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[14]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[13]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[13]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[12]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[12]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[11]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[11]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[10]                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[10]                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[9]                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[9]                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[8]                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[8]                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[7]                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[7]                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[6]                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[6]                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[5]                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[5]                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[4]                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[4]                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[3]                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[3]                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[2]                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[2]                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[1]                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[1]                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; TX_SEL[0]                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; TX_SEL[0]                                          ;
+------------------------------+-------+------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|parallel_32add:sumbeam|parallel_add:parallel_add_component|par_add_tse:auto_generated ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe1                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe139                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe140                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe141                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe142                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe143                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe144                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe145                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe146                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe147                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe148                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe149                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe150                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe151                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe152                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe153                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe154                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe155                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe156                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe157                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe158                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe159                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe160                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe161                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe162                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe163                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe164                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe165                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe166                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe167                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe168                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe169                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe170                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe171                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe172                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe173                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe174                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe175                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe176                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe177                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe178                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe179                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe180                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe181                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe182                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe183                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe184                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe185                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe186                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe187                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe188                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe189                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe190                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe191                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe192                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe193                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe194                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe195                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe196                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe197                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe198                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe199                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe2                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe200                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe201                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe202                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe203                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe204                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe205                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe206                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe207                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe208                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe209                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe210                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe211                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe212                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe213                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe214                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe215                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe216                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe217                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe218                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe219                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe220                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe221                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe222                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe223                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe224                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe225                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe226                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe227                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe228                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe229                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe230                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe231                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe232                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe233                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe234                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe235                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe236                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe237                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe238                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe239                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe240                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe241                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe242                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe243                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe244                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe245                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe246                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe247                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe248                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe249                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe250                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe251                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe252                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe253                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe254                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe255                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe256                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe257                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe258                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe259                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe260                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe261                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe262                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe263                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe264                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe265                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe266                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe267                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe268                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe269                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe270                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe271                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe272                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe273                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe274                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe275                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe276                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe277                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe278                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe279                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe280                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe281                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe282                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe283                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe284                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe285                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe286                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe287                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe288                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe289                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe290                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe291                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe292                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe293                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe294                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe295                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe296                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe297                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe298                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe299                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe3                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe300                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe301                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe302                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe303                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe304                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe305                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe306                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe307                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe308                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe309                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe310                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe311                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe312                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe313                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe314                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe315                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe316                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe317                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe318                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe319                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe320                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe321                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe322                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe323                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe324                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe325                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe326                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe327                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe328                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe329                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe330                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe331                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe332                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe333                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe334                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe335                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe336                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe337                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe338                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe339                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe340                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe341                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe342                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe343                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe344                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe345                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe346                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe347                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe348                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe349                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe350                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe351                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe352                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe353                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe354                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe355                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe356                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe357                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe358                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe359                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe360                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe361                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe362                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe363                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe364                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe365                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe366                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe367                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe368                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe369                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe370                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe371                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe372                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe373                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe374                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe375                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe376                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe377                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe378                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe379                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe380                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe381                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe382                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe383                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe384                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe385                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe386                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe387                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe388                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe389                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe390                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe391                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe392                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe393                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe394                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe395                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe396                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe397                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe398                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe399                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe4                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe400                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe401                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe402                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe403                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe404                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe405                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe406                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe407                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe408                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe409                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe410                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe411                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe412                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe413                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe414                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe415                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe416                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe417                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe418                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe419                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe420                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe421                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe422                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe423                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe424                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe425                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe426                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe427                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe428                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe429                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe430                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe431                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe432                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe433                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe434                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe435                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe436                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe437                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe438                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe439                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe440                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe441                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe442                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe443                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe444                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe445                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe446                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe447                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe448                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe449                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe450                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe451                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe452                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe453                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe454                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe455                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe456                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe457                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe458                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe459                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe460                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe461                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe462                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe463                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe464                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe465                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe466                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe467                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe468                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe469                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe470                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_qc21:auto_generated|altsyncram_nh91:altsyncram4 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_rc21:auto_generated|altsyncram_mh91:altsyncram5 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_pc21:auto_generated|altsyncram_lh91:altsyncram5 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_nc21:auto_generated|altsyncram_fh91:altsyncram4 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ut_top:u_ut_top|ut_data_control:u_ut_data_control|average_ram:u_average_ram|altshift_taps:average_rdy_rtl_0|shift_taps_0ou:auto_generated|altsyncram_nk91:altsyncram4 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_pc21:auto_generated|altsyncram_lh91:altsyncram5 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: osc_100_200_40m:u_osc_100_200_40m|osc_100_200_40m_0002:osc_100_200_40m_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                             ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                           ;
; fractional_vco_multiplier            ; false                  ; String                                                                           ;
; pll_type                             ; General                ; String                                                                           ;
; pll_subtype                          ; General                ; String                                                                           ;
; number_of_clocks                     ; 3                      ; Signed Integer                                                                   ;
; operation_mode                       ; direct                 ; String                                                                           ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                   ;
; data_rate                            ; 0                      ; Signed Integer                                                                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                   ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                                                           ;
; phase_shift0                         ; 0 ps                   ; String                                                                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency1              ; 200.000000 MHz         ; String                                                                           ;
; phase_shift1                         ; 0 ps                   ; String                                                                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency2              ; 40.000000 MHz          ; String                                                                           ;
; phase_shift2                         ; 0 ps                   ; String                                                                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                           ;
; phase_shift3                         ; 0 ps                   ; String                                                                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                           ;
; phase_shift4                         ; 0 ps                   ; String                                                                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                           ;
; phase_shift5                         ; 0 ps                   ; String                                                                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                           ;
; phase_shift6                         ; 0 ps                   ; String                                                                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                           ;
; phase_shift7                         ; 0 ps                   ; String                                                                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                           ;
; phase_shift8                         ; 0 ps                   ; String                                                                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                           ;
; phase_shift9                         ; 0 ps                   ; String                                                                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                           ;
; phase_shift10                        ; 0 ps                   ; String                                                                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                           ;
; phase_shift11                        ; 0 ps                   ; String                                                                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                           ;
; phase_shift12                        ; 0 ps                   ; String                                                                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                           ;
; phase_shift13                        ; 0 ps                   ; String                                                                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                           ;
; phase_shift14                        ; 0 ps                   ; String                                                                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                           ;
; phase_shift15                        ; 0 ps                   ; String                                                                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                           ;
; phase_shift16                        ; 0 ps                   ; String                                                                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                           ;
; phase_shift17                        ; 0 ps                   ; String                                                                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                   ;
; clock_name_0                         ;                        ; String                                                                           ;
; clock_name_1                         ;                        ; String                                                                           ;
; clock_name_2                         ;                        ; String                                                                           ;
; clock_name_3                         ;                        ; String                                                                           ;
; clock_name_4                         ;                        ; String                                                                           ;
; clock_name_5                         ;                        ; String                                                                           ;
; clock_name_6                         ;                        ; String                                                                           ;
; clock_name_7                         ;                        ; String                                                                           ;
; clock_name_8                         ;                        ; String                                                                           ;
; clock_name_global_0                  ; false                  ; String                                                                           ;
; clock_name_global_1                  ; false                  ; String                                                                           ;
; clock_name_global_2                  ; false                  ; String                                                                           ;
; clock_name_global_3                  ; false                  ; String                                                                           ;
; clock_name_global_4                  ; false                  ; String                                                                           ;
; clock_name_global_5                  ; false                  ; String                                                                           ;
; clock_name_global_6                  ; false                  ; String                                                                           ;
; clock_name_global_7                  ; false                  ; String                                                                           ;
; clock_name_global_8                  ; false                  ; String                                                                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                   ;
; m_cnt_bypass_en                      ; false                  ; String                                                                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                   ;
; n_cnt_bypass_en                      ; false                  ; String                                                                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                   ;
; pll_slf_rst                          ; false                  ; String                                                                           ;
; pll_bw_sel                           ; low                    ; String                                                                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                           ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                           ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reset_gen:u_reset_gen  ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; one_ms         ; 00000101111101011110000100000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: run_led:u_run_led ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; RUN_CNT        ; 10000000 ; Signed Integer                     ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: advca_driver:u_advca_driver|reset_gen:u_reset_gen ;
+----------------+----------------------------------+--------------------------------------------+
; Parameter Name ; Value                            ; Type                                       ;
+----------------+----------------------------------+--------------------------------------------+
; one_ms         ; 00000101111101011110000100000000 ; Unsigned Binary                            ;
+----------------+----------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: advca_driver:u_advca_driver|ad_spi_bus:u_ad_spi_bus ;
+----------------+---------+-----------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                  ;
+----------------+---------+-----------------------------------------------------------------------+
; CS_IDLE        ; 0000000 ; Unsigned Binary                                                       ;
; CS_CS_EN       ; 0000001 ; Unsigned Binary                                                       ;
; CS_ADDRESS     ; 0000010 ; Unsigned Binary                                                       ;
; CS_WR_DATAH    ; 0000100 ; Unsigned Binary                                                       ;
; CS_WR_DATAL    ; 0001000 ; Unsigned Binary                                                       ;
; CS_RD_DATA     ; 0010000 ; Unsigned Binary                                                       ;
; CS_CS_DIS      ; 0100000 ; Unsigned Binary                                                       ;
; CS_WAIT        ; 1000000 ; Unsigned Binary                                                       ;
+----------------+---------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus ;
+----------------+---------+-------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                    ;
+----------------+---------+-------------------------------------------------------------------------+
; CS_IDLE        ; 0000000 ; Unsigned Binary                                                         ;
; CS_CS_EN       ; 0000001 ; Unsigned Binary                                                         ;
; CS_ADDRESS     ; 0000010 ; Unsigned Binary                                                         ;
; CS_WR_DATAH    ; 0000100 ; Unsigned Binary                                                         ;
; CS_WR_DATAL    ; 0001000 ; Unsigned Binary                                                         ;
; CS_RD_DATA     ; 0010000 ; Unsigned Binary                                                         ;
; CS_CS_DIS      ; 0100000 ; Unsigned Binary                                                         ;
; CS_WAIT        ; 1000000 ; Unsigned Binary                                                         ;
+----------------+---------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_1024_FocusLaw:ram_1024_focuslaw_inst|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                                                                 ;
+------------------------------------+-----------------------------+------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                                                                       ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                   ; Untyped                                                                                              ;
; WIDTH_A                            ; 32                          ; Signed Integer                                                                                       ;
; WIDTHAD_A                          ; 17                          ; Signed Integer                                                                                       ;
; NUMWORDS_A                         ; 81920                       ; Signed Integer                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                                                                              ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                                                                              ;
; WIDTH_B                            ; 32                          ; Signed Integer                                                                                       ;
; WIDTHAD_B                          ; 17                          ; Signed Integer                                                                                       ;
; NUMWORDS_B                         ; 81920                       ; Signed Integer                                                                                       ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                      ; Untyped                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                                                                              ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                           ; Signed Integer                                                                                       ;
; RAM_BLOCK_TYPE                     ; M10K                        ; Untyped                                                                                              ;
; BYTE_SIZE                          ; 8                           ; Signed Integer                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                                                              ;
; INIT_FILE                          ; ../CORE/ut_core/ram_m9k.mif ; Untyped                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                           ; Signed Integer                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                      ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                      ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                                                                              ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                           ; Signed Integer                                                                                       ;
; DEVICE_FAMILY                      ; Arria V                     ; Untyped                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_ja24             ; Untyped                                                                                              ;
+------------------------------------+-----------------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_GROUP:ram_group_inst|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                                               ;
+------------------------------------+-------------------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT                     ; Untyped                                                                            ;
; WIDTH_A                            ; 32                            ; Signed Integer                                                                     ;
; WIDTHAD_A                          ; 9                             ; Signed Integer                                                                     ;
; NUMWORDS_A                         ; 512                           ; Signed Integer                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                                                            ;
; WIDTH_B                            ; 32                            ; Signed Integer                                                                     ;
; WIDTHAD_B                          ; 9                             ; Signed Integer                                                                     ;
; NUMWORDS_B                         ; 512                           ; Signed Integer                                                                     ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                        ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                             ; Signed Integer                                                                     ;
; RAM_BLOCK_TYPE                     ; M10K                          ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                             ; Signed Integer                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                            ;
; INIT_FILE                          ; ../CORE/ut_core/ram_group.mif ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                             ; Signed Integer                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                        ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                        ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                             ; Signed Integer                                                                     ;
; DEVICE_FAMILY                      ; Arria V                       ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_p924               ; Untyped                                                                            ;
+------------------------------------+-------------------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                                             ;
+------------------------------------+-----------------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT                   ; Untyped                                                                          ;
; WIDTH_A                            ; 32                          ; Signed Integer                                                                   ;
; WIDTHAD_A                          ; 6                           ; Signed Integer                                                                   ;
; NUMWORDS_A                         ; 64                          ; Signed Integer                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                                                          ;
; WIDTH_B                            ; 32                          ; Signed Integer                                                                   ;
; WIDTHAD_B                          ; 6                           ; Signed Integer                                                                   ;
; NUMWORDS_B                         ; 64                          ; Signed Integer                                                                   ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0                      ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                           ; Signed Integer                                                                   ;
; RAM_BLOCK_TYPE                     ; M10K                        ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                           ; Signed Integer                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                                          ;
; INIT_FILE                          ; ../CORE/ut_core/ram_tcg.mif ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                           ; Signed Integer                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                      ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                           ; Signed Integer                                                                   ;
; DEVICE_FAMILY                      ; Arria V                     ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_8v14             ; Untyped                                                                          ;
+------------------------------------+-----------------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_FIR_COE:ram_fir_coe_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                                                 ;
+------------------------------------+---------------------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                       ; Untyped                                                                              ;
; WIDTH_A                            ; 16                              ; Signed Integer                                                                       ;
; WIDTHAD_A                          ; 10                              ; Signed Integer                                                                       ;
; NUMWORDS_A                         ; 1024                            ; Signed Integer                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                                              ;
; WIDTH_B                            ; 16                              ; Signed Integer                                                                       ;
; WIDTHAD_B                          ; 10                              ; Signed Integer                                                                       ;
; NUMWORDS_B                         ; 1024                            ; Signed Integer                                                                       ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                          ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                               ; Signed Integer                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                               ; Signed Integer                                                                       ;
; RAM_BLOCK_TYPE                     ; M10K                            ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                               ; Signed Integer                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                              ;
; INIT_FILE                          ; ../CORE/ut_core/ram_fir_coe.mif ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                               ; Signed Integer                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                          ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                          ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                          ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                               ; Signed Integer                                                                       ;
; DEVICE_FAMILY                      ; Arria V                         ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_lk24                 ; Untyped                                                                              ;
+------------------------------------+---------------------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_GL0BAL_REG:ram_gl0bal_reg_inst|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                              ; Type                                                                                    ;
+------------------------------------+------------------------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT                          ; Untyped                                                                                 ;
; WIDTH_A                            ; 32                                 ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 5                                  ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 32                                 ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                                                                                 ;
; WIDTH_B                            ; 32                                 ; Signed Integer                                                                          ;
; WIDTHAD_B                          ; 5                                  ; Signed Integer                                                                          ;
; NUMWORDS_B                         ; 32                                 ; Signed Integer                                                                          ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0                             ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Signed Integer                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                                  ; Signed Integer                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                                                 ;
; INIT_FILE                          ; ../CORE/ut_core/ram_global_reg.mif ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                                  ; Signed Integer                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                             ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                             ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                             ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Signed Integer                                                                          ;
; DEVICE_FAMILY                      ; Arria V                            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_cp24                    ; Untyped                                                                                 ;
+------------------------------------+------------------------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: config_explain:u_config_explain|source_command:u_source_command ;
+------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                              ;
+------------------+-------+-----------------------------------------------------------------------------------+
; num_of_focus_law ; 10    ; Signed Integer                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                               ;
+------------------------+----------------+------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 28             ; Signed Integer                                                                     ;
; LPM_WIDTHD             ; 28             ; Signed Integer                                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                            ;
; LPM_PIPELINE           ; 8              ; Signed Integer                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                            ;
; CBXI_PARAMETER         ; lpm_divide_tir ; Untyped                                                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                     ;
+------------------------+----------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ut_top:u_ut_top|state_cfg:u_state_cfg ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; fsm_d_cnt_set  ; 511   ; Signed Integer                                            ;
; fsm_d_cnt0     ; 123   ; Signed Integer                                            ;
; fsm_d_pa_cnt   ; 120   ; Signed Integer                                            ;
; fsm_d_ut_cnt   ; 230   ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                              ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; width                  ; 20          ; Signed Integer                                                                                                                                    ;
; size                   ; 39          ; Signed Integer                                                                                                                                    ;
; WIDTHR                 ; 26          ; Signed Integer                                                                                                                                    ;
; SHIFT                  ; 0           ; Signed Integer                                                                                                                                    ;
; REPRESENTATION         ; UNSIGNED    ; Untyped                                                                                                                                           ;
; PIPELINE               ; 1           ; Signed Integer                                                                                                                                    ;
; MSW_SUBTRACT           ; NO          ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY          ; Arria V     ; Untyped                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER         ; par_add_64f ; Untyped                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                    ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ut_top:u_ut_top|sram:u_sram|g96k8bitram:a0|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                 ;
+------------------------------------+-----------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT                   ; Untyped                                              ;
; WIDTH_A                            ; 8                           ; Signed Integer                                       ;
; WIDTHAD_A                          ; 17                          ; Signed Integer                                       ;
; NUMWORDS_A                         ; 100000                      ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                              ;
; WIDTH_B                            ; 8                           ; Signed Integer                                       ;
; WIDTHAD_B                          ; 17                          ; Signed Integer                                       ;
; NUMWORDS_B                         ; 100000                      ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                           ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; M10K                        ; Untyped                                              ;
; BYTE_SIZE                          ; 8                           ; Signed Integer                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                              ;
; INIT_FILE                          ; ../CORE/ut_core/ram_m9k.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                           ; Signed Integer                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                      ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                           ; Signed Integer                                       ;
; DEVICE_FAMILY                      ; Arria V                     ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_hs24             ; Untyped                                              ;
+------------------------------------+-----------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ut_top:u_ut_top|sram:u_sram|g96k8bitram:a1|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                 ;
+------------------------------------+-----------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT                   ; Untyped                                              ;
; WIDTH_A                            ; 8                           ; Signed Integer                                       ;
; WIDTHAD_A                          ; 17                          ; Signed Integer                                       ;
; NUMWORDS_A                         ; 100000                      ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                              ;
; WIDTH_B                            ; 8                           ; Signed Integer                                       ;
; WIDTHAD_B                          ; 17                          ; Signed Integer                                       ;
; NUMWORDS_B                         ; 100000                      ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                           ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; M10K                        ; Untyped                                              ;
; BYTE_SIZE                          ; 8                           ; Signed Integer                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                              ;
; INIT_FILE                          ; ../CORE/ut_core/ram_m9k.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                           ; Signed Integer                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                      ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                           ; Signed Integer                                       ;
; DEVICE_FAMILY                      ; Arria V                     ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_hs24             ; Untyped                                              ;
+------------------------------------+-----------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ut_top:u_ut_top|sram:u_sram|g96k8bitram:b0|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                 ;
+------------------------------------+-----------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT                   ; Untyped                                              ;
; WIDTH_A                            ; 8                           ; Signed Integer                                       ;
; WIDTHAD_A                          ; 17                          ; Signed Integer                                       ;
; NUMWORDS_A                         ; 100000                      ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                              ;
; WIDTH_B                            ; 8                           ; Signed Integer                                       ;
; WIDTHAD_B                          ; 17                          ; Signed Integer                                       ;
; NUMWORDS_B                         ; 100000                      ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                           ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; M10K                        ; Untyped                                              ;
; BYTE_SIZE                          ; 8                           ; Signed Integer                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                              ;
; INIT_FILE                          ; ../CORE/ut_core/ram_m9k.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                           ; Signed Integer                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                      ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                           ; Signed Integer                                       ;
; DEVICE_FAMILY                      ; Arria V                     ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_hs24             ; Untyped                                              ;
+------------------------------------+-----------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ut_top:u_ut_top|sram:u_sram|g96k8bitram:b1|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                 ;
+------------------------------------+-----------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT                   ; Untyped                                              ;
; WIDTH_A                            ; 8                           ; Signed Integer                                       ;
; WIDTHAD_A                          ; 17                          ; Signed Integer                                       ;
; NUMWORDS_A                         ; 100000                      ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                              ;
; WIDTH_B                            ; 8                           ; Signed Integer                                       ;
; WIDTHAD_B                          ; 17                          ; Signed Integer                                       ;
; NUMWORDS_B                         ; 100000                      ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                           ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; M10K                        ; Untyped                                              ;
; BYTE_SIZE                          ; 8                           ; Signed Integer                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                              ;
; INIT_FILE                          ; ../CORE/ut_core/ram_m9k.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                           ; Signed Integer                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                      ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                           ; Signed Integer                                       ;
; DEVICE_FAMILY                      ; Arria V                     ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_hs24             ; Untyped                                              ;
+------------------------------------+-----------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|parallel_32add:sumbeam|parallel_add:parallel_add_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; width                  ; 10          ; Signed Integer                                                                                                   ;
; size                   ; 32          ; Signed Integer                                                                                                   ;
; WIDTHR                 ; 15          ; Signed Integer                                                                                                   ;
; SHIFT                  ; 0           ; Signed Integer                                                                                                   ;
; REPRESENTATION         ; SIGNED      ; Untyped                                                                                                          ;
; PIPELINE               ; 5           ; Signed Integer                                                                                                   ;
; MSW_SUBTRACT           ; NO          ; Untyped                                                                                                          ;
; DEVICE_FAMILY          ; Arria V     ; Untyped                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                          ;
; CBXI_PARAMETER         ; par_add_tse ; Untyped                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                   ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|gain_control_mul:gmul|lpm_mult:lpm_mult_component ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                               ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                     ;
; LPM_WIDTHA                                     ; 15       ; Signed Integer                                                                     ;
; LPM_WIDTHB                                     ; 13       ; Signed Integer                                                                     ;
; LPM_WIDTHP                                     ; 28       ; Signed Integer                                                                     ;
; LPM_WIDTHR                                     ; 0        ; Untyped                                                                            ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                            ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                            ;
; LPM_PIPELINE                                   ; 2        ; Signed Integer                                                                     ;
; LATENCY                                        ; 0        ; Untyped                                                                            ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                            ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                            ;
; USE_EAB                                        ; OFF      ; Untyped                                                                            ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                                            ;
; DEVICE_FAMILY                                  ; Arria V  ; Untyped                                                                            ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                            ;
; CBXI_PARAMETER                                 ; mult_3oo ; Untyped                                                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                            ;
+------------------------------------------------+----------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|altdpram:ram_adc_fifoa_rtl_0 ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                         ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                      ;
; WIDTH                               ; 10           ; Untyped                                                                                      ;
; WIDTHAD                             ; 10           ; Untyped                                                                                      ;
; NUMWORDS                            ; 1024         ; Untyped                                                                                      ;
; FILE                                ; UNUSED       ; Untyped                                                                                      ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                      ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                      ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                      ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                      ;
; OUTDATA_ACLR                        ; ON           ; Untyped                                                                                      ;
; OUTDATA_SCLR                        ; ON           ; Untyped                                                                                      ;
; USE_EAB                             ; ON           ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                      ;
; DEVICE_FAMILY                       ; Arria V      ; Untyped                                                                                      ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                      ;
; INTENDED_DEVICE_FAMILY              ; Stratix      ; Untyped                                                                                      ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                      ; LUTRAM       ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                      ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                      ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                                                                                      ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                      ;
; CBXI_PARAMETER                      ; dpram_nvo1   ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                               ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|altdpram:ram_adc_fifoa_rtl_0 ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                         ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                      ;
; WIDTH                               ; 10           ; Untyped                                                                                      ;
; WIDTHAD                             ; 10           ; Untyped                                                                                      ;
; NUMWORDS                            ; 1024         ; Untyped                                                                                      ;
; FILE                                ; UNUSED       ; Untyped                                                                                      ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                      ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                      ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                      ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                      ;
; OUTDATA_ACLR                        ; ON           ; Untyped                                                                                      ;
; OUTDATA_SCLR                        ; ON           ; Untyped                                                                                      ;
; USE_EAB                             ; ON           ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                      ;
; DEVICE_FAMILY                       ; Arria V      ; Untyped                                                                                      ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                      ;
; INTENDED_DEVICE_FAMILY              ; Stratix      ; Untyped                                                                                      ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                      ; LUTRAM       ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                      ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                      ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                                                                                      ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                      ;
; CBXI_PARAMETER                      ; dpram_nvo1   ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                               ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch29|altdpram:ram_adc_fifoa_rtl_0 ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                         ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                      ;
; WIDTH                               ; 10           ; Untyped                                                                                      ;
; WIDTHAD                             ; 10           ; Untyped                                                                                      ;
; NUMWORDS                            ; 1024         ; Untyped                                                                                      ;
; FILE                                ; UNUSED       ; Untyped                                                                                      ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                      ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                      ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                      ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                      ;
; OUTDATA_ACLR                        ; ON           ; Untyped                                                                                      ;
; OUTDATA_SCLR                        ; ON           ; Untyped                                                                                      ;
; USE_EAB                             ; ON           ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                      ;
; DEVICE_FAMILY                       ; Arria V      ; Untyped                                                                                      ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                      ;
; INTENDED_DEVICE_FAMILY              ; Stratix      ; Untyped                                                                                      ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                      ; LUTRAM       ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                      ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                      ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                                                                                      ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                      ;
; CBXI_PARAMETER                      ; dpram_nvo1   ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                               ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch28|altdpram:ram_adc_fifoa_rtl_0 ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                         ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                      ;
; WIDTH                               ; 10           ; Untyped                                                                                      ;
; WIDTHAD                             ; 10           ; Untyped                                                                                      ;
; NUMWORDS                            ; 1024         ; Untyped                                                                                      ;
; FILE                                ; UNUSED       ; Untyped                                                                                      ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                      ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                      ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                      ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                      ;
; OUTDATA_ACLR                        ; ON           ; Untyped                                                                                      ;
; OUTDATA_SCLR                        ; ON           ; Untyped                                                                                      ;
; USE_EAB                             ; ON           ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                      ;
; DEVICE_FAMILY                       ; Arria V      ; Untyped                                                                                      ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                      ;
; INTENDED_DEVICE_FAMILY              ; Stratix      ; Untyped                                                                                      ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                      ; LUTRAM       ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                      ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                      ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                                                                                      ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                      ;
; CBXI_PARAMETER                      ; dpram_nvo1   ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                               ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|altdpram:ram_adc_fifoa_rtl_0 ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                         ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                      ;
; WIDTH                               ; 10           ; Untyped                                                                                      ;
; WIDTHAD                             ; 10           ; Untyped                                                                                      ;
; NUMWORDS                            ; 1024         ; Untyped                                                                                      ;
; FILE                                ; UNUSED       ; Untyped                                                                                      ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                      ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                      ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                      ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                      ;
; OUTDATA_ACLR                        ; ON           ; Untyped                                                                                      ;
; OUTDATA_SCLR                        ; ON           ; Untyped                                                                                      ;
; USE_EAB                             ; ON           ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                      ;
; DEVICE_FAMILY                       ; Arria V      ; Untyped                                                                                      ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                      ;
; INTENDED_DEVICE_FAMILY              ; Stratix      ; Untyped                                                                                      ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                      ; LUTRAM       ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                      ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                      ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                                                                                      ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                      ;
; CBXI_PARAMETER                      ; dpram_nvo1   ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                               ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|altdpram:ram_adc_fifoa_rtl_0 ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                         ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                      ;
; WIDTH                               ; 10           ; Untyped                                                                                      ;
; WIDTHAD                             ; 10           ; Untyped                                                                                      ;
; NUMWORDS                            ; 1024         ; Untyped                                                                                      ;
; FILE                                ; UNUSED       ; Untyped                                                                                      ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                      ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                      ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                      ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                      ;
; OUTDATA_ACLR                        ; ON           ; Untyped                                                                                      ;
; OUTDATA_SCLR                        ; ON           ; Untyped                                                                                      ;
; USE_EAB                             ; ON           ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                      ;
; DEVICE_FAMILY                       ; Arria V      ; Untyped                                                                                      ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                      ;
; INTENDED_DEVICE_FAMILY              ; Stratix      ; Untyped                                                                                      ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                      ; LUTRAM       ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                      ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                      ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                                                                                      ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                      ;
; CBXI_PARAMETER                      ; dpram_nvo1   ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                               ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch25|altdpram:ram_adc_fifoa_rtl_0 ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                         ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                      ;
; WIDTH                               ; 10           ; Untyped                                                                                      ;
; WIDTHAD                             ; 10           ; Untyped                                                                                      ;
; NUMWORDS                            ; 1024         ; Untyped                                                                                      ;
; FILE                                ; UNUSED       ; Untyped                                                                                      ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                      ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                      ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                      ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                      ;
; OUTDATA_ACLR                        ; ON           ; Untyped                                                                                      ;
; OUTDATA_SCLR                        ; ON           ; Untyped                                                                                      ;
; USE_EAB                             ; ON           ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                      ;
; DEVICE_FAMILY                       ; Arria V      ; Untyped                                                                                      ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                      ;
; INTENDED_DEVICE_FAMILY              ; Stratix      ; Untyped                                                                                      ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                      ; LUTRAM       ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                      ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                      ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                                                                                      ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                      ;
; CBXI_PARAMETER                      ; dpram_nvo1   ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                               ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch22|altdpram:ram_adc_fifoa_rtl_0 ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                         ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                      ;
; WIDTH                               ; 10           ; Untyped                                                                                      ;
; WIDTHAD                             ; 10           ; Untyped                                                                                      ;
; NUMWORDS                            ; 1024         ; Untyped                                                                                      ;
; FILE                                ; UNUSED       ; Untyped                                                                                      ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                      ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                      ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                      ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                      ;
; OUTDATA_ACLR                        ; ON           ; Untyped                                                                                      ;
; OUTDATA_SCLR                        ; ON           ; Untyped                                                                                      ;
; USE_EAB                             ; ON           ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                      ;
; DEVICE_FAMILY                       ; Arria V      ; Untyped                                                                                      ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                      ;
; INTENDED_DEVICE_FAMILY              ; Stratix      ; Untyped                                                                                      ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                      ; LUTRAM       ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                      ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                      ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                                                                                      ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                      ;
; CBXI_PARAMETER                      ; dpram_nvo1   ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                               ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|altdpram:ram_adc_fifoa_rtl_0 ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                         ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                      ;
; WIDTH                               ; 10           ; Untyped                                                                                      ;
; WIDTHAD                             ; 10           ; Untyped                                                                                      ;
; NUMWORDS                            ; 1024         ; Untyped                                                                                      ;
; FILE                                ; UNUSED       ; Untyped                                                                                      ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                      ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                      ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                      ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                      ;
; OUTDATA_ACLR                        ; ON           ; Untyped                                                                                      ;
; OUTDATA_SCLR                        ; ON           ; Untyped                                                                                      ;
; USE_EAB                             ; ON           ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                      ;
; DEVICE_FAMILY                       ; Arria V      ; Untyped                                                                                      ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                      ;
; INTENDED_DEVICE_FAMILY              ; Stratix      ; Untyped                                                                                      ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                      ; LUTRAM       ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                      ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                      ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                                                                                      ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                      ;
; CBXI_PARAMETER                      ; dpram_nvo1   ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                               ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch17|altdpram:ram_adc_fifoa_rtl_0 ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                         ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                      ;
; WIDTH                               ; 10           ; Untyped                                                                                      ;
; WIDTHAD                             ; 10           ; Untyped                                                                                      ;
; NUMWORDS                            ; 1024         ; Untyped                                                                                      ;
; FILE                                ; UNUSED       ; Untyped                                                                                      ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                      ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                      ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                      ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                      ;
; OUTDATA_ACLR                        ; ON           ; Untyped                                                                                      ;
; OUTDATA_SCLR                        ; ON           ; Untyped                                                                                      ;
; USE_EAB                             ; ON           ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                      ;
; DEVICE_FAMILY                       ; Arria V      ; Untyped                                                                                      ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                      ;
; INTENDED_DEVICE_FAMILY              ; Stratix      ; Untyped                                                                                      ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                      ; LUTRAM       ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                      ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                      ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                                                                                      ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                      ;
; CBXI_PARAMETER                      ; dpram_nvo1   ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                               ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch16|altdpram:ram_adc_fifoa_rtl_0 ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                         ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                      ;
; WIDTH                               ; 10           ; Untyped                                                                                      ;
; WIDTHAD                             ; 10           ; Untyped                                                                                      ;
; NUMWORDS                            ; 1024         ; Untyped                                                                                      ;
; FILE                                ; UNUSED       ; Untyped                                                                                      ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                      ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                      ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                      ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                      ;
; OUTDATA_ACLR                        ; ON           ; Untyped                                                                                      ;
; OUTDATA_SCLR                        ; ON           ; Untyped                                                                                      ;
; USE_EAB                             ; ON           ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                      ;
; DEVICE_FAMILY                       ; Arria V      ; Untyped                                                                                      ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                      ;
; INTENDED_DEVICE_FAMILY              ; Stratix      ; Untyped                                                                                      ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                      ; LUTRAM       ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                      ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                      ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                                                                                      ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                      ;
; CBXI_PARAMETER                      ; dpram_nvo1   ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                               ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch15|altdpram:ram_adc_fifoa_rtl_0 ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                         ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                      ;
; WIDTH                               ; 10           ; Untyped                                                                                      ;
; WIDTHAD                             ; 10           ; Untyped                                                                                      ;
; NUMWORDS                            ; 1024         ; Untyped                                                                                      ;
; FILE                                ; UNUSED       ; Untyped                                                                                      ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                      ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                      ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                      ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                      ;
; OUTDATA_ACLR                        ; ON           ; Untyped                                                                                      ;
; OUTDATA_SCLR                        ; ON           ; Untyped                                                                                      ;
; USE_EAB                             ; ON           ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                      ;
; DEVICE_FAMILY                       ; Arria V      ; Untyped                                                                                      ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                      ;
; INTENDED_DEVICE_FAMILY              ; Stratix      ; Untyped                                                                                      ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                      ; LUTRAM       ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                      ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                      ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                                                                                      ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                      ;
; CBXI_PARAMETER                      ; dpram_nvo1   ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                               ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|altdpram:ram_adc_fifoa_rtl_0 ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                         ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                      ;
; WIDTH                               ; 10           ; Untyped                                                                                      ;
; WIDTHAD                             ; 10           ; Untyped                                                                                      ;
; NUMWORDS                            ; 1024         ; Untyped                                                                                      ;
; FILE                                ; UNUSED       ; Untyped                                                                                      ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                      ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                      ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                      ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                      ;
; OUTDATA_ACLR                        ; ON           ; Untyped                                                                                      ;
; OUTDATA_SCLR                        ; ON           ; Untyped                                                                                      ;
; USE_EAB                             ; ON           ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                      ;
; DEVICE_FAMILY                       ; Arria V      ; Untyped                                                                                      ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                      ;
; INTENDED_DEVICE_FAMILY              ; Stratix      ; Untyped                                                                                      ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                      ; LUTRAM       ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                      ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                      ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                                                                                      ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                      ;
; CBXI_PARAMETER                      ; dpram_nvo1   ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                               ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|altdpram:ram_adc_fifoa_rtl_0 ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                         ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                      ;
; WIDTH                               ; 10           ; Untyped                                                                                      ;
; WIDTHAD                             ; 10           ; Untyped                                                                                      ;
; NUMWORDS                            ; 1024         ; Untyped                                                                                      ;
; FILE                                ; UNUSED       ; Untyped                                                                                      ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                      ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                      ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                      ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                      ;
; OUTDATA_ACLR                        ; ON           ; Untyped                                                                                      ;
; OUTDATA_SCLR                        ; ON           ; Untyped                                                                                      ;
; USE_EAB                             ; ON           ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                      ;
; DEVICE_FAMILY                       ; Arria V      ; Untyped                                                                                      ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                      ;
; INTENDED_DEVICE_FAMILY              ; Stratix      ; Untyped                                                                                      ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                      ; LUTRAM       ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                      ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                      ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                                                                                      ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                      ;
; CBXI_PARAMETER                      ; dpram_nvo1   ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                               ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|altdpram:ram_adc_fifoa_rtl_0 ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                         ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                      ;
; WIDTH                               ; 10           ; Untyped                                                                                      ;
; WIDTHAD                             ; 10           ; Untyped                                                                                      ;
; NUMWORDS                            ; 1024         ; Untyped                                                                                      ;
; FILE                                ; UNUSED       ; Untyped                                                                                      ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                      ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                      ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                      ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                      ;
; OUTDATA_ACLR                        ; ON           ; Untyped                                                                                      ;
; OUTDATA_SCLR                        ; ON           ; Untyped                                                                                      ;
; USE_EAB                             ; ON           ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                      ;
; DEVICE_FAMILY                       ; Arria V      ; Untyped                                                                                      ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                      ;
; INTENDED_DEVICE_FAMILY              ; Stratix      ; Untyped                                                                                      ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                      ; LUTRAM       ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                      ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                      ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                                                                                      ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                      ;
; CBXI_PARAMETER                      ; dpram_nvo1   ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                               ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|altdpram:ram_adc_fifoa_rtl_0 ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                         ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                      ;
; WIDTH                               ; 10           ; Untyped                                                                                      ;
; WIDTHAD                             ; 10           ; Untyped                                                                                      ;
; NUMWORDS                            ; 1024         ; Untyped                                                                                      ;
; FILE                                ; UNUSED       ; Untyped                                                                                      ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                      ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                      ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                      ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                      ;
; OUTDATA_ACLR                        ; ON           ; Untyped                                                                                      ;
; OUTDATA_SCLR                        ; ON           ; Untyped                                                                                      ;
; USE_EAB                             ; ON           ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                      ;
; DEVICE_FAMILY                       ; Arria V      ; Untyped                                                                                      ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                      ;
; INTENDED_DEVICE_FAMILY              ; Stratix      ; Untyped                                                                                      ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                      ; LUTRAM       ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                      ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                      ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                                                                                      ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                      ;
; CBXI_PARAMETER                      ; dpram_nvo1   ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                               ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|altdpram:ram_adc_fifoa_rtl_0 ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                         ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                      ;
; WIDTH                               ; 10           ; Untyped                                                                                      ;
; WIDTHAD                             ; 10           ; Untyped                                                                                      ;
; NUMWORDS                            ; 1024         ; Untyped                                                                                      ;
; FILE                                ; UNUSED       ; Untyped                                                                                      ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                      ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                      ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                      ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                      ;
; OUTDATA_ACLR                        ; ON           ; Untyped                                                                                      ;
; OUTDATA_SCLR                        ; ON           ; Untyped                                                                                      ;
; USE_EAB                             ; ON           ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                      ;
; DEVICE_FAMILY                       ; Arria V      ; Untyped                                                                                      ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                      ;
; INTENDED_DEVICE_FAMILY              ; Stratix      ; Untyped                                                                                      ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                      ; LUTRAM       ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                      ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                      ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                                                                                      ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                      ;
; CBXI_PARAMETER                      ; dpram_nvo1   ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                               ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|altdpram:ram_adc_fifoa_rtl_0 ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                        ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                     ;
; WIDTH                               ; 10           ; Untyped                                                                                     ;
; WIDTHAD                             ; 10           ; Untyped                                                                                     ;
; NUMWORDS                            ; 1024         ; Untyped                                                                                     ;
; FILE                                ; UNUSED       ; Untyped                                                                                     ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                     ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                     ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                     ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                     ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                     ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                     ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                     ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                     ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                     ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                     ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                     ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                     ;
; OUTDATA_ACLR                        ; ON           ; Untyped                                                                                     ;
; OUTDATA_SCLR                        ; ON           ; Untyped                                                                                     ;
; USE_EAB                             ; ON           ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                     ;
; DEVICE_FAMILY                       ; Arria V      ; Untyped                                                                                     ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                     ;
; INTENDED_DEVICE_FAMILY              ; Stratix      ; Untyped                                                                                     ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                      ; LUTRAM       ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                     ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                     ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                                                                                     ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                     ;
; CBXI_PARAMETER                      ; dpram_nvo1   ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                              ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|altdpram:ram_adc_fifoa_rtl_0 ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                        ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                     ;
; WIDTH                               ; 10           ; Untyped                                                                                     ;
; WIDTHAD                             ; 10           ; Untyped                                                                                     ;
; NUMWORDS                            ; 1024         ; Untyped                                                                                     ;
; FILE                                ; UNUSED       ; Untyped                                                                                     ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                     ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                     ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                     ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                     ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                     ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                     ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                     ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                     ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                     ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                     ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                     ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                     ;
; OUTDATA_ACLR                        ; ON           ; Untyped                                                                                     ;
; OUTDATA_SCLR                        ; ON           ; Untyped                                                                                     ;
; USE_EAB                             ; ON           ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                     ;
; DEVICE_FAMILY                       ; Arria V      ; Untyped                                                                                     ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                     ;
; INTENDED_DEVICE_FAMILY              ; Stratix      ; Untyped                                                                                     ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                      ; LUTRAM       ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                     ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                     ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                                                                                     ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                     ;
; CBXI_PARAMETER                      ; dpram_nvo1   ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                              ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|altdpram:ram_adc_fifoa_rtl_0 ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                        ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                     ;
; WIDTH                               ; 10           ; Untyped                                                                                     ;
; WIDTHAD                             ; 10           ; Untyped                                                                                     ;
; NUMWORDS                            ; 1024         ; Untyped                                                                                     ;
; FILE                                ; UNUSED       ; Untyped                                                                                     ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                     ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                     ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                     ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                     ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                     ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                     ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                     ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                     ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                     ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                     ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                     ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                     ;
; OUTDATA_ACLR                        ; ON           ; Untyped                                                                                     ;
; OUTDATA_SCLR                        ; ON           ; Untyped                                                                                     ;
; USE_EAB                             ; ON           ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                     ;
; DEVICE_FAMILY                       ; Arria V      ; Untyped                                                                                     ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                     ;
; INTENDED_DEVICE_FAMILY              ; Stratix      ; Untyped                                                                                     ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                      ; LUTRAM       ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                     ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                     ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                                                                                     ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                     ;
; CBXI_PARAMETER                      ; dpram_nvo1   ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                              ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch6|altdpram:ram_adc_fifoa_rtl_0 ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                        ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                     ;
; WIDTH                               ; 10           ; Untyped                                                                                     ;
; WIDTHAD                             ; 10           ; Untyped                                                                                     ;
; NUMWORDS                            ; 1024         ; Untyped                                                                                     ;
; FILE                                ; UNUSED       ; Untyped                                                                                     ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                     ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                     ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                     ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                     ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                     ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                     ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                     ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                     ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                     ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                     ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                     ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                     ;
; OUTDATA_ACLR                        ; ON           ; Untyped                                                                                     ;
; OUTDATA_SCLR                        ; ON           ; Untyped                                                                                     ;
; USE_EAB                             ; ON           ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                     ;
; DEVICE_FAMILY                       ; Arria V      ; Untyped                                                                                     ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                     ;
; INTENDED_DEVICE_FAMILY              ; Stratix      ; Untyped                                                                                     ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                      ; LUTRAM       ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                     ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                     ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                                                                                     ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                     ;
; CBXI_PARAMETER                      ; dpram_nvo1   ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                              ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|altdpram:ram_adc_fifoa_rtl_0 ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                        ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                     ;
; WIDTH                               ; 10           ; Untyped                                                                                     ;
; WIDTHAD                             ; 10           ; Untyped                                                                                     ;
; NUMWORDS                            ; 1024         ; Untyped                                                                                     ;
; FILE                                ; UNUSED       ; Untyped                                                                                     ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                     ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                     ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                     ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                     ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                     ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                     ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                     ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                     ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                     ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                     ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                     ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                     ;
; OUTDATA_ACLR                        ; ON           ; Untyped                                                                                     ;
; OUTDATA_SCLR                        ; ON           ; Untyped                                                                                     ;
; USE_EAB                             ; ON           ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                     ;
; DEVICE_FAMILY                       ; Arria V      ; Untyped                                                                                     ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                     ;
; INTENDED_DEVICE_FAMILY              ; Stratix      ; Untyped                                                                                     ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                      ; LUTRAM       ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                     ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                     ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                                                                                     ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                     ;
; CBXI_PARAMETER                      ; dpram_nvo1   ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                              ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch2|altdpram:ram_adc_fifoa_rtl_0 ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                        ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                     ;
; WIDTH                               ; 10           ; Untyped                                                                                     ;
; WIDTHAD                             ; 10           ; Untyped                                                                                     ;
; NUMWORDS                            ; 1024         ; Untyped                                                                                     ;
; FILE                                ; UNUSED       ; Untyped                                                                                     ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                     ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                     ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                     ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                     ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                     ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                     ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                     ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                     ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                     ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                     ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                     ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                     ;
; OUTDATA_ACLR                        ; ON           ; Untyped                                                                                     ;
; OUTDATA_SCLR                        ; ON           ; Untyped                                                                                     ;
; USE_EAB                             ; ON           ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                     ;
; DEVICE_FAMILY                       ; Arria V      ; Untyped                                                                                     ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                     ;
; INTENDED_DEVICE_FAMILY              ; Stratix      ; Untyped                                                                                     ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                      ; LUTRAM       ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                     ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                     ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                                                                                     ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                     ;
; CBXI_PARAMETER                      ; dpram_nvo1   ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                              ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch0|altdpram:ram_adc_fifoa_rtl_0 ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                        ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                     ;
; WIDTH                               ; 10           ; Untyped                                                                                     ;
; WIDTHAD                             ; 10           ; Untyped                                                                                     ;
; NUMWORDS                            ; 1024         ; Untyped                                                                                     ;
; FILE                                ; UNUSED       ; Untyped                                                                                     ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                     ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                     ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                     ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                     ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                     ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                     ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                     ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                     ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                     ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                     ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                     ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                     ;
; OUTDATA_ACLR                        ; ON           ; Untyped                                                                                     ;
; OUTDATA_SCLR                        ; ON           ; Untyped                                                                                     ;
; USE_EAB                             ; ON           ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                     ;
; DEVICE_FAMILY                       ; Arria V      ; Untyped                                                                                     ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                     ;
; INTENDED_DEVICE_FAMILY              ; Stratix      ; Untyped                                                                                     ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                      ; LUTRAM       ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                     ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                     ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                                                                                     ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                     ;
; CBXI_PARAMETER                      ; dpram_nvo1   ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                              ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch24|altdpram:ram_adc_fifoa_rtl_0 ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                         ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                      ;
; WIDTH                               ; 10           ; Untyped                                                                                      ;
; WIDTHAD                             ; 10           ; Untyped                                                                                      ;
; NUMWORDS                            ; 1024         ; Untyped                                                                                      ;
; FILE                                ; UNUSED       ; Untyped                                                                                      ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                      ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                      ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                      ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                      ;
; OUTDATA_ACLR                        ; ON           ; Untyped                                                                                      ;
; OUTDATA_SCLR                        ; ON           ; Untyped                                                                                      ;
; USE_EAB                             ; ON           ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                      ;
; DEVICE_FAMILY                       ; Arria V      ; Untyped                                                                                      ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                      ;
; INTENDED_DEVICE_FAMILY              ; Stratix      ; Untyped                                                                                      ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                      ; LUTRAM       ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                      ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                      ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                                                                                      ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                      ;
; CBXI_PARAMETER                      ; dpram_nvo1   ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                               ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch23|altdpram:ram_adc_fifoa_rtl_0 ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                         ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                      ;
; WIDTH                               ; 10           ; Untyped                                                                                      ;
; WIDTHAD                             ; 10           ; Untyped                                                                                      ;
; NUMWORDS                            ; 1024         ; Untyped                                                                                      ;
; FILE                                ; UNUSED       ; Untyped                                                                                      ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                      ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                      ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                      ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                      ;
; OUTDATA_ACLR                        ; ON           ; Untyped                                                                                      ;
; OUTDATA_SCLR                        ; ON           ; Untyped                                                                                      ;
; USE_EAB                             ; ON           ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                      ;
; DEVICE_FAMILY                       ; Arria V      ; Untyped                                                                                      ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                      ;
; INTENDED_DEVICE_FAMILY              ; Stratix      ; Untyped                                                                                      ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                      ; LUTRAM       ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                      ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                      ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                                                                                      ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                      ;
; CBXI_PARAMETER                      ; dpram_nvo1   ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                               ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch1|altdpram:ram_adc_fifoa_rtl_0 ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                        ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                     ;
; WIDTH                               ; 10           ; Untyped                                                                                     ;
; WIDTHAD                             ; 10           ; Untyped                                                                                     ;
; NUMWORDS                            ; 1024         ; Untyped                                                                                     ;
; FILE                                ; UNUSED       ; Untyped                                                                                     ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                     ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                     ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                     ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                     ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                     ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                     ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                     ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                     ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                     ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                     ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                     ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                     ;
; OUTDATA_ACLR                        ; ON           ; Untyped                                                                                     ;
; OUTDATA_SCLR                        ; ON           ; Untyped                                                                                     ;
; USE_EAB                             ; ON           ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                     ;
; DEVICE_FAMILY                       ; Arria V      ; Untyped                                                                                     ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                     ;
; INTENDED_DEVICE_FAMILY              ; Stratix      ; Untyped                                                                                     ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                      ; LUTRAM       ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                     ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                     ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                                                                                     ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                     ;
; CBXI_PARAMETER                      ; dpram_nvo1   ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                              ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_0 ;
+----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                                                                                                                          ;
+----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                                                                                                                                       ;
; NUMBER_OF_TAPS ; 1               ; Untyped                                                                                                                                                                                                       ;
; TAP_DISTANCE   ; 8               ; Untyped                                                                                                                                                                                                       ;
; WIDTH          ; 2               ; Untyped                                                                                                                                                                                                       ;
; POWER_UP_STATE ; DONT_CARE       ; Untyped                                                                                                                                                                                                       ;
; CBXI_PARAMETER ; shift_taps_qc21 ; Untyped                                                                                                                                                                                                       ;
+----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_2 ;
+----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                                                                                                                          ;
+----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                                                                                                                                       ;
; NUMBER_OF_TAPS ; 1               ; Untyped                                                                                                                                                                                                       ;
; TAP_DISTANCE   ; 6               ; Untyped                                                                                                                                                                                                       ;
; WIDTH          ; 3               ; Untyped                                                                                                                                                                                                       ;
; POWER_UP_STATE ; DONT_CARE       ; Untyped                                                                                                                                                                                                       ;
; CBXI_PARAMETER ; shift_taps_rc21 ; Untyped                                                                                                                                                                                                       ;
+----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_3 ;
+----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                                                                                                                          ;
+----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                                                                                                                                       ;
; NUMBER_OF_TAPS ; 1               ; Untyped                                                                                                                                                                                                       ;
; TAP_DISTANCE   ; 5               ; Untyped                                                                                                                                                                                                       ;
; WIDTH          ; 4               ; Untyped                                                                                                                                                                                                       ;
; POWER_UP_STATE ; DONT_CARE       ; Untyped                                                                                                                                                                                                       ;
; CBXI_PARAMETER ; shift_taps_pc21 ; Untyped                                                                                                                                                                                                       ;
+----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_4 ;
+----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                                                                                                                          ;
+----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                                                                                                                                       ;
; NUMBER_OF_TAPS ; 1               ; Untyped                                                                                                                                                                                                       ;
; TAP_DISTANCE   ; 4               ; Untyped                                                                                                                                                                                                       ;
; WIDTH          ; 3               ; Untyped                                                                                                                                                                                                       ;
; POWER_UP_STATE ; DONT_CARE       ; Untyped                                                                                                                                                                                                       ;
; CBXI_PARAMETER ; shift_taps_nc21 ; Untyped                                                                                                                                                                                                       ;
+----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch20|altdpram:ram_adc_fifoa_rtl_0 ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                         ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                      ;
; WIDTH                               ; 10           ; Untyped                                                                                      ;
; WIDTHAD                             ; 10           ; Untyped                                                                                      ;
; NUMWORDS                            ; 1024         ; Untyped                                                                                      ;
; FILE                                ; UNUSED       ; Untyped                                                                                      ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                      ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                      ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                      ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                      ;
; OUTDATA_ACLR                        ; ON           ; Untyped                                                                                      ;
; OUTDATA_SCLR                        ; ON           ; Untyped                                                                                      ;
; USE_EAB                             ; ON           ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                      ;
; DEVICE_FAMILY                       ; Arria V      ; Untyped                                                                                      ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                      ;
; INTENDED_DEVICE_FAMILY              ; Stratix      ; Untyped                                                                                      ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                      ; LUTRAM       ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                      ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                      ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                                                                                      ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                      ;
; CBXI_PARAMETER                      ; dpram_nvo1   ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                               ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ut_top:u_ut_top|ut_data_control:u_ut_data_control|average_ram:u_average_ram|altshift_taps:average_rdy_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                    ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                                    ;
; WIDTH          ; 17             ; Untyped                                                                                                                    ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_0ou ; Untyped                                                                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch21|altdpram:ram_adc_fifoa_rtl_0 ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                         ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                      ;
; WIDTH                               ; 10           ; Untyped                                                                                      ;
; WIDTHAD                             ; 10           ; Untyped                                                                                      ;
; NUMWORDS                            ; 1024         ; Untyped                                                                                      ;
; FILE                                ; UNUSED       ; Untyped                                                                                      ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                      ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                      ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                      ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                      ;
; OUTDATA_ACLR                        ; ON           ; Untyped                                                                                      ;
; OUTDATA_SCLR                        ; ON           ; Untyped                                                                                      ;
; USE_EAB                             ; ON           ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                      ;
; DEVICE_FAMILY                       ; Arria V      ; Untyped                                                                                      ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                      ;
; INTENDED_DEVICE_FAMILY              ; Stratix      ; Untyped                                                                                      ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                      ; LUTRAM       ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                      ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                      ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                                                                                      ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                      ;
; CBXI_PARAMETER                      ; dpram_nvo1   ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                               ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_1 ;
+----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                                                                                                                          ;
+----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                                                                                                                                       ;
; NUMBER_OF_TAPS ; 1               ; Untyped                                                                                                                                                                                                       ;
; TAP_DISTANCE   ; 5               ; Untyped                                                                                                                                                                                                       ;
; WIDTH          ; 4               ; Untyped                                                                                                                                                                                                       ;
; POWER_UP_STATE ; DONT_CARE       ; Untyped                                                                                                                                                                                                       ;
; CBXI_PARAMETER ; shift_taps_pc21 ; Untyped                                                                                                                                                                                                       ;
+----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|altdpram:ram_adc_fifoa_rtl_0 ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                         ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                      ;
; WIDTH                               ; 10           ; Untyped                                                                                      ;
; WIDTHAD                             ; 10           ; Untyped                                                                                      ;
; NUMWORDS                            ; 1024         ; Untyped                                                                                      ;
; FILE                                ; UNUSED       ; Untyped                                                                                      ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                      ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                      ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                      ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                      ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                      ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                      ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                      ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                      ;
; OUTDATA_ACLR                        ; ON           ; Untyped                                                                                      ;
; OUTDATA_SCLR                        ; ON           ; Untyped                                                                                      ;
; USE_EAB                             ; ON           ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                      ;
; DEVICE_FAMILY                       ; Arria V      ; Untyped                                                                                      ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                      ;
; INTENDED_DEVICE_FAMILY              ; Stratix      ; Untyped                                                                                      ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                      ; LUTRAM       ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                      ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                      ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                                                                                      ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                      ;
; CBXI_PARAMETER                      ; dpram_nvo1   ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                               ;
+-------------------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|altdpram:ram_adc_fifoa_rtl_0 ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                        ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                     ;
; WIDTH                               ; 10           ; Untyped                                                                                     ;
; WIDTHAD                             ; 10           ; Untyped                                                                                     ;
; NUMWORDS                            ; 1024         ; Untyped                                                                                     ;
; FILE                                ; UNUSED       ; Untyped                                                                                     ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                     ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                     ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                     ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                     ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                     ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                     ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                     ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                     ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                     ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                     ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                     ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                     ;
; OUTDATA_ACLR                        ; ON           ; Untyped                                                                                     ;
; OUTDATA_SCLR                        ; ON           ; Untyped                                                                                     ;
; USE_EAB                             ; ON           ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                     ;
; DEVICE_FAMILY                       ; Arria V      ; Untyped                                                                                     ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                     ;
; INTENDED_DEVICE_FAMILY              ; Stratix      ; Untyped                                                                                     ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                      ; LUTRAM       ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                     ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                     ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                                                                                     ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                     ;
; CBXI_PARAMETER                      ; dpram_nvo1   ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                              ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch5|altdpram:ram_adc_fifoa_rtl_0 ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                        ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                     ;
; WIDTH                               ; 10           ; Untyped                                                                                     ;
; WIDTHAD                             ; 10           ; Untyped                                                                                     ;
; NUMWORDS                            ; 1024         ; Untyped                                                                                     ;
; FILE                                ; UNUSED       ; Untyped                                                                                     ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                     ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                     ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                     ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                     ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                     ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                     ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                     ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                     ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                     ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                     ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                     ;
; OUTDATA_REG                         ; OUTCLOCK     ; Untyped                                                                                     ;
; OUTDATA_ACLR                        ; ON           ; Untyped                                                                                     ;
; OUTDATA_SCLR                        ; ON           ; Untyped                                                                                     ;
; USE_EAB                             ; ON           ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                     ;
; DEVICE_FAMILY                       ; Arria V      ; Untyped                                                                                     ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                     ;
; INTENDED_DEVICE_FAMILY              ; Stratix      ; Untyped                                                                                     ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                      ; LUTRAM       ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                     ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                     ;
; WIDTH_BYTEENA                       ; 1            ; Untyped                                                                                     ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                     ;
; CBXI_PARAMETER                      ; dpram_nvo1   ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                              ;
+-------------------------------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                                            ;
+---------------------------------------------------------+-----------------------+-----------------+----------------------------------+
; File                                                    ; Location              ; Library         ; Checksum                         ;
+---------------------------------------------------------+-----------------------+-----------------+----------------------------------+
; ../CORE/top_core/osc_100_200_40m.v                      ; Project Directory     ; osc_100_200_40m ; f923bf343a4d5c822e29aace2def0af3 ;
; ../CORE/top_core/osc_100_200_40m/osc_100_200_40m_0002.v ; Project Directory     ; osc_100_200_40m ; 01fc867f89f66b18becfccd686b15d20 ;
; libraries/megafunctions/a_rdenreg.inc                   ; Quartus Prime Install ; work            ; 3fcdce7559590d5a8afbe64788d201fb ;
; libraries/megafunctions/abs_divider.inc                 ; Quartus Prime Install ; work            ; 49e0557d5addd986524b344bed0283d9 ;
; libraries/megafunctions/aglobal161.inc                  ; Quartus Prime Install ; work            ; c62a6b5cc8e4cfcf8898c1d1cb1c369d ;
; libraries/megafunctions/altdpram.inc                    ; Quartus Prime Install ; work            ; 229c034d72d6c571b2f9af0f2aa5d997 ;
; libraries/megafunctions/altera_pll.v                    ; Quartus Prime Install ; work            ; d8d2470084cb8c67f1b1a444c26d84bb ;
; libraries/megafunctions/altram.inc                      ; Quartus Prime Install ; work            ; ad5518b39ffd3cf1df377e6360d1c9b6 ;
; libraries/megafunctions/altrom.inc                      ; Quartus Prime Install ; work            ; 192b74eafa8debf2248ea73881e77f91 ;
; libraries/megafunctions/altshift.inc                    ; Quartus Prime Install ; work            ; 5c767a29f11db3f131fc886ea42a52bd ;
; libraries/megafunctions/altsyncram.tdf                  ; Quartus Prime Install ; work            ; f3b4b204623338eccb900019a3d8807c ;
; libraries/megafunctions/bypassff.inc                    ; Quartus Prime Install ; work            ; 42d08f243d3471f724fd61ea21a0eb9f ;
; libraries/megafunctions/csa_add.inc                     ; Quartus Prime Install ; work            ; 2817bc4fb6099031583cb64b99d6e64b ;
; libraries/megafunctions/lpm_add_sub.inc                 ; Quartus Prime Install ; work            ; 144a73b61081a2a03554ff5acc5e8842 ;
; libraries/megafunctions/lpm_decode.inc                  ; Quartus Prime Install ; work            ; 10da69a8bbd590d66779e7a142f73790 ;
; libraries/megafunctions/lpm_divide.tdf                  ; Quartus Prime Install ; work            ; 3a10a83849bf4fea2a8a5c5f13c93e76 ;
; libraries/megafunctions/lpm_mult.tdf                    ; Quartus Prime Install ; work            ; 213ef6f1f1f80121bcc5cc1bd0e2e10f ;
; libraries/megafunctions/lpm_mux.inc                     ; Quartus Prime Install ; work            ; dd87bed90959d6126db09970164b7ba6 ;
; libraries/megafunctions/multcore.inc                    ; Quartus Prime Install ; work            ; ee598ea39a3d6bdc35b167eefc3ee3da ;
; libraries/megafunctions/parallel_add.tdf                ; Quartus Prime Install ; work            ; 928488f800af4257168e1f380d09c201 ;
; libraries/megafunctions/pcpa_add.inc                    ; Quartus Prime Install ; work            ; eb0c5251d15e2fe3d52eb55f52c4102e ;
; libraries/megafunctions/sign_div_unsign.inc             ; Quartus Prime Install ; work            ; 535d76a18080ee8f75d090fcce186e19 ;
; libraries/megafunctions/stratix_ram_block.inc           ; Quartus Prime Install ; work            ; e3a03868917f0b3dd57b6ed1dd195f22 ;
; ../CORE/pa_core/gain_control_mul.vhd                    ; Project Directory     ; work            ; 23f72ca8d2c3c7dd99845be41f8ccaac ;
; ../CORE/pa_core/parallel_32add.vhd                      ; Project Directory     ; work            ; 6fed5cafedf633dce04770aa329ed743 ;
; ../CORE/ut_core/adder39_20bit.vhd                       ; Project Directory     ; work            ; 910de8c38358fab041e4a6ed5b7d7a9e ;
; ../CORE/ut_core/DIVISION0.vhd                           ; Project Directory     ; work            ; 0b088ed283db0f012435304fb40c4c69 ;
; ../CORE/ut_core/g96k8bitram.vhd                         ; Project Directory     ; work            ; 1e91f605e3bcba9492ce2a21f25b5077 ;
; ../CORE/ut_core/RAM_1024_FocusLaw.vhd                   ; Project Directory     ; work            ; 293b3ba170ec5bf5a692eb0985e3015b ;
; ../CORE/ut_core/ram_fir_coe.mif                         ; Project Directory     ; work            ; dd9bfead948edd143883f75b62e0dedc ;
; ../CORE/ut_core/RAM_FIR_COE.vhd                         ; Project Directory     ; work            ; 004a470abad81b792ece4198705c4d47 ;
; ../CORE/ut_core/RAM_GL0BAL_REG.vhd                      ; Project Directory     ; work            ; fc585a9d9f1da4816a5e96c53f6539a2 ;
; ../CORE/ut_core/ram_global_reg.mif                      ; Project Directory     ; work            ; 8a1af28de89244eb908288a22e56323c ;
; ../CORE/ut_core/ram_group.mif                           ; Project Directory     ; work            ; 6e8d913e1e3706569f4a0172f07f54af ;
; ../CORE/ut_core/RAM_GROUP.vhd                           ; Project Directory     ; work            ; 77c37671f6e656573a4f8c89f43526cf ;
; ../CORE/ut_core/ram_m9k.mif                             ; Project Directory     ; work            ; 8f7fbac1ef2d3b95b67fc78740cdbc3b ;
; ../CORE/ut_core/ram_tcg.mif                             ; Project Directory     ; work            ; 6ad182eab7cd7fbb3c93fbbf4df8bbcc ;
; ../CORE/ut_core/RAM_TCG.vhd                             ; Project Directory     ; work            ; f0c5eba892f92d20df0706d00586054a ;
; db/alt_u_div_2ef.tdf                                    ; Project Directory     ; work            ; 88361d9b17204b0e083e5a714cdabb1c ;
; db/altsyncram_8v14.tdf                                  ; Project Directory     ; work            ; ec0c4f79c290feb6868f3102a2cecdb4 ;
; db/altsyncram_cp24.tdf                                  ; Project Directory     ; work            ; d38cb142b51f6b0614e72191d50db52e ;
; db/altsyncram_hs24.tdf                                  ; Project Directory     ; work            ; bb420c94fcd317e16cb34550b4ced40c ;
; db/altsyncram_ja24.tdf                                  ; Project Directory     ; work            ; 0ba1e050565a3d358d1ee2b1c6351e3e ;
; db/altsyncram_lk24.tdf                                  ; Project Directory     ; work            ; d7cf72cf0be58e75be12f2dc5f525842 ;
; db/altsyncram_p924.tdf                                  ; Project Directory     ; work            ; a77f97b2d9dfeef56a57ea5db1978adc ;
; db/decode_ir9.tdf                                       ; Project Directory     ; work            ; 5804b0e81d28bda35faad248105565ac ;
; db/decode_lr9.tdf                                       ; Project Directory     ; work            ; 9836ccf8fe67b25acd9fcd249e91fd48 ;
; db/decode_pfa.tdf                                       ; Project Directory     ; work            ; 62754b70c7b4daecc846d29ee45eb584 ;
; db/decode_sfa.tdf                                       ; Project Directory     ; work            ; cbef794719f6fecac79b7ba3eb76d50b ;
; db/lpm_divide_tir.tdf                                   ; Project Directory     ; work            ; 797bd5fdd3ce910aca01f09c88b2e67f ;
; db/mult_3oo.v                                           ; Project Directory     ; work            ; 5961644ec6bb7d7a28fbfb887df84050 ;
; db/mux_cab.tdf                                          ; Project Directory     ; work            ; 875c977856f39f19ee892135967d5933 ;
; db/mux_mbb.tdf                                          ; Project Directory     ; work            ; 292c3fdffa78aa64beb4039762431970 ;
; db/par_add_64f.tdf                                      ; Project Directory     ; work            ; b00fca9b9d6eecf03b7bb1da4e2e1a07 ;
; db/par_add_tse.tdf                                      ; Project Directory     ; work            ; 7e47a391a5cfc390c64a5907e5dde796 ;
; db/sign_div_unsign_79i.tdf                              ; Project Directory     ; work            ; 1271cfcf660a0d61af1887fa98f7d03c ;
; ../SRC/pa_src/adc_delay_ch.vhd                          ; Project Directory     ; work            ; aab97842b0ceaa68d50569e5aca73dcd ;
; ../SRC/pa_src/pa_data_stream.v                          ; Project Directory     ; work            ; a93c61bcfa1813d131f1fd2695511ed4 ;
; ../SRC/pa_src/pa_gen_reset.v                            ; Project Directory     ; work            ; 8c21106f23d3a7c75664e88f3ad1155b ;
; ../SRC/pa_src/pa_rx_ctrl.v                              ; Project Directory     ; work            ; 3d7190de7e5481fd0eed74154c1caf18 ;
; ../SRC/pa_src/pa_rx_tx_fsm.v                            ; Project Directory     ; work            ; 4437e44bb359819141cc8be522f490fd ;
; ../SRC/pa_src/pa_tx.v                                   ; Project Directory     ; work            ; 49ceeee28a623885e414fdc693d30a11 ;
; ../SRC/pa_src/pa_tx_ctrl.v                              ; Project Directory     ; work            ; 838a845bcddb5f1d84bec602dbaee7c5 ;
; ../SRC/pa_src/serial2parallel.v                         ; Project Directory     ; work            ; da2c2ea1892c313330bd156f0308b921 ;
; ../SRC/top_src/ad_spi_bus.v                             ; Project Directory     ; work            ; a1b0adcb4c9109b8f47cc1a6cef4f4af ;
; ../SRC/top_src/advca_driver.v                           ; Project Directory     ; work            ; b407bfbf7847300bf8a0f013cf081128 ;
; ../SRC/top_src/alarm.vhd                                ; Project Directory     ; work            ; 3c462da13cc889a2d601e7ce03ff47a0 ;
; ../SRC/top_src/pa_top.v                                 ; Project Directory     ; work            ; dd8d000a002334e5b60bd3b2b487c940 ;
; ../SRC/top_src/reset_gen.v                              ; Project Directory     ; work            ; 3444defaa76358f5fc0a2ca0884609d6 ;
; ../SRC/top_src/run_led.v                                ; Project Directory     ; work            ; 424db33388fe14116ba97f00b08e3411 ;
; ../SRC/top_src/top.v                                    ; Project Directory     ; work            ; 8fa2abeca384ce5128eaea615e922722 ;
; ../SRC/top_src/ut_top.v                                 ; Project Directory     ; work            ; a115add9c44b005482afb971d5632bc0 ;
; ../SRC/top_src/vca_spi_bus.v                            ; Project Directory     ; work            ; 4045fb10d43999aabb7b6c1d30575cf5 ;
; ../SRC/ut_src/alarm_operator.vhd                        ; Project Directory     ; work            ; ca675e3caaaff0080349c4ea113fa5d2 ;
; ../SRC/ut_src/analog.vhd                                ; Project Directory     ; work            ; 198fc09ad7b6e01da2c0eb8bbe60fa54 ;
; ../SRC/ut_src/average_ram.vhd                           ; Project Directory     ; work            ; aa7356d7dd7dc1c13f52d9bcc991694c ;
; ../SRC/ut_src/band_select.vhd                           ; Project Directory     ; work            ; 01442b0662b76d574250c6895a5a498e ;
; ../SRC/ut_src/com_interface.vhd                         ; Project Directory     ; work            ; e01b6056e8c5c3ccec0b0335352fd5d1 ;
; ../SRC/ut_src/config_explain.v                          ; Project Directory     ; work            ; 9e24d7db682cf327f13cb4aafb63c5a0 ;
; ../SRC/ut_src/dac_base_gain.v                           ; Project Directory     ; work            ; f177800352bc74157ed1a1f245237ae1 ;
; ../SRC/ut_src/data_average.v                            ; Project Directory     ; work            ; d794a42fde3a221709a7fbd3f1fde311 ;
; ../SRC/ut_src/data_finish.vhd                           ; Project Directory     ; work            ; 79fb860bd42affd0ad42d68815b9f147 ;
; ../SRC/ut_src/dma_int.vhd                               ; Project Directory     ; work            ; ec2a7ec7161cb9ffecc02d1eabfce8fc ;
; ../SRC/ut_src/EX_TRIG.v                                 ; Project Directory     ; work            ; 096ac73d905b590a8ff29d6fd4686664 ;
; ../SRC/ut_src/fsm_delay.vhd                             ; Project Directory     ; work            ; 39bf3f4ba3ca96d434a88235e1dd1f08 ;
; ../SRC/ut_src/hs.vhd                                    ; Project Directory     ; work            ; df9da2d694c1a09b79b94a8e52bab593 ;
; ../SRC/ut_src/m9k_ram.vhd                               ; Project Directory     ; work            ; c29cdd5d71cfd5ec3a9678ac93fa4c7c ;
; ../SRC/ut_src/modulation.vhd                            ; Project Directory     ; work            ; bcdebaa3bb3851d3e300b5de1b0b0be7 ;
; ../SRC/ut_src/pcontrol_spi.vhd                          ; Project Directory     ; work            ; 0babd77c4529d82b9b1628ce4f6b9e72 ;
; ../SRC/ut_src/reset_delay.vhd                           ; Project Directory     ; work            ; a387280996bafc02549601c73355ff34 ;
; ../SRC/ut_src/RX_TX_FSM.vhd                             ; Project Directory     ; work            ; 0396f9660bb2952dbfdf6429f3136fd6 ;
; ../SRC/ut_src/select_switch.v                           ; Project Directory     ; work            ; 07044f2b1a5ed0cb3c444202fff29b70 ;
; ../SRC/ut_src/source_command.vhd                        ; Project Directory     ; work            ; e0c245f36f81db6232325aa48d5e8e0d ;
; ../SRC/ut_src/spi_explain.v                             ; Project Directory     ; work            ; ca2de4cef1ad5c110432ab88d7aa7e3b ;
; ../SRC/ut_src/sram.v                                    ; Project Directory     ; work            ; 28eb709c9d1b386631ddabefc35a0d52 ;
; ../SRC/ut_src/state_cfg.vhd                             ; Project Directory     ; work            ; 987512ff4e03b85a453bad37322fd5c9 ;
; ../SRC/ut_src/STROBE_A_B_I.vhd                          ; Project Directory     ; work            ; 4689420e5ca67b20dab27fee259f0619 ;
; ../SRC/ut_src/STROBE_AB.vhd                             ; Project Directory     ; work            ; a9a3d740f03ca0c906080d0e0f310526 ;
; ../SRC/ut_src/strobe_alarm.vhd                          ; Project Directory     ; work            ; e20feb221226bc5ed8e33264c6236efc ;
; ../SRC/ut_src/strobe_alarm_se.vhd                       ; Project Directory     ; work            ; 8ac6590ce1d44fb8e07be6e3a2db94e6 ;
; ../SRC/ut_src/STROBE_I.vhd                              ; Project Directory     ; work            ; 3c59fa585a678e5b9365d284ccd5cab6 ;
; ../SRC/ut_src/ut_data_control.v                         ; Project Directory     ; work            ; a8b5e9fbd8fc881d09c6e8c5a19326ef ;
; ../SRC/ut_src/VIDEO_COMPRESS.vhd                        ; Project Directory     ; work            ; fb1b61784c5426724da1a6d2d31e5cdc ;
; ../SRC/ut_src/Video_filter.vhd                          ; Project Directory     ; work            ; 4f85ee66e6202fdd3573f94f1228fa5e ;
+---------------------------------------------------------+-----------------------+-----------------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+------------------------------+----------------------+
; Type                         ; Count                ;
+------------------------------+----------------------+
; arriav_ff                    ; 17423                ;
;     CLR                      ; 1665                 ;
;     CLR SCLR                 ; 110                  ;
;     CLR SLD                  ; 41                   ;
;     ENA                      ; 219                  ;
;     ENA CLR                  ; 1355                 ;
;     ENA CLR SCLR             ; 1533                 ;
;     ENA CLR SCLR SLD         ; 120                  ;
;     ENA CLR SLD              ; 67                   ;
;     ENA SCLR                 ; 94                   ;
;     ENA SLD                  ; 67                   ;
;     SCLR                     ; 2435                 ;
;     SLD                      ; 297                  ;
;     plain                    ; 9420                 ;
; arriav_io_obuf               ; 25                   ;
; arriav_lcell_comb            ; 23812                ;
;     arith                    ; 8133                 ;
;         0 data inputs        ; 165                  ;
;         1 data inputs        ; 3525                 ;
;         2 data inputs        ; 4084                 ;
;         3 data inputs        ; 55                   ;
;         4 data inputs        ; 229                  ;
;         5 data inputs        ; 75                   ;
;     extend                   ; 20                   ;
;         7 data inputs        ; 20                   ;
;     normal                   ; 12237                ;
;         0 data inputs        ; 34                   ;
;         1 data inputs        ; 259                  ;
;         2 data inputs        ; 350                  ;
;         3 data inputs        ; 3290                 ;
;         4 data inputs        ; 862                  ;
;         5 data inputs        ; 1586                 ;
;         6 data inputs        ; 5856                 ;
;     shared                   ; 3422                 ;
;         0 data inputs        ; 154                  ;
;         1 data inputs        ; 274                  ;
;         2 data inputs        ; 2402                 ;
;         3 data inputs        ; 586                  ;
;         4 data inputs        ; 6                    ;
; arriav_mac                   ; 192                  ;
; arriav_mlab_cell             ; 10240                ;
; blackbox                     ; 2                    ;
;         x_lvds:u_rx_lvds1    ; 1                    ;
;         x_lvds_3:u_rx_lvds_3 ; 1                    ;
; boundary_port                ; 513                  ;
; generic_pll                  ; 3                    ;
; stratixv_ram_block           ; 833                  ;
;                              ;                      ;
; Max LUT depth                ; 18.90                ;
; Average LUT depth            ; 2.73                 ;
+------------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "rx_lvds:u_rx_lvds1" Resource Utilization by Entity                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                          ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                   ; Entity Name        ; Library Name ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |top                                                ; 0 (0)               ; 60 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top                                                                                                                                                  ; top                ; work         ;
;    |advca_driver:u_advca_driver|                    ; 0 (0)               ; 60 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|advca_driver:u_advca_driver                                                                                                                      ; advca_driver       ; work         ;
;       |rx_lvds:u_rx_lvds1|                          ; 0 (0)               ; 60 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1                                                                                                   ; rx_lvds            ; work         ;
;          |altlvds_rx:ALTLVDS_RX_component|          ; 0 (0)               ; 60 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component                                                                   ; altlvds_rx         ; work         ;
;             |rx_lvds_lvds_rx:auto_generated|        ; 0 (0)               ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |top|advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated                                    ; rx_lvds_lvds_rx    ; work         ;
;                |rx_lvds_altclkctrl:rx_outclock_buf| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rx_lvds_altclkctrl:rx_outclock_buf ; rx_lvds_altclkctrl ; work         ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[0]  ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[1]  ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[2]  ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[3]  ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[4]  ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[5]  ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[6]  ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[7]  ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[8]  ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[9]  ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[10] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[11] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[12] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[13] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[14] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[15] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[16] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[17] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[18] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[19] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[20] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[21] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[22] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[23] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[24] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[25] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[26] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[27] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[28] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[29] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[30] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[31] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[32] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[33] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[34] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[35] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[36] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[37] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[38] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[39] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[40] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[41] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[42] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[43] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[44] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[45] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[46] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[47] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[48] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[49] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[50] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[51] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[52] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[53] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[54] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[55] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[56] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[57] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[58] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rxreg[59] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 60                                                                               ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component ;
+----------------------------+-------+------+-----------------------------------------------------------+
; Assignment                 ; Value ; From ; To                                                        ;
+----------------------------+-------+------+-----------------------------------------------------------+
; REMOVE_DUPLICATE_REGISTERS ; OFF   ; -    ; -                                                         ;
+----------------------------+-------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                   ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                   ;
; PLL_COMPENSATION_MODE           ; LVDS  ; -    ; pll_sclk                                                                            ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[0]                                                                            ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[1]                                                                            ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[2]                                                                            ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[3]                                                                            ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[4]                                                                            ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[5]                                                                            ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[6]                                                                            ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[7]                                                                            ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[8]                                                                            ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[9]                                                                            ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[10]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[11]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[12]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[13]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[14]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[15]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[16]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[17]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[18]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[19]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[20]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[21]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[22]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[23]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[24]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[25]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[26]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[27]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[28]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[29]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[30]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[31]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[32]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[33]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[34]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[35]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[36]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[37]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[38]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[39]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[40]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[41]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[42]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[43]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[44]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[45]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[46]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[47]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[48]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[49]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[50]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[51]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[52]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[53]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[54]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[55]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[56]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[57]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[58]                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[59]                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component ;
+--------------------------------------+-----------------+--------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                               ;
+--------------------------------------+-----------------+--------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                    ; ON              ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS                 ; OFF             ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                  ; ON              ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS               ; OFF             ; IGNORE_CASCADE                                                     ;
; NUMBER_OF_CHANNELS                   ; 6               ; Signed Integer                                                     ;
; DESERIALIZATION_FACTOR               ; 10              ; Signed Integer                                                     ;
; REGISTERED_OUTPUT                    ; ON              ; Untyped                                                            ;
; INCLOCK_PERIOD                       ; 20000           ; Signed Integer                                                     ;
; INCLOCK_BOOST                        ; 0               ; Signed Integer                                                     ;
; CDS_MODE                             ; UNUSED          ; Untyped                                                            ;
; INTENDED_DEVICE_FAMILY               ; Arria V         ; Untyped                                                            ;
; DEVICE_FAMILY                        ; Arria V         ; Untyped                                                            ;
; PORT_RX_DATA_ALIGN                   ; PORT_UNUSED     ; Untyped                                                            ;
; INPUT_DATA_RATE                      ; 500             ; Signed Integer                                                     ;
; INCLOCK_DATA_ALIGNMENT               ; EDGE_ALIGNED    ; Untyped                                                            ;
; INCLOCK_PHASE_SHIFT                  ; 0               ; Signed Integer                                                     ;
; REGISTERED_DATA_ALIGN_INPUT          ; ON              ; Untyped                                                            ;
; COMMON_RX_TX_PLL                     ; OFF             ; Untyped                                                            ;
; ENABLE_DPA_MODE                      ; OFF             ; Untyped                                                            ;
; ENABLE_DPA_FIFO                      ; ON              ; Untyped                                                            ;
; USE_DPLL_RAWPERROR                   ; OFF             ; Untyped                                                            ;
; USE_CORECLOCK_INPUT                  ; OFF             ; Untyped                                                            ;
; DPLL_LOCK_COUNT                      ; 0               ; Signed Integer                                                     ;
; DPLL_LOCK_WINDOW                     ; 0               ; Signed Integer                                                     ;
; OUTCLOCK_RESOURCE                    ; AUTO            ; Untyped                                                            ;
; RX_ALIGN_DATA_REG                    ; RISING_EDGE     ; Untyped                                                            ;
; DATA_ALIGN_ROLLOVER                  ; 10              ; Signed Integer                                                     ;
; LOSE_LOCK_ON_ONE_CHANGE              ; OFF             ; Untyped                                                            ;
; RESET_FIFO_AT_FIRST_LOCK             ; ON              ; Untyped                                                            ;
; USE_EXTERNAL_PLL                     ; OFF             ; Untyped                                                            ;
; IMPLEMENT_IN_LES                     ; OFF             ; Untyped                                                            ;
; BUFFER_IMPLEMENTATION                ; RAM             ; Untyped                                                            ;
; DPA_INITIAL_PHASE_VALUE              ; 0               ; Signed Integer                                                     ;
; ENABLE_DPA_ALIGN_TO_RISING_EDGE_ONLY ; OFF             ; Untyped                                                            ;
; ENABLE_DPA_INITIAL_PHASE_SELECTION   ; OFF             ; Untyped                                                            ;
; ENABLE_SOFT_CDR_MODE                 ; OFF             ; Untyped                                                            ;
; PLL_OPERATION_MODE                   ; NORMAL          ; Untyped                                                            ;
; SIM_DPA_IS_NEGATIVE_PPM_DRIFT        ; OFF             ; Untyped                                                            ;
; SIM_DPA_NET_PPM_VARIATION            ; 0               ; Signed Integer                                                     ;
; SIM_DPA_OUTPUT_CLOCK_PHASE_SHIFT     ; 0               ; Signed Integer                                                     ;
; USE_NO_PHASE_SHIFT                   ; ON              ; Untyped                                                            ;
; PORT_RX_CHANNEL_DATA_ALIGN           ; PORT_UNUSED     ; Untyped                                                            ;
; PLL_SELF_RESET_ON_LOSS_LOCK          ; OFF             ; Untyped                                                            ;
; X_ON_BITSLIP                         ; ON              ; Untyped                                                            ;
; ENABLE_DPA_PLL_CALIBRATION           ; OFF             ; Untyped                                                            ;
; CBXI_PARAMETER                       ; rx_lvds_lvds_rx ; Untyped                                                            ;
+--------------------------------------+-----------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                                ;
+-----------------------------------------------------+-----------------------+---------+----------------------------------+
; File                                                ; Location              ; Library ; Checksum                         ;
+-----------------------------------------------------+-----------------------+---------+----------------------------------+
; libraries/megafunctions/aglobal161.inc              ; Quartus Prime Install ; work    ; c62a6b5cc8e4cfcf8898c1d1cb1c369d ;
; libraries/megafunctions/altddio_in.inc              ; Quartus Prime Install ; work    ; 0a7f8bf044cef74b82f5afc422898245 ;
; libraries/megafunctions/altlvds_rx.tdf              ; Quartus Prime Install ; work    ; 34408bb5fc423aab0a2e11200143e6ab ;
; libraries/megafunctions/stratix_lvds_receiver.inc   ; Quartus Prime Install ; work    ; 8bb80c285f46f239e3514e161322f3e9 ;
; libraries/megafunctions/stratix_pll.inc             ; Quartus Prime Install ; work    ; a9a94c5b0e18105f7ae8c218a67ec9f7 ;
; libraries/megafunctions/stratixgx_lvds_receiver.inc ; Quartus Prime Install ; work    ; 4345ba26215807b8125dffc04ba2111a ;
; libraries/megafunctions/stratixgx_pll.inc           ; Quartus Prime Install ; work    ; 9e42adccc798f74ee4ef23211cb4dd1c ;
; libraries/megafunctions/stratixii_clkctrl.inc       ; Quartus Prime Install ; work    ; 635e42eb855c0070d7c749a73d4d3b48 ;
; libraries/megafunctions/stratixii_lvds_receiver.inc ; Quartus Prime Install ; work    ; 16705d37d90426370b21fd49cf826155 ;
; ../CORE/top_core/rx_lvds.v                          ; Project Directory     ; work    ; cbbc94d03621c98a8e01761609298f4a ;
; db/rx_lvds_lvds_rx.v                                ; Project Directory     ; work    ; a9a729cbeafd3e1cf41b3fb877b8a04e ;
+-----------------------------------------------------+-----------------------+---------+----------------------------------+


+--------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition rx_lvds:u_rx_lvds1 ;
+------------------------+-------------------------------------------+
; Type                   ; Count                                     ;
+------------------------+-------------------------------------------+
; arriav_clkena          ; 1                                         ;
; arriav_ff              ; 60                                        ;
;     plain              ; 60                                        ;
; arriav_ir_fifo_userdes ; 12                                        ;
; arriav_serdes_dpa      ; 6                                         ;
; boundary_port          ; 69                                        ;
; generic_pll            ; 3                                         ;
;                        ;                                           ;
; Max LUT depth          ; 0.00                                      ;
; Average LUT depth      ; 0.00                                      ;
+------------------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "rx_lvds_3:u_rx_lvds_3" Resource Utilization by Entity                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                            ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                          ; Entity Name          ; Library Name ;
+-------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |top                                                  ; 0 (0)               ; 100 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top                                                                                                                                                         ; top                  ; work         ;
;    |advca_driver:u_advca_driver|                      ; 0 (0)               ; 100 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|advca_driver:u_advca_driver                                                                                                                             ; advca_driver         ; work         ;
;       |rx_lvds_3:u_rx_lvds_3|                         ; 0 (0)               ; 100 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3                                                                                                       ; rx_lvds_3            ; work         ;
;          |altlvds_rx:ALTLVDS_RX_component|            ; 0 (0)               ; 100 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component                                                                       ; altlvds_rx           ; work         ;
;             |rx_lvds_3_lvds_rx:auto_generated|        ; 0 (0)               ; 100 (100)                 ; 0                 ; 0          ; 0    ; 0            ; |top|advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated                                      ; rx_lvds_3_lvds_rx    ; work         ;
;                |rx_lvds_3_altclkctrl:rx_outclock_buf| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rx_lvds_3_altclkctrl:rx_outclock_buf ; rx_lvds_3_altclkctrl ; work         ;
+-------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[0]  ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[1]  ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[2]  ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[3]  ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[4]  ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[5]  ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[6]  ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[7]  ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[8]  ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[9]  ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[10] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[11] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[12] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[13] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[14] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[15] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[16] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[17] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[18] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[19] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[20] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[21] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[22] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[23] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[24] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[25] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[26] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[27] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[28] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[29] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[30] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[31] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[32] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[33] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[34] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[35] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[36] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[37] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[38] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[39] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[40] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[41] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[42] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[43] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[44] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[45] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[46] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[47] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[48] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[49] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[50] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[51] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[52] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[53] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[54] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[55] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[56] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[57] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[58] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[59] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[60] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[61] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[62] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[63] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[64] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[65] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[66] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[67] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[68] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[69] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[70] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[71] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[72] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[73] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[74] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[75] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[76] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[77] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[78] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[79] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[80] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[81] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[82] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[83] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[84] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[85] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[86] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[87] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[88] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[89] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[90] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[91] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[92] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[93] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[94] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[95] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[96] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[97] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[98] ; yes                                                              ; yes                                        ;
; advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rxreg[99] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 100                                                                                   ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component ;
+----------------------------+-------+------+--------------------------------------------------------------+
; Assignment                 ; Value ; From ; To                                                           ;
+----------------------------+-------+------+--------------------------------------------------------------+
; REMOVE_DUPLICATE_REGISTERS ; OFF   ; -    ; -                                                            ;
+----------------------------+-------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                        ;
; PLL_COMPENSATION_MODE           ; LVDS  ; -    ; pll_sclk                                                                                 ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[0]                                                                                 ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[1]                                                                                 ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[2]                                                                                 ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[3]                                                                                 ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[4]                                                                                 ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[5]                                                                                 ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[6]                                                                                 ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[7]                                                                                 ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[8]                                                                                 ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[9]                                                                                 ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[10]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[11]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[12]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[13]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[14]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[15]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[16]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[17]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[18]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[19]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[20]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[21]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[22]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[23]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[24]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[25]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[26]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[27]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[28]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[29]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[30]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[31]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[32]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[33]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[34]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[35]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[36]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[37]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[38]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[39]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[40]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[41]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[42]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[43]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[44]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[45]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[46]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[47]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[48]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[49]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[50]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[51]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[52]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[53]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[54]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[55]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[56]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[57]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[58]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[59]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[60]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[61]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[62]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[63]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[64]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[65]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[66]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[67]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[68]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[69]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[70]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[71]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[72]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[73]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[74]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[75]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[76]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[77]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[78]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[79]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[80]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[81]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[82]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[83]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[84]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[85]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[86]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[87]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[88]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[89]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[90]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[91]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[92]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[93]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[94]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[95]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[96]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[97]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[98]                                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; rxreg[99]                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component ;
+--------------------------------------+-------------------+---------------------------------------------------------------------+
; Parameter Name                       ; Value             ; Type                                                                ;
+--------------------------------------+-------------------+---------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                    ; ON                ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS                 ; OFF               ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                  ; ON                ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS               ; OFF               ; IGNORE_CASCADE                                                      ;
; NUMBER_OF_CHANNELS                   ; 10                ; Signed Integer                                                      ;
; DESERIALIZATION_FACTOR               ; 10                ; Signed Integer                                                      ;
; REGISTERED_OUTPUT                    ; ON                ; Untyped                                                             ;
; INCLOCK_PERIOD                       ; 20000             ; Signed Integer                                                      ;
; INCLOCK_BOOST                        ; 0                 ; Signed Integer                                                      ;
; CDS_MODE                             ; UNUSED            ; Untyped                                                             ;
; INTENDED_DEVICE_FAMILY               ; Arria V           ; Untyped                                                             ;
; DEVICE_FAMILY                        ; Arria V           ; Untyped                                                             ;
; PORT_RX_DATA_ALIGN                   ; PORT_UNUSED       ; Untyped                                                             ;
; INPUT_DATA_RATE                      ; 500               ; Signed Integer                                                      ;
; INCLOCK_DATA_ALIGNMENT               ; EDGE_ALIGNED      ; Untyped                                                             ;
; INCLOCK_PHASE_SHIFT                  ; 0                 ; Signed Integer                                                      ;
; REGISTERED_DATA_ALIGN_INPUT          ; ON                ; Untyped                                                             ;
; COMMON_RX_TX_PLL                     ; OFF               ; Untyped                                                             ;
; ENABLE_DPA_MODE                      ; OFF               ; Untyped                                                             ;
; ENABLE_DPA_FIFO                      ; ON                ; Untyped                                                             ;
; USE_DPLL_RAWPERROR                   ; OFF               ; Untyped                                                             ;
; USE_CORECLOCK_INPUT                  ; OFF               ; Untyped                                                             ;
; DPLL_LOCK_COUNT                      ; 0                 ; Signed Integer                                                      ;
; DPLL_LOCK_WINDOW                     ; 0                 ; Signed Integer                                                      ;
; OUTCLOCK_RESOURCE                    ; AUTO              ; Untyped                                                             ;
; RX_ALIGN_DATA_REG                    ; RISING_EDGE       ; Untyped                                                             ;
; DATA_ALIGN_ROLLOVER                  ; 10                ; Signed Integer                                                      ;
; LOSE_LOCK_ON_ONE_CHANGE              ; OFF               ; Untyped                                                             ;
; RESET_FIFO_AT_FIRST_LOCK             ; ON                ; Untyped                                                             ;
; USE_EXTERNAL_PLL                     ; OFF               ; Untyped                                                             ;
; IMPLEMENT_IN_LES                     ; OFF               ; Untyped                                                             ;
; BUFFER_IMPLEMENTATION                ; RAM               ; Untyped                                                             ;
; DPA_INITIAL_PHASE_VALUE              ; 0                 ; Signed Integer                                                      ;
; ENABLE_DPA_ALIGN_TO_RISING_EDGE_ONLY ; OFF               ; Untyped                                                             ;
; ENABLE_DPA_INITIAL_PHASE_SELECTION   ; OFF               ; Untyped                                                             ;
; ENABLE_SOFT_CDR_MODE                 ; OFF               ; Untyped                                                             ;
; PLL_OPERATION_MODE                   ; NORMAL            ; Untyped                                                             ;
; SIM_DPA_IS_NEGATIVE_PPM_DRIFT        ; OFF               ; Untyped                                                             ;
; SIM_DPA_NET_PPM_VARIATION            ; 0                 ; Signed Integer                                                      ;
; SIM_DPA_OUTPUT_CLOCK_PHASE_SHIFT     ; 0                 ; Signed Integer                                                      ;
; USE_NO_PHASE_SHIFT                   ; ON                ; Untyped                                                             ;
; PORT_RX_CHANNEL_DATA_ALIGN           ; PORT_UNUSED       ; Untyped                                                             ;
; PLL_SELF_RESET_ON_LOSS_LOCK          ; OFF               ; Untyped                                                             ;
; X_ON_BITSLIP                         ; ON                ; Untyped                                                             ;
; ENABLE_DPA_PLL_CALIBRATION           ; OFF               ; Untyped                                                             ;
; CBXI_PARAMETER                       ; rx_lvds_3_lvds_rx ; Untyped                                                             ;
+--------------------------------------+-------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                                ;
+-----------------------------------------------------+-----------------------+---------+----------------------------------+
; File                                                ; Location              ; Library ; Checksum                         ;
+-----------------------------------------------------+-----------------------+---------+----------------------------------+
; libraries/megafunctions/aglobal161.inc              ; Quartus Prime Install ; work    ; c62a6b5cc8e4cfcf8898c1d1cb1c369d ;
; libraries/megafunctions/altddio_in.inc              ; Quartus Prime Install ; work    ; 0a7f8bf044cef74b82f5afc422898245 ;
; libraries/megafunctions/altlvds_rx.tdf              ; Quartus Prime Install ; work    ; 34408bb5fc423aab0a2e11200143e6ab ;
; libraries/megafunctions/stratix_lvds_receiver.inc   ; Quartus Prime Install ; work    ; 8bb80c285f46f239e3514e161322f3e9 ;
; libraries/megafunctions/stratix_pll.inc             ; Quartus Prime Install ; work    ; a9a94c5b0e18105f7ae8c218a67ec9f7 ;
; libraries/megafunctions/stratixgx_lvds_receiver.inc ; Quartus Prime Install ; work    ; 4345ba26215807b8125dffc04ba2111a ;
; libraries/megafunctions/stratixgx_pll.inc           ; Quartus Prime Install ; work    ; 9e42adccc798f74ee4ef23211cb4dd1c ;
; libraries/megafunctions/stratixii_clkctrl.inc       ; Quartus Prime Install ; work    ; 635e42eb855c0070d7c749a73d4d3b48 ;
; libraries/megafunctions/stratixii_lvds_receiver.inc ; Quartus Prime Install ; work    ; 16705d37d90426370b21fd49cf826155 ;
; ../CORE/top_core/rx_lvds_3.v                        ; Project Directory     ; work    ; d766b6b293e287fca6a9ad45cfedfe17 ;
; db/rx_lvds_3_lvds_rx.v                              ; Project Directory     ; work    ; 00fb1576b946f94371a0259882f38a5d ;
+-----------------------------------------------------+-----------------------+---------+----------------------------------+


+-----------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition rx_lvds_3:u_rx_lvds_3 ;
+------------------------+----------------------------------------------+
; Type                   ; Count                                        ;
+------------------------+----------------------------------------------+
; arriav_clkena          ; 1                                            ;
; arriav_ff              ; 100                                          ;
;     plain              ; 100                                          ;
; arriav_ir_fifo_userdes ; 20                                           ;
; arriav_serdes_dpa      ; 10                                           ;
; boundary_port          ; 113                                          ;
; generic_pll            ; 3                                            ;
;                        ;                                              ;
; Max LUT depth          ; 0.00                                         ;
; Average LUT depth      ; 0.00                                         ;
+------------------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "sld_hub:auto_hub" Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top                                                                                                                                    ; 92 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top                                                                                                                                                                                                                                                                                                                                            ; top                               ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 92 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 91 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 91 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 91 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 90 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 90 (57)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 91                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 24                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 92                                       ;
;     normal            ; 92                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 18                                       ;
;         3 data inputs ; 14                                       ;
;         4 data inputs ; 17                                       ;
;         5 data inputs ; 25                                       ;
;         6 data inputs ; 13                                       ;
; boundary_port         ; 107                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.33                                     ;
+-----------------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "sld_signaltap:auto_signaltap_0" Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                        ; Entity Name                       ; Library Name ;
+---------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top                                                                                                    ; 617 (0)             ; 4179 (0)                  ; 164864            ; 0          ; 0    ; 0            ; |top                                                                                                                                                                                                                                                                                                                                       ; top                               ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 617 (2)             ; 4179 (644)                ; 164864            ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 615 (0)             ; 3535 (0)                  ; 164864            ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 615 (67)            ; 3535 (1366)               ; 164864            ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 2 (0)               ; 58 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; lpm_decode                        ; work         ;
;                   |decode_1hf:auto_generated|                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_1hf:auto_generated                                                                                                              ; decode_1hf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)               ; 0 (0)                     ; 164864            ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; altsyncram                        ; work         ;
;                |altsyncram_k784:auto_generated|                                                         ; 0 (0)               ; 0 (0)                     ; 164864            ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated                                                                                                                                            ; altsyncram_k784                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                   ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 70 (70)             ; 54 (54)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 391 (1)             ; 1626 (1)                  ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 322 (0)             ; 1610 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)               ; 966 (966)                 ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 322 (0)             ; 644 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 68 (68)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 44 (12)             ; 384 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 11 (0)              ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; lpm_counter                       ; work         ;
;                   |cntr_o3i:auto_generated|                                                             ; 11 (11)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_o3i:auto_generated                                                        ; cntr_o3i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 9 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; lpm_counter                       ; work         ;
;                   |cntr_5oi:auto_generated|                                                             ; 9 (9)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5oi:auto_generated                                                                                 ; cntr_5oi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; lpm_counter                       ; work         ;
;                   |cntr_72i:auto_generated|                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_72i:auto_generated                                                                       ; cntr_72i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; lpm_counter                       ; work         ;
;                   |cntr_mki:auto_generated|                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_mki:auto_generated                                                                          ; cntr_mki                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 0 (0)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 1 (1)               ; 322 (322)                 ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 1 (1)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; sld_rom_sr                        ; work         ;
+---------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 22                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                   ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_data_bits                                   ; 322                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_bits                                ; 322                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_sample_depth                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_inversion_mask_length                       ; 989                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_storage_qualifier_bits                      ; 322                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 4179                                                   ;
;     CLR               ; 6                                                      ;
;     CLR SLD           ; 358                                                    ;
;     ENA               ; 67                                                     ;
;     ENA CLR           ; 1005                                                   ;
;     ENA CLR SCLR      ; 28                                                     ;
;     ENA SCLR          ; 31                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 32                                                     ;
;     SCLR SLD          ; 14                                                     ;
;     plain             ; 2605                                                   ;
; arriav_lcell_comb     ; 617                                                    ;
;     arith             ; 87                                                     ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 82                                                     ;
;         2 data inputs ; 1                                                      ;
;     normal            ; 530                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 10                                                     ;
;         2 data inputs ; 12                                                     ;
;         3 data inputs ; 9                                                      ;
;         4 data inputs ; 25                                                     ;
;         5 data inputs ; 359                                                    ;
;         6 data inputs ; 113                                                    ;
; boundary_port         ; 1694                                                   ;
; stratixv_ram_block    ; 322                                                    ;
;                       ;                                                        ;
; Max LUT depth         ; 4.10                                                   ;
; Average LUT depth     ; 0.78                                                   ;
+-----------------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|dac_base_gain:u_dac_base_gain"                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; base_gain ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|gain_control_mul:gmul"                      ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; datab[12]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; result[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream" ;
+--------------+-------+----------+-------------------------------------------+
; Port         ; Type  ; Severity ; Details                                   ;
+--------------+-------+----------+-------------------------------------------+
; rx_globle_en ; Input ; Info     ; Stuck at VCC                              ;
+--------------+-------+----------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[31].tx32ch"                                                 ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_pulse_l ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[30].tx32ch"                                                 ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_pulse_l ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[29].tx32ch"                                                 ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_pulse_l ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[28].tx32ch"                                                 ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_pulse_l ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[27].tx32ch"                                                 ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_pulse_l ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[26].tx32ch"                                                 ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_pulse_l ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[25].tx32ch"                                                 ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_pulse_l ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[24].tx32ch"                                                 ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_pulse_l ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[23].tx32ch"                                                 ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_pulse_l ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[22].tx32ch"                                                 ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_pulse_l ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[21].tx32ch"                                                 ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_pulse_l ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[20].tx32ch"                                                 ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_pulse_l ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[19].tx32ch"                                                 ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_pulse_l ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[18].tx32ch"                                                 ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_pulse_l ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[17].tx32ch"                                                 ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_pulse_l ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[16].tx32ch"                                                 ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_pulse_l ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[15].tx32ch"                                                 ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_pulse_l ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[14].tx32ch"                                                 ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_pulse_l ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[13].tx32ch"                                                 ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_pulse_l ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[12].tx32ch"                                                 ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_pulse_l ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[11].tx32ch"                                                 ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_pulse_l ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[10].tx32ch"                                                 ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_pulse_l ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[9].tx32ch"                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_pulse_l ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[8].tx32ch"                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_pulse_l ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[7].tx32ch"                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_pulse_l ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[6].tx32ch"                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_pulse_l ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[5].tx32ch"                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_pulse_l ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[4].tx32ch"                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_pulse_l ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[3].tx32ch"                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_pulse_l ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[2].tx32ch"                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_pulse_l ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[1].tx32ch"                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_pulse_l ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[0].tx32ch"                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_pulse_l ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel" ;
+--------+--------+----------+--------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                  ;
+--------+--------+----------+--------------------------------------------------------------------------+
; dout_i ; Output ; Info     ; Explicitly unconnected                                                   ;
+--------+--------+----------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel" ;
+--------+--------+----------+--------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                  ;
+--------+--------+----------+--------------------------------------------------------------------------+
; dout_q ; Output ; Info     ; Explicitly unconnected                                                   ;
+--------+--------+----------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pa_top:u_pa_top|pa_rx_tx_fsm:u_pa_rx_tx_fsm"                                                    ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; fsm_en           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rxtx_state_cnt   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txrx_globle_en   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; idle_state_count ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ut_top:u_ut_top|sram:u_sram"                                                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; arm_wr    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; touch_irq ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; arm_addr6 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "ut_top:u_ut_top|com_interface:u_com_interface" ;
+-------------+-------+----------+------------------------------------------+
; Port        ; Type  ; Severity ; Details                                  ;
+-------------+-------+----------+------------------------------------------+
; y_encoder_b ; Input ; Info     ; Stuck at VCC                             ;
+-------------+-------+----------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ut_top:u_ut_top|analog:u_analog2"                                                               ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; dac_analog_out_p ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ut_top:u_ut_top|analog:u_analog1"                                                                                    ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dac_analog_out_p ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ut_top:u_ut_top|alarm_operator:u_alarm_operator"                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; analog_out0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; analog_out1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ut_top:u_ut_top|strobe_alarm_se:u_strobe_alarm_se54"                                                             ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; bef_or_crest ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; warn_flag_t  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ut_top:u_ut_top|strobe_alarm_se:u_strobe_alarm_se53"                                                             ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; bef_or_crest ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; warn_flag_t  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ut_top:u_ut_top|strobe_alarm_se:u_strobe_alarm_se52"                                                             ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; bef_or_crest ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; warn_flag_t  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ut_top:u_ut_top|strobe_alarm_se:u_strobe_alarm_se51"                                                             ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; bef_or_crest ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; warn_flag_t  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ut_top:u_ut_top|strobe_alarm_se:u_strobe_alarm_se50"                                                             ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; bef_or_crest ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; warn_flag_t  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ut_top:u_ut_top|strobe_alarm_se:u_strobe_alarm_se49"                                                             ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; bef_or_crest ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ut_top:u_ut_top|fsm_delay:u_fsm_delay"                                                                                  ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                  ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; vitual_flaw_cnt_set ; Input  ; Info     ; Stuck at GND                                                                                             ;
; alarm_out_en_p      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:b"                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; syn_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum" ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                         ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------+
; result[10..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ut_top:u_ut_top|state_cfg:u_state_cfg"                                                              ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset                ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rx_tx_ilde_state_buf ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rxtx_state_cnt       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rxtx_state_cnt_syn   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ut_top:u_ut_top|rx_tx_fsm:u_rx_tx_fsm"                                                                               ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; in_trig          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; trig_reset       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; idle_state_count ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0" ;
+---------------+-------+----------+------------------------------------------+
; Port          ; Type  ; Severity ; Details                                  ;
+---------------+-------+----------+------------------------------------------+
; numer[24..20] ; Input ; Info     ; Stuck at VCC                             ;
; numer[16..13] ; Input ; Info     ; Stuck at VCC                             ;
; numer[12..9]  ; Input ; Info     ; Stuck at GND                             ;
; numer[7..0]   ; Input ; Info     ; Stuck at GND                             ;
; numer[27]     ; Input ; Info     ; Stuck at GND                             ;
; numer[26]     ; Input ; Info     ; Stuck at VCC                             ;
; numer[25]     ; Input ; Info     ; Stuck at GND                             ;
; numer[19]     ; Input ; Info     ; Stuck at GND                             ;
; numer[18]     ; Input ; Info     ; Stuck at VCC                             ;
; numer[17]     ; Input ; Info     ; Stuck at GND                             ;
; numer[8]      ; Input ; Info     ; Stuck at VCC                             ;
+---------------+-------+----------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ut_top:u_ut_top|ex_trig:u_ex_trig"                                                                            ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; reset     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; ex_syn_p  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ex_syn_pp ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ut_top:u_ut_top"                                                                                              ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tx_rx_en  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; fpga_beep ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "config_explain:u_config_explain|source_command:u_source_command"                                                                                   ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                      ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; load_reg_en ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_FIR_COE:ram_fir_coe_inst" ;
+-----------+-------+----------+-----------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                     ;
+-----------+-------+----------+-----------------------------------------------------------------------------+
; data      ; Input ; Info     ; Stuck at GND                                                                ;
; wraddress ; Input ; Info     ; Stuck at GND                                                                ;
; wren      ; Input ; Info     ; Stuck at GND                                                                ;
+-----------+-------+----------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "config_explain:u_config_explain|pcontrol_spi:u_pcontrol_spi"                                                                                            ;
+------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                      ;
+------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; spi_reset        ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; rx_tx_idle_state ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus"                                                                                          ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                              ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; i_adc_spi_start ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; o_adc_spi_rdata ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "o_adc_spi_rdata[15..1]" have no fanouts ;
; o_adc_spi_rdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                  ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "advca_driver:u_advca_driver|ad_spi_bus:u_ad_spi_bus"                                                                                            ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                              ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; i_adc_spi_start ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; o_adc_spi_rdata ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "o_adc_spi_rdata[15..1]" have no fanouts ;
; o_adc_spi_rdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                  ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "osc_100_200_40m:u_osc_100_200_40m" ;
+--------+--------+----------+----------------------------------+
; Port   ; Type   ; Severity ; Details                          ;
+--------+--------+----------+----------------------------------+
; rst    ; Input  ; Info     ; Stuck at GND                     ;
; locked ; Output ; Info     ; Explicitly unconnected           ;
+--------+--------+----------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 322                 ; 322              ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:53     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:03     ;
; sld_hub:auto_hub               ; 00:00:00     ;
; rx_lvds_3:u_rx_lvds_3          ; 00:00:00     ;
+--------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition
    Info: Processing started: Thu Jan 19 15:42:59 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Phascan -c Phascan
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/core/top_core/rx_lvds_3.v
    Info (12023): Found entity 1: rx_lvds_3 File: D:/Phascan_2017_1_18_restored/CORE/top_core/rx_lvds_3.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/core/top_core/rx_lvds.v
    Info (12023): Found entity 1: rx_lvds File: D:/Phascan_2017_1_18_restored/CORE/top_core/rx_lvds.v Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/tx_1ch.vhd
    Info (12022): Found design unit 1: tx_1ch-rtl File: D:/Phascan_2017_1_18_restored/SRC/ut_src/tx_1ch.vhd Line: 23
    Info (12023): Found entity 1: tx_1ch File: D:/Phascan_2017_1_18_restored/SRC/ut_src/tx_1ch.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/state_cfg.vhd
    Info (12022): Found design unit 1: state_cfg-rtl File: D:/Phascan_2017_1_18_restored/SRC/ut_src/state_cfg.vhd Line: 47
    Info (12023): Found entity 1: state_cfg File: D:/Phascan_2017_1_18_restored/SRC/ut_src/state_cfg.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/core/pa_core/gain_control_mul.vhd
    Info (12022): Found design unit 1: gain_control_mul-SYN File: D:/Phascan_2017_1_18_restored/CORE/pa_core/gain_control_mul.vhd Line: 54
    Info (12023): Found entity 1: gain_control_mul File: D:/Phascan_2017_1_18_restored/CORE/pa_core/gain_control_mul.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/core/pa_core/parallel_32add.vhd
    Info (12022): Found design unit 1: parallel_32add-SYN File: D:/Phascan_2017_1_18_restored/CORE/pa_core/parallel_32add.vhd Line: 84
    Info (12023): Found entity 1: parallel_32add File: D:/Phascan_2017_1_18_restored/CORE/pa_core/parallel_32add.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/strobe_i.vhd
    Info (12022): Found design unit 1: strobe_i-rtl File: D:/Phascan_2017_1_18_restored/SRC/ut_src/STROBE_I.vhd Line: 35
    Info (12023): Found entity 1: strobe_i File: D:/Phascan_2017_1_18_restored/SRC/ut_src/STROBE_I.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/strobe_ab.vhd
    Info (12022): Found design unit 1: strobe_ab-rtl File: D:/Phascan_2017_1_18_restored/SRC/ut_src/STROBE_AB.vhd Line: 36
    Info (12023): Found entity 1: strobe_ab File: D:/Phascan_2017_1_18_restored/SRC/ut_src/STROBE_AB.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/com_interface.vhd
    Info (12022): Found design unit 1: com_interface-rtl File: D:/Phascan_2017_1_18_restored/SRC/ut_src/com_interface.vhd Line: 62
    Info (12023): Found entity 1: com_interface File: D:/Phascan_2017_1_18_restored/SRC/ut_src/com_interface.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/analog.vhd
    Info (12022): Found design unit 1: analog-rtl File: D:/Phascan_2017_1_18_restored/SRC/ut_src/analog.vhd Line: 41
    Info (12023): Found entity 1: analog File: D:/Phascan_2017_1_18_restored/SRC/ut_src/analog.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/alarm_operator.vhd
    Info (12022): Found design unit 1: alarm_operator-alarm File: D:/Phascan_2017_1_18_restored/SRC/ut_src/alarm_operator.vhd Line: 51
    Info (12023): Found entity 1: alarm_operator File: D:/Phascan_2017_1_18_restored/SRC/ut_src/alarm_operator.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/strobe_alarm.vhd
    Info (12022): Found design unit 1: strobe_alarm-alarm File: D:/Phascan_2017_1_18_restored/SRC/ut_src/strobe_alarm.vhd Line: 34
    Info (12023): Found entity 1: strobe_alarm File: D:/Phascan_2017_1_18_restored/SRC/ut_src/strobe_alarm.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/strobe_alarm_se.vhd
    Info (12022): Found design unit 1: strobe_alarm_se-rtl File: D:/Phascan_2017_1_18_restored/SRC/ut_src/strobe_alarm_se.vhd Line: 40
    Info (12023): Found entity 1: strobe_alarm_se File: D:/Phascan_2017_1_18_restored/SRC/ut_src/strobe_alarm_se.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/fsm_delay.vhd
    Info (12022): Found design unit 1: fsm_delay-rtl File: D:/Phascan_2017_1_18_restored/SRC/ut_src/fsm_delay.vhd Line: 45
    Info (12023): Found entity 1: fsm_delay File: D:/Phascan_2017_1_18_restored/SRC/ut_src/fsm_delay.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/strobe_a_b_i.vhd
    Info (12022): Found design unit 1: strobe_a_b_i-rtl File: D:/Phascan_2017_1_18_restored/SRC/ut_src/STROBE_A_B_I.vhd Line: 73
    Info (12023): Found entity 1: strobe_a_b_i File: D:/Phascan_2017_1_18_restored/SRC/ut_src/STROBE_A_B_I.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/hs.vhd
    Info (12022): Found design unit 1: hs-rtl File: D:/Phascan_2017_1_18_restored/SRC/ut_src/hs.vhd Line: 46
    Info (12023): Found entity 1: hs File: D:/Phascan_2017_1_18_restored/SRC/ut_src/hs.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/core/ut_core/g96k8bitram.vhd
    Info (12022): Found design unit 1: g96k8bitram-SYN File: D:/Phascan_2017_1_18_restored/CORE/ut_core/g96k8bitram.vhd Line: 57
    Info (12023): Found entity 1: g96k8bitram File: D:/Phascan_2017_1_18_restored/CORE/ut_core/g96k8bitram.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/sram.v
    Info (12023): Found entity 1: sram File: D:/Phascan_2017_1_18_restored/SRC/ut_src/sram.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/average_ram.vhd
    Info (12022): Found design unit 1: average_ram-rtl File: D:/Phascan_2017_1_18_restored/SRC/ut_src/average_ram.vhd Line: 20
    Info (12023): Found entity 1: average_ram File: D:/Phascan_2017_1_18_restored/SRC/ut_src/average_ram.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/video_compress.vhd
    Info (12022): Found design unit 1: video_compress-rtl File: D:/Phascan_2017_1_18_restored/SRC/ut_src/VIDEO_COMPRESS.vhd Line: 36
    Info (12023): Found entity 1: video_compress File: D:/Phascan_2017_1_18_restored/SRC/ut_src/VIDEO_COMPRESS.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/average_finish.vhd
    Info (12022): Found design unit 1: average_finish-video File: D:/Phascan_2017_1_18_restored/SRC/ut_src/AVERAGE_FINISH.vhd Line: 29
    Info (12023): Found entity 1: average_finish File: D:/Phascan_2017_1_18_restored/SRC/ut_src/AVERAGE_FINISH.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/ut_ter_resistance.vhd
    Info (12022): Found design unit 1: ut_ter_resistance-rtl File: D:/Phascan_2017_1_18_restored/SRC/ut_src/UT_TER_RESISTANCE.vhd Line: 23
    Info (12023): Found entity 1: ut_ter_resistance File: D:/Phascan_2017_1_18_restored/SRC/ut_src/UT_TER_RESISTANCE.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/one_handred_ms.vhd
    Info (12022): Found design unit 1: one_handred_ms-rtl File: D:/Phascan_2017_1_18_restored/SRC/ut_src/one_handred_ms.vhd Line: 23
    Info (12023): Found entity 1: one_handred_ms File: D:/Phascan_2017_1_18_restored/SRC/ut_src/one_handred_ms.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/core/ut_core/altddio_out0.vhd
    Info (12022): Found design unit 1: altddio_out0-SYN File: D:/Phascan_2017_1_18_restored/CORE/ut_core/altddio_out0.vhd Line: 54
    Info (12023): Found entity 1: altddio_out0 File: D:/Phascan_2017_1_18_restored/CORE/ut_core/altddio_out0.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/dac_base_gain.v
    Info (12023): Found entity 1: dac_base_gain File: D:/Phascan_2017_1_18_restored/SRC/ut_src/dac_base_gain.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/tcg_ctrl.v
    Info (12023): Found entity 1: tcg_ctrl File: D:/Phascan_2017_1_18_restored/SRC/ut_src/tcg_ctrl.v Line: 1
Warning (10335): Unrecognized synthesis attribute "temp_keep" at ../SRC/ut_src/average_ctl.vhd(195) File: D:/Phascan_2017_1_18_restored/SRC/ut_src/average_ctl.vhd Line: 195
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/average_ctl.vhd
    Info (12022): Found design unit 1: average_ctl-rtl File: D:/Phascan_2017_1_18_restored/SRC/ut_src/average_ctl.vhd Line: 50
    Info (12023): Found entity 1: average_ctl File: D:/Phascan_2017_1_18_restored/SRC/ut_src/average_ctl.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/dma_int.vhd
    Info (12022): Found design unit 1: dma_int-rtl File: D:/Phascan_2017_1_18_restored/SRC/ut_src/dma_int.vhd Line: 28
    Info (12023): Found entity 1: dma_int File: D:/Phascan_2017_1_18_restored/SRC/ut_src/dma_int.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/core/ut_core/adder39_20bit.vhd
    Info (12022): Found design unit 1: adder39_20bit-SYN File: D:/Phascan_2017_1_18_restored/CORE/ut_core/adder39_20bit.vhd Line: 91
    Info (12023): Found entity 1: adder39_20bit File: D:/Phascan_2017_1_18_restored/CORE/ut_core/adder39_20bit.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/video_filter.vhd
    Info (12022): Found design unit 1: video_filter-video File: D:/Phascan_2017_1_18_restored/SRC/ut_src/Video_filter.vhd Line: 16
    Info (12023): Found entity 1: video_filter File: D:/Phascan_2017_1_18_restored/SRC/ut_src/Video_filter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/inter_12bit_signed.vhd
    Info (12022): Found design unit 1: inter_12bit_signed-rtl File: D:/Phascan_2017_1_18_restored/SRC/ut_src/inter_12bit_signed.vhd Line: 21
    Info (12023): Found entity 1: inter_12bit_signed File: D:/Phascan_2017_1_18_restored/SRC/ut_src/inter_12bit_signed.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/core/ut_core/parallel_33add24bit.vhd
    Info (12022): Found design unit 1: parallel_33add24bit-SYN File: D:/Phascan_2017_1_18_restored/CORE/ut_core/parallel_33add24bit.vhd Line: 85
    Info (12023): Found entity 1: parallel_33add24bit File: D:/Phascan_2017_1_18_restored/CORE/ut_core/parallel_33add24bit.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/decimation4_12bit_signed.vhd
    Info (12022): Found design unit 1: decimation4_12bit_signed-rtl File: D:/Phascan_2017_1_18_restored/SRC/ut_src/decimation4_12bit_signed.vhd Line: 17
    Info (12023): Found entity 1: decimation4_12bit_signed File: D:/Phascan_2017_1_18_restored/SRC/ut_src/decimation4_12bit_signed.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/inter_hb_top.vhd
    Info (12022): Found design unit 1: inter_hb_top-behav File: D:/Phascan_2017_1_18_restored/SRC/ut_src/inter_hb_top.vhd Line: 22
    Info (12023): Found entity 1: inter_hb_top File: D:/Phascan_2017_1_18_restored/SRC/ut_src/inter_hb_top.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/band_fir.vhd
    Info (12022): Found design unit 1: band_fir-rtl File: D:/Phascan_2017_1_18_restored/SRC/ut_src/band_fir.vhd Line: 21
    Info (12023): Found entity 1: band_fir File: D:/Phascan_2017_1_18_restored/SRC/ut_src/band_fir.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/deci_hb_top.vhd
    Info (12022): Found design unit 1: deci_hb_top-behav File: D:/Phascan_2017_1_18_restored/SRC/ut_src/deci_hb_top.vhd Line: 22
    Info (12023): Found entity 1: deci_hb_top File: D:/Phascan_2017_1_18_restored/SRC/ut_src/deci_hb_top.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/iir.vhd
    Info (12022): Found design unit 1: iir-iir_rtl File: D:/Phascan_2017_1_18_restored/SRC/ut_src/IIR.vhd Line: 15
    Info (12023): Found entity 1: iir File: D:/Phascan_2017_1_18_restored/SRC/ut_src/IIR.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/band_select.vhd
    Info (12022): Found design unit 1: band_select-rtl File: D:/Phascan_2017_1_18_restored/SRC/ut_src/band_select.vhd Line: 14
    Info (12023): Found entity 1: band_select File: D:/Phascan_2017_1_18_restored/SRC/ut_src/band_select.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/core/ut_core/ram_1024_focuslaw.vhd
    Info (12022): Found design unit 1: ram_1024_focuslaw-SYN File: D:/Phascan_2017_1_18_restored/CORE/ut_core/RAM_1024_FocusLaw.vhd Line: 56
    Info (12023): Found entity 1: RAM_1024_FocusLaw File: D:/Phascan_2017_1_18_restored/CORE/ut_core/RAM_1024_FocusLaw.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/core/ut_core/ram_gl0bal_reg.vhd
    Info (12022): Found design unit 1: ram_gl0bal_reg-SYN File: D:/Phascan_2017_1_18_restored/CORE/ut_core/RAM_GL0BAL_REG.vhd Line: 56
    Info (12023): Found entity 1: RAM_GL0BAL_REG File: D:/Phascan_2017_1_18_restored/CORE/ut_core/RAM_GL0BAL_REG.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/core/ut_core/ram_fir_coe.vhd
    Info (12022): Found design unit 1: ram_fir_coe-SYN File: D:/Phascan_2017_1_18_restored/CORE/ut_core/RAM_FIR_COE.vhd Line: 56
    Info (12023): Found entity 1: RAM_FIR_COE File: D:/Phascan_2017_1_18_restored/CORE/ut_core/RAM_FIR_COE.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/core/ut_core/ram_tcg.vhd
    Info (12022): Found design unit 1: ram_tcg-SYN File: D:/Phascan_2017_1_18_restored/CORE/ut_core/RAM_TCG.vhd Line: 56
    Info (12023): Found entity 1: RAM_TCG File: D:/Phascan_2017_1_18_restored/CORE/ut_core/RAM_TCG.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/core/ut_core/ram_group.vhd
    Info (12022): Found design unit 1: ram_group-SYN File: D:/Phascan_2017_1_18_restored/CORE/ut_core/RAM_GROUP.vhd Line: 56
    Info (12023): Found entity 1: RAM_GROUP File: D:/Phascan_2017_1_18_restored/CORE/ut_core/RAM_GROUP.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/source_command.vhd
    Info (12022): Found design unit 1: source_command-rtl File: D:/Phascan_2017_1_18_restored/SRC/ut_src/source_command.vhd Line: 115
    Info (12023): Found entity 1: source_command File: D:/Phascan_2017_1_18_restored/SRC/ut_src/source_command.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/m9k_ram.vhd
    Info (12022): Found design unit 1: m9k_ram-ram File: D:/Phascan_2017_1_18_restored/SRC/ut_src/m9k_ram.vhd Line: 41
    Info (12023): Found entity 1: m9k_ram File: D:/Phascan_2017_1_18_restored/SRC/ut_src/m9k_ram.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/pcontrol_spi.vhd
    Info (12022): Found design unit 1: pcontrol_spi-spi File: D:/Phascan_2017_1_18_restored/SRC/ut_src/pcontrol_spi.vhd Line: 28
    Info (12023): Found entity 1: pcontrol_spi File: D:/Phascan_2017_1_18_restored/SRC/ut_src/pcontrol_spi.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/reset_delay.vhd
    Info (12022): Found design unit 1: reset_delay-rtl File: D:/Phascan_2017_1_18_restored/SRC/ut_src/reset_delay.vhd Line: 24
    Info (12023): Found entity 1: reset_delay File: D:/Phascan_2017_1_18_restored/SRC/ut_src/reset_delay.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/rx_tx_fsm.vhd
    Info (12022): Found design unit 1: rx_tx_fsm-rtl File: D:/Phascan_2017_1_18_restored/SRC/ut_src/RX_TX_FSM.vhd Line: 40
    Info (12023): Found entity 1: rx_tx_fsm File: D:/Phascan_2017_1_18_restored/SRC/ut_src/RX_TX_FSM.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/core/ut_core/division0.vhd
    Info (12022): Found design unit 1: division0-SYN File: D:/Phascan_2017_1_18_restored/CORE/ut_core/DIVISION0.vhd Line: 55
    Info (12023): Found entity 1: DIVISION0 File: D:/Phascan_2017_1_18_restored/CORE/ut_core/DIVISION0.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/ex_trig.v
    Info (12023): Found entity 1: ex_trig File: D:/Phascan_2017_1_18_restored/SRC/ut_src/EX_TRIG.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/top_src/ut_top.v
    Info (12023): Found entity 1: ut_top File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/top_src/top.v
    Info (12023): Found entity 1: top File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/top_src/reset_gen.v
    Info (12023): Found entity 1: reset_gen File: D:/Phascan_2017_1_18_restored/SRC/top_src/reset_gen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/top_src/pa_top.v
    Info (12023): Found entity 1: pa_top File: D:/Phascan_2017_1_18_restored/SRC/top_src/pa_top.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/top_src/alarm.vhd
    Info (12022): Found design unit 1: alarm-alarm File: D:/Phascan_2017_1_18_restored/SRC/top_src/alarm.vhd Line: 22
    Info (12023): Found entity 1: alarm File: D:/Phascan_2017_1_18_restored/SRC/top_src/alarm.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/top_src/ad_spi_bus.v
    Info (12023): Found entity 1: ad_spi_bus File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/top_src/resetdelay.v
    Info (12023): Found entity 1: resetdelay File: D:/Phascan_2017_1_18_restored/SRC/top_src/resetdelay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/data_control.v
    Info (12023): Found entity 1: data_control File: D:/Phascan_2017_1_18_restored/SRC/ut_src/data_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/config_explain.v
    Info (12023): Found entity 1: config_explain File: D:/Phascan_2017_1_18_restored/SRC/ut_src/config_explain.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/demodulation.vhd
    Info (12022): Found design unit 1: demodulation-demod File: D:/Phascan_2017_1_18_restored/SRC/ut_src/demodulation.vhd Line: 20
    Info (12023): Found entity 1: demodulation File: D:/Phascan_2017_1_18_restored/SRC/ut_src/demodulation.vhd Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/average_start.v
    Info (12023): Found entity 1: average_start File: D:/Phascan_2017_1_18_restored/SRC/ut_src/average_start.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/ut_dac_gain.v
    Info (12023): Found entity 1: ut_dac_gain File: D:/Phascan_2017_1_18_restored/SRC/ut_src/ut_dac_gain.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/ut_tx_ctrl.v
    Info (12023): Found entity 1: ut_tx_ctrl File: D:/Phascan_2017_1_18_restored/SRC/ut_src/ut_tx_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/tofd_vga_ctrl.v
    Info (12023): Found entity 1: tofd_vga_ctrl File: D:/Phascan_2017_1_18_restored/SRC/ut_src/tofd_vga_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/select_switch.v
    Info (12023): Found entity 1: select_switch File: D:/Phascan_2017_1_18_restored/SRC/ut_src/select_switch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/pa_src/pa_tx_ctrl.v
    Info (12023): Found entity 1: pa_tx_ctrl File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/pa_src/pa_gen_reset.v
    Info (12023): Found entity 1: pa_gen_reset File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_gen_reset.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/pa_src/pa_data_stream.v
    Info (12023): Found entity 1: pa_data_stream File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_data_stream.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/pa_src/adc_delay_ch.vhd
    Info (12022): Found design unit 1: adc_delay_ch-adc_sync_fpga File: D:/Phascan_2017_1_18_restored/SRC/pa_src/adc_delay_ch.vhd Line: 19
    Info (12023): Found entity 1: adc_delay_ch File: D:/Phascan_2017_1_18_restored/SRC/pa_src/adc_delay_ch.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/pa_src/pa_rx_tx_fsm.v
    Info (12023): Found entity 1: pa_rx_tx_fsm File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_rx_tx_fsm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/top_src/advca_driver.v
    Info (12023): Found entity 1: advca_driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/advca_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/pa_src/ad580x_init.v
    Info (12023): Found entity 1: ad580x_init File: D:/Phascan_2017_1_18_restored/SRC/pa_src/ad580x_init.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/pa_src/vca580x_init.v
    Info (12023): Found entity 1: vca580x_init File: D:/Phascan_2017_1_18_restored/SRC/pa_src/vca580x_init.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/pa_src/pa_dac_d.v
    Info (12023): Found entity 1: pa_dac_d File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_dac_d.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/pa_src/pa_tcg_ctrol.v
    Info (12023): Found entity 1: pa_tcg_ctrol File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tcg_ctrol.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/data_average.v
    Info (12023): Found entity 1: data_average File: D:/Phascan_2017_1_18_restored/SRC/ut_src/data_average.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/core/ut_core/data_average_fifo.v
    Info (12023): Found entity 1: data_average_fifo File: D:/Phascan_2017_1_18_restored/CORE/ut_core/data_average_fifo.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/sim/top_tb.v
    Info (12023): Found entity 1: top_tb File: D:/Phascan_2017_1_18_restored/SIM/top_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/sim/dma_inst.v
    Info (12023): Found entity 1: dma_inst File: D:/Phascan_2017_1_18_restored/SIM/dma_inst.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/pa_src/serial2parallel.v
    Info (12023): Found entity 1: serial2parallel File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/pa_src/pa_tx.v
    Info (12023): Found entity 1: pa_tx File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/top_src/run_led.v
    Info (12023): Found entity 1: run_led File: D:/Phascan_2017_1_18_restored/SRC/top_src/run_led.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/ut_data_control.v
    Info (12023): Found entity 1: ut_data_control File: D:/Phascan_2017_1_18_restored/SRC/ut_src/ut_data_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/pa_src/gen_focus_start.v
    Info (12023): Found entity 1: gen_focus_start File: D:/Phascan_2017_1_18_restored/SRC/pa_src/gen_focus_start.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/pa_src/pa_rx_ctrl.v
    Info (12023): Found entity 1: pa_rx_ctrl File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_rx_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/top_src/vca_spi_bus.v
    Info (12023): Found entity 1: vca_spi_bus File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/pa_src/pa_fsm_buf.vhd
    Info (12022): Found design unit 1: pa_fsm_buf-rtl File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_fsm_buf.vhd Line: 15
    Info (12023): Found entity 1: pa_fsm_buf File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_fsm_buf.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/pa_src/tx_command.vhd
    Info (12022): Found design unit 1: tx_command-rtl File: D:/Phascan_2017_1_18_restored/SRC/pa_src/tx_command.vhd Line: 21
    Info (12023): Found entity 1: tx_command File: D:/Phascan_2017_1_18_restored/SRC/pa_src/tx_command.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/top_src/fsm_buf.vhd
    Info (12022): Found design unit 1: fsm_buf-rtl File: D:/Phascan_2017_1_18_restored/SRC/top_src/fsm_buf.vhd Line: 15
    Info (12023): Found entity 1: fsm_buf File: D:/Phascan_2017_1_18_restored/SRC/top_src/fsm_buf.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/top_src/delay_pd.v
    Info (12023): Found entity 1: delay_pd File: D:/Phascan_2017_1_18_restored/SRC/top_src/delay_pd.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/spi_explain.v
    Info (12023): Found entity 1: spi_explain File: D:/Phascan_2017_1_18_restored/SRC/ut_src/spi_explain.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/data_finish.vhd
    Info (12022): Found design unit 1: data_finish-rtl File: D:/Phascan_2017_1_18_restored/SRC/ut_src/data_finish.vhd Line: 20
    Info (12023): Found entity 1: data_finish File: D:/Phascan_2017_1_18_restored/SRC/ut_src/data_finish.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/core/top_core/osc_100_200_40m.v
    Info (12023): Found entity 1: osc_100_200_40m File: D:/Phascan_2017_1_18_restored/CORE/top_core/osc_100_200_40m.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/core/top_core/osc_100_200_40m/osc_100_200_40m_0002.v
    Info (12023): Found entity 1: osc_100_200_40m_0002 File: D:/Phascan_2017_1_18_restored/CORE/top_core/osc_100_200_40m/osc_100_200_40m_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/gen_dma.vhd
    Info (12022): Found design unit 1: gen_dma-rtl File: D:/Phascan_2017_1_18_restored/SRC/ut_src/gen_dma.vhd Line: 20
    Info (12023): Found entity 1: gen_dma File: D:/Phascan_2017_1_18_restored/SRC/ut_src/gen_dma.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/gen_state.vhd
    Info (12022): Found design unit 1: gen_state-rtl File: D:/Phascan_2017_1_18_restored/SRC/ut_src/gen_state.vhd Line: 21
    Info (12023): Found entity 1: gen_state File: D:/Phascan_2017_1_18_restored/SRC/ut_src/gen_state.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/ut_src/modulation.vhd
    Info (12022): Found design unit 1: modulation-demod File: D:/Phascan_2017_1_18_restored/SRC/ut_src/modulation.vhd Line: 15
    Info (12023): Found entity 1: modulation File: D:/Phascan_2017_1_18_restored/SRC/ut_src/modulation.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/top_src/inter_hb_filter.v
    Info (12023): Found entity 1: inter_hb_filter File: D:/Phascan_2017_1_18_restored/SRC/top_src/inter_hb_filter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/top_src/mid_filter.v
    Info (12023): Found entity 1: mid_filter File: D:/Phascan_2017_1_18_restored/SRC/top_src/mid_filter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/core/top_core/rx_lvds_50m.v
    Info (12023): Found entity 1: rx_lvds_50m File: D:/Phascan_2017_1_18_restored/CORE/top_core/rx_lvds_50m.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/core/top_core/rx_lvds_50m/rx_lvds_50m_0002.v
    Info (12023): Found entity 1: rx_lvds_50m_0002 File: D:/Phascan_2017_1_18_restored/CORE/top_core/rx_lvds_50m/rx_lvds_50m_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/core/top_core/osc_500m.v
    Info (12023): Found entity 1: osc_500m File: D:/Phascan_2017_1_18_restored/CORE/top_core/osc_500m.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/core/top_core/osc_500m/osc_500m_0002.v
    Info (12023): Found entity 1: osc_500m_0002 File: D:/Phascan_2017_1_18_restored/CORE/top_core/osc_500m/osc_500m_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/top_src/advca_driver1.v
    Info (12023): Found entity 1: advca_driver1 File: D:/Phascan_2017_1_18_restored/SRC/top_src/advca_driver1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /phascan_2017_1_18_restored/src/top_src/rx_serial2parallel.v
    Info (12023): Found entity 1: rx_serial2parallel File: D:/Phascan_2017_1_18_restored/SRC/top_src/rx_serial2parallel.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at ut_top.v(395): created implicit net for "dqm_int" File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 395
Warning (10236): Verilog HDL Implicit Net warning at top.v(353): created implicit net for "pd_en" File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 353
Warning (10236): Verilog HDL Implicit Net warning at top.v(449): created implicit net for "rx_locked3" File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 449
Warning (10236): Verilog HDL Implicit Net warning at advca_driver.v(434): created implicit net for "rx_outclock3" File: D:/Phascan_2017_1_18_restored/SRC/top_src/advca_driver.v Line: 434
Warning (10236): Verilog HDL Implicit Net warning at top_tb.v(250): created implicit net for "d22" File: D:/Phascan_2017_1_18_restored/SIM/top_tb.v Line: 250
Warning (10236): Verilog HDL Implicit Net warning at advca_driver1.v(434): created implicit net for "rx_outclock3" File: D:/Phascan_2017_1_18_restored/SRC/top_src/advca_driver1.v Line: 434
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10034): Output port "mcspi1_somi" at top.v(138) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 138
Info (12128): Elaborating entity "osc_100_200_40m" for hierarchy "osc_100_200_40m:u_osc_100_200_40m" File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 254
Info (12128): Elaborating entity "osc_100_200_40m_0002" for hierarchy "osc_100_200_40m:u_osc_100_200_40m|osc_100_200_40m_0002:osc_100_200_40m_inst" File: D:/Phascan_2017_1_18_restored/CORE/top_core/osc_100_200_40m.v Line: 24
Info (12128): Elaborating entity "altera_pll" for hierarchy "osc_100_200_40m:u_osc_100_200_40m|osc_100_200_40m_0002:osc_100_200_40m_inst|altera_pll:altera_pll_i" File: D:/Phascan_2017_1_18_restored/CORE/top_core/osc_100_200_40m/osc_100_200_40m_0002.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "osc_100_200_40m:u_osc_100_200_40m|osc_100_200_40m_0002:osc_100_200_40m_inst|altera_pll:altera_pll_i" File: D:/Phascan_2017_1_18_restored/CORE/top_core/osc_100_200_40m/osc_100_200_40m_0002.v Line: 91
Info (12133): Instantiated megafunction "osc_100_200_40m:u_osc_100_200_40m|osc_100_200_40m_0002:osc_100_200_40m_inst|altera_pll:altera_pll_i" with the following parameter: File: D:/Phascan_2017_1_18_restored/CORE/top_core/osc_100_200_40m/osc_100_200_40m_0002.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "200.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "40.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "reset_gen" for hierarchy "reset_gen:u_reset_gen" File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 275
Info (12128): Elaborating entity "run_led" for hierarchy "run_led:u_run_led" File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 287
Info (12128): Elaborating entity "advca_driver" for hierarchy "advca_driver:u_advca_driver" File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 450
Warning (10034): Output port "adc_data_ch3" at advca_driver.v(136) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/advca_driver.v Line: 136
Warning (10034): Output port "adc_data_ch4" at advca_driver.v(137) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/advca_driver.v Line: 137
Warning (10034): Output port "adc_data_ch7" at advca_driver.v(140) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/advca_driver.v Line: 140
Warning (10034): Output port "adc_data_ch8" at advca_driver.v(141) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/advca_driver.v Line: 141
Warning (10034): Output port "adc_data_ch9" at advca_driver.v(142) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/advca_driver.v Line: 142
Warning (10034): Output port "adc_data_ch10" at advca_driver.v(143) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/advca_driver.v Line: 143
Warning (10034): Output port "adc_data_ch11" at advca_driver.v(144) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/advca_driver.v Line: 144
Warning (10034): Output port "adc_data_ch12" at advca_driver.v(145) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/advca_driver.v Line: 145
Warning (10034): Output port "adc_data_ch13" at advca_driver.v(146) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/advca_driver.v Line: 146
Warning (10034): Output port "adc_data_ch14" at advca_driver.v(147) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/advca_driver.v Line: 147
Warning (10034): Output port "adc_data_ch18" at advca_driver.v(151) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/advca_driver.v Line: 151
Warning (10034): Output port "adc_data_ch19" at advca_driver.v(152) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/advca_driver.v Line: 152
Warning (10034): Output port "adc_data_ch26" at advca_driver.v(159) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/advca_driver.v Line: 159
Warning (10034): Output port "adc_data_ch27" at advca_driver.v(160) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/advca_driver.v Line: 160
Warning (10034): Output port "adc_data_ch30" at advca_driver.v(163) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/advca_driver.v Line: 163
Warning (10034): Output port "adc_data_ch31" at advca_driver.v(164) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/advca_driver.v Line: 164
Info (12128): Elaborating entity "rx_lvds" for hierarchy "advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1" File: D:/Phascan_2017_1_18_restored/SRC/top_src/advca_driver.v Line: 262
Info (12128): Elaborating entity "altlvds_rx" for hierarchy "advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component" File: D:/Phascan_2017_1_18_restored/CORE/top_core/rx_lvds.v Line: 94
Info (12130): Elaborated megafunction instantiation "advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component" File: D:/Phascan_2017_1_18_restored/CORE/top_core/rx_lvds.v Line: 94
Info (12133): Instantiated megafunction "advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component" with the following parameter: File: D:/Phascan_2017_1_18_restored/CORE/top_core/rx_lvds.v Line: 94
    Info (12134): Parameter "buffer_implementation" = "RAM"
    Info (12134): Parameter "cds_mode" = "UNUSED"
    Info (12134): Parameter "common_rx_tx_pll" = "OFF"
    Info (12134): Parameter "data_align_rollover" = "10"
    Info (12134): Parameter "data_rate" = "500.0 Mbps"
    Info (12134): Parameter "deserialization_factor" = "10"
    Info (12134): Parameter "dpa_initial_phase_value" = "0"
    Info (12134): Parameter "dpll_lock_count" = "0"
    Info (12134): Parameter "dpll_lock_window" = "0"
    Info (12134): Parameter "enable_clock_pin_mode" = "UNUSED"
    Info (12134): Parameter "enable_dpa_align_to_rising_edge_only" = "OFF"
    Info (12134): Parameter "enable_dpa_calibration" = "ON"
    Info (12134): Parameter "enable_dpa_fifo" = "UNUSED"
    Info (12134): Parameter "enable_dpa_initial_phase_selection" = "OFF"
    Info (12134): Parameter "enable_dpa_mode" = "OFF"
    Info (12134): Parameter "enable_dpa_pll_calibration" = "OFF"
    Info (12134): Parameter "enable_soft_cdr_mode" = "OFF"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "inclock_boost" = "0"
    Info (12134): Parameter "inclock_data_alignment" = "EDGE_ALIGNED"
    Info (12134): Parameter "inclock_period" = "20000"
    Info (12134): Parameter "inclock_phase_shift" = "0"
    Info (12134): Parameter "input_data_rate" = "500"
    Info (12134): Parameter "intended_device_family" = "Arria V"
    Info (12134): Parameter "lose_lock_on_one_change" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=rx_lvds"
    Info (12134): Parameter "lpm_type" = "altlvds_rx"
    Info (12134): Parameter "number_of_channels" = "6"
    Info (12134): Parameter "outclock_resource" = "AUTO"
    Info (12134): Parameter "pll_operation_mode" = "UNUSED"
    Info (12134): Parameter "pll_self_reset_on_loss_lock" = "UNUSED"
    Info (12134): Parameter "port_rx_channel_data_align" = "PORT_UNUSED"
    Info (12134): Parameter "port_rx_data_align" = "PORT_UNUSED"
    Info (12134): Parameter "refclk_frequency" = "50.000000 MHz"
    Info (12134): Parameter "registered_data_align_input" = "UNUSED"
    Info (12134): Parameter "registered_output" = "ON"
    Info (12134): Parameter "reset_fifo_at_first_lock" = "UNUSED"
    Info (12134): Parameter "rx_align_data_reg" = "RISING_EDGE"
    Info (12134): Parameter "sim_dpa_is_negative_ppm_drift" = "OFF"
    Info (12134): Parameter "sim_dpa_net_ppm_variation" = "0"
    Info (12134): Parameter "sim_dpa_output_clock_phase_shift" = "0"
    Info (12134): Parameter "use_coreclock_input" = "OFF"
    Info (12134): Parameter "use_dpll_rawperror" = "OFF"
    Info (12134): Parameter "use_external_pll" = "OFF"
    Info (12134): Parameter "use_no_phase_shift" = "ON"
    Info (12134): Parameter "x_on_bitslip" = "ON"
    Info (12134): Parameter "clk_src_is_pll" = "off"
Info (12021): Found 2 design units, including 2 entities, in source file db/rx_lvds_lvds_rx.v
    Info (12023): Found entity 1: rx_lvds_altclkctrl File: D:/Phascan_2017_1_18_restored/DEV/db/rx_lvds_lvds_rx.v Line: 34
    Info (12023): Found entity 2: rx_lvds_lvds_rx File: D:/Phascan_2017_1_18_restored/DEV/db/rx_lvds_lvds_rx.v Line: 73
Info (12128): Elaborating entity "rx_lvds_lvds_rx" for hierarchy "advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated" File: d:/intelfpga/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf Line: 256
Info (12128): Elaborating entity "rx_lvds_altclkctrl" for hierarchy "advca_driver:u_advca_driver|rx_lvds:u_rx_lvds1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_lvds_rx:auto_generated|rx_lvds_altclkctrl:rx_outclock_buf" File: D:/Phascan_2017_1_18_restored/DEV/db/rx_lvds_lvds_rx.v Line: 132
Warning (10036): Verilog HDL or VHDL warning at rx_lvds_lvds_rx.v(49): object "clkselect" assigned a value but never read File: D:/Phascan_2017_1_18_restored/DEV/db/rx_lvds_lvds_rx.v Line: 49
Info (12128): Elaborating entity "rx_lvds_3" for hierarchy "advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3" File: D:/Phascan_2017_1_18_restored/SRC/top_src/advca_driver.v Line: 435
Info (12128): Elaborating entity "altlvds_rx" for hierarchy "advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component" File: D:/Phascan_2017_1_18_restored/CORE/top_core/rx_lvds_3.v Line: 94
Info (12130): Elaborated megafunction instantiation "advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component" File: D:/Phascan_2017_1_18_restored/CORE/top_core/rx_lvds_3.v Line: 94
Info (12133): Instantiated megafunction "advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component" with the following parameter: File: D:/Phascan_2017_1_18_restored/CORE/top_core/rx_lvds_3.v Line: 94
    Info (12134): Parameter "buffer_implementation" = "RAM"
    Info (12134): Parameter "cds_mode" = "UNUSED"
    Info (12134): Parameter "common_rx_tx_pll" = "OFF"
    Info (12134): Parameter "data_align_rollover" = "10"
    Info (12134): Parameter "data_rate" = "500.0 Mbps"
    Info (12134): Parameter "deserialization_factor" = "10"
    Info (12134): Parameter "dpa_initial_phase_value" = "0"
    Info (12134): Parameter "dpll_lock_count" = "0"
    Info (12134): Parameter "dpll_lock_window" = "0"
    Info (12134): Parameter "enable_clock_pin_mode" = "UNUSED"
    Info (12134): Parameter "enable_dpa_align_to_rising_edge_only" = "OFF"
    Info (12134): Parameter "enable_dpa_calibration" = "ON"
    Info (12134): Parameter "enable_dpa_fifo" = "UNUSED"
    Info (12134): Parameter "enable_dpa_initial_phase_selection" = "OFF"
    Info (12134): Parameter "enable_dpa_mode" = "OFF"
    Info (12134): Parameter "enable_dpa_pll_calibration" = "OFF"
    Info (12134): Parameter "enable_soft_cdr_mode" = "OFF"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "inclock_boost" = "0"
    Info (12134): Parameter "inclock_data_alignment" = "EDGE_ALIGNED"
    Info (12134): Parameter "inclock_period" = "20000"
    Info (12134): Parameter "inclock_phase_shift" = "0"
    Info (12134): Parameter "input_data_rate" = "500"
    Info (12134): Parameter "intended_device_family" = "Arria V"
    Info (12134): Parameter "lose_lock_on_one_change" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=rx_lvds_3"
    Info (12134): Parameter "lpm_type" = "altlvds_rx"
    Info (12134): Parameter "number_of_channels" = "10"
    Info (12134): Parameter "outclock_resource" = "AUTO"
    Info (12134): Parameter "pll_operation_mode" = "UNUSED"
    Info (12134): Parameter "pll_self_reset_on_loss_lock" = "UNUSED"
    Info (12134): Parameter "port_rx_channel_data_align" = "PORT_UNUSED"
    Info (12134): Parameter "port_rx_data_align" = "PORT_UNUSED"
    Info (12134): Parameter "refclk_frequency" = "50.000000 MHz"
    Info (12134): Parameter "registered_data_align_input" = "UNUSED"
    Info (12134): Parameter "registered_output" = "ON"
    Info (12134): Parameter "reset_fifo_at_first_lock" = "UNUSED"
    Info (12134): Parameter "rx_align_data_reg" = "RISING_EDGE"
    Info (12134): Parameter "sim_dpa_is_negative_ppm_drift" = "OFF"
    Info (12134): Parameter "sim_dpa_net_ppm_variation" = "0"
    Info (12134): Parameter "sim_dpa_output_clock_phase_shift" = "0"
    Info (12134): Parameter "use_coreclock_input" = "OFF"
    Info (12134): Parameter "use_dpll_rawperror" = "OFF"
    Info (12134): Parameter "use_external_pll" = "OFF"
    Info (12134): Parameter "use_no_phase_shift" = "ON"
    Info (12134): Parameter "x_on_bitslip" = "ON"
    Info (12134): Parameter "clk_src_is_pll" = "off"
Info (12021): Found 2 design units, including 2 entities, in source file db/rx_lvds_3_lvds_rx.v
    Info (12023): Found entity 1: rx_lvds_3_altclkctrl File: D:/Phascan_2017_1_18_restored/DEV/db/rx_lvds_3_lvds_rx.v Line: 34
    Info (12023): Found entity 2: rx_lvds_3_lvds_rx File: D:/Phascan_2017_1_18_restored/DEV/db/rx_lvds_3_lvds_rx.v Line: 73
Info (12128): Elaborating entity "rx_lvds_3_lvds_rx" for hierarchy "advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated" File: d:/intelfpga/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf Line: 256
Info (12128): Elaborating entity "rx_lvds_3_altclkctrl" for hierarchy "advca_driver:u_advca_driver|rx_lvds_3:u_rx_lvds_3|altlvds_rx:ALTLVDS_RX_component|rx_lvds_3_lvds_rx:auto_generated|rx_lvds_3_altclkctrl:rx_outclock_buf" File: D:/Phascan_2017_1_18_restored/DEV/db/rx_lvds_3_lvds_rx.v Line: 152
Warning (10036): Verilog HDL or VHDL warning at rx_lvds_3_lvds_rx.v(49): object "clkselect" assigned a value but never read File: D:/Phascan_2017_1_18_restored/DEV/db/rx_lvds_3_lvds_rx.v Line: 49
Info (12128): Elaborating entity "ad_spi_bus" for hierarchy "advca_driver:u_advca_driver|ad_spi_bus:u_ad_spi_bus" File: D:/Phascan_2017_1_18_restored/SRC/top_src/advca_driver.v Line: 1105
Info (10264): Verilog HDL Case Statement information at ad_spi_bus.v(142): all case item expressions in this case statement are onehot File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 142
Info (10041): Inferred latch for "init_datal[7][0]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[7][1]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[7][2]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[7][3]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[7][4]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[7][5]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[7][6]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[7][7]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[6][0]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[6][1]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[6][2]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[6][3]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[6][4]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[6][5]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[6][6]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[6][7]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[5][0]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[5][1]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[5][2]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[5][3]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[5][4]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[5][5]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[5][6]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[5][7]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[4][0]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[4][1]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[4][2]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[4][3]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[4][4]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[4][5]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[4][6]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[4][7]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[3][0]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[3][1]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[3][2]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[3][3]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[3][4]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[3][5]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[3][6]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[3][7]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[2][0]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[2][1]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[2][2]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[2][3]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[2][4]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[2][5]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[2][6]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[2][7]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[1][0]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[1][1]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[1][2]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[1][3]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[1][4]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[1][5]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[1][6]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[1][7]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[0][0]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[0][1]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[0][2]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[0][3]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[0][4]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[0][5]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[0][6]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datal[0][7]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[7][0]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[7][1]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[7][2]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[7][3]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[7][4]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[7][5]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[7][6]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[7][7]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[6][0]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[6][1]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[6][2]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[6][3]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[6][4]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[6][5]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[6][6]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[6][7]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[5][0]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[5][1]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[5][2]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[5][3]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[5][4]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[5][5]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[5][6]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[5][7]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[4][0]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[4][1]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[4][2]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[4][3]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[4][4]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[4][5]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[4][6]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[4][7]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[3][0]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[3][1]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[3][2]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[3][3]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[3][4]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[3][5]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[3][6]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[3][7]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[2][0]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[2][1]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[2][2]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[2][3]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[2][4]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[2][5]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[2][6]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[2][7]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[1][0]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[1][1]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[1][2]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[1][3]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[1][4]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[1][5]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[1][6]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[1][7]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[0][0]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[0][1]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[0][2]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[0][3]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[0][4]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[0][5]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[0][6]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_datah[0][7]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[7][0]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[7][1]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[7][2]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[7][3]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[7][4]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[7][5]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[7][6]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[7][7]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[6][0]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[6][1]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[6][2]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[6][3]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[6][4]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[6][5]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[6][6]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[6][7]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[5][0]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[5][1]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[5][2]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[5][3]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[5][4]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[5][5]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[5][6]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[5][7]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[4][0]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[4][1]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[4][2]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[4][3]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[4][4]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[4][5]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[4][6]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[4][7]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[3][0]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[3][1]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[3][2]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[3][3]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[3][4]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[3][5]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[3][6]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[3][7]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[2][0]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[2][1]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[2][2]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[2][3]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[2][4]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[2][5]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[2][6]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[2][7]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[1][0]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[1][1]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[1][2]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[1][3]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[1][4]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[1][5]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[1][6]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[1][7]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[0][0]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[0][1]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[0][2]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[0][3]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[0][4]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[0][5]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[0][6]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (10041): Inferred latch for "init_dataaddr[0][7]" at ad_spi_bus.v(294) File: D:/Phascan_2017_1_18_restored/SRC/top_src/ad_spi_bus.v Line: 294
Info (12128): Elaborating entity "vca_spi_bus" for hierarchy "advca_driver:u_advca_driver|vca_spi_bus:u_vca_spi_bus" File: D:/Phascan_2017_1_18_restored/SRC/top_src/advca_driver.v Line: 1128
Info (10264): Verilog HDL Case Statement information at vca_spi_bus.v(142): all case item expressions in this case statement are onehot File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 142
Info (10041): Inferred latch for "init_datal[6][0]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[6][1]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[6][2]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[6][3]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[6][4]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[6][5]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[6][6]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[6][7]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[5][0]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[5][1]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[5][2]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[5][3]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[5][4]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[5][5]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[5][6]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[5][7]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[4][0]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[4][1]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[4][2]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[4][3]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[4][4]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[4][5]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[4][6]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[4][7]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[3][0]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[3][1]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[3][2]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[3][3]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[3][4]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[3][5]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[3][6]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[3][7]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[2][0]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[2][1]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[2][2]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[2][3]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[2][4]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[2][5]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[2][6]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[2][7]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[1][0]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[1][1]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[1][2]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[1][3]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[1][4]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[1][5]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[1][6]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[1][7]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[0][0]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[0][1]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[0][2]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[0][3]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[0][4]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[0][5]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[0][6]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datal[0][7]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[6][0]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[6][1]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[6][2]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[6][3]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[6][4]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[6][5]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[6][6]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[6][7]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[5][0]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[5][1]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[5][2]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[5][3]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[5][4]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[5][5]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[5][6]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[5][7]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[4][0]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[4][1]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[4][2]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[4][3]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[4][4]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[4][5]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[4][6]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[4][7]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[3][0]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[3][1]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[3][2]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[3][3]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[3][4]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[3][5]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[3][6]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[3][7]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[2][0]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[2][1]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[2][2]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[2][3]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[2][4]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[2][5]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[2][6]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[2][7]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[1][0]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[1][1]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[1][2]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[1][3]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[1][4]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[1][5]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[1][6]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[1][7]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[0][0]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[0][1]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[0][2]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[0][3]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[0][4]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[0][5]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[0][6]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_datah[0][7]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[6][0]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[6][1]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[6][2]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[6][3]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[6][4]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[6][5]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[6][6]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[6][7]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[5][0]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[5][1]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[5][2]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[5][3]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[5][4]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[5][5]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[5][6]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[5][7]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[4][0]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[4][1]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[4][2]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[4][3]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[4][4]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[4][5]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[4][6]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[4][7]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[3][0]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[3][1]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[3][2]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[3][3]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[3][4]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[3][5]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[3][6]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[3][7]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[2][0]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[2][1]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[2][2]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[2][3]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[2][4]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[2][5]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[2][6]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[2][7]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[1][0]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[1][1]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[1][2]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[1][3]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[1][4]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[1][5]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[1][6]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[1][7]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[0][0]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[0][1]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[0][2]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[0][3]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[0][4]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[0][5]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[0][6]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (10041): Inferred latch for "init_dataaddr[0][7]" at vca_spi_bus.v(295) File: D:/Phascan_2017_1_18_restored/SRC/top_src/vca_spi_bus.v Line: 295
Info (12128): Elaborating entity "config_explain" for hierarchy "config_explain:u_config_explain" File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 626
Info (12128): Elaborating entity "pcontrol_spi" for hierarchy "config_explain:u_config_explain|pcontrol_spi:u_pcontrol_spi" File: D:/Phascan_2017_1_18_restored/SRC/ut_src/config_explain.v Line: 116
Warning (10036): Verilog HDL or VHDL warning at pcontrol_spi.vhd(40): object "rx_tx_idle_state_d" assigned a value but never read File: D:/Phascan_2017_1_18_restored/SRC/ut_src/pcontrol_spi.vhd Line: 40
Warning (10492): VHDL Process Statement warning at pcontrol_spi.vhd(129): signal "shift_spi_reg32" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Phascan_2017_1_18_restored/SRC/ut_src/pcontrol_spi.vhd Line: 129
Info (12128): Elaborating entity "m9k_ram" for hierarchy "config_explain:u_config_explain|m9k_ram:u_m9k_ram" File: D:/Phascan_2017_1_18_restored/SRC/ut_src/config_explain.v Line: 183
Warning (10036): Verilog HDL or VHDL warning at m9k_ram.vhd(109): object "fpga_spi_rdy_buf3" assigned a value but never read File: D:/Phascan_2017_1_18_restored/SRC/ut_src/m9k_ram.vhd Line: 109
Info (12128): Elaborating entity "RAM_1024_FocusLaw" for hierarchy "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_1024_FocusLaw:ram_1024_focuslaw_inst" File: D:/Phascan_2017_1_18_restored/SRC/ut_src/m9k_ram.vhd Line: 167
Info (12128): Elaborating entity "altsyncram" for hierarchy "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_1024_FocusLaw:ram_1024_focuslaw_inst|altsyncram:altsyncram_component" File: D:/Phascan_2017_1_18_restored/CORE/ut_core/RAM_1024_FocusLaw.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_1024_FocusLaw:ram_1024_focuslaw_inst|altsyncram:altsyncram_component" File: D:/Phascan_2017_1_18_restored/CORE/ut_core/RAM_1024_FocusLaw.vhd Line: 63
Info (12133): Instantiated megafunction "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_1024_FocusLaw:ram_1024_focuslaw_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/Phascan_2017_1_18_restored/CORE/ut_core/RAM_1024_FocusLaw.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Arria V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../CORE/ut_core/ram_m9k.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "81920"
    Info (12134): Parameter "numwords_b" = "81920"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "widthad_b" = "17"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ja24.tdf
    Info (12023): Found entity 1: altsyncram_ja24 File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_ja24.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_ja24" for hierarchy "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_1024_FocusLaw:ram_1024_focuslaw_inst|altsyncram:altsyncram_component|altsyncram_ja24:auto_generated" File: d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_pfa.tdf
    Info (12023): Found entity 1: decode_pfa File: D:/Phascan_2017_1_18_restored/DEV/db/decode_pfa.tdf Line: 23
Info (12128): Elaborating entity "decode_pfa" for hierarchy "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_1024_FocusLaw:ram_1024_focuslaw_inst|altsyncram:altsyncram_component|altsyncram_ja24:auto_generated|decode_pfa:decode2" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_ja24.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_ir9.tdf
    Info (12023): Found entity 1: decode_ir9 File: D:/Phascan_2017_1_18_restored/DEV/db/decode_ir9.tdf Line: 23
Info (12128): Elaborating entity "decode_ir9" for hierarchy "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_1024_FocusLaw:ram_1024_focuslaw_inst|altsyncram:altsyncram_component|altsyncram_ja24:auto_generated|decode_ir9:rden_decode_b" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_ja24.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_mbb.tdf
    Info (12023): Found entity 1: mux_mbb File: D:/Phascan_2017_1_18_restored/DEV/db/mux_mbb.tdf Line: 23
Info (12128): Elaborating entity "mux_mbb" for hierarchy "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_1024_FocusLaw:ram_1024_focuslaw_inst|altsyncram:altsyncram_component|altsyncram_ja24:auto_generated|mux_mbb:mux3" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_ja24.tdf Line: 48
Info (12128): Elaborating entity "RAM_GROUP" for hierarchy "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_GROUP:ram_group_inst" File: D:/Phascan_2017_1_18_restored/SRC/ut_src/m9k_ram.vhd Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_GROUP:ram_group_inst|altsyncram:altsyncram_component" File: D:/Phascan_2017_1_18_restored/CORE/ut_core/RAM_GROUP.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_GROUP:ram_group_inst|altsyncram:altsyncram_component" File: D:/Phascan_2017_1_18_restored/CORE/ut_core/RAM_GROUP.vhd Line: 63
Info (12133): Instantiated megafunction "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_GROUP:ram_group_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/Phascan_2017_1_18_restored/CORE/ut_core/RAM_GROUP.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Arria V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../CORE/ut_core/ram_group.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p924.tdf
    Info (12023): Found entity 1: altsyncram_p924 File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_p924.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_p924" for hierarchy "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_GROUP:ram_group_inst|altsyncram:altsyncram_component|altsyncram_p924:auto_generated" File: d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "RAM_TCG" for hierarchy "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst" File: D:/Phascan_2017_1_18_restored/SRC/ut_src/m9k_ram.vhd Line: 191
Info (12128): Elaborating entity "altsyncram" for hierarchy "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component" File: D:/Phascan_2017_1_18_restored/CORE/ut_core/RAM_TCG.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component" File: D:/Phascan_2017_1_18_restored/CORE/ut_core/RAM_TCG.vhd Line: 63
Info (12133): Instantiated megafunction "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/Phascan_2017_1_18_restored/CORE/ut_core/RAM_TCG.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Arria V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../CORE/ut_core/ram_tcg.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8v14.tdf
    Info (12023): Found entity 1: altsyncram_8v14 File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_8v14.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8v14" for hierarchy "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component|altsyncram_8v14:auto_generated" File: d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "RAM_FIR_COE" for hierarchy "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_FIR_COE:ram_fir_coe_inst" File: D:/Phascan_2017_1_18_restored/SRC/ut_src/m9k_ram.vhd Line: 203
Info (12128): Elaborating entity "altsyncram" for hierarchy "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_FIR_COE:ram_fir_coe_inst|altsyncram:altsyncram_component" File: D:/Phascan_2017_1_18_restored/CORE/ut_core/RAM_FIR_COE.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_FIR_COE:ram_fir_coe_inst|altsyncram:altsyncram_component" File: D:/Phascan_2017_1_18_restored/CORE/ut_core/RAM_FIR_COE.vhd Line: 63
Info (12133): Instantiated megafunction "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_FIR_COE:ram_fir_coe_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/Phascan_2017_1_18_restored/CORE/ut_core/RAM_FIR_COE.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Arria V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../CORE/ut_core/ram_fir_coe.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lk24.tdf
    Info (12023): Found entity 1: altsyncram_lk24 File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_lk24.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_lk24" for hierarchy "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_FIR_COE:ram_fir_coe_inst|altsyncram:altsyncram_component|altsyncram_lk24:auto_generated" File: d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "RAM_GL0BAL_REG" for hierarchy "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_GL0BAL_REG:ram_gl0bal_reg_inst" File: D:/Phascan_2017_1_18_restored/SRC/ut_src/m9k_ram.vhd Line: 213
Info (12128): Elaborating entity "altsyncram" for hierarchy "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_GL0BAL_REG:ram_gl0bal_reg_inst|altsyncram:altsyncram_component" File: D:/Phascan_2017_1_18_restored/CORE/ut_core/RAM_GL0BAL_REG.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_GL0BAL_REG:ram_gl0bal_reg_inst|altsyncram:altsyncram_component" File: D:/Phascan_2017_1_18_restored/CORE/ut_core/RAM_GL0BAL_REG.vhd Line: 63
Info (12133): Instantiated megafunction "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_GL0BAL_REG:ram_gl0bal_reg_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/Phascan_2017_1_18_restored/CORE/ut_core/RAM_GL0BAL_REG.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Arria V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../CORE/ut_core/ram_global_reg.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cp24.tdf
    Info (12023): Found entity 1: altsyncram_cp24 File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_cp24.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cp24" for hierarchy "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_GL0BAL_REG:ram_gl0bal_reg_inst|altsyncram:altsyncram_component|altsyncram_cp24:auto_generated" File: d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "source_command" for hierarchy "config_explain:u_config_explain|source_command:u_source_command" File: D:/Phascan_2017_1_18_restored/SRC/ut_src/config_explain.v Line: 340
Warning (10036): Verilog HDL or VHDL warning at source_command.vhd(121): object "f_start_buf" assigned a value but never read File: D:/Phascan_2017_1_18_restored/SRC/ut_src/source_command.vhd Line: 121
Warning (10036): Verilog HDL or VHDL warning at source_command.vhd(122): object "focus_law_load_en_buf" assigned a value but never read File: D:/Phascan_2017_1_18_restored/SRC/ut_src/source_command.vhd Line: 122
Warning (10036): Verilog HDL or VHDL warning at source_command.vhd(127): object "s_rx_tx_idle_state_d3" assigned a value but never read File: D:/Phascan_2017_1_18_restored/SRC/ut_src/source_command.vhd Line: 127
Warning (10036): Verilog HDL or VHDL warning at source_command.vhd(165): object "rtx_ilde_edge" assigned a value but never read File: D:/Phascan_2017_1_18_restored/SRC/ut_src/source_command.vhd Line: 165
Warning (10027): Verilog HDL or VHDL warning at the source_command.vhd(592): index expression is not wide enough to address all of the elements in the array File: D:/Phascan_2017_1_18_restored/SRC/ut_src/source_command.vhd Line: 592
Info (12128): Elaborating entity "ut_top" for hierarchy "ut_top:u_ut_top" File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 780
Warning (10034): Output port "dac_d" at ut_top.v(146) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 146
Warning (10034): Output port "f_ar_led[4]" at ut_top.v(149) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 149
Warning (10034): Output port "f_ar_led[2]" at ut_top.v(149) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 149
Warning (10034): Output port "f_tx_1" at ut_top.v(119) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 119
Warning (10034): Output port "f_tx_2" at ut_top.v(120) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 120
Warning (10034): Output port "f_relaya" at ut_top.v(121) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 121
Warning (10034): Output port "f_relayb" at ut_top.v(122) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 122
Warning (10034): Output port "f_dampa" at ut_top.v(123) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 123
Warning (10034): Output port "f_dampb" at ut_top.v(124) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 124
Warning (10034): Output port "f_ad8331_en" at ut_top.v(125) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 125
Warning (10034): Output port "f_sw64db" at ut_top.v(129) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 129
Warning (10034): Output port "f_sw44db" at ut_top.v(130) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 130
Warning (10034): Output port "f_sw0db" at ut_top.v(131) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 131
Warning (10034): Output port "f_filter_sw" at ut_top.v(135) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 135
Warning (10034): Output port "f_amp_hilo" at ut_top.v(136) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 136
Warning (10034): Output port "f_narrow_band_pd" at ut_top.v(140) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 140
Warning (10034): Output port "f_tofd_a" at ut_top.v(141) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 141
Warning (10034): Output port "f_tofd_b" at ut_top.v(142) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 142
Warning (10034): Output port "dac_clk3" at ut_top.v(145) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 145
Warning (10034): Output port "sleep2" at ut_top.v(147) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 147
Info (12128): Elaborating entity "ex_trig" for hierarchy "ut_top:u_ut_top|ex_trig:u_ex_trig" File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 191
Warning (10230): Verilog HDL assignment warning at EX_TRIG.v(137): truncated value with size 32 to match size of target (15) File: D:/Phascan_2017_1_18_restored/SRC/ut_src/EX_TRIG.v Line: 137
Info (12128): Elaborating entity "DIVISION0" for hierarchy "ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0" File: D:/Phascan_2017_1_18_restored/SRC/ut_src/EX_TRIG.v Line: 187
Info (12128): Elaborating entity "lpm_divide" for hierarchy "ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component" File: D:/Phascan_2017_1_18_restored/CORE/ut_core/DIVISION0.vhd Line: 85
Info (12130): Elaborated megafunction instantiation "ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component" File: D:/Phascan_2017_1_18_restored/CORE/ut_core/DIVISION0.vhd Line: 85
Info (12133): Instantiated megafunction "ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component" with the following parameter: File: D:/Phascan_2017_1_18_restored/CORE/ut_core/DIVISION0.vhd Line: 85
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_pipeline" = "8"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "28"
    Info (12134): Parameter "lpm_widthn" = "28"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_tir.tdf
    Info (12023): Found entity 1: lpm_divide_tir File: D:/Phascan_2017_1_18_restored/DEV/db/lpm_divide_tir.tdf Line: 25
Info (12128): Elaborating entity "lpm_divide_tir" for hierarchy "ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated" File: d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_divide.tdf Line: 148
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_79i.tdf
    Info (12023): Found entity 1: sign_div_unsign_79i File: D:/Phascan_2017_1_18_restored/DEV/db/sign_div_unsign_79i.tdf Line: 25
Info (12128): Elaborating entity "sign_div_unsign_79i" for hierarchy "ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider" File: D:/Phascan_2017_1_18_restored/DEV/db/lpm_divide_tir.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2ef.tdf
    Info (12023): Found entity 1: alt_u_div_2ef File: D:/Phascan_2017_1_18_restored/DEV/db/alt_u_div_2ef.tdf Line: 30
Info (12128): Elaborating entity "alt_u_div_2ef" for hierarchy "ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider" File: D:/Phascan_2017_1_18_restored/DEV/db/sign_div_unsign_79i.tdf Line: 34
Info (12128): Elaborating entity "rx_tx_fsm" for hierarchy "ut_top:u_ut_top|rx_tx_fsm:u_rx_tx_fsm" File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 229
Info (12128): Elaborating entity "reset_delay" for hierarchy "ut_top:u_ut_top|reset_delay:u_reset_delay" File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 244
Info (12128): Elaborating entity "select_switch" for hierarchy "ut_top:u_ut_top|select_switch:u_select_switch" File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 286
Info (12128): Elaborating entity "band_select" for hierarchy "ut_top:u_ut_top|band_select:u_band_select" File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 316
Info (12128): Elaborating entity "state_cfg" for hierarchy "ut_top:u_ut_top|state_cfg:u_state_cfg" File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 372
Info (12128): Elaborating entity "ut_data_control" for hierarchy "ut_top:u_ut_top|ut_data_control:u_ut_data_control" File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 497
Info (12128): Elaborating entity "modulation" for hierarchy "ut_top:u_ut_top|ut_data_control:u_ut_data_control|modulation:u_modulation" File: D:/Phascan_2017_1_18_restored/SRC/ut_src/ut_data_control.v Line: 182
Info (12128): Elaborating entity "video_filter" for hierarchy "ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter" File: D:/Phascan_2017_1_18_restored/SRC/ut_src/ut_data_control.v Line: 198
Info (12128): Elaborating entity "adder39_20bit" for hierarchy "ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum" File: D:/Phascan_2017_1_18_restored/SRC/ut_src/Video_filter.vhd Line: 207
Info (12128): Elaborating entity "parallel_add" for hierarchy "ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component" File: D:/Phascan_2017_1_18_restored/CORE/ut_core/adder39_20bit.vhd Line: 959
Info (12130): Elaborated megafunction instantiation "ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component" File: D:/Phascan_2017_1_18_restored/CORE/ut_core/adder39_20bit.vhd Line: 959
Info (12133): Instantiated megafunction "ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component" with the following parameter: File: D:/Phascan_2017_1_18_restored/CORE/ut_core/adder39_20bit.vhd Line: 959
    Info (12134): Parameter "width" = "20"
    Info (12134): Parameter "size" = "39"
    Info (12134): Parameter "widthr" = "26"
    Info (12134): Parameter "shift" = "0"
    Info (12134): Parameter "msw_subtract" = "NO"
    Info (12134): Parameter "representation" = "UNSIGNED"
    Info (12134): Parameter "pipeline" = "1"
    Info (12134): Parameter "result_alignment" = "LSB"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "parallel_add"
Info (12021): Found 1 design units, including 1 entities, in source file db/par_add_64f.tdf
    Info (12023): Found entity 1: par_add_64f File: D:/Phascan_2017_1_18_restored/DEV/db/par_add_64f.tdf Line: 37
Info (12128): Elaborating entity "par_add_64f" for hierarchy "ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_filter:u_video_filter|adder39_20bit:videofirsum|parallel_add:parallel_add_component|par_add_64f:auto_generated" File: d:/intelfpga/16.1/quartus/libraries/megafunctions/parallel_add.tdf Line: 148
Info (12128): Elaborating entity "data_average" for hierarchy "ut_top:u_ut_top|ut_data_control:u_ut_data_control|data_average:u_data_average" File: D:/Phascan_2017_1_18_restored/SRC/ut_src/ut_data_control.v Line: 208
Info (12128): Elaborating entity "data_finish" for hierarchy "ut_top:u_ut_top|ut_data_control:u_ut_data_control|data_finish:u_data_finish" File: D:/Phascan_2017_1_18_restored/SRC/ut_src/ut_data_control.v Line: 224
Info (12128): Elaborating entity "video_compress" for hierarchy "ut_top:u_ut_top|ut_data_control:u_ut_data_control|video_compress:u_video_compress" File: D:/Phascan_2017_1_18_restored/SRC/ut_src/ut_data_control.v Line: 308
Info (12128): Elaborating entity "average_ram" for hierarchy "ut_top:u_ut_top|ut_data_control:u_ut_data_control|average_ram:u_average_ram" File: D:/Phascan_2017_1_18_restored/SRC/ut_src/ut_data_control.v Line: 317
Info (12128): Elaborating entity "hs" for hierarchy "ut_top:u_ut_top|hs:u_hs" File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 603
Info (12128): Elaborating entity "strobe_a_b_i" for hierarchy "ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i" File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 690
Info (12128): Elaborating entity "strobe_i" for hierarchy "ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_i:i" File: D:/Phascan_2017_1_18_restored/SRC/ut_src/STROBE_A_B_I.vhd Line: 203
Warning (10036): Verilog HDL or VHDL warning at STROBE_I.vhd(53): object "datain_a_buf" assigned a value but never read File: D:/Phascan_2017_1_18_restored/SRC/ut_src/STROBE_I.vhd Line: 53
Warning (10036): Verilog HDL or VHDL warning at STROBE_I.vhd(76): object "en_last" assigned a value but never read File: D:/Phascan_2017_1_18_restored/SRC/ut_src/STROBE_I.vhd Line: 76
Warning (10036): Verilog HDL or VHDL warning at STROBE_I.vhd(81): object "strobe_global_en" assigned a value but never read File: D:/Phascan_2017_1_18_restored/SRC/ut_src/STROBE_I.vhd Line: 81
Info (12128): Elaborating entity "strobe_ab" for hierarchy "ut_top:u_ut_top|strobe_a_b_i:u_strobe_a_b_i|strobe_ab:a" File: D:/Phascan_2017_1_18_restored/SRC/ut_src/STROBE_A_B_I.vhd Line: 258
Warning (10036): Verilog HDL or VHDL warning at STROBE_AB.vhd(40): object "datain_a_buf" assigned a value but never read File: D:/Phascan_2017_1_18_restored/SRC/ut_src/STROBE_AB.vhd Line: 40
Warning (10036): Verilog HDL or VHDL warning at STROBE_AB.vhd(110): object "en_last" assigned a value but never read File: D:/Phascan_2017_1_18_restored/SRC/ut_src/STROBE_AB.vhd Line: 110
Warning (10036): Verilog HDL or VHDL warning at STROBE_AB.vhd(115): object "strobe_global_en" assigned a value but never read File: D:/Phascan_2017_1_18_restored/SRC/ut_src/STROBE_AB.vhd Line: 115
Info (12128): Elaborating entity "fsm_delay" for hierarchy "ut_top:u_ut_top|fsm_delay:u_fsm_delay" File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 738
Warning (10036): Verilog HDL or VHDL warning at fsm_delay.vhd(65): object "warn_en_buf" assigned a value but never read File: D:/Phascan_2017_1_18_restored/SRC/ut_src/fsm_delay.vhd Line: 65
Info (12128): Elaborating entity "strobe_alarm_se" for hierarchy "ut_top:u_ut_top|strobe_alarm_se:u_strobe_alarm_se49" File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 764
Info (12128): Elaborating entity "strobe_alarm" for hierarchy "ut_top:u_ut_top|strobe_alarm:u_strobe_alarm60" File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 893
Warning (10036): Verilog HDL or VHDL warning at strobe_alarm.vhd(55): object "add0" assigned a value but never read File: D:/Phascan_2017_1_18_restored/SRC/ut_src/strobe_alarm.vhd Line: 55
Warning (10036): Verilog HDL or VHDL warning at strobe_alarm.vhd(91): object "max_en_buf3" assigned a value but never read File: D:/Phascan_2017_1_18_restored/SRC/ut_src/strobe_alarm.vhd Line: 91
Info (12128): Elaborating entity "alarm_operator" for hierarchy "ut_top:u_ut_top|alarm_operator:u_alarm_operator" File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 1077
Info (12128): Elaborating entity "alarm" for hierarchy "ut_top:u_ut_top|alarm:u_alarm" File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 1097
Info (12128): Elaborating entity "analog" for hierarchy "ut_top:u_ut_top|analog:u_analog1" File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 1129
Info (12128): Elaborating entity "dma_int" for hierarchy "ut_top:u_ut_top|dma_int:u_dma_int" File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 1183
Warning (10036): Verilog HDL or VHDL warning at dma_int.vhd(37): object "focus_law_load_en_buf" assigned a value but never read File: D:/Phascan_2017_1_18_restored/SRC/ut_src/dma_int.vhd Line: 37
Warning (10036): Verilog HDL or VHDL warning at dma_int.vhd(39): object "load_rtx_edge_b" assigned a value but never read File: D:/Phascan_2017_1_18_restored/SRC/ut_src/dma_int.vhd Line: 39
Warning (10036): Verilog HDL or VHDL warning at dma_int.vhd(39): object "rtx_ilde_edge" assigned a value but never read File: D:/Phascan_2017_1_18_restored/SRC/ut_src/dma_int.vhd Line: 39
Warning (10036): Verilog HDL or VHDL warning at dma_int.vhd(39): object "ilde_load_edge" assigned a value but never read File: D:/Phascan_2017_1_18_restored/SRC/ut_src/dma_int.vhd Line: 39
Info (12128): Elaborating entity "com_interface" for hierarchy "ut_top:u_ut_top|com_interface:u_com_interface" File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 1239
Info (12128): Elaborating entity "sram" for hierarchy "ut_top:u_ut_top|sram:u_sram" File: D:/Phascan_2017_1_18_restored/SRC/top_src/ut_top.v Line: 1259
Info (12128): Elaborating entity "g96k8bitram" for hierarchy "ut_top:u_ut_top|sram:u_sram|g96k8bitram:a0" File: D:/Phascan_2017_1_18_restored/SRC/ut_src/sram.v Line: 250
Info (12128): Elaborating entity "altsyncram" for hierarchy "ut_top:u_ut_top|sram:u_sram|g96k8bitram:a0|altsyncram:altsyncram_component" File: D:/Phascan_2017_1_18_restored/CORE/ut_core/g96k8bitram.vhd Line: 64
Info (12130): Elaborated megafunction instantiation "ut_top:u_ut_top|sram:u_sram|g96k8bitram:a0|altsyncram:altsyncram_component" File: D:/Phascan_2017_1_18_restored/CORE/ut_core/g96k8bitram.vhd Line: 64
Info (12133): Instantiated megafunction "ut_top:u_ut_top|sram:u_sram|g96k8bitram:a0|altsyncram:altsyncram_component" with the following parameter: File: D:/Phascan_2017_1_18_restored/CORE/ut_core/g96k8bitram.vhd Line: 64
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Arria V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../CORE/ut_core/ram_m9k.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "100000"
    Info (12134): Parameter "numwords_b" = "100000"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "widthad_b" = "17"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hs24.tdf
    Info (12023): Found entity 1: altsyncram_hs24 File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_hs24.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_hs24" for hierarchy "ut_top:u_ut_top|sram:u_sram|g96k8bitram:a0|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated" File: d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_sfa.tdf
    Info (12023): Found entity 1: decode_sfa File: D:/Phascan_2017_1_18_restored/DEV/db/decode_sfa.tdf Line: 23
Info (12128): Elaborating entity "decode_sfa" for hierarchy "ut_top:u_ut_top|sram:u_sram|g96k8bitram:a0|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated|decode_sfa:decode2" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_hs24.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_lr9.tdf
    Info (12023): Found entity 1: decode_lr9 File: D:/Phascan_2017_1_18_restored/DEV/db/decode_lr9.tdf Line: 23
Info (12128): Elaborating entity "decode_lr9" for hierarchy "ut_top:u_ut_top|sram:u_sram|g96k8bitram:a0|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated|decode_lr9:rden_decode_b" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_hs24.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_cab.tdf
    Info (12023): Found entity 1: mux_cab File: D:/Phascan_2017_1_18_restored/DEV/db/mux_cab.tdf Line: 23
Info (12128): Elaborating entity "mux_cab" for hierarchy "ut_top:u_ut_top|sram:u_sram|g96k8bitram:a0|altsyncram:altsyncram_component|altsyncram_hs24:auto_generated|mux_cab:mux3" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_hs24.tdf Line: 49
Info (12128): Elaborating entity "pa_top" for hierarchy "pa_top:u_pa_top" File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 917
Warning (10036): Verilog HDL or VHDL warning at pa_top.v(287): object "tcg_en" assigned a value but never read File: D:/Phascan_2017_1_18_restored/SRC/top_src/pa_top.v Line: 287
Warning (10034): Output port "o_adc_spi_data" at pa_top.v(128) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/pa_top.v Line: 128
Warning (10034): Output port "o_vca_spi_data" at pa_top.v(131) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/pa_top.v Line: 131
Warning (10034): Output port "rx_dac_d" at pa_top.v(134) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/pa_top.v Line: 134
Warning (10034): Output port "o_adc_spi_start" at pa_top.v(127) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/pa_top.v Line: 127
Warning (10034): Output port "o_vca_spi_start" at pa_top.v(130) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/pa_top.v Line: 130
Warning (10034): Output port "dac_clk1" at pa_top.v(132) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/pa_top.v Line: 132
Warning (10034): Output port "dac_clk2" at pa_top.v(133) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/pa_top.v Line: 133
Warning (10034): Output port "sleep1" at pa_top.v(135) has no driver File: D:/Phascan_2017_1_18_restored/SRC/top_src/pa_top.v Line: 135
Info (12128): Elaborating entity "pa_gen_reset" for hierarchy "pa_top:u_pa_top|pa_gen_reset:u_pa_gen_reset" File: D:/Phascan_2017_1_18_restored/SRC/top_src/pa_top.v Line: 148
Info (12128): Elaborating entity "pa_rx_tx_fsm" for hierarchy "pa_top:u_pa_top|pa_rx_tx_fsm:u_pa_rx_tx_fsm" File: D:/Phascan_2017_1_18_restored/SRC/top_src/pa_top.v Line: 163
Info (12128): Elaborating entity "pa_rx_ctrl" for hierarchy "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl" File: D:/Phascan_2017_1_18_restored/SRC/top_src/pa_top.v Line: 176
Info (12128): Elaborating entity "serial2parallel" for hierarchy "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_rx_ctrl.v Line: 36
Info (12128): Elaborating entity "pa_tx_ctrl" for hierarchy "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl" File: D:/Phascan_2017_1_18_restored/SRC/top_src/pa_top.v Line: 199
Warning (10036): Verilog HDL or VHDL warning at pa_tx_ctrl.v(61): object "tx_end_reg" assigned a value but never read File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx_ctrl.v Line: 61
Warning (10230): Verilog HDL assignment warning at pa_tx_ctrl.v(62): truncated value with size 32 to match size of target (14) File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx_ctrl.v Line: 62
Warning (10230): Verilog HDL assignment warning at pa_tx_ctrl.v(63): truncated value with size 32 to match size of target (14) File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx_ctrl.v Line: 63
Warning (10230): Verilog HDL assignment warning at pa_tx_ctrl.v(64): truncated value with size 32 to match size of target (14) File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx_ctrl.v Line: 64
Warning (10230): Verilog HDL assignment warning at pa_tx_ctrl.v(65): truncated value with size 32 to match size of target (14) File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx_ctrl.v Line: 65
Warning (10230): Verilog HDL assignment warning at pa_tx_ctrl.v(66): truncated value with size 32 to match size of target (14) File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx_ctrl.v Line: 66
Warning (10230): Verilog HDL assignment warning at pa_tx_ctrl.v(67): truncated value with size 32 to match size of target (14) File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx_ctrl.v Line: 67
Warning (10230): Verilog HDL assignment warning at pa_tx_ctrl.v(68): truncated value with size 32 to match size of target (14) File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx_ctrl.v Line: 68
Warning (10230): Verilog HDL assignment warning at pa_tx_ctrl.v(69): truncated value with size 32 to match size of target (14) File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx_ctrl.v Line: 69
Warning (10230): Verilog HDL assignment warning at pa_tx_ctrl.v(70): truncated value with size 32 to match size of target (14) File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx_ctrl.v Line: 70
Warning (10230): Verilog HDL assignment warning at pa_tx_ctrl.v(71): truncated value with size 32 to match size of target (14) File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx_ctrl.v Line: 71
Warning (10230): Verilog HDL assignment warning at pa_tx_ctrl.v(72): truncated value with size 32 to match size of target (14) File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx_ctrl.v Line: 72
Warning (10230): Verilog HDL assignment warning at pa_tx_ctrl.v(73): truncated value with size 32 to match size of target (14) File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx_ctrl.v Line: 73
Warning (10230): Verilog HDL assignment warning at pa_tx_ctrl.v(74): truncated value with size 32 to match size of target (14) File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx_ctrl.v Line: 74
Warning (10230): Verilog HDL assignment warning at pa_tx_ctrl.v(75): truncated value with size 32 to match size of target (14) File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx_ctrl.v Line: 75
Warning (10230): Verilog HDL assignment warning at pa_tx_ctrl.v(76): truncated value with size 32 to match size of target (14) File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx_ctrl.v Line: 76
Warning (10230): Verilog HDL assignment warning at pa_tx_ctrl.v(77): truncated value with size 32 to match size of target (14) File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx_ctrl.v Line: 77
Warning (10230): Verilog HDL assignment warning at pa_tx_ctrl.v(78): truncated value with size 32 to match size of target (14) File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx_ctrl.v Line: 78
Warning (10230): Verilog HDL assignment warning at pa_tx_ctrl.v(79): truncated value with size 32 to match size of target (14) File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx_ctrl.v Line: 79
Warning (10230): Verilog HDL assignment warning at pa_tx_ctrl.v(80): truncated value with size 32 to match size of target (14) File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx_ctrl.v Line: 80
Warning (10230): Verilog HDL assignment warning at pa_tx_ctrl.v(81): truncated value with size 32 to match size of target (14) File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx_ctrl.v Line: 81
Warning (10230): Verilog HDL assignment warning at pa_tx_ctrl.v(82): truncated value with size 32 to match size of target (14) File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx_ctrl.v Line: 82
Warning (10230): Verilog HDL assignment warning at pa_tx_ctrl.v(83): truncated value with size 32 to match size of target (14) File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx_ctrl.v Line: 83
Warning (10230): Verilog HDL assignment warning at pa_tx_ctrl.v(84): truncated value with size 32 to match size of target (14) File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx_ctrl.v Line: 84
Warning (10230): Verilog HDL assignment warning at pa_tx_ctrl.v(85): truncated value with size 32 to match size of target (14) File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx_ctrl.v Line: 85
Warning (10230): Verilog HDL assignment warning at pa_tx_ctrl.v(86): truncated value with size 32 to match size of target (14) File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx_ctrl.v Line: 86
Warning (10230): Verilog HDL assignment warning at pa_tx_ctrl.v(87): truncated value with size 32 to match size of target (14) File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx_ctrl.v Line: 87
Warning (10230): Verilog HDL assignment warning at pa_tx_ctrl.v(88): truncated value with size 32 to match size of target (14) File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx_ctrl.v Line: 88
Warning (10230): Verilog HDL assignment warning at pa_tx_ctrl.v(89): truncated value with size 32 to match size of target (14) File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx_ctrl.v Line: 89
Warning (10230): Verilog HDL assignment warning at pa_tx_ctrl.v(90): truncated value with size 32 to match size of target (14) File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx_ctrl.v Line: 90
Warning (10230): Verilog HDL assignment warning at pa_tx_ctrl.v(91): truncated value with size 32 to match size of target (14) File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx_ctrl.v Line: 91
Warning (10230): Verilog HDL assignment warning at pa_tx_ctrl.v(92): truncated value with size 32 to match size of target (14) File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx_ctrl.v Line: 92
Warning (10230): Verilog HDL assignment warning at pa_tx_ctrl.v(93): truncated value with size 32 to match size of target (14) File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx_ctrl.v Line: 93
Info (12128): Elaborating entity "pa_tx" for hierarchy "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|pa_tx:inst[0].tx32ch" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_tx_ctrl.v Line: 142
Info (12128): Elaborating entity "pa_data_stream" for hierarchy "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream" File: D:/Phascan_2017_1_18_restored/SRC/top_src/pa_top.v Line: 244
Info (12128): Elaborating entity "adc_delay_ch" for hierarchy "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch0" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_data_stream.v Line: 153
Warning (10036): Verilog HDL or VHDL warning at adc_delay_ch.vhd(48): object "data_temp" assigned a value but never read File: D:/Phascan_2017_1_18_restored/SRC/pa_src/adc_delay_ch.vhd Line: 48
Warning (10036): Verilog HDL or VHDL warning at adc_delay_ch.vhd(55): object "buf6" assigned a value but never read File: D:/Phascan_2017_1_18_restored/SRC/pa_src/adc_delay_ch.vhd Line: 55
Info (12128): Elaborating entity "parallel_32add" for hierarchy "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|parallel_32add:sumbeam" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_data_stream.v Line: 471
Info (12128): Elaborating entity "parallel_add" for hierarchy "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|parallel_32add:sumbeam|parallel_add:parallel_add_component" File: D:/Phascan_2017_1_18_restored/CORE/pa_core/parallel_32add.vhd Line: 478
Info (12130): Elaborated megafunction instantiation "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|parallel_32add:sumbeam|parallel_add:parallel_add_component" File: D:/Phascan_2017_1_18_restored/CORE/pa_core/parallel_32add.vhd Line: 478
Info (12133): Instantiated megafunction "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|parallel_32add:sumbeam|parallel_add:parallel_add_component" with the following parameter: File: D:/Phascan_2017_1_18_restored/CORE/pa_core/parallel_32add.vhd Line: 478
    Info (12134): Parameter "width" = "10"
    Info (12134): Parameter "size" = "32"
    Info (12134): Parameter "widthr" = "15"
    Info (12134): Parameter "shift" = "0"
    Info (12134): Parameter "msw_subtract" = "NO"
    Info (12134): Parameter "representation" = "SIGNED"
    Info (12134): Parameter "pipeline" = "5"
    Info (12134): Parameter "result_alignment" = "LSB"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "parallel_add"
Info (12021): Found 1 design units, including 1 entities, in source file db/par_add_tse.tdf
    Info (12023): Found entity 1: par_add_tse File: D:/Phascan_2017_1_18_restored/DEV/db/par_add_tse.tdf Line: 36
Info (12128): Elaborating entity "par_add_tse" for hierarchy "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|parallel_32add:sumbeam|parallel_add:parallel_add_component|par_add_tse:auto_generated" File: d:/intelfpga/16.1/quartus/libraries/megafunctions/parallel_add.tdf Line: 148
Info (12128): Elaborating entity "gain_control_mul" for hierarchy "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|gain_control_mul:gmul" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/pa_data_stream.v Line: 494
Info (12128): Elaborating entity "lpm_mult" for hierarchy "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|gain_control_mul:gmul|lpm_mult:lpm_mult_component" File: D:/Phascan_2017_1_18_restored/CORE/pa_core/gain_control_mul.vhd Line: 81
Info (12130): Elaborated megafunction instantiation "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|gain_control_mul:gmul|lpm_mult:lpm_mult_component" File: D:/Phascan_2017_1_18_restored/CORE/pa_core/gain_control_mul.vhd Line: 81
Info (12133): Instantiated megafunction "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|gain_control_mul:gmul|lpm_mult:lpm_mult_component" with the following parameter: File: D:/Phascan_2017_1_18_restored/CORE/pa_core/gain_control_mul.vhd Line: 81
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_pipeline" = "2"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "15"
    Info (12134): Parameter "lpm_widthb" = "13"
    Info (12134): Parameter "lpm_widthp" = "28"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_3oo.v
    Info (12023): Found entity 1: mult_3oo File: D:/Phascan_2017_1_18_restored/DEV/db/mult_3oo.v Line: 29
Info (12128): Elaborating entity "mult_3oo" for hierarchy "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|gain_control_mul:gmul|lpm_mult:lpm_mult_component|mult_3oo:auto_generated" File: d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "dac_base_gain" for hierarchy "pa_top:u_pa_top|dac_base_gain:u_dac_base_gain" File: D:/Phascan_2017_1_18_restored/SRC/top_src/pa_top.v Line: 285
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k784.tdf
    Info (12023): Found entity 1: altsyncram_k784 File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_k784.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_kec.tdf
    Info (12023): Found entity 1: mux_kec File: D:/Phascan_2017_1_18_restored/DEV/db/mux_kec.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_1hf.tdf
    Info (12023): Found entity 1: decode_1hf File: D:/Phascan_2017_1_18_restored/DEV/db/decode_1hf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_o3i.tdf
    Info (12023): Found entity 1: cntr_o3i File: D:/Phascan_2017_1_18_restored/DEV/db/cntr_o3i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_j2c.tdf
    Info (12023): Found entity 1: cmpr_j2c File: D:/Phascan_2017_1_18_restored/DEV/db/cmpr_j2c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_5oi.tdf
    Info (12023): Found entity 1: cntr_5oi File: D:/Phascan_2017_1_18_restored/DEV/db/cntr_5oi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_72i.tdf
    Info (12023): Found entity 1: cntr_72i File: D:/Phascan_2017_1_18_restored/DEV/db/cntr_72i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f2c.tdf
    Info (12023): Found entity 1: cmpr_f2c File: D:/Phascan_2017_1_18_restored/DEV/db/cmpr_f2c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mki.tdf
    Info (12023): Found entity 1: cntr_mki File: D:/Phascan_2017_1_18_restored/DEV/db/cntr_mki.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b2c.tdf
    Info (12023): Found entity 1: cmpr_b2c File: D:/Phascan_2017_1_18_restored/DEV/db/cmpr_b2c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2017.01.19.15:43:25 Progress: Loading sld0e918143/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0e918143/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Phascan_2017_1_18_restored/DEV/db/ip/sld0e918143/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0e918143/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Phascan_2017_1_18_restored/DEV/db/ip/sld0e918143/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0e918143/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Phascan_2017_1_18_restored/DEV/db/ip/sld0e918143/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0e918143/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Phascan_2017_1_18_restored/DEV/db/ip/sld0e918143/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld0e918143/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Phascan_2017_1_18_restored/DEV/db/ip/sld0e918143/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Phascan_2017_1_18_restored/DEV/db/ip/sld0e918143/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0e918143/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Phascan_2017_1_18_restored/DEV/db/ip/sld0e918143/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (12206): 4 design partitions require synthesis
    Info (12210): Partition "Top" requires synthesis because its netlist type is Source File
    Info (12211): Partition "sld_hub:auto_hub" requires synthesis because there were changes to its dependent source files
    Info (12210): Partition "rx_lvds_3:u_rx_lvds_3" requires synthesis because its netlist type is Source File
    Info (12211): Partition "sld_signaltap:auto_signaltap_0" requires synthesis because there were changes to its dependent source files
Info (12207): 1 design partition does not require synthesis
    Info (12229): Partition "rx_lvds:u_rx_lvds1" does not require synthesis because there were no relevant design changes
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_FIR_COE:ram_fir_coe_inst|altsyncram:altsyncram_component|altsyncram_lk24:auto_generated|q_b[0]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_lk24.tdf Line: 38
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_FIR_COE:ram_fir_coe_inst|altsyncram:altsyncram_component|altsyncram_lk24:auto_generated|q_b[1]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_lk24.tdf Line: 71
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_FIR_COE:ram_fir_coe_inst|altsyncram:altsyncram_component|altsyncram_lk24:auto_generated|q_b[2]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_lk24.tdf Line: 104
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_FIR_COE:ram_fir_coe_inst|altsyncram:altsyncram_component|altsyncram_lk24:auto_generated|q_b[3]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_lk24.tdf Line: 137
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_FIR_COE:ram_fir_coe_inst|altsyncram:altsyncram_component|altsyncram_lk24:auto_generated|q_b[4]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_lk24.tdf Line: 170
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_FIR_COE:ram_fir_coe_inst|altsyncram:altsyncram_component|altsyncram_lk24:auto_generated|q_b[5]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_lk24.tdf Line: 203
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_FIR_COE:ram_fir_coe_inst|altsyncram:altsyncram_component|altsyncram_lk24:auto_generated|q_b[6]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_lk24.tdf Line: 236
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_FIR_COE:ram_fir_coe_inst|altsyncram:altsyncram_component|altsyncram_lk24:auto_generated|q_b[7]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_lk24.tdf Line: 269
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_FIR_COE:ram_fir_coe_inst|altsyncram:altsyncram_component|altsyncram_lk24:auto_generated|q_b[8]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_lk24.tdf Line: 302
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_FIR_COE:ram_fir_coe_inst|altsyncram:altsyncram_component|altsyncram_lk24:auto_generated|q_b[9]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_lk24.tdf Line: 335
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_FIR_COE:ram_fir_coe_inst|altsyncram:altsyncram_component|altsyncram_lk24:auto_generated|q_b[10]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_lk24.tdf Line: 368
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_FIR_COE:ram_fir_coe_inst|altsyncram:altsyncram_component|altsyncram_lk24:auto_generated|q_b[11]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_lk24.tdf Line: 401
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_FIR_COE:ram_fir_coe_inst|altsyncram:altsyncram_component|altsyncram_lk24:auto_generated|q_b[12]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_lk24.tdf Line: 434
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_FIR_COE:ram_fir_coe_inst|altsyncram:altsyncram_component|altsyncram_lk24:auto_generated|q_b[13]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_lk24.tdf Line: 467
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_FIR_COE:ram_fir_coe_inst|altsyncram:altsyncram_component|altsyncram_lk24:auto_generated|q_b[14]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_lk24.tdf Line: 500
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_FIR_COE:ram_fir_coe_inst|altsyncram:altsyncram_component|altsyncram_lk24:auto_generated|q_b[15]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_lk24.tdf Line: 533
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component|altsyncram_8v14:auto_generated|q_b[0]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_8v14.tdf Line: 38
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component|altsyncram_8v14:auto_generated|q_b[1]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_8v14.tdf Line: 71
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component|altsyncram_8v14:auto_generated|q_b[2]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_8v14.tdf Line: 104
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component|altsyncram_8v14:auto_generated|q_b[3]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_8v14.tdf Line: 137
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component|altsyncram_8v14:auto_generated|q_b[4]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_8v14.tdf Line: 170
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component|altsyncram_8v14:auto_generated|q_b[5]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_8v14.tdf Line: 203
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component|altsyncram_8v14:auto_generated|q_b[6]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_8v14.tdf Line: 236
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component|altsyncram_8v14:auto_generated|q_b[7]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_8v14.tdf Line: 269
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component|altsyncram_8v14:auto_generated|q_b[8]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_8v14.tdf Line: 302
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component|altsyncram_8v14:auto_generated|q_b[9]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_8v14.tdf Line: 335
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component|altsyncram_8v14:auto_generated|q_b[10]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_8v14.tdf Line: 368
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component|altsyncram_8v14:auto_generated|q_b[11]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_8v14.tdf Line: 401
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component|altsyncram_8v14:auto_generated|q_b[12]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_8v14.tdf Line: 434
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component|altsyncram_8v14:auto_generated|q_b[13]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_8v14.tdf Line: 467
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component|altsyncram_8v14:auto_generated|q_b[14]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_8v14.tdf Line: 500
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component|altsyncram_8v14:auto_generated|q_b[15]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_8v14.tdf Line: 533
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component|altsyncram_8v14:auto_generated|q_b[16]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_8v14.tdf Line: 566
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component|altsyncram_8v14:auto_generated|q_b[17]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_8v14.tdf Line: 599
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component|altsyncram_8v14:auto_generated|q_b[18]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_8v14.tdf Line: 632
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component|altsyncram_8v14:auto_generated|q_b[19]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_8v14.tdf Line: 665
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component|altsyncram_8v14:auto_generated|q_b[20]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_8v14.tdf Line: 698
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component|altsyncram_8v14:auto_generated|q_b[21]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_8v14.tdf Line: 731
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component|altsyncram_8v14:auto_generated|q_b[22]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_8v14.tdf Line: 764
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component|altsyncram_8v14:auto_generated|q_b[23]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_8v14.tdf Line: 797
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component|altsyncram_8v14:auto_generated|q_b[24]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_8v14.tdf Line: 830
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component|altsyncram_8v14:auto_generated|q_b[25]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_8v14.tdf Line: 863
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component|altsyncram_8v14:auto_generated|q_b[26]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_8v14.tdf Line: 896
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component|altsyncram_8v14:auto_generated|q_b[27]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_8v14.tdf Line: 929
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component|altsyncram_8v14:auto_generated|q_b[28]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_8v14.tdf Line: 962
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component|altsyncram_8v14:auto_generated|q_b[29]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_8v14.tdf Line: 995
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component|altsyncram_8v14:auto_generated|q_b[30]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_8v14.tdf Line: 1028
        Warning (14320): Synthesized away node "config_explain:u_config_explain|m9k_ram:u_m9k_ram|RAM_TCG:ram_tcg_inst|altsyncram:altsyncram_component|altsyncram_8v14:auto_generated|q_b[31]" File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_8v14.tdf Line: 1061
Info (13014): Ignored 2249 buffer(s)
    Info (13019): Ignored 2249 SOFT buffer(s)
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (20013): Ignored 16 assignments for entity "osc_500m" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity osc_500m -sip ../CORE/top_core/osc_500m.sip -library lib_osc_500m was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity osc_500m -sip ../CORE/top_core/osc_500m.sip -library lib_osc_500m was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity osc_500m -sip ../CORE/top_core/osc_500m.sip -library lib_osc_500m was ignored
Warning (20013): Ignored 317 assignments for entity "osc_500m_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "rx_lvds_50m" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity rx_lvds_50m -sip ../CORE/top_core/rx_lvds_50m.sip -library lib_rx_lvds_50m was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity rx_lvds_50m -sip ../CORE/top_core/rx_lvds_50m.sip -library lib_rx_lvds_50m was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity rx_lvds_50m -sip ../CORE/top_core/rx_lvds_50m.sip -library lib_rx_lvds_50m was ignored
Warning (20013): Ignored 317 assignments for entity "rx_lvds_50m_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "osc_500m" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity osc_500m -sip ../CORE/top_core/osc_500m.sip -library lib_osc_500m was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity osc_500m -sip ../CORE/top_core/osc_500m.sip -library lib_osc_500m was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity osc_500m -sip ../CORE/top_core/osc_500m.sip -library lib_osc_500m was ignored
Warning (20013): Ignored 317 assignments for entity "osc_500m_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "rx_lvds_50m" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity rx_lvds_50m -sip ../CORE/top_core/rx_lvds_50m.sip -library lib_rx_lvds_50m was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity rx_lvds_50m -sip ../CORE/top_core/rx_lvds_50m.sip -library lib_rx_lvds_50m was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity rx_lvds_50m -sip ../CORE/top_core/rx_lvds_50m.sip -library lib_rx_lvds_50m was ignored
Warning (20013): Ignored 317 assignments for entity "rx_lvds_50m_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "osc_500m" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity osc_500m -sip ../CORE/top_core/osc_500m.sip -library lib_osc_500m was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity osc_500m -sip ../CORE/top_core/osc_500m.sip -library lib_osc_500m was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity osc_500m -sip ../CORE/top_core/osc_500m.sip -library lib_osc_500m was ignored
Warning (20013): Ignored 317 assignments for entity "osc_500m_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "rx_lvds_50m" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity rx_lvds_50m -sip ../CORE/top_core/rx_lvds_50m.sip -library lib_rx_lvds_50m was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity rx_lvds_50m -sip ../CORE/top_core/rx_lvds_50m.sip -library lib_rx_lvds_50m was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity rx_lvds_50m -sip ../CORE/top_core/rx_lvds_50m.sip -library lib_rx_lvds_50m was ignored
Warning (20013): Ignored 317 assignments for entity "rx_lvds_50m_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "osc_500m" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity osc_500m -sip ../CORE/top_core/osc_500m.sip -library lib_osc_500m was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity osc_500m -sip ../CORE/top_core/osc_500m.sip -library lib_osc_500m was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity osc_500m -sip ../CORE/top_core/osc_500m.sip -library lib_osc_500m was ignored
Warning (20013): Ignored 317 assignments for entity "osc_500m_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "rx_lvds_50m" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity rx_lvds_50m -sip ../CORE/top_core/rx_lvds_50m.sip -library lib_rx_lvds_50m was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity rx_lvds_50m -sip ../CORE/top_core/rx_lvds_50m.sip -library lib_rx_lvds_50m was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity rx_lvds_50m -sip ../CORE/top_core/rx_lvds_50m.sip -library lib_rx_lvds_50m was ignored
Warning (20013): Ignored 317 assignments for entity "rx_lvds_50m_0002" -- entity does not exist in design
Info (19000): Inferred 38 megafunctions from design logic
    Info (276038): Inferred altdpram megafunction from the following logic: "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|ram_adc_fifoa_rtl_0" 
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter WIDTHAD set to 10
        Info (286033): Parameter NUMWORDS set to 1024
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to UNREGISTERED
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to OUTCLOCK
        Info (286033): Parameter OUTDATA_ACLR set to ON
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch30|ram_adc_fifoa_rtl_0" 
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter WIDTHAD set to 10
        Info (286033): Parameter NUMWORDS set to 1024
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to UNREGISTERED
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to OUTCLOCK
        Info (286033): Parameter OUTDATA_ACLR set to ON
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch29|ram_adc_fifoa_rtl_0" 
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter WIDTHAD set to 10
        Info (286033): Parameter NUMWORDS set to 1024
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to UNREGISTERED
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to OUTCLOCK
        Info (286033): Parameter OUTDATA_ACLR set to ON
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch28|ram_adc_fifoa_rtl_0" 
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter WIDTHAD set to 10
        Info (286033): Parameter NUMWORDS set to 1024
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to UNREGISTERED
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to OUTCLOCK
        Info (286033): Parameter OUTDATA_ACLR set to ON
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch27|ram_adc_fifoa_rtl_0" 
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter WIDTHAD set to 10
        Info (286033): Parameter NUMWORDS set to 1024
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to UNREGISTERED
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to OUTCLOCK
        Info (286033): Parameter OUTDATA_ACLR set to ON
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch26|ram_adc_fifoa_rtl_0" 
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter WIDTHAD set to 10
        Info (286033): Parameter NUMWORDS set to 1024
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to UNREGISTERED
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to OUTCLOCK
        Info (286033): Parameter OUTDATA_ACLR set to ON
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch25|ram_adc_fifoa_rtl_0" 
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter WIDTHAD set to 10
        Info (286033): Parameter NUMWORDS set to 1024
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to UNREGISTERED
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to OUTCLOCK
        Info (286033): Parameter OUTDATA_ACLR set to ON
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch24|ram_adc_fifoa_rtl_0" 
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter WIDTHAD set to 10
        Info (286033): Parameter NUMWORDS set to 1024
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to UNREGISTERED
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to OUTCLOCK
        Info (286033): Parameter OUTDATA_ACLR set to ON
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch23|ram_adc_fifoa_rtl_0" 
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter WIDTHAD set to 10
        Info (286033): Parameter NUMWORDS set to 1024
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to UNREGISTERED
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to OUTCLOCK
        Info (286033): Parameter OUTDATA_ACLR set to ON
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch22|ram_adc_fifoa_rtl_0" 
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter WIDTHAD set to 10
        Info (286033): Parameter NUMWORDS set to 1024
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to UNREGISTERED
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to OUTCLOCK
        Info (286033): Parameter OUTDATA_ACLR set to ON
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch21|ram_adc_fifoa_rtl_0" 
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter WIDTHAD set to 10
        Info (286033): Parameter NUMWORDS set to 1024
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to UNREGISTERED
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to OUTCLOCK
        Info (286033): Parameter OUTDATA_ACLR set to ON
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch20|ram_adc_fifoa_rtl_0" 
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter WIDTHAD set to 10
        Info (286033): Parameter NUMWORDS set to 1024
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to UNREGISTERED
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to OUTCLOCK
        Info (286033): Parameter OUTDATA_ACLR set to ON
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch19|ram_adc_fifoa_rtl_0" 
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter WIDTHAD set to 10
        Info (286033): Parameter NUMWORDS set to 1024
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to UNREGISTERED
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to OUTCLOCK
        Info (286033): Parameter OUTDATA_ACLR set to ON
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch18|ram_adc_fifoa_rtl_0" 
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter WIDTHAD set to 10
        Info (286033): Parameter NUMWORDS set to 1024
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to UNREGISTERED
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to OUTCLOCK
        Info (286033): Parameter OUTDATA_ACLR set to ON
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch17|ram_adc_fifoa_rtl_0" 
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter WIDTHAD set to 10
        Info (286033): Parameter NUMWORDS set to 1024
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to UNREGISTERED
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to OUTCLOCK
        Info (286033): Parameter OUTDATA_ACLR set to ON
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch16|ram_adc_fifoa_rtl_0" 
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter WIDTHAD set to 10
        Info (286033): Parameter NUMWORDS set to 1024
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to UNREGISTERED
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to OUTCLOCK
        Info (286033): Parameter OUTDATA_ACLR set to ON
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch15|ram_adc_fifoa_rtl_0" 
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter WIDTHAD set to 10
        Info (286033): Parameter NUMWORDS set to 1024
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to UNREGISTERED
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to OUTCLOCK
        Info (286033): Parameter OUTDATA_ACLR set to ON
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch14|ram_adc_fifoa_rtl_0" 
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter WIDTHAD set to 10
        Info (286033): Parameter NUMWORDS set to 1024
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to UNREGISTERED
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to OUTCLOCK
        Info (286033): Parameter OUTDATA_ACLR set to ON
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch13|ram_adc_fifoa_rtl_0" 
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter WIDTHAD set to 10
        Info (286033): Parameter NUMWORDS set to 1024
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to UNREGISTERED
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to OUTCLOCK
        Info (286033): Parameter OUTDATA_ACLR set to ON
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch12|ram_adc_fifoa_rtl_0" 
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter WIDTHAD set to 10
        Info (286033): Parameter NUMWORDS set to 1024
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to UNREGISTERED
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to OUTCLOCK
        Info (286033): Parameter OUTDATA_ACLR set to ON
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch11|ram_adc_fifoa_rtl_0" 
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter WIDTHAD set to 10
        Info (286033): Parameter NUMWORDS set to 1024
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to UNREGISTERED
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to OUTCLOCK
        Info (286033): Parameter OUTDATA_ACLR set to ON
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch10|ram_adc_fifoa_rtl_0" 
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter WIDTHAD set to 10
        Info (286033): Parameter NUMWORDS set to 1024
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to UNREGISTERED
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to OUTCLOCK
        Info (286033): Parameter OUTDATA_ACLR set to ON
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch9|ram_adc_fifoa_rtl_0" 
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter WIDTHAD set to 10
        Info (286033): Parameter NUMWORDS set to 1024
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to UNREGISTERED
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to OUTCLOCK
        Info (286033): Parameter OUTDATA_ACLR set to ON
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch8|ram_adc_fifoa_rtl_0" 
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter WIDTHAD set to 10
        Info (286033): Parameter NUMWORDS set to 1024
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to UNREGISTERED
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to OUTCLOCK
        Info (286033): Parameter OUTDATA_ACLR set to ON
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch7|ram_adc_fifoa_rtl_0" 
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter WIDTHAD set to 10
        Info (286033): Parameter NUMWORDS set to 1024
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to UNREGISTERED
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to OUTCLOCK
        Info (286033): Parameter OUTDATA_ACLR set to ON
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch6|ram_adc_fifoa_rtl_0" 
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter WIDTHAD set to 10
        Info (286033): Parameter NUMWORDS set to 1024
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to UNREGISTERED
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to OUTCLOCK
        Info (286033): Parameter OUTDATA_ACLR set to ON
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch5|ram_adc_fifoa_rtl_0" 
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter WIDTHAD set to 10
        Info (286033): Parameter NUMWORDS set to 1024
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to UNREGISTERED
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to OUTCLOCK
        Info (286033): Parameter OUTDATA_ACLR set to ON
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch4|ram_adc_fifoa_rtl_0" 
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter WIDTHAD set to 10
        Info (286033): Parameter NUMWORDS set to 1024
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to UNREGISTERED
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to OUTCLOCK
        Info (286033): Parameter OUTDATA_ACLR set to ON
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch3|ram_adc_fifoa_rtl_0" 
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter WIDTHAD set to 10
        Info (286033): Parameter NUMWORDS set to 1024
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to UNREGISTERED
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to OUTCLOCK
        Info (286033): Parameter OUTDATA_ACLR set to ON
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch2|ram_adc_fifoa_rtl_0" 
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter WIDTHAD set to 10
        Info (286033): Parameter NUMWORDS set to 1024
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to UNREGISTERED
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to OUTCLOCK
        Info (286033): Parameter OUTDATA_ACLR set to ON
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch1|ram_adc_fifoa_rtl_0" 
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter WIDTHAD set to 10
        Info (286033): Parameter NUMWORDS set to 1024
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to UNREGISTERED
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to OUTCLOCK
        Info (286033): Parameter OUTDATA_ACLR set to ON
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch0|ram_adc_fifoa_rtl_0" 
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter WIDTHAD set to 10
        Info (286033): Parameter NUMWORDS set to 1024
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to UNREGISTERED
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to OUTCLOCK
        Info (286033): Parameter OUTDATA_ACLR set to ON
        Info (286033): Parameter LPM_FILE set to UNUSED
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFQuotient_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 8
        Info (286033): Parameter WIDTH set to 2
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFQuotient_rtl_1"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 4
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFQuotient_rtl_2"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 6
        Info (286033): Parameter WIDTH set to 3
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFQuotient_rtl_3"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 4
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|DFFQuotient_rtl_4"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 3
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ut_top:u_ut_top|ut_data_control:u_ut_data_control|average_ram:u_average_ram|average_rdy_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 17
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (12130): Elaborated megafunction instantiation "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|altdpram:ram_adc_fifoa_rtl_0"
Info (12133): Instantiated megafunction "pa_top:u_pa_top|pa_data_stream:u_pa_data_stream|adc_delay_ch:rxch31|altdpram:ram_adc_fifoa_rtl_0" with the following parameter:
    Info (12134): Parameter "WIDTH" = "10"
    Info (12134): Parameter "WIDTHAD" = "10"
    Info (12134): Parameter "NUMWORDS" = "1024"
    Info (12134): Parameter "WRADDRESS_REG" = "INCLOCK"
    Info (12134): Parameter "WRADDRESS_ACLR" = "OFF"
    Info (12134): Parameter "WRCONTROL_REG" = "INCLOCK"
    Info (12134): Parameter "WRCONTROL_ACLR" = "OFF"
    Info (12134): Parameter "RDADDRESS_REG" = "UNREGISTERED"
    Info (12134): Parameter "RDADDRESS_ACLR" = "OFF"
    Info (12134): Parameter "RDCONTROL_REG" = "UNREGISTERED"
    Info (12134): Parameter "RDCONTROL_ACLR" = "OFF"
    Info (12134): Parameter "INDATA_REG" = "INCLOCK"
    Info (12134): Parameter "INDATA_ACLR" = "OFF"
    Info (12134): Parameter "OUTDATA_REG" = "OUTCLOCK"
    Info (12134): Parameter "OUTDATA_ACLR" = "ON"
    Info (12134): Parameter "LPM_FILE" = "UNUSED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "LUTRAM"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nvo1.tdf
    Info (12023): Found entity 1: dpram_nvo1 File: D:/Phascan_2017_1_18_restored/DEV/db/dpram_nvo1.tdf Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_ufa.tdf
    Info (12023): Found entity 1: decode_ufa File: D:/Phascan_2017_1_18_restored/DEV/db/decode_ufa.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_nbb.tdf
    Info (12023): Found entity 1: mux_nbb File: D:/Phascan_2017_1_18_restored/DEV/db/mux_nbb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_0"
Info (12133): Instantiated megafunction "ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "8"
    Info (12134): Parameter "WIDTH" = "2"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_qc21.tdf
    Info (12023): Found entity 1: shift_taps_qc21 File: D:/Phascan_2017_1_18_restored/DEV/db/shift_taps_qc21.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nh91.tdf
    Info (12023): Found entity 1: altsyncram_nh91 File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_nh91.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0bf.tdf
    Info (12023): Found entity 1: cntr_0bf File: D:/Phascan_2017_1_18_restored/DEV/db/cntr_0bf.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_2"
Info (12133): Instantiated megafunction "ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_2" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "6"
    Info (12134): Parameter "WIDTH" = "3"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_rc21.tdf
    Info (12023): Found entity 1: shift_taps_rc21 File: D:/Phascan_2017_1_18_restored/DEV/db/shift_taps_rc21.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mh91.tdf
    Info (12023): Found entity 1: altsyncram_mh91 File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_mh91.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uaf.tdf
    Info (12023): Found entity 1: cntr_uaf File: D:/Phascan_2017_1_18_restored/DEV/db/cntr_uaf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d2c.tdf
    Info (12023): Found entity 1: cmpr_d2c File: D:/Phascan_2017_1_18_restored/DEV/db/cmpr_d2c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_3"
Info (12133): Instantiated megafunction "ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_3" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "4"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_pc21.tdf
    Info (12023): Found entity 1: shift_taps_pc21 File: D:/Phascan_2017_1_18_restored/DEV/db/shift_taps_pc21.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lh91.tdf
    Info (12023): Found entity 1: altsyncram_lh91 File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_lh91.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_taf.tdf
    Info (12023): Found entity 1: cntr_taf File: D:/Phascan_2017_1_18_restored/DEV/db/cntr_taf.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_4"
Info (12133): Instantiated megafunction "ut_top:u_ut_top|ex_trig:u_ex_trig|DIVISION0:dv0|lpm_divide:LPM_DIVIDE_component|lpm_divide_tir:auto_generated|sign_div_unsign_79i:divider|alt_u_div_2ef:divider|altshift_taps:DFFQuotient_rtl_4" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "3"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_nc21.tdf
    Info (12023): Found entity 1: shift_taps_nc21 File: D:/Phascan_2017_1_18_restored/DEV/db/shift_taps_nc21.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fh91.tdf
    Info (12023): Found entity 1: altsyncram_fh91 File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_fh91.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_raf.tdf
    Info (12023): Found entity 1: cntr_raf File: D:/Phascan_2017_1_18_restored/DEV/db/cntr_raf.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "ut_top:u_ut_top|ut_data_control:u_ut_data_control|average_ram:u_average_ram|altshift_taps:average_rdy_rtl_0"
Info (12133): Instantiated megafunction "ut_top:u_ut_top|ut_data_control:u_ut_data_control|average_ram:u_average_ram|altshift_taps:average_rdy_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "17"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_0ou.tdf
    Info (12023): Found entity 1: shift_taps_0ou File: D:/Phascan_2017_1_18_restored/DEV/db/shift_taps_0ou.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nk91.tdf
    Info (12023): Found entity 1: altsyncram_nk91 File: D:/Phascan_2017_1_18_restored/DEV/db/altsyncram_nk91.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qaf.tdf
    Info (12023): Found entity 1: cntr_qaf File: D:/Phascan_2017_1_18_restored/DEV/db/cntr_qaf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c2c.tdf
    Info (12023): Found entity 1: cmpr_c2c File: D:/Phascan_2017_1_18_restored/DEV/db/cmpr_c2c.tdf Line: 23
Warning (12241): 48 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Info (284007): State machine "|top|ut_top:u_ut_top|rx_tx_fsm:u_rx_tx_fsm|state" will be implemented as a safe state machine. File: D:/Phascan_2017_1_18_restored/SRC/ut_src/RX_TX_FSM.vhd Line: 46
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "balanced" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "f_ar_led[2]" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 7
    Warning (13410): Pin "f_ar_led[4]" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 7
    Warning (13410): Pin "f_afe_reset" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 24
    Warning (13410): Pin "f_lna_reset" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 50
    Warning (13410): Pin "mcspi1_somi" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 138
    Warning (13410): Pin "f_tx_1" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 144
    Warning (13410): Pin "f_tx_2" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 145
    Warning (13410): Pin "f_relaya" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 146
    Warning (13410): Pin "f_relayb" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 147
    Warning (13410): Pin "f_dampa" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 148
    Warning (13410): Pin "f_dampb" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 149
    Warning (13410): Pin "f_tofd_a" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 150
    Warning (13410): Pin "f_tofd_b" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 151
    Warning (13410): Pin "f_ad8331_en" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 155
    Warning (13410): Pin "f_sw64db" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 159
    Warning (13410): Pin "f_sw44db" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 160
    Warning (13410): Pin "f_sw0db" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 161
    Warning (13410): Pin "f_filter_sw" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 165
    Warning (13410): Pin "f_amp_hilo" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 166
    Warning (13410): Pin "f_narrow_band_pd" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 170
    Warning (13410): Pin "dac_clk3" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 196
    Warning (13410): Pin "dac_d[0]" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 197
    Warning (13410): Pin "dac_d[1]" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 197
    Warning (13410): Pin "dac_d[2]" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 197
    Warning (13410): Pin "dac_d[3]" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 197
    Warning (13410): Pin "dac_d[4]" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 197
    Warning (13410): Pin "dac_d[5]" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 197
    Warning (13410): Pin "dac_d[6]" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 197
    Warning (13410): Pin "dac_d[7]" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 197
    Warning (13410): Pin "dac_d[8]" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 197
    Warning (13410): Pin "dac_d[9]" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 197
    Warning (13410): Pin "sleep2" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 198
    Warning (13410): Pin "gpmc_a9" is stuck at VCC File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 208
    Warning (13410): Pin "dac_clk1" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 227
    Warning (13410): Pin "dac_clk2" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 228
    Warning (13410): Pin "rx_dac_d[0]" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 229
    Warning (13410): Pin "rx_dac_d[1]" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 229
    Warning (13410): Pin "rx_dac_d[2]" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 229
    Warning (13410): Pin "rx_dac_d[3]" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 229
    Warning (13410): Pin "rx_dac_d[4]" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 229
    Warning (13410): Pin "rx_dac_d[5]" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 229
    Warning (13410): Pin "rx_dac_d[6]" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 229
    Warning (13410): Pin "rx_dac_d[7]" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 229
    Warning (13410): Pin "rx_dac_d[8]" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 229
    Warning (13410): Pin "rx_dac_d[9]" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 229
    Warning (13410): Pin "sleep1" is stuck at GND File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 230
    Warning (13410): Pin "f_pa_switch_en" is stuck at VCC File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 235
Info (17049): 146 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "advca_driver:u_advca_driver|rx_outclock1" File: D:/Phascan_2017_1_18_restored/SRC/top_src/advca_driver.v Line: 218
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[0]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[8]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[16]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[24]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[1]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[9]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[17]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[25]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[32]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[40]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[48]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[56]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[33]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[41]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[49]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[57]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[4]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[36]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[20]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[52]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[12]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[44]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[28]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[60]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[5]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[37]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[21]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[53]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[13]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[45]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[29]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[61]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[2]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[10]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[3]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[11]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[34]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[42]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[35]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[43]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[18]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[26]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[19]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[27]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[50]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[58]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[51]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[59]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[6]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[38]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[22]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[54]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[14]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[46]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[30]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[62]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[7]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[39]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[23]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[55]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[15]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[47]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[31]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_rx_ctrl:u_pa_rx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[63]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[37]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[39]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[38]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[45]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[47]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[46]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[53]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[55]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[54]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[61]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[63]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[62]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[33]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[35]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[34]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[41]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[43]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[42]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[49]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[51]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[50]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[57]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[59]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_top:u_pa_top|pa_tx_ctrl:u_pa_tx_ctrl|serial2parallel:u_serial2parallel|TX_SEL[58]" File: D:/Phascan_2017_1_18_restored/SRC/pa_src/serial2parallel.v Line: 13
    Info (17048): Logic cell "pa_data[11]" File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 631
    Info (17048): Logic cell "pa_data[9]" File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 631
    Info (17048): Logic cell "pa_data[10]" File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 631
    Info (17048): Logic cell "pa_data[8]" File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 631
    Info (17048): Logic cell "pa_data[7]" File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 631
    Info (17048): Logic cell "pa_data[0]" File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 631
    Info (17048): Logic cell "pa_data[1]" File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 631
    Info (17048): Logic cell "pa_data[2]" File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 631
    Info (17048): Logic cell "pa_data[3]" File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 631
    Info (17048): Logic cell "pa_data[4]" File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 631
    Info (17048): Logic cell "pa_data[5]" File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 631
    Info (17048): Logic cell "pa_data[6]" File: D:/Phascan_2017_1_18_restored/SRC/top_src/top.v Line: 631
Info (21057): Implemented 41522 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 64 input pins
    Info (21059): Implemented 433 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 29739 logic cells
    Info (21064): Implemented 11073 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 192 DSP elements
    Info (21071): Implemented 2 partitions
Info (281019): Starting Logic Optimization and Technology Mapping for Partition rx_lvds_3:u_rx_lvds_3 File: D:/Phascan_2017_1_18_restored/SRC/top_src/advca_driver.v Line: 435
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "balanced" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Info (286031): Timing-Driven Synthesis is running on partition "rx_lvds_3:u_rx_lvds_3"
Info (21057): Implemented 247 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 102 output pins
    Info (21061): Implemented 100 logic cells
    Info (21065): Implemented 3 PLLs
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_signaltap:auto_signaltap_0
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "balanced" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (21057): Implemented 6371 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1035 input pins
    Info (21059): Implemented 659 output pins
    Info (21061): Implemented 4355 logic cells
    Info (21064): Implemented 322 RAM segments
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "balanced" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (21057): Implemented 238 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 45 input pins
    Info (21059): Implemented 62 output pins
    Info (21061): Implemented 131 logic cells
Warning (20013): Ignored 16 assignments for entity "osc_500m" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity osc_500m -sip ../CORE/top_core/osc_500m.sip -library lib_osc_500m was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity osc_500m -sip ../CORE/top_core/osc_500m.sip -library lib_osc_500m was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity osc_500m -sip ../CORE/top_core/osc_500m.sip -library lib_osc_500m was ignored
Warning (20013): Ignored 317 assignments for entity "osc_500m_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "rx_lvds_50m" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity rx_lvds_50m -sip ../CORE/top_core/rx_lvds_50m.sip -library lib_rx_lvds_50m was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity rx_lvds_50m -sip ../CORE/top_core/rx_lvds_50m.sip -library lib_rx_lvds_50m was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity rx_lvds_50m -sip ../CORE/top_core/rx_lvds_50m.sip -library lib_rx_lvds_50m was ignored
Warning (20013): Ignored 317 assignments for entity "rx_lvds_50m_0002" -- entity does not exist in design
Info (144001): Generated suppressed messages file D:/Phascan_2017_1_18_restored/DEV/output_files/Phascan.map.smsg
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 261 warnings
    Info: Peak virtual memory: 3268 megabytes
    Info: Processing ended: Thu Jan 19 15:44:36 2017
    Info: Elapsed time: 00:01:37
    Info: Total CPU time (on all processors): 00:02:18


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Phascan_2017_1_18_restored/DEV/output_files/Phascan.map.smsg.


