// Seed: 3364466005
`timescale 1 ps / 1ps `timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  input id_1;
  logic id_4 = (id_1);
  logic id_5 = 1'b0, id_6;
  logic id_7, id_8;
  logic id_9, id_10, id_11, id_12;
  type_1 id_13 (
      .id_0(1),
      .id_1(1),
      .id_2(id_12),
      .id_3(id_12)
  );
  logic id_14;
  logic id_15;
  assign id_3 = id_6;
  integer id_16;
  logic   id_17;
  assign id_3[1-1] = (1 ? 1 - 1 : id_14);
  assign id_15 = 1'b0 && 1'b0;
  assign id_5 = 1;
endmodule
