# VLSI-RiscV
Internship project code
# RISC-V RTL DESIGN
## Introduction
RISC-V is an open-source architecture for microprocessors that has the following blocks. I have coded these in Verilog during my internship in Maven Silicon using Intel Quartus Prime and Modelsim Altera software for simulation and verification purposes.
<br>
## Output Waveforms 
<p align="center">
  <img src="./TopModule.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  Top Module
</p>
<br>
<p align="center">
  <img src="./PCMUX.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  PC MUX
</p>
<br>
<p align="center">
  <img src="./RegBlock1.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  Reg Block 1
</p>
<br>
<p align="center">
  <img src="./ImmediateGenerator.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  Immediate Generator
</p>
<br>
<p align="center">
  <img src="./ImmediateAdder.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  Immediate Adder
</p>
<br>
<p align="center">
  <img src="./IntegerFile.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  Integer File
</p>
<br>
<p align="center">
  <img src="./WireEnableGenerator.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  Wire Enable Generator
</p>
<br>
<p align="center">
  <img src="./InstructionMUX.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  Instruction MUX
</p>
<br>
<p align="center">
  <img src="./BranchUnit.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  Branch Unit
</p>
<br>
<p align="center">
  <img src="./Decoder_1.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  Decoder
</p>
<br>
<p align="center">
  <img src="./Decoder_2.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  Decoder
</p>
<br>
<p align="center">
  <img src="./MachineControl_1.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  Machine Control
</p>
<br>
<p align="center">
  <img src="./MachineControl_2.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  Machine Control
</p>
<br>
<p align="center">
  <img src="./MachineControl_3.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  Machine Control
</p>
<br>
<p align="center">
  <img src="./CSRfile_1.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  CSR File
</p>
<br>
<p align="center">
  <img src="./CSRfile_2.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  CSR File
</p>
<br>
<p align="center">
  <img src="./CSRfile_3.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  CSR File
</p>
<br>
<p align="center">
  <img src="./RegBlock2_1.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  Reg Block 2
</p>
<br>
<p align="center">
  <img src="./RegBlock2_2.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  Reg Block 2
</p>
<br>
<p align="center">
  <img src="./StoreUnit.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  Store Unit
</p>
<br>
<p align="center">
  <img src="./LoadUnit.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  Load Unit
</p>
<br>
<p align="center">
  <img src="./ALU.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  ALU
</p>
<br>
<p align="center">
  <img src="./WBMUXSelectionUnit.png" alt="Image Alt Text" style="margin-bottom: 2px" /><br>
  WB MUX Selection Unit
</p>
<br>
