 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct  1 21:08:21 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: ALU/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)       0.00       0.00 r
  ALU/ALU_OUT_reg[14]/Q (SDFFRQX2M)        0.37       0.37 r
  ALU/ALU_OUT_reg[15]/SI (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                   0.37

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ALU/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)       0.00       0.00 r
  ALU/ALU_OUT_reg[13]/Q (SDFFRQX2M)        0.37       0.37 r
  ALU/ALU_OUT_reg[14]/SI (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                   0.37

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ALU/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)       0.00       0.00 r
  ALU/ALU_OUT_reg[12]/Q (SDFFRQX2M)        0.37       0.37 r
  ALU/ALU_OUT_reg[13]/SI (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                   0.37

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ALU/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)       0.00       0.00 r
  ALU/ALU_OUT_reg[11]/Q (SDFFRQX2M)        0.37       0.37 r
  ALU/ALU_OUT_reg[12]/SI (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                   0.37

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)       0.00       0.00 r
  ALU/ALU_OUT_reg[10]/Q (SDFFRQX2M)        0.37       0.37 r
  ALU/ALU_OUT_reg[11]/SI (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                   0.37

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[9]/Q (SDFFRQX2M)         0.37       0.37 r
  ALU/ALU_OUT_reg[10]/SI (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                   0.37

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[8]/Q (SDFFRQX2M)         0.37       0.37 r
  ALU/ALU_OUT_reg[9]/SI (SDFFRQX2M)        0.00       0.37 r
  data arrival time                                   0.37

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ALU/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[6]/Q (SDFFRQX2M)         0.37       0.37 r
  ALU/ALU_OUT_reg[7]/SI (SDFFRQX2M)        0.00       0.37 r
  data arrival time                                   0.37

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ALU/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[5]/Q (SDFFRQX2M)         0.37       0.37 r
  ALU/ALU_OUT_reg[6]/SI (SDFFRQX2M)        0.00       0.37 r
  data arrival time                                   0.37

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ALU/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[4]/Q (SDFFRQX2M)         0.37       0.37 r
  ALU/ALU_OUT_reg[5]/SI (SDFFRQX2M)        0.00       0.37 r
  data arrival time                                   0.37

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ALU/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[3]/Q (SDFFRQX2M)         0.37       0.37 r
  ALU/ALU_OUT_reg[4]/SI (SDFFRQX2M)        0.00       0.37 r
  data arrival time                                   0.37

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[2]/Q (SDFFRQX2M)         0.37       0.37 r
  ALU/ALU_OUT_reg[3]/SI (SDFFRQX2M)        0.00       0.37 r
  data arrival time                                   0.37

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[1]/Q (SDFFRQX2M)         0.37       0.37 r
  ALU/ALU_OUT_reg[2]/SI (SDFFRQX2M)        0.00       0.37 r
  data arrival time                                   0.37

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[0]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[0]/Q (SDFFRQX2M)         0.37       0.37 r
  ALU/ALU_OUT_reg[1]/SI (SDFFRQX2M)        0.00       0.37 r
  data arrival time                                   0.37

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ALU/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[7]/Q (SDFFRQX2M)         0.37       0.37 r
  ALU/ALU_OUT_reg[8]/SI (SDFFRQX2M)        0.00       0.37 r
  data arrival time                                   0.37

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ALU/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)       0.00       0.00 r
  ALU/ALU_OUT_reg[15]/Q (SDFFRQX2M)        0.37       0.37 r
  ALU/OUT_VALID_reg/SI (SDFFRQX1M)         0.00       0.37 r
  data arrival time                                   0.37

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/OUT_VALID_reg/CK (SDFFRQX1M)         0.00       0.10 r
  library hold time                       -0.19      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: REGISTER/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[1][7]/CK (SDFFRQX2M)              0.00       0.00 r
  REGISTER/Reg_File_reg[1][7]/Q (SDFFRQX2M)               0.53       0.53 r
  REGISTER/REG1[7] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       0.53 r
  ALU/B[7] (ALU_16B_test_1)                               0.00       0.53 r
  ALU/U145/Y (AOI222X1M)                                  0.14       0.68 f
  ALU/U143/Y (AOI31X2M)                                   0.15       0.82 r
  ALU/ALU_OUT_reg[7]/D (SDFFRQX2M)                        0.00       0.82 r
  data arrival time                                                  0.82

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: REGISTER/Reg_File_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[1][0]/CK (SDFFRQX2M)              0.00       0.00 r
  REGISTER/Reg_File_reg[1][0]/Q (SDFFRQX2M)               0.52       0.52 r
  REGISTER/REG1[0] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       0.52 r
  ALU/B[0] (ALU_16B_test_1)                               0.00       0.52 r
  ALU/sub_44/B[0] (ALU_16B_DW01_sub_0)                    0.00       0.52 r
  ALU/sub_44/U2/Y (INVX2M)                                0.07       0.59 f
  ALU/sub_44/U1/Y (XNOR2X2M)                              0.08       0.67 r
  ALU/sub_44/DIFF[0] (ALU_16B_DW01_sub_0)                 0.00       0.67 r
  ALU/U61/Y (AOI22X1M)                                    0.09       0.76 f
  ALU/U60/Y (AOI31X2M)                                    0.12       0.88 r
  ALU/ALU_OUT_reg[0]/D (SDFFRQX2M)                        0.00       0.88 r
  data arrival time                                                  0.88

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[0]/CK (SDFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.94


  Startpoint: REGISTER/Reg_File_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[0][7]/CK (SDFFRQX2M)              0.00       0.00 r
  REGISTER/Reg_File_reg[0][7]/Q (SDFFRQX2M)               0.40       0.40 r
  REGISTER/REG0[7] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       0.40 r
  ALU/A[7] (ALU_16B_test_1)                               0.00       0.40 r
  ALU/U135/Y (BUFX2M)                                     0.25       0.65 r
  ALU/U112/Y (AOI22X1M)                                   0.13       0.78 f
  ALU/U110/Y (AOI31X2M)                                   0.16       0.94 r
  ALU/ALU_OUT_reg[8]/D (SDFFRQX2M)                        0.00       0.94 r
  data arrival time                                                  0.94

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: REGISTER/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[0][0]/CK (SDFFRQX2M)              0.00       0.00 r
  REGISTER/Reg_File_reg[0][0]/Q (SDFFRQX2M)               0.40       0.40 r
  REGISTER/REG0[0] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       0.40 r
  ALU/A[0] (ALU_16B_test_1)                               0.00       0.40 r
  ALU/U142/Y (BUFX2M)                                     0.28       0.68 r
  ALU/U70/Y (AOI211X2M)                                   0.14       0.81 f
  ALU/U67/Y (AOI31X2M)                                    0.15       0.96 r
  ALU/ALU_OUT_reg[1]/D (SDFFRQX2M)                        0.00       0.96 r
  data arrival time                                                  0.96

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: REGISTER/Reg_File_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[1][3]/CK (SDFFRQX2M)              0.00       0.00 r
  REGISTER/Reg_File_reg[1][3]/Q (SDFFRQX2M)               0.48       0.48 r
  REGISTER/REG1[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       0.48 r
  ALU/B[3] (ALU_16B_test_1)                               0.00       0.48 r
  ALU/U157/Y (INVX2M)                                     0.11       0.59 f
  ALU/U86/Y (OAI21X2M)                                    0.15       0.74 r
  ALU/U85/Y (AOI221XLM)                                   0.07       0.81 f
  ALU/U82/Y (AOI31X2M)                                    0.16       0.97 r
  ALU/ALU_OUT_reg[3]/D (SDFFRQX2M)                        0.00       0.97 r
  data arrival time                                                  0.97

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: REGISTER/Reg_File_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[1][2]/CK (SDFFRQX2M)              0.00       0.00 r
  REGISTER/Reg_File_reg[1][2]/Q (SDFFRQX2M)               0.48       0.48 r
  REGISTER/REG1[2] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       0.48 r
  ALU/B[2] (ALU_16B_test_1)                               0.00       0.48 r
  ALU/U158/Y (INVX2M)                                     0.11       0.59 f
  ALU/U78/Y (OAI21X2M)                                    0.15       0.74 r
  ALU/U77/Y (AOI221XLM)                                   0.07       0.81 f
  ALU/U74/Y (AOI31X2M)                                    0.16       0.97 r
  ALU/ALU_OUT_reg[2]/D (SDFFRQX2M)                        0.00       0.97 r
  data arrival time                                                  0.97

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: REGISTER/Reg_File_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[1][5]/CK (SDFFRQX2M)              0.00       0.00 r
  REGISTER/Reg_File_reg[1][5]/Q (SDFFRQX2M)               0.50       0.50 r
  REGISTER/REG1[5] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       0.50 r
  ALU/B[5] (ALU_16B_test_1)                               0.00       0.50 r
  ALU/U160/Y (INVX2M)                                     0.10       0.60 f
  ALU/U106/Y (OAI21X2M)                                   0.15       0.74 r
  ALU/U105/Y (AOI221XLM)                                  0.07       0.81 f
  ALU/U102/Y (AOI31X2M)                                   0.16       0.97 r
  ALU/ALU_OUT_reg[5]/D (SDFFRQX2M)                        0.00       0.97 r
  data arrival time                                                  0.97

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: REGISTER/Reg_File_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[1][4]/CK (SDFFRQX2M)              0.00       0.00 r
  REGISTER/Reg_File_reg[1][4]/Q (SDFFRQX2M)               0.50       0.50 r
  REGISTER/REG1[4] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       0.50 r
  ALU/B[4] (ALU_16B_test_1)                               0.00       0.50 r
  ALU/U159/Y (INVX2M)                                     0.10       0.60 f
  ALU/U94/Y (OAI21X2M)                                    0.15       0.74 r
  ALU/U93/Y (AOI221XLM)                                   0.07       0.82 f
  ALU/U90/Y (AOI31X2M)                                    0.16       0.97 r
  ALU/ALU_OUT_reg[4]/D (SDFFRQX2M)                        0.00       0.97 r
  data arrival time                                                  0.97

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: Data_sync/sync_bus_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Data_sync/sync_bus_reg[0]/CK (SDFFRQX2M)                0.00       0.00 r
  Data_sync/sync_bus_reg[0]/Q (SDFFRQX2M)                 0.40       0.40 r
  Data_sync/sync_bus[0] (DATA_SYNC_NUM_STAGES2_test_1)
                                                          0.00       0.40 r
  U_system_control/RX_P_DATA[0] (system_control_test_1)
                                                          0.00       0.40 r
  U_system_control/U92/Y (INVX2M)                         0.10       0.50 f
  U_system_control/U50/Y (NOR2X2M)                        0.10       0.60 r
  U_system_control/ALU_FUN[0] (system_control_test_1)     0.00       0.60 r
  ALU/ALU_FUN[0] (ALU_16B_test_1)                         0.00       0.60 r
  ALU/U24/Y (BUFX2M)                                      0.25       0.84 r
  ALU/U58/Y (AOI21X2M)                                    0.10       0.94 f
  ALU/OUT_VALID_reg/D (SDFFRQX1M)                         0.00       0.94 f
  data arrival time                                                  0.94

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/OUT_VALID_reg/CK (SDFFRQX1M)                        0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: REGISTER/Reg_File_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[0][7]/CK (SDFFRQX2M)              0.00       0.00 r
  REGISTER/Reg_File_reg[0][7]/Q (SDFFRQX2M)               0.40       0.40 r
  REGISTER/REG0[7] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00       0.40 r
  ALU/A[7] (ALU_16B_test_1)                               0.00       0.40 r
  ALU/U135/Y (BUFX2M)                                     0.25       0.65 r
  ALU/U100/Y (AOI221XLM)                                  0.19       0.84 f
  ALU/U98/Y (AOI31X2M)                                    0.16       1.00 r
  ALU/ALU_OUT_reg[6]/D (SDFFRQX2M)                        0.00       1.00 r
  data arrival time                                                  1.00

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: U_system_control/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[1]/Q (SDFFRQX2M)     0.57       0.57 f
  U_system_control/U88/Y (NAND3X2M)                       0.16       0.73 r
  U_system_control/U44/Y (NOR2X2M)                        0.09       0.82 f
  U_system_control/EN (system_control_test_1)             0.00       0.82 f
  ALU/EN (ALU_16B_test_1)                                 0.00       0.82 f
  ALU/U54/Y (NAND2BX2M)                                   0.16       0.98 r
  ALU/U28/Y (OAI2BB1X2M)                                  0.07       1.05 f
  ALU/ALU_OUT_reg[15]/D (SDFFRQX2M)                       0.00       1.05 f
  data arrival time                                                  1.05

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                      0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: U_system_control/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[1]/Q (SDFFRQX2M)     0.57       0.57 f
  U_system_control/U88/Y (NAND3X2M)                       0.16       0.73 r
  U_system_control/U44/Y (NOR2X2M)                        0.09       0.82 f
  U_system_control/EN (system_control_test_1)             0.00       0.82 f
  ALU/EN (ALU_16B_test_1)                                 0.00       0.82 f
  ALU/U54/Y (NAND2BX2M)                                   0.16       0.98 r
  ALU/U27/Y (OAI2BB1X2M)                                  0.07       1.05 f
  ALU/ALU_OUT_reg[14]/D (SDFFRQX2M)                       0.00       1.05 f
  data arrival time                                                  1.05

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                      0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: U_system_control/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[1]/Q (SDFFRQX2M)     0.57       0.57 f
  U_system_control/U88/Y (NAND3X2M)                       0.16       0.73 r
  U_system_control/U44/Y (NOR2X2M)                        0.09       0.82 f
  U_system_control/EN (system_control_test_1)             0.00       0.82 f
  ALU/EN (ALU_16B_test_1)                                 0.00       0.82 f
  ALU/U54/Y (NAND2BX2M)                                   0.16       0.98 r
  ALU/U31/Y (OAI2BB1X2M)                                  0.07       1.05 f
  ALU/ALU_OUT_reg[13]/D (SDFFRQX2M)                       0.00       1.05 f
  data arrival time                                                  1.05

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                      0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: U_system_control/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[1]/Q (SDFFRQX2M)     0.57       0.57 f
  U_system_control/U88/Y (NAND3X2M)                       0.16       0.73 r
  U_system_control/U44/Y (NOR2X2M)                        0.09       0.82 f
  U_system_control/EN (system_control_test_1)             0.00       0.82 f
  ALU/EN (ALU_16B_test_1)                                 0.00       0.82 f
  ALU/U54/Y (NAND2BX2M)                                   0.16       0.98 r
  ALU/U29/Y (OAI2BB1X2M)                                  0.07       1.05 f
  ALU/ALU_OUT_reg[12]/D (SDFFRQX2M)                       0.00       1.05 f
  data arrival time                                                  1.05

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                      0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: U_system_control/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[1]/Q (SDFFRQX2M)     0.57       0.57 f
  U_system_control/U88/Y (NAND3X2M)                       0.16       0.73 r
  U_system_control/U44/Y (NOR2X2M)                        0.09       0.82 f
  U_system_control/EN (system_control_test_1)             0.00       0.82 f
  ALU/EN (ALU_16B_test_1)                                 0.00       0.82 f
  ALU/U54/Y (NAND2BX2M)                                   0.16       0.98 r
  ALU/U30/Y (OAI2BB1X2M)                                  0.07       1.05 f
  ALU/ALU_OUT_reg[11]/D (SDFFRQX2M)                       0.00       1.05 f
  data arrival time                                                  1.05

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                      0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: U_system_control/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[1]/Q (SDFFRQX2M)     0.57       0.57 f
  U_system_control/U88/Y (NAND3X2M)                       0.16       0.73 r
  U_system_control/U44/Y (NOR2X2M)                        0.09       0.82 f
  U_system_control/EN (system_control_test_1)             0.00       0.82 f
  ALU/EN (ALU_16B_test_1)                                 0.00       0.82 f
  ALU/U54/Y (NAND2BX2M)                                   0.16       0.98 r
  ALU/U33/Y (OAI2BB1X2M)                                  0.07       1.05 f
  ALU/ALU_OUT_reg[10]/D (SDFFRQX2M)                       0.00       1.05 f
  data arrival time                                                  1.05

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                      0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: U_system_control/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/current_state_reg[1]/Q (SDFFRQX2M)     0.57       0.57 f
  U_system_control/U88/Y (NAND3X2M)                       0.16       0.73 r
  U_system_control/U44/Y (NOR2X2M)                        0.09       0.82 f
  U_system_control/EN (system_control_test_1)             0.00       0.82 f
  ALU/EN (ALU_16B_test_1)                                 0.00       0.82 f
  ALU/U54/Y (NAND2BX2M)                                   0.16       0.98 r
  ALU/U32/Y (OAI2BB1X2M)                                  0.07       1.05 f
  ALU/ALU_OUT_reg[9]/D (SDFFRQX2M)                        0.00       1.05 f
  data arrival time                                                  1.05

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: U_system_control/TX_P_DATA_store_reg[7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_system_control/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/TX_P_DATA_store_reg[7]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U_system_control/TX_P_DATA_store_reg[7]/QN (SDFFRX1M)
                                                          0.34       0.34 r
  U_system_control/current_state_reg[0]/SI (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: RSTSYNC1/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RSTSYNC1/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RSTSYNC1/sync_reg_reg[0]/CK (SDFFRQX2M)                 0.00       0.00 r
  RSTSYNC1/sync_reg_reg[0]/Q (SDFFRQX2M)                  0.37       0.37 r
  RSTSYNC1/sync_reg_reg[1]/D (SDFFRQX2M)                  0.00       0.37 r
  data arrival time                                                  0.37

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RSTSYNC1/sync_reg_reg[1]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: FIFO/sync_r2w/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/sync_r2w/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_r2w/sync_reg_reg[3][0]/CK (SDFFRQX2M)         0.00       0.00 r
  FIFO/sync_r2w/sync_reg_reg[3][0]/Q (SDFFRQX2M)          0.37       0.37 r
  FIFO/sync_r2w/sync_reg_reg[3][1]/D (SDFFRQX2M)          0.00       0.37 r
  data arrival time                                                  0.37

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/sync_r2w/sync_reg_reg[3][1]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: FIFO/sync_r2w/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/sync_r2w/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_r2w/sync_reg_reg[2][0]/CK (SDFFRQX2M)         0.00       0.00 r
  FIFO/sync_r2w/sync_reg_reg[2][0]/Q (SDFFRQX2M)          0.37       0.37 r
  FIFO/sync_r2w/sync_reg_reg[2][1]/D (SDFFRQX2M)          0.00       0.37 r
  data arrival time                                                  0.37

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/sync_r2w/sync_reg_reg[2][1]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: FIFO/sync_r2w/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/sync_r2w/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_r2w/sync_reg_reg[1][0]/CK (SDFFRQX2M)         0.00       0.00 r
  FIFO/sync_r2w/sync_reg_reg[1][0]/Q (SDFFRQX2M)          0.37       0.37 r
  FIFO/sync_r2w/sync_reg_reg[1][1]/D (SDFFRQX2M)          0.00       0.37 r
  data arrival time                                                  0.37

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/sync_r2w/sync_reg_reg[1][1]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: FIFO/sync_r2w/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/sync_r2w/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_r2w/sync_reg_reg[0][0]/CK (SDFFRQX2M)         0.00       0.00 r
  FIFO/sync_r2w/sync_reg_reg[0][0]/Q (SDFFRQX2M)          0.37       0.37 r
  FIFO/sync_r2w/sync_reg_reg[0][1]/D (SDFFRQX2M)          0.00       0.37 r
  data arrival time                                                  0.37

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/sync_r2w/sync_reg_reg[0][1]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: Data_sync/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Data_sync/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Data_sync/sync_reg_reg[0]/CK (SDFFRQX2M)                0.00       0.00 r
  Data_sync/sync_reg_reg[0]/Q (SDFFRQX2M)                 0.37       0.37 r
  Data_sync/sync_reg_reg[1]/D (SDFFRQX2M)                 0.00       0.37 r
  data arrival time                                                  0.37

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Data_sync/sync_reg_reg[1]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ALU/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_system_control/store_ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)                      0.00       0.00 r
  ALU/ALU_OUT_reg[14]/Q (SDFFRQX2M)                       0.37       0.37 r
  ALU/ALU_OUT[14] (ALU_16B_test_1)                        0.00       0.37 r
  U_system_control/ALU_OUT[14] (system_control_test_1)
                                                          0.00       0.37 r
  U_system_control/store_ALU_OUT_reg[14]/D (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/store_ALU_OUT_reg[14]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ALU/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_system_control/store_ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)                      0.00       0.00 r
  ALU/ALU_OUT_reg[13]/Q (SDFFRQX2M)                       0.37       0.37 r
  ALU/ALU_OUT[13] (ALU_16B_test_1)                        0.00       0.37 r
  U_system_control/ALU_OUT[13] (system_control_test_1)
                                                          0.00       0.37 r
  U_system_control/store_ALU_OUT_reg[13]/D (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/store_ALU_OUT_reg[13]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ALU/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_system_control/store_ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)                      0.00       0.00 r
  ALU/ALU_OUT_reg[12]/Q (SDFFRQX2M)                       0.37       0.37 r
  ALU/ALU_OUT[12] (ALU_16B_test_1)                        0.00       0.37 r
  U_system_control/ALU_OUT[12] (system_control_test_1)
                                                          0.00       0.37 r
  U_system_control/store_ALU_OUT_reg[12]/D (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/store_ALU_OUT_reg[12]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ALU/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_system_control/store_ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)                      0.00       0.00 r
  ALU/ALU_OUT_reg[11]/Q (SDFFRQX2M)                       0.37       0.37 r
  ALU/ALU_OUT[11] (ALU_16B_test_1)                        0.00       0.37 r
  U_system_control/ALU_OUT[11] (system_control_test_1)
                                                          0.00       0.37 r
  U_system_control/store_ALU_OUT_reg[11]/D (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/store_ALU_OUT_reg[11]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_system_control/store_ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)                      0.00       0.00 r
  ALU/ALU_OUT_reg[10]/Q (SDFFRQX2M)                       0.37       0.37 r
  ALU/ALU_OUT[10] (ALU_16B_test_1)                        0.00       0.37 r
  U_system_control/ALU_OUT[10] (system_control_test_1)
                                                          0.00       0.37 r
  U_system_control/store_ALU_OUT_reg[10]/D (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/store_ALU_OUT_reg[10]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_system_control/store_ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)                       0.00       0.00 r
  ALU/ALU_OUT_reg[9]/Q (SDFFRQX2M)                        0.37       0.37 r
  ALU/ALU_OUT[9] (ALU_16B_test_1)                         0.00       0.37 r
  U_system_control/ALU_OUT[9] (system_control_test_1)     0.00       0.37 r
  U_system_control/store_ALU_OUT_reg[9]/D (SDFFRQX2M)     0.00       0.37 r
  data arrival time                                                  0.37

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/store_ALU_OUT_reg[9]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_system_control/store_ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)                       0.00       0.00 r
  ALU/ALU_OUT_reg[8]/Q (SDFFRQX2M)                        0.37       0.37 r
  ALU/ALU_OUT[8] (ALU_16B_test_1)                         0.00       0.37 r
  U_system_control/ALU_OUT[8] (system_control_test_1)     0.00       0.37 r
  U_system_control/store_ALU_OUT_reg[8]/D (SDFFRQX2M)     0.00       0.37 r
  data arrival time                                                  0.37

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/store_ALU_OUT_reg[8]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: RSTSYNC1/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RSTSYNC1/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RSTSYNC1/sync_reg_reg[0]/CK (SDFFRQX2M)                 0.00       0.00 r
  RSTSYNC1/sync_reg_reg[0]/Q (SDFFRQX2M)                  0.37       0.37 r
  RSTSYNC1/sync_reg_reg[1]/SI (SDFFRQX2M)                 0.00       0.37 r
  data arrival time                                                  0.37

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RSTSYNC1/sync_reg_reg[1]/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: FIFO/sync_r2w/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/sync_r2w/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_r2w/sync_reg_reg[3][0]/CK (SDFFRQX2M)         0.00       0.00 r
  FIFO/sync_r2w/sync_reg_reg[3][0]/Q (SDFFRQX2M)          0.37       0.37 r
  FIFO/sync_r2w/sync_reg_reg[3][1]/SI (SDFFRQX2M)         0.00       0.37 r
  data arrival time                                                  0.37

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/sync_r2w/sync_reg_reg[3][1]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: FIFO/sync_r2w/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/sync_r2w/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_r2w/sync_reg_reg[2][0]/CK (SDFFRQX2M)         0.00       0.00 r
  FIFO/sync_r2w/sync_reg_reg[2][0]/Q (SDFFRQX2M)          0.37       0.37 r
  FIFO/sync_r2w/sync_reg_reg[2][1]/SI (SDFFRQX2M)         0.00       0.37 r
  data arrival time                                                  0.37

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/sync_r2w/sync_reg_reg[2][1]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: FIFO/sync_r2w/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/sync_r2w/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_r2w/sync_reg_reg[1][0]/CK (SDFFRQX2M)         0.00       0.00 r
  FIFO/sync_r2w/sync_reg_reg[1][0]/Q (SDFFRQX2M)          0.37       0.37 r
  FIFO/sync_r2w/sync_reg_reg[1][1]/SI (SDFFRQX2M)         0.00       0.37 r
  data arrival time                                                  0.37

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/sync_r2w/sync_reg_reg[1][1]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: FIFO/sync_r2w/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/sync_r2w/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_r2w/sync_reg_reg[0][0]/CK (SDFFRQX2M)         0.00       0.00 r
  FIFO/sync_r2w/sync_reg_reg[0][0]/Q (SDFFRQX2M)          0.37       0.37 r
  FIFO/sync_r2w/sync_reg_reg[0][1]/SI (SDFFRQX2M)         0.00       0.37 r
  data arrival time                                                  0.37

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/sync_r2w/sync_reg_reg[0][1]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: FIFO/WR/wptr_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/sync_r2w/sync_reg_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/WR/wptr_reg[3]/CK (SDFFRQX2M)                      0.00       0.00 r
  FIFO/WR/wptr_reg[3]/Q (SDFFRQX2M)                       0.37       0.37 r
  FIFO/WR/wptr[3] (FIFO_WR_ADDR_SIZE3_test_1)             0.00       0.37 r
  FIFO/sync_r2w/test_si (DF_SYNC_BUS_WIDTH4_test_0)       0.00       0.37 r
  FIFO/sync_r2w/sync_reg_reg[0][0]/SI (SDFFRQX2M)         0.00       0.37 r
  data arrival time                                                  0.37

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/sync_r2w/sync_reg_reg[0][0]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: FIFO/WR/wptr_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/WR/wptr_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  FIFO/WR/wptr_reg[2]/CK (SDFFRQX2M)       0.00       0.00 r
  FIFO/WR/wptr_reg[2]/Q (SDFFRQX2M)        0.37       0.37 r
  FIFO/WR/wptr_reg[3]/SI (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                   0.37

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  FIFO/WR/wptr_reg[3]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: FIFO/WR/wptr_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/WR/wptr_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  FIFO/WR/wptr_reg[1]/CK (SDFFRQX2M)       0.00       0.00 r
  FIFO/WR/wptr_reg[1]/Q (SDFFRQX2M)        0.37       0.37 r
  FIFO/WR/wptr_reg[2]/SI (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                   0.37

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  FIFO/WR/wptr_reg[2]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: FIFO/WR/wptr_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/WR/wptr_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  FIFO/WR/wptr_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  FIFO/WR/wptr_reg[0]/Q (SDFFRQX2M)        0.37       0.37 r
  FIFO/WR/wptr_reg[1]/SI (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                   0.37

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  FIFO/WR/wptr_reg[1]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: Data_sync/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Data_sync/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Data_sync/sync_reg_reg[0]/CK (SDFFRQX2M)                0.00       0.00 r
  Data_sync/sync_reg_reg[0]/Q (SDFFRQX2M)                 0.37       0.37 r
  Data_sync/sync_reg_reg[1]/SI (SDFFRQX2M)                0.00       0.37 r
  data arrival time                                                  0.37

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Data_sync/sync_reg_reg[1]/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ALU/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_system_control/store_ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)                      0.00       0.00 r
  ALU/ALU_OUT_reg[15]/Q (SDFFRQX2M)                       0.37       0.37 r
  ALU/ALU_OUT[15] (ALU_16B_test_1)                        0.00       0.37 r
  U_system_control/ALU_OUT[15] (system_control_test_1)
                                                          0.00       0.37 r
  U_system_control/store_ALU_OUT_reg[15]/D (SDFFRQX1M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/store_ALU_OUT_reg[15]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_system_control/TX_P_DATA_store_reg[5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_system_control/TX_P_DATA_store_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/TX_P_DATA_store_reg[5]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U_system_control/TX_P_DATA_store_reg[5]/QN (SDFFRX1M)
                                                          0.34       0.34 r
  U_system_control/TX_P_DATA_store_reg[6]/SI (SDFFRX1M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/TX_P_DATA_store_reg[6]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_system_control/TX_P_DATA_store_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_system_control/TX_P_DATA_store_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/TX_P_DATA_store_reg[4]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U_system_control/TX_P_DATA_store_reg[4]/QN (SDFFRX1M)
                                                          0.34       0.34 r
  U_system_control/TX_P_DATA_store_reg[5]/SI (SDFFRX1M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/TX_P_DATA_store_reg[5]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_system_control/TX_P_DATA_store_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_system_control/TX_P_DATA_store_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/TX_P_DATA_store_reg[3]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U_system_control/TX_P_DATA_store_reg[3]/QN (SDFFRX1M)
                                                          0.34       0.34 r
  U_system_control/TX_P_DATA_store_reg[4]/SI (SDFFRX1M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/TX_P_DATA_store_reg[4]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_system_control/TX_P_DATA_store_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_system_control/TX_P_DATA_store_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/TX_P_DATA_store_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U_system_control/TX_P_DATA_store_reg[2]/QN (SDFFRX1M)
                                                          0.34       0.34 r
  U_system_control/TX_P_DATA_store_reg[3]/SI (SDFFRX1M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/TX_P_DATA_store_reg[3]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_system_control/TX_P_DATA_store_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_system_control/TX_P_DATA_store_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/TX_P_DATA_store_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U_system_control/TX_P_DATA_store_reg[1]/QN (SDFFRX1M)
                                                          0.34       0.34 r
  U_system_control/TX_P_DATA_store_reg[2]/SI (SDFFRX1M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/TX_P_DATA_store_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_system_control/TX_P_DATA_store_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_system_control/TX_P_DATA_store_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/TX_P_DATA_store_reg[0]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U_system_control/TX_P_DATA_store_reg[0]/QN (SDFFRX1M)
                                                          0.34       0.34 r
  U_system_control/TX_P_DATA_store_reg[1]/SI (SDFFRX1M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/TX_P_DATA_store_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_system_control/TX_P_DATA_store_reg[6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_system_control/TX_P_DATA_store_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/TX_P_DATA_store_reg[6]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U_system_control/TX_P_DATA_store_reg[6]/QN (SDFFRX1M)
                                                          0.34       0.34 r
  U_system_control/TX_P_DATA_store_reg[7]/SI (SDFFRX1M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/TX_P_DATA_store_reg[7]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_system_control/store_ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_system_control/store_ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/store_ALU_OUT_reg[13]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/store_ALU_OUT_reg[13]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U_system_control/store_ALU_OUT_reg[14]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/store_ALU_OUT_reg[14]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_system_control/store_ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_system_control/store_ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/store_ALU_OUT_reg[12]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/store_ALU_OUT_reg[12]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U_system_control/store_ALU_OUT_reg[13]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/store_ALU_OUT_reg[13]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_system_control/store_ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_system_control/store_ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/store_ALU_OUT_reg[11]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/store_ALU_OUT_reg[11]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U_system_control/store_ALU_OUT_reg[12]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/store_ALU_OUT_reg[12]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_system_control/store_ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_system_control/store_ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/store_ALU_OUT_reg[10]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/store_ALU_OUT_reg[10]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U_system_control/store_ALU_OUT_reg[11]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/store_ALU_OUT_reg[11]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_system_control/store_ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_system_control/store_ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/store_ALU_OUT_reg[9]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/store_ALU_OUT_reg[9]/Q (SDFFRQX2M)     0.37       0.37 r
  U_system_control/store_ALU_OUT_reg[10]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/store_ALU_OUT_reg[10]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_system_control/store_ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_system_control/store_ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/store_ALU_OUT_reg[8]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/store_ALU_OUT_reg[8]/Q (SDFFRQX2M)     0.37       0.37 r
  U_system_control/store_ALU_OUT_reg[9]/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/store_ALU_OUT_reg[9]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: Data_sync/enable_flop_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Data_sync/enable_pulse_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Data_sync/enable_flop_reg/CK (SDFFRQX2M)                0.00       0.00 r
  Data_sync/enable_flop_reg/Q (SDFFRQX2M)                 0.37       0.37 r
  Data_sync/enable_pulse_reg/SI (SDFFRQX2M)               0.00       0.37 r
  data arrival time                                                  0.37

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Data_sync/enable_pulse_reg/CK (SDFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: Data_sync/sync_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Data_sync/enable_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Data_sync/sync_reg_reg[1]/CK (SDFFRQX2M)                0.00       0.00 r
  Data_sync/sync_reg_reg[1]/Q (SDFFRQX2M)                 0.39       0.39 r
  Data_sync/enable_flop_reg/D (SDFFRQX2M)                 0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Data_sync/enable_flop_reg/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: REGISTER/RdData_reg[6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/RdData_reg[6]/CK (SDFFRQX2M)                   0.00       0.00 r
  REGISTER/RdData_reg[6]/Q (SDFFRQX2M)                    0.38       0.38 r
  REGISTER/RdData_reg[7]/SI (SDFFRQX2M)                   0.00       0.38 r
  data arrival time                                                  0.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/RdData_reg[7]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: REGISTER/RdData_reg[5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/RdData_reg[5]/CK (SDFFRQX2M)                   0.00       0.00 r
  REGISTER/RdData_reg[5]/Q (SDFFRQX2M)                    0.38       0.38 r
  REGISTER/RdData_reg[6]/SI (SDFFRQX2M)                   0.00       0.38 r
  data arrival time                                                  0.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/RdData_reg[6]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: REGISTER/RdData_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/RdData_reg[4]/CK (SDFFRQX2M)                   0.00       0.00 r
  REGISTER/RdData_reg[4]/Q (SDFFRQX2M)                    0.38       0.38 r
  REGISTER/RdData_reg[5]/SI (SDFFRQX2M)                   0.00       0.38 r
  data arrival time                                                  0.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/RdData_reg[5]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: REGISTER/RdData_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/RdData_reg[3]/CK (SDFFRQX2M)                   0.00       0.00 r
  REGISTER/RdData_reg[3]/Q (SDFFRQX2M)                    0.38       0.38 r
  REGISTER/RdData_reg[4]/SI (SDFFRQX2M)                   0.00       0.38 r
  data arrival time                                                  0.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/RdData_reg[4]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: REGISTER/RdData_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/RdData_reg[2]/CK (SDFFRQX2M)                   0.00       0.00 r
  REGISTER/RdData_reg[2]/Q (SDFFRQX2M)                    0.38       0.38 r
  REGISTER/RdData_reg[3]/SI (SDFFRQX2M)                   0.00       0.38 r
  data arrival time                                                  0.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/RdData_reg[3]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: REGISTER/RdData_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/RdData_reg[1]/CK (SDFFRQX2M)                   0.00       0.00 r
  REGISTER/RdData_reg[1]/Q (SDFFRQX2M)                    0.38       0.38 r
  REGISTER/RdData_reg[2]/SI (SDFFRQX2M)                   0.00       0.38 r
  data arrival time                                                  0.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/RdData_reg[2]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: REGISTER/RdData_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/RdData_reg[0]/CK (SDFFRQX2M)                   0.00       0.00 r
  REGISTER/RdData_reg[0]/Q (SDFFRQX2M)                    0.38       0.38 r
  REGISTER/RdData_reg[1]/SI (SDFFRQX2M)                   0.00       0.38 r
  data arrival time                                                  0.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/RdData_reg[1]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: REGISTER/RdData_reg[7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/RdData_reg[7]/CK (SDFFRQX2M)                   0.00       0.00 r
  REGISTER/RdData_reg[7]/Q (SDFFRQX2M)                    0.38       0.38 r
  REGISTER/Reg_File_reg[0][0]/SI (SDFFRQX2M)              0.00       0.38 r
  data arrival time                                                  0.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/Reg_File_reg[0][0]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: REGISTER/RdData_Valid_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/RdData_Valid_reg/CK (SDFFRQX2M)                0.00       0.00 r
  REGISTER/RdData_Valid_reg/Q (SDFFRQX2M)                 0.38       0.38 r
  REGISTER/RdData_reg[0]/SI (SDFFRQX2M)                   0.00       0.38 r
  data arrival time                                                  0.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/RdData_reg[0]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_system_control/store_ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_system_control/store_ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/store_ALU_OUT_reg[14]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_system_control/store_ALU_OUT_reg[14]/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U_system_control/store_ALU_OUT_reg[15]/SI (SDFFRQX1M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/store_ALU_OUT_reg[15]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: FIFO/sync_r2w/sync_reg_reg[2][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/sync_r2w/sync_reg_reg[3][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_r2w/sync_reg_reg[2][1]/CK (SDFFRQX2M)         0.00       0.00 r
  FIFO/sync_r2w/sync_reg_reg[2][1]/Q (SDFFRQX2M)          0.38       0.38 r
  FIFO/sync_r2w/sync_reg_reg[3][0]/SI (SDFFRQX2M)         0.00       0.38 r
  data arrival time                                                  0.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/sync_r2w/sync_reg_reg[3][0]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: FIFO/WR/w_binary_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/WR/wfull_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/WR/w_binary_reg[3]/CK (SDFFRQX2M)                  0.00       0.00 r
  FIFO/WR/w_binary_reg[3]/Q (SDFFRQX2M)                   0.38       0.38 r
  FIFO/WR/wfull_reg/SI (SDFFRQX2M)                        0.00       0.38 r
  data arrival time                                                  0.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/WR/wfull_reg/CK (SDFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: Data_sync/sync_bus_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_system_control/storeadd_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Data_sync/sync_bus_reg[3]/CK (SDFFRQX2M)                0.00       0.00 r
  Data_sync/sync_bus_reg[3]/Q (SDFFRQX2M)                 0.40       0.40 r
  Data_sync/sync_bus[3] (DATA_SYNC_NUM_STAGES2_test_1)
                                                          0.00       0.40 r
  U_system_control/RX_P_DATA[3] (system_control_test_1)
                                                          0.00       0.40 r
  U_system_control/storeadd_reg[3]/D (SDFFRQX2M)          0.00       0.40 r
  data arrival time                                                  0.40

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/storeadd_reg[3]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: Data_sync/sync_bus_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U_system_control/storeadd_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Data_sync/sync_bus_reg[0]/CK (SDFFRQX2M)                0.00       0.00 r
  Data_sync/sync_bus_reg[0]/Q (SDFFRQX2M)                 0.40       0.40 r
  Data_sync/sync_bus[0] (DATA_SYNC_NUM_STAGES2_test_1)
                                                          0.00       0.40 r
  U_system_control/RX_P_DATA[0] (system_control_test_1)
                                                          0.00       0.40 r
  U_system_control/storeadd_reg[0]/D (SDFFRQX2M)          0.00       0.40 r
  data arrival time                                                  0.40

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_system_control/storeadd_reg[0]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: FIFO/sync_r2w/sync_reg_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/sync_r2w/sync_reg_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_r2w/sync_reg_reg[1][1]/CK (SDFFRQX2M)         0.00       0.00 r
  FIFO/sync_r2w/sync_reg_reg[1][1]/Q (SDFFRQX2M)          0.39       0.39 r
  FIFO/sync_r2w/sync_reg_reg[2][0]/SI (SDFFRQX2M)         0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/sync_r2w/sync_reg_reg[2][0]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: FIFO/sync_r2w/sync_reg_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/sync_r2w/sync_reg_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_r2w/sync_reg_reg[0][1]/CK (SDFFRQX2M)         0.00       0.00 r
  FIFO/sync_r2w/sync_reg_reg[0][1]/Q (SDFFRQX2M)          0.39       0.39 r
  FIFO/sync_r2w/sync_reg_reg[1][0]/SI (SDFFRQX2M)         0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/sync_r2w/sync_reg_reg[1][0]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: FIFO/MEM/Reg_File_reg[6][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[6][7]/CK (SDFFRQX2M)              0.00       0.00 r
  FIFO/MEM/Reg_File_reg[6][7]/Q (SDFFRQX2M)               0.39       0.39 r
  FIFO/MEM/Reg_File_reg[7][0]/SI (SDFFRQX2M)              0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[7][0]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: FIFO/MEM/Reg_File_reg[2][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[3][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[2][7]/CK (SDFFRQX2M)              0.00       0.00 r
  FIFO/MEM/Reg_File_reg[2][7]/Q (SDFFRQX2M)               0.39       0.39 r
  FIFO/MEM/Reg_File_reg[3][0]/SI (SDFFRQX2M)              0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[3][0]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: FIFO/MEM/Reg_File_reg[6][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[6][6]/CK (SDFFRQX2M)              0.00       0.00 r
  FIFO/MEM/Reg_File_reg[6][6]/Q (SDFFRQX2M)               0.39       0.39 r
  FIFO/MEM/Reg_File_reg[6][7]/SI (SDFFRQX2M)              0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[6][7]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: FIFO/MEM/Reg_File_reg[6][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[6][5]/CK (SDFFRQX2M)              0.00       0.00 r
  FIFO/MEM/Reg_File_reg[6][5]/Q (SDFFRQX2M)               0.39       0.39 r
  FIFO/MEM/Reg_File_reg[6][6]/SI (SDFFRQX2M)              0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[6][6]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: FIFO/MEM/Reg_File_reg[6][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[6][4]/CK (SDFFRQX2M)              0.00       0.00 r
  FIFO/MEM/Reg_File_reg[6][4]/Q (SDFFRQX2M)               0.39       0.39 r
  FIFO/MEM/Reg_File_reg[6][5]/SI (SDFFRQX2M)              0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[6][5]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: FIFO/MEM/Reg_File_reg[6][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[6][3]/CK (SDFFRQX2M)              0.00       0.00 r
  FIFO/MEM/Reg_File_reg[6][3]/Q (SDFFRQX2M)               0.39       0.39 r
  FIFO/MEM/Reg_File_reg[6][4]/SI (SDFFRQX2M)              0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[6][4]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: FIFO/MEM/Reg_File_reg[6][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[6][2]/CK (SDFFRQX2M)              0.00       0.00 r
  FIFO/MEM/Reg_File_reg[6][2]/Q (SDFFRQX2M)               0.39       0.39 r
  FIFO/MEM/Reg_File_reg[6][3]/SI (SDFFRQX2M)              0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[6][3]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: FIFO/MEM/Reg_File_reg[6][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[6][1]/CK (SDFFRQX2M)              0.00       0.00 r
  FIFO/MEM/Reg_File_reg[6][1]/Q (SDFFRQX2M)               0.39       0.39 r
  FIFO/MEM/Reg_File_reg[6][2]/SI (SDFFRQX2M)              0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[6][2]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: FIFO/MEM/Reg_File_reg[6][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[6][0]/CK (SDFFRQX2M)              0.00       0.00 r
  FIFO/MEM/Reg_File_reg[6][0]/Q (SDFFRQX2M)               0.39       0.39 r
  FIFO/MEM/Reg_File_reg[6][1]/SI (SDFFRQX2M)              0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[6][1]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: FIFO/MEM/Reg_File_reg[2][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[2][6]/CK (SDFFRQX2M)              0.00       0.00 r
  FIFO/MEM/Reg_File_reg[2][6]/Q (SDFFRQX2M)               0.39       0.39 r
  FIFO/MEM/Reg_File_reg[2][7]/SI (SDFFRQX2M)              0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[2][7]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: FIFO/MEM/Reg_File_reg[2][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[2][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[2][5]/CK (SDFFRQX2M)              0.00       0.00 r
  FIFO/MEM/Reg_File_reg[2][5]/Q (SDFFRQX2M)               0.39       0.39 r
  FIFO/MEM/Reg_File_reg[2][6]/SI (SDFFRQX2M)              0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[2][6]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: FIFO/MEM/Reg_File_reg[2][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[2][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[2][4]/CK (SDFFRQX2M)              0.00       0.00 r
  FIFO/MEM/Reg_File_reg[2][4]/Q (SDFFRQX2M)               0.39       0.39 r
  FIFO/MEM/Reg_File_reg[2][5]/SI (SDFFRQX2M)              0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[2][5]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: FIFO/MEM/Reg_File_reg[2][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[2][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[2][3]/CK (SDFFRQX2M)              0.00       0.00 r
  FIFO/MEM/Reg_File_reg[2][3]/Q (SDFFRQX2M)               0.39       0.39 r
  FIFO/MEM/Reg_File_reg[2][4]/SI (SDFFRQX2M)              0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[2][4]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: FIFO/MEM/Reg_File_reg[2][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[2][2]/CK (SDFFRQX2M)              0.00       0.00 r
  FIFO/MEM/Reg_File_reg[2][2]/Q (SDFFRQX2M)               0.39       0.39 r
  FIFO/MEM/Reg_File_reg[2][3]/SI (SDFFRQX2M)              0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[2][3]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: FIFO/MEM/Reg_File_reg[2][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[2][1]/CK (SDFFRQX2M)              0.00       0.00 r
  FIFO/MEM/Reg_File_reg[2][1]/Q (SDFFRQX2M)               0.39       0.39 r
  FIFO/MEM/Reg_File_reg[2][2]/SI (SDFFRQX2M)              0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[2][2]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: FIFO/MEM/Reg_File_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[2][0]/CK (SDFFRQX2M)              0.00       0.00 r
  FIFO/MEM/Reg_File_reg[2][0]/Q (SDFFRQX2M)               0.39       0.39 r
  FIFO/MEM/Reg_File_reg[2][1]/SI (SDFFRQX2M)              0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[2][1]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: REGISTER/Reg_File_reg[14][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[15][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[14][7]/CK (SDFFRQX2M)             0.00       0.00 r
  REGISTER/Reg_File_reg[14][7]/Q (SDFFRQX2M)              0.39       0.39 r
  REGISTER/Reg_File_reg[15][0]/SI (SDFFRQX2M)             0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/Reg_File_reg[15][0]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: REGISTER/Reg_File_reg[10][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[11][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[10][7]/CK (SDFFRQX2M)             0.00       0.00 r
  REGISTER/Reg_File_reg[10][7]/Q (SDFFRQX2M)              0.39       0.39 r
  REGISTER/Reg_File_reg[11][0]/SI (SDFFRQX2M)             0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/Reg_File_reg[11][0]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: REGISTER/Reg_File_reg[6][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[6][7]/CK (SDFFRQX2M)              0.00       0.00 r
  REGISTER/Reg_File_reg[6][7]/Q (SDFFRQX2M)               0.39       0.39 r
  REGISTER/Reg_File_reg[7][0]/SI (SDFFRQX2M)              0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/Reg_File_reg[7][0]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: REGISTER/Reg_File_reg[14][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[14][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[14][6]/CK (SDFFRQX2M)             0.00       0.00 r
  REGISTER/Reg_File_reg[14][6]/Q (SDFFRQX2M)              0.39       0.39 r
  REGISTER/Reg_File_reg[14][7]/SI (SDFFRQX2M)             0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/Reg_File_reg[14][7]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: REGISTER/Reg_File_reg[14][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[14][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[14][5]/CK (SDFFRQX2M)             0.00       0.00 r
  REGISTER/Reg_File_reg[14][5]/Q (SDFFRQX2M)              0.39       0.39 r
  REGISTER/Reg_File_reg[14][6]/SI (SDFFRQX2M)             0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/Reg_File_reg[14][6]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: REGISTER/Reg_File_reg[14][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[14][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[14][4]/CK (SDFFRQX2M)             0.00       0.00 r
  REGISTER/Reg_File_reg[14][4]/Q (SDFFRQX2M)              0.39       0.39 r
  REGISTER/Reg_File_reg[14][5]/SI (SDFFRQX2M)             0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/Reg_File_reg[14][5]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: REGISTER/Reg_File_reg[14][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[14][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[14][3]/CK (SDFFRQX2M)             0.00       0.00 r
  REGISTER/Reg_File_reg[14][3]/Q (SDFFRQX2M)              0.39       0.39 r
  REGISTER/Reg_File_reg[14][4]/SI (SDFFRQX2M)             0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/Reg_File_reg[14][4]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: REGISTER/Reg_File_reg[14][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[14][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[14][2]/CK (SDFFRQX2M)             0.00       0.00 r
  REGISTER/Reg_File_reg[14][2]/Q (SDFFRQX2M)              0.39       0.39 r
  REGISTER/Reg_File_reg[14][3]/SI (SDFFRQX2M)             0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/Reg_File_reg[14][3]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: REGISTER/Reg_File_reg[14][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[14][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[14][1]/CK (SDFFRQX2M)             0.00       0.00 r
  REGISTER/Reg_File_reg[14][1]/Q (SDFFRQX2M)              0.39       0.39 r
  REGISTER/Reg_File_reg[14][2]/SI (SDFFRQX2M)             0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/Reg_File_reg[14][2]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: REGISTER/Reg_File_reg[14][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[14][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[14][0]/CK (SDFFRQX2M)             0.00       0.00 r
  REGISTER/Reg_File_reg[14][0]/Q (SDFFRQX2M)              0.39       0.39 r
  REGISTER/Reg_File_reg[14][1]/SI (SDFFRQX2M)             0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/Reg_File_reg[14][1]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: REGISTER/Reg_File_reg[10][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[10][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[10][6]/CK (SDFFRQX2M)             0.00       0.00 r
  REGISTER/Reg_File_reg[10][6]/Q (SDFFRQX2M)              0.39       0.39 r
  REGISTER/Reg_File_reg[10][7]/SI (SDFFRQX2M)             0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/Reg_File_reg[10][7]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: REGISTER/Reg_File_reg[10][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[10][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[10][5]/CK (SDFFRQX2M)             0.00       0.00 r
  REGISTER/Reg_File_reg[10][5]/Q (SDFFRQX2M)              0.39       0.39 r
  REGISTER/Reg_File_reg[10][6]/SI (SDFFRQX2M)             0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/Reg_File_reg[10][6]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: REGISTER/Reg_File_reg[10][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[10][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[10][4]/CK (SDFFRQX2M)             0.00       0.00 r
  REGISTER/Reg_File_reg[10][4]/Q (SDFFRQX2M)              0.39       0.39 r
  REGISTER/Reg_File_reg[10][5]/SI (SDFFRQX2M)             0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/Reg_File_reg[10][5]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: REGISTER/Reg_File_reg[10][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[10][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[10][3]/CK (SDFFRQX2M)             0.00       0.00 r
  REGISTER/Reg_File_reg[10][3]/Q (SDFFRQX2M)              0.39       0.39 r
  REGISTER/Reg_File_reg[10][4]/SI (SDFFRQX2M)             0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/Reg_File_reg[10][4]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: REGISTER/Reg_File_reg[10][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[10][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[10][2]/CK (SDFFRQX2M)             0.00       0.00 r
  REGISTER/Reg_File_reg[10][2]/Q (SDFFRQX2M)              0.39       0.39 r
  REGISTER/Reg_File_reg[10][3]/SI (SDFFRQX2M)             0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/Reg_File_reg[10][3]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: REGISTER/Reg_File_reg[10][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[10][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[10][1]/CK (SDFFRQX2M)             0.00       0.00 r
  REGISTER/Reg_File_reg[10][1]/Q (SDFFRQX2M)              0.39       0.39 r
  REGISTER/Reg_File_reg[10][2]/SI (SDFFRQX2M)             0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/Reg_File_reg[10][2]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: REGISTER/Reg_File_reg[10][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[10][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[10][0]/CK (SDFFRQX2M)             0.00       0.00 r
  REGISTER/Reg_File_reg[10][0]/Q (SDFFRQX2M)              0.39       0.39 r
  REGISTER/Reg_File_reg[10][1]/SI (SDFFRQX2M)             0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/Reg_File_reg[10][1]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: REGISTER/Reg_File_reg[6][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[6][6]/CK (SDFFRQX2M)              0.00       0.00 r
  REGISTER/Reg_File_reg[6][6]/Q (SDFFRQX2M)               0.39       0.39 r
  REGISTER/Reg_File_reg[6][7]/SI (SDFFRQX2M)              0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/Reg_File_reg[6][7]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: REGISTER/Reg_File_reg[6][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[6][5]/CK (SDFFRQX2M)              0.00       0.00 r
  REGISTER/Reg_File_reg[6][5]/Q (SDFFRQX2M)               0.39       0.39 r
  REGISTER/Reg_File_reg[6][6]/SI (SDFFRQX2M)              0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/Reg_File_reg[6][6]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: REGISTER/Reg_File_reg[6][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[6][4]/CK (SDFFRQX2M)              0.00       0.00 r
  REGISTER/Reg_File_reg[6][4]/Q (SDFFRQX2M)               0.39       0.39 r
  REGISTER/Reg_File_reg[6][5]/SI (SDFFRQX2M)              0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/Reg_File_reg[6][5]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: REGISTER/Reg_File_reg[6][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[6][3]/CK (SDFFRQX2M)              0.00       0.00 r
  REGISTER/Reg_File_reg[6][3]/Q (SDFFRQX2M)               0.39       0.39 r
  REGISTER/Reg_File_reg[6][4]/SI (SDFFRQX2M)              0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/Reg_File_reg[6][4]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: REGISTER/Reg_File_reg[6][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[6][2]/CK (SDFFRQX2M)              0.00       0.00 r
  REGISTER/Reg_File_reg[6][2]/Q (SDFFRQX2M)               0.39       0.39 r
  REGISTER/Reg_File_reg[6][3]/SI (SDFFRQX2M)              0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/Reg_File_reg[6][3]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: REGISTER/Reg_File_reg[6][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[6][1]/CK (SDFFRQX2M)              0.00       0.00 r
  REGISTER/Reg_File_reg[6][1]/Q (SDFFRQX2M)               0.39       0.39 r
  REGISTER/Reg_File_reg[6][2]/SI (SDFFRQX2M)              0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/Reg_File_reg[6][2]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: REGISTER/Reg_File_reg[6][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[6][0]/CK (SDFFRQX2M)              0.00       0.00 r
  REGISTER/Reg_File_reg[6][0]/Q (SDFFRQX2M)               0.39       0.39 r
  REGISTER/Reg_File_reg[6][1]/SI (SDFFRQX2M)              0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER/Reg_File_reg[6][1]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: FIFO/MEM/Reg_File_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[1][3]/CK (SDFFRQX2M)              0.00       0.00 r
  FIFO/MEM/Reg_File_reg[1][3]/Q (SDFFRQX2M)               0.39       0.39 r
  FIFO/MEM/Reg_File_reg[1][4]/SI (SDFFRQX2M)              0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[1][4]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: FIFO/MEM/Reg_File_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[1][2]/CK (SDFFRQX2M)              0.00       0.00 r
  FIFO/MEM/Reg_File_reg[1][2]/Q (SDFFRQX2M)               0.39       0.39 r
  FIFO/MEM/Reg_File_reg[1][3]/SI (SDFFRQX2M)              0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[1][3]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: FIFO/MEM/Reg_File_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[1][1]/CK (SDFFRQX2M)              0.00       0.00 r
  FIFO/MEM/Reg_File_reg[1][1]/Q (SDFFRQX2M)               0.39       0.39 r
  FIFO/MEM/Reg_File_reg[1][2]/SI (SDFFRQX2M)              0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[1][2]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: FIFO/MEM/Reg_File_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/MEM/Reg_File_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/MEM/Reg_File_reg[1][0]/CK (SDFFRQX2M)              0.00       0.00 r
  FIFO/MEM/Reg_File_reg[1][0]/Q (SDFFRQX2M)               0.39       0.39 r
  FIFO/MEM/Reg_File_reg[1][1]/SI (SDFFRQX2M)              0.00       0.39 r
  data arrival time                                                  0.39

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/MEM/Reg_File_reg[1][1]/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: pulse_gen/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: RX/DUT7/stp_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pulse_gen/rcv_flop_reg/CK (SDFFRQX2M)                   0.00       0.00 r
  pulse_gen/rcv_flop_reg/Q (SDFFRQX2M)                    0.38       0.38 r
  pulse_gen/test_so (pulse_gen_test_1)                    0.00       0.38 r
  RX/test_si3 (UART_RX_TOP_test_1)                        0.00       0.38 r
  RX/DUT7/test_si (stop_check_test_1)                     0.00       0.38 r
  RX/DUT7/stp_err_reg/SI (SDFFRQX2M)                      0.00       0.38 r
  data arrival time                                                  0.38

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT7/stp_err_reg/CK (SDFFRQX2M)                      0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: RX/DUT3/majority_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT3/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT3/majority_reg[1]/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT3/majority_reg[1]/Q (SDFFRQX2M)                   0.38       0.38 r
  RX/DUT3/sampled_bit_reg/SI (SDFFRQX2M)                  0.00       0.38 r
  data arrival time                                                  0.38

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT3/sampled_bit_reg/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: RX/DUT4/expected_parity_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT4/par_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT4/expected_parity_reg/CK (SDFFRQX2M)              0.00       0.00 r
  RX/DUT4/expected_parity_reg/Q (SDFFRQX2M)               0.39       0.39 r
  RX/DUT4/par_err_reg/SI (SDFFRQX2M)                      0.00       0.39 r
  data arrival time                                                  0.39

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT4/par_err_reg/CK (SDFFRQX2M)                      0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: RX/DUT5/P_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT5/P_DATA_reg[6]/CK (SDFFRQX2M)                    0.00       0.00 r
  RX/DUT5/P_DATA_reg[6]/Q (SDFFRQX2M)                     0.39       0.39 r
  RX/DUT5/P_DATA_reg[7]/SI (SDFFRQX2M)                    0.00       0.39 r
  data arrival time                                                  0.39

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT5/P_DATA_reg[7]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: RX/DUT5/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT5/P_DATA_reg[1]/CK (SDFFRQX2M)                    0.00       0.00 r
  RX/DUT5/P_DATA_reg[1]/Q (SDFFRQX2M)                     0.39       0.39 r
  RX/DUT5/P_DATA_reg[2]/SI (SDFFRQX2M)                    0.00       0.39 r
  data arrival time                                                  0.39

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT5/P_DATA_reg[2]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: RX/DUT5/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT5/P_DATA_reg[5]/CK (SDFFRQX2M)                    0.00       0.00 r
  RX/DUT5/P_DATA_reg[5]/Q (SDFFRQX2M)                     0.39       0.39 r
  RX/DUT5/P_DATA_reg[6]/SI (SDFFRQX2M)                    0.00       0.39 r
  data arrival time                                                  0.39

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT5/P_DATA_reg[6]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: RX/DUT5/P_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT5/P_DATA_reg[4]/CK (SDFFRQX2M)                    0.00       0.00 r
  RX/DUT5/P_DATA_reg[4]/Q (SDFFRQX2M)                     0.40       0.40 r
  RX/DUT5/P_DATA_reg[5]/SI (SDFFRQX2M)                    0.00       0.40 r
  data arrival time                                                  0.40

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT5/P_DATA_reg[5]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: RX/DUT5/P_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT5/P_DATA_reg[0]/CK (SDFFRQX2M)                    0.00       0.00 r
  RX/DUT5/P_DATA_reg[0]/Q (SDFFRQX2M)                     0.40       0.40 r
  RX/DUT5/P_DATA_reg[1]/SI (SDFFRQX2M)                    0.00       0.40 r
  data arrival time                                                  0.40

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT5/P_DATA_reg[1]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: RX/DUT5/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT5/P_DATA_reg[3]/CK (SDFFRQX2M)                    0.00       0.00 r
  RX/DUT5/P_DATA_reg[3]/Q (SDFFRQX2M)                     0.40       0.40 r
  RX/DUT5/P_DATA_reg[4]/SI (SDFFRQX2M)                    0.00       0.40 r
  data arrival time                                                  0.40

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT5/P_DATA_reg[4]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: RX/DUT5/P_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT5/P_DATA_reg[2]/CK (SDFFRQX2M)                    0.00       0.00 r
  RX/DUT5/P_DATA_reg[2]/Q (SDFFRQX2M)                     0.40       0.40 r
  RX/DUT5/P_DATA_reg[3]/SI (SDFFRQX2M)                    0.00       0.40 r
  data arrival time                                                  0.40

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT5/P_DATA_reg[3]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: RX/DUT3/majority_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT3/majority_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT3/majority_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT3/majority_reg[0]/Q (SDFFRQX2M)                   0.40       0.40 r
  RX/DUT3/majority_reg[1]/SI (SDFFRQX2M)                  0.00       0.40 r
  data arrival time                                                  0.40

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT3/majority_reg[1]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: RSTSYNC2/sync_reg_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX/DUT1/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RSTSYNC2/sync_reg_reg[1]/CK (SDFFRQX1M)                 0.00       0.00 r
  RSTSYNC2/sync_reg_reg[1]/Q (SDFFRQX1M)                  0.41       0.41 r
  RSTSYNC2/SYNC_RST (RST_SYNC_NUM_STAGES2_test_1)         0.00       0.41 r
  RX/test_si1 (UART_RX_TOP_test_1)                        0.00       0.41 r
  RX/DUT1/test_si (FSM_test_1)                            0.00       0.41 r
  RX/DUT1/current_state_reg[0]/SI (SDFFRQX2M)             0.00       0.41 r
  data arrival time                                                  0.41

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT1/current_state_reg[0]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: RX/DUT5/P_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/i_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT5/P_DATA_reg[7]/CK (SDFFRQX2M)                    0.00       0.00 r
  RX/DUT5/P_DATA_reg[7]/Q (SDFFRQX2M)                     0.40       0.40 r
  RX/DUT5/i_reg[0]/SI (SDFFRQX2M)                         0.00       0.40 r
  data arrival time                                                  0.40

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT5/i_reg[0]/CK (SDFFRQX2M)                         0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: RX/DUT2/bit_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/bit_cnt_reg[3]/CK (SDFFRQX2M)                   0.00       0.00 r
  RX/DUT2/bit_cnt_reg[3]/Q (SDFFRQX2M)                    0.41       0.41 r
  RX/DUT2/edge_cnt_reg[0]/SI (SDFFRQX2M)                  0.00       0.41 r
  data arrival time                                                  0.41

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT2/edge_cnt_reg[0]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: RX/DUT2/bit_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/bit_cnt_reg[2]/CK (SDFFRQX2M)                   0.00       0.00 r
  RX/DUT2/bit_cnt_reg[2]/Q (SDFFRQX2M)                    0.43       0.43 r
  RX/DUT2/bit_cnt_reg[3]/SI (SDFFRQX2M)                   0.00       0.43 r
  data arrival time                                                  0.43

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT2/bit_cnt_reg[3]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: RX/DUT1/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT1/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT1/current_state_reg[1]/CK (SDFFRQX2M)             0.00       0.00 r
  RX/DUT1/current_state_reg[1]/Q (SDFFRQX2M)              0.44       0.44 r
  RX/DUT1/current_state_reg[2]/SI (SDFFRQX2M)             0.00       0.44 r
  data arrival time                                                  0.44

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT1/current_state_reg[2]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: RX/DUT3/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT4/expected_parity_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT3/sampled_bit_reg/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT3/sampled_bit_reg/Q (SDFFRQX2M)                   0.45       0.45 r
  RX/DUT3/sampled_bit (data_sampling_test_1)              0.00       0.45 r
  RX/DUT4/sampled_bit (parity_check_test_1)               0.00       0.45 r
  RX/DUT4/expected_parity_reg/SI (SDFFRQX2M)              0.00       0.45 r
  data arrival time                                                  0.45

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT4/expected_parity_reg/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: RX/DUT2/edge_cnt_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT3/majority_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[4]/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT2/edge_cnt_reg[4]/Q (SDFFRQX2M)                   0.47       0.47 r
  RX/DUT2/edge_cnt[4] (edge_bit_counter_test_1)           0.00       0.47 r
  RX/DUT3/edge_cnt[4] (data_sampling_test_1)              0.00       0.47 r
  RX/DUT3/majority_reg[0]/SI (SDFFRQX2M)                  0.00       0.47 r
  data arrival time                                                  0.47

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT3/majority_reg[0]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: RX/DUT3/majority_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT3/majority_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT3/majority_reg[1]/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT3/majority_reg[1]/Q (SDFFRQX2M)                   0.38       0.38 r
  RX/DUT3/U15/Y (OAI2BB2X1M)                              0.14       0.53 r
  RX/DUT3/majority_reg[1]/D (SDFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT3/majority_reg[1]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: RX/DUT2/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[2]/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT2/edge_cnt_reg[2]/Q (SDFFRQX2M)                   0.49       0.49 r
  RX/DUT2/edge_cnt_reg[3]/SI (SDFFRQX2M)                  0.00       0.49 r
  data arrival time                                                  0.49

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT2/edge_cnt_reg[3]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: RX/DUT2/edge_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[1]/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT2/edge_cnt_reg[1]/Q (SDFFRQX2M)                   0.49       0.49 r
  RX/DUT2/edge_cnt_reg[2]/SI (SDFFRQX2M)                  0.00       0.49 r
  data arrival time                                                  0.49

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT2/edge_cnt_reg[2]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: RX/DUT2/edge_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[3]/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT2/edge_cnt_reg[3]/Q (SDFFRQX2M)                   0.49       0.49 r
  RX/DUT2/edge_cnt_reg[4]/SI (SDFFRQX2M)                  0.00       0.49 r
  data arrival time                                                  0.49

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT2/edge_cnt_reg[4]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: RX/DUT6/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT6/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT6/strt_glitch_reg/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT6/strt_glitch_reg/Q (SDFFRQX2M)                   0.40       0.40 r
  RX/DUT6/U2/Y (AO2B2X2M)                                 0.13       0.53 r
  RX/DUT6/strt_glitch_reg/D (SDFFRQX2M)                   0.00       0.53 r
  data arrival time                                                  0.53

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT6/strt_glitch_reg/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: RX/DUT4/expected_parity_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT4/expected_parity_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT4/expected_parity_reg/CK (SDFFRQX2M)              0.00       0.00 r
  RX/DUT4/expected_parity_reg/Q (SDFFRQX2M)               0.39       0.39 r
  RX/DUT4/U10/Y (OAI2BB2X1M)                              0.15       0.53 r
  RX/DUT4/expected_parity_reg/D (SDFFRQX2M)               0.00       0.53 r
  data arrival time                                                  0.53

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT4/expected_parity_reg/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: RX/DUT5/P_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT5/P_DATA_reg[6]/CK (SDFFRQX2M)                    0.00       0.00 r
  RX/DUT5/P_DATA_reg[6]/Q (SDFFRQX2M)                     0.39       0.39 r
  RX/DUT5/U26/Y (OAI2BB2X1M)                              0.15       0.54 r
  RX/DUT5/P_DATA_reg[6]/D (SDFFRQX2M)                     0.00       0.54 r
  data arrival time                                                  0.54

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT5/P_DATA_reg[6]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RX/DUT5/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT5/P_DATA_reg[5]/CK (SDFFRQX2M)                    0.00       0.00 r
  RX/DUT5/P_DATA_reg[5]/Q (SDFFRQX2M)                     0.39       0.39 r
  RX/DUT5/U38/Y (OAI2BB2X1M)                              0.15       0.54 r
  RX/DUT5/P_DATA_reg[5]/D (SDFFRQX2M)                     0.00       0.54 r
  data arrival time                                                  0.54

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT5/P_DATA_reg[5]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RX/DUT5/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT5/P_DATA_reg[1]/CK (SDFFRQX2M)                    0.00       0.00 r
  RX/DUT5/P_DATA_reg[1]/Q (SDFFRQX2M)                     0.39       0.39 r
  RX/DUT5/U32/Y (OAI2BB2X1M)                              0.15       0.54 r
  RX/DUT5/P_DATA_reg[1]/D (SDFFRQX2M)                     0.00       0.54 r
  data arrival time                                                  0.54

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT5/P_DATA_reg[1]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RX/DUT5/P_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT5/P_DATA_reg[4]/CK (SDFFRQX2M)                    0.00       0.00 r
  RX/DUT5/P_DATA_reg[4]/Q (SDFFRQX2M)                     0.40       0.40 r
  RX/DUT5/U24/Y (OAI2BB2X1M)                              0.15       0.55 r
  RX/DUT5/P_DATA_reg[4]/D (SDFFRQX2M)                     0.00       0.55 r
  data arrival time                                                  0.55

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT5/P_DATA_reg[4]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RX/DUT5/P_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT5/P_DATA_reg[0]/CK (SDFFRQX2M)                    0.00       0.00 r
  RX/DUT5/P_DATA_reg[0]/Q (SDFFRQX2M)                     0.40       0.40 r
  RX/DUT5/U30/Y (OAI2BB2X1M)                              0.15       0.55 r
  RX/DUT5/P_DATA_reg[0]/D (SDFFRQX2M)                     0.00       0.55 r
  data arrival time                                                  0.55

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT5/P_DATA_reg[0]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: RX/DUT5/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT5/P_DATA_reg[3]/CK (SDFFRQX2M)                    0.00       0.00 r
  RX/DUT5/P_DATA_reg[3]/Q (SDFFRQX2M)                     0.40       0.40 r
  RX/DUT5/U36/Y (OAI2BB2X1M)                              0.15       0.55 r
  RX/DUT5/P_DATA_reg[3]/D (SDFFRQX2M)                     0.00       0.55 r
  data arrival time                                                  0.55

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT5/P_DATA_reg[3]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: RX/DUT5/P_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT5/P_DATA_reg[2]/CK (SDFFRQX2M)                    0.00       0.00 r
  RX/DUT5/P_DATA_reg[2]/Q (SDFFRQX2M)                     0.40       0.40 r
  RX/DUT5/U34/Y (OAI2BB2X1M)                              0.15       0.55 r
  RX/DUT5/P_DATA_reg[2]/D (SDFFRQX2M)                     0.00       0.55 r
  data arrival time                                                  0.55

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT5/P_DATA_reg[2]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: RX/DUT3/majority_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT3/majority_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT3/majority_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT3/majority_reg[0]/Q (SDFFRQX2M)                   0.40       0.40 r
  RX/DUT3/U13/Y (OAI2BB2X1M)                              0.15       0.55 r
  RX/DUT3/majority_reg[0]/D (SDFFRQX2M)                   0.00       0.55 r
  data arrival time                                                  0.55

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT3/majority_reg[0]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: RX/DUT5/P_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT5/P_DATA_reg[7]/CK (SDFFRQX2M)                    0.00       0.00 r
  RX/DUT5/P_DATA_reg[7]/Q (SDFFRQX2M)                     0.40       0.40 r
  RX/DUT5/U40/Y (OAI2BB2X1M)                              0.15       0.55 r
  RX/DUT5/P_DATA_reg[7]/D (SDFFRQX2M)                     0.00       0.55 r
  data arrival time                                                  0.55

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT5/P_DATA_reg[7]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: RX/DUT4/expected_parity_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT4/par_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT4/expected_parity_reg/CK (SDFFRQX2M)              0.00       0.00 r
  RX/DUT4/expected_parity_reg/Q (SDFFRQX2M)               0.39       0.39 r
  RX/DUT4/U5/Y (XNOR2X2M)                                 0.05       0.44 f
  RX/DUT4/U4/Y (OAI2BB2X1M)                               0.12       0.56 r
  RX/DUT4/par_err_reg/D (SDFFRQX2M)                       0.00       0.56 r
  data arrival time                                                  0.56

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT4/par_err_reg/CK (SDFFRQX2M)                      0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (SDFFRQX2M)                   0.52       0.52 r
  RX/DUT2/edge_cnt_reg[1]/SI (SDFFRQX2M)                  0.00       0.52 r
  data arrival time                                                  0.52

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT2/edge_cnt_reg[1]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: RX/DUT3/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT3/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT3/sampled_bit_reg/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT3/sampled_bit_reg/Q (SDFFRQX2M)                   0.45       0.45 r
  RX/DUT3/U9/Y (NAND2X2M)                                 0.07       0.52 f
  RX/DUT3/U8/Y (OAI31X1M)                                 0.05       0.57 r
  RX/DUT3/sampled_bit_reg/D (SDFFRQX2M)                   0.00       0.57 r
  data arrival time                                                  0.57

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT3/sampled_bit_reg/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: RX/DUT3/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT7/stp_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT3/sampled_bit_reg/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT3/sampled_bit_reg/Q (SDFFRQX2M)                   0.45       0.45 r
  RX/DUT3/sampled_bit (data_sampling_test_1)              0.00       0.45 r
  RX/DUT7/sampled_bit (stop_check_test_1)                 0.00       0.45 r
  RX/DUT7/U3/Y (OAI2BB2X1M)                               0.09       0.54 f
  RX/DUT7/stp_err_reg/D (SDFFRQX2M)                       0.00       0.54 f
  data arrival time                                                  0.54

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT7/stp_err_reg/CK (SDFFRQX2M)                      0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: RX/DUT5/i_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/i_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX/DUT5/i_reg[0]/CK (SDFFRQX2M)          0.00       0.00 r
  RX/DUT5/i_reg[0]/Q (SDFFRQX2M)           0.45       0.45 r
  RX/DUT5/U28/Y (OAI22X1M)                 0.10       0.54 f
  RX/DUT5/i_reg[0]/D (SDFFRQX2M)           0.00       0.54 f
  data arrival time                                   0.54

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  RX/DUT5/i_reg[0]/CK (SDFFRQX2M)          0.00       0.10 r
  library hold time                       -0.20      -0.10
  data required time                                 -0.10
  -----------------------------------------------------------
  data required time                                 -0.10
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: RX/DUT2/bit_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/bit_cnt_reg[1]/CK (SDFFRQX2M)                   0.00       0.00 r
  RX/DUT2/bit_cnt_reg[1]/Q (SDFFRQX2M)                    0.49       0.49 f
  RX/DUT2/U23/Y (INVX2M)                                  0.09       0.58 r
  RX/DUT2/bit_cnt_reg[2]/SI (SDFFRQX2M)                   0.00       0.58 r
  data arrival time                                                  0.58

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT2/bit_cnt_reg[2]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: RX/DUT2/bit_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/bit_cnt_reg[0]/CK (SDFFRQX2M)                   0.00       0.00 r
  RX/DUT2/bit_cnt_reg[0]/Q (SDFFRQX2M)                    0.45       0.45 r
  RX/DUT2/U18/Y (OAI32X1M)                                0.11       0.55 f
  RX/DUT2/bit_cnt_reg[0]/D (SDFFRQX2M)                    0.00       0.55 f
  data arrival time                                                  0.55

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT2/bit_cnt_reg[0]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: RX/DUT2/bit_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/bit_cnt_reg[0]/CK (SDFFRQX2M)                   0.00       0.00 r
  RX/DUT2/bit_cnt_reg[0]/Q (SDFFRQX2M)                    0.50       0.50 f
  RX/DUT2/U34/Y (INVX2M)                                  0.09       0.59 r
  RX/DUT2/bit_cnt_reg[1]/SI (SDFFRQX2M)                   0.00       0.59 r
  data arrival time                                                  0.59

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT2/bit_cnt_reg[1]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: RX/DUT2/bit_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/bit_cnt_reg[1]/CK (SDFFRQX2M)                   0.00       0.00 r
  RX/DUT2/bit_cnt_reg[1]/Q (SDFFRQX2M)                    0.44       0.44 r
  RX/DUT2/U23/Y (INVX2M)                                  0.07       0.51 f
  RX/DUT2/U21/Y (OAI22X1M)                                0.09       0.60 r
  RX/DUT2/bit_cnt_reg[1]/D (SDFFRQX2M)                    0.00       0.60 r
  data arrival time                                                  0.60

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT2/bit_cnt_reg[1]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: RX/DUT2/bit_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/bit_cnt_reg[2]/CK (SDFFRQX2M)                   0.00       0.00 r
  RX/DUT2/bit_cnt_reg[2]/Q (SDFFRQX2M)                    0.43       0.43 r
  RX/DUT2/U20/Y (XNOR2X2M)                                0.12       0.54 f
  RX/DUT2/U19/Y (NOR2X2M)                                 0.07       0.62 r
  RX/DUT2/bit_cnt_reg[2]/D (SDFFRQX2M)                    0.00       0.62 r
  data arrival time                                                  0.62

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT2/bit_cnt_reg[2]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (SDFFRQX2M)                   0.52       0.52 r
  RX/DUT2/U27/Y (NOR2X2M)                                 0.06       0.58 f
  RX/DUT2/edge_cnt_reg[0]/D (SDFFRQX2M)                   0.00       0.58 f
  data arrival time                                                  0.58

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT2/edge_cnt_reg[0]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: RX/DUT5/i_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT6/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT5/i_reg[2]/CK (SDFFRQX2M)                         0.00       0.00 r
  RX/DUT5/i_reg[2]/Q (SDFFRQX2M)                          0.41       0.41 r
  RX/DUT5/U48/Y (INVX2M)                                  0.09       0.50 f
  RX/DUT5/test_so (deserializer_test_1)                   0.00       0.50 f
  RX/DUT6/test_si (strt_check_test_1)                     0.00       0.50 f
  RX/DUT6/strt_glitch_reg/SI (SDFFRQX2M)                  0.00       0.50 f
  data arrival time                                                  0.50

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT6/strt_glitch_reg/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: RX/DUT5/i_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/i_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX/DUT5/i_reg[2]/CK (SDFFRQX2M)          0.00       0.00 r
  RX/DUT5/i_reg[2]/Q (SDFFRQX2M)           0.41       0.41 r
  RX/DUT5/U48/Y (INVX2M)                   0.09       0.50 f
  RX/DUT5/U17/Y (OAI32X1M)                 0.12       0.62 r
  RX/DUT5/i_reg[2]/D (SDFFRQX2M)           0.00       0.62 r
  data arrival time                                   0.62

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  RX/DUT5/i_reg[2]/CK (SDFFRQX2M)          0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.68


  Startpoint: RX/DUT1/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT1/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT1/current_state_reg[0]/CK (SDFFRQX2M)             0.00       0.00 r
  RX/DUT1/current_state_reg[0]/Q (SDFFRQX2M)              0.42       0.42 r
  RX/DUT1/U20/Y (INVX2M)                                  0.09       0.51 f
  RX/DUT1/current_state_reg[1]/SI (SDFFRQX2M)             0.00       0.51 f
  data arrival time                                                  0.51

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT1/current_state_reg[1]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: RX/DUT5/i_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/i_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX/DUT5/i_reg[1]/CK (SDFFRQX2M)          0.00       0.00 r
  RX/DUT5/i_reg[1]/Q (SDFFRQX2M)           0.46       0.46 r
  RX/DUT5/U42/Y (AO2B2X2M)                 0.17       0.64 r
  RX/DUT5/i_reg[1]/D (SDFFRQX2M)           0.00       0.64 r
  data arrival time                                   0.64

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  RX/DUT5/i_reg[1]/CK (SDFFRQX2M)          0.00       0.10 r
  library hold time                       -0.16      -0.06
  data required time                                 -0.06
  -----------------------------------------------------------
  data required time                                 -0.06
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: RX/DUT5/i_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/i_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX/DUT5/i_reg[1]/CK (SDFFRQX2M)          0.00       0.00 r
  RX/DUT5/i_reg[1]/Q (SDFFRQX2M)           0.51       0.51 f
  RX/DUT5/U47/Y (INVX2M)                   0.11       0.62 r
  RX/DUT5/i_reg[2]/SI (SDFFRQX2M)          0.00       0.62 r
  data arrival time                                   0.62

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  RX/DUT5/i_reg[2]/CK (SDFFRQX2M)          0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: RX/DUT6/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT1/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT6/strt_glitch_reg/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT6/strt_glitch_reg/Q (SDFFRQX2M)                   0.40       0.40 r
  RX/DUT6/strt_glitch (strt_check_test_1)                 0.00       0.40 r
  RX/DUT1/strt_glitch (FSM_test_1)                        0.00       0.40 r
  RX/DUT1/U15/Y (OAI2BB1X2M)                              0.14       0.54 r
  RX/DUT1/U12/Y (OAI211X2M)                               0.06       0.60 f
  RX/DUT1/current_state_reg[0]/D (SDFFRQX2M)              0.00       0.60 f
  data arrival time                                                  0.60

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT1/current_state_reg[0]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: RX/DUT2/edge_cnt_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[4]/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT2/edge_cnt_reg[4]/Q (SDFFRQX2M)                   0.47       0.47 r
  RX/DUT2/U26/Y (XNOR2X2M)                                0.13       0.60 f
  RX/DUT2/U25/Y (NOR2X2M)                                 0.07       0.67 r
  RX/DUT2/edge_cnt_reg[4]/D (SDFFRQX2M)                   0.00       0.67 r
  data arrival time                                                  0.67

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT2/edge_cnt_reg[4]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: RX/DUT5/i_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/i_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX/DUT5/i_reg[0]/CK (SDFFRQX2M)          0.00       0.00 r
  RX/DUT5/i_reg[0]/Q (SDFFRQX2M)           0.50       0.50 f
  RX/DUT5/U45/Y (INVX2M)                   0.15       0.65 r
  RX/DUT5/i_reg[1]/SI (SDFFRQX2M)          0.00       0.65 r
  data arrival time                                   0.65

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  RX/DUT5/i_reg[1]/CK (SDFFRQX2M)          0.00       0.10 r
  library hold time                       -0.19      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: RX/DUT1/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT1/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT1/current_state_reg[0]/CK (SDFFRQX2M)             0.00       0.00 r
  RX/DUT1/current_state_reg[0]/Q (SDFFRQX2M)              0.42       0.42 r
  RX/DUT1/U16/Y (NOR3X2M)                                 0.10       0.52 f
  RX/DUT1/U28/Y (OAI21X2M)                                0.07       0.59 r
  RX/DUT1/U27/Y (OAI211X2M)                               0.06       0.65 f
  RX/DUT1/current_state_reg[1]/D (SDFFRQX2M)              0.00       0.65 f
  data arrival time                                                  0.65

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT1/current_state_reg[1]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: RX/DUT2/bit_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT1/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/bit_cnt_reg[1]/CK (SDFFRQX2M)                   0.00       0.00 r
  RX/DUT2/bit_cnt_reg[1]/Q (SDFFRQX2M)                    0.44       0.44 r
  RX/DUT2/bit_cnt[1] (edge_bit_counter_test_1)            0.00       0.44 r
  RX/DUT1/bit_cnt[1] (FSM_test_1)                         0.00       0.44 r
  RX/DUT1/U33/Y (NOR4X1M)                                 0.09       0.53 f
  RX/DUT1/U32/Y (AOI31X2M)                                0.08       0.61 r
  RX/DUT1/U31/Y (OAI21X2M)                                0.04       0.65 f
  RX/DUT1/current_state_reg[2]/D (SDFFRQX2M)              0.00       0.65 f
  data arrival time                                                  0.65

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT1/current_state_reg[2]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: RX/DUT2/bit_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/bit_cnt_reg[3]/CK (SDFFRQX2M)                   0.00       0.00 r
  RX/DUT2/bit_cnt_reg[3]/Q (SDFFRQX2M)                    0.41       0.41 r
  RX/DUT2/U29/Y (CLKXOR2X2M)                              0.23       0.64 r
  RX/DUT2/U28/Y (NOR2X2M)                                 0.04       0.67 f
  RX/DUT2/bit_cnt_reg[3]/D (SDFFRQX2M)                    0.00       0.67 f
  data arrival time                                                  0.67

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT2/bit_cnt_reg[3]/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: RX/DUT2/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[2]/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT2/edge_cnt_reg[2]/Q (SDFFRQX2M)                   0.49       0.49 r
  RX/DUT2/U31/S (ADDHX1M)                                 0.12       0.61 f
  RX/DUT2/U16/Y (NOR2BX2M)                                0.12       0.73 f
  RX/DUT2/edge_cnt_reg[2]/D (SDFFRQX2M)                   0.00       0.73 f
  data arrival time                                                  0.73

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT2/edge_cnt_reg[2]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (SDFFRQX2M)                   0.52       0.52 r
  RX/DUT2/U32/S (ADDHX1M)                                 0.08       0.60 f
  RX/DUT2/U15/Y (NOR2BX2M)                                0.13       0.73 f
  RX/DUT2/edge_cnt_reg[1]/D (SDFFRQX2M)                   0.00       0.73 f
  data arrival time                                                  0.73

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT2/edge_cnt_reg[1]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: RX/DUT2/edge_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[3]/CK (SDFFRQX2M)                  0.00       0.00 r
  RX/DUT2/edge_cnt_reg[3]/Q (SDFFRQX2M)                   0.49       0.49 r
  RX/DUT2/U33/S (ADDHX1M)                                 0.12       0.61 f
  RX/DUT2/U17/Y (NOR2BX2M)                                0.12       0.73 f
  RX/DUT2/edge_cnt_reg[3]/D (SDFFRQX2M)                   0.00       0.73 f
  data arrival time                                                  0.73

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT2/edge_cnt_reg[3]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: RX/DUT4/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT4/par_err_reg/CK (SDFFRQX2M)                      0.00       0.00 r
  RX/DUT4/par_err_reg/Q (SDFFRQX2M)                       0.76       0.76 f
  RX/DUT4/par_err (parity_check_test_1)                   0.00       0.76 f
  RX/DUT5/test_si (deserializer_test_1)                   0.00       0.76 f
  RX/DUT5/P_DATA_reg[0]/SI (SDFFRQX2M)                    0.00       0.76 f
  data arrival time                                                  0.76

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX/DUT5/P_DATA_reg[0]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.37      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: RX/DUT7/stp_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: framing_error
            (output port clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX/DUT7/stp_err_reg/CK (SDFFRQX2M)       0.00       0.00 r
  RX/DUT7/stp_err_reg/Q (SDFFRQX2M)        0.76       0.76 f
  RX/DUT7/stp_err (stop_check_test_1)      0.00       0.76 f
  RX/Stop_Error (UART_RX_TOP_test_1)       0.00       0.76 f
  framing_error (out)                      0.00       0.76 f
  data arrival time                                   0.76

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -54.26     -54.16
  data required time                                -54.16
  -----------------------------------------------------------
  data required time                                -54.16
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                        54.92


  Startpoint: RX/DUT4/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: parity_error
            (output port clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT4/par_err_reg/CK (SDFFRQX2M)                      0.00       0.00 r
  RX/DUT4/par_err_reg/Q (SDFFRQX2M)                       0.76       0.76 f
  RX/DUT4/par_err (parity_check_test_1)                   0.00       0.76 f
  RX/Parity_Error (UART_RX_TOP_test_1)                    0.00       0.76 f
  parity_error (out)                                      0.00       0.76 f
  data arrival time                                                  0.76

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.26     -54.16
  data required time                                               -54.16
  --------------------------------------------------------------------------
  data required time                                               -54.16
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                       54.92


  Startpoint: FIFO/sync_w2r/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/sync_w2r/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_w2r/sync_reg_reg[2][0]/CK (SDFFRQX2M)         0.00       0.00 r
  FIFO/sync_w2r/sync_reg_reg[2][0]/Q (SDFFRQX2M)          0.37       0.37 r
  FIFO/sync_w2r/sync_reg_reg[2][1]/D (SDFFRQX2M)          0.00       0.37 r
  data arrival time                                                  0.37

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/sync_w2r/sync_reg_reg[2][1]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: FIFO/sync_w2r/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/sync_w2r/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_w2r/sync_reg_reg[1][0]/CK (SDFFRQX2M)         0.00       0.00 r
  FIFO/sync_w2r/sync_reg_reg[1][0]/Q (SDFFRQX2M)          0.37       0.37 r
  FIFO/sync_w2r/sync_reg_reg[1][1]/D (SDFFRQX2M)          0.00       0.37 r
  data arrival time                                                  0.37

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/sync_w2r/sync_reg_reg[1][1]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: FIFO/sync_w2r/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/sync_w2r/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_w2r/sync_reg_reg[0][0]/CK (SDFFRQX2M)         0.00       0.00 r
  FIFO/sync_w2r/sync_reg_reg[0][0]/Q (SDFFRQX2M)          0.37       0.37 r
  FIFO/sync_w2r/sync_reg_reg[0][1]/D (SDFFRQX2M)          0.00       0.37 r
  data arrival time                                                  0.37

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/sync_w2r/sync_reg_reg[0][1]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: FIFO/RD/r_binary_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/rempty_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[3]/CK (SDFFRQX2M)                  0.00       0.00 r
  FIFO/RD/r_binary_reg[3]/Q (SDFFRQX2M)                   0.39       0.39 r
  FIFO/RD/rempty_reg/SI (SDFFSQX1M)                       0.00       0.39 r
  data arrival time                                                  0.39

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/RD/rempty_reg/CK (SDFFSQX1M)                       0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: FIFO/sync_w2r/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/sync_w2r/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_w2r/sync_reg_reg[2][0]/CK (SDFFRQX2M)         0.00       0.00 r
  FIFO/sync_w2r/sync_reg_reg[2][0]/Q (SDFFRQX2M)          0.37       0.37 r
  FIFO/sync_w2r/sync_reg_reg[2][1]/SI (SDFFRQX2M)         0.00       0.37 r
  data arrival time                                                  0.37

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/sync_w2r/sync_reg_reg[2][1]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: FIFO/sync_w2r/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/sync_w2r/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_w2r/sync_reg_reg[1][0]/CK (SDFFRQX2M)         0.00       0.00 r
  FIFO/sync_w2r/sync_reg_reg[1][0]/Q (SDFFRQX2M)          0.37       0.37 r
  FIFO/sync_w2r/sync_reg_reg[1][1]/SI (SDFFRQX2M)         0.00       0.37 r
  data arrival time                                                  0.37

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/sync_w2r/sync_reg_reg[1][1]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: FIFO/sync_w2r/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/sync_w2r/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_w2r/sync_reg_reg[0][0]/CK (SDFFRQX2M)         0.00       0.00 r
  FIFO/sync_w2r/sync_reg_reg[0][0]/Q (SDFFRQX2M)          0.37       0.37 r
  FIFO/sync_w2r/sync_reg_reg[0][1]/SI (SDFFRQX2M)         0.00       0.37 r
  data arrival time                                                  0.37

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/sync_w2r/sync_reg_reg[0][1]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: FIFO/RD/rptr_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/rptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  FIFO/RD/rptr_reg[2]/CK (SDFFRQX2M)       0.00       0.00 r
  FIFO/RD/rptr_reg[2]/Q (SDFFRQX2M)        0.37       0.37 r
  FIFO/RD/rptr_reg[3]/SI (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                   0.37

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  FIFO/RD/rptr_reg[3]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: FIFO/RD/rptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/rptr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  FIFO/RD/rptr_reg[1]/CK (SDFFRQX2M)       0.00       0.00 r
  FIFO/RD/rptr_reg[1]/Q (SDFFRQX2M)        0.37       0.37 r
  FIFO/RD/rptr_reg[2]/SI (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                   0.37

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  FIFO/RD/rptr_reg[2]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: FIFO/RD/rptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/rptr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  FIFO/RD/rptr_reg[0]/CK (SDFFRQX2M)       0.00       0.00 r
  FIFO/RD/rptr_reg[0]/Q (SDFFRQX2M)        0.37       0.37 r
  FIFO/RD/rptr_reg[1]/SI (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                   0.37

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  FIFO/RD/rptr_reg[1]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: FIFO/sync_w2r/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/sync_w2r/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_w2r/sync_reg_reg[3][0]/CK (SDFFRQX2M)         0.00       0.00 r
  FIFO/sync_w2r/sync_reg_reg[3][0]/Q (SDFFRQX2M)          0.37       0.37 r
  FIFO/sync_w2r/sync_reg_reg[3][1]/D (SDFFRQX1M)          0.00       0.37 r
  data arrival time                                                  0.37

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/sync_w2r/sync_reg_reg[3][1]/CK (SDFFRQX1M)         0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: pulse_gen/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: pulse_gen/pls_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pulse_gen/rcv_flop_reg/CK (SDFFRQX2M)                   0.00       0.00 r
  pulse_gen/rcv_flop_reg/Q (SDFFRQX2M)                    0.38       0.38 r
  pulse_gen/pls_flop_reg/D (SDFFRQX1M)                    0.00       0.38 r
  data arrival time                                                  0.38

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  pulse_gen/pls_flop_reg/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: FIFO/sync_w2r/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/sync_w2r/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_w2r/sync_reg_reg[3][0]/CK (SDFFRQX2M)         0.00       0.00 r
  FIFO/sync_w2r/sync_reg_reg[3][0]/Q (SDFFRQX2M)          0.37       0.37 r
  FIFO/sync_w2r/sync_reg_reg[3][1]/SI (SDFFRQX1M)         0.00       0.37 r
  data arrival time                                                  0.37

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/sync_w2r/sync_reg_reg[3][1]/CK (SDFFRQX1M)         0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: TX/DUT1/S_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT1/S_DATA_reg[0]/CK (SDFFRQX2M)                    0.00       0.00 r
  TX/DUT1/S_DATA_reg[0]/Q (SDFFRQX2M)                     0.38       0.38 r
  TX/DUT1/S_DATA_reg[1]/SI (SDFFRQX2M)                    0.00       0.38 r
  data arrival time                                                  0.38

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX/DUT1/S_DATA_reg[1]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: TX/DUT1/SER_DATA_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/SER_DONE_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  TX/DUT1/SER_DATA_reg/CK (SDFFRQX2M)      0.00       0.00 r
  TX/DUT1/SER_DATA_reg/Q (SDFFRQX2M)       0.38       0.38 r
  TX/DUT1/SER_DONE_reg/SI (SDFFRQX2M)      0.00       0.38 r
  data arrival time                                   0.38

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  TX/DUT1/SER_DONE_reg/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: FIFO/sync_w2r/sync_reg_reg[2][1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/sync_w2r/sync_reg_reg[3][0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_w2r/sync_reg_reg[2][1]/CK (SDFFRQX2M)         0.00       0.00 r
  FIFO/sync_w2r/sync_reg_reg[2][1]/Q (SDFFRQX2M)          0.39       0.39 r
  FIFO/sync_w2r/sync_reg_reg[3][0]/SI (SDFFRQX2M)         0.00       0.39 r
  data arrival time                                                  0.39

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/sync_w2r/sync_reg_reg[3][0]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: FIFO/sync_w2r/sync_reg_reg[1][1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/sync_w2r/sync_reg_reg[2][0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_w2r/sync_reg_reg[1][1]/CK (SDFFRQX2M)         0.00       0.00 r
  FIFO/sync_w2r/sync_reg_reg[1][1]/Q (SDFFRQX2M)          0.39       0.39 r
  FIFO/sync_w2r/sync_reg_reg[2][0]/SI (SDFFRQX2M)         0.00       0.39 r
  data arrival time                                                  0.39

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/sync_w2r/sync_reg_reg[2][0]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: FIFO/sync_w2r/sync_reg_reg[0][1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/sync_w2r/sync_reg_reg[1][0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_w2r/sync_reg_reg[0][1]/CK (SDFFRQX2M)         0.00       0.00 r
  FIFO/sync_w2r/sync_reg_reg[0][1]/Q (SDFFRQX2M)          0.39       0.39 r
  FIFO/sync_w2r/sync_reg_reg[1][0]/SI (SDFFRQX2M)         0.00       0.39 r
  data arrival time                                                  0.39

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/sync_w2r/sync_reg_reg[1][0]/CK (SDFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: TX/DUT1/S_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT2/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT1/S_DATA_reg[6]/CK (SDFFRQX2M)                    0.00       0.00 r
  TX/DUT1/S_DATA_reg[6]/Q (SDFFRQX2M)                     0.39       0.39 r
  TX/DUT1/test_so (Serializer_test_1)                     0.00       0.39 r
  TX/DUT2/test_si (uart_fsm_test_1)                       0.00       0.39 r
  TX/DUT2/current_state_reg[0]/SI (SDFFRQX2M)             0.00       0.39 r
  data arrival time                                                  0.39

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX/DUT2/current_state_reg[0]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: TX/DUT1/S_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT1/S_DATA_reg[5]/CK (SDFFRQX2M)                    0.00       0.00 r
  TX/DUT1/S_DATA_reg[5]/Q (SDFFRQX2M)                     0.39       0.39 r
  TX/DUT1/S_DATA_reg[6]/SI (SDFFRQX2M)                    0.00       0.39 r
  data arrival time                                                  0.39

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX/DUT1/S_DATA_reg[6]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: TX/DUT1/S_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT1/S_DATA_reg[4]/CK (SDFFRQX2M)                    0.00       0.00 r
  TX/DUT1/S_DATA_reg[4]/Q (SDFFRQX2M)                     0.39       0.39 r
  TX/DUT1/S_DATA_reg[5]/SI (SDFFRQX2M)                    0.00       0.39 r
  data arrival time                                                  0.39

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX/DUT1/S_DATA_reg[5]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: TX/DUT1/S_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT1/S_DATA_reg[3]/CK (SDFFRQX2M)                    0.00       0.00 r
  TX/DUT1/S_DATA_reg[3]/Q (SDFFRQX2M)                     0.39       0.39 r
  TX/DUT1/S_DATA_reg[4]/SI (SDFFRQX2M)                    0.00       0.39 r
  data arrival time                                                  0.39

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX/DUT1/S_DATA_reg[4]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: TX/DUT1/S_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT1/S_DATA_reg[2]/CK (SDFFRQX2M)                    0.00       0.00 r
  TX/DUT1/S_DATA_reg[2]/Q (SDFFRQX2M)                     0.39       0.39 r
  TX/DUT1/S_DATA_reg[3]/SI (SDFFRQX2M)                    0.00       0.39 r
  data arrival time                                                  0.39

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX/DUT1/S_DATA_reg[3]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: TX/DUT1/S_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT1/S_DATA_reg[1]/CK (SDFFRQX2M)                    0.00       0.00 r
  TX/DUT1/S_DATA_reg[1]/Q (SDFFRQX2M)                     0.39       0.39 r
  TX/DUT1/S_DATA_reg[2]/SI (SDFFRQX2M)                    0.00       0.39 r
  data arrival time                                                  0.39

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX/DUT1/S_DATA_reg[2]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: RX/DUT6/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: TX/DUT1/COUNT_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  RX/DUT6/strt_glitch_reg/CK (SDFFRQX2M)                  0.00    8681.50 r
  RX/DUT6/strt_glitch_reg/Q (SDFFRQX2M)                   0.40    8681.90 r
  RX/DUT6/strt_glitch (strt_check_test_1)                 0.00    8681.90 r
  RX/test_so2 (UART_RX_TOP_test_1)                        0.00    8681.90 r
  TX/test_si (UART_TX_test_1)                             0.00    8681.90 r
  TX/DUT1/test_si (Serializer_test_1)                     0.00    8681.90 r
  TX/DUT1/COUNT_reg[0]/SI (SDFFRQX2M)                     0.00    8681.90 r
  data arrival time                                               8681.90

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                       0.10    8681.60
  TX/DUT1/COUNT_reg[0]/CK (SDFFRQX2M)                     0.00    8681.60 r
  library hold time                                      -0.18    8681.42
  data required time                                              8681.42
  --------------------------------------------------------------------------
  data required time                                              8681.42
  data arrival time                                              -8681.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: pulse_gen/pls_flop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: pulse_gen/rcv_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pulse_gen/pls_flop_reg/CK (SDFFRQX1M)                   0.00       0.00 r
  pulse_gen/pls_flop_reg/Q (SDFFRQX1M)                    0.41       0.41 r
  pulse_gen/rcv_flop_reg/SI (SDFFRQX2M)                   0.00       0.41 r
  data arrival time                                                  0.41

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  pulse_gen/rcv_flop_reg/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: FIFO/RD/r_binary_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/r_binary_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  FIFO/RD/r_binary_reg[0]/Q (SDFFRQX2M)                   0.41       0.41 r
  FIFO/RD/r_binary_reg[1]/SI (SDFFRQX2M)                  0.00       0.41 r
  data arrival time                                                  0.41

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/RD/r_binary_reg[1]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: TX/DUT1/SER_DONE_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT1/SER_DONE_reg/CK (SDFFRQX2M)                     0.00       0.00 r
  TX/DUT1/SER_DONE_reg/Q (SDFFRQX2M)                      0.41       0.41 r
  TX/DUT1/S_DATA_reg[0]/SI (SDFFRQX2M)                    0.00       0.41 r
  data arrival time                                                  0.41

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX/DUT1/S_DATA_reg[0]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: TX/DUT2/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT3/par_bit_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT2/current_state_reg[2]/CK (SDFFRQX2M)             0.00       0.00 r
  TX/DUT2/current_state_reg[2]/Q (SDFFRQX2M)              0.42       0.42 r
  TX/DUT2/test_so (uart_fsm_test_1)                       0.00       0.42 r
  TX/DUT3/test_si (parity_calc_test_1)                    0.00       0.42 r
  TX/DUT3/par_bit_reg/SI (SDFFRQX2M)                      0.00       0.42 r
  data arrival time                                                  0.42

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX/DUT3/par_bit_reg/CK (SDFFRQX2M)                      0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: TX/DUT2/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT2/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT2/current_state_reg[0]/CK (SDFFRQX2M)             0.00       0.00 r
  TX/DUT2/current_state_reg[0]/Q (SDFFRQX2M)              0.43       0.43 r
  TX/DUT2/current_state_reg[1]/SI (SDFFRQX2M)             0.00       0.43 r
  data arrival time                                                  0.43

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX/DUT2/current_state_reg[1]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: TX/DUT2/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT2/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT2/current_state_reg[1]/CK (SDFFRQX2M)             0.00       0.00 r
  TX/DUT2/current_state_reg[1]/Q (SDFFRQX2M)              0.45       0.45 r
  TX/DUT2/current_state_reg[2]/SI (SDFFRQX2M)             0.00       0.45 r
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX/DUT2/current_state_reg[2]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: FIFO/RD/rempty_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/rptr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  FIFO/RD/rempty_reg/CK (SDFFSQX1M)        0.00       0.00 r
  FIFO/RD/rempty_reg/Q (SDFFSQX1M)         0.46       0.46 r
  FIFO/RD/rptr_reg[0]/SI (SDFFRQX2M)       0.00       0.46 r
  data arrival time                                   0.46

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  FIFO/RD/rptr_reg[0]/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: TX/DUT2/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT2/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT2/current_state_reg[2]/CK (SDFFRQX2M)             0.00       0.00 r
  TX/DUT2/current_state_reg[2]/Q (SDFFRQX2M)              0.42       0.42 r
  TX/DUT2/U21/Y (AOI2BB1X2M)                              0.05       0.47 f
  TX/DUT2/current_state_reg[1]/D (SDFFRQX2M)              0.00       0.47 f
  data arrival time                                                  0.47

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX/DUT2/current_state_reg[1]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: TX/DUT1/COUNT_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/COUNT_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  TX/DUT1/COUNT_reg[1]/CK (SDFFRQX2M)      0.00       0.00 r
  TX/DUT1/COUNT_reg[1]/Q (SDFFRQX2M)       0.39       0.39 r
  TX/DUT1/U29/Y (OAI32X1M)                 0.09       0.48 f
  TX/DUT1/COUNT_reg[1]/D (SDFFRQX2M)       0.00       0.48 f
  data arrival time                                   0.48

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  TX/DUT1/COUNT_reg[1]/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                       -0.21      -0.11
  data required time                                 -0.11
  -----------------------------------------------------------
  data required time                                 -0.11
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: clock_divider_TX/flag_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: pulse_gen/pls_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock_divider_TX/flag_reg/CK (SDFFRX1M)                 0.00    8681.50 r
  clock_divider_TX/flag_reg/Q (SDFFRX1M)                  0.48    8681.98 r
  clock_divider_TX/test_so (ClkDiv_test_1)                0.00    8681.98 r
  pulse_gen/test_si (pulse_gen_test_1)                    0.00    8681.98 r
  pulse_gen/pls_flop_reg/SI (SDFFRQX1M)                   0.00    8681.98 r
  data arrival time                                               8681.98

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                       0.10    8681.60
  pulse_gen/pls_flop_reg/CK (SDFFRQX1M)                   0.00    8681.60 r
  library hold time                                      -0.20    8681.39
  data required time                                              8681.39
  --------------------------------------------------------------------------
  data required time                                              8681.39
  data arrival time                                              -8681.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: TX/DUT1/S_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT1/S_DATA_reg[1]/CK (SDFFRQX2M)                    0.00       0.00 r
  TX/DUT1/S_DATA_reg[1]/Q (SDFFRQX2M)                     0.39       0.39 r
  TX/DUT1/U36/Y (AOI22X1M)                                0.09       0.47 f
  TX/DUT1/U35/Y (OAI2B1X2M)                               0.06       0.53 r
  TX/DUT1/S_DATA_reg[0]/D (SDFFRQX2M)                     0.00       0.53 r
  data arrival time                                                  0.53

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX/DUT1/S_DATA_reg[0]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: TX/DUT1/S_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT1/S_DATA_reg[6]/CK (SDFFRQX2M)                    0.00       0.00 r
  TX/DUT1/S_DATA_reg[6]/Q (SDFFRQX2M)                     0.39       0.39 r
  TX/DUT1/U46/Y (AOI22X1M)                                0.09       0.47 f
  TX/DUT1/U45/Y (OAI2B1X2M)                               0.06       0.53 r
  TX/DUT1/S_DATA_reg[5]/D (SDFFRQX2M)                     0.00       0.53 r
  data arrival time                                                  0.53

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX/DUT1/S_DATA_reg[5]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: TX/DUT1/S_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT1/S_DATA_reg[5]/CK (SDFFRQX2M)                    0.00       0.00 r
  TX/DUT1/S_DATA_reg[5]/Q (SDFFRQX2M)                     0.39       0.39 r
  TX/DUT1/U44/Y (AOI22X1M)                                0.09       0.47 f
  TX/DUT1/U43/Y (OAI2B1X2M)                               0.06       0.53 r
  TX/DUT1/S_DATA_reg[4]/D (SDFFRQX2M)                     0.00       0.53 r
  data arrival time                                                  0.53

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX/DUT1/S_DATA_reg[4]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: TX/DUT1/S_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT1/S_DATA_reg[4]/CK (SDFFRQX2M)                    0.00       0.00 r
  TX/DUT1/S_DATA_reg[4]/Q (SDFFRQX2M)                     0.39       0.39 r
  TX/DUT1/U42/Y (AOI22X1M)                                0.09       0.47 f
  TX/DUT1/U41/Y (OAI2B1X2M)                               0.06       0.53 r
  TX/DUT1/S_DATA_reg[3]/D (SDFFRQX2M)                     0.00       0.53 r
  data arrival time                                                  0.53

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX/DUT1/S_DATA_reg[3]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: TX/DUT1/S_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT1/S_DATA_reg[3]/CK (SDFFRQX2M)                    0.00       0.00 r
  TX/DUT1/S_DATA_reg[3]/Q (SDFFRQX2M)                     0.39       0.39 r
  TX/DUT1/U40/Y (AOI22X1M)                                0.09       0.47 f
  TX/DUT1/U39/Y (OAI2B1X2M)                               0.06       0.53 r
  TX/DUT1/S_DATA_reg[2]/D (SDFFRQX2M)                     0.00       0.53 r
  data arrival time                                                  0.53

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX/DUT1/S_DATA_reg[2]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: TX/DUT1/S_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT1/S_DATA_reg[2]/CK (SDFFRQX2M)                    0.00       0.00 r
  TX/DUT1/S_DATA_reg[2]/Q (SDFFRQX2M)                     0.39       0.39 r
  TX/DUT1/U38/Y (AOI22X1M)                                0.09       0.47 f
  TX/DUT1/U37/Y (OAI2B1X2M)                               0.06       0.53 r
  TX/DUT1/S_DATA_reg[1]/D (SDFFRQX2M)                     0.00       0.53 r
  data arrival time                                                  0.53

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX/DUT1/S_DATA_reg[1]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: TX/DUT1/S_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/SER_DATA_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT1/S_DATA_reg[0]/CK (SDFFRQX2M)                    0.00       0.00 r
  TX/DUT1/S_DATA_reg[0]/Q (SDFFRQX2M)                     0.38       0.38 r
  TX/DUT1/U4/Y (AO22X1M)                                  0.15       0.53 r
  TX/DUT1/SER_DATA_reg/D (SDFFRQX2M)                      0.00       0.53 r
  data arrival time                                                  0.53

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX/DUT1/SER_DATA_reg/CK (SDFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: TX/DUT3/par_bit_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT3/par_bit_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  TX/DUT3/par_bit_reg/CK (SDFFRQX2M)       0.00       0.00 r
  TX/DUT3/par_bit_reg/Q (SDFFRQX2M)        0.39       0.39 r
  TX/DUT3/U5/Y (OAI2BB2X1M)                0.15       0.54 r
  TX/DUT3/par_bit_reg/D (SDFFRQX2M)        0.00       0.54 r
  data arrival time                                   0.54

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  TX/DUT3/par_bit_reg/CK (SDFFRQX2M)       0.00       0.10 r
  library hold time                       -0.16      -0.06
  data required time                                 -0.06
  -----------------------------------------------------------
  data required time                                 -0.06
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: TX/DUT1/COUNT_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/SER_DATA_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  TX/DUT1/COUNT_reg[2]/CK (SDFFRQX2M)      0.00       0.00 r
  TX/DUT1/COUNT_reg[2]/Q (SDFFRQX2M)       0.37       0.37 r
  TX/DUT1/U52/Y (INVX2M)                   0.06       0.43 f
  TX/DUT1/SER_DATA_reg/SI (SDFFRQX2M)      0.00       0.43 f
  data arrival time                                   0.43

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  TX/DUT1/SER_DATA_reg/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                       -0.28      -0.18
  data required time                                 -0.18
  -----------------------------------------------------------
  data required time                                 -0.18
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: TX/DUT1/COUNT_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/COUNT_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  TX/DUT1/COUNT_reg[2]/CK (SDFFRQX2M)      0.00       0.00 r
  TX/DUT1/COUNT_reg[2]/Q (SDFFRQX2M)       0.37       0.37 r
  TX/DUT1/U52/Y (INVX2M)                   0.06       0.43 f
  TX/DUT1/U25/Y (OAI32X1M)                 0.11       0.54 r
  TX/DUT1/COUNT_reg[2]/D (SDFFRQX2M)       0.00       0.54 r
  data arrival time                                   0.54

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  TX/DUT1/COUNT_reg[2]/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: TX/DUT1/SER_DONE_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT2/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT1/SER_DONE_reg/CK (SDFFRQX2M)                     0.00       0.00 r
  TX/DUT1/SER_DONE_reg/Q (SDFFRQX2M)                      0.41       0.41 r
  TX/DUT1/SER_DONE (Serializer_test_1)                    0.00       0.41 r
  TX/DUT2/SER_DONE (uart_fsm_test_1)                      0.00       0.41 r
  TX/DUT2/U19/Y (OAI211X2M)                               0.10       0.51 f
  TX/DUT2/current_state_reg[0]/D (SDFFRQX2M)              0.00       0.51 f
  data arrival time                                                  0.51

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX/DUT2/current_state_reg[0]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: TX/DUT1/COUNT_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/COUNT_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  TX/DUT1/COUNT_reg[0]/CK (SDFFRQX2M)      0.00       0.00 r
  TX/DUT1/COUNT_reg[0]/Q (SDFFRQX2M)       0.40       0.40 r
  TX/DUT1/U32/Y (OAI221X1M)                0.11       0.51 f
  TX/DUT1/COUNT_reg[0]/D (SDFFRQX2M)       0.00       0.51 f
  data arrival time                                   0.51

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  TX/DUT1/COUNT_reg[0]/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                       -0.21      -0.11
  data required time                                 -0.11
  -----------------------------------------------------------
  data required time                                 -0.11
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: TX/DUT1/SER_DONE_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/SER_DONE_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  TX/DUT1/SER_DONE_reg/CK (SDFFRQX2M)      0.00       0.00 r
  TX/DUT1/SER_DONE_reg/Q (SDFFRQX2M)       0.41       0.41 r
  TX/DUT1/U49/Y (OAI2BB2X1M)               0.15       0.56 r
  TX/DUT1/SER_DONE_reg/D (SDFFRQX2M)       0.00       0.56 r
  data arrival time                                   0.56

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  TX/DUT1/SER_DONE_reg/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                       -0.16      -0.06
  data required time                                 -0.06
  -----------------------------------------------------------
  data required time                                 -0.06
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: FIFO/RD/r_binary_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/r_binary_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[3]/CK (SDFFRQX2M)                  0.00       0.00 r
  FIFO/RD/r_binary_reg[3]/Q (SDFFRQX2M)                   0.39       0.39 r
  FIFO/RD/U16/Y (XNOR2X2M)                                0.12       0.51 f
  FIFO/RD/r_binary_reg[3]/D (SDFFRQX2M)                   0.00       0.51 f
  data arrival time                                                  0.51

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/RD/r_binary_reg[3]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: FIFO/RD/r_binary_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/rptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[3]/CK (SDFFRQX2M)                  0.00       0.00 r
  FIFO/RD/r_binary_reg[3]/Q (SDFFRQX2M)                   0.39       0.39 r
  FIFO/RD/U16/Y (XNOR2X2M)                                0.12       0.51 f
  FIFO/RD/rptr_reg[3]/D (SDFFRQX2M)                       0.00       0.51 f
  data arrival time                                                  0.51

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/RD/rptr_reg[3]/CK (SDFFRQX2M)                      0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: TX/DUT1/S_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT1/S_DATA_reg[6]/CK (SDFFRQX2M)                    0.00       0.00 r
  TX/DUT1/S_DATA_reg[6]/Q (SDFFRQX2M)                     0.39       0.39 r
  TX/DUT1/U47/Y (OAI2B1X2M)                               0.19       0.58 r
  TX/DUT1/S_DATA_reg[6]/D (SDFFRQX2M)                     0.00       0.58 r
  data arrival time                                                  0.58

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX/DUT1/S_DATA_reg[6]/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: TX/DUT1/COUNT_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/COUNT_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  TX/DUT1/COUNT_reg[1]/CK (SDFFRQX2M)      0.00       0.00 r
  TX/DUT1/COUNT_reg[1]/Q (SDFFRQX2M)       0.39       0.39 r
  TX/DUT1/U51/Y (INVX2M)                   0.07       0.46 f
  TX/DUT1/COUNT_reg[2]/SI (SDFFRQX2M)      0.00       0.46 f
  data arrival time                                   0.46

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  TX/DUT1/COUNT_reg[2]/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                       -0.28      -0.18
  data required time                                 -0.18
  -----------------------------------------------------------
  data required time                                 -0.18
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: TX/DUT1/COUNT_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/COUNT_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  TX/DUT1/COUNT_reg[0]/CK (SDFFRQX2M)      0.00       0.00 r
  TX/DUT1/COUNT_reg[0]/Q (SDFFRQX2M)       0.40       0.40 r
  TX/DUT1/U50/Y (INVX2M)                   0.08       0.48 f
  TX/DUT1/COUNT_reg[1]/SI (SDFFRQX2M)      0.00       0.48 f
  data arrival time                                   0.48

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  TX/DUT1/COUNT_reg[1]/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                       -0.28      -0.18
  data required time                                 -0.18
  -----------------------------------------------------------
  data required time                                 -0.18
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: TX/DUT2/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: pulse_gen/rcv_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT2/current_state_reg[1]/CK (SDFFRQX2M)             0.00       0.00 r
  TX/DUT2/current_state_reg[1]/Q (SDFFRQX2M)              0.45       0.45 r
  TX/DUT2/U13/Y (NAND2X2M)                                0.10       0.55 f
  TX/DUT2/U9/Y (NAND2BX2M)                                0.07       0.62 r
  TX/DUT2/busy (uart_fsm_test_1)                          0.00       0.62 r
  TX/busy (UART_TX_test_1)                                0.00       0.62 r
  pulse_gen/LVL_SIG (pulse_gen_test_1)                    0.00       0.62 r
  pulse_gen/rcv_flop_reg/D (SDFFRQX2M)                    0.00       0.62 r
  data arrival time                                                  0.62

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  pulse_gen/rcv_flop_reg/CK (SDFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: TX/DUT1/SER_DONE_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT2/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT1/SER_DONE_reg/CK (SDFFRQX2M)                     0.00       0.00 r
  TX/DUT1/SER_DONE_reg/Q (SDFFRQX2M)                      0.41       0.41 r
  TX/DUT1/SER_DONE (Serializer_test_1)                    0.00       0.41 r
  TX/DUT2/SER_DONE (uart_fsm_test_1)                      0.00       0.41 r
  TX/DUT2/U18/Y (INVX2M)                                  0.05       0.46 f
  TX/DUT2/U17/Y (OAI31X1M)                                0.17       0.63 r
  TX/DUT2/current_state_reg[2]/D (SDFFRQX2M)              0.00       0.63 r
  data arrival time                                                  0.63

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX/DUT2/current_state_reg[2]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: FIFO/RD/r_binary_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/r_binary_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  FIFO/RD/r_binary_reg[0]/Q (SDFFRQX2M)                   0.41       0.41 r
  FIFO/RD/U28/Y (CLKXOR2X2M)                              0.23       0.64 r
  FIFO/RD/r_binary_reg[0]/D (SDFFRQX2M)                   0.00       0.64 r
  data arrival time                                                  0.64

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/RD/r_binary_reg[0]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: FIFO/RD/r_binary_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/r_binary_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[2]/CK (SDFFRQX2M)                  0.00       0.00 r
  FIFO/RD/r_binary_reg[2]/Q (SDFFRQX2M)                   0.60       0.60 r
  FIFO/RD/r_binary_reg[3]/SI (SDFFRQX2M)                  0.00       0.60 r
  data arrival time                                                  0.60

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/RD/r_binary_reg[3]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: FIFO/sync_w2r/sync_reg_reg[2][1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/rempty_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_w2r/sync_reg_reg[2][1]/CK (SDFFRQX2M)         0.00       0.00 r
  FIFO/sync_w2r/sync_reg_reg[2][1]/Q (SDFFRQX2M)          0.39       0.39 r
  FIFO/sync_w2r/SYNC[2] (DF_SYNC_BUS_WIDTH4_test_1)       0.00       0.39 r
  FIFO/RD/rq2_wptr[2] (FIFO_RD_ADDR_SIZE3_test_1)         0.00       0.39 r
  FIFO/RD/U26/Y (CLKXOR2X2M)                              0.16       0.54 r
  FIFO/RD/U24/Y (NOR4X1M)                                 0.06       0.60 f
  FIFO/RD/rempty_reg/D (SDFFSQX1M)                        0.00       0.60 f
  data arrival time                                                  0.60

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/RD/rempty_reg/CK (SDFFSQX1M)                       0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: FIFO/RD/r_binary_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/rptr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[3]/CK (SDFFRQX2M)                  0.00       0.00 r
  FIFO/RD/r_binary_reg[3]/Q (SDFFRQX2M)                   0.39       0.39 r
  FIFO/RD/U16/Y (XNOR2X2M)                                0.12       0.51 f
  FIFO/RD/U13/Y (CLKXOR2X2M)                              0.20       0.71 r
  FIFO/RD/rptr_reg[2]/D (SDFFRQX2M)                       0.00       0.71 r
  data arrival time                                                  0.71

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/RD/rptr_reg[2]/CK (SDFFRQX2M)                      0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: FIFO/RD/r_binary_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/r_binary_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  FIFO/RD/r_binary_reg[0]/Q (SDFFRQX2M)                   0.41       0.41 r
  FIFO/RD/U21/Y (AND2X2M)                                 0.18       0.59 r
  FIFO/RD/U23/Y (CLKXOR2X2M)                              0.20       0.79 r
  FIFO/RD/r_binary_reg[1]/D (SDFFRQX2M)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/RD/r_binary_reg[1]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: FIFO/RD/r_binary_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/r_binary_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  FIFO/RD/r_binary_reg[0]/Q (SDFFRQX2M)                   0.41       0.41 r
  FIFO/RD/U21/Y (AND2X2M)                                 0.18       0.59 r
  FIFO/RD/U19/Y (NAND2X2M)                                0.07       0.66 f
  FIFO/RD/U18/Y (XNOR2X2M)                                0.13       0.79 r
  FIFO/RD/r_binary_reg[2]/D (SDFFRQX2M)                   0.00       0.79 r
  data arrival time                                                  0.79

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/RD/r_binary_reg[2]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: FIFO/RD/r_binary_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/rptr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  FIFO/RD/r_binary_reg[0]/Q (SDFFRQX2M)                   0.41       0.41 r
  FIFO/RD/U28/Y (CLKXOR2X2M)                              0.23       0.64 r
  FIFO/RD/U14/Y (CLKXOR2X2M)                              0.22       0.86 r
  FIFO/RD/rptr_reg[0]/D (SDFFRQX2M)                       0.00       0.86 r
  data arrival time                                                  0.86

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/RD/rptr_reg[0]/CK (SDFFRQX2M)                      0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: FIFO/RD/r_binary_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/r_binary_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[1]/CK (SDFFRQX2M)                  0.00       0.00 r
  FIFO/RD/r_binary_reg[1]/Q (SDFFRQX2M)                   0.71       0.71 f
  FIFO/RD/r_binary_reg[2]/SI (SDFFRQX2M)                  0.00       0.71 f
  data arrival time                                                  0.71

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/RD/r_binary_reg[2]/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.35      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: FIFO/RD/r_binary_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/rptr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  FIFO/RD/r_binary_reg[0]/Q (SDFFRQX2M)                   0.41       0.41 r
  FIFO/RD/U21/Y (AND2X2M)                                 0.18       0.59 r
  FIFO/RD/U19/Y (NAND2X2M)                                0.07       0.66 f
  FIFO/RD/U18/Y (XNOR2X2M)                                0.13       0.79 r
  FIFO/RD/U15/Y (CLKXOR2X2M)                              0.19       0.98 r
  FIFO/RD/rptr_reg[1]/D (SDFFRQX2M)                       0.00       0.98 r
  data arrival time                                                  0.98

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/RD/rptr_reg[1]/CK (SDFFRQX2M)                      0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: TX/DUT1/SER_DATA_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_O (output port clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT1/SER_DATA_reg/CK (SDFFRQX2M)                     0.00       0.00 r
  TX/DUT1/SER_DATA_reg/Q (SDFFRQX2M)                      0.45       0.45 f
  TX/DUT1/SER_DATA (Serializer_test_1)                    0.00       0.45 f
  TX/DUT4/SER_DATA (mux)                                  0.00       0.45 f
  TX/DUT4/U4/Y (NAND3X2M)                                 0.09       0.54 r
  TX/DUT4/U3/Y (OAI21X4M)                                 0.21       0.76 f
  TX/DUT4/TX_OUT (mux)                                    0.00       0.76 f
  TX/TX_OUT (UART_TX_test_1)                              0.00       0.76 f
  UART_TX_O (out)                                         0.00       0.76 f
  data arrival time                                                  0.76

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                               -1736.30   -1736.20
  data required time                                             -1736.20
  --------------------------------------------------------------------------
  data required time                                             -1736.20
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                     1736.96


  Startpoint: clock_divider_RX/counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[5]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_RX/counter_reg[5]/QN (SDFFRX1M)           0.28       0.28 r
  clock_divider_RX/counter_reg[6]/SI (SDFFRX1M)           0.00       0.28 r
  data arrival time                                                  0.28

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_RX/counter_reg[6]/CK (SDFFRX1M)           0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: clock_divider_RX/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/div_clk_reg/CK (SDFFRX1M)              0.00       0.00 r
  clock_divider_RX/div_clk_reg/QN (SDFFRX1M)              0.28       0.28 r
  clock_divider_RX/flag_reg/SI (SDFFRX1M)                 0.00       0.28 r
  data arrival time                                                  0.28

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_RX/flag_reg/CK (SDFFRX1M)                 0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: clock_divider_RX/flag_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/flag_reg/CK (SDFFRX1M)                 0.00       0.00 r
  clock_divider_RX/flag_reg/QN (SDFFRX1M)                 0.28       0.28 r
  clock_divider_RX/test_so (ClkDiv_test_0)                0.00       0.28 r
  clock_divider_TX/test_si (ClkDiv_test_1)                0.00       0.28 r
  clock_divider_TX/counter_reg[0]/SI (SDFFRX1M)           0.00       0.28 r
  data arrival time                                                  0.28

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_TX/counter_reg[0]/CK (SDFFRX1M)           0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: clock_divider_RX/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[3]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_RX/counter_reg[3]/QN (SDFFRX1M)           0.31       0.31 r
  clock_divider_RX/counter_reg[4]/SI (SDFFRX1M)           0.00       0.31 r
  data arrival time                                                  0.31

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_RX/counter_reg[4]/CK (SDFFRX1M)           0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: clock_divider_TX/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[3]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_TX/counter_reg[3]/QN (SDFFRX1M)           0.31       0.31 r
  clock_divider_TX/counter_reg[4]/SI (SDFFRX1M)           0.00       0.31 r
  data arrival time                                                  0.31

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_TX/counter_reg[4]/CK (SDFFRX1M)           0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: clock_divider_RX/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[2]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_RX/counter_reg[2]/QN (SDFFRX1M)           0.32       0.32 r
  clock_divider_RX/counter_reg[3]/SI (SDFFRX1M)           0.00       0.32 r
  data arrival time                                                  0.32

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_RX/counter_reg[3]/CK (SDFFRX1M)           0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: RSTSYNC2/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RSTSYNC2/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RSTSYNC2/sync_reg_reg[0]/CK (SDFFRQX2M)                 0.00       0.00 r
  RSTSYNC2/sync_reg_reg[0]/Q (SDFFRQX2M)                  0.37       0.37 r
  RSTSYNC2/sync_reg_reg[1]/D (SDFFRQX1M)                  0.00       0.37 r
  data arrival time                                                  0.37

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RSTSYNC2/sync_reg_reg[1]/CK (SDFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: RSTSYNC2/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RSTSYNC2/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RSTSYNC2/sync_reg_reg[0]/CK (SDFFRQX2M)                 0.00       0.00 r
  RSTSYNC2/sync_reg_reg[0]/Q (SDFFRQX2M)                  0.37       0.37 r
  RSTSYNC2/sync_reg_reg[1]/SI (SDFFRQX1M)                 0.00       0.37 r
  data arrival time                                                  0.37

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RSTSYNC2/sync_reg_reg[1]/CK (SDFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: clock_divider_RX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[1]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_RX/counter_reg[1]/Q (SDFFRX1M)            0.44       0.44 r
  clock_divider_RX/counter_reg[2]/SI (SDFFRX1M)           0.00       0.44 r
  data arrival time                                                  0.44

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_RX/counter_reg[2]/CK (SDFFRX1M)           0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: clock_divider_TX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[1]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_TX/counter_reg[1]/Q (SDFFRX1M)            0.44       0.44 r
  clock_divider_TX/counter_reg[2]/SI (SDFFRX1M)           0.00       0.44 r
  data arrival time                                                  0.44

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_TX/counter_reg[2]/CK (SDFFRX1M)           0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: clock_divider_RX/counter_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[7]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_RX/counter_reg[7]/Q (SDFFRX1M)            0.45       0.45 r
  clock_divider_RX/div_clk_reg/SI (SDFFRX1M)              0.00       0.45 r
  data arrival time                                                  0.45

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_RX/div_clk_reg/CK (SDFFRX1M)              0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: clock_divider_TX/counter_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[7]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_TX/counter_reg[7]/Q (SDFFRX1M)            0.45       0.45 r
  clock_divider_TX/div_clk_reg/SI (SDFFRX1M)              0.00       0.45 r
  data arrival time                                                  0.45

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_TX/div_clk_reg/CK (SDFFRX1M)              0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: clock_divider_RX/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[0]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_RX/counter_reg[0]/Q (SDFFRX1M)            0.46       0.46 r
  clock_divider_RX/counter_reg[1]/SI (SDFFRX1M)           0.00       0.46 r
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_RX/counter_reg[1]/CK (SDFFRX1M)           0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: clock_divider_TX/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[0]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_TX/counter_reg[0]/Q (SDFFRX1M)            0.46       0.46 r
  clock_divider_TX/counter_reg[1]/SI (SDFFRX1M)           0.00       0.46 r
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_TX/counter_reg[1]/CK (SDFFRX1M)           0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: clock_divider_RX/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[6]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_RX/counter_reg[6]/Q (SDFFRX1M)            0.46       0.46 r
  clock_divider_RX/counter_reg[7]/SI (SDFFRX1M)           0.00       0.46 r
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_RX/counter_reg[7]/CK (SDFFRX1M)           0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: clock_divider_TX/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[6]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_TX/counter_reg[6]/Q (SDFFRX1M)            0.46       0.46 r
  clock_divider_TX/counter_reg[7]/SI (SDFFRX1M)           0.00       0.46 r
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_TX/counter_reg[7]/CK (SDFFRX1M)           0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: clock_divider_TX/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/div_clk_reg/CK (SDFFRX1M)              0.00       0.00 r
  clock_divider_TX/div_clk_reg/Q (SDFFRX1M)               0.47       0.47 r
  clock_divider_TX/flag_reg/SI (SDFFRX1M)                 0.00       0.47 r
  data arrival time                                                  0.47

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_TX/flag_reg/CK (SDFFRX1M)                 0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: clock_divider_RX/counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[4]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_RX/counter_reg[4]/Q (SDFFRX1M)            0.47       0.47 r
  clock_divider_RX/counter_reg[5]/SI (SDFFRX1M)           0.00       0.47 r
  data arrival time                                                  0.47

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_RX/counter_reg[5]/CK (SDFFRX1M)           0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: clock_divider_TX/counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[4]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_TX/counter_reg[4]/Q (SDFFRX1M)            0.47       0.47 r
  clock_divider_TX/counter_reg[5]/SI (SDFFRX1M)           0.00       0.47 r
  data arrival time                                                  0.47

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_TX/counter_reg[5]/CK (SDFFRX1M)           0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: clock_divider_TX/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[2]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_TX/counter_reg[2]/Q (SDFFRX1M)            0.48       0.48 r
  clock_divider_TX/counter_reg[3]/SI (SDFFRX1M)           0.00       0.48 r
  data arrival time                                                  0.48

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_TX/counter_reg[3]/CK (SDFFRX1M)           0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: clock_divider_TX/counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[5]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_TX/counter_reg[5]/Q (SDFFRX1M)            0.50       0.50 r
  clock_divider_TX/counter_reg[6]/SI (SDFFRX1M)           0.00       0.50 r
  data arrival time                                                  0.50

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_TX/counter_reg[6]/CK (SDFFRX1M)           0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: clock_divider_RX/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/div_clk_reg/CK (SDFFRX1M)              0.00       0.00 r
  clock_divider_RX/div_clk_reg/Q (SDFFRX1M)               0.46       0.46 r
  clock_divider_RX/U43/Y (MXI2X1M)                        0.07       0.52 f
  clock_divider_RX/div_clk_reg/D (SDFFRX1M)               0.00       0.52 f
  data arrival time                                                  0.52

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_RX/div_clk_reg/CK (SDFFRX1M)              0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: clock_divider_TX/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/div_clk_reg/CK (SDFFRX1M)              0.00       0.00 r
  clock_divider_TX/div_clk_reg/Q (SDFFRX1M)               0.47       0.47 r
  clock_divider_TX/U33/Y (MXI2X1M)                        0.07       0.53 f
  clock_divider_TX/div_clk_reg/D (SDFFRX1M)               0.00       0.53 f
  data arrival time                                                  0.53

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_TX/div_clk_reg/CK (SDFFRX1M)              0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: clock_divider_RX/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[0]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_RX/counter_reg[0]/Q (SDFFRX1M)            0.47       0.47 f
  clock_divider_RX/add_49/A[0] (ClkDiv_0_DW01_inc_0)      0.00       0.47 f
  clock_divider_RX/add_49/U2/Y (CLKINVX1M)                0.06       0.54 r
  clock_divider_RX/add_49/SUM[0] (ClkDiv_0_DW01_inc_0)
                                                          0.00       0.54 r
  clock_divider_RX/U52/Y (NOR2BX1M)                       0.13       0.67 r
  clock_divider_RX/counter_reg[0]/D (SDFFRX1M)            0.00       0.67 r
  data arrival time                                                  0.67

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_RX/counter_reg[0]/CK (SDFFRX1M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: clock_divider_TX/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[0]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_TX/counter_reg[0]/Q (SDFFRX1M)            0.47       0.47 f
  clock_divider_TX/add_49/A[0] (ClkDiv_1_DW01_inc_0)      0.00       0.47 f
  clock_divider_TX/add_49/U2/Y (CLKINVX1M)                0.06       0.54 r
  clock_divider_TX/add_49/SUM[0] (ClkDiv_1_DW01_inc_0)
                                                          0.00       0.54 r
  clock_divider_TX/U42/Y (NOR2BX1M)                       0.13       0.67 r
  clock_divider_TX/counter_reg[0]/D (SDFFRX1M)            0.00       0.67 r
  data arrival time                                                  0.67

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_TX/counter_reg[0]/CK (SDFFRX1M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: clock_divider_RX/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[0]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_RX/counter_reg[0]/Q (SDFFRX1M)            0.46       0.46 r
  clock_divider_RX/add_49/A[0] (ClkDiv_0_DW01_inc_0)      0.00       0.46 r
  clock_divider_RX/add_49/U1_1_1/S (ADDHX1M)              0.10       0.56 r
  clock_divider_RX/add_49/SUM[1] (ClkDiv_0_DW01_inc_0)
                                                          0.00       0.56 r
  clock_divider_RX/U51/Y (NOR2BX1M)                       0.14       0.70 r
  clock_divider_RX/counter_reg[1]/D (SDFFRX1M)            0.00       0.70 r
  data arrival time                                                  0.70

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_RX/counter_reg[1]/CK (SDFFRX1M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: clock_divider_TX/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[0]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_TX/counter_reg[0]/Q (SDFFRX1M)            0.46       0.46 r
  clock_divider_TX/add_49/A[0] (ClkDiv_1_DW01_inc_0)      0.00       0.46 r
  clock_divider_TX/add_49/U1_1_1/S (ADDHX1M)              0.10       0.56 r
  clock_divider_TX/add_49/SUM[1] (ClkDiv_1_DW01_inc_0)
                                                          0.00       0.56 r
  clock_divider_TX/U41/Y (NOR2BX1M)                       0.14       0.70 r
  clock_divider_TX/counter_reg[1]/D (SDFFRX1M)            0.00       0.70 r
  data arrival time                                                  0.70

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_TX/counter_reg[1]/CK (SDFFRX1M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: clock_divider_RX/flag_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/flag_reg/CK (SDFFRX1M)                 0.00       0.00 r
  clock_divider_RX/flag_reg/Q (SDFFRX1M)                  0.47       0.47 r
  clock_divider_RX/U42/Y (CLKXOR2X2M)                     0.17       0.64 r
  clock_divider_RX/U41/Y (NOR2X1M)                        0.04       0.68 f
  clock_divider_RX/flag_reg/D (SDFFRX1M)                  0.00       0.68 f
  data arrival time                                                  0.68

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_RX/flag_reg/CK (SDFFRX1M)                 0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: clock_divider_TX/flag_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/flag_reg/CK (SDFFRX1M)                 0.00       0.00 r
  clock_divider_TX/flag_reg/Q (SDFFRX1M)                  0.48       0.48 r
  clock_divider_TX/U32/Y (CLKXOR2X2M)                     0.17       0.65 r
  clock_divider_TX/U31/Y (NOR2X1M)                        0.04       0.69 f
  clock_divider_TX/flag_reg/D (SDFFRX1M)                  0.00       0.69 f
  data arrival time                                                  0.69

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_TX/flag_reg/CK (SDFFRX1M)                 0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: clock_divider_RX/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[6]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_RX/counter_reg[6]/Q (SDFFRX1M)            0.46       0.46 r
  clock_divider_RX/add_49/A[6] (ClkDiv_0_DW01_inc_0)      0.00       0.46 r
  clock_divider_RX/add_49/U1_1_6/S (ADDHX1M)              0.10       0.56 f
  clock_divider_RX/add_49/SUM[6] (ClkDiv_0_DW01_inc_0)
                                                          0.00       0.56 f
  clock_divider_RX/U46/Y (NOR2BX1M)                       0.15       0.71 f
  clock_divider_RX/counter_reg[6]/D (SDFFRX1M)            0.00       0.71 f
  data arrival time                                                  0.71

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_RX/counter_reg[6]/CK (SDFFRX1M)           0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: clock_divider_TX/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[6]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_TX/counter_reg[6]/Q (SDFFRX1M)            0.46       0.46 r
  clock_divider_TX/add_49/A[6] (ClkDiv_1_DW01_inc_0)      0.00       0.46 r
  clock_divider_TX/add_49/U1_1_6/S (ADDHX1M)              0.10       0.56 f
  clock_divider_TX/add_49/SUM[6] (ClkDiv_1_DW01_inc_0)
                                                          0.00       0.56 f
  clock_divider_TX/U36/Y (NOR2BX1M)                       0.15       0.71 f
  clock_divider_TX/counter_reg[6]/D (SDFFRX1M)            0.00       0.71 f
  data arrival time                                                  0.71

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_TX/counter_reg[6]/CK (SDFFRX1M)           0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: clock_divider_RX/counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[4]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_RX/counter_reg[4]/Q (SDFFRX1M)            0.47       0.47 r
  clock_divider_RX/add_49/A[4] (ClkDiv_0_DW01_inc_0)      0.00       0.47 r
  clock_divider_RX/add_49/U1_1_4/S (ADDHX1M)              0.10       0.57 f
  clock_divider_RX/add_49/SUM[4] (ClkDiv_0_DW01_inc_0)
                                                          0.00       0.57 f
  clock_divider_RX/U48/Y (NOR2BX1M)                       0.15       0.72 f
  clock_divider_RX/counter_reg[4]/D (SDFFRX1M)            0.00       0.72 f
  data arrival time                                                  0.72

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_RX/counter_reg[4]/CK (SDFFRX1M)           0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: clock_divider_TX/counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[4]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_TX/counter_reg[4]/Q (SDFFRX1M)            0.47       0.47 r
  clock_divider_TX/add_49/A[4] (ClkDiv_1_DW01_inc_0)      0.00       0.47 r
  clock_divider_TX/add_49/U1_1_4/S (ADDHX1M)              0.10       0.57 f
  clock_divider_TX/add_49/SUM[4] (ClkDiv_1_DW01_inc_0)
                                                          0.00       0.57 f
  clock_divider_TX/U38/Y (NOR2BX1M)                       0.15       0.72 f
  clock_divider_TX/counter_reg[4]/D (SDFFRX1M)            0.00       0.72 f
  data arrival time                                                  0.72

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_TX/counter_reg[4]/CK (SDFFRX1M)           0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: clock_divider_RX/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[3]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_RX/counter_reg[3]/Q (SDFFRX1M)            0.47       0.47 r
  clock_divider_RX/add_49/A[3] (ClkDiv_0_DW01_inc_0)      0.00       0.47 r
  clock_divider_RX/add_49/U1_1_3/S (ADDHX1M)              0.10       0.58 f
  clock_divider_RX/add_49/SUM[3] (ClkDiv_0_DW01_inc_0)
                                                          0.00       0.58 f
  clock_divider_RX/U49/Y (NOR2BX1M)                       0.15       0.72 f
  clock_divider_RX/counter_reg[3]/D (SDFFRX1M)            0.00       0.72 f
  data arrival time                                                  0.72

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_RX/counter_reg[3]/CK (SDFFRX1M)           0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: clock_divider_TX/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[3]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_TX/counter_reg[3]/Q (SDFFRX1M)            0.47       0.47 r
  clock_divider_TX/add_49/A[3] (ClkDiv_1_DW01_inc_0)      0.00       0.47 r
  clock_divider_TX/add_49/U1_1_3/S (ADDHX1M)              0.10       0.58 f
  clock_divider_TX/add_49/SUM[3] (ClkDiv_1_DW01_inc_0)
                                                          0.00       0.58 f
  clock_divider_TX/U39/Y (NOR2BX1M)                       0.15       0.72 f
  clock_divider_TX/counter_reg[3]/D (SDFFRX1M)            0.00       0.72 f
  data arrival time                                                  0.72

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_TX/counter_reg[3]/CK (SDFFRX1M)           0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: clock_divider_RX/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[2]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_RX/counter_reg[2]/Q (SDFFRX1M)            0.47       0.47 r
  clock_divider_RX/add_49/A[2] (ClkDiv_0_DW01_inc_0)      0.00       0.47 r
  clock_divider_RX/add_49/U1_1_2/S (ADDHX1M)              0.10       0.58 f
  clock_divider_RX/add_49/SUM[2] (ClkDiv_0_DW01_inc_0)
                                                          0.00       0.58 f
  clock_divider_RX/U50/Y (NOR2BX1M)                       0.15       0.73 f
  clock_divider_RX/counter_reg[2]/D (SDFFRX1M)            0.00       0.73 f
  data arrival time                                                  0.73

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_RX/counter_reg[2]/CK (SDFFRX1M)           0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: clock_divider_TX/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[2]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_TX/counter_reg[2]/Q (SDFFRX1M)            0.48       0.48 r
  clock_divider_TX/add_49/A[2] (ClkDiv_1_DW01_inc_0)      0.00       0.48 r
  clock_divider_TX/add_49/U1_1_2/S (ADDHX1M)              0.11       0.59 f
  clock_divider_TX/add_49/SUM[2] (ClkDiv_1_DW01_inc_0)
                                                          0.00       0.59 f
  clock_divider_TX/U40/Y (NOR2BX1M)                       0.15       0.74 f
  clock_divider_TX/counter_reg[2]/D (SDFFRX1M)            0.00       0.74 f
  data arrival time                                                  0.74

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_TX/counter_reg[2]/CK (SDFFRX1M)           0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: clock_divider_RX/counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[5]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_RX/counter_reg[5]/Q (SDFFRX1M)            0.49       0.49 r
  clock_divider_RX/add_49/A[5] (ClkDiv_0_DW01_inc_0)      0.00       0.49 r
  clock_divider_RX/add_49/U1_1_5/S (ADDHX1M)              0.11       0.60 f
  clock_divider_RX/add_49/SUM[5] (ClkDiv_0_DW01_inc_0)
                                                          0.00       0.60 f
  clock_divider_RX/U47/Y (NOR2BX1M)                       0.15       0.75 f
  clock_divider_RX/counter_reg[5]/D (SDFFRX1M)            0.00       0.75 f
  data arrival time                                                  0.75

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_RX/counter_reg[5]/CK (SDFFRX1M)           0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: clock_divider_RX/counter_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[7]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_RX/counter_reg[7]/Q (SDFFRX1M)            0.45       0.45 r
  clock_divider_RX/add_49/A[7] (ClkDiv_0_DW01_inc_0)      0.00       0.45 r
  clock_divider_RX/add_49/U1/Y (CLKXOR2X2M)               0.22       0.67 r
  clock_divider_RX/add_49/SUM[7] (ClkDiv_0_DW01_inc_0)
                                                          0.00       0.67 r
  clock_divider_RX/U45/Y (NOR2BX1M)                       0.13       0.80 r
  clock_divider_RX/counter_reg[7]/D (SDFFRX1M)            0.00       0.80 r
  data arrival time                                                  0.80

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_RX/counter_reg[7]/CK (SDFFRX1M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: clock_divider_TX/counter_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[7]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_TX/counter_reg[7]/Q (SDFFRX1M)            0.45       0.45 r
  clock_divider_TX/add_49/A[7] (ClkDiv_1_DW01_inc_0)      0.00       0.45 r
  clock_divider_TX/add_49/U1/Y (CLKXOR2X2M)               0.22       0.67 r
  clock_divider_TX/add_49/SUM[7] (ClkDiv_1_DW01_inc_0)
                                                          0.00       0.67 r
  clock_divider_TX/U35/Y (NOR2BX1M)                       0.13       0.80 r
  clock_divider_TX/counter_reg[7]/D (SDFFRX1M)            0.00       0.80 r
  data arrival time                                                  0.80

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_TX/counter_reg[7]/CK (SDFFRX1M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: clock_divider_TX/counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[5]/CK (SDFFRX1M)           0.00       0.00 r
  clock_divider_TX/counter_reg[5]/Q (SDFFRX1M)            0.51       0.51 f
  clock_divider_TX/add_49/A[5] (ClkDiv_1_DW01_inc_0)      0.00       0.51 f
  clock_divider_TX/add_49/U1_1_5/S (ADDHX1M)              0.15       0.66 r
  clock_divider_TX/add_49/SUM[5] (ClkDiv_1_DW01_inc_0)
                                                          0.00       0.66 r
  clock_divider_TX/U37/Y (NOR2BX1M)                       0.14       0.80 r
  clock_divider_TX/counter_reg[5]/D (SDFFRX1M)            0.00       0.80 r
  data arrival time                                                  0.80

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  clock_divider_TX/counter_reg[5]/CK (SDFFRX1M)           0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


1
