// Seed: 865283036
module module_0 ();
  logic
      id_1,
      id_2,
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15;
  logic id_16;
  logic id_17, id_18;
  assign {1 * 1 + id_8, id_14} = id_15;
  type_23(
      1, 1, id_10, 1
  );
  always @(posedge 1, negedge 1 or posedge ~1)
    if (1'b0) id_18 = id_5;
    else id_8 = (id_6);
  assign id_0 = 1;
  assign id_6 = 1;
  logic id_19;
  assign id_14 = id_11;
endmodule
