Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : rs_decoder_10_8
Version: W-2024.09-SP5
Date   : Fri Aug  1 20:13:51 2025
****************************************

Operating Conditions: tt0p8v25c   Library: saed14rvt_base_tt0p8v25c
Wire Load Model Mode: top

  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: calc_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_decoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_reg[1]/CK (SAEDRVT14_FDPRBSBQ_V2_4)               0.00       0.00 r
  state_reg[1]/Q (SAEDRVT14_FDPRBSBQ_V2_4)                0.05       0.05 f
  U631/X (SAEDRVT14_BUF_20)                               0.01       0.06 f
  U1161/X (SAEDRVT14_OR2_MM_12)                           0.02       0.08 f
  U734/X (SAEDRVT14_INV_12)                               0.00       0.09 r
  U1163/X (SAEDRVT14_AN3_8)                               0.02       0.11 r
  gf_pow_inst/exp[0] (gf256_power)                        0.00       0.11 r
  gf_pow_inst/U874/X (SAEDRVT14_INV_S_20)                 0.01       0.12 f
  gf_pow_inst/U213/X (SAEDRVT14_NR2_MM_12)                0.01       0.13 r
  gf_pow_inst/U107/X (SAEDRVT14_MUXI2_4)                  0.04       0.17 f
  gf_pow_inst/U68/X (SAEDRVT14_ND2_3)                     0.02       0.19 r
  gf_pow_inst/U105/X (SAEDRVT14_ND2_16)                   0.01       0.20 f
  gf_pow_inst/U108/X (SAEDRVT14_OR2_MM_12)                0.02       0.21 f
  gf_pow_inst/U275/X (SAEDRVT14_EN3_3)                    0.02       0.23 f
  gf_pow_inst/U124/X (SAEDRVT14_ND2_CDC_4)                0.01       0.24 r
  gf_pow_inst/U123/X (SAEDRVT14_ND2_CDC_4)                0.01       0.25 f
  gf_pow_inst/U893/X (SAEDRVT14_EN4_4)                    0.05       0.30 r
  gf_pow_inst/U77/X (SAEDRVT14_INV_S_10)                  0.01       0.31 f
  gf_pow_inst/U875/X (SAEDRVT14_MUXI2_4)                  0.04       0.34 r
  gf_pow_inst/U6/X (SAEDRVT14_INV_S_20)                   0.01       0.36 f
  gf_pow_inst/U15/X (SAEDRVT14_EO2_3)                     0.03       0.39 r
  gf_pow_inst/U12/CKOUT (SAEDRVT14_CLKSPLT_8)             0.02       0.41 r
  gf_pow_inst/U11/X (SAEDRVT14_BUF_16)                    0.01       0.42 r
  gf_pow_inst/U13/X (SAEDRVT14_OR2_4)                     0.01       0.43 r
  gf_pow_inst/U18/X (SAEDRVT14_EN3_3)                     0.03       0.46 f
  gf_pow_inst/U8/X (SAEDRVT14_EN3_3)                      0.04       0.50 r
  gf_pow_inst/U27/X (SAEDRVT14_AN2_MM_12)                 0.02       0.52 r
  gf_pow_inst/U26/X (SAEDRVT14_NR2_MM_16)                 0.01       0.53 f
  gf_pow_inst/result[5] (gf256_power)                     0.00       0.53 f
  U560/X (SAEDRVT14_EN2_4)                                0.03       0.55 r
  U559/X (SAEDRVT14_NR2_MM_8)                             0.01       0.56 f
  U564/X (SAEDRVT14_AN4_8)                                0.02       0.57 f
  U565/X (SAEDRVT14_ND2_MM_16)                            0.01       0.58 r
  U577/X (SAEDRVT14_AO21_4)                               0.02       0.61 r
  U550/X (SAEDRVT14_ND2_MM_16)                            0.01       0.62 f
  U551/X (SAEDRVT14_OAI21_4)                              0.02       0.63 r
  calc_cnt_reg[3]/D (SAEDRVT14_FDPRBSBQ_V2_4)             0.00       0.63 r
  data arrival time                                                  0.63

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  calc_cnt_reg[3]/CK (SAEDRVT14_FDPRBSBQ_V2_4)            0.00       0.56 r
  library setup time                                     -0.01       0.55
  data required time                                                 0.55
  --------------------------------------------------------------------------
  data required time                                                 0.55
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: calc_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_decoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_reg[1]/CK (SAEDRVT14_FDPRBSBQ_V2_4)               0.00       0.00 r
  state_reg[1]/Q (SAEDRVT14_FDPRBSBQ_V2_4)                0.05       0.05 f
  U631/X (SAEDRVT14_BUF_20)                               0.01       0.06 f
  U1161/X (SAEDRVT14_OR2_MM_12)                           0.02       0.08 f
  U734/X (SAEDRVT14_INV_12)                               0.00       0.09 r
  U1163/X (SAEDRVT14_AN3_8)                               0.02       0.11 r
  gf_pow_inst/exp[0] (gf256_power)                        0.00       0.11 r
  gf_pow_inst/U874/X (SAEDRVT14_INV_S_20)                 0.01       0.12 f
  gf_pow_inst/U213/X (SAEDRVT14_NR2_MM_12)                0.01       0.13 r
  gf_pow_inst/U107/X (SAEDRVT14_MUXI2_4)                  0.04       0.17 f
  gf_pow_inst/U68/X (SAEDRVT14_ND2_3)                     0.02       0.19 r
  gf_pow_inst/U105/X (SAEDRVT14_ND2_16)                   0.01       0.20 f
  gf_pow_inst/U108/X (SAEDRVT14_OR2_MM_12)                0.02       0.21 f
  gf_pow_inst/U275/X (SAEDRVT14_EN3_3)                    0.02       0.23 f
  gf_pow_inst/U124/X (SAEDRVT14_ND2_CDC_4)                0.01       0.24 r
  gf_pow_inst/U123/X (SAEDRVT14_ND2_CDC_4)                0.01       0.25 f
  gf_pow_inst/U893/X (SAEDRVT14_EN4_4)                    0.05       0.30 r
  gf_pow_inst/U77/X (SAEDRVT14_INV_S_10)                  0.01       0.31 f
  gf_pow_inst/U875/X (SAEDRVT14_MUXI2_4)                  0.04       0.34 r
  gf_pow_inst/U6/X (SAEDRVT14_INV_S_20)                   0.01       0.36 f
  gf_pow_inst/U15/X (SAEDRVT14_EO2_3)                     0.03       0.39 r
  gf_pow_inst/U12/CKOUT (SAEDRVT14_CLKSPLT_8)             0.02       0.41 r
  gf_pow_inst/U11/X (SAEDRVT14_BUF_16)                    0.01       0.42 r
  gf_pow_inst/U13/X (SAEDRVT14_OR2_4)                     0.01       0.43 r
  gf_pow_inst/U18/X (SAEDRVT14_EN3_3)                     0.03       0.46 f
  gf_pow_inst/U8/X (SAEDRVT14_EN3_3)                      0.04       0.50 r
  gf_pow_inst/U27/X (SAEDRVT14_AN2_MM_12)                 0.02       0.52 r
  gf_pow_inst/U26/X (SAEDRVT14_NR2_MM_16)                 0.01       0.53 f
  gf_pow_inst/result[5] (gf256_power)                     0.00       0.53 f
  U560/X (SAEDRVT14_EN2_4)                                0.03       0.55 r
  U559/X (SAEDRVT14_NR2_MM_8)                             0.01       0.56 f
  U564/X (SAEDRVT14_AN4_8)                                0.02       0.57 f
  U565/X (SAEDRVT14_ND2_MM_16)                            0.01       0.58 r
  U577/X (SAEDRVT14_AO21_4)                               0.02       0.61 r
  U550/X (SAEDRVT14_ND2_MM_16)                            0.01       0.62 f
  U691/X (SAEDRVT14_INV_S_20)                             0.01       0.62 r
  U601/X (SAEDRVT14_ND2_MM_16)                            0.01       0.63 f
  U600/X (SAEDRVT14_ND2_8)                                0.01       0.64 r
  calc_cnt_reg[0]/D (SAEDRVT14_FDPRBQ_V2_4)               0.00       0.64 r
  data arrival time                                                  0.64

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  calc_cnt_reg[0]/CK (SAEDRVT14_FDPRBQ_V2_4)              0.00       0.56 r
  library setup time                                     -0.01       0.55
  data required time                                                 0.55
  --------------------------------------------------------------------------
  data required time                                                 0.55
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_decoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_reg[1]/CK (SAEDRVT14_FDPRBSBQ_V2_4)               0.00       0.00 r
  state_reg[1]/Q (SAEDRVT14_FDPRBSBQ_V2_4)                0.05       0.05 f
  U631/X (SAEDRVT14_BUF_20)                               0.01       0.06 f
  U1161/X (SAEDRVT14_OR2_MM_12)                           0.02       0.08 f
  U734/X (SAEDRVT14_INV_12)                               0.00       0.09 r
  U1163/X (SAEDRVT14_AN3_8)                               0.02       0.11 r
  gf_pow_inst/exp[0] (gf256_power)                        0.00       0.11 r
  gf_pow_inst/U874/X (SAEDRVT14_INV_S_20)                 0.01       0.12 f
  gf_pow_inst/U213/X (SAEDRVT14_NR2_MM_12)                0.01       0.13 r
  gf_pow_inst/U107/X (SAEDRVT14_MUXI2_4)                  0.04       0.17 f
  gf_pow_inst/U68/X (SAEDRVT14_ND2_3)                     0.02       0.19 r
  gf_pow_inst/U105/X (SAEDRVT14_ND2_16)                   0.01       0.20 f
  gf_pow_inst/U108/X (SAEDRVT14_OR2_MM_12)                0.02       0.21 f
  gf_pow_inst/U275/X (SAEDRVT14_EN3_3)                    0.02       0.23 f
  gf_pow_inst/U124/X (SAEDRVT14_ND2_CDC_4)                0.01       0.24 r
  gf_pow_inst/U123/X (SAEDRVT14_ND2_CDC_4)                0.01       0.25 f
  gf_pow_inst/U893/X (SAEDRVT14_EN4_4)                    0.05       0.30 r
  gf_pow_inst/U77/X (SAEDRVT14_INV_S_10)                  0.01       0.31 f
  gf_pow_inst/U875/X (SAEDRVT14_MUXI2_4)                  0.04       0.34 r
  gf_pow_inst/U6/X (SAEDRVT14_INV_S_20)                   0.01       0.36 f
  gf_pow_inst/U15/X (SAEDRVT14_EO2_3)                     0.03       0.39 r
  gf_pow_inst/U12/CKOUT (SAEDRVT14_CLKSPLT_8)             0.02       0.41 r
  gf_pow_inst/U11/X (SAEDRVT14_BUF_16)                    0.01       0.42 r
  gf_pow_inst/U13/X (SAEDRVT14_OR2_4)                     0.01       0.43 r
  gf_pow_inst/U18/X (SAEDRVT14_EN3_3)                     0.03       0.46 f
  gf_pow_inst/U8/X (SAEDRVT14_EN3_3)                      0.04       0.50 r
  gf_pow_inst/U27/X (SAEDRVT14_AN2_MM_12)                 0.02       0.52 r
  gf_pow_inst/U26/X (SAEDRVT14_NR2_MM_16)                 0.01       0.53 f
  gf_pow_inst/result[5] (gf256_power)                     0.00       0.53 f
  U560/X (SAEDRVT14_EN2_4)                                0.02       0.55 f
  U559/X (SAEDRVT14_NR2_MM_8)                             0.01       0.56 r
  U564/X (SAEDRVT14_AN4_8)                                0.02       0.58 r
  U565/X (SAEDRVT14_ND2_MM_16)                            0.01       0.59 f
  U576/X (SAEDRVT14_NR2_MM_8)                             0.01       0.60 r
  U558/X (SAEDRVT14_NR2_MM_8)                             0.01       0.61 f
  U599/X (SAEDRVT14_MUX2_MM_4)                            0.02       0.64 r
  state_reg[1]/D (SAEDRVT14_FDPRBSBQ_V2_4)                0.00       0.64 r
  data arrival time                                                  0.64

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  state_reg[1]/CK (SAEDRVT14_FDPRBSBQ_V2_4)               0.00       0.56 r
  library setup time                                     -0.01       0.56
  data required time                                                 0.56
  --------------------------------------------------------------------------
  data required time                                                 0.56
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: error_position_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_decoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_reg[1]/CK (SAEDRVT14_FDPRBSBQ_V2_4)               0.00       0.00 r
  state_reg[1]/Q (SAEDRVT14_FDPRBSBQ_V2_4)                0.05       0.05 f
  U631/X (SAEDRVT14_BUF_20)                               0.01       0.06 f
  U1161/X (SAEDRVT14_OR2_MM_12)                           0.02       0.08 f
  U734/X (SAEDRVT14_INV_12)                               0.00       0.09 r
  U1163/X (SAEDRVT14_AN3_8)                               0.02       0.11 r
  gf_pow_inst/exp[0] (gf256_power)                        0.00       0.11 r
  gf_pow_inst/U874/X (SAEDRVT14_INV_S_20)                 0.01       0.12 f
  gf_pow_inst/U213/X (SAEDRVT14_NR2_MM_12)                0.01       0.13 r
  gf_pow_inst/U107/X (SAEDRVT14_MUXI2_4)                  0.04       0.17 f
  gf_pow_inst/U68/X (SAEDRVT14_ND2_3)                     0.02       0.19 r
  gf_pow_inst/U105/X (SAEDRVT14_ND2_16)                   0.01       0.20 f
  gf_pow_inst/U108/X (SAEDRVT14_OR2_MM_12)                0.02       0.21 f
  gf_pow_inst/U275/X (SAEDRVT14_EN3_3)                    0.02       0.23 f
  gf_pow_inst/U124/X (SAEDRVT14_ND2_CDC_4)                0.01       0.24 r
  gf_pow_inst/U123/X (SAEDRVT14_ND2_CDC_4)                0.01       0.25 f
  gf_pow_inst/U893/X (SAEDRVT14_EN4_4)                    0.05       0.30 r
  gf_pow_inst/U77/X (SAEDRVT14_INV_S_10)                  0.01       0.31 f
  gf_pow_inst/U875/X (SAEDRVT14_MUXI2_4)                  0.04       0.34 r
  gf_pow_inst/U6/X (SAEDRVT14_INV_S_20)                   0.01       0.36 f
  gf_pow_inst/U15/X (SAEDRVT14_EO2_3)                     0.03       0.39 r
  gf_pow_inst/U12/CKOUT (SAEDRVT14_CLKSPLT_8)             0.02       0.41 r
  gf_pow_inst/U11/X (SAEDRVT14_BUF_16)                    0.01       0.42 r
  gf_pow_inst/U13/X (SAEDRVT14_OR2_4)                     0.01       0.43 r
  gf_pow_inst/U18/X (SAEDRVT14_EN3_3)                     0.03       0.46 f
  gf_pow_inst/U8/X (SAEDRVT14_EN3_3)                      0.04       0.50 r
  gf_pow_inst/U27/X (SAEDRVT14_AN2_MM_12)                 0.02       0.52 r
  gf_pow_inst/U26/X (SAEDRVT14_NR2_MM_16)                 0.01       0.53 f
  gf_pow_inst/result[5] (gf256_power)                     0.00       0.53 f
  U560/X (SAEDRVT14_EN2_4)                                0.02       0.55 f
  U559/X (SAEDRVT14_NR2_MM_8)                             0.01       0.56 r
  U564/X (SAEDRVT14_AN4_8)                                0.02       0.58 r
  U565/X (SAEDRVT14_ND2_MM_16)                            0.01       0.59 f
  U576/X (SAEDRVT14_NR2_MM_8)                             0.01       0.60 r
  U552/X (SAEDRVT14_AN2B_MM_20)                           0.02       0.62 r
  U587/X (SAEDRVT14_MUX2_MM_4)                            0.01       0.64 r
  error_position_reg[2]/D (SAEDRVT14_FDPRBQ_V2LP_2)       0.00       0.64 r
  data arrival time                                                  0.64

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  error_position_reg[2]/CK (SAEDRVT14_FDPRBQ_V2LP_2)      0.00       0.56 r
  library setup time                                     -0.01       0.56
  data required time                                                 0.56
  --------------------------------------------------------------------------
  data required time                                                 0.56
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: error_position_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_decoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_reg[1]/CK (SAEDRVT14_FDPRBSBQ_V2_4)               0.00       0.00 r
  state_reg[1]/Q (SAEDRVT14_FDPRBSBQ_V2_4)                0.05       0.05 f
  U631/X (SAEDRVT14_BUF_20)                               0.01       0.06 f
  U1161/X (SAEDRVT14_OR2_MM_12)                           0.02       0.08 f
  U734/X (SAEDRVT14_INV_12)                               0.00       0.09 r
  U1163/X (SAEDRVT14_AN3_8)                               0.02       0.11 r
  gf_pow_inst/exp[0] (gf256_power)                        0.00       0.11 r
  gf_pow_inst/U874/X (SAEDRVT14_INV_S_20)                 0.01       0.12 f
  gf_pow_inst/U213/X (SAEDRVT14_NR2_MM_12)                0.01       0.13 r
  gf_pow_inst/U107/X (SAEDRVT14_MUXI2_4)                  0.04       0.17 f
  gf_pow_inst/U68/X (SAEDRVT14_ND2_3)                     0.02       0.19 r
  gf_pow_inst/U105/X (SAEDRVT14_ND2_16)                   0.01       0.20 f
  gf_pow_inst/U108/X (SAEDRVT14_OR2_MM_12)                0.02       0.21 f
  gf_pow_inst/U275/X (SAEDRVT14_EN3_3)                    0.02       0.23 f
  gf_pow_inst/U124/X (SAEDRVT14_ND2_CDC_4)                0.01       0.24 r
  gf_pow_inst/U123/X (SAEDRVT14_ND2_CDC_4)                0.01       0.25 f
  gf_pow_inst/U893/X (SAEDRVT14_EN4_4)                    0.05       0.30 r
  gf_pow_inst/U77/X (SAEDRVT14_INV_S_10)                  0.01       0.31 f
  gf_pow_inst/U875/X (SAEDRVT14_MUXI2_4)                  0.04       0.34 r
  gf_pow_inst/U6/X (SAEDRVT14_INV_S_20)                   0.01       0.36 f
  gf_pow_inst/U15/X (SAEDRVT14_EO2_3)                     0.03       0.39 r
  gf_pow_inst/U12/CKOUT (SAEDRVT14_CLKSPLT_8)             0.02       0.41 r
  gf_pow_inst/U11/X (SAEDRVT14_BUF_16)                    0.01       0.42 r
  gf_pow_inst/U13/X (SAEDRVT14_OR2_4)                     0.01       0.43 r
  gf_pow_inst/U18/X (SAEDRVT14_EN3_3)                     0.03       0.46 f
  gf_pow_inst/U8/X (SAEDRVT14_EN3_3)                      0.04       0.50 r
  gf_pow_inst/U27/X (SAEDRVT14_AN2_MM_12)                 0.02       0.52 r
  gf_pow_inst/U26/X (SAEDRVT14_NR2_MM_16)                 0.01       0.53 f
  gf_pow_inst/result[5] (gf256_power)                     0.00       0.53 f
  U560/X (SAEDRVT14_EN2_4)                                0.02       0.55 f
  U559/X (SAEDRVT14_NR2_MM_8)                             0.01       0.56 r
  U564/X (SAEDRVT14_AN4_8)                                0.02       0.58 r
  U565/X (SAEDRVT14_ND2_MM_16)                            0.01       0.59 f
  U576/X (SAEDRVT14_NR2_MM_8)                             0.01       0.60 r
  U552/X (SAEDRVT14_AN2B_MM_20)                           0.02       0.62 r
  U594/X (SAEDRVT14_MUX2_MM_4)                            0.01       0.64 r
  error_position_reg[3]/D (SAEDRVT14_FDPRBQ_V2LP_1)       0.00       0.64 r
  data arrival time                                                  0.64

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  error_position_reg[3]/CK (SAEDRVT14_FDPRBQ_V2LP_1)      0.00       0.56 r
  library setup time                                     -0.01       0.56
  data required time                                                 0.56
  --------------------------------------------------------------------------
  data required time                                                 0.56
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_decoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_reg[1]/CK (SAEDRVT14_FDPRBSBQ_V2_4)               0.00       0.00 r
  state_reg[1]/Q (SAEDRVT14_FDPRBSBQ_V2_4)                0.05       0.05 f
  U631/X (SAEDRVT14_BUF_20)                               0.01       0.06 f
  U1161/X (SAEDRVT14_OR2_MM_12)                           0.02       0.08 f
  U734/X (SAEDRVT14_INV_12)                               0.00       0.09 r
  U1163/X (SAEDRVT14_AN3_8)                               0.02       0.11 r
  gf_pow_inst/exp[0] (gf256_power)                        0.00       0.11 r
  gf_pow_inst/U874/X (SAEDRVT14_INV_S_20)                 0.01       0.12 f
  gf_pow_inst/U213/X (SAEDRVT14_NR2_MM_12)                0.01       0.13 r
  gf_pow_inst/U107/X (SAEDRVT14_MUXI2_4)                  0.04       0.17 f
  gf_pow_inst/U68/X (SAEDRVT14_ND2_3)                     0.02       0.19 r
  gf_pow_inst/U105/X (SAEDRVT14_ND2_16)                   0.01       0.20 f
  gf_pow_inst/U108/X (SAEDRVT14_OR2_MM_12)                0.02       0.21 f
  gf_pow_inst/U275/X (SAEDRVT14_EN3_3)                    0.02       0.23 f
  gf_pow_inst/U124/X (SAEDRVT14_ND2_CDC_4)                0.01       0.24 r
  gf_pow_inst/U123/X (SAEDRVT14_ND2_CDC_4)                0.01       0.25 f
  gf_pow_inst/U893/X (SAEDRVT14_EN4_4)                    0.05       0.30 r
  gf_pow_inst/U77/X (SAEDRVT14_INV_S_10)                  0.01       0.31 f
  gf_pow_inst/U875/X (SAEDRVT14_MUXI2_4)                  0.04       0.34 r
  gf_pow_inst/U6/X (SAEDRVT14_INV_S_20)                   0.01       0.36 f
  gf_pow_inst/U15/X (SAEDRVT14_EO2_3)                     0.03       0.39 r
  gf_pow_inst/U12/CKOUT (SAEDRVT14_CLKSPLT_8)             0.02       0.41 r
  gf_pow_inst/U11/X (SAEDRVT14_BUF_16)                    0.01       0.42 r
  gf_pow_inst/U13/X (SAEDRVT14_OR2_4)                     0.01       0.43 r
  gf_pow_inst/U18/X (SAEDRVT14_EN3_3)                     0.03       0.46 f
  gf_pow_inst/U8/X (SAEDRVT14_EN3_3)                      0.04       0.50 r
  gf_pow_inst/U27/X (SAEDRVT14_AN2_MM_12)                 0.02       0.52 r
  gf_pow_inst/U26/X (SAEDRVT14_NR2_MM_16)                 0.01       0.53 f
  gf_pow_inst/result[5] (gf256_power)                     0.00       0.53 f
  U560/X (SAEDRVT14_EN2_4)                                0.02       0.55 f
  U559/X (SAEDRVT14_NR2_MM_8)                             0.01       0.56 r
  U564/X (SAEDRVT14_AN4_8)                                0.02       0.58 r
  U565/X (SAEDRVT14_ND2_MM_16)                            0.01       0.59 f
  U576/X (SAEDRVT14_NR2_MM_8)                             0.01       0.60 r
  U558/X (SAEDRVT14_NR2_MM_8)                             0.01       0.61 f
  U597/X (SAEDRVT14_MUX2_MM_4)                            0.02       0.64 r
  state_reg[0]/D (SAEDRVT14_FDPRBQ_V2_4)                  0.00       0.64 r
  data arrival time                                                  0.64

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  state_reg[0]/CK (SAEDRVT14_FDPRBQ_V2_4)                 0.00       0.56 r
  library setup time                                     -0.01       0.56
  data required time                                                 0.56
  --------------------------------------------------------------------------
  data required time                                                 0.56
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: calc_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_decoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_reg[1]/CK (SAEDRVT14_FDPRBSBQ_V2_4)               0.00       0.00 r
  state_reg[1]/Q (SAEDRVT14_FDPRBSBQ_V2_4)                0.05       0.05 f
  U631/X (SAEDRVT14_BUF_20)                               0.01       0.06 f
  U1161/X (SAEDRVT14_OR2_MM_12)                           0.02       0.08 f
  U734/X (SAEDRVT14_INV_12)                               0.00       0.09 r
  U1163/X (SAEDRVT14_AN3_8)                               0.02       0.11 r
  gf_pow_inst/exp[0] (gf256_power)                        0.00       0.11 r
  gf_pow_inst/U874/X (SAEDRVT14_INV_S_20)                 0.01       0.12 f
  gf_pow_inst/U213/X (SAEDRVT14_NR2_MM_12)                0.01       0.13 r
  gf_pow_inst/U107/X (SAEDRVT14_MUXI2_4)                  0.04       0.17 f
  gf_pow_inst/U68/X (SAEDRVT14_ND2_3)                     0.02       0.19 r
  gf_pow_inst/U105/X (SAEDRVT14_ND2_16)                   0.01       0.20 f
  gf_pow_inst/U108/X (SAEDRVT14_OR2_MM_12)                0.02       0.21 f
  gf_pow_inst/U275/X (SAEDRVT14_EN3_3)                    0.02       0.23 f
  gf_pow_inst/U124/X (SAEDRVT14_ND2_CDC_4)                0.01       0.24 r
  gf_pow_inst/U123/X (SAEDRVT14_ND2_CDC_4)                0.01       0.25 f
  gf_pow_inst/U893/X (SAEDRVT14_EN4_4)                    0.05       0.30 r
  gf_pow_inst/U77/X (SAEDRVT14_INV_S_10)                  0.01       0.31 f
  gf_pow_inst/U875/X (SAEDRVT14_MUXI2_4)                  0.04       0.34 r
  gf_pow_inst/U6/X (SAEDRVT14_INV_S_20)                   0.01       0.36 f
  gf_pow_inst/U15/X (SAEDRVT14_EO2_3)                     0.03       0.39 r
  gf_pow_inst/U12/CKOUT (SAEDRVT14_CLKSPLT_8)             0.02       0.41 r
  gf_pow_inst/U11/X (SAEDRVT14_BUF_16)                    0.01       0.42 r
  gf_pow_inst/U13/X (SAEDRVT14_OR2_4)                     0.01       0.43 r
  gf_pow_inst/U18/X (SAEDRVT14_EN3_3)                     0.03       0.46 f
  gf_pow_inst/U8/X (SAEDRVT14_EN3_3)                      0.04       0.50 r
  gf_pow_inst/U27/X (SAEDRVT14_AN2_MM_12)                 0.02       0.52 r
  gf_pow_inst/U26/X (SAEDRVT14_NR2_MM_16)                 0.01       0.53 f
  gf_pow_inst/result[5] (gf256_power)                     0.00       0.53 f
  U560/X (SAEDRVT14_EN2_4)                                0.03       0.55 r
  U559/X (SAEDRVT14_NR2_MM_8)                             0.01       0.56 f
  U564/X (SAEDRVT14_AN4_8)                                0.02       0.57 f
  U565/X (SAEDRVT14_ND2_MM_16)                            0.01       0.58 r
  U553/X (SAEDRVT14_ND2_4)                                0.01       0.59 f
  U555/X (SAEDRVT14_ND2_MM_10)                            0.01       0.61 r
  U581/X (SAEDRVT14_AO31_4)                               0.02       0.63 r
  U542/X (SAEDRVT14_MUX2_MM_4)                            0.02       0.65 r
  calc_cnt_reg[1]/D (SAEDRVT14_FDPRB_V3_2)                0.00       0.65 r
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  calc_cnt_reg[1]/CK (SAEDRVT14_FDPRB_V3_2)               0.00       0.56 r
  library setup time                                      0.00       0.56
  data required time                                                 0.56
  --------------------------------------------------------------------------
  data required time                                                 0.56
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: syndrome_1_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_decoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_reg[1]/CK (SAEDRVT14_FDPRBSBQ_V2_4)               0.00       0.00 r
  state_reg[1]/Q (SAEDRVT14_FDPRBSBQ_V2_4)                0.05       0.05 f
  U631/X (SAEDRVT14_BUF_20)                               0.01       0.06 f
  U1161/X (SAEDRVT14_OR2_MM_12)                           0.02       0.08 f
  U734/X (SAEDRVT14_INV_12)                               0.00       0.09 r
  U1163/X (SAEDRVT14_AN3_8)                               0.02       0.11 r
  gf_pow_inst/exp[0] (gf256_power)                        0.00       0.11 r
  gf_pow_inst/U874/X (SAEDRVT14_INV_S_20)                 0.01       0.12 f
  gf_pow_inst/U213/X (SAEDRVT14_NR2_MM_12)                0.01       0.13 r
  gf_pow_inst/U107/X (SAEDRVT14_MUXI2_4)                  0.04       0.17 f
  gf_pow_inst/U68/X (SAEDRVT14_ND2_3)                     0.02       0.19 r
  gf_pow_inst/U105/X (SAEDRVT14_ND2_16)                   0.01       0.20 f
  gf_pow_inst/U108/X (SAEDRVT14_OR2_MM_12)                0.02       0.21 f
  gf_pow_inst/U275/X (SAEDRVT14_EN3_3)                    0.02       0.23 f
  gf_pow_inst/U124/X (SAEDRVT14_ND2_CDC_4)                0.01       0.24 r
  gf_pow_inst/U123/X (SAEDRVT14_ND2_CDC_4)                0.01       0.25 f
  gf_pow_inst/U893/X (SAEDRVT14_EN4_4)                    0.05       0.30 r
  gf_pow_inst/U77/X (SAEDRVT14_INV_S_10)                  0.01       0.31 f
  gf_pow_inst/U875/X (SAEDRVT14_MUXI2_4)                  0.04       0.34 r
  gf_pow_inst/U6/X (SAEDRVT14_INV_S_20)                   0.01       0.36 f
  gf_pow_inst/U15/X (SAEDRVT14_EO2_3)                     0.03       0.39 r
  gf_pow_inst/U12/CKOUT (SAEDRVT14_CLKSPLT_8)             0.02       0.41 r
  gf_pow_inst/U11/X (SAEDRVT14_BUF_16)                    0.01       0.42 r
  gf_pow_inst/U13/X (SAEDRVT14_OR2_4)                     0.01       0.43 r
  gf_pow_inst/U18/X (SAEDRVT14_EN3_3)                     0.03       0.46 f
  gf_pow_inst/U8/X (SAEDRVT14_EN3_3)                      0.04       0.50 r
  gf_pow_inst/U27/X (SAEDRVT14_AN2_MM_12)                 0.02       0.52 r
  gf_pow_inst/U26/X (SAEDRVT14_NR2_MM_16)                 0.01       0.53 f
  gf_pow_inst/result[5] (gf256_power)                     0.00       0.53 f
  U604/X (SAEDRVT14_INV_ECO_1)                            0.03       0.56 r
  U647/X (SAEDRVT14_INV_ECO_2)                            0.02       0.57 f
  U588/X (SAEDRVT14_OA21B_2)                              0.03       0.61 f
  U589/X (SAEDRVT14_MUXI2_4)                              0.03       0.64 r
  syndrome_1_reg[5]/D (SAEDRVT14_FDPRBQ_V2LP_2)           0.00       0.64 r
  data arrival time                                                  0.64

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  syndrome_1_reg[5]/CK (SAEDRVT14_FDPRBQ_V2LP_2)          0.00       0.56 r
  library setup time                                     -0.01       0.56
  data required time                                                 0.56
  --------------------------------------------------------------------------
  data required time                                                 0.56
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: error_position_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_decoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_reg[1]/CK (SAEDRVT14_FDPRBSBQ_V2_4)               0.00       0.00 r
  state_reg[1]/Q (SAEDRVT14_FDPRBSBQ_V2_4)                0.05       0.05 f
  U631/X (SAEDRVT14_BUF_20)                               0.01       0.06 f
  U1161/X (SAEDRVT14_OR2_MM_12)                           0.02       0.08 f
  U734/X (SAEDRVT14_INV_12)                               0.00       0.09 r
  U1163/X (SAEDRVT14_AN3_8)                               0.02       0.11 r
  gf_pow_inst/exp[0] (gf256_power)                        0.00       0.11 r
  gf_pow_inst/U874/X (SAEDRVT14_INV_S_20)                 0.01       0.12 f
  gf_pow_inst/U213/X (SAEDRVT14_NR2_MM_12)                0.01       0.13 r
  gf_pow_inst/U107/X (SAEDRVT14_MUXI2_4)                  0.04       0.17 f
  gf_pow_inst/U68/X (SAEDRVT14_ND2_3)                     0.02       0.19 r
  gf_pow_inst/U105/X (SAEDRVT14_ND2_16)                   0.01       0.20 f
  gf_pow_inst/U108/X (SAEDRVT14_OR2_MM_12)                0.02       0.21 f
  gf_pow_inst/U275/X (SAEDRVT14_EN3_3)                    0.02       0.23 f
  gf_pow_inst/U124/X (SAEDRVT14_ND2_CDC_4)                0.01       0.24 r
  gf_pow_inst/U123/X (SAEDRVT14_ND2_CDC_4)                0.01       0.25 f
  gf_pow_inst/U893/X (SAEDRVT14_EN4_4)                    0.05       0.30 r
  gf_pow_inst/U77/X (SAEDRVT14_INV_S_10)                  0.01       0.31 f
  gf_pow_inst/U875/X (SAEDRVT14_MUXI2_4)                  0.04       0.34 r
  gf_pow_inst/U6/X (SAEDRVT14_INV_S_20)                   0.01       0.36 f
  gf_pow_inst/U15/X (SAEDRVT14_EO2_3)                     0.03       0.39 r
  gf_pow_inst/U12/CKOUT (SAEDRVT14_CLKSPLT_8)             0.02       0.41 r
  gf_pow_inst/U11/X (SAEDRVT14_BUF_16)                    0.01       0.42 r
  gf_pow_inst/U13/X (SAEDRVT14_OR2_4)                     0.01       0.43 r
  gf_pow_inst/U18/X (SAEDRVT14_EN3_3)                     0.03       0.46 f
  gf_pow_inst/U8/X (SAEDRVT14_EN3_3)                      0.04       0.50 r
  gf_pow_inst/U27/X (SAEDRVT14_AN2_MM_12)                 0.02       0.52 r
  gf_pow_inst/U26/X (SAEDRVT14_NR2_MM_16)                 0.01       0.53 f
  gf_pow_inst/result[5] (gf256_power)                     0.00       0.53 f
  U560/X (SAEDRVT14_EN2_4)                                0.02       0.55 f
  U559/X (SAEDRVT14_NR2_MM_8)                             0.01       0.56 r
  U564/X (SAEDRVT14_AN4_8)                                0.02       0.58 r
  U565/X (SAEDRVT14_ND2_MM_16)                            0.01       0.59 f
  U576/X (SAEDRVT14_NR2_MM_8)                             0.01       0.60 r
  U552/X (SAEDRVT14_AN2B_MM_20)                           0.02       0.62 r
  U595/X (SAEDRVT14_MUX2_2)                               0.03       0.65 f
  error_position_reg[1]/D (SAEDRVT14_FDPRB_V3_2)          0.00       0.65 f
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  error_position_reg[1]/CK (SAEDRVT14_FDPRB_V3_2)         0.00       0.56 r
  library setup time                                      0.01       0.57
  data required time                                                 0.57
  --------------------------------------------------------------------------
  data required time                                                 0.57
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: calc_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_decoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_reg[1]/CK (SAEDRVT14_FDPRBSBQ_V2_4)               0.00       0.00 r
  state_reg[1]/Q (SAEDRVT14_FDPRBSBQ_V2_4)                0.05       0.05 f
  U631/X (SAEDRVT14_BUF_20)                               0.01       0.06 f
  U1161/X (SAEDRVT14_OR2_MM_12)                           0.02       0.08 f
  U734/X (SAEDRVT14_INV_12)                               0.00       0.09 r
  U1163/X (SAEDRVT14_AN3_8)                               0.02       0.11 r
  gf_pow_inst/exp[0] (gf256_power)                        0.00       0.11 r
  gf_pow_inst/U874/X (SAEDRVT14_INV_S_20)                 0.01       0.12 f
  gf_pow_inst/U213/X (SAEDRVT14_NR2_MM_12)                0.01       0.13 r
  gf_pow_inst/U107/X (SAEDRVT14_MUXI2_4)                  0.04       0.17 f
  gf_pow_inst/U68/X (SAEDRVT14_ND2_3)                     0.02       0.19 r
  gf_pow_inst/U105/X (SAEDRVT14_ND2_16)                   0.01       0.20 f
  gf_pow_inst/U108/X (SAEDRVT14_OR2_MM_12)                0.02       0.21 f
  gf_pow_inst/U275/X (SAEDRVT14_EN3_3)                    0.02       0.23 f
  gf_pow_inst/U124/X (SAEDRVT14_ND2_CDC_4)                0.01       0.24 r
  gf_pow_inst/U123/X (SAEDRVT14_ND2_CDC_4)                0.01       0.25 f
  gf_pow_inst/U893/X (SAEDRVT14_EN4_4)                    0.05       0.30 r
  gf_pow_inst/U77/X (SAEDRVT14_INV_S_10)                  0.01       0.31 f
  gf_pow_inst/U875/X (SAEDRVT14_MUXI2_4)                  0.04       0.34 r
  gf_pow_inst/U6/X (SAEDRVT14_INV_S_20)                   0.01       0.36 f
  gf_pow_inst/U15/X (SAEDRVT14_EO2_3)                     0.03       0.39 r
  gf_pow_inst/U12/CKOUT (SAEDRVT14_CLKSPLT_8)             0.02       0.41 r
  gf_pow_inst/U11/X (SAEDRVT14_BUF_16)                    0.01       0.42 r
  gf_pow_inst/U13/X (SAEDRVT14_OR2_4)                     0.01       0.43 r
  gf_pow_inst/U18/X (SAEDRVT14_EN3_3)                     0.03       0.46 f
  gf_pow_inst/U8/X (SAEDRVT14_EN3_3)                      0.04       0.50 r
  gf_pow_inst/U27/X (SAEDRVT14_AN2_MM_12)                 0.02       0.52 r
  gf_pow_inst/U26/X (SAEDRVT14_NR2_MM_16)                 0.01       0.53 f
  gf_pow_inst/result[5] (gf256_power)                     0.00       0.53 f
  U560/X (SAEDRVT14_EN2_4)                                0.03       0.55 r
  U559/X (SAEDRVT14_NR2_MM_8)                             0.01       0.56 f
  U564/X (SAEDRVT14_AN4_8)                                0.02       0.57 f
  U565/X (SAEDRVT14_ND2_MM_16)                            0.01       0.58 r
  U553/X (SAEDRVT14_ND2_4)                                0.01       0.59 f
  U555/X (SAEDRVT14_ND2_MM_10)                            0.01       0.61 r
  U581/X (SAEDRVT14_AO31_4)                               0.02       0.63 r
  U585/X (SAEDRVT14_ND2_6)                                0.01       0.64 f
  U586/X (SAEDRVT14_ND2_8)                                0.01       0.65 r
  calc_cnt_reg[2]/D (SAEDRVT14_FDPRB_V3_2)                0.00       0.65 r
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.62       0.62
  clock network delay (ideal)                             0.00       0.62
  clock uncertainty                                      -0.06       0.56
  calc_cnt_reg[2]/CK (SAEDRVT14_FDPRB_V3_2)               0.00       0.56 r
  library setup time                                      0.00       0.56
  data required time                                                 0.56
  --------------------------------------------------------------------------
  data required time                                                 0.56
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


1
