#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Feb 17 18:01:29 2021
# Process ID: 20800
# Current directory: D:/Master_Thesis/Vivado/HwProj/HwProj.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: D:/Master_Thesis/Vivado/HwProj/HwProj.runs/impl_1/design_1_wrapper.vdi
# Journal file: D:/Master_Thesis/Vivado/HwProj/HwProj.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Master_Thesis/Vivado/IpProj'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Master_Thesis/Vivado/HwProj/HwProj.srcs/sources_1/bd/design_1/ip/design_1_ConvAccelerator_0_9/design_1_ConvAccelerator_0_9.dcp' for cell 'design_1_i/ConvAccelerator_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Master_Thesis/Vivado/HwProj/HwProj.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Master_Thesis/Vivado/HwProj/HwProj.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_2/design_1_processing_system7_0_2.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Master_Thesis/Vivado/HwProj/HwProj.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_25M_0/design_1_rst_ps7_0_25M_0.dcp' for cell 'design_1_i/rst_ps7_0_25M'
INFO: [Project 1-454] Reading design checkpoint 'd:/Master_Thesis/Vivado/HwProj/HwProj.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Master_Thesis/Vivado/HwProj/HwProj.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Master_Thesis/Vivado/HwProj/HwProj.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Master_Thesis/Vivado/HwProj/HwProj.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.469 . Memory (MB): peak = 1076.648 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Master_Thesis/Vivado/HwProj/HwProj.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Master_Thesis/Vivado/HwProj/HwProj.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/Master_Thesis/Vivado/HwProj/HwProj.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [d:/Master_Thesis/Vivado/HwProj/HwProj.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [d:/Master_Thesis/Vivado/HwProj/HwProj.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [d:/Master_Thesis/Vivado/HwProj/HwProj.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_25M_0/design_1_rst_ps7_0_25M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_25M/U0'
Finished Parsing XDC File [d:/Master_Thesis/Vivado/HwProj/HwProj.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_25M_0/design_1_rst_ps7_0_25M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_25M/U0'
Parsing XDC File [d:/Master_Thesis/Vivado/HwProj/HwProj.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_25M_0/design_1_rst_ps7_0_25M_0.xdc] for cell 'design_1_i/rst_ps7_0_25M/U0'
Finished Parsing XDC File [d:/Master_Thesis/Vivado/HwProj/HwProj.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_25M_0/design_1_rst_ps7_0_25M_0.xdc] for cell 'design_1_i/rst_ps7_0_25M/U0'
Parsing XDC File [d:/Master_Thesis/Vivado/HwProj/HwProj.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_2/design_1_processing_system7_0_2.xdc] for cell 'design_1_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.428550 which will be rounded to 0.429 to ensure it is an integer multiple of 1 picosecond [d:/Master_Thesis/Vivado/HwProj/HwProj.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_2/design_1_processing_system7_0_2.xdc:21]
Finished Parsing XDC File [d:/Master_Thesis/Vivado/HwProj/HwProj.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_2/design_1_processing_system7_0_2.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [d:/Master_Thesis/Vivado/HwProj/HwProj.srcs/sources_1/bd/design_1/constrs_1/new/my_constrain.xdc] for cell 'design_1_i/ConvAccelerator_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Master_Thesis/Vivado/HwProj/HwProj.srcs/sources_1/bd/design_1/constrs_1/new/my_constrain.xdc:4]
all_registers: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1603.168 ; gain = 526.520
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'MyAccelerator_v2_0_S00_AXI_inst/slv_reg0_reg*/C' matched to 'pin' objects. [d:/Master_Thesis/Vivado/HwProj/HwProj.srcs/sources_1/bd/design_1/constrs_1/new/my_constrain.xdc:4]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg*/C' matched to 'pin' objects. [d:/Master_Thesis/Vivado/HwProj/HwProj.srcs/sources_1/bd/design_1/constrs_1/new/my_constrain.xdc:5]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'MyAccelerator_v2_0_S00_AXI_inst/output_size_reg*/C' matched to 'pin' objects. [d:/Master_Thesis/Vivado/HwProj/HwProj.srcs/sources_1/bd/design_1/constrs_1/new/my_constrain.xdc:6]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [d:/Master_Thesis/Vivado/HwProj/HwProj.srcs/sources_1/bd/design_1/constrs_1/new/my_constrain.xdc] for cell 'design_1_i/ConvAccelerator_0/U0'
Parsing XDC File [D:/Master_Thesis/Vivado/HwProj/Constrain/my_constrain.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Master_Thesis/Vivado/HwProj/Constrain/my_constrain.xdc:2]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [D:/Master_Thesis/Vivado/HwProj/Constrain/my_constrain.xdc:2]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [D:/Master_Thesis/Vivado/HwProj/Constrain/my_constrain.xdc]
Parsing XDC File [d:/Master_Thesis/Vivado/HwProj/HwProj.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/Master_Thesis/Vivado/HwProj/HwProj.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Sourcing Tcl File [D:/Vivado/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Vivado/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Vivado/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Vivado/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Vivado/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Vivado/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Vivado/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [D:/Vivado/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [D:/Vivado/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [D:/Vivado/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [D:/Vivado/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [D:/Vivado/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1603.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1605 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 1600 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

22 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1603.168 ; gain = 526.520
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.944 . Memory (MB): peak = 1603.168 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e99ae249

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1629.719 ; gain = 26.551

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 12 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17dad3e46

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1832.254 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 10 cells and removed 89 cells
INFO: [Opt 31-1021] In phase Retarget, 387 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 182f71eed

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1832.254 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 42 cells and removed 275 cells
INFO: [Opt 31-1021] In phase Constant propagation, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c9deff3f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1832.254 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 584 cells
INFO: [Opt 31-1021] In phase Sweep, 448 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1c9deff3f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.254 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1c9deff3f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.254 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c9deff3f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.254 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              10  |              89  |                                            387  |
|  Constant propagation         |              42  |             275  |                                             66  |
|  Sweep                        |               0  |             584  |                                            448  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1832.254 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 187d99270

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1832.254 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 34 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 68
Ending PowerOpt Patch Enables Task | Checksum: 209ddb3d0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.219 . Memory (MB): peak = 1983.992 ; gain = 0.000
Ending Power Optimization Task | Checksum: 209ddb3d0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1983.992 ; gain = 151.738

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 209ddb3d0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1983.992 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1983.992 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1f98a13f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1983.992 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1983.992 ; gain = 380.824
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1983.992 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Master_Thesis/Vivado/HwProj/HwProj.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Master_Thesis/Vivado/HwProj/HwProj.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1983.992 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1541296f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1983.992 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1983.992 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15834c6d8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1983.992 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e64c0081

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1983.992 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e64c0081

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1983.992 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: e64c0081

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1983.992 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 135375bce

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1983.992 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1847 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 888 nets or cells. Created 0 new cell, deleted 888 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1983.992 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            888  |                   888  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            888  |                   888  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 18f192c96

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 1983.992 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 40781d12

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 1983.992 ; gain = 0.000
Phase 2 Global Placement | Checksum: 40781d12

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 1983.992 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: dd030907

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 1983.992 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1972f8580

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1983.992 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1547c689b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1983.992 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 126ed08ec

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1983.992 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 13dc9fc5a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 1983.992 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: bf63fc33

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 1983.992 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 15471376a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 1983.992 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 15471376a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:36 . Memory (MB): peak = 1983.992 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dc048bbe

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.855 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1fde083b6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.907 . Memory (MB): peak = 1983.992 ; gain = 0.000
INFO: [Place 46-33] Processed net design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/rstn_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state_reg[2]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/ConvAccelerator_0/U0/main_fsm_dut/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/ConvAccelerator_0/U0/main_fsm_dut/c_state_reg[2]_1[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 4 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 4, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1e8a69b28

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1983.992 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dc048bbe

Time (s): cpu = 00:01:00 ; elapsed = 00:00:43 . Memory (MB): peak = 1983.992 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.855. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1890d515c

Time (s): cpu = 00:01:01 ; elapsed = 00:00:43 . Memory (MB): peak = 1983.992 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1890d515c

Time (s): cpu = 00:01:01 ; elapsed = 00:00:43 . Memory (MB): peak = 1983.992 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1890d515c

Time (s): cpu = 00:01:01 ; elapsed = 00:00:44 . Memory (MB): peak = 1983.992 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1890d515c

Time (s): cpu = 00:01:01 ; elapsed = 00:00:44 . Memory (MB): peak = 1983.992 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1983.992 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: e0433b9c

Time (s): cpu = 00:01:01 ; elapsed = 00:00:44 . Memory (MB): peak = 1983.992 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e0433b9c

Time (s): cpu = 00:01:01 ; elapsed = 00:00:44 . Memory (MB): peak = 1983.992 ; gain = 0.000
Ending Placer Task | Checksum: 9a650860

Time (s): cpu = 00:01:01 ; elapsed = 00:00:44 . Memory (MB): peak = 1983.992 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:45 . Memory (MB): peak = 1983.992 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1983.992 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Master_Thesis/Vivado/HwProj/HwProj.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1983.992 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1983.992 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2003.922 ; gain = 15.672
INFO: [Common 17-1381] The checkpoint 'D:/Master_Thesis/Vivado/HwProj/HwProj.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 839b8510 ConstDB: 0 ShapeSum: 16c98350 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 104ceb718

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 2040.582 ; gain = 23.070
Post Restoration Checksum: NetGraph: 6ef6aa96 NumContArr: 95d80c82 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 104ceb718

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2040.582 ; gain = 23.070

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 104ceb718

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2044.957 ; gain = 27.445

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 104ceb718

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2044.957 ; gain = 27.445
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e4605870

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 2062.629 ; gain = 45.117
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.005  | TNS=0.000  | WHS=-0.670 | THS=-349.047|

Phase 2 Router Initialization | Checksum: bb20d0e2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2234.457 ; gain = 216.945

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 21218
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 21218
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 100827fad

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 2234.457 ; gain = 216.945

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1932
 Number of Nodes with overlaps = 193
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.813  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 205f17615

Time (s): cpu = 00:00:57 ; elapsed = 00:00:34 . Memory (MB): peak = 2234.457 ; gain = 216.945

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.239  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c854a810

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 2234.457 ; gain = 216.945
Phase 4 Rip-up And Reroute | Checksum: 1c854a810

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 2234.457 ; gain = 216.945

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1c854a810

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 2234.457 ; gain = 216.945

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c854a810

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 2234.457 ; gain = 216.945
Phase 5 Delay and Skew Optimization | Checksum: 1c854a810

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 2234.457 ; gain = 216.945

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1cdf6fb80

Time (s): cpu = 00:01:01 ; elapsed = 00:00:36 . Memory (MB): peak = 2234.457 ; gain = 216.945
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.388  | TNS=0.000  | WHS=-0.159 | THS=-0.413 |

Phase 6.1 Hold Fix Iter | Checksum: fc4e171c

Time (s): cpu = 00:01:01 ; elapsed = 00:00:36 . Memory (MB): peak = 2234.457 ; gain = 216.945
Phase 6 Post Hold Fix | Checksum: f3aba2aa

Time (s): cpu = 00:01:01 ; elapsed = 00:00:37 . Memory (MB): peak = 2234.457 ; gain = 216.945

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 14.0915 %
  Global Horizontal Routing Utilization  = 16.3272 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 100360c45

Time (s): cpu = 00:01:01 ; elapsed = 00:00:37 . Memory (MB): peak = 2234.457 ; gain = 216.945

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 100360c45

Time (s): cpu = 00:01:01 ; elapsed = 00:00:37 . Memory (MB): peak = 2234.457 ; gain = 216.945

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e2e03ff9

Time (s): cpu = 00:01:02 ; elapsed = 00:00:38 . Memory (MB): peak = 2234.457 ; gain = 216.945

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 120a23bbd

Time (s): cpu = 00:01:05 ; elapsed = 00:00:40 . Memory (MB): peak = 2234.457 ; gain = 216.945
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.388  | TNS=0.000  | WHS=0.051  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 120a23bbd

Time (s): cpu = 00:01:05 ; elapsed = 00:00:40 . Memory (MB): peak = 2234.457 ; gain = 216.945
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:05 ; elapsed = 00:00:40 . Memory (MB): peak = 2234.457 ; gain = 216.945

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:08 ; elapsed = 00:00:42 . Memory (MB): peak = 2234.457 ; gain = 230.535
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2234.457 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Master_Thesis/Vivado/HwProj/HwProj.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Master_Thesis/Vivado/HwProj/HwProj.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Master_Thesis/Vivado/HwProj/HwProj.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2368.340 ; gain = 133.883
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
122 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2368.340 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Feb 17 18:04:25 2021...
