// Seed: 2504153915
module module_0 (
    output id_2,
    input  id_3,
    output id_4,
    output id_5
);
  assign id_3 = 1;
  logic id_6 = 1;
  assign id_5 = id_1;
endmodule
`timescale 1 ps / 1ps
