#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_000001bc0907bea0 .scope module, "alu_tb" "alu_tb" 2 8;
 .timescale 0 0;
v000001bc09083910_0 .var "DATA1", 7 0;
v000001bc09083c30_0 .var "DATA2", 7 0;
v000001bc09084450_0 .net "RESULT", 7 0, v000001bc09083f50_0;  1 drivers
v000001bc09083ff0_0 .var "SELECT", 2 0;
S_000001bc0908d4a0 .scope module, "ALU" "alu" 2 17, 3 19 0, S_000001bc0907bea0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
v000001bc090841d0_0 .net "DATA1", 7 0, v000001bc09083910_0;  1 drivers
v000001bc09084270_0 .net "DATA2", 7 0, v000001bc09083c30_0;  1 drivers
v000001bc09083730_0 .net "RESULT", 7 0, v000001bc09083f50_0;  alias, 1 drivers
v000001bc09083eb0_0 .net "SELECT", 0 2, v000001bc09083ff0_0;  1 drivers
v000001bc09083a50_0 .net "add_result", 7 0, L_000001bc09083550;  1 drivers
v000001bc090837d0_0 .net "and_result", 7 0, L_000001bc09079c40;  1 drivers
v000001bc09084090_0 .net "forward_result", 7 0, L_000001bc09079b60;  1 drivers
v000001bc09084310_0 .net "or_result", 7 0, L_000001bc09079700;  1 drivers
S_000001bc0908d630 .scope module, "alu_add" "ALU_ADD" 3 37, 3 70 0, S_000001bc0908d4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001bc0907c030_0 .net "DATA1", 7 0, v000001bc09083910_0;  alias, 1 drivers
v000001bc0907c490_0 .net "DATA2", 7 0, v000001bc09083c30_0;  alias, 1 drivers
v000001bc0907c530_0 .net "RESULT", 7 0, L_000001bc09083550;  alias, 1 drivers
L_000001bc09083550 .delay 8 (2,2,2) L_000001bc09083550/d;
L_000001bc09083550/d .arith/sum 8, v000001bc09083910_0, v000001bc09083c30_0;
S_000001bc09088fa0 .scope module, "alu_and" "ALU_AND" 3 38, 3 88 0, S_000001bc0908d4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000001bc09079c40/d .functor AND 8, v000001bc09083910_0, v000001bc09083c30_0, C4<11111111>, C4<11111111>;
L_000001bc09079c40 .delay 8 (1,1,1) L_000001bc09079c40/d;
v000001bc0908d7c0_0 .net "DATA1", 7 0, v000001bc09083910_0;  alias, 1 drivers
v000001bc0908d860_0 .net "DATA2", 7 0, v000001bc09083c30_0;  alias, 1 drivers
v000001bc09089130_0 .net "RESULT", 7 0, L_000001bc09079c40;  alias, 1 drivers
S_000001bc090891d0 .scope module, "alu_forward" "ALU_FORWARD" 3 36, 3 53 0, S_000001bc0908d4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_000001bc09079b60/d .functor BUFZ 8, v000001bc09083c30_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001bc09079b60 .delay 8 (1,1,1) L_000001bc09079b60/d;
v000001bc09089360_0 .net "DATA2", 7 0, v000001bc09083c30_0;  alias, 1 drivers
v000001bc091dce70_0 .net "RESULT", 7 0, L_000001bc09079b60;  alias, 1 drivers
S_000001bc091dcf10 .scope module, "alu_or" "ALU_OR" 3 39, 3 106 0, S_000001bc0908d4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000001bc09079700/d .functor OR 8, v000001bc09083910_0, v000001bc09083c30_0, C4<00000000>, C4<00000000>;
L_000001bc09079700 .delay 8 (1,1,1) L_000001bc09079700/d;
v000001bc091dd0a0_0 .net "DATA1", 7 0, v000001bc09083910_0;  alias, 1 drivers
v000001bc091dd140_0 .net "DATA2", 7 0, v000001bc09083c30_0;  alias, 1 drivers
v000001bc09083cd0_0 .net "RESULT", 7 0, L_000001bc09079700;  alias, 1 drivers
S_000001bc091de340 .scope module, "mux" "MUX" 3 44, 3 125 0, S_000001bc0908d4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "forward_result";
    .port_info 1 /INPUT 8 "add_result";
    .port_info 2 /INPUT 8 "and_result";
    .port_info 3 /INPUT 8 "or_result";
    .port_info 4 /OUTPUT 8 "RESULT";
    .port_info 5 /INPUT 3 "SELECT";
v000001bc09083f50_0 .var "RESULT", 7 0;
v000001bc090835f0_0 .net "SELECT", 2 0, v000001bc09083ff0_0;  alias, 1 drivers
v000001bc09083d70_0 .net "add_result", 7 0, L_000001bc09083550;  alias, 1 drivers
v000001bc09083e10_0 .net "and_result", 7 0, L_000001bc09079c40;  alias, 1 drivers
v000001bc09083690_0 .net "forward_result", 7 0, L_000001bc09079b60;  alias, 1 drivers
v000001bc090843b0_0 .net "or_result", 7 0, L_000001bc09079700;  alias, 1 drivers
E_000001bc09076080/0 .event anyedge, v000001bc090835f0_0, v000001bc09083cd0_0, v000001bc09089130_0, v000001bc0907c530_0;
E_000001bc09076080/1 .event anyedge, v000001bc091dce70_0;
E_000001bc09076080 .event/or E_000001bc09076080/0, E_000001bc09076080/1;
    .scope S_000001bc091de340;
T_0 ;
    %wait E_000001bc09076080;
    %load/vec4 v000001bc090835f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001bc09083f50_0, 0, 8;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v000001bc09083690_0;
    %store/vec4 v000001bc09083f50_0, 0, 8;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v000001bc09083d70_0;
    %store/vec4 v000001bc09083f50_0, 0, 8;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v000001bc09083e10_0;
    %store/vec4 v000001bc09083f50_0, 0, 8;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v000001bc090843b0_0;
    %store/vec4 v000001bc09083f50_0, 0, 8;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001bc0907bea0;
T_1 ;
    %vpi_call 2 21 "$monitor", $time, " SELECT = %b | DATA1 = %b, DATA2 = %b and RESULT = %b", v000001bc09083ff0_0, v000001bc09083910_0, v000001bc09083c30_0, v000001bc09084450_0 {0 0 0};
    %vpi_call 2 24 "$dumpfile", "alu_tb_waveform.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001bc0907bea0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001bc0907bea0;
T_2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001bc09083ff0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001bc09083910_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001bc09083c30_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001bc09083ff0_0, 0, 3;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001bc09083910_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001bc09083c30_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001bc09083ff0_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001bc09083910_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001bc09083c30_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001bc09083ff0_0, 0, 3;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v000001bc09083910_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000001bc09083c30_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001bc09083ff0_0, 0, 3;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v000001bc09083910_0, 0, 8;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v000001bc09083c30_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001bc09083ff0_0, 0, 3;
    %delay 5, 0;
    %pushi/vec4 40, 0, 8;
    %store/vec4 v000001bc09083910_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000001bc09083c30_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001bc09083ff0_0, 0, 3;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v000001bc09083910_0, 0, 8;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v000001bc09083c30_0, 0, 8;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "./alu.v";
