\hypertarget{riscv__vector_8h}{}\doxysection{riscv\+\_\+vector.\+h 文件参考}
\label{riscv__vector_8h}\index{riscv\_vector.h@{riscv\_vector.h}}


C\+O\+M\+P\+I\+L\+ER R\+I\+S\+C\+V-\/V Intrinsic Reference  


\doxysubsection*{宏定义}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa577bc9e36dbe680a7408a06dc8657bd}\label{riscv__vector_8h_aa577bc9e36dbe680a7408a06dc8657bd}} 
\#define {\bfseries \+\_\+\+\_\+rv32}~static \+\_\+\+\_\+inline\+\_\+\+\_\+ \+\_\+\+\_\+attribute\+\_\+\+\_\+((\+\_\+\+\_\+always\+\_\+inline\+\_\+\+\_\+, \+\_\+\+\_\+nodebug\+\_\+\+\_\+))
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_acc49b445b8fe37b17650e2db20eb729c}{vsetvli}}(avl,  sew,  lmul,  ediv)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a79f990f06813d8b8f4e506bd547b2000}{vadd\+\_\+vi\+\_\+i8m1}}(op1,  op2)
\item 
\#define {\bfseries vadd\+\_\+vi\+\_\+i8m2}(op1,  op2)
\item 
\#define {\bfseries vadd\+\_\+vi\+\_\+i8m4}(op1,  op2)
\item 
\#define {\bfseries vadd\+\_\+vi\+\_\+i8m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a537ed3d5e3b72ef9e0301b393e86b156}{vadd\+\_\+vi\+\_\+i16m1}}(op1,  op2)
\item 
\#define {\bfseries vadd\+\_\+vi\+\_\+i16m2}(op1,  op2)
\item 
\#define {\bfseries vadd\+\_\+vi\+\_\+i16m4}(op1,  op2)
\item 
\#define {\bfseries vadd\+\_\+vi\+\_\+i16m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_ac7929bd721e5ea19fad9d04951935f65}{vadd\+\_\+vi\+\_\+i32m1}}(op1,  op2)
\item 
\#define {\bfseries vadd\+\_\+vi\+\_\+i32m2}(op1,  op2)
\item 
\#define {\bfseries vadd\+\_\+vi\+\_\+i32m4}(op1,  op2)
\item 
\#define {\bfseries vadd\+\_\+vi\+\_\+i32m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a48f7c468a266d6b63bebbc153c68b6c5}{vrsub\+\_\+vi\+\_\+i8m1}}(op1,  op2)
\item 
\#define {\bfseries vrsub\+\_\+vi\+\_\+i8m2}(op1,  op2)
\item 
\#define {\bfseries vrsub\+\_\+vi\+\_\+i8m4}(op1,  op2)
\item 
\#define {\bfseries vrsub\+\_\+vi\+\_\+i8m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_aeae80e6e674eac7cb83b2259cc334681}{vrsub\+\_\+vi\+\_\+i16m1}}(op1,  op2)
\item 
\#define {\bfseries vrsub\+\_\+vi\+\_\+i16m2}(op1,  op2)
\item 
\#define {\bfseries vrsub\+\_\+vi\+\_\+i16m4}(op1,  op2)
\item 
\#define {\bfseries vrsub\+\_\+vi\+\_\+i16m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a8565875407f072101d7ebad2426d420e}{vrsub\+\_\+vi\+\_\+i32m1}}(op1,  op2)
\item 
\#define {\bfseries vrsub\+\_\+vi\+\_\+i32m2}(op1,  op2)
\item 
\#define {\bfseries vrsub\+\_\+vi\+\_\+i32m4}(op1,  op2)
\item 
\#define {\bfseries vrsub\+\_\+vi\+\_\+i32m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_aa340c62b31ec3b415aa7853e1cefd6c2}{vadd\+\_\+vi\+\_\+i8m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vadd\+\_\+vi\+\_\+i8m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vadd\+\_\+vi\+\_\+i8m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vadd\+\_\+vi\+\_\+i8m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a441f656b16e299241b1d0a587ab27a0e}{vadd\+\_\+vi\+\_\+i16m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vadd\+\_\+vi\+\_\+i16m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vadd\+\_\+vi\+\_\+i16m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vadd\+\_\+vi\+\_\+i16m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a63428306ff1fc1ef07934c2350309134}{vadd\+\_\+vi\+\_\+i32m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vadd\+\_\+vi\+\_\+i32m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vadd\+\_\+vi\+\_\+i32m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vadd\+\_\+vi\+\_\+i32m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a87e75889ec9e8db3f80b930ecc64ad3b}{vrsub\+\_\+vi\+\_\+i8m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vrsub\+\_\+vi\+\_\+i8m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vrsub\+\_\+vi\+\_\+i8m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vrsub\+\_\+vi\+\_\+i8m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_af926912088d7307d7fbf44ae167d1034}{vrsub\+\_\+vi\+\_\+i16m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vrsub\+\_\+vi\+\_\+i16m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vrsub\+\_\+vi\+\_\+i16m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vrsub\+\_\+vi\+\_\+i16m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_ad41b5320ab6ffab8cc791ebda78247ba}{vrsub\+\_\+vi\+\_\+i32m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vrsub\+\_\+vi\+\_\+i32m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vrsub\+\_\+vi\+\_\+i32m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vrsub\+\_\+vi\+\_\+i32m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a308ee02ea9a31e46b93e9ca92ff4f03e}{vadc\+\_\+vim\+\_\+i8m1}}(op1,  op2,  carryin)
\item 
\#define {\bfseries vadc\+\_\+vim\+\_\+i8m2}(op1,  op2,  carryin)
\item 
\#define {\bfseries vadc\+\_\+vim\+\_\+i8m4}(op1,  op2,  carryin)
\item 
\#define {\bfseries vadc\+\_\+vim\+\_\+i8m8}(op1,  op2,  carryin)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a2e3be7adcc3660943ef8c93bcf55b539}{vadc\+\_\+vim\+\_\+i16m1}}(op1,  op2,  carryin)
\item 
\#define {\bfseries vadc\+\_\+vim\+\_\+i16m2}(op1,  op2,  carryin)
\item 
\#define {\bfseries vadc\+\_\+vim\+\_\+i16m4}(op1,  op2,  carryin)
\item 
\#define {\bfseries vadc\+\_\+vim\+\_\+i16m8}(op1,  op2,  carryin)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a17cdd6e72688ef22b982c6d68f513710}{vadc\+\_\+vim\+\_\+i32m1}}(op1,  op2,  carryin)
\item 
\#define {\bfseries vadc\+\_\+vim\+\_\+i32m2}(op1,  op2,  carryin)
\item 
\#define {\bfseries vadc\+\_\+vim\+\_\+i32m4}(op1,  op2,  carryin)
\item 
\#define {\bfseries vadc\+\_\+vim\+\_\+i32m8}(op1,  op2,  carryin)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a9fa5b548db0ec99fb44caf855466f564}{vadc\+\_\+vim\+\_\+u8m1}}(op1,  op2,  carryin)
\item 
\#define {\bfseries vadc\+\_\+vim\+\_\+u8m2}(op1,  op2,  carryin)
\item 
\#define {\bfseries vadc\+\_\+vim\+\_\+u8m4}(op1,  op2,  carryin)
\item 
\#define {\bfseries vadc\+\_\+vim\+\_\+u8m8}(op1,  op2,  carryin)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a8c945a58ff489ce2eb501243148cc803}{vadc\+\_\+vim\+\_\+u16m1}}(op1,  op2,  carryin)
\item 
\#define {\bfseries vadc\+\_\+vim\+\_\+u16m2}(op1,  op2,  carryin)
\item 
\#define {\bfseries vadc\+\_\+vim\+\_\+u16m4}(op1,  op2,  carryin)
\item 
\#define {\bfseries vadc\+\_\+vim\+\_\+u16m8}(op1,  op2,  carryin)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a2f132b225afba22ef20e1bbf40d8f797}{vadc\+\_\+vim\+\_\+u32m1}}(op1,  op2,  carryin)
\item 
\#define {\bfseries vadc\+\_\+vim\+\_\+u32m2}(op1,  op2,  carryin)
\item 
\#define {\bfseries vadc\+\_\+vim\+\_\+u32m4}(op1,  op2,  carryin)
\item 
\#define {\bfseries vadc\+\_\+vim\+\_\+u32m8}(op1,  op2,  carryin)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a71bda1c34c34d45caa8cdf32a3394873}{vmadc\+\_\+vim\+\_\+i8m1}}(op1,  op2,  carryin)
\item 
\#define {\bfseries vmadc\+\_\+vim\+\_\+i8m2}(op1,  op2,  carryin)
\item 
\#define {\bfseries vmadc\+\_\+vim\+\_\+i8m4}(op1,  op2,  carryin)
\item 
\#define {\bfseries vmadc\+\_\+vim\+\_\+i8m8}(op1,  op2,  carryin)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_ad07d51736209255be7d901e264700782}{vmadc\+\_\+vim\+\_\+i16m1}}(op1,  op2,  carryin)
\item 
\#define {\bfseries vmadc\+\_\+vim\+\_\+i16m2}(op1,  op2,  carryin)
\item 
\#define {\bfseries vmadc\+\_\+vim\+\_\+i16m4}(op1,  op2,  carryin)
\item 
\#define {\bfseries vmadc\+\_\+vim\+\_\+i16m8}(op1,  op2,  carryin)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a850104757833fbd24133b937dedde5cd}{vmadc\+\_\+vim\+\_\+i32m1}}(op1,  op2,  carryin)
\item 
\#define {\bfseries vmadc\+\_\+vim\+\_\+i32m2}(op1,  op2,  carryin)
\item 
\#define {\bfseries vmadc\+\_\+vim\+\_\+i32m4}(op1,  op2,  carryin)
\item 
\#define {\bfseries vmadc\+\_\+vim\+\_\+i32m8}(op1,  op2,  carryin)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a3c080c65bff26b20b6084d9cde426f9d}{vmadc\+\_\+vim\+\_\+u8m1}}(op1,  op2,  carryin)
\item 
\#define {\bfseries vmadc\+\_\+vim\+\_\+u8m2}(op1,  op2,  carryin)
\item 
\#define {\bfseries vmadc\+\_\+vim\+\_\+u8m4}(op1,  op2,  carryin)
\item 
\#define {\bfseries vmadc\+\_\+vim\+\_\+u8m8}(op1,  op2,  carryin)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a1c38da621647207b5eeb1841007dbf79}{vmadc\+\_\+vim\+\_\+u16m1}}(op1,  op2,  carryin)
\item 
\#define {\bfseries vmadc\+\_\+vim\+\_\+u16m2}(op1,  op2,  carryin)
\item 
\#define {\bfseries vmadc\+\_\+vim\+\_\+u16m4}(op1,  op2,  carryin)
\item 
\#define {\bfseries vmadc\+\_\+vim\+\_\+u16m8}(op1,  op2,  carryin)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_adf66586de2c132a20bf77c9205a50153}{vmadc\+\_\+vim\+\_\+u32m1}}(op1,  op2,  carryin)
\item 
\#define {\bfseries vmadc\+\_\+vim\+\_\+u32m2}(op1,  op2,  carryin)
\item 
\#define {\bfseries vmadc\+\_\+vim\+\_\+u32m4}(op1,  op2,  carryin)
\item 
\#define {\bfseries vmadc\+\_\+vim\+\_\+u32m8}(op1,  op2,  carryin)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a6b24a3e4e9d85a58ebe05493fae1ab34}{vmadc\+\_\+vi\+\_\+i8m1}}(op1,  op2)
\item 
\#define {\bfseries vmadc\+\_\+vi\+\_\+i8m2}(op1,  op2)
\item 
\#define {\bfseries vmadc\+\_\+vi\+\_\+i8m4}(op1,  op2)
\item 
\#define {\bfseries vmadc\+\_\+vi\+\_\+i8m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_aca8a0f451a76e5b2b83e5b7a41de9b30}{vmadc\+\_\+vi\+\_\+i16m1}}(op1,  op2)
\item 
\#define {\bfseries vmadc\+\_\+vi\+\_\+i16m2}(op1,  op2)
\item 
\#define {\bfseries vmadc\+\_\+vi\+\_\+i16m4}(op1,  op2)
\item 
\#define {\bfseries vmadc\+\_\+vi\+\_\+i16m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a9416dff4329babf1bb28e684c1a54df1}{vmadc\+\_\+vi\+\_\+i32m1}}(op1,  op2)
\item 
\#define {\bfseries vmadc\+\_\+vi\+\_\+i32m2}(op1,  op2)
\item 
\#define {\bfseries vmadc\+\_\+vi\+\_\+i32m4}(op1,  op2)
\item 
\#define {\bfseries vmadc\+\_\+vi\+\_\+i32m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a9d66db4e7600196847295e275f9ed0cb}{vand\+\_\+vi\+\_\+i8m1}}(op1,  op2)
\item 
\#define {\bfseries vand\+\_\+vi\+\_\+i8m2}(op1,  op2)
\item 
\#define {\bfseries vand\+\_\+vi\+\_\+i8m4}(op1,  op2)
\item 
\#define {\bfseries vand\+\_\+vi\+\_\+i8m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a75ae28a5b3b987c7288166a3cefd46f1}{vand\+\_\+vi\+\_\+i16m1}}(op1,  op2)
\item 
\#define {\bfseries vand\+\_\+vi\+\_\+i16m2}(op1,  op2)
\item 
\#define {\bfseries vand\+\_\+vi\+\_\+i16m4}(op1,  op2)
\item 
\#define {\bfseries vand\+\_\+vi\+\_\+i16m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a6c6a7cdb96bb5a3db1f805ef39dcb185}{vand\+\_\+vi\+\_\+i32m1}}(op1,  op2)
\item 
\#define {\bfseries vand\+\_\+vi\+\_\+i32m2}(op1,  op2)
\item 
\#define {\bfseries vand\+\_\+vi\+\_\+i32m4}(op1,  op2)
\item 
\#define {\bfseries vand\+\_\+vi\+\_\+i32m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_aa799d80e5baee08320f573d0c760e4ce}{vor\+\_\+vi\+\_\+i8m1}}(op1,  op2)
\item 
\#define {\bfseries vor\+\_\+vi\+\_\+i8m2}(op1,  op2)
\item 
\#define {\bfseries vor\+\_\+vi\+\_\+i8m4}(op1,  op2)
\item 
\#define {\bfseries vor\+\_\+vi\+\_\+i8m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a8996dcf24b122ba149b22c43db9a8e1b}{vor\+\_\+vi\+\_\+i16m1}}(op1,  op2)
\item 
\#define {\bfseries vor\+\_\+vi\+\_\+i16m2}(op1,  op2)
\item 
\#define {\bfseries vor\+\_\+vi\+\_\+i16m4}(op1,  op2)
\item 
\#define {\bfseries vor\+\_\+vi\+\_\+i16m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_ab68a98cb5e3614e8301ba8a87dae0896}{vor\+\_\+vi\+\_\+i32m1}}(op1,  op2)
\item 
\#define {\bfseries vor\+\_\+vi\+\_\+i32m2}(op1,  op2)
\item 
\#define {\bfseries vor\+\_\+vi\+\_\+i32m4}(op1,  op2)
\item 
\#define {\bfseries vor\+\_\+vi\+\_\+i32m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a27cf1b214e448f70c232d3968ab929cf}{vxor\+\_\+vi\+\_\+i8m1}}(op1,  op2)
\item 
\#define {\bfseries vxor\+\_\+vi\+\_\+i8m2}(op1,  op2)
\item 
\#define {\bfseries vxor\+\_\+vi\+\_\+i8m4}(op1,  op2)
\item 
\#define {\bfseries vxor\+\_\+vi\+\_\+i8m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a0ee41bf8a750c02b96a0eb17651f182b}{vxor\+\_\+vi\+\_\+i16m1}}(op1,  op2)
\item 
\#define {\bfseries vxor\+\_\+vi\+\_\+i16m2}(op1,  op2)
\item 
\#define {\bfseries vxor\+\_\+vi\+\_\+i16m4}(op1,  op2)
\item 
\#define {\bfseries vxor\+\_\+vi\+\_\+i16m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a815dc21e9e334786f050c2fbab8f575b}{vxor\+\_\+vi\+\_\+i32m1}}(op1,  op2)
\item 
\#define {\bfseries vxor\+\_\+vi\+\_\+i32m2}(op1,  op2)
\item 
\#define {\bfseries vxor\+\_\+vi\+\_\+i32m4}(op1,  op2)
\item 
\#define {\bfseries vxor\+\_\+vi\+\_\+i32m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_af83d1881f0ec6289988fc9d2050f1e99}{vand\+\_\+vi\+\_\+i8m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vand\+\_\+vi\+\_\+i8m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vand\+\_\+vi\+\_\+i8m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vand\+\_\+vi\+\_\+i8m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_ac003a3ffbe02bf87addd97e706707e27}{vand\+\_\+vi\+\_\+i16m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vand\+\_\+vi\+\_\+i16m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vand\+\_\+vi\+\_\+i16m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vand\+\_\+vi\+\_\+i16m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_af8d99c316a2c1439484c69dee35fea98}{vand\+\_\+vi\+\_\+i32m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vand\+\_\+vi\+\_\+i32m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vand\+\_\+vi\+\_\+i32m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vand\+\_\+vi\+\_\+i32m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a5d146e8c4f69d40d0fc390430976913f}{vor\+\_\+vi\+\_\+i8m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vor\+\_\+vi\+\_\+i8m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vor\+\_\+vi\+\_\+i8m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vor\+\_\+vi\+\_\+i8m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a7d184fd8dd02bedc41251e898e32ec5e}{vor\+\_\+vi\+\_\+i16m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vor\+\_\+vi\+\_\+i16m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vor\+\_\+vi\+\_\+i16m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vor\+\_\+vi\+\_\+i16m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a853a7a2387f467b97812d788dd543681}{vor\+\_\+vi\+\_\+i32m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vor\+\_\+vi\+\_\+i32m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vor\+\_\+vi\+\_\+i32m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vor\+\_\+vi\+\_\+i32m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a0bbc3327ed045ac27cf3842cd6a70e4c}{vxor\+\_\+vi\+\_\+i8m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vxor\+\_\+vi\+\_\+i8m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vxor\+\_\+vi\+\_\+i8m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vxor\+\_\+vi\+\_\+i8m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a44479895d6081e70ca2f25f18e28c5fe}{vxor\+\_\+vi\+\_\+i16m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vxor\+\_\+vi\+\_\+i16m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vxor\+\_\+vi\+\_\+i16m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vxor\+\_\+vi\+\_\+i16m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a33268c0a0b613b1c73cc05885d38a1e6}{vxor\+\_\+vi\+\_\+i32m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vxor\+\_\+vi\+\_\+i32m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vxor\+\_\+vi\+\_\+i32m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vxor\+\_\+vi\+\_\+i32m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a4051b0deccd8ae888031f498441eab5b}{vsll\+\_\+vi\+\_\+i8m1}}(op1,  op2)
\item 
\#define {\bfseries vsll\+\_\+vi\+\_\+i8m2}(op1,  op2)
\item 
\#define {\bfseries vsll\+\_\+vi\+\_\+i8m4}(op1,  op2)
\item 
\#define {\bfseries vsll\+\_\+vi\+\_\+i8m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_aa59bf8e779c93567efd06565946ff434}{vsll\+\_\+vi\+\_\+i16m1}}(op1,  op2)
\item 
\#define {\bfseries vsll\+\_\+vi\+\_\+i16m2}(op1,  op2)
\item 
\#define {\bfseries vsll\+\_\+vi\+\_\+i16m4}(op1,  op2)
\item 
\#define {\bfseries vsll\+\_\+vi\+\_\+i16m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a5560353a624111b576bfaa9c16ad5b88}{vsll\+\_\+vi\+\_\+i32m1}}(op1,  op2)
\item 
\#define {\bfseries vsll\+\_\+vi\+\_\+i32m2}(op1,  op2)
\item 
\#define {\bfseries vsll\+\_\+vi\+\_\+i32m4}(op1,  op2)
\item 
\#define {\bfseries vsll\+\_\+vi\+\_\+i32m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_aa5a9d4ebfd391d8d6221a6b7e9a4eafe}{vsll\+\_\+vi\+\_\+u8m1}}(op1,  op2)
\item 
\#define {\bfseries vsll\+\_\+vi\+\_\+u8m2}(op1,  op2)
\item 
\#define {\bfseries vsll\+\_\+vi\+\_\+u8m4}(op1,  op2)
\item 
\#define {\bfseries vsll\+\_\+vi\+\_\+u8m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a8e197eff03044199d77fac86e17f49b6}{vsll\+\_\+vi\+\_\+u16m1}}(op1,  op2)
\item 
\#define {\bfseries vsll\+\_\+vi\+\_\+u16m2}(op1,  op2)
\item 
\#define {\bfseries vsll\+\_\+vi\+\_\+u16m4}(op1,  op2)
\item 
\#define {\bfseries vsll\+\_\+vi\+\_\+u16m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a8fd2d6d2283f41ee18c89a0427fbcf54}{vsll\+\_\+vi\+\_\+u32m1}}(op1,  op2)
\item 
\#define {\bfseries vsll\+\_\+vi\+\_\+u32m2}(op1,  op2)
\item 
\#define {\bfseries vsll\+\_\+vi\+\_\+u32m4}(op1,  op2)
\item 
\#define {\bfseries vsll\+\_\+vi\+\_\+u32m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_af3949ec347e98e7db9db98f3e9da0fa7}{vsrl\+\_\+vi\+\_\+u8m1}}(op1,  op2)
\item 
\#define {\bfseries vsrl\+\_\+vi\+\_\+u8m2}(op1,  op2)
\item 
\#define {\bfseries vsrl\+\_\+vi\+\_\+u8m4}(op1,  op2)
\item 
\#define {\bfseries vsrl\+\_\+vi\+\_\+u8m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a2322a3db7863c19ad83e2e8ea9155db0}{vsrl\+\_\+vi\+\_\+u16m1}}(op1,  op2)
\item 
\#define {\bfseries vsrl\+\_\+vi\+\_\+u16m2}(op1,  op2)
\item 
\#define {\bfseries vsrl\+\_\+vi\+\_\+u16m4}(op1,  op2)
\item 
\#define {\bfseries vsrl\+\_\+vi\+\_\+u16m8}(op1,  op2)
\item 
\#define {\bfseries vsrl\+\_\+vi\+\_\+u32m1}(op1,  op2)
\item 
\#define {\bfseries vsrl\+\_\+vi\+\_\+u32m2}(op1,  op2)
\item 
\#define {\bfseries vsrl\+\_\+vi\+\_\+u32m4}(op1,  op2)
\item 
\#define {\bfseries vsrl\+\_\+vi\+\_\+u32m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_afadb4994a4facc20999bedcb49d71757}{vsra\+\_\+vi\+\_\+i8m1}}(op1,  op2)
\item 
\#define {\bfseries vsra\+\_\+vi\+\_\+i8m2}(op1,  op2)
\item 
\#define {\bfseries vsra\+\_\+vi\+\_\+i8m4}(op1,  op2)
\item 
\#define {\bfseries vsra\+\_\+vi\+\_\+i8m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_aeb0a8e9b3c81f9f50a3732efcbb4003e}{vsra\+\_\+vi\+\_\+i16m1}}(op1,  op2)
\item 
\#define {\bfseries vsra\+\_\+vi\+\_\+i16m2}(op1,  op2)
\item 
\#define {\bfseries vsra\+\_\+vi\+\_\+i16m4}(op1,  op2)
\item 
\#define {\bfseries vsra\+\_\+vi\+\_\+i16m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a5bf3ba1a4ced238617b89a806dc23123}{vsra\+\_\+vi\+\_\+i32m1}}(op1,  op2)
\item 
\#define {\bfseries vsra\+\_\+vi\+\_\+i32m2}(op1,  op2)
\item 
\#define {\bfseries vsra\+\_\+vi\+\_\+i32m4}(op1,  op2)
\item 
\#define {\bfseries vsra\+\_\+vi\+\_\+i32m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a08fe58e88b2b2f91a1d340f1e0666432}{vsll\+\_\+vi\+\_\+i8m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vsll\+\_\+vi\+\_\+i8m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vsll\+\_\+vi\+\_\+i8m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vsll\+\_\+vi\+\_\+i8m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a8de5d8aa9dafaa738b18af0d72e510fb}{vsll\+\_\+vi\+\_\+i16m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vsll\+\_\+vi\+\_\+i16m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vsll\+\_\+vi\+\_\+i16m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vsll\+\_\+vi\+\_\+i16m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_aff67e7fd1a0c399595085317f721d532}{vsll\+\_\+vi\+\_\+i32m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vsll\+\_\+vi\+\_\+i32m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vsll\+\_\+vi\+\_\+i32m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vsll\+\_\+vi\+\_\+i32m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a33f0390b76475c6518abd828c4727a6f}{vsll\+\_\+vi\+\_\+u8m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vsll\+\_\+vi\+\_\+u8m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vsll\+\_\+vi\+\_\+u8m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vsll\+\_\+vi\+\_\+u8m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a771b876f48869054bbe6b5cfd03f9b01}{vsll\+\_\+vi\+\_\+u16m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vsll\+\_\+vi\+\_\+u16m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vsll\+\_\+vi\+\_\+u16m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vsll\+\_\+vi\+\_\+u16m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a5b05e38656235b7d559bc31ea9b50ba5}{vsll\+\_\+vi\+\_\+u32m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vsll\+\_\+vi\+\_\+u32m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vsll\+\_\+vi\+\_\+u32m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vsll\+\_\+vi\+\_\+u32m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_aa31084f28885a820731546880d423771}{vsrl\+\_\+vi\+\_\+u8m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vsrl\+\_\+vi\+\_\+u8m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vsrl\+\_\+vi\+\_\+u8m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vsrl\+\_\+vi\+\_\+u8m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_afa08d2e748b851c7a1a54bb1c599c889}{vsrl\+\_\+vi\+\_\+u16m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vsrl\+\_\+vi\+\_\+u16m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vsrl\+\_\+vi\+\_\+u16m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vsrl\+\_\+vi\+\_\+u16m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a3b8b83e4e72bdc7255a4e348836ce785}{vsrl\+\_\+vi\+\_\+u32m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vsrl\+\_\+vi\+\_\+u32m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vsrl\+\_\+vi\+\_\+u32m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vsrl\+\_\+vi\+\_\+u32m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a109f966a6daf06b0779d58ea8cd7389c}{vsra\+\_\+vi\+\_\+i8m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vsra\+\_\+vi\+\_\+i8m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vsra\+\_\+vi\+\_\+i8m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vsra\+\_\+vi\+\_\+i8m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_af0687f257daed10a451e7ef5640fc418}{vsra\+\_\+vi\+\_\+i16m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vsra\+\_\+vi\+\_\+i16m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vsra\+\_\+vi\+\_\+i16m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vsra\+\_\+vi\+\_\+i16m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a18fc34273f08f84d40b8cb62e6b9d26c}{vsra\+\_\+vi\+\_\+i32m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vsra\+\_\+vi\+\_\+i32m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vsra\+\_\+vi\+\_\+i32m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vsra\+\_\+vi\+\_\+i32m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a2b15497618c6c3f2681fb9b6caf28669}{vnsrl\+\_\+wi\+\_\+u8m1}}(op1,  op2)
\item 
\#define {\bfseries vnsrl\+\_\+wi\+\_\+u8m2}(op1,  op2)
\item 
\#define {\bfseries vnsrl\+\_\+wi\+\_\+u8m4}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_af363a298bef4ddf2d6f55bcdd2fdcf2c}{vnsrl\+\_\+wi\+\_\+u16m1}}(op1,  op2)
\item 
\#define {\bfseries vnsrl\+\_\+wi\+\_\+u16m2}(op1,  op2)
\item 
\#define {\bfseries vnsrl\+\_\+wi\+\_\+u16m4}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a644881a449f6b58816f121994ff0f3e6}{vnsra\+\_\+wi\+\_\+i8m1}}(op1,  op2)
\item 
\#define {\bfseries vnsra\+\_\+wi\+\_\+i8m2}(op1,  op2)
\item 
\#define {\bfseries vnsra\+\_\+wi\+\_\+i8m4}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a6e9bb2c5ddf1f95874e1b563840fdccd}{vnsra\+\_\+wi\+\_\+i16m1}}(op1,  op2)
\item 
\#define {\bfseries vnsra\+\_\+wi\+\_\+i16m2}(op1,  op2)
\item 
\#define {\bfseries vnsra\+\_\+wi\+\_\+i16m4}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_ab2d452577152bd9594fafbe99517363f}{vnsrl\+\_\+wi\+\_\+u8m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vnsrl\+\_\+wi\+\_\+u8m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vnsrl\+\_\+wi\+\_\+u8m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_ae09435896fbce4a50f3e318ebaf05e4b}{vnsrl\+\_\+wi\+\_\+u16m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vnsrl\+\_\+wi\+\_\+u16m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vnsrl\+\_\+wi\+\_\+u16m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a738779cb96bdf4bce9bf6d6755b03b33}{vnsra\+\_\+wi\+\_\+i8m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vnsra\+\_\+wi\+\_\+i8m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vnsra\+\_\+wi\+\_\+i8m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a8bd90706d1865c78a0cab03e456f72a9}{vnsra\+\_\+wi\+\_\+i16m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vnsra\+\_\+wi\+\_\+i16m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vnsra\+\_\+wi\+\_\+i16m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_aaff9c2e79263943e165c41b9b8d94c73}{vmseq\+\_\+vi\+\_\+i8m1}}(op1,  op2)
\item 
\#define {\bfseries vmseq\+\_\+vi\+\_\+i8m2}(op1,  op2)
\item 
\#define {\bfseries vmseq\+\_\+vi\+\_\+i8m4}(op1,  op2)
\item 
\#define {\bfseries vmseq\+\_\+vi\+\_\+i8m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_ae5b8179ddf4e7fbb473dc16966026805}{vmseq\+\_\+vi\+\_\+i16m1}}(op1,  op2)
\item 
\#define {\bfseries vmseq\+\_\+vi\+\_\+i16m2}(op1,  op2)
\item 
\#define {\bfseries vmseq\+\_\+vi\+\_\+i16m4}(op1,  op2)
\item 
\#define {\bfseries vmseq\+\_\+vi\+\_\+i16m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a380e47d35ee135d8f62f0bb1c25bf90a}{vmseq\+\_\+vi\+\_\+i32m1}}(op1,  op2)
\item 
\#define {\bfseries vmseq\+\_\+vi\+\_\+i32m2}(op1,  op2)
\item 
\#define {\bfseries vmseq\+\_\+vi\+\_\+i32m4}(op1,  op2)
\item 
\#define {\bfseries vmseq\+\_\+vi\+\_\+i32m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a7b9b5a498a42f8335f6dd6cb3122bdc2}{vmsne\+\_\+vi\+\_\+i8m1}}(op1,  op2)
\item 
\#define {\bfseries vmsne\+\_\+vi\+\_\+i8m2}(op1,  op2)
\item 
\#define {\bfseries vmsne\+\_\+vi\+\_\+i8m4}(op1,  op2)
\item 
\#define {\bfseries vmsne\+\_\+vi\+\_\+i8m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a817983067325e22900f0024609c63d83}{vmsne\+\_\+vi\+\_\+i16m1}}(op1,  op2)
\item 
\#define {\bfseries vmsne\+\_\+vi\+\_\+i16m2}(op1,  op2)
\item 
\#define {\bfseries vmsne\+\_\+vi\+\_\+i16m4}(op1,  op2)
\item 
\#define {\bfseries vmsne\+\_\+vi\+\_\+i16m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_af23f8632765bb842adbccdfe48a40e9b}{vmsne\+\_\+vi\+\_\+i32m1}}(op1,  op2)
\item 
\#define {\bfseries vmsne\+\_\+vi\+\_\+i32m2}(op1,  op2)
\item 
\#define {\bfseries vmsne\+\_\+vi\+\_\+i32m4}(op1,  op2)
\item 
\#define {\bfseries vmsne\+\_\+vi\+\_\+i32m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_ac76ff3955566c0dce084d70887c38732}{vmsleu\+\_\+vi\+\_\+u8m1}}(op1,  op2)
\item 
\#define {\bfseries vmsleu\+\_\+vi\+\_\+u8m2}(op1,  op2)
\item 
\#define {\bfseries vmsleu\+\_\+vi\+\_\+u8m4}(op1,  op2)
\item 
\#define {\bfseries vmsleu\+\_\+vi\+\_\+u8m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_ad7164edeb40bc92a462c7c1cef624228}{vmsleu\+\_\+vi\+\_\+u16m1}}(op1,  op2)
\item 
\#define {\bfseries vmsleu\+\_\+vi\+\_\+u16m2}(op1,  op2)
\item 
\#define {\bfseries vmsleu\+\_\+vi\+\_\+u16m4}(op1,  op2)
\item 
\#define {\bfseries vmsleu\+\_\+vi\+\_\+u16m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a1dad46e3926d2cff94876abbd635b3c9}{vmsleu\+\_\+vi\+\_\+u32m1}}(op1,  op2)
\item 
\#define {\bfseries vmsleu\+\_\+vi\+\_\+u32m2}(op1,  op2)
\item 
\#define {\bfseries vmsleu\+\_\+vi\+\_\+u32m4}(op1,  op2)
\item 
\#define {\bfseries vmsleu\+\_\+vi\+\_\+u32m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a39cb703c90c350ea0fbafef7f1c98808}{vmsle\+\_\+vi\+\_\+i8m1}}(op1,  op2)
\item 
\#define {\bfseries vmsle\+\_\+vi\+\_\+i8m2}(op1,  op2)
\item 
\#define {\bfseries vmsle\+\_\+vi\+\_\+i8m4}(op1,  op2)
\item 
\#define {\bfseries vmsle\+\_\+vi\+\_\+i8m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a24d63d73ca542649550b25214398c4df}{vmsle\+\_\+vi\+\_\+i16m1}}(op1,  op2)
\item 
\#define {\bfseries vmsle\+\_\+vi\+\_\+i16m2}(op1,  op2)
\item 
\#define {\bfseries vmsle\+\_\+vi\+\_\+i16m4}(op1,  op2)
\item 
\#define {\bfseries vmsle\+\_\+vi\+\_\+i16m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_af2be35a70d45965ce231c26a1d114260}{vmsle\+\_\+vi\+\_\+i32m1}}(op1,  op2)
\item 
\#define {\bfseries vmsle\+\_\+vi\+\_\+i32m2}(op1,  op2)
\item 
\#define {\bfseries vmsle\+\_\+vi\+\_\+i32m4}(op1,  op2)
\item 
\#define {\bfseries vmsle\+\_\+vi\+\_\+i32m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a826d087a731d1a7b2a6e5fa36e349237}{vmsgtu\+\_\+vi\+\_\+u8m1}}(op1,  op2)
\item 
\#define {\bfseries vmsgtu\+\_\+vi\+\_\+u8m2}(op1,  op2)
\item 
\#define {\bfseries vmsgtu\+\_\+vi\+\_\+u8m4}(op1,  op2)
\item 
\#define {\bfseries vmsgtu\+\_\+vi\+\_\+u8m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a01e511e2fa74419335f35aadffe14565}{vmsgtu\+\_\+vi\+\_\+u16m1}}(op1,  op2)
\item 
\#define {\bfseries vmsgtu\+\_\+vi\+\_\+u16m2}(op1,  op2)
\item 
\#define {\bfseries vmsgtu\+\_\+vi\+\_\+u16m4}(op1,  op2)
\item 
\#define {\bfseries vmsgtu\+\_\+vi\+\_\+u16m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_ae6bdbfc46428a07676de89a0f635a2e6}{vmsgtu\+\_\+vi\+\_\+u32m1}}(op1,  op2)
\item 
\#define {\bfseries vmsgtu\+\_\+vi\+\_\+u32m2}(op1,  op2)
\item 
\#define {\bfseries vmsgtu\+\_\+vi\+\_\+u32m4}(op1,  op2)
\item 
\#define {\bfseries vmsgtu\+\_\+vi\+\_\+u32m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a41c19a71cc327b717c88aa2635170268}{vmsgt\+\_\+vi\+\_\+i8m1}}(op1,  op2)
\item 
\#define {\bfseries vmsgt\+\_\+vi\+\_\+i8m2}(op1,  op2)
\item 
\#define {\bfseries vmsgt\+\_\+vi\+\_\+i8m4}(op1,  op2)
\item 
\#define {\bfseries vmsgt\+\_\+vi\+\_\+i8m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_ac422c87361f58af35256d7df50c8d5ca}{vmsgt\+\_\+vi\+\_\+i16m1}}(op1,  op2)
\item 
\#define {\bfseries vmsgt\+\_\+vi\+\_\+i16m2}(op1,  op2)
\item 
\#define {\bfseries vmsgt\+\_\+vi\+\_\+i16m4}(op1,  op2)
\item 
\#define {\bfseries vmsgt\+\_\+vi\+\_\+i16m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a57b8195ac98e734483be17f94b96d630}{vmsgt\+\_\+vi\+\_\+i32m1}}(op1,  op2)
\item 
\#define {\bfseries vmsgt\+\_\+vi\+\_\+i32m2}(op1,  op2)
\item 
\#define {\bfseries vmsgt\+\_\+vi\+\_\+i32m4}(op1,  op2)
\item 
\#define {\bfseries vmsgt\+\_\+vi\+\_\+i32m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_ac8ff38d0aa6b8f642f0545430c4d5b76}{vmseq\+\_\+vi\+\_\+i8m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vmseq\+\_\+vi\+\_\+i8m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmseq\+\_\+vi\+\_\+i8m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmseq\+\_\+vi\+\_\+i8m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a244d52d8c546bb894ab9ad07d3fbc884}{vmseq\+\_\+vi\+\_\+i16m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vmseq\+\_\+vi\+\_\+i16m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmseq\+\_\+vi\+\_\+i16m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmseq\+\_\+vi\+\_\+i16m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a88a78845ce1339d47b7757c26f779e2a}{vmseq\+\_\+vi\+\_\+i32m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vmseq\+\_\+vi\+\_\+i32m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmseq\+\_\+vi\+\_\+i32m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmseq\+\_\+vi\+\_\+i32m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_aeeddec505421809136fc93a0ca9c9f96}{vmsne\+\_\+vi\+\_\+i8m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsne\+\_\+vi\+\_\+i8m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsne\+\_\+vi\+\_\+i8m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsne\+\_\+vi\+\_\+i8m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a37a4fc7f2866b388dea136fc9a95b877}{vmsne\+\_\+vi\+\_\+i16m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsne\+\_\+vi\+\_\+i16m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsne\+\_\+vi\+\_\+i16m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsne\+\_\+vi\+\_\+i16m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a0143cfbf9001a058329b96820ab97792}{vmsne\+\_\+vi\+\_\+i32m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsne\+\_\+vi\+\_\+i32m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsne\+\_\+vi\+\_\+i32m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsne\+\_\+vi\+\_\+i32m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a1a21d655f2ab9c8d6c7ca0e4a800f6b1}{vmsleu\+\_\+vi\+\_\+u8m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsleu\+\_\+vi\+\_\+u8m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsleu\+\_\+vi\+\_\+u8m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsleu\+\_\+vi\+\_\+u8m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a68829c50737c697b4a1b52c3f67d6b37}{vmsleu\+\_\+vi\+\_\+u16m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsleu\+\_\+vi\+\_\+u16m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsleu\+\_\+vi\+\_\+u16m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsleu\+\_\+vi\+\_\+u16m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_ad5b68ef58aea27765ec07b92ef542fc0}{vmsleu\+\_\+vi\+\_\+u32m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsleu\+\_\+vi\+\_\+u32m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsleu\+\_\+vi\+\_\+u32m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsleu\+\_\+vi\+\_\+u32m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a424b6c3c4e0aeb86b77eae21ef5d1409}{vmsle\+\_\+vi\+\_\+i8m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsle\+\_\+vi\+\_\+i8m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsle\+\_\+vi\+\_\+i8m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsle\+\_\+vi\+\_\+i8m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a948beb210aa1926b0839d1bd1571af15}{vmsle\+\_\+vi\+\_\+i16m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsle\+\_\+vi\+\_\+i16m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsle\+\_\+vi\+\_\+i16m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsle\+\_\+vi\+\_\+i16m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_aba2dd6c21b517f231eecdb6307d9b43b}{vmsle\+\_\+vi\+\_\+i32m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsle\+\_\+vi\+\_\+i32m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsle\+\_\+vi\+\_\+i32m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsle\+\_\+vi\+\_\+i32m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a542f646e3fe4492d3434df68b4e4efed}{vmsgtu\+\_\+vi\+\_\+u8m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsgtu\+\_\+vi\+\_\+u8m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsgtu\+\_\+vi\+\_\+u8m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsgtu\+\_\+vi\+\_\+u8m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_ad810369e082f1253dc594ef0a6a84717}{vmsgtu\+\_\+vi\+\_\+u16m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsgtu\+\_\+vi\+\_\+u16m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsgtu\+\_\+vi\+\_\+u16m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsgtu\+\_\+vi\+\_\+u16m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a0079bbc84d30a7fa3bb8ef9666816389}{vmsgtu\+\_\+vi\+\_\+u32m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsgtu\+\_\+vi\+\_\+u32m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsgtu\+\_\+vi\+\_\+u32m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsgtu\+\_\+vi\+\_\+u32m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a8592fe5cf4556b04fddafd3c82e4fe3b}{vmsgt\+\_\+vi\+\_\+i8m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsgt\+\_\+vi\+\_\+i8m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsgt\+\_\+vi\+\_\+i8m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsgt\+\_\+vi\+\_\+i8m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_acf06b66627b335d182928c9f415f2425}{vmsgt\+\_\+vi\+\_\+i16m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsgt\+\_\+vi\+\_\+i16m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsgt\+\_\+vi\+\_\+i16m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsgt\+\_\+vi\+\_\+i16m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a5d2aebfcdbfef36f5fd9401b50f462f8}{vmsgt\+\_\+vi\+\_\+i32m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsgt\+\_\+vi\+\_\+i32m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsgt\+\_\+vi\+\_\+i32m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmsgt\+\_\+vi\+\_\+i32m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_aed85590de34607133aa8f49ec3b6eadb}{vmerge\+\_\+vim\+\_\+i8m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vmerge\+\_\+vim\+\_\+i8m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmerge\+\_\+vim\+\_\+i8m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmerge\+\_\+vim\+\_\+i8m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a8ebb812b0086b7c7619a25236c3776a7}{vmerge\+\_\+vim\+\_\+i16m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vmerge\+\_\+vim\+\_\+i16m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmerge\+\_\+vim\+\_\+i16m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmerge\+\_\+vim\+\_\+i16m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a9cc1db34dd806045b175541ab1ddcd6b}{vmerge\+\_\+vim\+\_\+i32m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vmerge\+\_\+vim\+\_\+i32m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmerge\+\_\+vim\+\_\+i32m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vmerge\+\_\+vim\+\_\+i32m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a61565063b7ada18ba24b582541469dd6}{vmv\+\_\+v\+\_\+i\+\_\+i8m1}}(src)
\item 
\#define {\bfseries vmv\+\_\+v\+\_\+i\+\_\+i8m2}(src)
\item 
\#define {\bfseries vmv\+\_\+v\+\_\+i\+\_\+i8m4}(src)
\item 
\#define {\bfseries vmv\+\_\+v\+\_\+i\+\_\+i8m8}(src)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a90e63f9d248de842cc10adf2cc9d6c09}{vmv\+\_\+v\+\_\+i\+\_\+i16m1}}(src)
\item 
\#define {\bfseries vmv\+\_\+v\+\_\+i\+\_\+i16m2}(src)
\item 
\#define {\bfseries vmv\+\_\+v\+\_\+i\+\_\+i16m4}(src)
\item 
\#define {\bfseries vmv\+\_\+v\+\_\+i\+\_\+i16m8}(src)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_ade9257fc14f8d8509e5d7c8a65691194}{vmv\+\_\+v\+\_\+i\+\_\+i32m1}}(src)
\item 
\#define {\bfseries vmv\+\_\+v\+\_\+i\+\_\+i32m2}(src)
\item 
\#define {\bfseries vmv\+\_\+v\+\_\+i\+\_\+i32m4}(src)
\item 
\#define {\bfseries vmv\+\_\+v\+\_\+i\+\_\+i32m8}(src)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_ad57ec96207448364fa09cd5202d809c8}{vmv\+\_\+v\+\_\+i\+\_\+u8m1}}(src)
\item 
\#define {\bfseries vmv\+\_\+v\+\_\+i\+\_\+u8m2}(src)
\item 
\#define {\bfseries vmv\+\_\+v\+\_\+i\+\_\+u8m4}(src)
\item 
\#define {\bfseries vmv\+\_\+v\+\_\+i\+\_\+u8m8}(src)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a0e1d206dfdc9f762e18fdfd9b86b2cae}{vmv\+\_\+v\+\_\+i\+\_\+u16m1}}(src)
\item 
\#define {\bfseries vmv\+\_\+v\+\_\+i\+\_\+u16m2}(src)
\item 
\#define {\bfseries vmv\+\_\+v\+\_\+i\+\_\+u16m4}(src)
\item 
\#define {\bfseries vmv\+\_\+v\+\_\+i\+\_\+u16m8}(src)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a47c17c03acf28fd241a0841e2d445018}{vmv\+\_\+v\+\_\+i\+\_\+u32m1}}(src)
\item 
\#define {\bfseries vmv\+\_\+v\+\_\+i\+\_\+u32m2}(src)
\item 
\#define {\bfseries vmv\+\_\+v\+\_\+i\+\_\+u32m4}(src)
\item 
\#define {\bfseries vmv\+\_\+v\+\_\+i\+\_\+u32m8}(src)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_af4317324b5cffb3f521384903000cbac}{vsaddu\+\_\+vi\+\_\+u8m1}}(op1,  op2)
\item 
\#define {\bfseries vsaddu\+\_\+vi\+\_\+u8m2}(op1,  op2)
\item 
\#define {\bfseries vsaddu\+\_\+vi\+\_\+u8m4}(op1,  op2)
\item 
\#define {\bfseries vsaddu\+\_\+vi\+\_\+u8m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a7724bad8313fdafe3961df0f82a272a2}{vsaddu\+\_\+vi\+\_\+u16m1}}(op1,  op2)
\item 
\#define {\bfseries vsaddu\+\_\+vi\+\_\+u16m2}(op1,  op2)
\item 
\#define {\bfseries vsaddu\+\_\+vi\+\_\+u16m4}(op1,  op2)
\item 
\#define {\bfseries vsaddu\+\_\+vi\+\_\+u16m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a9c0e5a3d07ee234dc9f1417a65493b56}{vsaddu\+\_\+vi\+\_\+u32m1}}(op1,  op2)
\item 
\#define {\bfseries vsaddu\+\_\+vi\+\_\+u32m2}(op1,  op2)
\item 
\#define {\bfseries vsaddu\+\_\+vi\+\_\+u32m4}(op1,  op2)
\item 
\#define {\bfseries vsaddu\+\_\+vi\+\_\+u32m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_ae5404e67012401b2961f9e7b33d9ad1d}{vsadd\+\_\+vi\+\_\+i8m1}}(op1,  op2)
\item 
\#define {\bfseries vsadd\+\_\+vi\+\_\+i8m2}(op1,  op2)
\item 
\#define {\bfseries vsadd\+\_\+vi\+\_\+i8m4}(op1,  op2)
\item 
\#define {\bfseries vsadd\+\_\+vi\+\_\+i8m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a6dd848c4f133cfa8a5b616fa2e77ad6c}{vsadd\+\_\+vi\+\_\+i16m1}}(op1,  op2)
\item 
\#define {\bfseries vsadd\+\_\+vi\+\_\+i16m2}(op1,  op2)
\item 
\#define {\bfseries vsadd\+\_\+vi\+\_\+i16m4}(op1,  op2)
\item 
\#define {\bfseries vsadd\+\_\+vi\+\_\+i16m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_afb3917a31c2b55a22d4f4426b894981b}{vsadd\+\_\+vi\+\_\+i32m1}}(op1,  op2)
\item 
\#define {\bfseries vsadd\+\_\+vi\+\_\+i32m2}(op1,  op2)
\item 
\#define {\bfseries vsadd\+\_\+vi\+\_\+i32m4}(op1,  op2)
\item 
\#define {\bfseries vsadd\+\_\+vi\+\_\+i32m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a51d05dd2f4c066cf99e2af46a8023959}{vsaddu\+\_\+vi\+\_\+u8m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vsaddu\+\_\+vi\+\_\+u8m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vsaddu\+\_\+vi\+\_\+u8m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vsaddu\+\_\+vi\+\_\+u8m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a564f8c02f592ca3f48521d16a1d2232e}{vsaddu\+\_\+vi\+\_\+u16m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vsaddu\+\_\+vi\+\_\+u16m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vsaddu\+\_\+vi\+\_\+u16m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vsaddu\+\_\+vi\+\_\+u16m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a1f2adcda995d88eadb0cb8989da72f95}{vsaddu\+\_\+vi\+\_\+u32m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vsaddu\+\_\+vi\+\_\+u32m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vsaddu\+\_\+vi\+\_\+u32m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vsaddu\+\_\+vi\+\_\+u32m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a7c749253272644ff1e96f073a7dcbb61}{vsadd\+\_\+vi\+\_\+i8m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vsadd\+\_\+vi\+\_\+i8m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vsadd\+\_\+vi\+\_\+i8m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vsadd\+\_\+vi\+\_\+i8m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_aa936b4408dd98028769e2cc6493cd99c}{vsadd\+\_\+vi\+\_\+i16m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vsadd\+\_\+vi\+\_\+i16m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vsadd\+\_\+vi\+\_\+i16m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vsadd\+\_\+vi\+\_\+i16m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_add7d859b50646ab363021dc8b916574c}{vsadd\+\_\+vi\+\_\+i32m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vsadd\+\_\+vi\+\_\+i32m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vsadd\+\_\+vi\+\_\+i32m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vsadd\+\_\+vi\+\_\+i32m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a20642f1627a7857f5f58f4d382f6d899}{vssrl\+\_\+vi\+\_\+u8m1}}(op1,  op2)
\item 
\#define {\bfseries vssrl\+\_\+vi\+\_\+u8m2}(op1,  op2)
\item 
\#define {\bfseries vssrl\+\_\+vi\+\_\+u8m4}(op1,  op2)
\item 
\#define {\bfseries vssrl\+\_\+vi\+\_\+u8m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a6cbb564120cd8f924030e95cf4f41bb2}{vssrl\+\_\+vi\+\_\+u16m1}}(op1,  op2)
\item 
\#define {\bfseries vssrl\+\_\+vi\+\_\+u16m2}(op1,  op2)
\item 
\#define {\bfseries vssrl\+\_\+vi\+\_\+u16m4}(op1,  op2)
\item 
\#define {\bfseries vssrl\+\_\+vi\+\_\+u16m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a726d79a8466de6eeed149b3599b66116}{vssrl\+\_\+vi\+\_\+u32m1}}(op1,  op2)
\item 
\#define {\bfseries vssrl\+\_\+vi\+\_\+u32m2}(op1,  op2)
\item 
\#define {\bfseries vssrl\+\_\+vi\+\_\+u32m4}(op1,  op2)
\item 
\#define {\bfseries vssrl\+\_\+vi\+\_\+u32m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a91dcb07c090e26212d74c76e8d417f5f}{vssra\+\_\+vi\+\_\+i8m1}}(op1,  op2)
\item 
\#define {\bfseries vssra\+\_\+vi\+\_\+i8m2}(op1,  op2)
\item 
\#define {\bfseries vssra\+\_\+vi\+\_\+i8m4}(op1,  op2)
\item 
\#define {\bfseries vssra\+\_\+vi\+\_\+i8m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_ae32645d3e8935d28e0f102ae33404c28}{vssra\+\_\+vi\+\_\+i16m1}}(op1,  op2)
\item 
\#define {\bfseries vssra\+\_\+vi\+\_\+i16m2}(op1,  op2)
\item 
\#define {\bfseries vssra\+\_\+vi\+\_\+i16m4}(op1,  op2)
\item 
\#define {\bfseries vssra\+\_\+vi\+\_\+i16m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a25cd65dbffbf011d4e34dfd2777f49d2}{vssra\+\_\+vi\+\_\+i32m1}}(op1,  op2)
\item 
\#define {\bfseries vssra\+\_\+vi\+\_\+i32m2}(op1,  op2)
\item 
\#define {\bfseries vssra\+\_\+vi\+\_\+i32m4}(op1,  op2)
\item 
\#define {\bfseries vssra\+\_\+vi\+\_\+i32m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a92a71dd69876cc8f638601a76eb8310b}{vssrl\+\_\+vi\+\_\+u8m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vssrl\+\_\+vi\+\_\+u8m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vssrl\+\_\+vi\+\_\+u8m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vssrl\+\_\+vi\+\_\+u8m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a21febeaa6af32e12d228f03b6d1070c3}{vssrl\+\_\+vi\+\_\+u16m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vssrl\+\_\+vi\+\_\+u16m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vssrl\+\_\+vi\+\_\+u16m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vssrl\+\_\+vi\+\_\+u16m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a1803ec5b27c35699675fee8bf3f731cc}{vssrl\+\_\+vi\+\_\+u32m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vssrl\+\_\+vi\+\_\+u32m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vssrl\+\_\+vi\+\_\+u32m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vssrl\+\_\+vi\+\_\+u32m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_afa75df63a229526555b51918297e31aa}{vssra\+\_\+vi\+\_\+i8m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vssra\+\_\+vi\+\_\+i8m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vssra\+\_\+vi\+\_\+i8m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vssra\+\_\+vi\+\_\+i8m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_aec534c3d1be7f9d6306e5c6464343601}{vssra\+\_\+vi\+\_\+i16m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vssra\+\_\+vi\+\_\+i16m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vssra\+\_\+vi\+\_\+i16m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vssra\+\_\+vi\+\_\+i16m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a77a0df0a2d6e86abde57a136f2c1e646}{vssra\+\_\+vi\+\_\+i32m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vssra\+\_\+vi\+\_\+i32m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vssra\+\_\+vi\+\_\+i32m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vssra\+\_\+vi\+\_\+i32m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a4ee9ac3ff43e0ce34e49511a4dbecc6a}{vnclipu\+\_\+wi\+\_\+u8m1}}(op1,  op2)
\item 
\#define {\bfseries vnclipu\+\_\+wi\+\_\+u8m2}(op1,  op2)
\item 
\#define {\bfseries vnclipu\+\_\+wi\+\_\+u8m4}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a4eeb3897c7b9531dc5f9d26eb9ed0266}{vnclipu\+\_\+wi\+\_\+u16m1}}(op1,  op2)
\item 
\#define {\bfseries vnclipu\+\_\+wi\+\_\+u16m2}(op1,  op2)
\item 
\#define {\bfseries vnclipu\+\_\+wi\+\_\+u16m4}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_aa00342cc347b3e1afb34024abe68ae18}{vnclip\+\_\+wi\+\_\+i8m1}}(op1,  op2)
\item 
\#define {\bfseries vnclip\+\_\+wi\+\_\+i8m2}(op1,  op2)
\item 
\#define {\bfseries vnclip\+\_\+wi\+\_\+i8m4}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a79ca4fd468a9c6a2e32b83cec73e2051}{vnclip\+\_\+wi\+\_\+i16m1}}(op1,  op2)
\item 
\#define {\bfseries vnclip\+\_\+wi\+\_\+i16m2}(op1,  op2)
\item 
\#define {\bfseries vnclip\+\_\+wi\+\_\+i16m4}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a607dcf45ebbd3f42b8b8f7b2c0847ae3}{vnclipu\+\_\+wi\+\_\+u8m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vnclipu\+\_\+wi\+\_\+u8m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vnclipu\+\_\+wi\+\_\+u8m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a11a2591c7eb00a0a44226f8c1a9a0ed5}{vnclipu\+\_\+wi\+\_\+u16m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vnclipu\+\_\+wi\+\_\+u16m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vnclipu\+\_\+wi\+\_\+u16m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a00d1f1c5fc7641f1d14113142fdd4e44}{vnclip\+\_\+wi\+\_\+i8m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vnclip\+\_\+wi\+\_\+i8m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vnclip\+\_\+wi\+\_\+i8m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_ac9c2a7164ea392a1f15bc386c2001b1d}{vnclip\+\_\+wi\+\_\+i16m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vnclip\+\_\+wi\+\_\+i16m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vnclip\+\_\+wi\+\_\+i16m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_aa5537132730263a66fb477a5f4834752}{vslideup\+\_\+vi\+\_\+i8m1}}(op1,  offset)
\item 
\#define {\bfseries vslideup\+\_\+vi\+\_\+i8m2}(op1,  offset)
\item 
\#define {\bfseries vslideup\+\_\+vi\+\_\+i8m4}(op1,  offset)
\item 
\#define {\bfseries vslideup\+\_\+vi\+\_\+i8m8}(op1,  offset)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_ae7d8999e6d8dd1c60975632a600086ef}{vslideup\+\_\+vi\+\_\+i16m1}}(op1,  offset)
\item 
\#define {\bfseries vslideup\+\_\+vi\+\_\+i16m2}(op1,  offset)
\item 
\#define {\bfseries vslideup\+\_\+vi\+\_\+i16m4}(op1,  offset)
\item 
\#define {\bfseries vslideup\+\_\+vi\+\_\+i16m8}(op1,  offset)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a5fda8362a99f84bf8dffafd0ba8eec94}{vslideup\+\_\+vi\+\_\+i32m1}}(op1,  offset)
\item 
\#define {\bfseries vslideup\+\_\+vi\+\_\+i32m2}(op1,  offset)
\item 
\#define {\bfseries vslideup\+\_\+vi\+\_\+i32m4}(op1,  offset)
\item 
\#define {\bfseries vslideup\+\_\+vi\+\_\+i32m8}(op1,  offset)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_aabdadd712ff1228d7246c2ce589a2434}{vslideup\+\_\+vi\+\_\+f32m1}}(op1,  offset)
\item 
\#define {\bfseries vslideup\+\_\+vi\+\_\+f32m2}(op1,  offset)
\item 
\#define {\bfseries vslideup\+\_\+vi\+\_\+f32m4}(op1,  offset)
\item 
\#define {\bfseries vslideup\+\_\+vi\+\_\+f32m8}(op1,  offset)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a3f76032a09680ae8f05ee39df2e3974f}{vslideup\+\_\+vi\+\_\+i8m1\+\_\+m}}(mask,  op1,  offset)
\item 
\#define {\bfseries vslideup\+\_\+vi\+\_\+i8m2\+\_\+m}(mask,  op1,  offset)
\item 
\#define {\bfseries vslideup\+\_\+vi\+\_\+i8m4\+\_\+m}(mask,  op1,  offset)
\item 
\#define {\bfseries vslideup\+\_\+vi\+\_\+i8m8\+\_\+m}(mask,  op1,  offset)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a1e6b4e6f8e133a56a4e4c4d597d61f59}{vslideup\+\_\+vi\+\_\+i16m1\+\_\+m}}(mask,  op1,  offset)
\item 
\#define {\bfseries vslideup\+\_\+vi\+\_\+i16m2\+\_\+m}(mask,  op1,  offset)
\item 
\#define {\bfseries vslideup\+\_\+vi\+\_\+i16m4\+\_\+m}(mask,  op1,  offset)
\item 
\#define {\bfseries vslideup\+\_\+vi\+\_\+i16m8\+\_\+m}(mask,  op1,  offset)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_af6f9175d975446ddf75704523f20765f}{vslideup\+\_\+vi\+\_\+i32m1\+\_\+m}}(mask,  op1,  offset)
\item 
\#define {\bfseries vslideup\+\_\+vi\+\_\+i32m2\+\_\+m}(mask,  op1,  offset)
\item 
\#define {\bfseries vslideup\+\_\+vi\+\_\+i32m4\+\_\+m}(mask,  op1,  offset)
\item 
\#define {\bfseries vslideup\+\_\+vi\+\_\+i32m8\+\_\+m}(mask,  op1,  offset)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a7a64313cfe5a6f50e9c683a24a3dcc25}{vslideup\+\_\+vi\+\_\+f32m1\+\_\+m}}(mask,  op1,  offset)
\item 
\#define {\bfseries vslideup\+\_\+vi\+\_\+f32m2\+\_\+m}(mask,  op1,  offset)
\item 
\#define {\bfseries vslideup\+\_\+vi\+\_\+f32m4\+\_\+m}(mask,  op1,  offset)
\item 
\#define {\bfseries vslideup\+\_\+vi\+\_\+f32m8\+\_\+m}(mask,  op1,  offset)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a4fdb659756edaa0f2455e9c07ee12c27}{vslidedown\+\_\+vi\+\_\+i8m1}}(op1,  offset)
\item 
\#define {\bfseries vslidedown\+\_\+vi\+\_\+i8m2}(op1,  offset)
\item 
\#define {\bfseries vslidedown\+\_\+vi\+\_\+i8m4}(op1,  offset)
\item 
\#define {\bfseries vslidedown\+\_\+vi\+\_\+i8m8}(op1,  offset)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a12590d89a6fbddd93941b66cc1673517}{vslidedown\+\_\+vi\+\_\+i16m1}}(op1,  offset)
\item 
\#define {\bfseries vslidedown\+\_\+vi\+\_\+i16m2}(op1,  offset)
\item 
\#define {\bfseries vslidedown\+\_\+vi\+\_\+i16m4}(op1,  offset)
\item 
\#define {\bfseries vslidedown\+\_\+vi\+\_\+i16m8}(op1,  offset)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a6cb600527e9152786970ed12d9c6e148}{vslidedown\+\_\+vi\+\_\+i32m1}}(op1,  offset)
\item 
\#define {\bfseries vslidedown\+\_\+vi\+\_\+i32m2}(op1,  offset)
\item 
\#define {\bfseries vslidedown\+\_\+vi\+\_\+i32m4}(op1,  offset)
\item 
\#define {\bfseries vslidedown\+\_\+vi\+\_\+i32m8}(op1,  offset)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_abb17c8a25a977519b758237081245ab2}{vslidedown\+\_\+vi\+\_\+f32m1}}(op1,  offset)
\item 
\#define {\bfseries vslidedown\+\_\+vi\+\_\+f32m2}(op1,  offset)
\item 
\#define {\bfseries vslidedown\+\_\+vi\+\_\+f32m4}(op1,  offset)
\item 
\#define {\bfseries vslidedown\+\_\+vi\+\_\+f32m8}(op1,  offset)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_aef24a1040b045362f832ef1cba18322e}{vslidedown\+\_\+vi\+\_\+i8m1\+\_\+m}}(mask,  op1,  offset)
\item 
\#define {\bfseries vslidedown\+\_\+vi\+\_\+i8m2\+\_\+m}(mask,  op1,  offset)
\item 
\#define {\bfseries vslidedown\+\_\+vi\+\_\+i8m4\+\_\+m}(mask,  op1,  offset)
\item 
\#define {\bfseries vslidedown\+\_\+vi\+\_\+i8m8\+\_\+m}(mask,  op1,  offset)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a7e9e382538241fa4a69179d9b7c29ddb}{vslidedown\+\_\+vi\+\_\+i16m1\+\_\+m}}(mask,  op1,  offset)
\item 
\#define {\bfseries vslidedown\+\_\+vi\+\_\+i16m2\+\_\+m}(mask,  op1,  offset)
\item 
\#define {\bfseries vslidedown\+\_\+vi\+\_\+i16m4\+\_\+m}(mask,  op1,  offset)
\item 
\#define {\bfseries vslidedown\+\_\+vi\+\_\+i16m8\+\_\+m}(mask,  op1,  offset)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_aea21526f8f2d280f0b62da7c6bed570f}{vslidedown\+\_\+vi\+\_\+i32m1\+\_\+m}}(mask,  op1,  offset)
\item 
\#define {\bfseries vslidedown\+\_\+vi\+\_\+i32m2\+\_\+m}(mask,  op1,  offset)
\item 
\#define {\bfseries vslidedown\+\_\+vi\+\_\+i32m4\+\_\+m}(mask,  op1,  offset)
\item 
\#define {\bfseries vslidedown\+\_\+vi\+\_\+i32m8\+\_\+m}(mask,  op1,  offset)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a3700053046d5185a64e54fe4e3db2e4b}{vslidedown\+\_\+vi\+\_\+f32m1\+\_\+m}}(mask,  op1,  offset)
\item 
\#define {\bfseries vslidedown\+\_\+vi\+\_\+f32m2\+\_\+m}(mask,  op1,  offset)
\item 
\#define {\bfseries vslidedown\+\_\+vi\+\_\+f32m4\+\_\+m}(mask,  op1,  offset)
\item 
\#define {\bfseries vslidedown\+\_\+vi\+\_\+f32m8\+\_\+m}(mask,  op1,  offset)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a8511cf09eb0671ffa6e8d2d742103e54}{vrgather\+\_\+vi\+\_\+i8m1}}(op1,  op2)
\item 
\#define {\bfseries vrgather\+\_\+vi\+\_\+i8m2}(op1,  op2)
\item 
\#define {\bfseries vrgather\+\_\+vi\+\_\+i8m4}(op1,  op2)
\item 
\#define {\bfseries vrgather\+\_\+vi\+\_\+i8m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a923835d0f395d8d14276352865506d2c}{vrgather\+\_\+vi\+\_\+i16m1}}(op1,  op2)
\item 
\#define {\bfseries vrgather\+\_\+vi\+\_\+i16m2}(op1,  op2)
\item 
\#define {\bfseries vrgather\+\_\+vi\+\_\+i16m4}(op1,  op2)
\item 
\#define {\bfseries vrgather\+\_\+vi\+\_\+i16m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a78b90df47f6089559485e54a14d10ddf}{vrgather\+\_\+vi\+\_\+i32m1}}(op1,  op2)
\item 
\#define {\bfseries vrgather\+\_\+vi\+\_\+i32m2}(op1,  op2)
\item 
\#define {\bfseries vrgather\+\_\+vi\+\_\+i32m4}(op1,  op2)
\item 
\#define {\bfseries vrgather\+\_\+vi\+\_\+i32m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a72a0e58bd015d2e1459825e7b7abb594}{vrgather\+\_\+vi\+\_\+f32m1}}(op1,  op2)
\item 
\#define {\bfseries vrgather\+\_\+vi\+\_\+f32m2}(op1,  op2)
\item 
\#define {\bfseries vrgather\+\_\+vi\+\_\+f32m4}(op1,  op2)
\item 
\#define {\bfseries vrgather\+\_\+vi\+\_\+f32m8}(op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a570425eb7677dbaf09180caeca63be38}{vrgather\+\_\+vi\+\_\+i8m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vrgather\+\_\+vi\+\_\+i8m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vrgather\+\_\+vi\+\_\+i8m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vrgather\+\_\+vi\+\_\+i8m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a65042db256491e60c4a794fdeac5b0a0}{vrgather\+\_\+vi\+\_\+i16m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vrgather\+\_\+vi\+\_\+i16m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vrgather\+\_\+vi\+\_\+i16m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vrgather\+\_\+vi\+\_\+i16m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a8858ddefb2c1c104e9e8ca92b1ea0448}{vrgather\+\_\+vi\+\_\+i32m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vrgather\+\_\+vi\+\_\+i32m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vrgather\+\_\+vi\+\_\+i32m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vrgather\+\_\+vi\+\_\+i32m8\+\_\+m}(mask,  op1,  op2)
\item 
\#define \mbox{\hyperlink{riscv__vector_8h_a88782f4c9e48b386f04291806d44eca1}{vrgather\+\_\+vi\+\_\+f32m1\+\_\+m}}(mask,  op1,  op2)
\item 
\#define {\bfseries vrgather\+\_\+vi\+\_\+f32m2\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vrgather\+\_\+vi\+\_\+f32m4\+\_\+m}(mask,  op1,  op2)
\item 
\#define {\bfseries vrgather\+\_\+vi\+\_\+f32m8\+\_\+m}(mask,  op1,  op2)
\end{DoxyCompactItemize}
\doxysubsection*{类型定义}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{riscv__vector_8h_aef44329758059c91c76d334e8fc09700}\label{riscv__vector_8h_aef44329758059c91c76d334e8fc09700}} 
typedef signed char {\bfseries int8\+\_\+t}
\item 
\mbox{\Hypertarget{riscv__vector_8h_aba7bc1797add20fe3efdf37ced1182c5}\label{riscv__vector_8h_aba7bc1797add20fe3efdf37ced1182c5}} 
typedef unsigned char {\bfseries uint8\+\_\+t}
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa343fa3b3d06292b959ffdd4c4703b06}\label{riscv__vector_8h_aa343fa3b3d06292b959ffdd4c4703b06}} 
typedef short {\bfseries int16\+\_\+t}
\item 
\mbox{\Hypertarget{riscv__vector_8h_a273cf69d639a59973b6019625df33e30}\label{riscv__vector_8h_a273cf69d639a59973b6019625df33e30}} 
typedef unsigned short {\bfseries uint16\+\_\+t}
\item 
\mbox{\Hypertarget{riscv__vector_8h_a32f2e37ee053cf2ce8ca28d1f74630e5}\label{riscv__vector_8h_a32f2e37ee053cf2ce8ca28d1f74630e5}} 
typedef int {\bfseries int32\+\_\+t}
\item 
\mbox{\Hypertarget{riscv__vector_8h_a435d1572bf3f880d55459d9805097f62}\label{riscv__vector_8h_a435d1572bf3f880d55459d9805097f62}} 
typedef unsigned int {\bfseries uint32\+\_\+t}
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4611b605e45ab401f02cab15c5e38715}\label{riscv__vector_8h_a4611b605e45ab401f02cab15c5e38715}} 
typedef float {\bfseries float32\+\_\+t}
\end{DoxyCompactItemize}
\doxysubsection*{枚举}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{riscv__vector_8h_abd15dc3c0c3fc578a08d0fb5f5c61666}\label{riscv__vector_8h_abd15dc3c0c3fc578a08d0fb5f5c61666}} 
enum {\bfseries R\+I\+S\+C\+V\+\_\+\+V\+S\+E\+W\+\_\+T} \{ \newline
{\bfseries R\+V\+V\+\_\+\+E8} = 0, 
{\bfseries R\+V\+V\+\_\+\+E16}, 
{\bfseries R\+V\+V\+\_\+\+E32}, 
{\bfseries R\+V\+V\+\_\+\+E64}, 
\newline
{\bfseries R\+V\+V\+\_\+\+E128}, 
{\bfseries R\+V\+V\+\_\+\+E256}, 
{\bfseries R\+V\+V\+\_\+\+E512}, 
{\bfseries R\+V\+V\+\_\+\+E1024}
 \}
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3114774c7c219b763d8601c23ae75bb1}\label{riscv__vector_8h_a3114774c7c219b763d8601c23ae75bb1}} 
enum {\bfseries R\+I\+S\+C\+V\+\_\+\+V\+L\+M\+U\+L\+\_\+T} \{ {\bfseries R\+V\+V\+\_\+\+M1} = 0, 
{\bfseries R\+V\+V\+\_\+\+M2}, 
{\bfseries R\+V\+V\+\_\+\+M4}, 
{\bfseries R\+V\+V\+\_\+\+M8}
 \}
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3fb4baff203a84e3269016c11577b231}\label{riscv__vector_8h_a3fb4baff203a84e3269016c11577b231}} 
enum {\bfseries R\+I\+S\+C\+V\+\_\+\+V\+E\+D\+I\+V\+\_\+T} \{ {\bfseries R\+V\+V\+\_\+\+D1} = 0, 
{\bfseries R\+V\+V\+\_\+\+D2}, 
{\bfseries R\+V\+V\+\_\+\+D4}, 
{\bfseries R\+V\+V\+\_\+\+D8}
 \}
\end{DoxyCompactItemize}
\doxysubsection*{函数}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9ded633ad3fc1983fa89d7c9acb5df29}\label{riscv__vector_8h_a9ded633ad3fc1983fa89d7c9acb5df29}} 
typedef {\bfseries \+\_\+\+\_\+attribute\+\_\+\+\_\+} ((riscv\+\_\+vector\+\_\+type(16))) int8\+\_\+t vint8m1\+\_\+t
\item 
\mbox{\Hypertarget{riscv__vector_8h_a97ce9f71255ac231685f6d4e156df37e}\label{riscv__vector_8h_a97ce9f71255ac231685f6d4e156df37e}} 
typedef {\bfseries \+\_\+\+\_\+attribute\+\_\+\+\_\+} ((riscv\+\_\+vector\+\_\+type(8))) int16\+\_\+t vint16m1\+\_\+t
\item 
\mbox{\Hypertarget{riscv__vector_8h_a132901d323aada3833fe032ce2284776}\label{riscv__vector_8h_a132901d323aada3833fe032ce2284776}} 
typedef {\bfseries \+\_\+\+\_\+attribute\+\_\+\+\_\+} ((riscv\+\_\+vector\+\_\+type(4))) int32\+\_\+t vint32m1\+\_\+t
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1ffb51c3ca98bfbfc5c8d177822ef7a6}\label{riscv__vector_8h_a1ffb51c3ca98bfbfc5c8d177822ef7a6}} 
typedef {\bfseries \+\_\+\+\_\+attribute\+\_\+\+\_\+} ((riscv\+\_\+vector\+\_\+type(32))) int8\+\_\+t vint8m2\+\_\+t
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8cb59f5c76bcfb84e03f3ab9b3c80889}\label{riscv__vector_8h_a8cb59f5c76bcfb84e03f3ab9b3c80889}} 
typedef {\bfseries \+\_\+\+\_\+attribute\+\_\+\+\_\+} ((riscv\+\_\+vector\+\_\+type(64))) int8\+\_\+t vint8m4\+\_\+t
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4ea096a9b1457c0f1ad2037fe0441ded}\label{riscv__vector_8h_a4ea096a9b1457c0f1ad2037fe0441ded}} 
typedef {\bfseries \+\_\+\+\_\+attribute\+\_\+\+\_\+} ((riscv\+\_\+vector\+\_\+type(128))) int8\+\_\+t vint8m8\+\_\+t
\item 
\+\_\+\+\_\+rv32 uint32\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad96b8c59bb31e6bbeaa073d0f987b634}{vsetvl}} (uint32\+\_\+t avl, uint32\+\_\+t vtypei)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a996d01c0e161e5eead1d6094f2e23328}{vle\+\_\+v\+\_\+i8m1}} (const int8\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab3afb5fef5beb20727a68a2984b7a809}\label{riscv__vector_8h_ab3afb5fef5beb20727a68a2984b7a809}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vle\+\_\+v\+\_\+i8m2} (const int8\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a37ca3db331a6ea0f22474507eb4a48b7}\label{riscv__vector_8h_a37ca3db331a6ea0f22474507eb4a48b7}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vle\+\_\+v\+\_\+i8m4} (const int8\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa22cdcffee862ba56c6a37440dee48db}\label{riscv__vector_8h_aa22cdcffee862ba56c6a37440dee48db}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vle\+\_\+v\+\_\+i8m8} (const int8\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2bc4681b9d62c9b6ac3b8582a76a188a}{vle\+\_\+v\+\_\+i16m1}} (const int16\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae5baa1626e85e2485d9c2396d077c663}\label{riscv__vector_8h_ae5baa1626e85e2485d9c2396d077c663}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vle\+\_\+v\+\_\+i16m2} (const int16\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a39155913a2c069b821d98c9a640da648}\label{riscv__vector_8h_a39155913a2c069b821d98c9a640da648}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vle\+\_\+v\+\_\+i16m4} (const int16\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a27c9e7a84ee7455802f3e6aed348b4f9}\label{riscv__vector_8h_a27c9e7a84ee7455802f3e6aed348b4f9}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vle\+\_\+v\+\_\+i16m8} (const int16\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1f03e9b0f4ec6a363eb2fc8edcc0a63f}{vle\+\_\+v\+\_\+i32m1}} (const int32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abcca09ef5bd4ce07a54cdd8b9be764cc}\label{riscv__vector_8h_abcca09ef5bd4ce07a54cdd8b9be764cc}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vle\+\_\+v\+\_\+i32m2} (const int32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a51e5847f5c4c18a05775fdd2d52c3930}\label{riscv__vector_8h_a51e5847f5c4c18a05775fdd2d52c3930}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vle\+\_\+v\+\_\+i32m4} (const int32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8e21370efea3fb83e373fc5c2a246b41}\label{riscv__vector_8h_a8e21370efea3fb83e373fc5c2a246b41}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vle\+\_\+v\+\_\+i32m8} (const int32\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a72ae96bfe0c2aeb6311ddd4f98e78d3d}{vle\+\_\+v\+\_\+u8m1}} (const uint8\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac9a0b0510d54286579364a89f6fde301}\label{riscv__vector_8h_ac9a0b0510d54286579364a89f6fde301}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vle\+\_\+v\+\_\+u8m2} (const uint8\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0bc4866f97295adf1da27998380bfaf9}\label{riscv__vector_8h_a0bc4866f97295adf1da27998380bfaf9}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vle\+\_\+v\+\_\+u8m4} (const uint8\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5bce2bcf3de59219dfc6366950eb3e53}\label{riscv__vector_8h_a5bce2bcf3de59219dfc6366950eb3e53}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vle\+\_\+v\+\_\+u8m8} (const uint8\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6c778c1b09c61669a819d3a18fc41e70}{vle\+\_\+v\+\_\+u16m1}} (const uint16\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1502f3f849c21866d4b337b2d7e94d8c}\label{riscv__vector_8h_a1502f3f849c21866d4b337b2d7e94d8c}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vle\+\_\+v\+\_\+u16m2} (const uint16\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a110741e40a9e827b4255310c70c5c321}\label{riscv__vector_8h_a110741e40a9e827b4255310c70c5c321}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vle\+\_\+v\+\_\+u16m4} (const uint16\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a40f85eaf44b9e342c001036a29f1b930}\label{riscv__vector_8h_a40f85eaf44b9e342c001036a29f1b930}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vle\+\_\+v\+\_\+u16m8} (const uint16\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af0a00b1c5dd4ae761b381bf0e4814060}{vle\+\_\+v\+\_\+u32m1}} (const uint32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa85b83b20ea5f32b47c284467bdc7bef}\label{riscv__vector_8h_aa85b83b20ea5f32b47c284467bdc7bef}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vle\+\_\+v\+\_\+u32m2} (const uint32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7fdf5a9979e5d90dd41f563312c9d108}\label{riscv__vector_8h_a7fdf5a9979e5d90dd41f563312c9d108}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vle\+\_\+v\+\_\+u32m4} (const uint32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a25eb8977812ff164a58ebb44f7a0021b}\label{riscv__vector_8h_a25eb8977812ff164a58ebb44f7a0021b}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vle\+\_\+v\+\_\+u32m8} (const uint32\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a72efc88bb5901f7dde8a56ebd7517de3}{vle\+\_\+v\+\_\+f32m1}} (const float32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afa29ec58b4a1d4246039a28aeff58dd2}\label{riscv__vector_8h_afa29ec58b4a1d4246039a28aeff58dd2}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vle\+\_\+v\+\_\+f32m2} (const float32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad387b5ac167ab014f3c6240ae75140c3}\label{riscv__vector_8h_ad387b5ac167ab014f3c6240ae75140c3}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vle\+\_\+v\+\_\+f32m4} (const float32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aeec3ad29eb20b9d4f3e0754a05626666}\label{riscv__vector_8h_aeec3ad29eb20b9d4f3e0754a05626666}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vle\+\_\+v\+\_\+f32m8} (const float32\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8d924b65d8f59a7dae36b2cfd536910b}{vle\+\_\+v\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, const int8\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab7bce439bb6b418be9ed3ed6716b9576}\label{riscv__vector_8h_ab7bce439bb6b418be9ed3ed6716b9576}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vle\+\_\+v\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, const int8\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a34dd2553bc9454bbb9b8593a4b1d43bd}\label{riscv__vector_8h_a34dd2553bc9454bbb9b8593a4b1d43bd}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vle\+\_\+v\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, const int8\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9a17db23f441000cb4a75957c742b1ef}\label{riscv__vector_8h_a9a17db23f441000cb4a75957c742b1ef}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vle\+\_\+v\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, const int8\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7a76cf78695a508838083e346ccb8d9c}{vle\+\_\+v\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, const int16\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac446939e8c4530e05f7938542e01b081}\label{riscv__vector_8h_ac446939e8c4530e05f7938542e01b081}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vle\+\_\+v\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, const int16\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0fc30ed5931c196aa72e590a57ec5d6f}\label{riscv__vector_8h_a0fc30ed5931c196aa72e590a57ec5d6f}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vle\+\_\+v\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, const int16\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa5344befde79b33162f9b60cdeadfec4}\label{riscv__vector_8h_aa5344befde79b33162f9b60cdeadfec4}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vle\+\_\+v\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, const int16\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_afd213f03341956cb001a8a503f67d61b}{vle\+\_\+v\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, const int32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4de668b7b726cc024f4c508d70505348}\label{riscv__vector_8h_a4de668b7b726cc024f4c508d70505348}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vle\+\_\+v\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, const int32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a169779cf88f10ed18f582df80573a4cc}\label{riscv__vector_8h_a169779cf88f10ed18f582df80573a4cc}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vle\+\_\+v\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, const int32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad93f041a7cce2b33a2a066e05811079e}\label{riscv__vector_8h_ad93f041a7cce2b33a2a066e05811079e}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vle\+\_\+v\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, const int32\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a466a73bcb65dc4f186fca38a2f9431c6}{vle\+\_\+v\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, const uint8\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7623376887add80b71771cb6ef4e8147}\label{riscv__vector_8h_a7623376887add80b71771cb6ef4e8147}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vle\+\_\+v\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, const uint8\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a29820e7924dc218fc12a89cb54a078d1}\label{riscv__vector_8h_a29820e7924dc218fc12a89cb54a078d1}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vle\+\_\+v\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, const uint8\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6106371a1945ecd7d238cbe17b16b82a}\label{riscv__vector_8h_a6106371a1945ecd7d238cbe17b16b82a}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vle\+\_\+v\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, const uint8\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae9c614b6df8090813ab71535c93c2568}{vle\+\_\+v\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, const uint16\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8eb7e57f54113c6c808dfe783612cfc0}\label{riscv__vector_8h_a8eb7e57f54113c6c808dfe783612cfc0}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vle\+\_\+v\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, const uint16\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa0e73d97c86d8f7cb57f664848bcc482}\label{riscv__vector_8h_aa0e73d97c86d8f7cb57f664848bcc482}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vle\+\_\+v\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, const uint16\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4dfdd43c468253b103b57a5b70c721e6}\label{riscv__vector_8h_a4dfdd43c468253b103b57a5b70c721e6}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vle\+\_\+v\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, const uint16\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6b1de5dc2bbd2d6eac5bca4abc6c9f5b}{vle\+\_\+v\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, const uint32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abbcceca5a7389f0097911745943caf94}\label{riscv__vector_8h_abbcceca5a7389f0097911745943caf94}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vle\+\_\+v\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, const uint32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1a1bd5ba8442a897aceba0e8b7b8f3d1}\label{riscv__vector_8h_a1a1bd5ba8442a897aceba0e8b7b8f3d1}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vle\+\_\+v\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, const uint32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9b36e0762ddf0d2648d6c70ec9e5e3ae}\label{riscv__vector_8h_a9b36e0762ddf0d2648d6c70ec9e5e3ae}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vle\+\_\+v\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, const uint32\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa897005fc1585ca144c3ad5be7994114}{vle\+\_\+v\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, const float32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a864d0bd3f129fdd348a8890d34b35761}\label{riscv__vector_8h_a864d0bd3f129fdd348a8890d34b35761}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vle\+\_\+v\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, const float32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1ff6667e608ea6f4eb484e0b00be5ee1}\label{riscv__vector_8h_a1ff6667e608ea6f4eb484e0b00be5ee1}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vle\+\_\+v\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, const float32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a781d79f833d3b2e93a3acd75f3ec05a5}\label{riscv__vector_8h_a781d79f833d3b2e93a3acd75f3ec05a5}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vle\+\_\+v\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, const float32\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_a2481af51d8ac25c00b751c975fa4a3a4}{vse\+\_\+v\+\_\+i8m1}} (vint8m1\+\_\+t value, int8\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8e253c99df71596acb8d1cae5b2c7e04}\label{riscv__vector_8h_a8e253c99df71596acb8d1cae5b2c7e04}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+i8m2} (vint8m2\+\_\+t value, int8\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1ee0b0da140f5b2fe0b6f2e2a15af4b3}\label{riscv__vector_8h_a1ee0b0da140f5b2fe0b6f2e2a15af4b3}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+i8m4} (vint8m4\+\_\+t value, int8\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a92fe2a3a74cd8614089c38dbf470a86a}\label{riscv__vector_8h_a92fe2a3a74cd8614089c38dbf470a86a}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+i8m8} (vint8m8\+\_\+t value, int8\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_a1c5154ef8a018f41785d9972d09b05eb}{vse\+\_\+v\+\_\+i16m1}} (vint16m1\+\_\+t value, int16\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a66541f0edd63c8a003ceb84e8058a0ea}\label{riscv__vector_8h_a66541f0edd63c8a003ceb84e8058a0ea}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+i16m2} (vint16m2\+\_\+t value, int16\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a41d7e6e40043a1ea8f016650361681c2}\label{riscv__vector_8h_a41d7e6e40043a1ea8f016650361681c2}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+i16m4} (vint16m4\+\_\+t value, int16\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a76f3e281d7d469f85e9e35e4c4ff294c}\label{riscv__vector_8h_a76f3e281d7d469f85e9e35e4c4ff294c}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+i16m8} (vint16m8\+\_\+t value, int16\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_a1f70ca3b5dc737b17bacce1aca8ac34f}{vse\+\_\+v\+\_\+i32m1}} (vint32m1\+\_\+t value, int32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a46c3c030c9529a58512349f69f6513eb}\label{riscv__vector_8h_a46c3c030c9529a58512349f69f6513eb}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+i32m2} (vint32m2\+\_\+t value, int32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af28271af94aed336e56b7a25a7186f25}\label{riscv__vector_8h_af28271af94aed336e56b7a25a7186f25}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+i32m4} (vint32m4\+\_\+t value, int32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3deaf62b75ef590c622253478ff30bcf}\label{riscv__vector_8h_a3deaf62b75ef590c622253478ff30bcf}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+i32m8} (vint32m8\+\_\+t value, int32\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_a118f6dbf76623ff9d1ea1d6cb626d414}{vse\+\_\+v\+\_\+u8m1}} (vuint8m1\+\_\+t value, uint8\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a41123a526a4dae5a2cc969daef47b7ec}\label{riscv__vector_8h_a41123a526a4dae5a2cc969daef47b7ec}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+u8m2} (vuint8m2\+\_\+t value, uint8\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afcd6a3b25fc65e4ab4f57074ddd21048}\label{riscv__vector_8h_afcd6a3b25fc65e4ab4f57074ddd21048}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+u8m4} (vuint8m4\+\_\+t value, uint8\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad10063caed132c75c727285afc7fc514}\label{riscv__vector_8h_ad10063caed132c75c727285afc7fc514}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+u8m8} (vuint8m8\+\_\+t value, uint8\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_ab8ee2b0d6701658098fc4c327c6bf178}{vse\+\_\+v\+\_\+u16m1}} (vuint16m1\+\_\+t value, uint16\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acdcb27496310bf5ee10abce5e1fba681}\label{riscv__vector_8h_acdcb27496310bf5ee10abce5e1fba681}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+u16m2} (vuint16m2\+\_\+t value, uint16\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a556f71f4744c9c592378ce1a0e7899a0}\label{riscv__vector_8h_a556f71f4744c9c592378ce1a0e7899a0}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+u16m4} (vuint16m4\+\_\+t value, uint16\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a19a094e2cbe7de9a55cd4fa0d50ad128}\label{riscv__vector_8h_a19a094e2cbe7de9a55cd4fa0d50ad128}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+u16m8} (vuint16m8\+\_\+t value, uint16\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_a15b06ddbe2f0016603f95bf290e74938}{vse\+\_\+v\+\_\+u32m1}} (vuint32m1\+\_\+t value, uint32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a07460843b4d13628c8bc322164bc643a}\label{riscv__vector_8h_a07460843b4d13628c8bc322164bc643a}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+u32m2} (vuint32m2\+\_\+t value, uint32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4294e695bb907d026f908be2905b1270}\label{riscv__vector_8h_a4294e695bb907d026f908be2905b1270}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+u32m4} (vuint32m4\+\_\+t value, uint32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adcfa3c8301007f92d48b0ac03a814eb7}\label{riscv__vector_8h_adcfa3c8301007f92d48b0ac03a814eb7}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+u32m8} (vuint32m8\+\_\+t value, uint32\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_ab9f10859d38841dbe8205878eba8434b}{vse\+\_\+v\+\_\+f32m1}} (vfloat32m1\+\_\+t value, float32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9968ef7d6279303bb73acb213b956f7b}\label{riscv__vector_8h_a9968ef7d6279303bb73acb213b956f7b}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+f32m2} (vfloat32m2\+\_\+t value, float32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2a5cf0a555c32d337f6d2cdb27064edf}\label{riscv__vector_8h_a2a5cf0a555c32d337f6d2cdb27064edf}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+f32m4} (vfloat32m4\+\_\+t value, float32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aec094fe8f453f44cbab16292643f1620}\label{riscv__vector_8h_aec094fe8f453f44cbab16292643f1620}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+f32m8} (vfloat32m8\+\_\+t value, float32\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_a41c1741302b07ac41c0b8c2ef99decb5}{vse\+\_\+v\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t value, int8\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aac7c7834964714b0889c7d12d7c99e3d}\label{riscv__vector_8h_aac7c7834964714b0889c7d12d7c99e3d}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t value, int8\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad2ad5c2307d27584bbae8642a2af8b9f}\label{riscv__vector_8h_ad2ad5c2307d27584bbae8642a2af8b9f}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t value, int8\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a707a2c4788f9165465bdb2a05923bf96}\label{riscv__vector_8h_a707a2c4788f9165465bdb2a05923bf96}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t value, int8\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_a5fecb67ecb4266588a15006fcffcfdef}{vse\+\_\+v\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t value, int16\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a509cc2f477a2fdd386425aa6b1de2b6d}\label{riscv__vector_8h_a509cc2f477a2fdd386425aa6b1de2b6d}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t value, int16\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae8b2e9b651840472ea62ced7cdd9fec3}\label{riscv__vector_8h_ae8b2e9b651840472ea62ced7cdd9fec3}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t value, int16\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3c9f65561630e1aad2dcd6b714f66fe7}\label{riscv__vector_8h_a3c9f65561630e1aad2dcd6b714f66fe7}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t value, int16\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_a6dbde0c18dc2a587712ce6139c79b570}{vse\+\_\+v\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t value, int32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6d7634cc20d994a44865872bcd89df27}\label{riscv__vector_8h_a6d7634cc20d994a44865872bcd89df27}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t value, int32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2f5caca8b654d8e4eaf91028a13881b7}\label{riscv__vector_8h_a2f5caca8b654d8e4eaf91028a13881b7}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t value, int32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3f81b6f9a8c6152f2127021276ad1d1b}\label{riscv__vector_8h_a3f81b6f9a8c6152f2127021276ad1d1b}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t value, int32\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_a87e748bd2e83ed8e0fdd8cb80a4689ff}{vse\+\_\+v\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t value, uint8\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab681e4aab4ee283269668d8c5bdfd4f6}\label{riscv__vector_8h_ab681e4aab4ee283269668d8c5bdfd4f6}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t value, uint8\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a35c67ca105bb99ccff8c1f2ac7d29341}\label{riscv__vector_8h_a35c67ca105bb99ccff8c1f2ac7d29341}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t value, uint8\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a57e40f894f538ca2567963a2faac1d7c}\label{riscv__vector_8h_a57e40f894f538ca2567963a2faac1d7c}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t value, uint8\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_aa77bb3a7b2e0c3446b9cd29808b03869}{vse\+\_\+v\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t value, uint16\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae2a9793291e6a9f9a823c653f6d3c75e}\label{riscv__vector_8h_ae2a9793291e6a9f9a823c653f6d3c75e}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t value, uint16\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adcf11c06dcf5f7c733755cd3120b63cd}\label{riscv__vector_8h_adcf11c06dcf5f7c733755cd3120b63cd}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t value, uint16\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0bed2434ed6b41fe1e3fd17caba24249}\label{riscv__vector_8h_a0bed2434ed6b41fe1e3fd17caba24249}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t value, uint16\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_aa2700baaa9294118ee8695bf8617e942}{vse\+\_\+v\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t value, uint32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a44d8ee7e452fd69655eb0f47af1447d8}\label{riscv__vector_8h_a44d8ee7e452fd69655eb0f47af1447d8}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t value, uint32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abf62f564d18d0efb46c9a359ffe8a93b}\label{riscv__vector_8h_abf62f564d18d0efb46c9a359ffe8a93b}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t value, uint32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a308d7db79153e1779eefc3f594a1adf7}\label{riscv__vector_8h_a308d7db79153e1779eefc3f594a1adf7}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t value, uint32\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_a71c032d9374675f309f4d9214cccda2d}{vse\+\_\+v\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t value, float32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acf6b76b76f6a42eb90e92b85dcc44411}\label{riscv__vector_8h_acf6b76b76f6a42eb90e92b85dcc44411}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t value, float32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0d3aadbf1588a9008c6e04c8e97c3e70}\label{riscv__vector_8h_a0d3aadbf1588a9008c6e04c8e97c3e70}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t value, float32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8379ce1c07caf6f7b1426d1ac78ef3a0}\label{riscv__vector_8h_a8379ce1c07caf6f7b1426d1ac78ef3a0}} 
\+\_\+\+\_\+rv32 void {\bfseries vse\+\_\+v\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t value, float32\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a0b2e1d41183237831dc1b5df19964cfa}{vlse\+\_\+v\+\_\+i8m1}} (const int8\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad22b06b6058d191ca610e751460c2a7a}\label{riscv__vector_8h_ad22b06b6058d191ca610e751460c2a7a}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vlse\+\_\+v\+\_\+i8m2} (const int8\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1066456220a1eaba8d199af75512c6c6}\label{riscv__vector_8h_a1066456220a1eaba8d199af75512c6c6}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vlse\+\_\+v\+\_\+i8m4} (const int8\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5272214e55f9b4f3253bbf3133b3e961}\label{riscv__vector_8h_a5272214e55f9b4f3253bbf3133b3e961}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vlse\+\_\+v\+\_\+i8m8} (const int8\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae53a281322c644b200e09f147b98aa19}{vlse\+\_\+v\+\_\+i16m1}} (const int16\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a851b022007c7d3baeac084b3b8ed4c95}\label{riscv__vector_8h_a851b022007c7d3baeac084b3b8ed4c95}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vlse\+\_\+v\+\_\+i16m2} (const int16\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a572733f90370df2645490e103a1631c7}\label{riscv__vector_8h_a572733f90370df2645490e103a1631c7}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vlse\+\_\+v\+\_\+i16m4} (const int16\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7092d90697cc1708b1f544443a60b2b6}\label{riscv__vector_8h_a7092d90697cc1708b1f544443a60b2b6}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vlse\+\_\+v\+\_\+i16m8} (const int16\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aafc7b7fae2811402c015117fb5c91446}{vlse\+\_\+v\+\_\+i32m1}} (const int32\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8225e93fbfec150a48bf60dfc6d17344}\label{riscv__vector_8h_a8225e93fbfec150a48bf60dfc6d17344}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vlse\+\_\+v\+\_\+i32m2} (const int32\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aeb9dd0558e1a867acff27bb3eabc2dc6}\label{riscv__vector_8h_aeb9dd0558e1a867acff27bb3eabc2dc6}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vlse\+\_\+v\+\_\+i32m4} (const int32\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae38332dff5110ada26e80a351abe9a17}\label{riscv__vector_8h_ae38332dff5110ada26e80a351abe9a17}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vlse\+\_\+v\+\_\+i32m8} (const int32\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7dd9166e9a3c5e5985b0dc6c9de3ae92}{vlse\+\_\+v\+\_\+u8m1}} (const uint8\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a60d505c2ea4b01a9dae7d64dbddb469c}\label{riscv__vector_8h_a60d505c2ea4b01a9dae7d64dbddb469c}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vlse\+\_\+v\+\_\+u8m2} (const uint8\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5db5cdd1c9a64112879d1c370095f725}\label{riscv__vector_8h_a5db5cdd1c9a64112879d1c370095f725}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vlse\+\_\+v\+\_\+u8m4} (const uint8\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af8839fa02b7a0794935262cba95f16e3}\label{riscv__vector_8h_af8839fa02b7a0794935262cba95f16e3}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vlse\+\_\+v\+\_\+u8m8} (const uint8\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2e30abb26db64a379107879e1e0b9585}{vlse\+\_\+v\+\_\+u16m1}} (const uint16\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae4b924204ffdb78981f2263b32e1a169}\label{riscv__vector_8h_ae4b924204ffdb78981f2263b32e1a169}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vlse\+\_\+v\+\_\+u16m2} (const uint16\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af8ee4c7c7296f9beba4188db764b7355}\label{riscv__vector_8h_af8ee4c7c7296f9beba4188db764b7355}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vlse\+\_\+v\+\_\+u16m4} (const uint16\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a26e668f4315525c07580a90f955fbc48}\label{riscv__vector_8h_a26e668f4315525c07580a90f955fbc48}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vlse\+\_\+v\+\_\+u16m8} (const uint16\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a42fa35092349bf60d92dc9dd3e7a7cea}{vlse\+\_\+v\+\_\+u32m1}} (const uint32\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aaa0da1a954b14ae056f9875d271a4a79}\label{riscv__vector_8h_aaa0da1a954b14ae056f9875d271a4a79}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vlse\+\_\+v\+\_\+u32m2} (const uint32\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afc7fe3ff9833c91b74df1773f4365ec9}\label{riscv__vector_8h_afc7fe3ff9833c91b74df1773f4365ec9}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vlse\+\_\+v\+\_\+u32m4} (const uint32\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7f1e422db5db88034b416c711210268d}\label{riscv__vector_8h_a7f1e422db5db88034b416c711210268d}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vlse\+\_\+v\+\_\+u32m8} (const uint32\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a23cf328873b7c04ae68f99c53f3b2cd8}{vlse\+\_\+v\+\_\+f32m1}} (const float32\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6f5885ad45897cb2f1e1f4abc40ed1bd}\label{riscv__vector_8h_a6f5885ad45897cb2f1e1f4abc40ed1bd}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vlse\+\_\+v\+\_\+f32m2} (const float32\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afac0bae9d154268d49fa4f597311d1a2}\label{riscv__vector_8h_afac0bae9d154268d49fa4f597311d1a2}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vlse\+\_\+v\+\_\+f32m4} (const float32\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac9b55519052dcb8a50280a47fc1d2edb}\label{riscv__vector_8h_ac9b55519052dcb8a50280a47fc1d2edb}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vlse\+\_\+v\+\_\+f32m8} (const float32\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7a9937d1449d100528a1a97eb7a13391}{vlse\+\_\+v\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, const int8\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad8cce6808ae42b4fc2fd75b9169396b2}\label{riscv__vector_8h_ad8cce6808ae42b4fc2fd75b9169396b2}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vlse\+\_\+v\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, const int8\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abc9faf90d866827a28fb7d51e9131109}\label{riscv__vector_8h_abc9faf90d866827a28fb7d51e9131109}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vlse\+\_\+v\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, const int8\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a024f6bfb53aa693e4ba17ecb9d2d0f55}\label{riscv__vector_8h_a024f6bfb53aa693e4ba17ecb9d2d0f55}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vlse\+\_\+v\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, const int8\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a56b5d1a5792aac2c82e9b20fc9a0a307}{vlse\+\_\+v\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, const int16\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a12183f12af56955aa3c73c46b37e9ba1}\label{riscv__vector_8h_a12183f12af56955aa3c73c46b37e9ba1}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vlse\+\_\+v\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, const int16\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8752f9f0e3b3f7ea9f86c6155096b534}\label{riscv__vector_8h_a8752f9f0e3b3f7ea9f86c6155096b534}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vlse\+\_\+v\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, const int16\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af85225ff3f14f0ad3c8901d71403a6ee}\label{riscv__vector_8h_af85225ff3f14f0ad3c8901d71403a6ee}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vlse\+\_\+v\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, const int16\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2777238128378e67c9f6022d241042e1}{vlse\+\_\+v\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, const int32\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a158eb783db10d8c38ad8d156864700e4}\label{riscv__vector_8h_a158eb783db10d8c38ad8d156864700e4}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vlse\+\_\+v\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, const int32\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad9cc1dcfd983d5997d3964d1acf357c6}\label{riscv__vector_8h_ad9cc1dcfd983d5997d3964d1acf357c6}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vlse\+\_\+v\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, const int32\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af31f7438b117f27fde2d9314dc461062}\label{riscv__vector_8h_af31f7438b117f27fde2d9314dc461062}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vlse\+\_\+v\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, const int32\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6f73d006d368477df30c2c2831544c4e}{vlse\+\_\+v\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, const uint8\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab5ef890ff10411f8a8a1e81048d24a35}\label{riscv__vector_8h_ab5ef890ff10411f8a8a1e81048d24a35}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vlse\+\_\+v\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, const uint8\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a794c8163e4e60552d4a36958ab902205}\label{riscv__vector_8h_a794c8163e4e60552d4a36958ab902205}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vlse\+\_\+v\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, const uint8\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a46db0321657202f07f0d68eb5447fd1d}\label{riscv__vector_8h_a46db0321657202f07f0d68eb5447fd1d}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vlse\+\_\+v\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, const uint8\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab3d6b75780b1883c600c357182294256}{vlse\+\_\+v\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, const uint16\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af58a2ed745da90445cff7bf6c89962c7}\label{riscv__vector_8h_af58a2ed745da90445cff7bf6c89962c7}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vlse\+\_\+v\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, const uint16\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7085e33ba90e0fa3689d45bfea9b7d0b}\label{riscv__vector_8h_a7085e33ba90e0fa3689d45bfea9b7d0b}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vlse\+\_\+v\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, const uint16\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0faeba3f8d0b1c19c6fcd4193ed01b76}\label{riscv__vector_8h_a0faeba3f8d0b1c19c6fcd4193ed01b76}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vlse\+\_\+v\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, const uint16\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a76b0043481744483b0e153cb78dbde67}{vlse\+\_\+v\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, const uint32\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa69c26c6c89ca63956f45e02c04a0454}\label{riscv__vector_8h_aa69c26c6c89ca63956f45e02c04a0454}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vlse\+\_\+v\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, const uint32\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acf2d4f72ee67fd87c8f88236065ff5c8}\label{riscv__vector_8h_acf2d4f72ee67fd87c8f88236065ff5c8}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vlse\+\_\+v\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, const uint32\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a70e238e17f20fd5619409c1858b821f9}\label{riscv__vector_8h_a70e238e17f20fd5619409c1858b821f9}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vlse\+\_\+v\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, const uint32\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5f19eeec0ff4e91b1ca9d989d44955ae}{vlse\+\_\+v\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, const float32\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7fe16965ad2d80411288bb3cc92a8b0e}\label{riscv__vector_8h_a7fe16965ad2d80411288bb3cc92a8b0e}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vlse\+\_\+v\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, const float32\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af4dc0227178a85a17c77cac86a020597}\label{riscv__vector_8h_af4dc0227178a85a17c77cac86a020597}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vlse\+\_\+v\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, const float32\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a22c7644925a6db34d5fc1239cf6e3e06}\label{riscv__vector_8h_a22c7644925a6db34d5fc1239cf6e3e06}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vlse\+\_\+v\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, const float32\+\_\+t $\ast$base, const int32\+\_\+t stride)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_ae805fa127802555f860490c66d04b5e7}{vsse\+\_\+v\+\_\+i8m1}} (int8\+\_\+t $\ast$base, const int32\+\_\+t stride, vint8m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aae338c3f0c78d3dd7e68d67104157aa2}\label{riscv__vector_8h_aae338c3f0c78d3dd7e68d67104157aa2}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+i8m2} (int8\+\_\+t $\ast$base, const int32\+\_\+t stride, vint8m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a799e8f5008ca560bd91f4402c595ede1}\label{riscv__vector_8h_a799e8f5008ca560bd91f4402c595ede1}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+i8m4} (int8\+\_\+t $\ast$base, const int32\+\_\+t stride, vint8m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7dfae259b8ffc167a94471a4b4c829d6}\label{riscv__vector_8h_a7dfae259b8ffc167a94471a4b4c829d6}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+i8m8} (int8\+\_\+t $\ast$base, const int32\+\_\+t stride, vint8m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_a814b60754f6d0e9c9f8ca581125b82b6}{vsse\+\_\+v\+\_\+i16m1}} (int16\+\_\+t $\ast$base, const int32\+\_\+t stride, vint16m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4f20fd37a7498dda4f3aee531f094757}\label{riscv__vector_8h_a4f20fd37a7498dda4f3aee531f094757}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+i16m2} (int16\+\_\+t $\ast$base, const int32\+\_\+t stride, vint16m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a85e71c00fa8d279c9e2a6dbe2ea44875}\label{riscv__vector_8h_a85e71c00fa8d279c9e2a6dbe2ea44875}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+i16m4} (int16\+\_\+t $\ast$base, const int32\+\_\+t stride, vint16m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a737f383b7b8d8c63c31abdb8b8e0c5ea}\label{riscv__vector_8h_a737f383b7b8d8c63c31abdb8b8e0c5ea}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+i16m8} (int16\+\_\+t $\ast$base, const int32\+\_\+t stride, vint16m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_aabaaf74ad022d5311f9c6b93ad17a2ab}{vsse\+\_\+v\+\_\+i32m1}} (int32\+\_\+t $\ast$base, const int32\+\_\+t stride, vint32m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2c88ccb72fb7a91c436ff15551be4a89}\label{riscv__vector_8h_a2c88ccb72fb7a91c436ff15551be4a89}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+i32m2} (int32\+\_\+t $\ast$base, const int32\+\_\+t stride, vint32m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6cbcd6a97b145c45bc01909cbae75cc6}\label{riscv__vector_8h_a6cbcd6a97b145c45bc01909cbae75cc6}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+i32m4} (int32\+\_\+t $\ast$base, const int32\+\_\+t stride, vint32m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abcce0fed3b1de26d0661568aa1d39d68}\label{riscv__vector_8h_abcce0fed3b1de26d0661568aa1d39d68}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+i32m8} (int32\+\_\+t $\ast$base, const int32\+\_\+t stride, vint32m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_a55912a525c015c871953b4556234ad5c}{vsse\+\_\+v\+\_\+u8m1}} (uint8\+\_\+t $\ast$base, const int32\+\_\+t stride, vuint8m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a51d5d3f3e9158336cc1738b678eed389}\label{riscv__vector_8h_a51d5d3f3e9158336cc1738b678eed389}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+u8m2} (uint8\+\_\+t $\ast$base, const int32\+\_\+t stride, vuint8m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9dff8965a72d330fdab79b7307e42f50}\label{riscv__vector_8h_a9dff8965a72d330fdab79b7307e42f50}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+u8m4} (uint8\+\_\+t $\ast$base, const int32\+\_\+t stride, vuint8m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae39607b3f2e53dad757b880ef125dc86}\label{riscv__vector_8h_ae39607b3f2e53dad757b880ef125dc86}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+u8m8} (uint8\+\_\+t $\ast$base, const int32\+\_\+t stride, vuint8m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_a95f405f09dcd1d9b1b1e5b4e6e1bd7da}{vsse\+\_\+v\+\_\+u16m1}} (uint16\+\_\+t $\ast$base, const int32\+\_\+t stride, vuint16m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad76248aa471b45266810eecf5aaf511a}\label{riscv__vector_8h_ad76248aa471b45266810eecf5aaf511a}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+u16m2} (uint16\+\_\+t $\ast$base, const int32\+\_\+t stride, vuint16m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af2cfb4cd0f0fb289ebef7e057ae83245}\label{riscv__vector_8h_af2cfb4cd0f0fb289ebef7e057ae83245}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+u16m4} (uint16\+\_\+t $\ast$base, const int32\+\_\+t stride, vuint16m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8098f85bff1afe9a464a3c62a2c291b5}\label{riscv__vector_8h_a8098f85bff1afe9a464a3c62a2c291b5}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+u16m8} (uint16\+\_\+t $\ast$base, const int32\+\_\+t stride, vuint16m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_a6ef0a95be002f12aae08425db43ac235}{vsse\+\_\+v\+\_\+u32m1}} (uint32\+\_\+t $\ast$base, const int32\+\_\+t stride, vuint32m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6286b185f1a5080cb9634a2b52f00d63}\label{riscv__vector_8h_a6286b185f1a5080cb9634a2b52f00d63}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+u32m2} (uint32\+\_\+t $\ast$base, const int32\+\_\+t stride, vuint32m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a082c4cb11324e9fef02edf9901c8d608}\label{riscv__vector_8h_a082c4cb11324e9fef02edf9901c8d608}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+u32m4} (uint32\+\_\+t $\ast$base, const int32\+\_\+t stride, vuint32m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a20dd8f3e09bb5c3d1480987b22d4933d}\label{riscv__vector_8h_a20dd8f3e09bb5c3d1480987b22d4933d}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+u32m8} (uint32\+\_\+t $\ast$base, const int32\+\_\+t stride, vuint32m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_ad32cacafe61d11b46541291ac5e9e476}{vsse\+\_\+v\+\_\+f32m1}} (float32\+\_\+t $\ast$base, const int32\+\_\+t stride, vfloat32m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af962d05d34f3ee9e04ea5b5efc9a31a8}\label{riscv__vector_8h_af962d05d34f3ee9e04ea5b5efc9a31a8}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+f32m2} (float32\+\_\+t $\ast$base, const int32\+\_\+t stride, vfloat32m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a346158a06ab3770668fca715e40cf300}\label{riscv__vector_8h_a346158a06ab3770668fca715e40cf300}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+f32m4} (float32\+\_\+t $\ast$base, const int32\+\_\+t stride, vfloat32m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a56436edfa9baadc3a725761c2b18910a}\label{riscv__vector_8h_a56436edfa9baadc3a725761c2b18910a}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+f32m8} (float32\+\_\+t $\ast$base, const int32\+\_\+t stride, vfloat32m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_ae79397f96b5a6d07e6a785ef1f07ecf9}{vsse\+\_\+v\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, int8\+\_\+t $\ast$base, const int32\+\_\+t stride, vint8m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8eccf9914dbf7dbdf5f21d07018ffec3}\label{riscv__vector_8h_a8eccf9914dbf7dbdf5f21d07018ffec3}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, int8\+\_\+t $\ast$base, const int32\+\_\+t stride, vint8m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a30f59c9d2be4cae7ece2ad5b2ca1989d}\label{riscv__vector_8h_a30f59c9d2be4cae7ece2ad5b2ca1989d}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, int8\+\_\+t $\ast$base, const int32\+\_\+t stride, vint8m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a26893b5126b526606124d7ad02424ee9}\label{riscv__vector_8h_a26893b5126b526606124d7ad02424ee9}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, int8\+\_\+t $\ast$base, const int32\+\_\+t stride, vint8m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_a537065660a36c622088e78a2afd636af}{vsse\+\_\+v\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, int16\+\_\+t $\ast$base, const int32\+\_\+t stride, vint16m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a42bb430c9baecdf842415b7bda3eea93}\label{riscv__vector_8h_a42bb430c9baecdf842415b7bda3eea93}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, int16\+\_\+t $\ast$base, const int32\+\_\+t stride, vint16m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3364f024a453147c4e9650f507c24ff7}\label{riscv__vector_8h_a3364f024a453147c4e9650f507c24ff7}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, int16\+\_\+t $\ast$base, const int32\+\_\+t stride, vint16m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a317e604168db1819cd1fd415cce69dc6}\label{riscv__vector_8h_a317e604168db1819cd1fd415cce69dc6}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, int16\+\_\+t $\ast$base, const int32\+\_\+t stride, vint16m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_a4f9c3c900b7a825a2d2de5d644be6622}{vsse\+\_\+v\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, int32\+\_\+t $\ast$base, const int32\+\_\+t stride, vint32m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acc9cebb777340b79f1d23d1e379dae12}\label{riscv__vector_8h_acc9cebb777340b79f1d23d1e379dae12}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, int32\+\_\+t $\ast$base, const int32\+\_\+t stride, vint32m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af225784be0af7375585bca85f2b143f8}\label{riscv__vector_8h_af225784be0af7375585bca85f2b143f8}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, int32\+\_\+t $\ast$base, const int32\+\_\+t stride, vint32m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae3f16ff1f15e7ff8a1858a1772b11c69}\label{riscv__vector_8h_ae3f16ff1f15e7ff8a1858a1772b11c69}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, int32\+\_\+t $\ast$base, const int32\+\_\+t stride, vint32m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_a32c639b425d9cf87d43a2f0d8323559e}{vsse\+\_\+v\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, uint8\+\_\+t $\ast$base, const int32\+\_\+t stride, vuint8m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a843b69a8cf66582088f97772d5e67f28}\label{riscv__vector_8h_a843b69a8cf66582088f97772d5e67f28}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, uint8\+\_\+t $\ast$base, const int32\+\_\+t stride, vuint8m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab29b05f7b7fe61684bf95439f94a38cf}\label{riscv__vector_8h_ab29b05f7b7fe61684bf95439f94a38cf}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, uint8\+\_\+t $\ast$base, const int32\+\_\+t stride, vuint8m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8574579080e7c48ec51aec8e8da4f446}\label{riscv__vector_8h_a8574579080e7c48ec51aec8e8da4f446}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, uint8\+\_\+t $\ast$base, const int32\+\_\+t stride, vuint8m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_a79cff6c8b8527098e62f9f7c362f90d9}{vsse\+\_\+v\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, uint16\+\_\+t $\ast$base, const int32\+\_\+t stride, vuint16m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aea3893be55818f94504d2f1101162b03}\label{riscv__vector_8h_aea3893be55818f94504d2f1101162b03}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, uint16\+\_\+t $\ast$base, const int32\+\_\+t stride, vuint16m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5db58cf84aac74ceaf4668c25693cacb}\label{riscv__vector_8h_a5db58cf84aac74ceaf4668c25693cacb}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, uint16\+\_\+t $\ast$base, const int32\+\_\+t stride, vuint16m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a26934d0b0bab781bae9928b5cc1eb2d2}\label{riscv__vector_8h_a26934d0b0bab781bae9928b5cc1eb2d2}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, uint16\+\_\+t $\ast$base, const int32\+\_\+t stride, vuint16m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_a66b57e8fdd18b9244bb660d2e08fe7cc}{vsse\+\_\+v\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, uint32\+\_\+t $\ast$base, const int32\+\_\+t stride, vuint32m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5a2dd39da1971193058016eee223a28c}\label{riscv__vector_8h_a5a2dd39da1971193058016eee223a28c}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, uint32\+\_\+t $\ast$base, const int32\+\_\+t stride, vuint32m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5c7021398a14ad700bd5ae2b99785079}\label{riscv__vector_8h_a5c7021398a14ad700bd5ae2b99785079}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, uint32\+\_\+t $\ast$base, const int32\+\_\+t stride, vuint32m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6a8eb2ac151a553ec18f246661473616}\label{riscv__vector_8h_a6a8eb2ac151a553ec18f246661473616}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, uint32\+\_\+t $\ast$base, const int32\+\_\+t stride, vuint32m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_a1a93dc47d01b65897bb9cfaec669231e}{vsse\+\_\+v\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, float32\+\_\+t $\ast$base, const int32\+\_\+t stride, vfloat32m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5ef602368c817cc61ea740ac4f175bbb}\label{riscv__vector_8h_a5ef602368c817cc61ea740ac4f175bbb}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, float32\+\_\+t $\ast$base, const int32\+\_\+t stride, vfloat32m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a680346365addecce118a16220eb14b8c}\label{riscv__vector_8h_a680346365addecce118a16220eb14b8c}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, float32\+\_\+t $\ast$base, const int32\+\_\+t stride, vfloat32m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac1b6b860f44ec0636b10d3b84dd24169}\label{riscv__vector_8h_ac1b6b860f44ec0636b10d3b84dd24169}} 
\+\_\+\+\_\+rv32 void {\bfseries vsse\+\_\+v\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, float32\+\_\+t $\ast$base, const int32\+\_\+t stride, vfloat32m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac35e12d52daec3869d1a0390a9d9be24}{vlxe\+\_\+v\+\_\+i8m1}} (const int8\+\_\+t $\ast$base, vuint8m1\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac4aaed21c021dffe5b3022b5a603d687}\label{riscv__vector_8h_ac4aaed21c021dffe5b3022b5a603d687}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+i8m2} (const int8\+\_\+t $\ast$base, vuint8m2\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2d74079cd2203349a092990517624a86}\label{riscv__vector_8h_a2d74079cd2203349a092990517624a86}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+i8m4} (const int8\+\_\+t $\ast$base, vuint8m4\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afe35de1560961fae27491bf1768cd4c1}\label{riscv__vector_8h_afe35de1560961fae27491bf1768cd4c1}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+i8m8} (const int8\+\_\+t $\ast$base, vuint8m8\+\_\+t index)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a623d88b1335aeb21d8d63ca251804dfe}{vlxe\+\_\+v\+\_\+i16m1}} (const int16\+\_\+t $\ast$base, vuint16m1\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae71ef6b32375e82580f8c1cb2206278b}\label{riscv__vector_8h_ae71ef6b32375e82580f8c1cb2206278b}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+i16m2} (const int16\+\_\+t $\ast$base, vuint16m2\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad4d0c9eff282f0bf851bb52adc772135}\label{riscv__vector_8h_ad4d0c9eff282f0bf851bb52adc772135}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+i16m4} (const int16\+\_\+t $\ast$base, vuint16m4\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aea4610d26765190b719f6f4d3eff28ea}\label{riscv__vector_8h_aea4610d26765190b719f6f4d3eff28ea}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+i16m8} (const int16\+\_\+t $\ast$base, vuint16m8\+\_\+t index)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7c3cc1fe50459b9c84c6542f48930b6b}{vlxe\+\_\+v\+\_\+i32m1}} (const int32\+\_\+t $\ast$base, vuint32m1\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3b859c27d602a172c96ae375b15d36fc}\label{riscv__vector_8h_a3b859c27d602a172c96ae375b15d36fc}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+i32m2} (const int32\+\_\+t $\ast$base, vuint32m2\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa26efb3ff6f9092813b2fd43ef5b7c14}\label{riscv__vector_8h_aa26efb3ff6f9092813b2fd43ef5b7c14}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+i32m4} (const int32\+\_\+t $\ast$base, vuint32m4\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac40e2129f68086054a0e883deb6f92a2}\label{riscv__vector_8h_ac40e2129f68086054a0e883deb6f92a2}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+i32m8} (const int32\+\_\+t $\ast$base, vuint32m8\+\_\+t index)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a9314a527dd77a729efabec194c55dacd}{vlxe\+\_\+v\+\_\+u8m1}} (const uint8\+\_\+t $\ast$base, vuint8m1\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a15344b2c44012820383967978144e537}\label{riscv__vector_8h_a15344b2c44012820383967978144e537}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+u8m2} (const uint8\+\_\+t $\ast$base, vuint8m2\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9e159eeaee51b698dd9e934d9a7c279e}\label{riscv__vector_8h_a9e159eeaee51b698dd9e934d9a7c279e}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+u8m4} (const uint8\+\_\+t $\ast$base, vuint8m4\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a511e11f41326d34d583b2685ce92fd49}\label{riscv__vector_8h_a511e11f41326d34d583b2685ce92fd49}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+u8m8} (const uint8\+\_\+t $\ast$base, vuint8m8\+\_\+t index)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5b85e494528b840c464b55a41a0cdd43}{vlxe\+\_\+v\+\_\+u16m1}} (const uint16\+\_\+t $\ast$base, vuint16m1\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a87e9fa5ee828bcc43fe0119f6b1be9cd}\label{riscv__vector_8h_a87e9fa5ee828bcc43fe0119f6b1be9cd}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+u16m2} (const uint16\+\_\+t $\ast$base, vuint16m2\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a46eaf1699ea2d6b8d50f00fd8dd13896}\label{riscv__vector_8h_a46eaf1699ea2d6b8d50f00fd8dd13896}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+u16m4} (const uint16\+\_\+t $\ast$base, vuint16m4\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac97c53512d0731b5f78e425d333d4c46}\label{riscv__vector_8h_ac97c53512d0731b5f78e425d333d4c46}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+u16m8} (const uint16\+\_\+t $\ast$base, vuint16m8\+\_\+t index)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a65aaa9ec20af2eaf95384a4df6ac0f3e}{vlxe\+\_\+v\+\_\+u32m1}} (const uint32\+\_\+t $\ast$base, vuint32m1\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6ca53db983c9e6476529eba0e91d7033}\label{riscv__vector_8h_a6ca53db983c9e6476529eba0e91d7033}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+u32m2} (const uint32\+\_\+t $\ast$base, vuint32m2\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa08bf6070796539c18c3d8add7f60ec2}\label{riscv__vector_8h_aa08bf6070796539c18c3d8add7f60ec2}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+u32m4} (const uint32\+\_\+t $\ast$base, vuint32m4\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a85cd5431ecd1e0d4e607ad888a972972}\label{riscv__vector_8h_a85cd5431ecd1e0d4e607ad888a972972}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+u32m8} (const uint32\+\_\+t $\ast$base, vuint32m8\+\_\+t index)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8cefe21be22d9f3ceae03ba6ae821f5c}{vlxe\+\_\+v\+\_\+f32m1}} (const float32\+\_\+t $\ast$base, vuint32m1\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a44d6bdc94a8612451b7ae1dbca521443}\label{riscv__vector_8h_a44d6bdc94a8612451b7ae1dbca521443}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+f32m2} (const float32\+\_\+t $\ast$base, vuint32m2\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a44701f15b029e5bb5134687406b0a204}\label{riscv__vector_8h_a44701f15b029e5bb5134687406b0a204}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+f32m4} (const float32\+\_\+t $\ast$base, vuint32m4\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac2b051ff93d6e0c8f0a83cde8bf0c914}\label{riscv__vector_8h_ac2b051ff93d6e0c8f0a83cde8bf0c914}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+f32m8} (const float32\+\_\+t $\ast$base, vuint32m8\+\_\+t index)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aad5181afb475e87cca6a5c579b6993b9}{vlxe\+\_\+v\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, const int8\+\_\+t $\ast$base, vuint8m1\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af12877c27a3a41ad3de7cc247b0240fb}\label{riscv__vector_8h_af12877c27a3a41ad3de7cc247b0240fb}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, const int8\+\_\+t $\ast$base, vuint8m2\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aca880952db3637368536783ce6512351}\label{riscv__vector_8h_aca880952db3637368536783ce6512351}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, const int8\+\_\+t $\ast$base, vuint8m4\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac02e764b6f28532f4487da0493c1d7ec}\label{riscv__vector_8h_ac02e764b6f28532f4487da0493c1d7ec}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, const int8\+\_\+t $\ast$base, vuint8m8\+\_\+t index)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af520a0429b37ae299f23880a08f9825a}{vlxe\+\_\+v\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, const int16\+\_\+t $\ast$base, vuint16m1\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a45c7fa8aa7f3b3279a0591a6468f130b}\label{riscv__vector_8h_a45c7fa8aa7f3b3279a0591a6468f130b}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, const int16\+\_\+t $\ast$base, vuint16m2\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa2453ba824334c40044eba52d6771b13}\label{riscv__vector_8h_aa2453ba824334c40044eba52d6771b13}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, const int16\+\_\+t $\ast$base, vuint16m4\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a398c6c375705c933a030dc0487989977}\label{riscv__vector_8h_a398c6c375705c933a030dc0487989977}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, const int16\+\_\+t $\ast$base, vuint16m8\+\_\+t index)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac6915c443a0638e8ad72a769fd72d3a7}{vlxe\+\_\+v\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, const int32\+\_\+t $\ast$base, vuint32m1\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8464d193ee8b5d254c5b38a2e4259ccd}\label{riscv__vector_8h_a8464d193ee8b5d254c5b38a2e4259ccd}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, const int32\+\_\+t $\ast$base, vuint32m2\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a872691196d44723ab69b20799bf6599f}\label{riscv__vector_8h_a872691196d44723ab69b20799bf6599f}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, const int32\+\_\+t $\ast$base, vuint32m4\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a11fb206f1d3d36df2af69fe38219267e}\label{riscv__vector_8h_a11fb206f1d3d36df2af69fe38219267e}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, const int32\+\_\+t $\ast$base, vuint32m8\+\_\+t index)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a0fc219ed74e2be8695c86982fd771bda}{vlxe\+\_\+v\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, const uint8\+\_\+t $\ast$base, vuint8m1\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aafd213bc192bcef09754cfa747b2290c}\label{riscv__vector_8h_aafd213bc192bcef09754cfa747b2290c}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, const uint8\+\_\+t $\ast$base, vuint8m2\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab791247b20d604fb40d23abc8ba95fe0}\label{riscv__vector_8h_ab791247b20d604fb40d23abc8ba95fe0}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, const uint8\+\_\+t $\ast$base, vuint8m4\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5f1c60e967763fd5bf363654519dcc2d}\label{riscv__vector_8h_a5f1c60e967763fd5bf363654519dcc2d}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, const uint8\+\_\+t $\ast$base, vuint8m8\+\_\+t index)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a63a31d7723ec45357d1f7273e493e8a2}{vlxe\+\_\+v\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, const uint16\+\_\+t $\ast$base, vuint16m1\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a41638d29cf09fe6e53a8fa90dd525d8d}\label{riscv__vector_8h_a41638d29cf09fe6e53a8fa90dd525d8d}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, const uint16\+\_\+t $\ast$base, vuint16m2\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a17d3d62ebce2a6c63dedadd80d703b21}\label{riscv__vector_8h_a17d3d62ebce2a6c63dedadd80d703b21}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, const uint16\+\_\+t $\ast$base, vuint16m4\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a58c166b38eabcedb3df331113fa97d49}\label{riscv__vector_8h_a58c166b38eabcedb3df331113fa97d49}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, const uint16\+\_\+t $\ast$base, vuint16m8\+\_\+t index)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_abf93dbb19f8f1aa88cc1c4fb0f30be41}{vlxe\+\_\+v\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, const uint32\+\_\+t $\ast$base, vuint32m1\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5ebc73b433e854c90d9de9b2d0b33eec}\label{riscv__vector_8h_a5ebc73b433e854c90d9de9b2d0b33eec}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, const uint32\+\_\+t $\ast$base, vuint32m2\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9d42a48fa048dbf49aefe224cf995491}\label{riscv__vector_8h_a9d42a48fa048dbf49aefe224cf995491}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, const uint32\+\_\+t $\ast$base, vuint32m4\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9bec8b7a98674a390b263078afef27d4}\label{riscv__vector_8h_a9bec8b7a98674a390b263078afef27d4}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, const uint32\+\_\+t $\ast$base, vuint32m8\+\_\+t index)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a943716302bc35030e0b4a638ecac60fe}{vlxe\+\_\+v\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, const float32\+\_\+t $\ast$base, vuint32m1\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a63cd494950b173b352097eaf615b59ec}\label{riscv__vector_8h_a63cd494950b173b352097eaf615b59ec}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, const float32\+\_\+t $\ast$base, vuint32m2\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af12a145c533266722268b46bab136815}\label{riscv__vector_8h_af12a145c533266722268b46bab136815}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, const float32\+\_\+t $\ast$base, vuint32m4\+\_\+t index)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0bee6f549e20b7a179676c43d9c05ed9}\label{riscv__vector_8h_a0bee6f549e20b7a179676c43d9c05ed9}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vlxe\+\_\+v\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, const float32\+\_\+t $\ast$base, vuint32m8\+\_\+t index)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_a9eb7efa03d7d9fbaa087f5518a32c92a}{vsxe\+\_\+v\+\_\+i8m1}} (int8\+\_\+t $\ast$base, vuint8m1\+\_\+t index, vint8m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aadeb83fe1d87f7d09ea11b266020d831}\label{riscv__vector_8h_aadeb83fe1d87f7d09ea11b266020d831}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+i8m2} (int8\+\_\+t $\ast$base, vuint8m2\+\_\+t index, vint8m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4e8adfbba5c2343cd359632e01b180be}\label{riscv__vector_8h_a4e8adfbba5c2343cd359632e01b180be}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+i8m4} (int8\+\_\+t $\ast$base, vuint8m4\+\_\+t index, vint8m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3cc18d85d9703ed2b03276ef7a492929}\label{riscv__vector_8h_a3cc18d85d9703ed2b03276ef7a492929}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+i8m8} (int8\+\_\+t $\ast$base, vuint8m8\+\_\+t index, vint8m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_a6406706262d0509bd5ad9f94eff36c56}{vsxe\+\_\+v\+\_\+i16m1}} (int16\+\_\+t $\ast$base, vuint16m1\+\_\+t index, vint16m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa9c70b4708a5106bd3291c33631125cb}\label{riscv__vector_8h_aa9c70b4708a5106bd3291c33631125cb}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+i16m2} (int16\+\_\+t $\ast$base, vuint16m2\+\_\+t index, vint16m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a644e359950861dacaef56abf2fe65783}\label{riscv__vector_8h_a644e359950861dacaef56abf2fe65783}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+i16m4} (int16\+\_\+t $\ast$base, vuint16m4\+\_\+t index, vint16m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa83191406a7879f2a23a1f51e51b999f}\label{riscv__vector_8h_aa83191406a7879f2a23a1f51e51b999f}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+i16m8} (int16\+\_\+t $\ast$base, vuint16m8\+\_\+t index, vint16m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_ad0113e3e1b2c128a801befc6b1f57cc5}{vsxe\+\_\+v\+\_\+i32m1}} (int32\+\_\+t $\ast$base, vuint32m1\+\_\+t index, vint32m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a52692c60a411c92f8c4c183c6ade51fb}\label{riscv__vector_8h_a52692c60a411c92f8c4c183c6ade51fb}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+i32m2} (int32\+\_\+t $\ast$base, vuint32m2\+\_\+t index, vint32m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a911cca3bcfcda643329a5ff1525c54b0}\label{riscv__vector_8h_a911cca3bcfcda643329a5ff1525c54b0}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+i32m4} (int32\+\_\+t $\ast$base, vuint32m4\+\_\+t index, vint32m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afb94f891528b55d5933c6bd0ba7a084a}\label{riscv__vector_8h_afb94f891528b55d5933c6bd0ba7a084a}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+i32m8} (int32\+\_\+t $\ast$base, vuint32m8\+\_\+t index, vint32m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_a513f84c1696b17186d46c60efae06c92}{vsxe\+\_\+v\+\_\+u8m1}} (uint8\+\_\+t $\ast$base, vuint8m1\+\_\+t index, vuint8m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0acc6e9bbd4f60f77399d1583b17f9d6}\label{riscv__vector_8h_a0acc6e9bbd4f60f77399d1583b17f9d6}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+u8m2} (uint8\+\_\+t $\ast$base, vuint8m2\+\_\+t index, vuint8m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa4c25fc66f2c6788d76556181cae649f}\label{riscv__vector_8h_aa4c25fc66f2c6788d76556181cae649f}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+u8m4} (uint8\+\_\+t $\ast$base, vuint8m4\+\_\+t index, vuint8m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a49a70b7d32cb253b7da3c7eb50b5af7f}\label{riscv__vector_8h_a49a70b7d32cb253b7da3c7eb50b5af7f}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+u8m8} (uint8\+\_\+t $\ast$base, vuint8m8\+\_\+t index, vuint8m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_a3fd54fc808d2bb417a2b61057f059c71}{vsxe\+\_\+v\+\_\+u16m1}} (uint16\+\_\+t $\ast$base, vuint16m1\+\_\+t index, vuint16m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4379d6f020a5328ea942fc116ad8303c}\label{riscv__vector_8h_a4379d6f020a5328ea942fc116ad8303c}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+u16m2} (uint16\+\_\+t $\ast$base, vuint16m2\+\_\+t index, vuint16m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afa81471f3ae19fcfcdabc8a34fb2bcff}\label{riscv__vector_8h_afa81471f3ae19fcfcdabc8a34fb2bcff}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+u16m4} (uint16\+\_\+t $\ast$base, vuint16m4\+\_\+t index, vuint16m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a37430422835b86ca9d0251384dc3aef2}\label{riscv__vector_8h_a37430422835b86ca9d0251384dc3aef2}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+u16m8} (uint16\+\_\+t $\ast$base, vuint16m8\+\_\+t index, vuint16m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_ac8bcafefbd6b47e757a00ecff2fe9b9c}{vsxe\+\_\+v\+\_\+u32m1}} (uint32\+\_\+t $\ast$base, vuint32m1\+\_\+t index, vuint32m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a17bcf8864d7d4be1a5901ba5aea9552c}\label{riscv__vector_8h_a17bcf8864d7d4be1a5901ba5aea9552c}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+u32m2} (uint32\+\_\+t $\ast$base, vuint32m2\+\_\+t index, vuint32m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9a5aa8fa69ddeb080683cdd0b8642560}\label{riscv__vector_8h_a9a5aa8fa69ddeb080683cdd0b8642560}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+u32m4} (uint32\+\_\+t $\ast$base, vuint32m4\+\_\+t index, vuint32m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a44f775a20f80143ef8906d4c84f0c90f}\label{riscv__vector_8h_a44f775a20f80143ef8906d4c84f0c90f}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+u32m8} (uint32\+\_\+t $\ast$base, vuint32m8\+\_\+t index, vuint32m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_a2f5e4a17be30357832fadda61aed7122}{vsxe\+\_\+v\+\_\+f32m1}} (float32\+\_\+t $\ast$base, vuint32m1\+\_\+t index, vfloat32m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a82246cced0db185bafbe4b5fd11b73b5}\label{riscv__vector_8h_a82246cced0db185bafbe4b5fd11b73b5}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+f32m2} (float32\+\_\+t $\ast$base, vuint32m2\+\_\+t index, vfloat32m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1a1aeea9dcb726ff8c6d6b3330502f9a}\label{riscv__vector_8h_a1a1aeea9dcb726ff8c6d6b3330502f9a}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+f32m4} (float32\+\_\+t $\ast$base, vuint32m4\+\_\+t index, vfloat32m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5eb432573635310e3f2b96276bdf881e}\label{riscv__vector_8h_a5eb432573635310e3f2b96276bdf881e}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+f32m8} (float32\+\_\+t $\ast$base, vuint32m8\+\_\+t index, vfloat32m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_a051249209fa0889b0cd894cc124db45e}{vsxe\+\_\+v\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, int8\+\_\+t $\ast$base, vuint8m1\+\_\+t index, vint8m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adbf95ad8f1ee1534d865e8af804fe0b9}\label{riscv__vector_8h_adbf95ad8f1ee1534d865e8af804fe0b9}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, int8\+\_\+t $\ast$base, vuint8m2\+\_\+t index, vint8m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab948152d11dc3977feddcb0fb34bd954}\label{riscv__vector_8h_ab948152d11dc3977feddcb0fb34bd954}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, int8\+\_\+t $\ast$base, vuint8m4\+\_\+t index, vint8m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afdd595fb8c1cb22e4c30bdc154a76068}\label{riscv__vector_8h_afdd595fb8c1cb22e4c30bdc154a76068}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, int8\+\_\+t $\ast$base, vuint8m8\+\_\+t index, vint8m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_a0600b4315566521cb38fbac9e44505db}{vsxe\+\_\+v\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, int16\+\_\+t $\ast$base, vuint16m1\+\_\+t index, vint16m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6fb40a209809eec27cf3483596ccd439}\label{riscv__vector_8h_a6fb40a209809eec27cf3483596ccd439}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, int16\+\_\+t $\ast$base, vuint16m2\+\_\+t index, vint16m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a33447cbad33e3c3ee283f62c20c56ab5}\label{riscv__vector_8h_a33447cbad33e3c3ee283f62c20c56ab5}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, int16\+\_\+t $\ast$base, vuint16m4\+\_\+t index, vint16m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9d5634a92ecf8c45d328d0152fdcd293}\label{riscv__vector_8h_a9d5634a92ecf8c45d328d0152fdcd293}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, int16\+\_\+t $\ast$base, vuint16m8\+\_\+t index, vint16m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_afbe2e3fecf95580f40b6364f8d9c1ef3}{vsxe\+\_\+v\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, int32\+\_\+t $\ast$base, vuint32m1\+\_\+t index, vint32m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0c7f319aea6b7df6a670c5c1515ec32e}\label{riscv__vector_8h_a0c7f319aea6b7df6a670c5c1515ec32e}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, int32\+\_\+t $\ast$base, vuint32m2\+\_\+t index, vint32m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9472cf45ffbfc9a8ae34f996268819e5}\label{riscv__vector_8h_a9472cf45ffbfc9a8ae34f996268819e5}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, int32\+\_\+t $\ast$base, vuint32m4\+\_\+t index, vint32m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abdff41045e50b054843e34155719fae9}\label{riscv__vector_8h_abdff41045e50b054843e34155719fae9}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, int32\+\_\+t $\ast$base, vuint32m8\+\_\+t index, vint32m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_ab94644662a9a0b5cef77a3f8778b6fd0}{vsxe\+\_\+v\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, uint8\+\_\+t $\ast$base, vuint8m1\+\_\+t index, vuint8m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a165b41440d0c64b8e8719cf6326949a1}\label{riscv__vector_8h_a165b41440d0c64b8e8719cf6326949a1}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, uint8\+\_\+t $\ast$base, vuint8m2\+\_\+t index, vuint8m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab9ddd5676444f6a0d3c2de0fdecaf5a2}\label{riscv__vector_8h_ab9ddd5676444f6a0d3c2de0fdecaf5a2}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, uint8\+\_\+t $\ast$base, vuint8m4\+\_\+t index, vuint8m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7f91dc7d5c853e5eb7d2b6c9b83d4485}\label{riscv__vector_8h_a7f91dc7d5c853e5eb7d2b6c9b83d4485}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, uint8\+\_\+t $\ast$base, vuint8m8\+\_\+t index, vuint8m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_a68168af774d304c6f529e891511da51b}{vsxe\+\_\+v\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, uint16\+\_\+t $\ast$base, vuint16m1\+\_\+t index, vuint16m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1b4511ceee3f0d31e091cca1cde1a4c7}\label{riscv__vector_8h_a1b4511ceee3f0d31e091cca1cde1a4c7}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, uint16\+\_\+t $\ast$base, vuint16m2\+\_\+t index, vuint16m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae966b914f93e3c1e2db989326f5e385d}\label{riscv__vector_8h_ae966b914f93e3c1e2db989326f5e385d}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, uint16\+\_\+t $\ast$base, vuint16m4\+\_\+t index, vuint16m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4b769f9f84ad76828f2ca3c2be47e8f2}\label{riscv__vector_8h_a4b769f9f84ad76828f2ca3c2be47e8f2}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, uint16\+\_\+t $\ast$base, vuint16m8\+\_\+t index, vuint16m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_a96c6ee9dfc54bda824fe49f2b7fdf45f}{vsxe\+\_\+v\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, uint32\+\_\+t $\ast$base, vuint32m1\+\_\+t index, vuint32m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7843a69837cb2cde9910996bdceeb348}\label{riscv__vector_8h_a7843a69837cb2cde9910996bdceeb348}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, uint32\+\_\+t $\ast$base, vuint32m2\+\_\+t index, vuint32m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5b8f2011148172d0f1596be6e878632f}\label{riscv__vector_8h_a5b8f2011148172d0f1596be6e878632f}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, uint32\+\_\+t $\ast$base, vuint32m4\+\_\+t index, vuint32m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9f8a3706e692f6a3facb0ecc0dc55998}\label{riscv__vector_8h_a9f8a3706e692f6a3facb0ecc0dc55998}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, uint32\+\_\+t $\ast$base, vuint32m8\+\_\+t index, vuint32m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_a7ed085649195a074de8c7d0b912dd7dd}{vsxe\+\_\+v\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, float32\+\_\+t $\ast$base, vuint32m1\+\_\+t index, vfloat32m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad2d6f28f8d2a9190efd55973f14c6ee0}\label{riscv__vector_8h_ad2d6f28f8d2a9190efd55973f14c6ee0}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, float32\+\_\+t $\ast$base, vuint32m2\+\_\+t index, vfloat32m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a18f9757ad5d3e79f7bf26015d388dc10}\label{riscv__vector_8h_a18f9757ad5d3e79f7bf26015d388dc10}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, float32\+\_\+t $\ast$base, vuint32m4\+\_\+t index, vfloat32m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9f620770f809c18bee50f7a762e9b3ca}\label{riscv__vector_8h_a9f620770f809c18bee50f7a762e9b3ca}} 
\+\_\+\+\_\+rv32 void {\bfseries vsxe\+\_\+v\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, float32\+\_\+t $\ast$base, vuint32m8\+\_\+t index, vfloat32m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_a4e6972a88dbf57a53cb706746318c2f8}{vsuxe\+\_\+v\+\_\+i8m1}} (int8\+\_\+t $\ast$base, vuint8m1\+\_\+t index, vint8m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aea51b327204ed405c065f4f7b936efc8}\label{riscv__vector_8h_aea51b327204ed405c065f4f7b936efc8}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+i8m2} (int8\+\_\+t $\ast$base, vuint8m2\+\_\+t index, vint8m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0db79758454f53f9dd5a9b93d0bc804e}\label{riscv__vector_8h_a0db79758454f53f9dd5a9b93d0bc804e}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+i8m4} (int8\+\_\+t $\ast$base, vuint8m4\+\_\+t index, vint8m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a269142b2da921005f7aaef8dee8f6028}\label{riscv__vector_8h_a269142b2da921005f7aaef8dee8f6028}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+i8m8} (int8\+\_\+t $\ast$base, vuint8m8\+\_\+t index, vint8m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_a537f1b8e3bc0d8df5c7ea5c8beceb773}{vsuxe\+\_\+v\+\_\+i16m1}} (int16\+\_\+t $\ast$base, vuint16m1\+\_\+t index, vint16m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a681cb5639667ce9d334b96f5749717f6}\label{riscv__vector_8h_a681cb5639667ce9d334b96f5749717f6}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+i16m2} (int16\+\_\+t $\ast$base, vuint16m2\+\_\+t index, vint16m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abd65b218ebc759e6fc47d2df2186cf7f}\label{riscv__vector_8h_abd65b218ebc759e6fc47d2df2186cf7f}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+i16m4} (int16\+\_\+t $\ast$base, vuint16m4\+\_\+t index, vint16m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a61ba1fd199faaad0a70b2b90457ba83c}\label{riscv__vector_8h_a61ba1fd199faaad0a70b2b90457ba83c}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+i16m8} (int16\+\_\+t $\ast$base, vuint16m8\+\_\+t index, vint16m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_a0003a341b3a79fbf67462da592a41e05}{vsuxe\+\_\+v\+\_\+i32m1}} (int32\+\_\+t $\ast$base, vuint32m1\+\_\+t index, vint32m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab5b688e46f10d716ea9c190abbbb2575}\label{riscv__vector_8h_ab5b688e46f10d716ea9c190abbbb2575}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+i32m2} (int32\+\_\+t $\ast$base, vuint32m2\+\_\+t index, vint32m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae825d488b29131296a9e6cf0bbe168a8}\label{riscv__vector_8h_ae825d488b29131296a9e6cf0bbe168a8}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+i32m4} (int32\+\_\+t $\ast$base, vuint32m4\+\_\+t index, vint32m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae383704010a29cff5307c7b8230bf78d}\label{riscv__vector_8h_ae383704010a29cff5307c7b8230bf78d}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+i32m8} (int32\+\_\+t $\ast$base, vuint32m8\+\_\+t index, vint32m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_aa967209404977459b4072261b5fa3147}{vsuxe\+\_\+v\+\_\+u8m1}} (uint8\+\_\+t $\ast$base, vuint8m1\+\_\+t index, vuint8m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a955f9fdbdb5b3257aadaaa0c7d6b3984}\label{riscv__vector_8h_a955f9fdbdb5b3257aadaaa0c7d6b3984}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+u8m2} (uint8\+\_\+t $\ast$base, vuint8m2\+\_\+t index, vuint8m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab602505de0e80e0b6517113dfa5fa4ab}\label{riscv__vector_8h_ab602505de0e80e0b6517113dfa5fa4ab}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+u8m4} (uint8\+\_\+t $\ast$base, vuint8m4\+\_\+t index, vuint8m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa034547f71dc1e03b36d08cdfac74b72}\label{riscv__vector_8h_aa034547f71dc1e03b36d08cdfac74b72}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+u8m8} (uint8\+\_\+t $\ast$base, vuint8m8\+\_\+t index, vuint8m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_add52cc5aa0b292e77a739150ab0f8827}{vsuxe\+\_\+v\+\_\+u16m1}} (uint16\+\_\+t $\ast$base, vuint16m1\+\_\+t index, vuint16m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9c8a5b448d291864373640d47bf4a318}\label{riscv__vector_8h_a9c8a5b448d291864373640d47bf4a318}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+u16m2} (uint16\+\_\+t $\ast$base, vuint16m2\+\_\+t index, vuint16m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abe884b507f238ab3ce78672c8d85b881}\label{riscv__vector_8h_abe884b507f238ab3ce78672c8d85b881}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+u16m4} (uint16\+\_\+t $\ast$base, vuint16m4\+\_\+t index, vuint16m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a06dfda3f1707e5d62e01121351ce8510}\label{riscv__vector_8h_a06dfda3f1707e5d62e01121351ce8510}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+u16m8} (uint16\+\_\+t $\ast$base, vuint16m8\+\_\+t index, vuint16m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_adde76c429daea372d78df01d7e409629}{vsuxe\+\_\+v\+\_\+u32m1}} (uint32\+\_\+t $\ast$base, vuint32m1\+\_\+t index, vuint32m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a26daa522494c8966d0833c3982c00d14}\label{riscv__vector_8h_a26daa522494c8966d0833c3982c00d14}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+u32m2} (uint32\+\_\+t $\ast$base, vuint32m2\+\_\+t index, vuint32m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aedb3b5d0250068e9e6c950b9ceaefdf6}\label{riscv__vector_8h_aedb3b5d0250068e9e6c950b9ceaefdf6}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+u32m4} (uint32\+\_\+t $\ast$base, vuint32m4\+\_\+t index, vuint32m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad25b1445f392b8d833de2322d6890d63}\label{riscv__vector_8h_ad25b1445f392b8d833de2322d6890d63}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+u32m8} (uint32\+\_\+t $\ast$base, vuint32m8\+\_\+t index, vuint32m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_a03ad4a2ee8ac1dd0364a30a0869b55b6}{vsuxe\+\_\+v\+\_\+f32m1}} (float32\+\_\+t $\ast$base, vuint32m1\+\_\+t index, vfloat32m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa31f5f31406f69a7718410ccb76cb2ae}\label{riscv__vector_8h_aa31f5f31406f69a7718410ccb76cb2ae}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+f32m2} (float32\+\_\+t $\ast$base, vuint32m2\+\_\+t index, vfloat32m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac26057175a8bf9565af5846c15f601f0}\label{riscv__vector_8h_ac26057175a8bf9565af5846c15f601f0}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+f32m4} (float32\+\_\+t $\ast$base, vuint32m4\+\_\+t index, vfloat32m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a65fa6147d7064404a0ae39ba7cf156e2}\label{riscv__vector_8h_a65fa6147d7064404a0ae39ba7cf156e2}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+f32m8} (float32\+\_\+t $\ast$base, vuint32m8\+\_\+t index, vfloat32m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_ab264445a39809386bb289940213debff}{vsuxe\+\_\+v\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, int8\+\_\+t $\ast$base, vuint8m1\+\_\+t index, vint8m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a58ffdceccadaa69a7704530bda5fc394}\label{riscv__vector_8h_a58ffdceccadaa69a7704530bda5fc394}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, int8\+\_\+t $\ast$base, vuint8m2\+\_\+t index, vint8m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a31c3d7f6b51ae988e64a15a7793a6290}\label{riscv__vector_8h_a31c3d7f6b51ae988e64a15a7793a6290}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, int8\+\_\+t $\ast$base, vuint8m4\+\_\+t index, vint8m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae9c0f3379dfac0eeb09fcb5785586fb3}\label{riscv__vector_8h_ae9c0f3379dfac0eeb09fcb5785586fb3}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, int8\+\_\+t $\ast$base, vuint8m8\+\_\+t index, vint8m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_adc670cb6936d78c23de3b77fdae3b75e}{vsuxe\+\_\+v\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, int16\+\_\+t $\ast$base, vuint16m1\+\_\+t index, vint16m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a28b24cf323c0f51fa66871a984944d39}\label{riscv__vector_8h_a28b24cf323c0f51fa66871a984944d39}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, int16\+\_\+t $\ast$base, vuint16m2\+\_\+t index, vint16m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4b33d16f1326c7bbf2910e58df12d39e}\label{riscv__vector_8h_a4b33d16f1326c7bbf2910e58df12d39e}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, int16\+\_\+t $\ast$base, vuint16m4\+\_\+t index, vint16m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac5f0eb9e7b28657fb9994be9853e8ba8}\label{riscv__vector_8h_ac5f0eb9e7b28657fb9994be9853e8ba8}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, int16\+\_\+t $\ast$base, vuint16m8\+\_\+t index, vint16m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_aa11cf06322c04d077affef72d218e755}{vsuxe\+\_\+v\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, int32\+\_\+t $\ast$base, vuint32m1\+\_\+t index, vint32m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aac1f6a579ac0ff917c8577a76c4fbb44}\label{riscv__vector_8h_aac1f6a579ac0ff917c8577a76c4fbb44}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, int32\+\_\+t $\ast$base, vuint32m2\+\_\+t index, vint32m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4b4b8dc6c4237b57dcaebd858d830a47}\label{riscv__vector_8h_a4b4b8dc6c4237b57dcaebd858d830a47}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, int32\+\_\+t $\ast$base, vuint32m4\+\_\+t index, vint32m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a123939b32b9423be9983971ca0dfc907}\label{riscv__vector_8h_a123939b32b9423be9983971ca0dfc907}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, int32\+\_\+t $\ast$base, vuint32m8\+\_\+t index, vint32m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_a9508db348d3cfd1574ea469ffe7f3bcd}{vsuxe\+\_\+v\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, uint8\+\_\+t $\ast$base, vuint8m1\+\_\+t index, vuint8m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ade80b852df839b17bab875746fb4b8d9}\label{riscv__vector_8h_ade80b852df839b17bab875746fb4b8d9}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, uint8\+\_\+t $\ast$base, vuint8m2\+\_\+t index, vuint8m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5b3c8b4ba11b14488b6f5338ac2e0312}\label{riscv__vector_8h_a5b3c8b4ba11b14488b6f5338ac2e0312}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, uint8\+\_\+t $\ast$base, vuint8m4\+\_\+t index, vuint8m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aca3f70ae9a278a5d204f2562f2c5410a}\label{riscv__vector_8h_aca3f70ae9a278a5d204f2562f2c5410a}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, uint8\+\_\+t $\ast$base, vuint8m8\+\_\+t index, vuint8m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_af4228c81d3117d8ef2d73e9b83a5dec9}{vsuxe\+\_\+v\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, uint16\+\_\+t $\ast$base, vuint16m1\+\_\+t index, vuint16m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab02e75ed60344e58b2047c78b3cdee87}\label{riscv__vector_8h_ab02e75ed60344e58b2047c78b3cdee87}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, uint16\+\_\+t $\ast$base, vuint16m2\+\_\+t index, vuint16m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0f36081e1d180237bf2444b94deda187}\label{riscv__vector_8h_a0f36081e1d180237bf2444b94deda187}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, uint16\+\_\+t $\ast$base, vuint16m4\+\_\+t index, vuint16m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab3e35467481b4c82b40222d1d0600c93}\label{riscv__vector_8h_ab3e35467481b4c82b40222d1d0600c93}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, uint16\+\_\+t $\ast$base, vuint16m8\+\_\+t index, vuint16m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_adfc95b4241d03b3e2c71a0ed8c73aafd}{vsuxe\+\_\+v\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, uint32\+\_\+t $\ast$base, vuint32m1\+\_\+t index, vuint32m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a44cfb47e49172be22b07666a26e4d24b}\label{riscv__vector_8h_a44cfb47e49172be22b07666a26e4d24b}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, uint32\+\_\+t $\ast$base, vuint32m2\+\_\+t index, vuint32m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a06ed5212fe3ce70e8df07022f3a98b59}\label{riscv__vector_8h_a06ed5212fe3ce70e8df07022f3a98b59}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, uint32\+\_\+t $\ast$base, vuint32m4\+\_\+t index, vuint32m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4da72aaef58142a5469e4ba823f648a4}\label{riscv__vector_8h_a4da72aaef58142a5469e4ba823f648a4}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, uint32\+\_\+t $\ast$base, vuint32m8\+\_\+t index, vuint32m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 void \mbox{\hyperlink{riscv__vector_8h_ab7081a2ce23e5d7522c38652162ab513}{vsuxe\+\_\+v\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, float32\+\_\+t $\ast$base, vuint32m1\+\_\+t index, vfloat32m1\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acd4cd7e0d63a0c623ba91391084229f9}\label{riscv__vector_8h_acd4cd7e0d63a0c623ba91391084229f9}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, float32\+\_\+t $\ast$base, vuint32m2\+\_\+t index, vfloat32m2\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7d7f0ac4b90465d9640dec2fb2831a76}\label{riscv__vector_8h_a7d7f0ac4b90465d9640dec2fb2831a76}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, float32\+\_\+t $\ast$base, vuint32m4\+\_\+t index, vfloat32m4\+\_\+t value)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6037896ef7ab114502cabe8326738493}\label{riscv__vector_8h_a6037896ef7ab114502cabe8326738493}} 
\+\_\+\+\_\+rv32 void {\bfseries vsuxe\+\_\+v\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, float32\+\_\+t $\ast$base, vuint32m8\+\_\+t index, vfloat32m8\+\_\+t value)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6bd12bbec366f58430c61d0b61149fd0}{vleff\+\_\+v\+\_\+i8m1}} (const int8\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9e54b8820b8581b369788416f716eb3c}\label{riscv__vector_8h_a9e54b8820b8581b369788416f716eb3c}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vleff\+\_\+v\+\_\+i8m2} (const int8\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad09dd8f0145bcd5a237ac384a865ec85}\label{riscv__vector_8h_ad09dd8f0145bcd5a237ac384a865ec85}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vleff\+\_\+v\+\_\+i8m4} (const int8\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5721e8f8972760780d8a2e6f6c7f733b}\label{riscv__vector_8h_a5721e8f8972760780d8a2e6f6c7f733b}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vleff\+\_\+v\+\_\+i8m8} (const int8\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a04b3b657024caa63de3a19e979ae3a83}{vleff\+\_\+v\+\_\+i16m1}} (const int16\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7f1564b57ed6316dc2448c2506d5bf97}\label{riscv__vector_8h_a7f1564b57ed6316dc2448c2506d5bf97}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vleff\+\_\+v\+\_\+i16m2} (const int16\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a70b8153f418cf8890caf9d1c6964403a}\label{riscv__vector_8h_a70b8153f418cf8890caf9d1c6964403a}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vleff\+\_\+v\+\_\+i16m4} (const int16\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6b35b6b82a6ab4662120409a921f0bec}\label{riscv__vector_8h_a6b35b6b82a6ab4662120409a921f0bec}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vleff\+\_\+v\+\_\+i16m8} (const int16\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af12f73a2d1ec12418579c64911a93854}{vleff\+\_\+v\+\_\+i32m1}} (const int32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8d819c44445a32180ff89a608e99f541}\label{riscv__vector_8h_a8d819c44445a32180ff89a608e99f541}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vleff\+\_\+v\+\_\+i32m2} (const int32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0d06ff8514f181ad2cf3e7714947b848}\label{riscv__vector_8h_a0d06ff8514f181ad2cf3e7714947b848}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vleff\+\_\+v\+\_\+i32m4} (const int32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a26dfa8c4deb71019e4a019fa7e572b4b}\label{riscv__vector_8h_a26dfa8c4deb71019e4a019fa7e572b4b}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vleff\+\_\+v\+\_\+i32m8} (const int32\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a746bb78b3c4ea11eb8ac44a910459193}{vleff\+\_\+v\+\_\+u8m1}} (const uint8\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aeb8b348d321509fa833dd7152f055de1}\label{riscv__vector_8h_aeb8b348d321509fa833dd7152f055de1}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vleff\+\_\+v\+\_\+u8m2} (const uint8\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa77243d1cbd43e0eb092c219d6afa841}\label{riscv__vector_8h_aa77243d1cbd43e0eb092c219d6afa841}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vleff\+\_\+v\+\_\+u8m4} (const uint8\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa7261131b8abdc30bc360d9e766faac9}\label{riscv__vector_8h_aa7261131b8abdc30bc360d9e766faac9}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vleff\+\_\+v\+\_\+u8m8} (const uint8\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a099e1d9416dce286c0077a01eb948b45}{vleff\+\_\+v\+\_\+u16m1}} (const uint16\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_affa5f8dd1abc86833fc62df4a9994598}\label{riscv__vector_8h_affa5f8dd1abc86833fc62df4a9994598}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vleff\+\_\+v\+\_\+u16m2} (const uint16\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8fdb631a763f4656b01c279c9a334d68}\label{riscv__vector_8h_a8fdb631a763f4656b01c279c9a334d68}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vleff\+\_\+v\+\_\+u16m4} (const uint16\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a36069e6a345e50463c7506f2d3fdd71d}\label{riscv__vector_8h_a36069e6a345e50463c7506f2d3fdd71d}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vleff\+\_\+v\+\_\+u16m8} (const uint16\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a55a1e0375aa15692d36d3d7be014cc11}{vleff\+\_\+v\+\_\+u32m1}} (const uint32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a975648dba76241407e1221c4c64b7216}\label{riscv__vector_8h_a975648dba76241407e1221c4c64b7216}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vleff\+\_\+v\+\_\+u32m2} (const uint32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9e00c88680e38fb1e154fbd5599874b8}\label{riscv__vector_8h_a9e00c88680e38fb1e154fbd5599874b8}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vleff\+\_\+v\+\_\+u32m4} (const uint32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0d3221477513245efb7de6d29d83319b}\label{riscv__vector_8h_a0d3221477513245efb7de6d29d83319b}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vleff\+\_\+v\+\_\+u32m8} (const uint32\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a301f523a36fa95f9c25697f61ac36e71}{vleff\+\_\+v\+\_\+f32m1}} (const float32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa02f44a57ef05d551f5475d0893f0413}\label{riscv__vector_8h_aa02f44a57ef05d551f5475d0893f0413}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vleff\+\_\+v\+\_\+f32m2} (const float32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a155c69db0ad56d3bf3145f87c3588d9e}\label{riscv__vector_8h_a155c69db0ad56d3bf3145f87c3588d9e}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vleff\+\_\+v\+\_\+f32m4} (const float32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abbc1a282240ddb3bc8ff5948c705cebd}\label{riscv__vector_8h_abbc1a282240ddb3bc8ff5948c705cebd}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vleff\+\_\+v\+\_\+f32m8} (const float32\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1ed8a42faea522e77e839398137b965d}{vleff\+\_\+v\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, const int8\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6f1674ec8aaa874363d08b1ed6a0e124}\label{riscv__vector_8h_a6f1674ec8aaa874363d08b1ed6a0e124}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vleff\+\_\+v\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, const int8\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a806f0344386d1fa912148ccb44d6ddbe}\label{riscv__vector_8h_a806f0344386d1fa912148ccb44d6ddbe}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vleff\+\_\+v\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, const int8\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6cf480c02de12cd3762fcbe29c9a8b43}\label{riscv__vector_8h_a6cf480c02de12cd3762fcbe29c9a8b43}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vleff\+\_\+v\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, const int8\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a16f37fe3d3f8bc4322140d37f4bcb289}{vleff\+\_\+v\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, const int16\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4fc06dc5c059389587fe3ac9e8518290}\label{riscv__vector_8h_a4fc06dc5c059389587fe3ac9e8518290}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vleff\+\_\+v\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, const int16\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1e5b0abeef32c3f67f0ed4feb3d4e3cd}\label{riscv__vector_8h_a1e5b0abeef32c3f67f0ed4feb3d4e3cd}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vleff\+\_\+v\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, const int16\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0bf36fad474b15c594241bb5b66f438c}\label{riscv__vector_8h_a0bf36fad474b15c594241bb5b66f438c}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vleff\+\_\+v\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, const int16\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a54513528669963f30ba0523dfbaae85e}{vleff\+\_\+v\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, const int32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adcfbf44bfd89a75c8d9a36588d021a0d}\label{riscv__vector_8h_adcfbf44bfd89a75c8d9a36588d021a0d}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vleff\+\_\+v\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, const int32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a13b055caa7e32d8f75ae9ff7aeeb1feb}\label{riscv__vector_8h_a13b055caa7e32d8f75ae9ff7aeeb1feb}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vleff\+\_\+v\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, const int32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a44797b3d701f8ef7a1164f8fef0a08d3}\label{riscv__vector_8h_a44797b3d701f8ef7a1164f8fef0a08d3}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vleff\+\_\+v\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, const int32\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad21e6b896266528b0a9ca0f028bda4d9}{vleff\+\_\+v\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, const uint8\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a969bba85cd0d125399eba639a510946a}\label{riscv__vector_8h_a969bba85cd0d125399eba639a510946a}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vleff\+\_\+v\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, const uint8\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a69597338f8fd8cac0e94d22a37f5b0d3}\label{riscv__vector_8h_a69597338f8fd8cac0e94d22a37f5b0d3}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vleff\+\_\+v\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, const uint8\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7cd57c78029c37e60264d1205b98f07e}\label{riscv__vector_8h_a7cd57c78029c37e60264d1205b98f07e}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vleff\+\_\+v\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, const uint8\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6f65762cba7cdd9661f0377274e8b605}{vleff\+\_\+v\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, const uint16\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6d73e7d50ae00c97e91851a6ac83ee4c}\label{riscv__vector_8h_a6d73e7d50ae00c97e91851a6ac83ee4c}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vleff\+\_\+v\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, const uint16\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abb547683483280058beb9b84267b8e92}\label{riscv__vector_8h_abb547683483280058beb9b84267b8e92}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vleff\+\_\+v\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, const uint16\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4650c0d822f567f58417b0b59d7d395d}\label{riscv__vector_8h_a4650c0d822f567f58417b0b59d7d395d}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vleff\+\_\+v\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, const uint16\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5a6aa88775100993a80e6ebd4206c7c0}{vleff\+\_\+v\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, const uint32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aee4e54bdd3207398914c4f7a718c647a}\label{riscv__vector_8h_aee4e54bdd3207398914c4f7a718c647a}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vleff\+\_\+v\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, const uint32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a007a972fc2ec72c4954e4eccc7020857}\label{riscv__vector_8h_a007a972fc2ec72c4954e4eccc7020857}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vleff\+\_\+v\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, const uint32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af30e5c9b639507afbfd978aebbc139b6}\label{riscv__vector_8h_af30e5c9b639507afbfd978aebbc139b6}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vleff\+\_\+v\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, const uint32\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1cc9d127344906ed5267ea2e79ed2afc}{vleff\+\_\+v\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, const float32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a40e5b955d4ef74784a699d7536397bc5}\label{riscv__vector_8h_a40e5b955d4ef74784a699d7536397bc5}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vleff\+\_\+v\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, const float32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3bef155aa130d8f811888c9fb78dfe16}\label{riscv__vector_8h_a3bef155aa130d8f811888c9fb78dfe16}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vleff\+\_\+v\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, const float32\+\_\+t $\ast$base)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aae9877e056e5cb04f3bf755ac97ba85b}\label{riscv__vector_8h_aae9877e056e5cb04f3bf755ac97ba85b}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vleff\+\_\+v\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, const float32\+\_\+t $\ast$base)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a4ed3cf818851b078411dba59eac0a049}{vadd\+\_\+vv\+\_\+i8m1}} (vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afd6d8ebd0ca963a499695950cfb5906f}\label{riscv__vector_8h_afd6d8ebd0ca963a499695950cfb5906f}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vadd\+\_\+vv\+\_\+i8m2} (vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae934866ee45ac8820fb21dc1ce677894}\label{riscv__vector_8h_ae934866ee45ac8820fb21dc1ce677894}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vadd\+\_\+vv\+\_\+i8m4} (vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a76defca080120c6c012b3b3f26f207d9}\label{riscv__vector_8h_a76defca080120c6c012b3b3f26f207d9}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vadd\+\_\+vv\+\_\+i8m8} (vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae48b1f8aca3c10f634efbab5b4a3eb07}{vadd\+\_\+vv\+\_\+i16m1}} (vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab98201805fb4086632ec02188193f7e1}\label{riscv__vector_8h_ab98201805fb4086632ec02188193f7e1}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vadd\+\_\+vv\+\_\+i16m2} (vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a309ddd134f8d26ed18ff584b9a3ab676}\label{riscv__vector_8h_a309ddd134f8d26ed18ff584b9a3ab676}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vadd\+\_\+vv\+\_\+i16m4} (vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a77e4f9122a67e5bd1a64e889b85a70a4}\label{riscv__vector_8h_a77e4f9122a67e5bd1a64e889b85a70a4}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vadd\+\_\+vv\+\_\+i16m8} (vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a145e38be28a0a8b6a068cff6f4f35ba8}{vadd\+\_\+vv\+\_\+i32m1}} (vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4d0489c1af1cff61e469605dcf4dc407}\label{riscv__vector_8h_a4d0489c1af1cff61e469605dcf4dc407}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vadd\+\_\+vv\+\_\+i32m2} (vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab7ee705e2c6511474b8b56631ad0eb8b}\label{riscv__vector_8h_ab7ee705e2c6511474b8b56631ad0eb8b}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vadd\+\_\+vv\+\_\+i32m4} (vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4a5df8e524b4cf118f44b0cfbceb648c}\label{riscv__vector_8h_a4a5df8e524b4cf118f44b0cfbceb648c}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vadd\+\_\+vv\+\_\+i32m8} (vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa64c7d5fe29dd1df623fc2de2df9ce52}{vadd\+\_\+vv\+\_\+u8m1}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0afb5b3f7ad4bed1332b6d1312ab1717}\label{riscv__vector_8h_a0afb5b3f7ad4bed1332b6d1312ab1717}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vadd\+\_\+vv\+\_\+u8m2} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abec2eb0f24f9616b56a40b41212b5465}\label{riscv__vector_8h_abec2eb0f24f9616b56a40b41212b5465}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vadd\+\_\+vv\+\_\+u8m4} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab2e20a32c5595cb8c6230298ea3a2e6e}\label{riscv__vector_8h_ab2e20a32c5595cb8c6230298ea3a2e6e}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vadd\+\_\+vv\+\_\+u8m8} (vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_afd4a9c1fcbd8eba24a405a1b7b75c8d4}{vadd\+\_\+vv\+\_\+u16m1}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a404c9ce62626f2223520e69f80e76fa4}\label{riscv__vector_8h_a404c9ce62626f2223520e69f80e76fa4}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vadd\+\_\+vv\+\_\+u16m2} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6e78d318017e210411b755671481ef80}\label{riscv__vector_8h_a6e78d318017e210411b755671481ef80}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vadd\+\_\+vv\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7f5bedc12d36796ba92189da7c3a3020}\label{riscv__vector_8h_a7f5bedc12d36796ba92189da7c3a3020}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vadd\+\_\+vv\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_adead5d90f177ed24686f54728dff5b6d}{vadd\+\_\+vv\+\_\+u32m1}} (vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac542eb07f318d78d91d3c6646ee33b1c}\label{riscv__vector_8h_ac542eb07f318d78d91d3c6646ee33b1c}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vadd\+\_\+vv\+\_\+u32m2} (vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0d3985944d8712cf14bc8997c428fd52}\label{riscv__vector_8h_a0d3985944d8712cf14bc8997c428fd52}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vadd\+\_\+vv\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8da1b9b6ab0cb097ae3e2f5d27e3dd78}\label{riscv__vector_8h_a8da1b9b6ab0cb097ae3e2f5d27e3dd78}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vadd\+\_\+vv\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a895c8a465add1a911080cec735071d10}{vadd\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9825aae3a70955a266b5df3a534cf44d}\label{riscv__vector_8h_a9825aae3a70955a266b5df3a534cf44d}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vadd\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9e0544b65e1d2734ead70f63fcf92592}\label{riscv__vector_8h_a9e0544b65e1d2734ead70f63fcf92592}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vadd\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad197419f0db142caee2fe35d33011284}\label{riscv__vector_8h_ad197419f0db142caee2fe35d33011284}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vadd\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a006ce5e5507b4d2945fe20a7ee2000da}{vadd\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aaa7894b2398727f3c9e8b5dfa95bd377}\label{riscv__vector_8h_aaa7894b2398727f3c9e8b5dfa95bd377}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vadd\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3296bc7a181817b9240a2a536561387f}\label{riscv__vector_8h_a3296bc7a181817b9240a2a536561387f}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vadd\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a627b0aca48cc9c5171f1632763528751}\label{riscv__vector_8h_a627b0aca48cc9c5171f1632763528751}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vadd\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a391e16308e1d34d62755b854ff9def74}{vadd\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa22d70befa05b9e7a9966e54c787a007}\label{riscv__vector_8h_aa22d70befa05b9e7a9966e54c787a007}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vadd\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad4f989efb3adac6a1f96c42c82dbc086}\label{riscv__vector_8h_ad4f989efb3adac6a1f96c42c82dbc086}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vadd\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac393333be6095abf695df6ef4769a5b9}\label{riscv__vector_8h_ac393333be6095abf695df6ef4769a5b9}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vadd\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a21ad2978abae7b76a6dd68754af2d826}{vadd\+\_\+vx\+\_\+u8m1}} (vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a47bc1e69413008f4c7c8e6f5517f3d7d}\label{riscv__vector_8h_a47bc1e69413008f4c7c8e6f5517f3d7d}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vadd\+\_\+vx\+\_\+u8m2} (vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a19bc2ca55e2e1b924bb362447f44d25b}\label{riscv__vector_8h_a19bc2ca55e2e1b924bb362447f44d25b}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vadd\+\_\+vx\+\_\+u8m4} (vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9b8da66a2528a8630ec01bddbf4a448a}\label{riscv__vector_8h_a9b8da66a2528a8630ec01bddbf4a448a}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vadd\+\_\+vx\+\_\+u8m8} (vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab2ca362dccaa23dea81005ca8ef01772}{vadd\+\_\+vx\+\_\+u16m1}} (vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abc7a7d2f98e7ca22d4f74bfc72a283b8}\label{riscv__vector_8h_abc7a7d2f98e7ca22d4f74bfc72a283b8}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vadd\+\_\+vx\+\_\+u16m2} (vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2176599f5a5c2097102b790f531bec26}\label{riscv__vector_8h_a2176599f5a5c2097102b790f531bec26}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vadd\+\_\+vx\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab5e1a9be692a6c48f47056341166ee7d}\label{riscv__vector_8h_ab5e1a9be692a6c48f47056341166ee7d}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vadd\+\_\+vx\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ace019f462ba141ed07047c8aaebf4652}{vadd\+\_\+vx\+\_\+u32m1}} (vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7db1dc6004f6068ffacc8f6151adce08}\label{riscv__vector_8h_a7db1dc6004f6068ffacc8f6151adce08}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vadd\+\_\+vx\+\_\+u32m2} (vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab1223232d46f2d559fb3dd1493dc5962}\label{riscv__vector_8h_ab1223232d46f2d559fb3dd1493dc5962}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vadd\+\_\+vx\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae0645efd4dfe559f86347de63fd6ad8e}\label{riscv__vector_8h_ae0645efd4dfe559f86347de63fd6ad8e}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vadd\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab95d0b72fb4cda78184a0d7352ee6723}{vsub\+\_\+vv\+\_\+i8m1}} (vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a452932197a2acb0fe98a3596b7092228}\label{riscv__vector_8h_a452932197a2acb0fe98a3596b7092228}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vsub\+\_\+vv\+\_\+i8m2} (vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a149a9ddc7c44a81967578a6fd4ce3da2}\label{riscv__vector_8h_a149a9ddc7c44a81967578a6fd4ce3da2}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vsub\+\_\+vv\+\_\+i8m4} (vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7aef03eb5198fe5c12e0389586d70ba2}\label{riscv__vector_8h_a7aef03eb5198fe5c12e0389586d70ba2}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vsub\+\_\+vv\+\_\+i8m8} (vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a67a0567f3cdef72c3828158e85feae84}{vsub\+\_\+vv\+\_\+i16m1}} (vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9027a814c48e10ff964e42132acff2db}\label{riscv__vector_8h_a9027a814c48e10ff964e42132acff2db}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vsub\+\_\+vv\+\_\+i16m2} (vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8be84853713a100b0ed6e83672f78d8e}\label{riscv__vector_8h_a8be84853713a100b0ed6e83672f78d8e}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vsub\+\_\+vv\+\_\+i16m4} (vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a38d07fca3d3bcd0a2fc194dc22bc5044}\label{riscv__vector_8h_a38d07fca3d3bcd0a2fc194dc22bc5044}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vsub\+\_\+vv\+\_\+i16m8} (vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6918ca2740c84883aa0a95be08cf5ee4}{vsub\+\_\+vv\+\_\+i32m1}} (vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a233558dd290588aec841858db41513e0}\label{riscv__vector_8h_a233558dd290588aec841858db41513e0}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vsub\+\_\+vv\+\_\+i32m2} (vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3aee69fa00953068ef744e9ee508e4da}\label{riscv__vector_8h_a3aee69fa00953068ef744e9ee508e4da}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vsub\+\_\+vv\+\_\+i32m4} (vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a647cc49ba95472c82233431fbc333c18}\label{riscv__vector_8h_a647cc49ba95472c82233431fbc333c18}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vsub\+\_\+vv\+\_\+i32m8} (vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7c0071220fe8350673a0fa1c4339c6bb}{vsub\+\_\+vv\+\_\+u8m1}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a154fe3f762369c29bfea734d35c44262}\label{riscv__vector_8h_a154fe3f762369c29bfea734d35c44262}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vsub\+\_\+vv\+\_\+u8m2} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a16b6f21df1ecbd4bc31e4d0ebf801115}\label{riscv__vector_8h_a16b6f21df1ecbd4bc31e4d0ebf801115}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vsub\+\_\+vv\+\_\+u8m4} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad59b2dfa4c6778f2850bc18037d9a356}\label{riscv__vector_8h_ad59b2dfa4c6778f2850bc18037d9a356}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vsub\+\_\+vv\+\_\+u8m8} (vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a75cf143cbc443ff955d68a0c0bafa9b1}{vsub\+\_\+vv\+\_\+u16m1}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a12c5599258af88ab62361e009823e4b8}\label{riscv__vector_8h_a12c5599258af88ab62361e009823e4b8}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vsub\+\_\+vv\+\_\+u16m2} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a618aca59897f87825b4d0c3fbffccb84}\label{riscv__vector_8h_a618aca59897f87825b4d0c3fbffccb84}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vsub\+\_\+vv\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a720df002742e67157b8debcf18d00ba6}\label{riscv__vector_8h_a720df002742e67157b8debcf18d00ba6}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vsub\+\_\+vv\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_abe90006664d06fcd62585f9bf38d736e}{vsub\+\_\+vv\+\_\+u32m1}} (vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abb9d91e082a91b2b97d50855e022b613}\label{riscv__vector_8h_abb9d91e082a91b2b97d50855e022b613}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vsub\+\_\+vv\+\_\+u32m2} (vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7a048c0c0f97c637d4d77164a39c2b3b}\label{riscv__vector_8h_a7a048c0c0f97c637d4d77164a39c2b3b}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vsub\+\_\+vv\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2a95c26d386ed8d7e05dbbeb68e3b58d}\label{riscv__vector_8h_a2a95c26d386ed8d7e05dbbeb68e3b58d}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vsub\+\_\+vv\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a9f39d2a90d5f8cc97fee2a851a734030}{vsub\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5bb2484bd25b903e78692535e4eef16e}\label{riscv__vector_8h_a5bb2484bd25b903e78692535e4eef16e}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vsub\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8a2f35c50278959f6afd3aa606300cf9}\label{riscv__vector_8h_a8a2f35c50278959f6afd3aa606300cf9}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vsub\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac3da8522ba88027f3514667aab888629}\label{riscv__vector_8h_ac3da8522ba88027f3514667aab888629}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vsub\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a20b260d7482363b75b0670f4a988448a}{vsub\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af19a391b7295ce86fbadb306aff51a93}\label{riscv__vector_8h_af19a391b7295ce86fbadb306aff51a93}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vsub\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac346c148c40a406c1b7717f01a58de72}\label{riscv__vector_8h_ac346c148c40a406c1b7717f01a58de72}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vsub\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a44cab9a91a7bda93638d42135398a000}\label{riscv__vector_8h_a44cab9a91a7bda93638d42135398a000}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vsub\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a61044319f6fa8961ad627b339d5f65c7}{vsub\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a71537e9f8ce8dd088a6ed7b4a8114d2e}\label{riscv__vector_8h_a71537e9f8ce8dd088a6ed7b4a8114d2e}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vsub\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa84c074e34290da6627d38166176fdac}\label{riscv__vector_8h_aa84c074e34290da6627d38166176fdac}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vsub\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aed66718cdd982694543ba18d674b28c2}\label{riscv__vector_8h_aed66718cdd982694543ba18d674b28c2}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vsub\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5c1600c213fef5b3ee1dac937efaf9e1}{vsub\+\_\+vx\+\_\+u8m1}} (vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a816dd340ab0e145ca73d8415bd7f100b}\label{riscv__vector_8h_a816dd340ab0e145ca73d8415bd7f100b}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vsub\+\_\+vx\+\_\+u8m2} (vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a60c52f9cb8346fd8c4c469cd3f7569d4}\label{riscv__vector_8h_a60c52f9cb8346fd8c4c469cd3f7569d4}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vsub\+\_\+vx\+\_\+u8m4} (vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acfdea4267b2f0fca7399bae8fab4b227}\label{riscv__vector_8h_acfdea4267b2f0fca7399bae8fab4b227}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vsub\+\_\+vx\+\_\+u8m8} (vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8b7312288ae2a6cb5606064dd7c39723}{vsub\+\_\+vx\+\_\+u16m1}} (vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad75952ccafc5117daaa840d8bb922209}\label{riscv__vector_8h_ad75952ccafc5117daaa840d8bb922209}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vsub\+\_\+vx\+\_\+u16m2} (vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6a826903afe5572f19cd3ed9478cff03}\label{riscv__vector_8h_a6a826903afe5572f19cd3ed9478cff03}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vsub\+\_\+vx\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5c2d4db4ad64c696d8134a188cf038cd}\label{riscv__vector_8h_a5c2d4db4ad64c696d8134a188cf038cd}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vsub\+\_\+vx\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a285c3ffa55995e8c3f3b5ba0396d07d9}{vsub\+\_\+vx\+\_\+u32m1}} (vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a047b75ed7d2d1df939981e8338449cb2}\label{riscv__vector_8h_a047b75ed7d2d1df939981e8338449cb2}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vsub\+\_\+vx\+\_\+u32m2} (vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adf20f43422020f78d2423720306a402a}\label{riscv__vector_8h_adf20f43422020f78d2423720306a402a}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vsub\+\_\+vx\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adf35419bd824880e7e8c98349df0a51e}\label{riscv__vector_8h_adf35419bd824880e7e8c98349df0a51e}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vsub\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a80dca9cb18165d5ccaffde7cfdf42874}{vrsub\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0a5c551da4c4d0251d8012656783294a}\label{riscv__vector_8h_a0a5c551da4c4d0251d8012656783294a}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vrsub\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a137773c2300b4b86e3c22295167cdc8a}\label{riscv__vector_8h_a137773c2300b4b86e3c22295167cdc8a}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vrsub\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a230e71f7d8644a3e3e93cb4dc73d3af1}\label{riscv__vector_8h_a230e71f7d8644a3e3e93cb4dc73d3af1}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vrsub\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a4be4cb8a5255f26be3a36a6d69019535}{vrsub\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a13880b302fd403a3c8667cb5aabfb7ae}\label{riscv__vector_8h_a13880b302fd403a3c8667cb5aabfb7ae}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vrsub\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa1bdf7d1f642192a4fb2858b84d4d448}\label{riscv__vector_8h_aa1bdf7d1f642192a4fb2858b84d4d448}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vrsub\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aacef0ddc5b9303c69d804d8ca2a6912d}\label{riscv__vector_8h_aacef0ddc5b9303c69d804d8ca2a6912d}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vrsub\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a22b6813668fb67f13416ca1697577ab2}{vrsub\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a179671ad190d02cff764d1e14af77866}\label{riscv__vector_8h_a179671ad190d02cff764d1e14af77866}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vrsub\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aef31440054fe3f68a42e7988ea0b3ccf}\label{riscv__vector_8h_aef31440054fe3f68a42e7988ea0b3ccf}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vrsub\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_add81d252d6def7bacf1dc3dcfa934fc7}\label{riscv__vector_8h_add81d252d6def7bacf1dc3dcfa934fc7}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vrsub\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a645c49ed39fd9cc82689c3dab2f50f92}{vrsub\+\_\+vx\+\_\+u8m1}} (vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a85d1f7420c3487520ab1029976df707d}\label{riscv__vector_8h_a85d1f7420c3487520ab1029976df707d}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vrsub\+\_\+vx\+\_\+u8m2} (vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1280cfdd014e050febd996ee8ef8eb6b}\label{riscv__vector_8h_a1280cfdd014e050febd996ee8ef8eb6b}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vrsub\+\_\+vx\+\_\+u8m4} (vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2a471929c7a90edffbf937c972a4868f}\label{riscv__vector_8h_a2a471929c7a90edffbf937c972a4868f}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vrsub\+\_\+vx\+\_\+u8m8} (vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a4ea18aa9f76fe85554532d1595a761d7}{vrsub\+\_\+vx\+\_\+u16m1}} (vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac9a7ae67905698be35671313fccab712}\label{riscv__vector_8h_ac9a7ae67905698be35671313fccab712}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vrsub\+\_\+vx\+\_\+u16m2} (vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac0ad2bcb887c2af7d2708379df62d15d}\label{riscv__vector_8h_ac0ad2bcb887c2af7d2708379df62d15d}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vrsub\+\_\+vx\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a687bb39540ba8b79334315e9e4a742aa}\label{riscv__vector_8h_a687bb39540ba8b79334315e9e4a742aa}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vrsub\+\_\+vx\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac3068268d6d276ae1ba7580dd31f5896}{vrsub\+\_\+vx\+\_\+u32m1}} (vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5b99347b794b377e01a4fc86af6443a7}\label{riscv__vector_8h_a5b99347b794b377e01a4fc86af6443a7}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vrsub\+\_\+vx\+\_\+u32m2} (vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa01f99963fe421e8b85fd88b90787c1d}\label{riscv__vector_8h_aa01f99963fe421e8b85fd88b90787c1d}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vrsub\+\_\+vx\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7889dcf78906c687960a0a5e0277a0f7}\label{riscv__vector_8h_a7889dcf78906c687960a0a5e0277a0f7}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vrsub\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6b5892a7485a8cc779491309905e3c27}{vadd\+\_\+vv\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a34f56dbd9b35b6c67a9fd930a4688fc7}\label{riscv__vector_8h_a34f56dbd9b35b6c67a9fd930a4688fc7}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vadd\+\_\+vv\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a037489571bfed58f70d98089a767ea56}\label{riscv__vector_8h_a037489571bfed58f70d98089a767ea56}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vadd\+\_\+vv\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1ed36731d1424bd9126810065db7cd54}\label{riscv__vector_8h_a1ed36731d1424bd9126810065db7cd54}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vadd\+\_\+vv\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a86d411bcb5e5c783068dd89d5fba7def}{vadd\+\_\+vv\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6357c9b3de0fb091abdb213b6e5166d0}\label{riscv__vector_8h_a6357c9b3de0fb091abdb213b6e5166d0}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vadd\+\_\+vv\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a40d97795132f9468825c25ba161c297b}\label{riscv__vector_8h_a40d97795132f9468825c25ba161c297b}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vadd\+\_\+vv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3aab5f8d981c53eed11e3a3419381c42}\label{riscv__vector_8h_a3aab5f8d981c53eed11e3a3419381c42}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vadd\+\_\+vv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a61b677eed41807725a4fed2262c00f4a}{vadd\+\_\+vv\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a36fa303d5e85bf8abd6000595b3bb9dc}\label{riscv__vector_8h_a36fa303d5e85bf8abd6000595b3bb9dc}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vadd\+\_\+vv\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a147c1a773b17ec436186695a79d10178}\label{riscv__vector_8h_a147c1a773b17ec436186695a79d10178}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vadd\+\_\+vv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a804e4065c04375968e5551eef20cb469}\label{riscv__vector_8h_a804e4065c04375968e5551eef20cb469}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vadd\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a40fcca71b33ae1f6cc1f2b97aff81ca5}{vadd\+\_\+vv\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a207404732b2db76b2934a8012c697f2a}\label{riscv__vector_8h_a207404732b2db76b2934a8012c697f2a}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vadd\+\_\+vv\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8a8c7285095459aef7eee8c1e73c1bdf}\label{riscv__vector_8h_a8a8c7285095459aef7eee8c1e73c1bdf}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vadd\+\_\+vv\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1c60c918c62447504bc8e81594dc589e}\label{riscv__vector_8h_a1c60c918c62447504bc8e81594dc589e}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vadd\+\_\+vv\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a263f855f2241a537c157d3e7c5a9524b}{vadd\+\_\+vv\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae995be8489215ab1294e31f8751e8343}\label{riscv__vector_8h_ae995be8489215ab1294e31f8751e8343}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vadd\+\_\+vv\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9b5837ab552491cbc4dbdeb6129a9e22}\label{riscv__vector_8h_a9b5837ab552491cbc4dbdeb6129a9e22}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vadd\+\_\+vv\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4218055d218a86ef83d1e6f2aa36cc64}\label{riscv__vector_8h_a4218055d218a86ef83d1e6f2aa36cc64}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vadd\+\_\+vv\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a086f4b4fbe9a2676df80e1faaee1132c}{vadd\+\_\+vv\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a01980fc51bde82d6d66f663a30c53ef3}\label{riscv__vector_8h_a01980fc51bde82d6d66f663a30c53ef3}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vadd\+\_\+vv\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9459582a25d0ef3ae7a665483ae9b54c}\label{riscv__vector_8h_a9459582a25d0ef3ae7a665483ae9b54c}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vadd\+\_\+vv\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a55738602982ea6ae0fcfc26087e8c0c7}\label{riscv__vector_8h_a55738602982ea6ae0fcfc26087e8c0c7}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vadd\+\_\+vv\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a69e0f20e95b347980693ee3834c767ba}{vadd\+\_\+vx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac78266a577039dd03ce22725b5c4debd}\label{riscv__vector_8h_ac78266a577039dd03ce22725b5c4debd}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vadd\+\_\+vx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa22843a8662dc09ab0f9f8b2df357059}\label{riscv__vector_8h_aa22843a8662dc09ab0f9f8b2df357059}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vadd\+\_\+vx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0a71ffda533b8051be3317dbdff8adc6}\label{riscv__vector_8h_a0a71ffda533b8051be3317dbdff8adc6}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vadd\+\_\+vx\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad1982c72b410688d45804a05518c4de9}{vadd\+\_\+vx\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2f71acc5c1e47e9bead4c467a4918645}\label{riscv__vector_8h_a2f71acc5c1e47e9bead4c467a4918645}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vadd\+\_\+vx\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adc33da7e8d8a8e51f706e3e5e66b5bf7}\label{riscv__vector_8h_adc33da7e8d8a8e51f706e3e5e66b5bf7}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vadd\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a52892619e6f68965a91b231ecd29372a}\label{riscv__vector_8h_a52892619e6f68965a91b231ecd29372a}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vadd\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6ed4ec288c8f2d787f825926ff28da78}{vadd\+\_\+vx\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adb546326e498f02b4480c05b3812c96f}\label{riscv__vector_8h_adb546326e498f02b4480c05b3812c96f}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vadd\+\_\+vx\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8bbeccdefa99b139484fbc708b25ebe4}\label{riscv__vector_8h_a8bbeccdefa99b139484fbc708b25ebe4}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vadd\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af7cfa93d78d250df1c7e3b8b518055d2}\label{riscv__vector_8h_af7cfa93d78d250df1c7e3b8b518055d2}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vadd\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2df2ec73914e3bd387fbd5705bc246fe}{vadd\+\_\+vx\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af9b14db4018eb4b80c9c8b2820fb457b}\label{riscv__vector_8h_af9b14db4018eb4b80c9c8b2820fb457b}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vadd\+\_\+vx\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1bd57b0a3a28d9384f619993ba2618a3}\label{riscv__vector_8h_a1bd57b0a3a28d9384f619993ba2618a3}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vadd\+\_\+vx\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a777704bfdf2af2c3a39715742eae6aef}\label{riscv__vector_8h_a777704bfdf2af2c3a39715742eae6aef}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vadd\+\_\+vx\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab9393e469a19627ded3934a7923860da}{vadd\+\_\+vx\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aec5e4a63dd292b8a81b84a6e57ec4ace}\label{riscv__vector_8h_aec5e4a63dd292b8a81b84a6e57ec4ace}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vadd\+\_\+vx\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a73c31a4547983aa607bcb092d056597d}\label{riscv__vector_8h_a73c31a4547983aa607bcb092d056597d}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vadd\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2bc74a9e9dad3b8daa06d1d5ea2bd989}\label{riscv__vector_8h_a2bc74a9e9dad3b8daa06d1d5ea2bd989}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vadd\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af669dbc82a0771964a50fc8b61d53008}{vadd\+\_\+vx\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a634c936db2b23442ffc822cc6f1db22a}\label{riscv__vector_8h_a634c936db2b23442ffc822cc6f1db22a}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vadd\+\_\+vx\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aae3230200175ba0098606557356a2205}\label{riscv__vector_8h_aae3230200175ba0098606557356a2205}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vadd\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad3ec14c0615e4f3359600ba97f4f941e}\label{riscv__vector_8h_ad3ec14c0615e4f3359600ba97f4f941e}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vadd\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae395afa1f4046178a3d51a10b74c8f99}{vsub\+\_\+vv\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a15392b7731094f237d1f8eba8530d7d6}\label{riscv__vector_8h_a15392b7731094f237d1f8eba8530d7d6}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vsub\+\_\+vv\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a15e07ba38eddcc93e11915c2bea835f6}\label{riscv__vector_8h_a15e07ba38eddcc93e11915c2bea835f6}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vsub\+\_\+vv\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab4636bde97abea79decfefbc4ddc630b}\label{riscv__vector_8h_ab4636bde97abea79decfefbc4ddc630b}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vsub\+\_\+vv\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a55bea1fdcbad83c9cf69cd9335e74e8e}{vsub\+\_\+vv\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac403ee6cd91f837b293e72ce108b3ef1}\label{riscv__vector_8h_ac403ee6cd91f837b293e72ce108b3ef1}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vsub\+\_\+vv\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a134d5a767a95a78b09e6591fc227df8b}\label{riscv__vector_8h_a134d5a767a95a78b09e6591fc227df8b}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vsub\+\_\+vv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a433a4b930316f9af39840602f3399316}\label{riscv__vector_8h_a433a4b930316f9af39840602f3399316}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vsub\+\_\+vv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a57649caf0b49ee1c7dfc5dc79756b155}{vsub\+\_\+vv\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1e8ad67cba3d69914ea47bd3b80e7885}\label{riscv__vector_8h_a1e8ad67cba3d69914ea47bd3b80e7885}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vsub\+\_\+vv\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a546f7e33e20884e128a5e4eb1373eaa5}\label{riscv__vector_8h_a546f7e33e20884e128a5e4eb1373eaa5}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vsub\+\_\+vv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a51c8839667ec45d43e8775b54e19f4f8}\label{riscv__vector_8h_a51c8839667ec45d43e8775b54e19f4f8}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vsub\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a316abd031b15547b7232561547418147}{vsub\+\_\+vv\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad73f427fb0a2a4deb3bba37f58c7050b}\label{riscv__vector_8h_ad73f427fb0a2a4deb3bba37f58c7050b}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vsub\+\_\+vv\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae5e7b40866a8c717b6c9e9f8c88008fd}\label{riscv__vector_8h_ae5e7b40866a8c717b6c9e9f8c88008fd}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vsub\+\_\+vv\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a15549a944a3a7926edd53afd34aadac9}\label{riscv__vector_8h_a15549a944a3a7926edd53afd34aadac9}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vsub\+\_\+vv\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a34faeeb9cebee5ebf3a528028b02688d}{vsub\+\_\+vv\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac2d5973e13c4318fc13383e39bd4a194}\label{riscv__vector_8h_ac2d5973e13c4318fc13383e39bd4a194}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vsub\+\_\+vv\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa80558f7d7f602111d9046727d291bae}\label{riscv__vector_8h_aa80558f7d7f602111d9046727d291bae}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vsub\+\_\+vv\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aff1a835bff253d99984de0f144df1bb3}\label{riscv__vector_8h_aff1a835bff253d99984de0f144df1bb3}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vsub\+\_\+vv\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8bffe37921fb3b41bdb143bbb95de531}{vsub\+\_\+vv\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a89b1a2bb0b46cb5e2ca08d710c113777}\label{riscv__vector_8h_a89b1a2bb0b46cb5e2ca08d710c113777}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vsub\+\_\+vv\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a34d92dcf93ccc3082d47b8af0fa32e4f}\label{riscv__vector_8h_a34d92dcf93ccc3082d47b8af0fa32e4f}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vsub\+\_\+vv\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aeb72bd9b9d00f39780cbebb380ab5a19}\label{riscv__vector_8h_aeb72bd9b9d00f39780cbebb380ab5a19}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vsub\+\_\+vv\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1932172f2c6c2d79648c12b179884f3a}{vsub\+\_\+vx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5fa82e36c984fcc2e2496404c428df66}\label{riscv__vector_8h_a5fa82e36c984fcc2e2496404c428df66}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vsub\+\_\+vx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a69e1b3a51c337886da40738acea84a02}\label{riscv__vector_8h_a69e1b3a51c337886da40738acea84a02}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vsub\+\_\+vx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7cf7f23971453e0888b5e34237df726b}\label{riscv__vector_8h_a7cf7f23971453e0888b5e34237df726b}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vsub\+\_\+vx\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a0d2c00f8572e239fa13a67a0169973b6}{vsub\+\_\+vx\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a75c6e00eb9b78ac1cd5bc91774282b2f}\label{riscv__vector_8h_a75c6e00eb9b78ac1cd5bc91774282b2f}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vsub\+\_\+vx\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa0a44948601a26dfedf753ae16c57a39}\label{riscv__vector_8h_aa0a44948601a26dfedf753ae16c57a39}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vsub\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa8ae6cfedda79c4866557fffa40ab448}\label{riscv__vector_8h_aa8ae6cfedda79c4866557fffa40ab448}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vsub\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7849ffaf8754c86548019140b06be093}{vsub\+\_\+vx\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa6bfeed0306e044b35fdc546b969d7f2}\label{riscv__vector_8h_aa6bfeed0306e044b35fdc546b969d7f2}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vsub\+\_\+vx\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8328f72fe4f563a0f690d1dbc2a3256a}\label{riscv__vector_8h_a8328f72fe4f563a0f690d1dbc2a3256a}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vsub\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a716d7c8d3d61d9839182b228f00af8f8}\label{riscv__vector_8h_a716d7c8d3d61d9839182b228f00af8f8}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vsub\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a71f7b74ec7e5102eaa159898c96c8291}{vsub\+\_\+vx\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_add9175c8b54c3e39da42a15694548c60}\label{riscv__vector_8h_add9175c8b54c3e39da42a15694548c60}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vsub\+\_\+vx\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0659204b921b36704238b9a84ea398bd}\label{riscv__vector_8h_a0659204b921b36704238b9a84ea398bd}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vsub\+\_\+vx\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af7a5975c9da1c001662f97b3eadc8176}\label{riscv__vector_8h_af7a5975c9da1c001662f97b3eadc8176}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vsub\+\_\+vx\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a408a6d1a4af1d3c995e0485ba4fae633}{vsub\+\_\+vx\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aab12002d9371abac65154134e972cd1b}\label{riscv__vector_8h_aab12002d9371abac65154134e972cd1b}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vsub\+\_\+vx\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2eb1e3aff3d78b178d849e1f582769aa}\label{riscv__vector_8h_a2eb1e3aff3d78b178d849e1f582769aa}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vsub\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8fe8caef4904ad2a8c22bf97bb61c8e8}\label{riscv__vector_8h_a8fe8caef4904ad2a8c22bf97bb61c8e8}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vsub\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae78fa13d076d016240d9fd3bc1a4068b}{vsub\+\_\+vx\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad29e53551feff332f805f366171e0f9f}\label{riscv__vector_8h_ad29e53551feff332f805f366171e0f9f}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vsub\+\_\+vx\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa2a641471ed84f211be32eead7ba77f1}\label{riscv__vector_8h_aa2a641471ed84f211be32eead7ba77f1}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vsub\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a67753fbc447dca2d9b469dfd1fce6443}\label{riscv__vector_8h_a67753fbc447dca2d9b469dfd1fce6443}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vsub\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a71c90644f501ace7f29ee5f1c1d21e61}{vrsub\+\_\+vx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4deb54d185233522da8023c573dde490}\label{riscv__vector_8h_a4deb54d185233522da8023c573dde490}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vrsub\+\_\+vx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abc22496f5456e57af18613d7bd8ee2d4}\label{riscv__vector_8h_abc22496f5456e57af18613d7bd8ee2d4}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vrsub\+\_\+vx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a49078530d055708091985fc2a4ef7fca}\label{riscv__vector_8h_a49078530d055708091985fc2a4ef7fca}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vrsub\+\_\+vx\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa0209c89f90a5ca5ebf8c6a0d28a7ead}{vrsub\+\_\+vx\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a471dd9465385ec01411d6d5c3d7460a5}\label{riscv__vector_8h_a471dd9465385ec01411d6d5c3d7460a5}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vrsub\+\_\+vx\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa0fe8fcce94d03ad597b32d0e2284459}\label{riscv__vector_8h_aa0fe8fcce94d03ad597b32d0e2284459}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vrsub\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac31aff41cb2142b037e6ac7e96ba6760}\label{riscv__vector_8h_ac31aff41cb2142b037e6ac7e96ba6760}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vrsub\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a07a2aeb107d19bf561b47f90f7b397e1}{vrsub\+\_\+vx\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a87d5faf9493272160c1c502b15c8ac8d}\label{riscv__vector_8h_a87d5faf9493272160c1c502b15c8ac8d}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vrsub\+\_\+vx\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a07617568723faf0e76249b4f41981a02}\label{riscv__vector_8h_a07617568723faf0e76249b4f41981a02}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vrsub\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abd0d8400b06a4adad1ac6228082b5154}\label{riscv__vector_8h_abd0d8400b06a4adad1ac6228082b5154}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vrsub\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a18fc3209b899f4f5262775c5fc959ae6}{vrsub\+\_\+vx\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a396c47b3c0ba1ec2a6fe4621cc804d45}\label{riscv__vector_8h_a396c47b3c0ba1ec2a6fe4621cc804d45}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vrsub\+\_\+vx\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a408ea4f671c085ce369e687b6855432c}\label{riscv__vector_8h_a408ea4f671c085ce369e687b6855432c}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vrsub\+\_\+vx\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4b8ba2103bce5a600ac4134421fa2d4f}\label{riscv__vector_8h_a4b8ba2103bce5a600ac4134421fa2d4f}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vrsub\+\_\+vx\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a4f2f8c23d18d2689fb438edf8c99cf71}{vrsub\+\_\+vx\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac563c4bce9b0f28425cf25c2f18c007d}\label{riscv__vector_8h_ac563c4bce9b0f28425cf25c2f18c007d}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vrsub\+\_\+vx\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae525175c313225edee1caf7c4e217919}\label{riscv__vector_8h_ae525175c313225edee1caf7c4e217919}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vrsub\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9012d8ea46955a4fb7da262c18df25b4}\label{riscv__vector_8h_a9012d8ea46955a4fb7da262c18df25b4}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vrsub\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_abbe4de4b762318ce11ae64bfef51204a}{vrsub\+\_\+vx\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a769c2e701607749d08d85674c872624d}\label{riscv__vector_8h_a769c2e701607749d08d85674c872624d}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vrsub\+\_\+vx\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a12131ff0d7580619d2c643772db5ae3c}\label{riscv__vector_8h_a12131ff0d7580619d2c643772db5ae3c}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vrsub\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7494bdc391b0ad708f8140087db21f57}\label{riscv__vector_8h_a7494bdc391b0ad708f8140087db21f57}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vrsub\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3301a16372d73d8d0ab15f81b28eeeff}{vwaddu\+\_\+vv\+\_\+u16m2}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6d342e19d5590780addd2b415dcc9086}\label{riscv__vector_8h_a6d342e19d5590780addd2b415dcc9086}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vwaddu\+\_\+vv\+\_\+u16m4} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af6b0f80e8afdaead08eb6a68e2d47074}\label{riscv__vector_8h_af6b0f80e8afdaead08eb6a68e2d47074}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vwaddu\+\_\+vv\+\_\+u16m8} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a95956e5ea023df125a4055be217e0b29}{vwaddu\+\_\+vv\+\_\+u32m2}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a24d0907cea976fc1740137dda4278dc3}\label{riscv__vector_8h_a24d0907cea976fc1740137dda4278dc3}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vwaddu\+\_\+vv\+\_\+u32m4} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3e21ab305898b8193a52ac3652dbbd8b}\label{riscv__vector_8h_a3e21ab305898b8193a52ac3652dbbd8b}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vwaddu\+\_\+vv\+\_\+u32m8} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad0d9a48a2b8db8e6748452412bc102ac}{vwaddu\+\_\+vx\+\_\+u16m2}} (vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1a59ac2c026377698e75f09ff6eecaba}\label{riscv__vector_8h_a1a59ac2c026377698e75f09ff6eecaba}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vwaddu\+\_\+vx\+\_\+u16m4} (vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a324b9e206c97c8513db5b1c5c0f40920}\label{riscv__vector_8h_a324b9e206c97c8513db5b1c5c0f40920}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vwaddu\+\_\+vx\+\_\+u16m8} (vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3f53337b30cfebb5afdbac6643c0ec38}{vwaddu\+\_\+vx\+\_\+u32m2}} (vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aff732c4bb518b42341276add19eb2efd}\label{riscv__vector_8h_aff732c4bb518b42341276add19eb2efd}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vwaddu\+\_\+vx\+\_\+u32m4} (vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8a1cbeb4f2f565b1f96e8b3eda08b424}\label{riscv__vector_8h_a8a1cbeb4f2f565b1f96e8b3eda08b424}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vwaddu\+\_\+vx\+\_\+u32m8} (vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_adad97f25c96c88a64b4801a0e6fe1d5f}{vwsubu\+\_\+vv\+\_\+u16m2}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a90913fb0d895cb54e5cb311be7976fb5}\label{riscv__vector_8h_a90913fb0d895cb54e5cb311be7976fb5}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vwsubu\+\_\+vv\+\_\+u16m4} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad9690915a5f47b3c35290f97e5446ddf}\label{riscv__vector_8h_ad9690915a5f47b3c35290f97e5446ddf}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vwsubu\+\_\+vv\+\_\+u16m8} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_affefd30767473bc654c37aee2f87ae6a}{vwsubu\+\_\+vv\+\_\+u32m2}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac8b28931956c648dd12e32dae526c04d}\label{riscv__vector_8h_ac8b28931956c648dd12e32dae526c04d}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vwsubu\+\_\+vv\+\_\+u32m4} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9430be20d23ab157de8267110043ce9c}\label{riscv__vector_8h_a9430be20d23ab157de8267110043ce9c}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vwsubu\+\_\+vv\+\_\+u32m8} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_acda7a81cff090850b7621d23fce1e5c4}{vwsubu\+\_\+vx\+\_\+u16m2}} (vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5239d2103f273129a53719c20076bd1e}\label{riscv__vector_8h_a5239d2103f273129a53719c20076bd1e}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vwsubu\+\_\+vx\+\_\+u16m4} (vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1554575d889c35cf2c4d2733cce046e0}\label{riscv__vector_8h_a1554575d889c35cf2c4d2733cce046e0}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vwsubu\+\_\+vx\+\_\+u16m8} (vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a79f3c556778b4c260d153c257efe20ba}{vwsubu\+\_\+vx\+\_\+u32m2}} (vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac6e2fe4a3b6fd6135fb3109d6db224da}\label{riscv__vector_8h_ac6e2fe4a3b6fd6135fb3109d6db224da}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vwsubu\+\_\+vx\+\_\+u32m4} (vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a555329e0ef82e94f92396dc1149ed5f5}\label{riscv__vector_8h_a555329e0ef82e94f92396dc1149ed5f5}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vwsubu\+\_\+vx\+\_\+u32m8} (vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1d7f361fefcf26a975c77322739e6812}{vwadd\+\_\+vv\+\_\+i16m2}} (vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acd671798690a2db24fb5040eb8c8d46f}\label{riscv__vector_8h_acd671798690a2db24fb5040eb8c8d46f}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vwadd\+\_\+vv\+\_\+i16m4} (vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0be93a1f7686e6baafbe98a05581344f}\label{riscv__vector_8h_a0be93a1f7686e6baafbe98a05581344f}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vwadd\+\_\+vv\+\_\+i16m8} (vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a78e7f6b45e9b138ca01fe58945bac927}{vwadd\+\_\+vv\+\_\+i32m2}} (vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af39bf6452ccd5d319c755bfd6ae021f2}\label{riscv__vector_8h_af39bf6452ccd5d319c755bfd6ae021f2}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vwadd\+\_\+vv\+\_\+i32m4} (vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a85c229438bb5d4b71c095caac7e1eedd}\label{riscv__vector_8h_a85c229438bb5d4b71c095caac7e1eedd}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vwadd\+\_\+vv\+\_\+i32m8} (vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad6b7b6a3627d9e0ebf581375ac51ad4a}{vwadd\+\_\+vx\+\_\+i16m2}} (vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa47742b15344f205b071cbec41252698}\label{riscv__vector_8h_aa47742b15344f205b071cbec41252698}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vwadd\+\_\+vx\+\_\+i16m4} (vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a819f49cae9a39c3ab1a1e55649a59268}\label{riscv__vector_8h_a819f49cae9a39c3ab1a1e55649a59268}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vwadd\+\_\+vx\+\_\+i16m8} (vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae247be4638a429268f8dc7f38899937e}{vwadd\+\_\+vx\+\_\+i32m2}} (vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad9d993a688492290cb813abb93960b9e}\label{riscv__vector_8h_ad9d993a688492290cb813abb93960b9e}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vwadd\+\_\+vx\+\_\+i32m4} (vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9babbbab49b1233ddcb0bb57fc9c34a9}\label{riscv__vector_8h_a9babbbab49b1233ddcb0bb57fc9c34a9}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vwadd\+\_\+vx\+\_\+i32m8} (vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab2b7d4565e149c8d719a256f33df6231}{vwsub\+\_\+vv\+\_\+i16m2}} (vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a73e7cd4fd705bdae1505e665185f0747}\label{riscv__vector_8h_a73e7cd4fd705bdae1505e665185f0747}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vwsub\+\_\+vv\+\_\+i16m4} (vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a21c6e2f85d100f01877b44caa3a48191}\label{riscv__vector_8h_a21c6e2f85d100f01877b44caa3a48191}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vwsub\+\_\+vv\+\_\+i16m8} (vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae04afb917424bb024b3a1e01cdd108cf}{vwsub\+\_\+vv\+\_\+i32m2}} (vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a869246274141a55dd9030b83b04ed6bd}\label{riscv__vector_8h_a869246274141a55dd9030b83b04ed6bd}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vwsub\+\_\+vv\+\_\+i32m4} (vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6be2c87b0dc87c2481f716b757ac10a5}\label{riscv__vector_8h_a6be2c87b0dc87c2481f716b757ac10a5}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vwsub\+\_\+vv\+\_\+i32m8} (vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a0451323176f56a89cc062476af17fc7e}{vwsub\+\_\+vx\+\_\+i16m2}} (vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a179c29f503e6264f9a9bdbfa6f60f0a0}\label{riscv__vector_8h_a179c29f503e6264f9a9bdbfa6f60f0a0}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vwsub\+\_\+vx\+\_\+i16m4} (vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8d6c8921ec1b075139c0053b5c24e6f1}\label{riscv__vector_8h_a8d6c8921ec1b075139c0053b5c24e6f1}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vwsub\+\_\+vx\+\_\+i16m8} (vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a530262e7bf932aae0510324105d17adf}{vwsub\+\_\+vx\+\_\+i32m2}} (vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5485198bb440cdb4c2b6e4d19ece4493}\label{riscv__vector_8h_a5485198bb440cdb4c2b6e4d19ece4493}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vwsub\+\_\+vx\+\_\+i32m4} (vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2a001b8d3ea588e9b5ac4b9472b34256}\label{riscv__vector_8h_a2a001b8d3ea588e9b5ac4b9472b34256}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vwsub\+\_\+vx\+\_\+i32m8} (vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a63b2914a6025a2c9a649c825273a2b20}{vwaddu\+\_\+wv\+\_\+u16m2}} (vuint16m2\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abee5c26009bb962c92a0363af34f5c57}\label{riscv__vector_8h_abee5c26009bb962c92a0363af34f5c57}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vwaddu\+\_\+wv\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3fd6fefdb45dd6c8686a655990b2adc8}\label{riscv__vector_8h_a3fd6fefdb45dd6c8686a655990b2adc8}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vwaddu\+\_\+wv\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac01854508160a26c6d2fd8cb7e765e33}{vwaddu\+\_\+wv\+\_\+u32m2}} (vuint32m2\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac1a77681e570a38ca3c684c57f15a45b}\label{riscv__vector_8h_ac1a77681e570a38ca3c684c57f15a45b}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vwaddu\+\_\+wv\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a154fc4be8f7f77ee4a0d045493df094c}\label{riscv__vector_8h_a154fc4be8f7f77ee4a0d045493df094c}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vwaddu\+\_\+wv\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a43c85c56409a4d3d888c7a1c41a5f5b0}{vwaddu\+\_\+wx\+\_\+u16m2}} (vuint16m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5e0df86cc9ae59f547e76d98c0b366d9}\label{riscv__vector_8h_a5e0df86cc9ae59f547e76d98c0b366d9}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vwaddu\+\_\+wx\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae239020c48a11e32d4cfff366b40f59d}\label{riscv__vector_8h_ae239020c48a11e32d4cfff366b40f59d}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vwaddu\+\_\+wx\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_abe45244f41b8de29fc6160be1acf1c16}{vwaddu\+\_\+wx\+\_\+u32m2}} (vuint32m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aec2ab19ff4e646e82e752d41e4c53b80}\label{riscv__vector_8h_aec2ab19ff4e646e82e752d41e4c53b80}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vwaddu\+\_\+wx\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aef325368e0df4105c9327fbd169b5fd7}\label{riscv__vector_8h_aef325368e0df4105c9327fbd169b5fd7}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vwaddu\+\_\+wx\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a17593845df4cbefe1da78c30fe246b0e}{vwsubu\+\_\+wv\+\_\+u16m2}} (vuint16m2\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aedf2cb05ae37778d8a5bf983e9afcd33}\label{riscv__vector_8h_aedf2cb05ae37778d8a5bf983e9afcd33}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vwsubu\+\_\+wv\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab292b19c9b2e233df612e3ba97935f53}\label{riscv__vector_8h_ab292b19c9b2e233df612e3ba97935f53}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vwsubu\+\_\+wv\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_adac5c6408211a5844553600d93f97584}{vwsubu\+\_\+wv\+\_\+u32m2}} (vuint32m2\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa07f07d4ece15d4a53de25aef7da0ad7}\label{riscv__vector_8h_aa07f07d4ece15d4a53de25aef7da0ad7}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vwsubu\+\_\+wv\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af5b910ce909c13cfedcd6c1544ecd324}\label{riscv__vector_8h_af5b910ce909c13cfedcd6c1544ecd324}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vwsubu\+\_\+wv\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af8821f852b171c11b7afb00a762ff4a7}{vwsubu\+\_\+wx\+\_\+u16m2}} (vuint16m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8fa355f8be448eb7fcb0d418986a7442}\label{riscv__vector_8h_a8fa355f8be448eb7fcb0d418986a7442}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vwsubu\+\_\+wx\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a820d4110f25028e24aa094e2ae5b0618}\label{riscv__vector_8h_a820d4110f25028e24aa094e2ae5b0618}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vwsubu\+\_\+wx\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab9c0ab6d31e1fb68cba151199cd3dc52}{vwsubu\+\_\+wx\+\_\+u32m2}} (vuint32m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab9008ed291d77a064926e43ab6f58020}\label{riscv__vector_8h_ab9008ed291d77a064926e43ab6f58020}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vwsubu\+\_\+wx\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa0d41a6865c4c3055847ae0f663ff1c8}\label{riscv__vector_8h_aa0d41a6865c4c3055847ae0f663ff1c8}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vwsubu\+\_\+wx\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_afa332660fe7289b5fbe1671a5133dd74}{vwadd\+\_\+wv\+\_\+i16m2}} (vint16m2\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a70a5c9a452c1770eda7a57cb903f25dc}\label{riscv__vector_8h_a70a5c9a452c1770eda7a57cb903f25dc}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vwadd\+\_\+wv\+\_\+i16m4} (vint16m4\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5a0f6e516455a5eae4ac46b6e7d0af0e}\label{riscv__vector_8h_a5a0f6e516455a5eae4ac46b6e7d0af0e}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vwadd\+\_\+wv\+\_\+i16m8} (vint16m8\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a0c9d5b9af9c41f72d016e16ed5fd545e}{vwadd\+\_\+wv\+\_\+i32m2}} (vint32m2\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2fb10a3b515af7a991d7e82bf9785dfc}\label{riscv__vector_8h_a2fb10a3b515af7a991d7e82bf9785dfc}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vwadd\+\_\+wv\+\_\+i32m4} (vint32m4\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2e5707099c927d7f890305ba0b62006a}\label{riscv__vector_8h_a2e5707099c927d7f890305ba0b62006a}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vwadd\+\_\+wv\+\_\+i32m8} (vint32m8\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad9e3f135d3e447dbb09c270452ffd9e4}{vwadd\+\_\+wx\+\_\+i16m2}} (vint16m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aea7c51469ddc5bd1646cb2adfb926bbd}\label{riscv__vector_8h_aea7c51469ddc5bd1646cb2adfb926bbd}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vwadd\+\_\+wx\+\_\+i16m4} (vint16m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2633827551d3891257d75f3fcf206634}\label{riscv__vector_8h_a2633827551d3891257d75f3fcf206634}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vwadd\+\_\+wx\+\_\+i16m8} (vint16m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af3e250b68d5637a33cc172164382c936}{vwadd\+\_\+wx\+\_\+i32m2}} (vint32m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2c6c4142cecd0d4a7c3efad0abb6e3bd}\label{riscv__vector_8h_a2c6c4142cecd0d4a7c3efad0abb6e3bd}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vwadd\+\_\+wx\+\_\+i32m4} (vint32m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a75f619dc1581ae9ac7436d4d2d7a415f}\label{riscv__vector_8h_a75f619dc1581ae9ac7436d4d2d7a415f}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vwadd\+\_\+wx\+\_\+i32m8} (vint32m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8a5ad51be271362b46bb9a0b87dd0b66}{vwsub\+\_\+wv\+\_\+i16m2}} (vint16m2\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a56d2bdb4847e6fe60da6d29aaa0df586}\label{riscv__vector_8h_a56d2bdb4847e6fe60da6d29aaa0df586}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vwsub\+\_\+wv\+\_\+i16m4} (vint16m4\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad674062fcf04d67042259f99260268f2}\label{riscv__vector_8h_ad674062fcf04d67042259f99260268f2}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vwsub\+\_\+wv\+\_\+i16m8} (vint16m8\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae148c460b89c4e2fb2acefcd642bbd17}{vwsub\+\_\+wv\+\_\+i32m2}} (vint32m2\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2564cf8e0b89bdb0f308c297961d1ffa}\label{riscv__vector_8h_a2564cf8e0b89bdb0f308c297961d1ffa}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vwsub\+\_\+wv\+\_\+i32m4} (vint32m4\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a25060c7771358b9e8b4eff7ada317dda}\label{riscv__vector_8h_a25060c7771358b9e8b4eff7ada317dda}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vwsub\+\_\+wv\+\_\+i32m8} (vint32m8\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a562daa5e5666a5e51010b0448736f574}{vwsub\+\_\+wx\+\_\+i16m2}} (vint16m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a974da28058b3c501fabad970e083d884}\label{riscv__vector_8h_a974da28058b3c501fabad970e083d884}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vwsub\+\_\+wx\+\_\+i16m4} (vint16m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac1201c96013fe288ad3cdf2ce54802d4}\label{riscv__vector_8h_ac1201c96013fe288ad3cdf2ce54802d4}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vwsub\+\_\+wx\+\_\+i16m8} (vint16m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aed4a3e6ed1ad5ca668f6041cec5023c6}{vwsub\+\_\+wx\+\_\+i32m2}} (vint32m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a40c595fac7bbb10ebf7a4b5b94b0e821}\label{riscv__vector_8h_a40c595fac7bbb10ebf7a4b5b94b0e821}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vwsub\+\_\+wx\+\_\+i32m4} (vint32m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8c57543740549d8dded785cc4eba1882}\label{riscv__vector_8h_a8c57543740549d8dded785cc4eba1882}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vwsub\+\_\+wx\+\_\+i32m8} (vint32m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad6a5586e42273dfbe56d3b8b656a701b}{vwaddu\+\_\+vv\+\_\+u16m2\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af17ee3cefb668c0b813b36e04f0b9bfd}\label{riscv__vector_8h_af17ee3cefb668c0b813b36e04f0b9bfd}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vwaddu\+\_\+vv\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac40d769553d9a74f8e60d434592713c7}\label{riscv__vector_8h_ac40d769553d9a74f8e60d434592713c7}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vwaddu\+\_\+vv\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae010321d587cd10371393d36d3149f50}{vwaddu\+\_\+vv\+\_\+u32m2\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a91dea048da808516f27f18cabe7c3985}\label{riscv__vector_8h_a91dea048da808516f27f18cabe7c3985}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vwaddu\+\_\+vv\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac26ce9d6bb1cfb17178aab19f09ccbd9}\label{riscv__vector_8h_ac26ce9d6bb1cfb17178aab19f09ccbd9}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vwaddu\+\_\+vv\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2e7b4b059c0691fd1ee9ce1f85bb5f9e}{vwaddu\+\_\+vx\+\_\+u16m2\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3851f9b010212c7dbd839c0b46b3a1e6}\label{riscv__vector_8h_a3851f9b010212c7dbd839c0b46b3a1e6}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vwaddu\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8c49f4320e44891ed2dadca9e4733a60}\label{riscv__vector_8h_a8c49f4320e44891ed2dadca9e4733a60}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vwaddu\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a320745f29f9ecc49daa803d9a8a3db68}{vwaddu\+\_\+vx\+\_\+u32m2\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5cec5cdd6bfb5f355fbd8d3f53b7c604}\label{riscv__vector_8h_a5cec5cdd6bfb5f355fbd8d3f53b7c604}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vwaddu\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a80698caaaa169752461ca6bb4f232e9e}\label{riscv__vector_8h_a80698caaaa169752461ca6bb4f232e9e}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vwaddu\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab868fb8ed9b9077a924460f50a3582d7}{vwsubu\+\_\+vv\+\_\+u16m2\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae806d52bfc6de0478bc1589db06f7845}\label{riscv__vector_8h_ae806d52bfc6de0478bc1589db06f7845}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vwsubu\+\_\+vv\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7c52f84c384493120262efa72c37932d}\label{riscv__vector_8h_a7c52f84c384493120262efa72c37932d}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vwsubu\+\_\+vv\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2e32ed123dcd2232e471a0772e847fee}{vwsubu\+\_\+vv\+\_\+u32m2\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae1baa0c11b4da53042804631214efc7c}\label{riscv__vector_8h_ae1baa0c11b4da53042804631214efc7c}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vwsubu\+\_\+vv\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afd603c7c16881467384478416072f658}\label{riscv__vector_8h_afd603c7c16881467384478416072f658}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vwsubu\+\_\+vv\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5164a1944ac490fee63349ebaa859a3f}{vwsubu\+\_\+vx\+\_\+u16m2\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7471ec2c88669c101387c5e9a1ab15f6}\label{riscv__vector_8h_a7471ec2c88669c101387c5e9a1ab15f6}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vwsubu\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5429fdffe3b291a1a8f02bcebf75fc91}\label{riscv__vector_8h_a5429fdffe3b291a1a8f02bcebf75fc91}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vwsubu\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3f5341a76627aad9a4fad6dfdeaa2e53}{vwsubu\+\_\+vx\+\_\+u32m2\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aece78fe0357f40918c924b61fd2807bc}\label{riscv__vector_8h_aece78fe0357f40918c924b61fd2807bc}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vwsubu\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a950901a22c45682fc9c029012842dbbf}\label{riscv__vector_8h_a950901a22c45682fc9c029012842dbbf}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vwsubu\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad4e84f4e53f692fcf4f5e7dd89dd0233}{vwadd\+\_\+vv\+\_\+i16m2\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a360d9678ccc3bbdad4bfe3115e06c7fe}\label{riscv__vector_8h_a360d9678ccc3bbdad4bfe3115e06c7fe}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vwadd\+\_\+vv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9ddfc38aadd06b948e148fd00d0709ac}\label{riscv__vector_8h_a9ddfc38aadd06b948e148fd00d0709ac}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vwadd\+\_\+vv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac5ede3abe77bca3346d706bf7387d0b3}{vwadd\+\_\+vv\+\_\+i32m2\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a35080bc9ccb11308c4470572c4470240}\label{riscv__vector_8h_a35080bc9ccb11308c4470572c4470240}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vwadd\+\_\+vv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a62172a4fdc810b4d32194aae50400a2f}\label{riscv__vector_8h_a62172a4fdc810b4d32194aae50400a2f}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vwadd\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a335b3a7a64ceab4bbc17ad38bd909d30}{vwadd\+\_\+vx\+\_\+i16m2\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3cab60a7df9670a2a962ad6d227c9f39}\label{riscv__vector_8h_a3cab60a7df9670a2a962ad6d227c9f39}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vwadd\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8238f188a9984a7ee4ba568043930510}\label{riscv__vector_8h_a8238f188a9984a7ee4ba568043930510}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vwadd\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a53687807a6a79bcd1c934a486fa718ed}{vwadd\+\_\+vx\+\_\+i32m2\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af20d8248463f6a4e726b7a167be81bc3}\label{riscv__vector_8h_af20d8248463f6a4e726b7a167be81bc3}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vwadd\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa1998cf813f33dfc28e55b23a0a54372}\label{riscv__vector_8h_aa1998cf813f33dfc28e55b23a0a54372}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vwadd\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad0d8a6825ab2028c99ad897dba70145e}{vwsub\+\_\+vv\+\_\+i16m2\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6e34f8464b49b9bf01e2ada394209148}\label{riscv__vector_8h_a6e34f8464b49b9bf01e2ada394209148}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vwsub\+\_\+vv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a08a3e1f145d383682ae943d280bffebd}\label{riscv__vector_8h_a08a3e1f145d383682ae943d280bffebd}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vwsub\+\_\+vv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab3372c442cbc2a20ff567e4bfad9a070}{vwsub\+\_\+vv\+\_\+i32m2\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_add9e48055e68de46bad1ac8fe9a5c9f2}\label{riscv__vector_8h_add9e48055e68de46bad1ac8fe9a5c9f2}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vwsub\+\_\+vv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa5a964fe5d2bd270ff56fc38bbbed397}\label{riscv__vector_8h_aa5a964fe5d2bd270ff56fc38bbbed397}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vwsub\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa9e6141ff4c26ac7352383c9196a6ae0}{vwsub\+\_\+vx\+\_\+i16m2\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a57205f23cf017c71f9cbce1a70cb4b2e}\label{riscv__vector_8h_a57205f23cf017c71f9cbce1a70cb4b2e}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vwsub\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae173fa7b8197ec38e5caea44b68f0de9}\label{riscv__vector_8h_ae173fa7b8197ec38e5caea44b68f0de9}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vwsub\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a19d416f6bcd0b38205f4b3fbd0554d9b}{vwsub\+\_\+vx\+\_\+i32m2\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5cbb7563e075be672bf2efc91d1c0ed5}\label{riscv__vector_8h_a5cbb7563e075be672bf2efc91d1c0ed5}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vwsub\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a19509eecd74d4f44e00d516ae7908c1f}\label{riscv__vector_8h_a19509eecd74d4f44e00d516ae7908c1f}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vwsub\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8f5b9509d0f99b715f6132c4ffb6ca53}{vwaddu\+\_\+wv\+\_\+u16m2\+\_\+m}} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5c65776e3f8607dac05047265ea1024f}\label{riscv__vector_8h_a5c65776e3f8607dac05047265ea1024f}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vwaddu\+\_\+wv\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5ffd1c48444c65aeb327903c347ee522}\label{riscv__vector_8h_a5ffd1c48444c65aeb327903c347ee522}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vwaddu\+\_\+wv\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af0cd8811a67dbe1c47634e60c316046e}{vwaddu\+\_\+wv\+\_\+u32m2\+\_\+m}} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a401c7076cf9cfee7287b25f4613e17a2}\label{riscv__vector_8h_a401c7076cf9cfee7287b25f4613e17a2}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vwaddu\+\_\+wv\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af4363b3e6e7fe7b5b3f8374e18762ba9}\label{riscv__vector_8h_af4363b3e6e7fe7b5b3f8374e18762ba9}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vwaddu\+\_\+wv\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a9348ede97bfbf959c625fd82275e025f}{vwaddu\+\_\+wx\+\_\+u16m2\+\_\+m}} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a073412c76d7b902f3e33d5a3c4813f2a}\label{riscv__vector_8h_a073412c76d7b902f3e33d5a3c4813f2a}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vwaddu\+\_\+wx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a22f99f11c328c450b261d73fd6c392fb}\label{riscv__vector_8h_a22f99f11c328c450b261d73fd6c392fb}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vwaddu\+\_\+wx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_accd9546c73295fc4a45290eec5338bff}{vwaddu\+\_\+wx\+\_\+u32m2\+\_\+m}} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8ab7efa1fbad5f63b614d604ccc8bc2b}\label{riscv__vector_8h_a8ab7efa1fbad5f63b614d604ccc8bc2b}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vwaddu\+\_\+wx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab8e3ac50723b69e034bf8b9284343e46}\label{riscv__vector_8h_ab8e3ac50723b69e034bf8b9284343e46}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vwaddu\+\_\+wx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aca46519430f8ac029a84dd2003b185ad}{vwsubu\+\_\+wv\+\_\+u16m2\+\_\+m}} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aff63043642ce9197ee49177c0080bce6}\label{riscv__vector_8h_aff63043642ce9197ee49177c0080bce6}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vwsubu\+\_\+wv\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0c4ffba2baac5e0f30e71e737400d443}\label{riscv__vector_8h_a0c4ffba2baac5e0f30e71e737400d443}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vwsubu\+\_\+wv\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a0fd06adedc07e7061c056a3da8032236}{vwsubu\+\_\+wv\+\_\+u32m2\+\_\+m}} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad39cf26429d7ffcebc1bbdb1ef3e622e}\label{riscv__vector_8h_ad39cf26429d7ffcebc1bbdb1ef3e622e}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vwsubu\+\_\+wv\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a591c558a654d350c84e8e16daddb76c9}\label{riscv__vector_8h_a591c558a654d350c84e8e16daddb76c9}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vwsubu\+\_\+wv\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad9a48ddbcbf2dca8e186e09c4803a1f0}{vwsubu\+\_\+wx\+\_\+u16m2\+\_\+m}} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ade5b6f8cd553329156b7e5330dc7c97d}\label{riscv__vector_8h_ade5b6f8cd553329156b7e5330dc7c97d}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vwsubu\+\_\+wx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab9637b0773f5feeee9d355c43f7f4ddb}\label{riscv__vector_8h_ab9637b0773f5feeee9d355c43f7f4ddb}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vwsubu\+\_\+wx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a94fb68849efc19bf1703e1cc3a7678cc}{vwsubu\+\_\+wx\+\_\+u32m2\+\_\+m}} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a70f8cf036c03f4ed1ce51b63f3b531d1}\label{riscv__vector_8h_a70f8cf036c03f4ed1ce51b63f3b531d1}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vwsubu\+\_\+wx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a32dbd52b79ffd44562affca29018c35d}\label{riscv__vector_8h_a32dbd52b79ffd44562affca29018c35d}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vwsubu\+\_\+wx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a69b434883d08483b82609698901c7b50}{vwadd\+\_\+wv\+\_\+i16m2\+\_\+m}} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a78abf29e7654e3e62e2ccbe1df8914a4}\label{riscv__vector_8h_a78abf29e7654e3e62e2ccbe1df8914a4}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vwadd\+\_\+wv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afcae0ebba167f5e54a63c02a228cc95b}\label{riscv__vector_8h_afcae0ebba167f5e54a63c02a228cc95b}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vwadd\+\_\+wv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a4a5be44a965fd238de0704e4aa4ad0d6}{vwadd\+\_\+wv\+\_\+i32m2\+\_\+m}} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abbcf6c40e2062b659dcedcd6249f230e}\label{riscv__vector_8h_abbcf6c40e2062b659dcedcd6249f230e}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vwadd\+\_\+wv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a585a2829ac300f02c12f61eaf291bafd}\label{riscv__vector_8h_a585a2829ac300f02c12f61eaf291bafd}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vwadd\+\_\+wv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac287c1e8f15607a83bd4846f0bbc9a49}{vwadd\+\_\+wx\+\_\+i16m2\+\_\+m}} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae2827edae134370a903f72404bd4831b}\label{riscv__vector_8h_ae2827edae134370a903f72404bd4831b}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vwadd\+\_\+wx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aaea4bf989b54439dd78474b9256ef5b9}\label{riscv__vector_8h_aaea4bf989b54439dd78474b9256ef5b9}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vwadd\+\_\+wx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_afeaddd905b37660a48f950eff86c0daf}{vwadd\+\_\+wx\+\_\+i32m2\+\_\+m}} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acd0d09af6fff3aa16f9bae997120b6a2}\label{riscv__vector_8h_acd0d09af6fff3aa16f9bae997120b6a2}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vwadd\+\_\+wx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a134d46ab07cbf4ea50e4642615746fa7}\label{riscv__vector_8h_a134d46ab07cbf4ea50e4642615746fa7}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vwadd\+\_\+wx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af5eeff62cd817f96435cefdfeb9a8b8f}{vwsub\+\_\+wv\+\_\+i16m2\+\_\+m}} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0b8eb58392725fbcedea4232e6dc755f}\label{riscv__vector_8h_a0b8eb58392725fbcedea4232e6dc755f}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vwsub\+\_\+wv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a625311e538ea43830264a39a6f50c7e0}\label{riscv__vector_8h_a625311e538ea43830264a39a6f50c7e0}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vwsub\+\_\+wv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a43dabed9c43bcb81490448e96c5e2b28}{vwsub\+\_\+wv\+\_\+i32m2\+\_\+m}} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1f18889ac3afbf7c6c7772c6b75ab5b2}\label{riscv__vector_8h_a1f18889ac3afbf7c6c7772c6b75ab5b2}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vwsub\+\_\+wv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a162e8abb4cc4d0e74dd257c8de5234ac}\label{riscv__vector_8h_a162e8abb4cc4d0e74dd257c8de5234ac}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vwsub\+\_\+wv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad7611adf70e3f7be743d517b83d63c24}{vwsub\+\_\+wx\+\_\+i16m2\+\_\+m}} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a731c61004eae1301d89c70bf1aa7654f}\label{riscv__vector_8h_a731c61004eae1301d89c70bf1aa7654f}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vwsub\+\_\+wx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a29ab4ebcd99cbfd6d0a75050bf61b186}\label{riscv__vector_8h_a29ab4ebcd99cbfd6d0a75050bf61b186}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vwsub\+\_\+wx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_abe4ba0ead616813d5bb01ce7bacf4a55}{vwsub\+\_\+wx\+\_\+i32m2\+\_\+m}} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab55eb533afe04116fda320d24dc4cd27}\label{riscv__vector_8h_ab55eb533afe04116fda320d24dc4cd27}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vwsub\+\_\+wx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a07a088b6460ad6c76c7701450102cc97}\label{riscv__vector_8h_a07a088b6460ad6c76c7701450102cc97}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vwsub\+\_\+wx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a70a8467ac31f013080ff82933071c585}{vadc\+\_\+vvm\+\_\+i8m1}} (vint8m1\+\_\+t op1, vint8m1\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aaa114d9139d3b18365200fab0278b0e4}\label{riscv__vector_8h_aaa114d9139d3b18365200fab0278b0e4}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vadc\+\_\+vvm\+\_\+i8m2} (vint8m2\+\_\+t op1, vint8m2\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7d60379ade0d2ac6db6d2e6314612817}\label{riscv__vector_8h_a7d60379ade0d2ac6db6d2e6314612817}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vadc\+\_\+vvm\+\_\+i8m4} (vint8m4\+\_\+t op1, vint8m4\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a667e0eb81fbd23713ed5a0e70aa6ba47}\label{riscv__vector_8h_a667e0eb81fbd23713ed5a0e70aa6ba47}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vadc\+\_\+vvm\+\_\+i8m8} (vint8m8\+\_\+t op1, vint8m8\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_afab5bfe2920625bb7dd8a47bc3eba1b6}{vadc\+\_\+vvm\+\_\+i16m1}} (vint16m1\+\_\+t op1, vint16m1\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae6d9ad3309f2652e8523e535dc529d21}\label{riscv__vector_8h_ae6d9ad3309f2652e8523e535dc529d21}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vadc\+\_\+vvm\+\_\+i16m2} (vint16m2\+\_\+t op1, vint16m2\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1d7a519984b96adf2f85b0259a6c944d}\label{riscv__vector_8h_a1d7a519984b96adf2f85b0259a6c944d}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vadc\+\_\+vvm\+\_\+i16m4} (vint16m4\+\_\+t op1, vint16m4\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a695c8bd9720c55e5f4abe47e1dbf649f}\label{riscv__vector_8h_a695c8bd9720c55e5f4abe47e1dbf649f}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vadc\+\_\+vvm\+\_\+i16m8} (vint16m8\+\_\+t op1, vint16m8\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad12ed1e0dc45caaef193d7f31636d7d5}{vadc\+\_\+vvm\+\_\+i32m1}} (vint32m1\+\_\+t op1, vint32m1\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5b4e55d834c9b9ae0f7d82eae696a7d0}\label{riscv__vector_8h_a5b4e55d834c9b9ae0f7d82eae696a7d0}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vadc\+\_\+vvm\+\_\+i32m2} (vint32m2\+\_\+t op1, vint32m2\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a778b0ffcf63a7d6f684537e2156a42dd}\label{riscv__vector_8h_a778b0ffcf63a7d6f684537e2156a42dd}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vadc\+\_\+vvm\+\_\+i32m4} (vint32m4\+\_\+t op1, vint32m4\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ada7f48c3f7e3157e7ac679e9c67e1961}\label{riscv__vector_8h_ada7f48c3f7e3157e7ac679e9c67e1961}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vadc\+\_\+vvm\+\_\+i32m8} (vint32m8\+\_\+t op1, vint32m8\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae52616b18e254e41d0075c7cbec58059}{vadc\+\_\+vvm\+\_\+u8m1}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a09ecd536eb69a78892155a2f966fb4de}\label{riscv__vector_8h_a09ecd536eb69a78892155a2f966fb4de}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vadc\+\_\+vvm\+\_\+u8m2} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a98dcdb8a5ac386a94e768200b1e84e92}\label{riscv__vector_8h_a98dcdb8a5ac386a94e768200b1e84e92}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vadc\+\_\+vvm\+\_\+u8m4} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac63eeb3345198f1bd3b6c7a428a6e911}\label{riscv__vector_8h_ac63eeb3345198f1bd3b6c7a428a6e911}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vadc\+\_\+vvm\+\_\+u8m8} (vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_afb4d9164824313a78c99da141a4ad844}{vadc\+\_\+vvm\+\_\+u16m1}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a572ed5457ee5b34e67a002b0285117ad}\label{riscv__vector_8h_a572ed5457ee5b34e67a002b0285117ad}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vadc\+\_\+vvm\+\_\+u16m2} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9f8669ca36d6d90b2c5f285636777124}\label{riscv__vector_8h_a9f8669ca36d6d90b2c5f285636777124}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vadc\+\_\+vvm\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8ea57fe97af5564390f18d66f2e5dc33}\label{riscv__vector_8h_a8ea57fe97af5564390f18d66f2e5dc33}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vadc\+\_\+vvm\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a51dc5241d204ce4597362e79cf18a701}{vadc\+\_\+vvm\+\_\+u32m1}} (vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aac4322909fc7333750743e7855238510}\label{riscv__vector_8h_aac4322909fc7333750743e7855238510}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vadc\+\_\+vvm\+\_\+u32m2} (vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a02e194155a0fd42f9913c71aada55789}\label{riscv__vector_8h_a02e194155a0fd42f9913c71aada55789}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vadc\+\_\+vvm\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adab7ea64c4daa2bd095886c74e13584b}\label{riscv__vector_8h_adab7ea64c4daa2bd095886c74e13584b}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vadc\+\_\+vvm\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a395688c0790e75969df35475a71d7da1}{vadc\+\_\+vxm\+\_\+i8m1}} (vint8m1\+\_\+t op1, int8\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a35cbac9e5dd6a3d935425bdc0476183a}\label{riscv__vector_8h_a35cbac9e5dd6a3d935425bdc0476183a}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vadc\+\_\+vxm\+\_\+i8m2} (vint8m2\+\_\+t op1, int8\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a260970f351e1390828d2712ac0f7c3dd}\label{riscv__vector_8h_a260970f351e1390828d2712ac0f7c3dd}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vadc\+\_\+vxm\+\_\+i8m4} (vint8m4\+\_\+t op1, int8\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8c9c3d716c0cd4efac8658bd51e767f3}\label{riscv__vector_8h_a8c9c3d716c0cd4efac8658bd51e767f3}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vadc\+\_\+vxm\+\_\+i8m8} (vint8m8\+\_\+t op1, int8\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a195d21272486347c239c3ec04648319b}{vadc\+\_\+vxm\+\_\+i16m1}} (vint16m1\+\_\+t op1, int16\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa5fee6871b2fbed22699e7da49acb4aa}\label{riscv__vector_8h_aa5fee6871b2fbed22699e7da49acb4aa}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vadc\+\_\+vxm\+\_\+i16m2} (vint16m2\+\_\+t op1, int16\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a76ab434af4da11dd0c7ddefba1e49082}\label{riscv__vector_8h_a76ab434af4da11dd0c7ddefba1e49082}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vadc\+\_\+vxm\+\_\+i16m4} (vint16m4\+\_\+t op1, int16\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9f360d1f58d48e825e28c9486aa4fd29}\label{riscv__vector_8h_a9f360d1f58d48e825e28c9486aa4fd29}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vadc\+\_\+vxm\+\_\+i16m8} (vint16m8\+\_\+t op1, int16\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a59301b8b3d7ce509db7dba77d6492dd7}{vadc\+\_\+vxm\+\_\+i32m1}} (vint32m1\+\_\+t op1, int32\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a687d99b5bc7170a21b99991d6300a3fd}\label{riscv__vector_8h_a687d99b5bc7170a21b99991d6300a3fd}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vadc\+\_\+vxm\+\_\+i32m2} (vint32m2\+\_\+t op1, int32\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a07d9dcc33a1fa45317219257e88ca80d}\label{riscv__vector_8h_a07d9dcc33a1fa45317219257e88ca80d}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vadc\+\_\+vxm\+\_\+i32m4} (vint32m4\+\_\+t op1, int32\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8e5ddbd39e879b27cacabf6825fbc2dd}\label{riscv__vector_8h_a8e5ddbd39e879b27cacabf6825fbc2dd}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vadc\+\_\+vxm\+\_\+i32m8} (vint32m8\+\_\+t op1, int32\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a32a09edc5506c3d898b40821635aa74b}{vadc\+\_\+vxm\+\_\+u8m1}} (vuint8m1\+\_\+t op1, uint8\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa461ba1d9d6d76f51876aada6c85cc45}\label{riscv__vector_8h_aa461ba1d9d6d76f51876aada6c85cc45}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vadc\+\_\+vxm\+\_\+u8m2} (vuint8m2\+\_\+t op1, uint8\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a839a5e179ad2bcff1d9817d1e98721f8}\label{riscv__vector_8h_a839a5e179ad2bcff1d9817d1e98721f8}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vadc\+\_\+vxm\+\_\+u8m4} (vuint8m4\+\_\+t op1, uint8\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a39b0197be9248cad9acd7216d6167c90}\label{riscv__vector_8h_a39b0197be9248cad9acd7216d6167c90}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vadc\+\_\+vxm\+\_\+u8m8} (vuint8m8\+\_\+t op1, uint8\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a4a788c16c2f1c49c2def344b6faac4d4}{vadc\+\_\+vxm\+\_\+u16m1}} (vuint16m1\+\_\+t op1, uint16\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acaf309932e4f4119a292a536b40759bb}\label{riscv__vector_8h_acaf309932e4f4119a292a536b40759bb}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vadc\+\_\+vxm\+\_\+u16m2} (vuint16m2\+\_\+t op1, uint16\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4d2993ccbc388e7fdc6cd9f3dec70590}\label{riscv__vector_8h_a4d2993ccbc388e7fdc6cd9f3dec70590}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vadc\+\_\+vxm\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint16\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7f6eef81dc09defa28a66d29783337d5}\label{riscv__vector_8h_a7f6eef81dc09defa28a66d29783337d5}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vadc\+\_\+vxm\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint16\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a24ba79b75757ef80182c429f69f5568b}{vadc\+\_\+vxm\+\_\+u32m1}} (vuint32m1\+\_\+t op1, uint32\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a90503bc6b4bcb5801ad6488ffc671287}\label{riscv__vector_8h_a90503bc6b4bcb5801ad6488ffc671287}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vadc\+\_\+vxm\+\_\+u32m2} (vuint32m2\+\_\+t op1, uint32\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af9cd6ce74bcbacc9d9abb118b05f588b}\label{riscv__vector_8h_af9cd6ce74bcbacc9d9abb118b05f588b}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vadc\+\_\+vxm\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint32\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a261d78cec0006249153ff9c08091ad60}\label{riscv__vector_8h_a261d78cec0006249153ff9c08091ad60}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vadc\+\_\+vxm\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint32\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a821def19350ecf7bfb4176b0366ef665}{vmadc\+\_\+vvm\+\_\+i8m1}} (vint8m1\+\_\+t op1, vint8m1\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5ba42dde551c2d0517c2d2fb85e4f58f}\label{riscv__vector_8h_a5ba42dde551c2d0517c2d2fb85e4f58f}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vvm\+\_\+i8m2} (vint8m2\+\_\+t op1, vint8m2\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aea346b769bf5bd85a535ee0ff8804f32}\label{riscv__vector_8h_aea346b769bf5bd85a535ee0ff8804f32}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vvm\+\_\+i8m4} (vint8m4\+\_\+t op1, vint8m4\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac7b457780f940f4ce54af3e1e664ae82}\label{riscv__vector_8h_ac7b457780f940f4ce54af3e1e664ae82}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vvm\+\_\+i8m8} (vint8m8\+\_\+t op1, vint8m8\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a4761b1f097a1a2e412745280be96e6fd}{vmadc\+\_\+vvm\+\_\+i16m1}} (vint16m1\+\_\+t op1, vint16m1\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0ff4b8262f84e0031fdf1a67c597693d}\label{riscv__vector_8h_a0ff4b8262f84e0031fdf1a67c597693d}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vvm\+\_\+i16m2} (vint16m2\+\_\+t op1, vint16m2\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af6dbe41b1ead306e267830bbbe6ca10b}\label{riscv__vector_8h_af6dbe41b1ead306e267830bbbe6ca10b}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vvm\+\_\+i16m4} (vint16m4\+\_\+t op1, vint16m4\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5a5b0ba369572e2ee826787e0c61b2a6}\label{riscv__vector_8h_a5a5b0ba369572e2ee826787e0c61b2a6}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vvm\+\_\+i16m8} (vint16m8\+\_\+t op1, vint16m8\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_abca99e621e72234899b6330d60e0f364}{vmadc\+\_\+vvm\+\_\+i32m1}} (vint32m1\+\_\+t op1, vint32m1\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a36bca8667cf198c0d8df7de35b6c4279}\label{riscv__vector_8h_a36bca8667cf198c0d8df7de35b6c4279}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vvm\+\_\+i32m2} (vint32m2\+\_\+t op1, vint32m2\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aacf0d99f3785d0aeaff6948f44d63a92}\label{riscv__vector_8h_aacf0d99f3785d0aeaff6948f44d63a92}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vvm\+\_\+i32m4} (vint32m4\+\_\+t op1, vint32m4\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a480a1756cd73636a125666ceedf4e3dc}\label{riscv__vector_8h_a480a1756cd73636a125666ceedf4e3dc}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vvm\+\_\+i32m8} (vint32m8\+\_\+t op1, vint32m8\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7e4c4dde31374259a5230af01ee3387f}{vmadc\+\_\+vvm\+\_\+u8m1}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1a11cde7a0df98d1e4e285b851359972}\label{riscv__vector_8h_a1a11cde7a0df98d1e4e285b851359972}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vvm\+\_\+u8m2} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a718c7a25891ccd4df8e95b3debfeb242}\label{riscv__vector_8h_a718c7a25891ccd4df8e95b3debfeb242}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vvm\+\_\+u8m4} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af600230e90deb7eb0d00bf0544993915}\label{riscv__vector_8h_af600230e90deb7eb0d00bf0544993915}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vvm\+\_\+u8m8} (vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7cf4952769a8a0a3cc66dc9db009c024}{vmadc\+\_\+vvm\+\_\+u16m1}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aac9ecbef569019a184f93b399a6ad6ca}\label{riscv__vector_8h_aac9ecbef569019a184f93b399a6ad6ca}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vvm\+\_\+u16m2} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0b180e800cb218ece768bb44ae04d036}\label{riscv__vector_8h_a0b180e800cb218ece768bb44ae04d036}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vvm\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a832815b1b68a69b38d556b08ac23457f}\label{riscv__vector_8h_a832815b1b68a69b38d556b08ac23457f}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vvm\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac7ef6f217f7d0d7915f0d3a12fb717f1}{vmadc\+\_\+vvm\+\_\+u32m1}} (vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afe2e19026e2df6d6a9c72b2af5740013}\label{riscv__vector_8h_afe2e19026e2df6d6a9c72b2af5740013}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vvm\+\_\+u32m2} (vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a31ec226185f329b9a5875f35a5a0a030}\label{riscv__vector_8h_a31ec226185f329b9a5875f35a5a0a030}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vvm\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af05f959758d75f5752ae750e484170f4}\label{riscv__vector_8h_af05f959758d75f5752ae750e484170f4}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vvm\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af1f8275d32dad78f1b81c601ce70a434}{vmadc\+\_\+vxm\+\_\+i8m1}} (vint8m1\+\_\+t op1, int8\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aecf007eca9d3fe65363cd49c75e90a1d}\label{riscv__vector_8h_aecf007eca9d3fe65363cd49c75e90a1d}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vxm\+\_\+i8m2} (vint8m2\+\_\+t op1, int8\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a62148779dd3f4a43ede9f7c2ababe570}\label{riscv__vector_8h_a62148779dd3f4a43ede9f7c2ababe570}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vxm\+\_\+i8m4} (vint8m4\+\_\+t op1, int8\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6aea1aab4caf60813c368549bd99ce63}\label{riscv__vector_8h_a6aea1aab4caf60813c368549bd99ce63}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vxm\+\_\+i8m8} (vint8m8\+\_\+t op1, int8\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af73670afd6285b010b06b54b1fef15fd}{vmadc\+\_\+vxm\+\_\+i16m1}} (vint16m1\+\_\+t op1, int16\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aacd0952b5b31e09e8b9bbbda73a8e45f}\label{riscv__vector_8h_aacd0952b5b31e09e8b9bbbda73a8e45f}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vxm\+\_\+i16m2} (vint16m2\+\_\+t op1, int16\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2766a9788d02eff3f296dd9f6c299252}\label{riscv__vector_8h_a2766a9788d02eff3f296dd9f6c299252}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vxm\+\_\+i16m4} (vint16m4\+\_\+t op1, int16\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa8b8904b34fb87ccb1c88cc94748905f}\label{riscv__vector_8h_aa8b8904b34fb87ccb1c88cc94748905f}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vxm\+\_\+i16m8} (vint16m8\+\_\+t op1, int16\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a27e997e8ed3f075cf98781ffc9e3af55}{vmadc\+\_\+vxm\+\_\+i32m1}} (vint32m1\+\_\+t op1, int32\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a551a571b986adde487760c6c2fc0e068}\label{riscv__vector_8h_a551a571b986adde487760c6c2fc0e068}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vxm\+\_\+i32m2} (vint32m2\+\_\+t op1, int32\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a831642c16857ffec9a4b214c321ee4f1}\label{riscv__vector_8h_a831642c16857ffec9a4b214c321ee4f1}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vxm\+\_\+i32m4} (vint32m4\+\_\+t op1, int32\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0b981af1dd36a9b6e342347b22d1bd89}\label{riscv__vector_8h_a0b981af1dd36a9b6e342347b22d1bd89}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vxm\+\_\+i32m8} (vint32m8\+\_\+t op1, int32\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1e6c047559ec4b0710d8fbf3867ec6f1}{vmadc\+\_\+vxm\+\_\+u8m1}} (vuint8m1\+\_\+t op1, uint8\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0a4d8d43b967549cd27ac8be967d5c8d}\label{riscv__vector_8h_a0a4d8d43b967549cd27ac8be967d5c8d}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vxm\+\_\+u8m2} (vuint8m2\+\_\+t op1, uint8\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af2a860216eb130a76ed655caffd30eb4}\label{riscv__vector_8h_af2a860216eb130a76ed655caffd30eb4}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vxm\+\_\+u8m4} (vuint8m4\+\_\+t op1, uint8\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a51f5bbc8348dfa0979bfedb84a56017f}\label{riscv__vector_8h_a51f5bbc8348dfa0979bfedb84a56017f}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vxm\+\_\+u8m8} (vuint8m8\+\_\+t op1, uint8\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ade294b2f75ef9a312f5adbc67744d957}{vmadc\+\_\+vxm\+\_\+u16m1}} (vuint16m1\+\_\+t op1, uint16\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acfbf1831a4640e86c94caac04284a27a}\label{riscv__vector_8h_acfbf1831a4640e86c94caac04284a27a}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vxm\+\_\+u16m2} (vuint16m2\+\_\+t op1, uint16\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a19816c433e10619affce622c4ff3d803}\label{riscv__vector_8h_a19816c433e10619affce622c4ff3d803}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vxm\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint16\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab8367fef4a9de46613e657be35a79821}\label{riscv__vector_8h_ab8367fef4a9de46613e657be35a79821}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vxm\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint16\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aba7faee345b389e80e91609a1778aa94}{vmadc\+\_\+vxm\+\_\+u32m1}} (vuint32m1\+\_\+t op1, uint32\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a23dd14a9dac455035f7a13c3ae2b41b4}\label{riscv__vector_8h_a23dd14a9dac455035f7a13c3ae2b41b4}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vxm\+\_\+u32m2} (vuint32m2\+\_\+t op1, uint32\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa4d93d17d36191c286e5690c6e639537}\label{riscv__vector_8h_aa4d93d17d36191c286e5690c6e639537}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vxm\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint32\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abdeacce61adc650e8a1e135ce9bfd96c}\label{riscv__vector_8h_abdeacce61adc650e8a1e135ce9bfd96c}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vxm\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint32\+\_\+t op2, vmask\+\_\+t carryin)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a35fa50e6c84365f343141748c1ab0ddd}{vmadc\+\_\+vv\+\_\+i8m1}} (vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2c2e35730a22764e0b5691fa9020831e}\label{riscv__vector_8h_a2c2e35730a22764e0b5691fa9020831e}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vv\+\_\+i8m2} (vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a21f1afd06dc4da2d369bcaa87166bb4d}\label{riscv__vector_8h_a21f1afd06dc4da2d369bcaa87166bb4d}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vv\+\_\+i8m4} (vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a698174b5abc1f26e76fbf847ec8f2c30}\label{riscv__vector_8h_a698174b5abc1f26e76fbf847ec8f2c30}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vv\+\_\+i8m8} (vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aee117b48017f6bb70088282538425adf}{vmadc\+\_\+vv\+\_\+i16m1}} (vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1b997f2839b20e8abbb471d52238faca}\label{riscv__vector_8h_a1b997f2839b20e8abbb471d52238faca}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vv\+\_\+i16m2} (vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6ab935756f19af2c9f5f5d4e870056ed}\label{riscv__vector_8h_a6ab935756f19af2c9f5f5d4e870056ed}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vv\+\_\+i16m4} (vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8172fe4403cb2f4d4b6413c27d37cb1f}\label{riscv__vector_8h_a8172fe4403cb2f4d4b6413c27d37cb1f}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vv\+\_\+i16m8} (vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a78925e9f1fba2c13d21c39328ae7481b}{vmadc\+\_\+vv\+\_\+i32m1}} (vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac0eb31fd552a6857275cc3a05b07c35c}\label{riscv__vector_8h_ac0eb31fd552a6857275cc3a05b07c35c}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vv\+\_\+i32m2} (vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aaf4517f6912372e06ae8713da5bc333c}\label{riscv__vector_8h_aaf4517f6912372e06ae8713da5bc333c}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vv\+\_\+i32m4} (vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1bc4571a9c3441af2f2807752d40eb81}\label{riscv__vector_8h_a1bc4571a9c3441af2f2807752d40eb81}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vv\+\_\+i32m8} (vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa3e64de4f895096d770a088eaeb51712}{vmadc\+\_\+vv\+\_\+u8m1}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a79852f9d495872e8ec669ac589d67db3}\label{riscv__vector_8h_a79852f9d495872e8ec669ac589d67db3}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vv\+\_\+u8m2} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5d808588bb55d4e058a2bc984d8bbb33}\label{riscv__vector_8h_a5d808588bb55d4e058a2bc984d8bbb33}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vv\+\_\+u8m4} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7d9dfba98c660efaf827e6e2f563b743}\label{riscv__vector_8h_a7d9dfba98c660efaf827e6e2f563b743}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vv\+\_\+u8m8} (vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac6c24f273af83eb9d3cb2dc8b4d699e9}{vmadc\+\_\+vv\+\_\+u16m1}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae1bc3747594bb884c0fdeb74524ec3a9}\label{riscv__vector_8h_ae1bc3747594bb884c0fdeb74524ec3a9}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vv\+\_\+u16m2} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac1cd7503b82520b79a52258471177550}\label{riscv__vector_8h_ac1cd7503b82520b79a52258471177550}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vv\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af6090c30595f6775049fab4fb60647ea}\label{riscv__vector_8h_af6090c30595f6775049fab4fb60647ea}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vv\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab3f5f514068dfefeac5f20d8e0390cfd}{vmadc\+\_\+vv\+\_\+u32m1}} (vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a885b5b52183be613a22a1a4d6203a678}\label{riscv__vector_8h_a885b5b52183be613a22a1a4d6203a678}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vv\+\_\+u32m2} (vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a19b746b06640c73d7585de6e4a86e0b1}\label{riscv__vector_8h_a19b746b06640c73d7585de6e4a86e0b1}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vv\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8b26ab5d6ff70c56ad58b7d7c9abe17f}\label{riscv__vector_8h_a8b26ab5d6ff70c56ad58b7d7c9abe17f}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vv\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5d03f41344baa3d1688f0d145bdec486}{vmadc\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae27529c87444aaff5be11d1a71ad8695}\label{riscv__vector_8h_ae27529c87444aaff5be11d1a71ad8695}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a53cdd288239f0697d74aa16857c83b6a}\label{riscv__vector_8h_a53cdd288239f0697d74aa16857c83b6a}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a80856119c9974e5ee81c8ecd3bfe819c}\label{riscv__vector_8h_a80856119c9974e5ee81c8ecd3bfe819c}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a0afc1643e7bad4bae75b7ad6e2962102}{vmadc\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab7ff5cc2b917a241e787eb5373e9ddc2}\label{riscv__vector_8h_ab7ff5cc2b917a241e787eb5373e9ddc2}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af01f027e7b39c230dd8a14544ab108b0}\label{riscv__vector_8h_af01f027e7b39c230dd8a14544ab108b0}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a38bb474260a383606bae1140ba9483e6}\label{riscv__vector_8h_a38bb474260a383606bae1140ba9483e6}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a22299dc5033774b51487400d3d115c95}{vmadc\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abcc8fbbfbecf6773f494dc25da040a25}\label{riscv__vector_8h_abcc8fbbfbecf6773f494dc25da040a25}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9df4cc5d369888a98c5c0c92c4317065}\label{riscv__vector_8h_a9df4cc5d369888a98c5c0c92c4317065}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abccc7f934027acd5340707fedca19cb3}\label{riscv__vector_8h_abccc7f934027acd5340707fedca19cb3}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a0247691c89b59ed79f446f0ff7f91c85}{vmadc\+\_\+vx\+\_\+u8m1}} (vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a10bea2101fc8d107bc893ce5691b5470}\label{riscv__vector_8h_a10bea2101fc8d107bc893ce5691b5470}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vx\+\_\+u8m2} (vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae3e0e3d322f4dc0603fb583d1da10028}\label{riscv__vector_8h_ae3e0e3d322f4dc0603fb583d1da10028}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vx\+\_\+u8m4} (vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a47b99f04ba231c22bbdbaa842099a97e}\label{riscv__vector_8h_a47b99f04ba231c22bbdbaa842099a97e}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vx\+\_\+u8m8} (vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa3c542f25bf305421a37c965301c9b91}{vmadc\+\_\+vx\+\_\+u16m1}} (vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a94d9511d59b98255d3e9666cb2490e87}\label{riscv__vector_8h_a94d9511d59b98255d3e9666cb2490e87}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vx\+\_\+u16m2} (vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6bc4b900cc618d1d6a89f04ff1623021}\label{riscv__vector_8h_a6bc4b900cc618d1d6a89f04ff1623021}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vx\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a43178f53c41c9c13d79d302c5efccdde}\label{riscv__vector_8h_a43178f53c41c9c13d79d302c5efccdde}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vx\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a4c52340091571c4934109bbbdd734d89}{vmadc\+\_\+vx\+\_\+u32m1}} (vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afcf916774808394874208cf364b924c8}\label{riscv__vector_8h_afcf916774808394874208cf364b924c8}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vx\+\_\+u32m2} (vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a935dd377eaca74e263519d0d5776d8b1}\label{riscv__vector_8h_a935dd377eaca74e263519d0d5776d8b1}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vx\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a12066577ca76384960a9fe4b4c3fcacb}\label{riscv__vector_8h_a12066577ca76384960a9fe4b4c3fcacb}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmadc\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a77eeb7a183116d45c965dbd10f428946}{vsbc\+\_\+vvm\+\_\+i8m1}} (vint8m1\+\_\+t op1, vint8m1\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae7a8b55be77bb0586edc6f75cdfc4241}\label{riscv__vector_8h_ae7a8b55be77bb0586edc6f75cdfc4241}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vsbc\+\_\+vvm\+\_\+i8m2} (vint8m2\+\_\+t op1, vint8m2\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3b784059c0b44f5e54121681ea6cde3d}\label{riscv__vector_8h_a3b784059c0b44f5e54121681ea6cde3d}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vsbc\+\_\+vvm\+\_\+i8m4} (vint8m4\+\_\+t op1, vint8m4\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af99e1d24390354a224eecf442af90176}\label{riscv__vector_8h_af99e1d24390354a224eecf442af90176}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vsbc\+\_\+vvm\+\_\+i8m8} (vint8m8\+\_\+t op1, vint8m8\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab8613fea1843a793c6b905e7ea9c82f6}{vsbc\+\_\+vvm\+\_\+i16m1}} (vint16m1\+\_\+t op1, vint16m1\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a932c4a1e229790a3274850f4aabd1d9e}\label{riscv__vector_8h_a932c4a1e229790a3274850f4aabd1d9e}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vsbc\+\_\+vvm\+\_\+i16m2} (vint16m2\+\_\+t op1, vint16m2\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a99ce9f0d30c3694e768c89575c1e72a3}\label{riscv__vector_8h_a99ce9f0d30c3694e768c89575c1e72a3}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vsbc\+\_\+vvm\+\_\+i16m4} (vint16m4\+\_\+t op1, vint16m4\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9dff5b06d67b3dc41191ce9d2a27ba08}\label{riscv__vector_8h_a9dff5b06d67b3dc41191ce9d2a27ba08}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vsbc\+\_\+vvm\+\_\+i16m8} (vint16m8\+\_\+t op1, vint16m8\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aee1dca68faa1c5f23cf2e356765af9b2}{vsbc\+\_\+vvm\+\_\+i32m1}} (vint32m1\+\_\+t op1, vint32m1\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4561ed692d819b0c988e0768318b404e}\label{riscv__vector_8h_a4561ed692d819b0c988e0768318b404e}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vsbc\+\_\+vvm\+\_\+i32m2} (vint32m2\+\_\+t op1, vint32m2\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a90c89535dadfbaf9914a2144327caf44}\label{riscv__vector_8h_a90c89535dadfbaf9914a2144327caf44}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vsbc\+\_\+vvm\+\_\+i32m4} (vint32m4\+\_\+t op1, vint32m4\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a263f910e434ed6608e77a17e62aa0968}\label{riscv__vector_8h_a263f910e434ed6608e77a17e62aa0968}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vsbc\+\_\+vvm\+\_\+i32m8} (vint32m8\+\_\+t op1, vint32m8\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a869fb4e0a192d8ef87712ba7099792f2}{vsbc\+\_\+vvm\+\_\+u8m1}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a505d21ff556f4a0a3a22c2f20fe5ef8e}\label{riscv__vector_8h_a505d21ff556f4a0a3a22c2f20fe5ef8e}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vsbc\+\_\+vvm\+\_\+u8m2} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a37dad1e102a14c909b54b0ed859e3c41}\label{riscv__vector_8h_a37dad1e102a14c909b54b0ed859e3c41}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vsbc\+\_\+vvm\+\_\+u8m4} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac018137dc9ac8d2deb39a5a564da5e7b}\label{riscv__vector_8h_ac018137dc9ac8d2deb39a5a564da5e7b}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vsbc\+\_\+vvm\+\_\+u8m8} (vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2afb1869bce03c18b72a038c3dd2ca2b}{vsbc\+\_\+vvm\+\_\+u16m1}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2b72056d395cd9f7b2a5ffff2e6f1340}\label{riscv__vector_8h_a2b72056d395cd9f7b2a5ffff2e6f1340}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vsbc\+\_\+vvm\+\_\+u16m2} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a81f060007878f8584c5eb8dae1efc523}\label{riscv__vector_8h_a81f060007878f8584c5eb8dae1efc523}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vsbc\+\_\+vvm\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5bc942434d25087ceccdc1339b783a1d}\label{riscv__vector_8h_a5bc942434d25087ceccdc1339b783a1d}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vsbc\+\_\+vvm\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab8f283d40a2e39514b4befaffaa801af}{vsbc\+\_\+vvm\+\_\+u32m1}} (vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a706fb3b8fbaef9e8b14332781776dc0f}\label{riscv__vector_8h_a706fb3b8fbaef9e8b14332781776dc0f}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vsbc\+\_\+vvm\+\_\+u32m2} (vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a59b6491bf98efee35b85eff83661b8ec}\label{riscv__vector_8h_a59b6491bf98efee35b85eff83661b8ec}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vsbc\+\_\+vvm\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adfa79ffd1be057576d8eb08f57337122}\label{riscv__vector_8h_adfa79ffd1be057576d8eb08f57337122}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vsbc\+\_\+vvm\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7a6be948a8b8bcad35eff77efa2cc67c}{vsbc\+\_\+vxm\+\_\+i8m1}} (vint8m1\+\_\+t op1, int8\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a57c77dcb2d137a831cee8b86821999c8}\label{riscv__vector_8h_a57c77dcb2d137a831cee8b86821999c8}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vsbc\+\_\+vxm\+\_\+i8m2} (vint8m2\+\_\+t op1, int8\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4f0a07a965921d1bf967cb31e930e677}\label{riscv__vector_8h_a4f0a07a965921d1bf967cb31e930e677}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vsbc\+\_\+vxm\+\_\+i8m4} (vint8m4\+\_\+t op1, int8\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8ae113be12389061ac924b49b85bfd77}\label{riscv__vector_8h_a8ae113be12389061ac924b49b85bfd77}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vsbc\+\_\+vxm\+\_\+i8m8} (vint8m8\+\_\+t op1, int8\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5422ac76603b398f81941f5487401273}{vsbc\+\_\+vxm\+\_\+i16m1}} (vint16m1\+\_\+t op1, int16\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2c9d2b88c1f3291f62691dbb16f7a4e0}\label{riscv__vector_8h_a2c9d2b88c1f3291f62691dbb16f7a4e0}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vsbc\+\_\+vxm\+\_\+i16m2} (vint16m2\+\_\+t op1, int16\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1130d5d70f05d83995da5661b3431f5b}\label{riscv__vector_8h_a1130d5d70f05d83995da5661b3431f5b}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vsbc\+\_\+vxm\+\_\+i16m4} (vint16m4\+\_\+t op1, int16\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af694ec6ff2fa3d67893f7c77ff7296c5}\label{riscv__vector_8h_af694ec6ff2fa3d67893f7c77ff7296c5}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vsbc\+\_\+vxm\+\_\+i16m8} (vint16m8\+\_\+t op1, int16\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a540f9fa0302bbbca7ee6a4b4ac381749}{vsbc\+\_\+vxm\+\_\+i32m1}} (vint32m1\+\_\+t op1, int32\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af742d0f7c7f1e9e3b6269cc51ecaef30}\label{riscv__vector_8h_af742d0f7c7f1e9e3b6269cc51ecaef30}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vsbc\+\_\+vxm\+\_\+i32m2} (vint32m2\+\_\+t op1, int32\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa5fe0b32c8b64b49e6c118971fecdd62}\label{riscv__vector_8h_aa5fe0b32c8b64b49e6c118971fecdd62}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vsbc\+\_\+vxm\+\_\+i32m4} (vint32m4\+\_\+t op1, int32\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2ef86e3a56813794aa1d4ee05b325ff4}\label{riscv__vector_8h_a2ef86e3a56813794aa1d4ee05b325ff4}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vsbc\+\_\+vxm\+\_\+i32m8} (vint32m8\+\_\+t op1, int32\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_abf61b1bf35342acd08fc6770da227ea1}{vsbc\+\_\+vxm\+\_\+u8m1}} (vuint8m1\+\_\+t op1, uint8\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a67ff87da1fd7c85f8804dc48bbe93dd4}\label{riscv__vector_8h_a67ff87da1fd7c85f8804dc48bbe93dd4}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vsbc\+\_\+vxm\+\_\+u8m2} (vuint8m2\+\_\+t op1, uint8\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1d1e78e3ffa1357cfe1b0f1908f93d29}\label{riscv__vector_8h_a1d1e78e3ffa1357cfe1b0f1908f93d29}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vsbc\+\_\+vxm\+\_\+u8m4} (vuint8m4\+\_\+t op1, uint8\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2857a478fddc6e992ea6ec93d706a09d}\label{riscv__vector_8h_a2857a478fddc6e992ea6ec93d706a09d}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vsbc\+\_\+vxm\+\_\+u8m8} (vuint8m8\+\_\+t op1, uint8\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5143be7a05504b074637b6a5d6b367cb}{vsbc\+\_\+vxm\+\_\+u16m1}} (vuint16m1\+\_\+t op1, uint16\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7cea962528edd77fc73b7b24e2ae6622}\label{riscv__vector_8h_a7cea962528edd77fc73b7b24e2ae6622}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vsbc\+\_\+vxm\+\_\+u16m2} (vuint16m2\+\_\+t op1, uint16\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acfe957b6860db5f7116496b69cde40a5}\label{riscv__vector_8h_acfe957b6860db5f7116496b69cde40a5}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vsbc\+\_\+vxm\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint16\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a80f487b7577344f27936b6bf4e0c7bf1}\label{riscv__vector_8h_a80f487b7577344f27936b6bf4e0c7bf1}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vsbc\+\_\+vxm\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint16\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a739582ec9732af4d9534295259ee0557}{vsbc\+\_\+vxm\+\_\+u32m1}} (vuint32m1\+\_\+t op1, uint32\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abeff21e18f38ab54eed85f9dbadb84ca}\label{riscv__vector_8h_abeff21e18f38ab54eed85f9dbadb84ca}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vsbc\+\_\+vxm\+\_\+u32m2} (vuint32m2\+\_\+t op1, uint32\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9ab8fe973c2124385c05a1178ae721d8}\label{riscv__vector_8h_a9ab8fe973c2124385c05a1178ae721d8}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vsbc\+\_\+vxm\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint32\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a46b7c8a2e054eed57c6628243e515074}\label{riscv__vector_8h_a46b7c8a2e054eed57c6628243e515074}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vsbc\+\_\+vxm\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint32\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a15a74d9bd92c1aea48ed626456210370}{vmsbc\+\_\+vvm\+\_\+i8m1}} (vint8m1\+\_\+t op1, vint8m1\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1f87f1c330bd77bd489fb0c11164db6d}\label{riscv__vector_8h_a1f87f1c330bd77bd489fb0c11164db6d}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vvm\+\_\+i8m2} (vint8m2\+\_\+t op1, vint8m2\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae05521308524b3e3141355fdf9c68d3c}\label{riscv__vector_8h_ae05521308524b3e3141355fdf9c68d3c}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vvm\+\_\+i8m4} (vint8m4\+\_\+t op1, vint8m4\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa235e2db2d3aa9a6aed3e0f61a74b821}\label{riscv__vector_8h_aa235e2db2d3aa9a6aed3e0f61a74b821}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vvm\+\_\+i8m8} (vint8m8\+\_\+t op1, vint8m8\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8c6e02944a4cd76e05fc87abfd7509d6}{vmsbc\+\_\+vvm\+\_\+i16m1}} (vint16m1\+\_\+t op1, vint16m1\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6f9736c9104b3a23df0622e92e54c0ea}\label{riscv__vector_8h_a6f9736c9104b3a23df0622e92e54c0ea}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vvm\+\_\+i16m2} (vint16m2\+\_\+t op1, vint16m2\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2a0695dfcd2c4d3da38e42aae5f7232f}\label{riscv__vector_8h_a2a0695dfcd2c4d3da38e42aae5f7232f}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vvm\+\_\+i16m4} (vint16m4\+\_\+t op1, vint16m4\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6c0a2fcdfc7b6a6f7f133df25883f65f}\label{riscv__vector_8h_a6c0a2fcdfc7b6a6f7f133df25883f65f}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vvm\+\_\+i16m8} (vint16m8\+\_\+t op1, vint16m8\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_abcc237e35917e865fc89143cfb13a692}{vmsbc\+\_\+vvm\+\_\+i32m1}} (vint32m1\+\_\+t op1, vint32m1\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a18edf3bb1e79cec938adfd72b0c1c6de}\label{riscv__vector_8h_a18edf3bb1e79cec938adfd72b0c1c6de}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vvm\+\_\+i32m2} (vint32m2\+\_\+t op1, vint32m2\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8ca438622c709f87826be2bdc565cc04}\label{riscv__vector_8h_a8ca438622c709f87826be2bdc565cc04}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vvm\+\_\+i32m4} (vint32m4\+\_\+t op1, vint32m4\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7e42f793aaba22129a504c49b70e418d}\label{riscv__vector_8h_a7e42f793aaba22129a504c49b70e418d}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vvm\+\_\+i32m8} (vint32m8\+\_\+t op1, vint32m8\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a12420e4281278a5c2e587b91723f7b2d}{vmsbc\+\_\+vvm\+\_\+u8m1}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a67751d79c8ebbe7eafaf1294ec660fea}\label{riscv__vector_8h_a67751d79c8ebbe7eafaf1294ec660fea}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vvm\+\_\+u8m2} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab0f900d975209e563ced57e41a0eb641}\label{riscv__vector_8h_ab0f900d975209e563ced57e41a0eb641}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vvm\+\_\+u8m4} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a213cb9b49c7d491e377de0718712534f}\label{riscv__vector_8h_a213cb9b49c7d491e377de0718712534f}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vvm\+\_\+u8m8} (vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a71ac2b7544299841b054d5e33f5a423e}{vmsbc\+\_\+vvm\+\_\+u16m1}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a21b79d9ea05181d3a98c63ce3896f432}\label{riscv__vector_8h_a21b79d9ea05181d3a98c63ce3896f432}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vvm\+\_\+u16m2} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad7ac0d4089cc52698a225d040ca454b5}\label{riscv__vector_8h_ad7ac0d4089cc52698a225d040ca454b5}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vvm\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af23cff2e5de83a7d0c8c8d28e06c7489}\label{riscv__vector_8h_af23cff2e5de83a7d0c8c8d28e06c7489}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vvm\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a85a457f85346ed368afc36a2970b398f}{vmsbc\+\_\+vvm\+\_\+u32m1}} (vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aba88f1946897489eaddea74685631c64}\label{riscv__vector_8h_aba88f1946897489eaddea74685631c64}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vvm\+\_\+u32m2} (vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aea3848e7ecdf4a1dc7b8ad5ec62b7f49}\label{riscv__vector_8h_aea3848e7ecdf4a1dc7b8ad5ec62b7f49}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vvm\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6fdbf0521c4637e6b3864de301dec50f}\label{riscv__vector_8h_a6fdbf0521c4637e6b3864de301dec50f}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vvm\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a0fc54843838e118f9018569fa6cd33d0}{vmsbc\+\_\+vxm\+\_\+i8m1}} (vint8m1\+\_\+t op1, int8\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4ddb41d49ccb7ef3024b10a8d645c463}\label{riscv__vector_8h_a4ddb41d49ccb7ef3024b10a8d645c463}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vxm\+\_\+i8m2} (vint8m2\+\_\+t op1, int8\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a313cffa5c0e50b120e8ab149c3e0292c}\label{riscv__vector_8h_a313cffa5c0e50b120e8ab149c3e0292c}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vxm\+\_\+i8m4} (vint8m4\+\_\+t op1, int8\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad8e668b04617aae083819f12d692365e}\label{riscv__vector_8h_ad8e668b04617aae083819f12d692365e}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vxm\+\_\+i8m8} (vint8m8\+\_\+t op1, int8\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_abdf126d66ce95622edc6d37e363a3e4f}{vmsbc\+\_\+vxm\+\_\+i16m1}} (vint16m1\+\_\+t op1, int16\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4d98fb4e41594238b1c12890f00ff205}\label{riscv__vector_8h_a4d98fb4e41594238b1c12890f00ff205}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vxm\+\_\+i16m2} (vint16m2\+\_\+t op1, int16\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7dd16b996f3f2a40fefc3b191a97ac3b}\label{riscv__vector_8h_a7dd16b996f3f2a40fefc3b191a97ac3b}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vxm\+\_\+i16m4} (vint16m4\+\_\+t op1, int16\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4011cd913a7528d0d16654fbf9a16a5e}\label{riscv__vector_8h_a4011cd913a7528d0d16654fbf9a16a5e}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vxm\+\_\+i16m8} (vint16m8\+\_\+t op1, int16\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a01547d9fb95ae99a9cb2f9db10690fff}{vmsbc\+\_\+vxm\+\_\+i32m1}} (vint32m1\+\_\+t op1, int32\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8ed2c8ed597482196a81139c0cb3194a}\label{riscv__vector_8h_a8ed2c8ed597482196a81139c0cb3194a}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vxm\+\_\+i32m2} (vint32m2\+\_\+t op1, int32\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac243b4b55b785b50efc646296e6384da}\label{riscv__vector_8h_ac243b4b55b785b50efc646296e6384da}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vxm\+\_\+i32m4} (vint32m4\+\_\+t op1, int32\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5d95e08636f752ceed2d874954f5af6e}\label{riscv__vector_8h_a5d95e08636f752ceed2d874954f5af6e}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vxm\+\_\+i32m8} (vint32m8\+\_\+t op1, int32\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a83acdb1c3dfada8597c04541e737e57f}{vmsbc\+\_\+vxm\+\_\+u8m1}} (vuint8m1\+\_\+t op1, uint8\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a836fffa9a78f4e741f7a53ac8d007d6f}\label{riscv__vector_8h_a836fffa9a78f4e741f7a53ac8d007d6f}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vxm\+\_\+u8m2} (vuint8m2\+\_\+t op1, uint8\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aec80af2ea17c6c3202f652584f3566c1}\label{riscv__vector_8h_aec80af2ea17c6c3202f652584f3566c1}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vxm\+\_\+u8m4} (vuint8m4\+\_\+t op1, uint8\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab8751ec9e708654cbf155f3c575844fd}\label{riscv__vector_8h_ab8751ec9e708654cbf155f3c575844fd}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vxm\+\_\+u8m8} (vuint8m8\+\_\+t op1, uint8\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a00a89ea456d652cf44b065a031ec5b55}{vmsbc\+\_\+vxm\+\_\+u16m1}} (vuint16m1\+\_\+t op1, uint16\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a12691c955d53158711775ca7da36df02}\label{riscv__vector_8h_a12691c955d53158711775ca7da36df02}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vxm\+\_\+u16m2} (vuint16m2\+\_\+t op1, uint16\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af162f3863329e5bb4a6bdddb64b4dded}\label{riscv__vector_8h_af162f3863329e5bb4a6bdddb64b4dded}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vxm\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint16\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae95cdacc16d3b4965b2b96e568e65118}\label{riscv__vector_8h_ae95cdacc16d3b4965b2b96e568e65118}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vxm\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint16\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a0280b7583f980e42ff89cfe43acc4a69}{vmsbc\+\_\+vxm\+\_\+u32m1}} (vuint32m1\+\_\+t op1, uint32\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1826387719eb14ec1483a35a148b875a}\label{riscv__vector_8h_a1826387719eb14ec1483a35a148b875a}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vxm\+\_\+u32m2} (vuint32m2\+\_\+t op1, uint32\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a82b384e61f500a700c5b5dcfca58da67}\label{riscv__vector_8h_a82b384e61f500a700c5b5dcfca58da67}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vxm\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint32\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a13863628fe0a81899db89e736cd93ea5}\label{riscv__vector_8h_a13863628fe0a81899db89e736cd93ea5}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vxm\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint32\+\_\+t op2, vmask\+\_\+t borrowin)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5330c16ee9d5ee2ab6457aae34954a18}{vmsbc\+\_\+vv\+\_\+i8m1}} (vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adc2c4efdef9da486ea784c481feb9d99}\label{riscv__vector_8h_adc2c4efdef9da486ea784c481feb9d99}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vv\+\_\+i8m2} (vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a74ae2d50c5d70896187549f8307fdb62}\label{riscv__vector_8h_a74ae2d50c5d70896187549f8307fdb62}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vv\+\_\+i8m4} (vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a53984a1432c562566e33a9db15dd70bd}\label{riscv__vector_8h_a53984a1432c562566e33a9db15dd70bd}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vv\+\_\+i8m8} (vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac00fc648f39d8bb76abe26ba57a3b47d}{vmsbc\+\_\+vv\+\_\+i16m1}} (vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afdf074d1f99101b87f7702f7808be3ef}\label{riscv__vector_8h_afdf074d1f99101b87f7702f7808be3ef}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vv\+\_\+i16m2} (vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3f38f3701a88efaace9430267e4fb4d5}\label{riscv__vector_8h_a3f38f3701a88efaace9430267e4fb4d5}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vv\+\_\+i16m4} (vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab30e8b0cc23cd3b4249b5e5c73be7119}\label{riscv__vector_8h_ab30e8b0cc23cd3b4249b5e5c73be7119}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vv\+\_\+i16m8} (vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aee2859d094615e742e329a6f0d9cde55}{vmsbc\+\_\+vv\+\_\+i32m1}} (vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6d940d585e303fd63a788aee7b756c93}\label{riscv__vector_8h_a6d940d585e303fd63a788aee7b756c93}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vv\+\_\+i32m2} (vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0a93e34949a3558353c3c5b3aa3a72d0}\label{riscv__vector_8h_a0a93e34949a3558353c3c5b3aa3a72d0}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vv\+\_\+i32m4} (vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a68811ed5f13f6e9c8eb48b5f3d6990cc}\label{riscv__vector_8h_a68811ed5f13f6e9c8eb48b5f3d6990cc}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vv\+\_\+i32m8} (vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a47db0d446d892024e021529576f1fc28}{vmsbc\+\_\+vv\+\_\+u8m1}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acb61f266d9cbf283a786aac41d3e2ef5}\label{riscv__vector_8h_acb61f266d9cbf283a786aac41d3e2ef5}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vv\+\_\+u8m2} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_add06b4e19419f2085a54429367875ef6}\label{riscv__vector_8h_add06b4e19419f2085a54429367875ef6}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vv\+\_\+u8m4} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a541b003f54b804b05941293f9011f876}\label{riscv__vector_8h_a541b003f54b804b05941293f9011f876}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vv\+\_\+u8m8} (vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a03e4386d81e4a7fb1e90ad9cc1513fb9}{vmsbc\+\_\+vv\+\_\+u16m1}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3240d6279630c5c6df48cc0c4c613704}\label{riscv__vector_8h_a3240d6279630c5c6df48cc0c4c613704}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vv\+\_\+u16m2} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac95ef0ab459c036cda6b3925fbb76217}\label{riscv__vector_8h_ac95ef0ab459c036cda6b3925fbb76217}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vv\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad97be323da48aae7ea82cbc311a0e72e}\label{riscv__vector_8h_ad97be323da48aae7ea82cbc311a0e72e}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vv\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a40db78e71caf77914358a4d7d1c29dd0}{vmsbc\+\_\+vv\+\_\+u32m1}} (vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4fe3498bea4cee50bcf7476d5b7650c6}\label{riscv__vector_8h_a4fe3498bea4cee50bcf7476d5b7650c6}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vv\+\_\+u32m2} (vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad018d1231d25a18ae3206a70d134e54b}\label{riscv__vector_8h_ad018d1231d25a18ae3206a70d134e54b}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vv\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a337b05ad8f01c00f6e8664dd6a92aca3}\label{riscv__vector_8h_a337b05ad8f01c00f6e8664dd6a92aca3}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vv\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a34e027ac259d09dc26a6bb563a45d1e7}{vmsbc\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad6e47eebb1710e911ea1f45a2b3b3288}\label{riscv__vector_8h_ad6e47eebb1710e911ea1f45a2b3b3288}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1aa69b4f65b942625e8d54c1f3889509}\label{riscv__vector_8h_a1aa69b4f65b942625e8d54c1f3889509}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9802f1c87ca8bd59b8017b4766e9f10a}\label{riscv__vector_8h_a9802f1c87ca8bd59b8017b4766e9f10a}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_afa18bb76606e8856e153b3a1a8c14ffd}{vmsbc\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6ac9eb5833078e766d1722064415fcdd}\label{riscv__vector_8h_a6ac9eb5833078e766d1722064415fcdd}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aaae5ce69e15a9c12af45049ae0743770}\label{riscv__vector_8h_aaae5ce69e15a9c12af45049ae0743770}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4f385f919c7e9644e4cd39aaed8da22a}\label{riscv__vector_8h_a4f385f919c7e9644e4cd39aaed8da22a}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a699c2257916f005a75f75c2f6e1e1ba9}{vmsbc\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a59a3286f474aef09bdef00d728ee53f3}\label{riscv__vector_8h_a59a3286f474aef09bdef00d728ee53f3}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a343a8f3525d7eb070db26e6bfa162874}\label{riscv__vector_8h_a343a8f3525d7eb070db26e6bfa162874}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a597df3fe2847c47c892170e911e53df5}\label{riscv__vector_8h_a597df3fe2847c47c892170e911e53df5}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a399b2669676bbaa44c2c129f4cbf93d8}{vmsbc\+\_\+vx\+\_\+u8m1}} (vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a12dd3da49cc54b137fd65901b6124ef5}\label{riscv__vector_8h_a12dd3da49cc54b137fd65901b6124ef5}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vx\+\_\+u8m2} (vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a37b63025bac67e196095e3cad8b4cc89}\label{riscv__vector_8h_a37b63025bac67e196095e3cad8b4cc89}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vx\+\_\+u8m4} (vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a731ab91015293a7575038405ca474247}\label{riscv__vector_8h_a731ab91015293a7575038405ca474247}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vx\+\_\+u8m8} (vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7ec1523e8387137fb7d2e82847331a6f}{vmsbc\+\_\+vx\+\_\+u16m1}} (vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a20fbb37ecf9da3234ac0cfa7771d8c7f}\label{riscv__vector_8h_a20fbb37ecf9da3234ac0cfa7771d8c7f}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vx\+\_\+u16m2} (vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad0a7360e542d4410fda26a2464168355}\label{riscv__vector_8h_ad0a7360e542d4410fda26a2464168355}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vx\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a564cd48f82aecc0e2c75c4609da1fe85}\label{riscv__vector_8h_a564cd48f82aecc0e2c75c4609da1fe85}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vx\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aef8a8830d14a6d8868f6b1109a8fe7f3}{vmsbc\+\_\+vx\+\_\+u32m1}} (vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a42c14fc289d2be6a5a7674d0fc7fcedd}\label{riscv__vector_8h_a42c14fc289d2be6a5a7674d0fc7fcedd}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vx\+\_\+u32m2} (vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a335665eb66022aca9c8e569bc7c612bf}\label{riscv__vector_8h_a335665eb66022aca9c8e569bc7c612bf}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vx\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0ee86579afc891d06ea8c803a47c9f08}\label{riscv__vector_8h_a0ee86579afc891d06ea8c803a47c9f08}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsbc\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac0e97cbb3d4c6ca15c1dd7605f56d950}{vand\+\_\+vv\+\_\+i8m1}} (vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa8fbd7aa922dcfedc39cc286a5e0ddd0}\label{riscv__vector_8h_aa8fbd7aa922dcfedc39cc286a5e0ddd0}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vand\+\_\+vv\+\_\+i8m2} (vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9d85ae34f9e9b656ae05b095190bf507}\label{riscv__vector_8h_a9d85ae34f9e9b656ae05b095190bf507}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vand\+\_\+vv\+\_\+i8m4} (vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac813a3491e98cb595eed24b75ff1dff6}\label{riscv__vector_8h_ac813a3491e98cb595eed24b75ff1dff6}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vand\+\_\+vv\+\_\+i8m8} (vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a59b6db30ec56b3d79ec248c7c334266e}{vand\+\_\+vv\+\_\+i16m1}} (vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad4cc32ccbfe10ff56a13ae019f966094}\label{riscv__vector_8h_ad4cc32ccbfe10ff56a13ae019f966094}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vand\+\_\+vv\+\_\+i16m2} (vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3528f4fd393dbd50938b782d6045a728}\label{riscv__vector_8h_a3528f4fd393dbd50938b782d6045a728}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vand\+\_\+vv\+\_\+i16m4} (vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3aef5505cbf75e380852348ab24201c5}\label{riscv__vector_8h_a3aef5505cbf75e380852348ab24201c5}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vand\+\_\+vv\+\_\+i16m8} (vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac904b7d7432440d0619abd9ce903d09e}{vand\+\_\+vv\+\_\+i32m1}} (vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a91ae2846895a959f6416a7795f0bea95}\label{riscv__vector_8h_a91ae2846895a959f6416a7795f0bea95}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vand\+\_\+vv\+\_\+i32m2} (vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5a1781cefff30996f8ebde4b05faa45e}\label{riscv__vector_8h_a5a1781cefff30996f8ebde4b05faa45e}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vand\+\_\+vv\+\_\+i32m4} (vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acde2a7840bed0b4f1b659e23ede45bf8}\label{riscv__vector_8h_acde2a7840bed0b4f1b659e23ede45bf8}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vand\+\_\+vv\+\_\+i32m8} (vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5761d397a000b3ee98fc96e77c98e352}{vand\+\_\+vv\+\_\+u8m1}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3f99e47a90bf9b6137331b7014689dfb}\label{riscv__vector_8h_a3f99e47a90bf9b6137331b7014689dfb}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vand\+\_\+vv\+\_\+u8m2} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a461fd77d317f4688ca96ec6817188124}\label{riscv__vector_8h_a461fd77d317f4688ca96ec6817188124}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vand\+\_\+vv\+\_\+u8m4} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8efe584e7fbe6824ced1c031b64e59fc}\label{riscv__vector_8h_a8efe584e7fbe6824ced1c031b64e59fc}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vand\+\_\+vv\+\_\+u8m8} (vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aea529f7a42ef5016f0be64bc44a4ca50}{vand\+\_\+vv\+\_\+u16m1}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a49284857a5cb3c8540acd8f9fe041f51}\label{riscv__vector_8h_a49284857a5cb3c8540acd8f9fe041f51}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vand\+\_\+vv\+\_\+u16m2} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2f9600c6e941451b3ac3801352190987}\label{riscv__vector_8h_a2f9600c6e941451b3ac3801352190987}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vand\+\_\+vv\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af667dc7ae80ae5816d4d4802455a429d}\label{riscv__vector_8h_af667dc7ae80ae5816d4d4802455a429d}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vand\+\_\+vv\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a975d20d0ffffdc24bdfb6fa7688b4776}{vand\+\_\+vv\+\_\+u32m1}} (vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0eb84c1898db2e03716c949d9a7e7f12}\label{riscv__vector_8h_a0eb84c1898db2e03716c949d9a7e7f12}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vand\+\_\+vv\+\_\+u32m2} (vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aebe7f0ecdb8e6039b8b5c53c6c0fea4c}\label{riscv__vector_8h_aebe7f0ecdb8e6039b8b5c53c6c0fea4c}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vand\+\_\+vv\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af73dd4b3894dd854bd919b4aca693485}\label{riscv__vector_8h_af73dd4b3894dd854bd919b4aca693485}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vand\+\_\+vv\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6e1fff5351ed6969ab1503fc68af7ef0}{vand\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a93d307766e781ee1dafd097ccec53804}\label{riscv__vector_8h_a93d307766e781ee1dafd097ccec53804}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vand\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab821114894c757195f199f381681fb36}\label{riscv__vector_8h_ab821114894c757195f199f381681fb36}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vand\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4e515daef7a54ddbe9bf3de93315b2e9}\label{riscv__vector_8h_a4e515daef7a54ddbe9bf3de93315b2e9}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vand\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_afba56201ab0bd85bd310ac7629a19f21}{vand\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a94b7c9595e4fec8bf1fd8ba246d06598}\label{riscv__vector_8h_a94b7c9595e4fec8bf1fd8ba246d06598}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vand\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa061c27c137c97e724b926f0a63022a0}\label{riscv__vector_8h_aa061c27c137c97e724b926f0a63022a0}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vand\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad0988bfa6ea3523e52270d563bfb3ac4}\label{riscv__vector_8h_ad0988bfa6ea3523e52270d563bfb3ac4}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vand\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7c5f070877adfa3faa5d60ab14065776}{vand\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aeb665b320659a6e3802b6831320c8a55}\label{riscv__vector_8h_aeb665b320659a6e3802b6831320c8a55}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vand\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5fd9659dd6613a7a4f01d14180be918e}\label{riscv__vector_8h_a5fd9659dd6613a7a4f01d14180be918e}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vand\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a886474a3b1d19706193d5be56c773b49}\label{riscv__vector_8h_a886474a3b1d19706193d5be56c773b49}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vand\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_adcbf82e5922655501d7aa51d77c9cc12}{vand\+\_\+vx\+\_\+u8m1}} (vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3cd1ab4c0ee38209ae6e2746d29b82f0}\label{riscv__vector_8h_a3cd1ab4c0ee38209ae6e2746d29b82f0}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vand\+\_\+vx\+\_\+u8m2} (vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac6b3936291250b1520c200940e648d26}\label{riscv__vector_8h_ac6b3936291250b1520c200940e648d26}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vand\+\_\+vx\+\_\+u8m4} (vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a55175ed49005f13988bb65f6d7354de0}\label{riscv__vector_8h_a55175ed49005f13988bb65f6d7354de0}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vand\+\_\+vx\+\_\+u8m8} (vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a20cd2f6756bacc57cdcd279229c04402}{vand\+\_\+vx\+\_\+u16m1}} (vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac301658590e592bec04b1dbfc44d9610}\label{riscv__vector_8h_ac301658590e592bec04b1dbfc44d9610}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vand\+\_\+vx\+\_\+u16m2} (vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9ae31021ecbd2264e59d53ee7d88fe0c}\label{riscv__vector_8h_a9ae31021ecbd2264e59d53ee7d88fe0c}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vand\+\_\+vx\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afbe71af1afcf7cd9c43e822366f00ad1}\label{riscv__vector_8h_afbe71af1afcf7cd9c43e822366f00ad1}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vand\+\_\+vx\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a26b2e17eeebfa330926ab33b23c048ec}{vand\+\_\+vx\+\_\+u32m1}} (vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae7da6e7fc709b313b0669e8971676be0}\label{riscv__vector_8h_ae7da6e7fc709b313b0669e8971676be0}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vand\+\_\+vx\+\_\+u32m2} (vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac0c8b6dfb9f0734476977e1c78fba298}\label{riscv__vector_8h_ac0c8b6dfb9f0734476977e1c78fba298}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vand\+\_\+vx\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a164c2dde84833b7255f3b8122259924e}\label{riscv__vector_8h_a164c2dde84833b7255f3b8122259924e}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vand\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a19eeb6c8ccf93c8c316558ee45366f64}{vor\+\_\+vv\+\_\+i8m1}} (vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af1cdc2d590788422e79111f50d4bd4d7}\label{riscv__vector_8h_af1cdc2d590788422e79111f50d4bd4d7}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vor\+\_\+vv\+\_\+i8m2} (vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a51d6565969cec717f206d4ddcc10659e}\label{riscv__vector_8h_a51d6565969cec717f206d4ddcc10659e}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vor\+\_\+vv\+\_\+i8m4} (vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af89e7844b83435aa7eed8dad24a9ee93}\label{riscv__vector_8h_af89e7844b83435aa7eed8dad24a9ee93}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vor\+\_\+vv\+\_\+i8m8} (vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3b9c832516baaf0f5ad36136c30f3da1}{vor\+\_\+vv\+\_\+i16m1}} (vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2fc960c2e30e4ed433f4cab7507ca041}\label{riscv__vector_8h_a2fc960c2e30e4ed433f4cab7507ca041}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vor\+\_\+vv\+\_\+i16m2} (vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7899acef58ffc9cda2a1e51017bcf0af}\label{riscv__vector_8h_a7899acef58ffc9cda2a1e51017bcf0af}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vor\+\_\+vv\+\_\+i16m4} (vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9b640472c0fc9795dec270c539dfe262}\label{riscv__vector_8h_a9b640472c0fc9795dec270c539dfe262}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vor\+\_\+vv\+\_\+i16m8} (vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aff63f0f82c10d63edc4e78e1f0b4342d}{vor\+\_\+vv\+\_\+i32m1}} (vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9438f5ed4fa4f4ac5b481539b1d4935a}\label{riscv__vector_8h_a9438f5ed4fa4f4ac5b481539b1d4935a}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vor\+\_\+vv\+\_\+i32m2} (vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aac3e76782b3ab8f6a97cf2dd010bc090}\label{riscv__vector_8h_aac3e76782b3ab8f6a97cf2dd010bc090}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vor\+\_\+vv\+\_\+i32m4} (vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac9a3a64865c6579393eaaf51d198cb8b}\label{riscv__vector_8h_ac9a3a64865c6579393eaaf51d198cb8b}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vor\+\_\+vv\+\_\+i32m8} (vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8a66b9ccdfae546752351a1a0ffdde51}{vor\+\_\+vv\+\_\+u8m1}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a411c45456627dcd99fa96eb1cdbf8d43}\label{riscv__vector_8h_a411c45456627dcd99fa96eb1cdbf8d43}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vor\+\_\+vv\+\_\+u8m2} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac1ccb09bdd00e23dbb3d0e27370f5c79}\label{riscv__vector_8h_ac1ccb09bdd00e23dbb3d0e27370f5c79}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vor\+\_\+vv\+\_\+u8m4} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac410f7e78a206beff5e06b5bc0052e13}\label{riscv__vector_8h_ac410f7e78a206beff5e06b5bc0052e13}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vor\+\_\+vv\+\_\+u8m8} (vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae5f699448942bc1826a013a1d830b7fc}{vor\+\_\+vv\+\_\+u16m1}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7c9fa016616d2697f4bfde4bbcbe96b4}\label{riscv__vector_8h_a7c9fa016616d2697f4bfde4bbcbe96b4}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vor\+\_\+vv\+\_\+u16m2} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9040e6704585c9a248c2f3d9c4f57daf}\label{riscv__vector_8h_a9040e6704585c9a248c2f3d9c4f57daf}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vor\+\_\+vv\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae97423379ca4d2f39e1c0c5665c6b844}\label{riscv__vector_8h_ae97423379ca4d2f39e1c0c5665c6b844}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vor\+\_\+vv\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3762711bbe11e42fe0e1d2ac43e891e4}{vor\+\_\+vv\+\_\+u32m1}} (vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5a290542f813cafb9938e97473ea1b59}\label{riscv__vector_8h_a5a290542f813cafb9938e97473ea1b59}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vor\+\_\+vv\+\_\+u32m2} (vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad51bea4150a6ff2bd15454d4b96cdcd2}\label{riscv__vector_8h_ad51bea4150a6ff2bd15454d4b96cdcd2}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vor\+\_\+vv\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afa88d9b00b7928dcdcfecff04f22b105}\label{riscv__vector_8h_afa88d9b00b7928dcdcfecff04f22b105}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vor\+\_\+vv\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a57fa8a818092bc9baaa7daa2335421b4}{vor\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a18e408764147a17e489a7f2249bdb16d}\label{riscv__vector_8h_a18e408764147a17e489a7f2249bdb16d}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vor\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0ab433c931e95b1ecb5ef1127e7eeffc}\label{riscv__vector_8h_a0ab433c931e95b1ecb5ef1127e7eeffc}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vor\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0f6bee03e8c2bf2a4f623fcef8cbe4da}\label{riscv__vector_8h_a0f6bee03e8c2bf2a4f623fcef8cbe4da}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vor\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad7d363f40d6fcf1d2a2d161fe55ef564}{vor\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aba2ab41d521ce624fb52fbe6c356c13b}\label{riscv__vector_8h_aba2ab41d521ce624fb52fbe6c356c13b}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vor\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0368cf60fa0ba7d8d7216fea02862d9d}\label{riscv__vector_8h_a0368cf60fa0ba7d8d7216fea02862d9d}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vor\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae639eb6a48116d99450a6f1d62e86f78}\label{riscv__vector_8h_ae639eb6a48116d99450a6f1d62e86f78}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vor\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ada5895970653e509f176015b4f88c991}{vor\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9de7d98702e15b3d4beac435161881bf}\label{riscv__vector_8h_a9de7d98702e15b3d4beac435161881bf}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vor\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a56b94d4bf0b29263a342e6d09f6896e2}\label{riscv__vector_8h_a56b94d4bf0b29263a342e6d09f6896e2}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vor\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9f997566f3413678aaf40a93657a198a}\label{riscv__vector_8h_a9f997566f3413678aaf40a93657a198a}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vor\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a53af3ffee37215aeb12c4c906f0346b5}{vor\+\_\+vx\+\_\+u8m1}} (vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac2295dd3c15dd7fb140b57ab8cf7c817}\label{riscv__vector_8h_ac2295dd3c15dd7fb140b57ab8cf7c817}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vor\+\_\+vx\+\_\+u8m2} (vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a539ac268af249bfd34893f80f0457bc0}\label{riscv__vector_8h_a539ac268af249bfd34893f80f0457bc0}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vor\+\_\+vx\+\_\+u8m4} (vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a30179d4434c1bb1e05afae000b2f6649}\label{riscv__vector_8h_a30179d4434c1bb1e05afae000b2f6649}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vor\+\_\+vx\+\_\+u8m8} (vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_abbe5b93c19e35c2b6750ad7bcf7b69b0}{vor\+\_\+vx\+\_\+u16m1}} (vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a55b401cf044edff641abf1d73f1fc1e4}\label{riscv__vector_8h_a55b401cf044edff641abf1d73f1fc1e4}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vor\+\_\+vx\+\_\+u16m2} (vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9b476b2eb6ebd024e468575f3f641bfe}\label{riscv__vector_8h_a9b476b2eb6ebd024e468575f3f641bfe}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vor\+\_\+vx\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a805a82f0a903561a04bd04da0414e633}\label{riscv__vector_8h_a805a82f0a903561a04bd04da0414e633}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vor\+\_\+vx\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab9ccfed8834b57ef41343c0137e2bce9}{vor\+\_\+vx\+\_\+u32m1}} (vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4f386720a5c993933f2188667dfb9c51}\label{riscv__vector_8h_a4f386720a5c993933f2188667dfb9c51}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vor\+\_\+vx\+\_\+u32m2} (vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a01df98f8c6ec76ede71ea2cdee399cc5}\label{riscv__vector_8h_a01df98f8c6ec76ede71ea2cdee399cc5}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vor\+\_\+vx\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad6b32144624519df2fea9f41ee03a09f}\label{riscv__vector_8h_ad6b32144624519df2fea9f41ee03a09f}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vor\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a61c26e3678fbb094f1e9cc520debb2b8}{vxor\+\_\+vv\+\_\+i8m1}} (vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7765663944942e3daba2af9a4e88b360}\label{riscv__vector_8h_a7765663944942e3daba2af9a4e88b360}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vxor\+\_\+vv\+\_\+i8m2} (vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a492e462cdbe40410b3bac31c4882a297}\label{riscv__vector_8h_a492e462cdbe40410b3bac31c4882a297}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vxor\+\_\+vv\+\_\+i8m4} (vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8818d3cc357b0b64bf07e5d3cbdc8932}\label{riscv__vector_8h_a8818d3cc357b0b64bf07e5d3cbdc8932}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vxor\+\_\+vv\+\_\+i8m8} (vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad885de8a4c6d8a882edeb5b8b4503216}{vxor\+\_\+vv\+\_\+i16m1}} (vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6509e30295afcbd508b30d7623edb01f}\label{riscv__vector_8h_a6509e30295afcbd508b30d7623edb01f}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vxor\+\_\+vv\+\_\+i16m2} (vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1fcad4b9b60d62a5a839288c19dc8935}\label{riscv__vector_8h_a1fcad4b9b60d62a5a839288c19dc8935}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vxor\+\_\+vv\+\_\+i16m4} (vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a66f28160b1492e1003bba95af2809f57}\label{riscv__vector_8h_a66f28160b1492e1003bba95af2809f57}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vxor\+\_\+vv\+\_\+i16m8} (vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6e9c3144ace0f23eb4c69ac83bf7fe88}{vxor\+\_\+vv\+\_\+i32m1}} (vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a015f193943f2f96ae68afc34caad1e4e}\label{riscv__vector_8h_a015f193943f2f96ae68afc34caad1e4e}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vxor\+\_\+vv\+\_\+i32m2} (vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aead878e26219ee98cf4cfa214ac11b78}\label{riscv__vector_8h_aead878e26219ee98cf4cfa214ac11b78}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vxor\+\_\+vv\+\_\+i32m4} (vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abd4122cceac81e88ffec1657b34cc3a9}\label{riscv__vector_8h_abd4122cceac81e88ffec1657b34cc3a9}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vxor\+\_\+vv\+\_\+i32m8} (vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a9fddceed773b72a361b600bb9f0a3d62}{vxor\+\_\+vv\+\_\+u8m1}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab1ce42d1ca7e63cfaf491871bb9447bf}\label{riscv__vector_8h_ab1ce42d1ca7e63cfaf491871bb9447bf}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vxor\+\_\+vv\+\_\+u8m2} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6108538b0db10fb90a00193dc0adc9d9}\label{riscv__vector_8h_a6108538b0db10fb90a00193dc0adc9d9}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vxor\+\_\+vv\+\_\+u8m4} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac85ce93132ce685e55387930f3044ee6}\label{riscv__vector_8h_ac85ce93132ce685e55387930f3044ee6}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vxor\+\_\+vv\+\_\+u8m8} (vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aacb492c830d21be31b2a8d5f536a92bc}{vxor\+\_\+vv\+\_\+u16m1}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab14c276fb1878eb40a0a18c8b53f3228}\label{riscv__vector_8h_ab14c276fb1878eb40a0a18c8b53f3228}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vxor\+\_\+vv\+\_\+u16m2} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab74f46837eca2d113e2849d7e5107775}\label{riscv__vector_8h_ab74f46837eca2d113e2849d7e5107775}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vxor\+\_\+vv\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4d4c0e000397512ab61e28768a78729a}\label{riscv__vector_8h_a4d4c0e000397512ab61e28768a78729a}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vxor\+\_\+vv\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa6279a189cb175e9142510bab498912d}{vxor\+\_\+vv\+\_\+u32m1}} (vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abcd97386df46e4938aa3ae62da3ba024}\label{riscv__vector_8h_abcd97386df46e4938aa3ae62da3ba024}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vxor\+\_\+vv\+\_\+u32m2} (vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a027c766105db7d87cc41bc6c5dae085b}\label{riscv__vector_8h_a027c766105db7d87cc41bc6c5dae085b}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vxor\+\_\+vv\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aba23a11fc3791cb9ee2555d3789631c2}\label{riscv__vector_8h_aba23a11fc3791cb9ee2555d3789631c2}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vxor\+\_\+vv\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a157867962ab486c4f05a6beb545fc900}{vxor\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5f184e57a792002904f25294434ccd50}\label{riscv__vector_8h_a5f184e57a792002904f25294434ccd50}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vxor\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab55a1f0bfed6ca303913cbbc745fe68b}\label{riscv__vector_8h_ab55a1f0bfed6ca303913cbbc745fe68b}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vxor\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a732209f319c609ec2be860e4c94b59aa}\label{riscv__vector_8h_a732209f319c609ec2be860e4c94b59aa}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vxor\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3b1ef5f16cfed7b806bc98b8fc676796}{vxor\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a607a7db3863949099e51feae83f4d6b2}\label{riscv__vector_8h_a607a7db3863949099e51feae83f4d6b2}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vxor\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8edc02488a67bd7e2d0c011864d68ba0}\label{riscv__vector_8h_a8edc02488a67bd7e2d0c011864d68ba0}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vxor\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3f82329befa3ecdc94fc5cfa7d41afed}\label{riscv__vector_8h_a3f82329befa3ecdc94fc5cfa7d41afed}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vxor\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_acc7da33358e9797a9f8569697e644393}{vxor\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1b472c1dc4c643e0c81c41ffa67cff02}\label{riscv__vector_8h_a1b472c1dc4c643e0c81c41ffa67cff02}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vxor\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abc1429b456972f4fbe415a39259a7b51}\label{riscv__vector_8h_abc1429b456972f4fbe415a39259a7b51}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vxor\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af24131ec45511fc3f760b208afaccc70}\label{riscv__vector_8h_af24131ec45511fc3f760b208afaccc70}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vxor\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a741df8dd3be535029f36b8bd81f63151}{vxor\+\_\+vx\+\_\+u8m1}} (vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5d660caff1426b11c20f9807efd0a51e}\label{riscv__vector_8h_a5d660caff1426b11c20f9807efd0a51e}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vxor\+\_\+vx\+\_\+u8m2} (vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a89fe21dc769a37d7ad2a8590a24cc457}\label{riscv__vector_8h_a89fe21dc769a37d7ad2a8590a24cc457}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vxor\+\_\+vx\+\_\+u8m4} (vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2a6f1b7ec4ac0099bd223a24266c10ee}\label{riscv__vector_8h_a2a6f1b7ec4ac0099bd223a24266c10ee}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vxor\+\_\+vx\+\_\+u8m8} (vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7bd1ed8ba34fd69786e6bf6d2620c62c}{vxor\+\_\+vx\+\_\+u16m1}} (vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac72c7505a09439ebc926d971863c1d3a}\label{riscv__vector_8h_ac72c7505a09439ebc926d971863c1d3a}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vxor\+\_\+vx\+\_\+u16m2} (vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4cb8f345b535675cc108d2ca6b478710}\label{riscv__vector_8h_a4cb8f345b535675cc108d2ca6b478710}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vxor\+\_\+vx\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0eb6a118a096aa004aa3a42f772d8429}\label{riscv__vector_8h_a0eb6a118a096aa004aa3a42f772d8429}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vxor\+\_\+vx\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_afdf692d8d6b1a71fc4a6132b75247909}{vxor\+\_\+vx\+\_\+u32m1}} (vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a806aa82b54fcd031a342a9e1065f781d}\label{riscv__vector_8h_a806aa82b54fcd031a342a9e1065f781d}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vxor\+\_\+vx\+\_\+u32m2} (vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_addb9dd5b18c601784248b27920964734}\label{riscv__vector_8h_addb9dd5b18c601784248b27920964734}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vxor\+\_\+vx\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5b6c0cc13d17118aae8dffe8452cea96}\label{riscv__vector_8h_a5b6c0cc13d17118aae8dffe8452cea96}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vxor\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3e212254c78bb99d4682263f93f2ac71}{vand\+\_\+vv\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afd0fe538e53e75b729a816e9ac1ee2c9}\label{riscv__vector_8h_afd0fe538e53e75b729a816e9ac1ee2c9}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vand\+\_\+vv\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab86e01c17f9587f5ec3b64b49b0541b5}\label{riscv__vector_8h_ab86e01c17f9587f5ec3b64b49b0541b5}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vand\+\_\+vv\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad24fc8a338967ee24728e17dacf54799}\label{riscv__vector_8h_ad24fc8a338967ee24728e17dacf54799}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vand\+\_\+vv\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a35ab21143a7493423d6ded093104adba}{vand\+\_\+vv\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7e6ced354c38bb240765f2c0f7f7f884}\label{riscv__vector_8h_a7e6ced354c38bb240765f2c0f7f7f884}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vand\+\_\+vv\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a89aea49ee9e92ba765948732c4ae95ca}\label{riscv__vector_8h_a89aea49ee9e92ba765948732c4ae95ca}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vand\+\_\+vv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8c99bbc66e0e6d574b2939b50f1828c2}\label{riscv__vector_8h_a8c99bbc66e0e6d574b2939b50f1828c2}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vand\+\_\+vv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_addefe8dcaa3ab156e74cd7d6544b0530}{vand\+\_\+vv\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a75e7689b5e12caef80eda7b274a3de6f}\label{riscv__vector_8h_a75e7689b5e12caef80eda7b274a3de6f}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vand\+\_\+vv\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abd9203ca3ba994410f68b0dd4a7de1e1}\label{riscv__vector_8h_abd9203ca3ba994410f68b0dd4a7de1e1}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vand\+\_\+vv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8569f50770ec7da87bba4a41ba4ad1a0}\label{riscv__vector_8h_a8569f50770ec7da87bba4a41ba4ad1a0}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vand\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af2c92803364eacffd3d4cd933d79b6b6}{vand\+\_\+vv\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3dfb310260d6fc9016024726e9155152}\label{riscv__vector_8h_a3dfb310260d6fc9016024726e9155152}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vand\+\_\+vv\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4106359ff7fa949255ec3fe56d5684b3}\label{riscv__vector_8h_a4106359ff7fa949255ec3fe56d5684b3}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vand\+\_\+vv\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9de7b42c9c16d384aff5131dbee0f90e}\label{riscv__vector_8h_a9de7b42c9c16d384aff5131dbee0f90e}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vand\+\_\+vv\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a49d95c396ea907cb4e33a9136265c2ba}{vand\+\_\+vv\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adb7c9dad5a24fd5d55175e9756456cff}\label{riscv__vector_8h_adb7c9dad5a24fd5d55175e9756456cff}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vand\+\_\+vv\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0b9f825717dd6fefe1df47d75756dc45}\label{riscv__vector_8h_a0b9f825717dd6fefe1df47d75756dc45}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vand\+\_\+vv\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8de2b9ed7fe6dfb9f4bee9f99a25f0f6}\label{riscv__vector_8h_a8de2b9ed7fe6dfb9f4bee9f99a25f0f6}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vand\+\_\+vv\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab0ee19c1ea21724feea0cd5608afe4b5}{vand\+\_\+vv\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af5aeb45296954f9e2ea3da03f6594009}\label{riscv__vector_8h_af5aeb45296954f9e2ea3da03f6594009}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vand\+\_\+vv\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a58ae638875ee0f646eaf168d77d66413}\label{riscv__vector_8h_a58ae638875ee0f646eaf168d77d66413}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vand\+\_\+vv\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a19a42a9a55fad92f800654002315bc7c}\label{riscv__vector_8h_a19a42a9a55fad92f800654002315bc7c}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vand\+\_\+vv\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a80aa52fba1544f85bf720b45c2df7dd8}{vand\+\_\+vx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1161e7b916cf72842ef96a54d4dd7208}\label{riscv__vector_8h_a1161e7b916cf72842ef96a54d4dd7208}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vand\+\_\+vx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a354e6f2fd95cd03ecf53f6be2c0cabb2}\label{riscv__vector_8h_a354e6f2fd95cd03ecf53f6be2c0cabb2}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vand\+\_\+vx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0d522cc68bad9334089d37c16f804091}\label{riscv__vector_8h_a0d522cc68bad9334089d37c16f804091}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vand\+\_\+vx\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a711b762cc2000bc5fc8f0617274fe3ff}{vand\+\_\+vx\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad5cffbb09e2aec9dc27db50297c61626}\label{riscv__vector_8h_ad5cffbb09e2aec9dc27db50297c61626}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vand\+\_\+vx\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7c6f3229c611bbc663a9d06055d945bb}\label{riscv__vector_8h_a7c6f3229c611bbc663a9d06055d945bb}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vand\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab7a4c6ed10465497bb0666c9399bd8f2}\label{riscv__vector_8h_ab7a4c6ed10465497bb0666c9399bd8f2}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vand\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa2720128b809837179b67d54c18b01f5}{vand\+\_\+vx\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4b0ce743e1a5db6e1876cbdb88144f58}\label{riscv__vector_8h_a4b0ce743e1a5db6e1876cbdb88144f58}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vand\+\_\+vx\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa6f55ea8aa65547991562f2b778b46dd}\label{riscv__vector_8h_aa6f55ea8aa65547991562f2b778b46dd}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vand\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ace0b3f466e8ac361c81a47c07d3aec97}\label{riscv__vector_8h_ace0b3f466e8ac361c81a47c07d3aec97}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vand\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a99d5bb9934ef408885b54fbe5fa69627}{vand\+\_\+vx\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9796a0af3a3d8ae1ec501fbf0d9c0588}\label{riscv__vector_8h_a9796a0af3a3d8ae1ec501fbf0d9c0588}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vand\+\_\+vx\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4f6e63deebab532f884256341ceb1713}\label{riscv__vector_8h_a4f6e63deebab532f884256341ceb1713}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vand\+\_\+vx\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad730d37d811dd6a3b4b072c029727d9b}\label{riscv__vector_8h_ad730d37d811dd6a3b4b072c029727d9b}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vand\+\_\+vx\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aeb0061b961ce9ee52f66ceb319b392c6}{vand\+\_\+vx\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abcf7b01468302a7d9333e6333887b4d2}\label{riscv__vector_8h_abcf7b01468302a7d9333e6333887b4d2}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vand\+\_\+vx\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa48152dc6a941bec96ed3c11b19ed2cc}\label{riscv__vector_8h_aa48152dc6a941bec96ed3c11b19ed2cc}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vand\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a04378d4d9544d36cea4d84a67d07f84f}\label{riscv__vector_8h_a04378d4d9544d36cea4d84a67d07f84f}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vand\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aca96169c44f69d9d64ae42f1e69051b7}{vand\+\_\+vx\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a531d528898be9e9449d8190a84d44d68}\label{riscv__vector_8h_a531d528898be9e9449d8190a84d44d68}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vand\+\_\+vx\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a401a915260fc9e594c605bd03fcc49a2}\label{riscv__vector_8h_a401a915260fc9e594c605bd03fcc49a2}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vand\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac76875624993d875f19d67f56ba53336}\label{riscv__vector_8h_ac76875624993d875f19d67f56ba53336}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vand\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6ea10af178fac00a302c745151edad32}{vor\+\_\+vv\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab2a81d034e8d02ade6d0088078e29787}\label{riscv__vector_8h_ab2a81d034e8d02ade6d0088078e29787}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vor\+\_\+vv\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af4e4b3b129ac7264b2dd0ab93f0cb03a}\label{riscv__vector_8h_af4e4b3b129ac7264b2dd0ab93f0cb03a}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vor\+\_\+vv\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a042b7fc304f2d04ca4a2c1c13d6fc253}\label{riscv__vector_8h_a042b7fc304f2d04ca4a2c1c13d6fc253}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vor\+\_\+vv\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_acc3628f016237fb5894c1fbac0f2d314}{vor\+\_\+vv\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aadc7b709ee3a05275548c4efccbaeb43}\label{riscv__vector_8h_aadc7b709ee3a05275548c4efccbaeb43}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vor\+\_\+vv\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acea74845c7b8b8ee77a5581a759f77f2}\label{riscv__vector_8h_acea74845c7b8b8ee77a5581a759f77f2}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vor\+\_\+vv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a928c02a8da648f462dcd168e51b59888}\label{riscv__vector_8h_a928c02a8da648f462dcd168e51b59888}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vor\+\_\+vv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a686e150ba699fa86537cb00c4a542016}{vor\+\_\+vv\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0cac0a5cce0efa16508d19c1d893afb2}\label{riscv__vector_8h_a0cac0a5cce0efa16508d19c1d893afb2}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vor\+\_\+vv\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa547fb72a41f97c6b01ad9845329155f}\label{riscv__vector_8h_aa547fb72a41f97c6b01ad9845329155f}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vor\+\_\+vv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6844d2da484d81858adfd77da543c677}\label{riscv__vector_8h_a6844d2da484d81858adfd77da543c677}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vor\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a323f6cdad9ce454e9512fbc9f617187f}{vor\+\_\+vv\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a05e188de02c51132fd6674e27e043ee9}\label{riscv__vector_8h_a05e188de02c51132fd6674e27e043ee9}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vor\+\_\+vv\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a66876c4fa618a6b964dc7bfec801c4cc}\label{riscv__vector_8h_a66876c4fa618a6b964dc7bfec801c4cc}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vor\+\_\+vv\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3d9f32cc65d7d5b083ab7f42f7789a77}\label{riscv__vector_8h_a3d9f32cc65d7d5b083ab7f42f7789a77}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vor\+\_\+vv\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1a7052ffb71aff37ef969b3239ca27c0}{vor\+\_\+vv\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af84a778d0d6251987f367620734190b4}\label{riscv__vector_8h_af84a778d0d6251987f367620734190b4}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vor\+\_\+vv\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aeffeba13701bea5ccb7da308720caab4}\label{riscv__vector_8h_aeffeba13701bea5ccb7da308720caab4}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vor\+\_\+vv\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5e843bdde4480466242e05f7d7305201}\label{riscv__vector_8h_a5e843bdde4480466242e05f7d7305201}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vor\+\_\+vv\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a9473a244e75312097ff29e7d4199bc4f}{vor\+\_\+vv\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a03a7a663b5d32732e8f5b36824bf3289}\label{riscv__vector_8h_a03a7a663b5d32732e8f5b36824bf3289}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vor\+\_\+vv\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8ecbe5497d231623113228a5c17abde5}\label{riscv__vector_8h_a8ecbe5497d231623113228a5c17abde5}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vor\+\_\+vv\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adea8da72ada8ff93557bc6997a633bf9}\label{riscv__vector_8h_adea8da72ada8ff93557bc6997a633bf9}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vor\+\_\+vv\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a43dae8696b5a48fadfc5e0da754bbf22}{vor\+\_\+vx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a23ae9b242935e89d80a36517a4617310}\label{riscv__vector_8h_a23ae9b242935e89d80a36517a4617310}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vor\+\_\+vx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4a16df2ad6ec0cd6e75389402b696535}\label{riscv__vector_8h_a4a16df2ad6ec0cd6e75389402b696535}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vor\+\_\+vx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4426e7b559b6b4c77b688a1728deac4d}\label{riscv__vector_8h_a4426e7b559b6b4c77b688a1728deac4d}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vor\+\_\+vx\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac86d2cb24ea5579ae4580591e073eaf1}{vor\+\_\+vx\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a968a1e711d8eafc09af9d4c8a4b2289d}\label{riscv__vector_8h_a968a1e711d8eafc09af9d4c8a4b2289d}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vor\+\_\+vx\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae332058d84de57d63775fed1dfefd449}\label{riscv__vector_8h_ae332058d84de57d63775fed1dfefd449}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vor\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acad511e42ed1bc01fc85c809c9ac9005}\label{riscv__vector_8h_acad511e42ed1bc01fc85c809c9ac9005}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vor\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae9d31c257b0a79164481cc1017502558}{vor\+\_\+vx\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af8b46388fd0a34d63865a3b4982115fa}\label{riscv__vector_8h_af8b46388fd0a34d63865a3b4982115fa}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vor\+\_\+vx\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2c0e4a00d8a60357508d84b9d116ec63}\label{riscv__vector_8h_a2c0e4a00d8a60357508d84b9d116ec63}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vor\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac344e2008a48f8fa7bd65d2503fe850c}\label{riscv__vector_8h_ac344e2008a48f8fa7bd65d2503fe850c}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vor\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_abd013553396927690987662a13965ed2}{vor\+\_\+vx\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1ef76484dc1c5dafa30e7f54265b5275}\label{riscv__vector_8h_a1ef76484dc1c5dafa30e7f54265b5275}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vor\+\_\+vx\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab251ae411c163ea3166bd6825a54cc4e}\label{riscv__vector_8h_ab251ae411c163ea3166bd6825a54cc4e}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vor\+\_\+vx\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a706ef8629ce75e515e36ef7a1058a9e5}\label{riscv__vector_8h_a706ef8629ce75e515e36ef7a1058a9e5}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vor\+\_\+vx\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a0272b4c0dbfbc61c49bc1ece13574000}{vor\+\_\+vx\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a216c1901c0bd0821e5f9e7f84ae49a78}\label{riscv__vector_8h_a216c1901c0bd0821e5f9e7f84ae49a78}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vor\+\_\+vx\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae0244438b0c919766de58110c15f197b}\label{riscv__vector_8h_ae0244438b0c919766de58110c15f197b}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vor\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8bed7f9417ea5ef89ee0bf2176f1f6bb}\label{riscv__vector_8h_a8bed7f9417ea5ef89ee0bf2176f1f6bb}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vor\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a0d493e78d4ae0cce867ffe3f090bb047}{vor\+\_\+vx\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7f8a9ad0c33b6fbbd1ef7ba653fdd512}\label{riscv__vector_8h_a7f8a9ad0c33b6fbbd1ef7ba653fdd512}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vor\+\_\+vx\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a294e48e726b0639085bfa34c18007252}\label{riscv__vector_8h_a294e48e726b0639085bfa34c18007252}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vor\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a60104447140bd15bcfa058947aa5a503}\label{riscv__vector_8h_a60104447140bd15bcfa058947aa5a503}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vor\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a30b02eab65ce3a015ed43d799d937e2d}{vxor\+\_\+vv\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa2eecf74336b7d50ba237340c89d18d3}\label{riscv__vector_8h_aa2eecf74336b7d50ba237340c89d18d3}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vxor\+\_\+vv\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af7746260f4d2e981c10c34ae72723e06}\label{riscv__vector_8h_af7746260f4d2e981c10c34ae72723e06}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vxor\+\_\+vv\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a62a1a0519061a72fbb86daad7444d168}\label{riscv__vector_8h_a62a1a0519061a72fbb86daad7444d168}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vxor\+\_\+vv\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af7c0a6b3cbab7f9f3eadee7898d9b292}{vxor\+\_\+vv\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aafa8475054c45138a9e2ba2dffb9d3da}\label{riscv__vector_8h_aafa8475054c45138a9e2ba2dffb9d3da}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vxor\+\_\+vv\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af4a52d69ea770c242556ff317893714d}\label{riscv__vector_8h_af4a52d69ea770c242556ff317893714d}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vxor\+\_\+vv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3d9cfc59628381040e32bc8c85e160c0}\label{riscv__vector_8h_a3d9cfc59628381040e32bc8c85e160c0}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vxor\+\_\+vv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac9afa66b5fe53ed7500838500aec9ac8}{vxor\+\_\+vv\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acdaae433972eea1b9e5398e11552713d}\label{riscv__vector_8h_acdaae433972eea1b9e5398e11552713d}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vxor\+\_\+vv\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a36a6f976c53d43fcfe68a353379d05a2}\label{riscv__vector_8h_a36a6f976c53d43fcfe68a353379d05a2}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vxor\+\_\+vv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af6b37e429ff2578d27cdffd14d1cb7d4}\label{riscv__vector_8h_af6b37e429ff2578d27cdffd14d1cb7d4}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vxor\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_acbdae0e27e7fab64eac23cdbff11b07e}{vxor\+\_\+vv\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a69c0bb828119cc539155d00790ad963c}\label{riscv__vector_8h_a69c0bb828119cc539155d00790ad963c}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vxor\+\_\+vv\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aed28e69e602f1f0b184e909402af6d6a}\label{riscv__vector_8h_aed28e69e602f1f0b184e909402af6d6a}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vxor\+\_\+vv\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a056101f2fcd1559271db4a27f9d25ea9}\label{riscv__vector_8h_a056101f2fcd1559271db4a27f9d25ea9}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vxor\+\_\+vv\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa1f2196fb1fad093206920ff2d6f4568}{vxor\+\_\+vv\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a704f6f17f6b2d2993ad70885790a289c}\label{riscv__vector_8h_a704f6f17f6b2d2993ad70885790a289c}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vxor\+\_\+vv\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5e4c4fb6df3ac12cc52c79b05aa43494}\label{riscv__vector_8h_a5e4c4fb6df3ac12cc52c79b05aa43494}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vxor\+\_\+vv\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aac82aade134dd9b8abfba5ef3885f4bd}\label{riscv__vector_8h_aac82aade134dd9b8abfba5ef3885f4bd}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vxor\+\_\+vv\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a635b034d075876a0c751e50b862d5901}{vxor\+\_\+vv\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2bec9c14da19db1d76becee4758e2be2}\label{riscv__vector_8h_a2bec9c14da19db1d76becee4758e2be2}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vxor\+\_\+vv\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7e844e45b99235484e3ae814994a27a9}\label{riscv__vector_8h_a7e844e45b99235484e3ae814994a27a9}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vxor\+\_\+vv\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a15572430d6f9b1f6cb82bd036e079569}\label{riscv__vector_8h_a15572430d6f9b1f6cb82bd036e079569}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vxor\+\_\+vv\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a9fdba662e80925edddd965a67ae728b6}{vxor\+\_\+vx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac673dd8985484a998c481815377e88ad}\label{riscv__vector_8h_ac673dd8985484a998c481815377e88ad}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vxor\+\_\+vx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab66544ab7eb6bc8340d4e36e484b75c5}\label{riscv__vector_8h_ab66544ab7eb6bc8340d4e36e484b75c5}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vxor\+\_\+vx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af84ffb02ead1285c937c4557dc1c6cd7}\label{riscv__vector_8h_af84ffb02ead1285c937c4557dc1c6cd7}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vxor\+\_\+vx\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a494a8c1e9f3410cb6c16d0b8c8cee6fd}{vxor\+\_\+vx\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af3db102f56c1209d5d1e37171aa69f9b}\label{riscv__vector_8h_af3db102f56c1209d5d1e37171aa69f9b}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vxor\+\_\+vx\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1f9d8b5ca49427ae1b247f5e784c8482}\label{riscv__vector_8h_a1f9d8b5ca49427ae1b247f5e784c8482}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vxor\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae9acaf1cc669d660bd20253311b581d6}\label{riscv__vector_8h_ae9acaf1cc669d660bd20253311b581d6}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vxor\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad825e125d4438315057513bec60d4f84}{vxor\+\_\+vx\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a70c07c6b1b115701b78f4240dc488788}\label{riscv__vector_8h_a70c07c6b1b115701b78f4240dc488788}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vxor\+\_\+vx\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a847651c56a5b1f713fa719b423590e1c}\label{riscv__vector_8h_a847651c56a5b1f713fa719b423590e1c}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vxor\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a855ff9a92e77d6e14b51df39d25dc58d}\label{riscv__vector_8h_a855ff9a92e77d6e14b51df39d25dc58d}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vxor\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a692a29da0c8ca5f3857dd57af5ae1ee5}{vxor\+\_\+vx\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab954d44509655e64964a42b081e4a855}\label{riscv__vector_8h_ab954d44509655e64964a42b081e4a855}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vxor\+\_\+vx\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7af683e9c5a487ab574679f4b22d569b}\label{riscv__vector_8h_a7af683e9c5a487ab574679f4b22d569b}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vxor\+\_\+vx\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a35b51788e3e77e8c00039f96196774d1}\label{riscv__vector_8h_a35b51788e3e77e8c00039f96196774d1}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vxor\+\_\+vx\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a82af311d350b9d1c9d8a050aa0774e45}{vxor\+\_\+vx\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae99d3e40f367f8e211c707d4ae8e272f}\label{riscv__vector_8h_ae99d3e40f367f8e211c707d4ae8e272f}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vxor\+\_\+vx\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa565e9e8bc1c3451505078202b9ed7cc}\label{riscv__vector_8h_aa565e9e8bc1c3451505078202b9ed7cc}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vxor\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7a77a519b152b8e5ed8433fa9c0300b6}\label{riscv__vector_8h_a7a77a519b152b8e5ed8433fa9c0300b6}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vxor\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5a5fdf9531619a2a239d3cf9bb0dffc8}{vxor\+\_\+vx\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5fc53ac1ac8382c6b223ff427a072d36}\label{riscv__vector_8h_a5fc53ac1ac8382c6b223ff427a072d36}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vxor\+\_\+vx\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a83bdaa62bfb5ad5ae3f87edbc88e797c}\label{riscv__vector_8h_a83bdaa62bfb5ad5ae3f87edbc88e797c}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vxor\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa9544fababada15aa477b0723eb60fd5}\label{riscv__vector_8h_aa9544fababada15aa477b0723eb60fd5}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vxor\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ace6f5cf6bc7cf68d07811290e15facbb}{vsll\+\_\+vv\+\_\+i8m1}} (vint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8ae38b0dcaca9fe4c16829f7198f7c0c}\label{riscv__vector_8h_a8ae38b0dcaca9fe4c16829f7198f7c0c}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vsll\+\_\+vv\+\_\+i8m2} (vint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afc0eebdbd056ffa4e01b1d9ed7ba2023}\label{riscv__vector_8h_afc0eebdbd056ffa4e01b1d9ed7ba2023}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vsll\+\_\+vv\+\_\+i8m4} (vint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a332babe19b0161fe6a70f2f8a3444701}\label{riscv__vector_8h_a332babe19b0161fe6a70f2f8a3444701}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vsll\+\_\+vv\+\_\+i8m8} (vint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa572799bbfd819feb63b4e861c23ead5}{vsll\+\_\+vv\+\_\+i16m1}} (vint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8669fa3b1e6966e73e80ad8ba96e9889}\label{riscv__vector_8h_a8669fa3b1e6966e73e80ad8ba96e9889}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vsll\+\_\+vv\+\_\+i16m2} (vint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a39abdf8a90d2e70e50a22f22bc24100e}\label{riscv__vector_8h_a39abdf8a90d2e70e50a22f22bc24100e}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vsll\+\_\+vv\+\_\+i16m4} (vint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6395a8c03ff1bce140a3583394c20fe8}\label{riscv__vector_8h_a6395a8c03ff1bce140a3583394c20fe8}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vsll\+\_\+vv\+\_\+i16m8} (vint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aaa993db39d339c5c26d665b797139d14}{vsll\+\_\+vv\+\_\+i32m1}} (vint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a653dcd896bb719321ff5b05bae1ce7b4}\label{riscv__vector_8h_a653dcd896bb719321ff5b05bae1ce7b4}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vsll\+\_\+vv\+\_\+i32m2} (vint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae7164f76ccc97cc6ea1db838dd9483e2}\label{riscv__vector_8h_ae7164f76ccc97cc6ea1db838dd9483e2}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vsll\+\_\+vv\+\_\+i32m4} (vint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae49c50752077164f501875a71832eb8b}\label{riscv__vector_8h_ae49c50752077164f501875a71832eb8b}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vsll\+\_\+vv\+\_\+i32m8} (vint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a9e9934151170e618236e71818cc38c6e}{vsll\+\_\+vv\+\_\+u8m1}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab02117f1ac9826fcca808504486ad746}\label{riscv__vector_8h_ab02117f1ac9826fcca808504486ad746}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vsll\+\_\+vv\+\_\+u8m2} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab64b15933423ebb3b276539b1b72ad3b}\label{riscv__vector_8h_ab64b15933423ebb3b276539b1b72ad3b}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vsll\+\_\+vv\+\_\+u8m4} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aad8ebde3d4b596095654d1ac9a752d5e}\label{riscv__vector_8h_aad8ebde3d4b596095654d1ac9a752d5e}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vsll\+\_\+vv\+\_\+u8m8} (vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aeb56ec0caae27498b049f1d04c83b6f1}{vsll\+\_\+vv\+\_\+u16m1}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2591abb4bed0d0be91b19c15648ada5b}\label{riscv__vector_8h_a2591abb4bed0d0be91b19c15648ada5b}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vsll\+\_\+vv\+\_\+u16m2} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a03b7d8cea75a7e245eab5c78f407301d}\label{riscv__vector_8h_a03b7d8cea75a7e245eab5c78f407301d}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vsll\+\_\+vv\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7bcb19e6f85976aeaa4aa4fd52297186}\label{riscv__vector_8h_a7bcb19e6f85976aeaa4aa4fd52297186}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vsll\+\_\+vv\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a4fc4a3100b0b5a7bd3cd9a73862b02e0}{vsll\+\_\+vv\+\_\+u32m1}} (vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7a5f5175b18f1565cf882e403ebb3dcf}\label{riscv__vector_8h_a7a5f5175b18f1565cf882e403ebb3dcf}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vsll\+\_\+vv\+\_\+u32m2} (vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a198b4c685d59f1953363eba60080d719}\label{riscv__vector_8h_a198b4c685d59f1953363eba60080d719}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vsll\+\_\+vv\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adb429cdc70850962c394d9950f5a40b1}\label{riscv__vector_8h_adb429cdc70850962c394d9950f5a40b1}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vsll\+\_\+vv\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_abb0d712a3129d5342cc697e34822ec2d}{vsll\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4358d40d12c480c4b1074f5b2c042129}\label{riscv__vector_8h_a4358d40d12c480c4b1074f5b2c042129}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vsll\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a75ceda1882a16641f4a2b6abf4654e3e}\label{riscv__vector_8h_a75ceda1882a16641f4a2b6abf4654e3e}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vsll\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af85ed4fd1611d6cf7e039138bff91d52}\label{riscv__vector_8h_af85ed4fd1611d6cf7e039138bff91d52}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vsll\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_abf94a8c26d099a9078d9b23fac401392}{vsll\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa515575c5719e9c1652e92d0ef4e6c8d}\label{riscv__vector_8h_aa515575c5719e9c1652e92d0ef4e6c8d}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vsll\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6cdd5ea23a327ddea5485a7340ac80b4}\label{riscv__vector_8h_a6cdd5ea23a327ddea5485a7340ac80b4}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vsll\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8c026e8e28c5bab28da5478d0bf52a03}\label{riscv__vector_8h_a8c026e8e28c5bab28da5478d0bf52a03}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vsll\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8f75f13507d98a7015f2a912cb1ed642}{vsll\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad596345bf11b154f70e7e962ba2a1a22}\label{riscv__vector_8h_ad596345bf11b154f70e7e962ba2a1a22}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vsll\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3ed2c4453fde1eb4943a9f1eb6290a5e}\label{riscv__vector_8h_a3ed2c4453fde1eb4943a9f1eb6290a5e}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vsll\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac8f69897dc78f2b381f973642e52bf5f}\label{riscv__vector_8h_ac8f69897dc78f2b381f973642e52bf5f}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vsll\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aee3326dcedb26a840627652787b6be15}{vsll\+\_\+vx\+\_\+u8m1}} (vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aceac4115f0eac51bde6662ad563fbd23}\label{riscv__vector_8h_aceac4115f0eac51bde6662ad563fbd23}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vsll\+\_\+vx\+\_\+u8m2} (vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae0068195b93f9df257fc2bc2aba780fc}\label{riscv__vector_8h_ae0068195b93f9df257fc2bc2aba780fc}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vsll\+\_\+vx\+\_\+u8m4} (vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac52f6dbeb05a565227b7d5a103168992}\label{riscv__vector_8h_ac52f6dbeb05a565227b7d5a103168992}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vsll\+\_\+vx\+\_\+u8m8} (vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1d082b9eca1224eb0ef1e6ef5cfca7b7}{vsll\+\_\+vx\+\_\+u16m1}} (vuint16m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4a1ae0d899fe4c98a707d00f60ffda64}\label{riscv__vector_8h_a4a1ae0d899fe4c98a707d00f60ffda64}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vsll\+\_\+vx\+\_\+u16m2} (vuint16m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae295025edcebd5a3920ec478958cf3cb}\label{riscv__vector_8h_ae295025edcebd5a3920ec478958cf3cb}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vsll\+\_\+vx\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0d74fcac3c200919c7889ac7cf3043bb}\label{riscv__vector_8h_a0d74fcac3c200919c7889ac7cf3043bb}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vsll\+\_\+vx\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1c9b9d0af733b6a1f21f786eed6b6fd3}{vsll\+\_\+vx\+\_\+u32m1}} (vuint32m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af9256f131166af5f11f110004ff00367}\label{riscv__vector_8h_af9256f131166af5f11f110004ff00367}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vsll\+\_\+vx\+\_\+u32m2} (vuint32m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac553d5e145b31796c519d0dac609859b}\label{riscv__vector_8h_ac553d5e145b31796c519d0dac609859b}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vsll\+\_\+vx\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7fdc827bddfd5b8f53dc789693d8b3b7}\label{riscv__vector_8h_a7fdc827bddfd5b8f53dc789693d8b3b7}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vsll\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af4551e4f19bd4624433eba2fc0348f8b}{vsrl\+\_\+vv\+\_\+u8m1}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af529ae3b68ab6e52b4445488b80028ce}\label{riscv__vector_8h_af529ae3b68ab6e52b4445488b80028ce}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vsrl\+\_\+vv\+\_\+u8m2} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6e020732c10c7d91e717a8dd0a64eb75}\label{riscv__vector_8h_a6e020732c10c7d91e717a8dd0a64eb75}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vsrl\+\_\+vv\+\_\+u8m4} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac5fd4064dd64db733ebea8304774050e}\label{riscv__vector_8h_ac5fd4064dd64db733ebea8304774050e}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vsrl\+\_\+vv\+\_\+u8m8} (vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aaf295dc9a241464de042f326f772f683}{vsrl\+\_\+vv\+\_\+u16m1}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa6254f729cffaff4040fae292546854e}\label{riscv__vector_8h_aa6254f729cffaff4040fae292546854e}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vsrl\+\_\+vv\+\_\+u16m2} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af3a2ff2b5c29a1858be4795e2941337a}\label{riscv__vector_8h_af3a2ff2b5c29a1858be4795e2941337a}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vsrl\+\_\+vv\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab6e64da0079fbad1ab2ab7b311e580b1}\label{riscv__vector_8h_ab6e64da0079fbad1ab2ab7b311e580b1}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vsrl\+\_\+vv\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa823909dca60d9b80d61198054785f5a}{vsrl\+\_\+vv\+\_\+u32m1}} (vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a03747b1a6a2c1f9a32a06b6ee5822a8e}\label{riscv__vector_8h_a03747b1a6a2c1f9a32a06b6ee5822a8e}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vsrl\+\_\+vv\+\_\+u32m2} (vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a03d2efb865f99fafa1240c232402015d}\label{riscv__vector_8h_a03d2efb865f99fafa1240c232402015d}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vsrl\+\_\+vv\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae8a2cab4bf9694149aa02242f6271ebd}\label{riscv__vector_8h_ae8a2cab4bf9694149aa02242f6271ebd}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vsrl\+\_\+vv\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a0ada024265521938a6a96ac8ad85f1e2}{vsrl\+\_\+vx\+\_\+u8m1}} (vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2d1907f05879a0c571e6497cdb47ad0f}\label{riscv__vector_8h_a2d1907f05879a0c571e6497cdb47ad0f}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vsrl\+\_\+vx\+\_\+u8m2} (vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6f3e1251e3d9861aecea7cf2480b37e8}\label{riscv__vector_8h_a6f3e1251e3d9861aecea7cf2480b37e8}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vsrl\+\_\+vx\+\_\+u8m4} (vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5e3dec9cbc1a44f3a0c178bb4395b2b0}\label{riscv__vector_8h_a5e3dec9cbc1a44f3a0c178bb4395b2b0}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vsrl\+\_\+vx\+\_\+u8m8} (vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a4a49fd8cbc93dc25e65338369e02a6cf}{vsrl\+\_\+vx\+\_\+u16m1}} (vuint16m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9dfed56335c37ccce2fb0bc2d43d2b33}\label{riscv__vector_8h_a9dfed56335c37ccce2fb0bc2d43d2b33}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vsrl\+\_\+vx\+\_\+u16m2} (vuint16m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a170bd76f50f14817b9f3306b1dbb9988}\label{riscv__vector_8h_a170bd76f50f14817b9f3306b1dbb9988}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vsrl\+\_\+vx\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5c1d3821e78ac9c3111c8995bf77fa7a}\label{riscv__vector_8h_a5c1d3821e78ac9c3111c8995bf77fa7a}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vsrl\+\_\+vx\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad0e2962c74c1be1429b350f98ad03930}{vsrl\+\_\+vx\+\_\+u32m1}} (vuint32m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad35caa0c3bf49bb6d3dabdb4bc52fcf9}\label{riscv__vector_8h_ad35caa0c3bf49bb6d3dabdb4bc52fcf9}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vsrl\+\_\+vx\+\_\+u32m2} (vuint32m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a41ae4d55e557685ce45e90f3d5c3084b}\label{riscv__vector_8h_a41ae4d55e557685ce45e90f3d5c3084b}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vsrl\+\_\+vx\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a836176c981263abfe0ec985d51efe1e4}\label{riscv__vector_8h_a836176c981263abfe0ec985d51efe1e4}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vsrl\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a293b4e2de63d65244ccde57656cb93da}{vsra\+\_\+vv\+\_\+i8m1}} (vint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af99d2ce5b7f44f0b1214dff367b16d57}\label{riscv__vector_8h_af99d2ce5b7f44f0b1214dff367b16d57}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vsra\+\_\+vv\+\_\+i8m2} (vint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a36dca60c35a1da82494af63014cdb266}\label{riscv__vector_8h_a36dca60c35a1da82494af63014cdb266}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vsra\+\_\+vv\+\_\+i8m4} (vint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a39528842b9c94c060750ffc549f0e0d8}\label{riscv__vector_8h_a39528842b9c94c060750ffc549f0e0d8}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vsra\+\_\+vv\+\_\+i8m8} (vint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_abccdc57be8d66d6518eb771c36863963}{vsra\+\_\+vv\+\_\+i16m1}} (vint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a756aae5da22bf42a5f7015927a430027}\label{riscv__vector_8h_a756aae5da22bf42a5f7015927a430027}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vsra\+\_\+vv\+\_\+i16m2} (vint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8295eaa9e9648d171038c459dadbedf3}\label{riscv__vector_8h_a8295eaa9e9648d171038c459dadbedf3}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vsra\+\_\+vv\+\_\+i16m4} (vint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6847d57f93ebeb02cda9842ea6415f0f}\label{riscv__vector_8h_a6847d57f93ebeb02cda9842ea6415f0f}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vsra\+\_\+vv\+\_\+i16m8} (vint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a254ce09738311415ce7df1d01bbf62b1}{vsra\+\_\+vv\+\_\+i32m1}} (vint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9398e69db8e20a29b9a7f9e0924a0fa3}\label{riscv__vector_8h_a9398e69db8e20a29b9a7f9e0924a0fa3}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vsra\+\_\+vv\+\_\+i32m2} (vint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a17e03b74e83bd5024b00adfd888c417b}\label{riscv__vector_8h_a17e03b74e83bd5024b00adfd888c417b}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vsra\+\_\+vv\+\_\+i32m4} (vint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8e246d833e3c5d7afe717731e0f6784e}\label{riscv__vector_8h_a8e246d833e3c5d7afe717731e0f6784e}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vsra\+\_\+vv\+\_\+i32m8} (vint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a9ca1e817ec6d17563c1cef7bbbaa0fba}{vsra\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a258dcdde09efbbb8e5e9a698dad91000}\label{riscv__vector_8h_a258dcdde09efbbb8e5e9a698dad91000}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vsra\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8b48e4b2187dc2eed715b0e6577d8f73}\label{riscv__vector_8h_a8b48e4b2187dc2eed715b0e6577d8f73}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vsra\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a80e8e2be3b282278d72734f5cee63e82}\label{riscv__vector_8h_a80e8e2be3b282278d72734f5cee63e82}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vsra\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad8e7215e5737aa87d9d394e419031453}{vsra\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a44b93eeb3abb0a6aff8eeebd7a83a61f}\label{riscv__vector_8h_a44b93eeb3abb0a6aff8eeebd7a83a61f}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vsra\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a067c4eff63e7afa7d947d9126365d63a}\label{riscv__vector_8h_a067c4eff63e7afa7d947d9126365d63a}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vsra\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7e1ab752282128702357786aa185d43b}\label{riscv__vector_8h_a7e1ab752282128702357786aa185d43b}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vsra\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_afa2f6f4cdd789a82deb0c8c5c280b1d4}{vsra\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af1b862434957b6180d58247bc5950938}\label{riscv__vector_8h_af1b862434957b6180d58247bc5950938}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vsra\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a390cac1c85dd291d411b2a346f02b016}\label{riscv__vector_8h_a390cac1c85dd291d411b2a346f02b016}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vsra\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a08a45be2c37093e193e17e739d6a8142}\label{riscv__vector_8h_a08a45be2c37093e193e17e739d6a8142}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vsra\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2e29ce41f52fd67c16a56a81cd9c1f3b}{vsll\+\_\+vv\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab7dea8b38b1c0d58696054fa79b740b4}\label{riscv__vector_8h_ab7dea8b38b1c0d58696054fa79b740b4}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vsll\+\_\+vv\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a57fe425dcf087cd31b44fde28bc02907}\label{riscv__vector_8h_a57fe425dcf087cd31b44fde28bc02907}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vsll\+\_\+vv\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad4c97912f5bcd83541ecc7ff9fb09c7d}\label{riscv__vector_8h_ad4c97912f5bcd83541ecc7ff9fb09c7d}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vsll\+\_\+vv\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a18fb8dfc5965be42b88a182a46294923}{vsll\+\_\+vv\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3b2d35b2666ef9b872d6ebddeca8877e}\label{riscv__vector_8h_a3b2d35b2666ef9b872d6ebddeca8877e}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vsll\+\_\+vv\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a738ad3c12b19bf1517e258ddbca96290}\label{riscv__vector_8h_a738ad3c12b19bf1517e258ddbca96290}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vsll\+\_\+vv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0f5d6ff29cdfe5efb177e2b025fdd5e2}\label{riscv__vector_8h_a0f5d6ff29cdfe5efb177e2b025fdd5e2}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vsll\+\_\+vv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7cbd82d12d8a2f7dcb3a6a4d1ed2cb07}{vsll\+\_\+vv\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab929776d991f21d6ce3f88892a8277d3}\label{riscv__vector_8h_ab929776d991f21d6ce3f88892a8277d3}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vsll\+\_\+vv\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a539e4577ae904c3ca569765255631a32}\label{riscv__vector_8h_a539e4577ae904c3ca569765255631a32}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vsll\+\_\+vv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4f8ee3df7a21478de7a6aebdcbf62f24}\label{riscv__vector_8h_a4f8ee3df7a21478de7a6aebdcbf62f24}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vsll\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac1a6aedf47b1fe9ff79a4a90a2f9dabc}{vsll\+\_\+vv\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a47eea8e274c91306dd82475bc29d41f2}\label{riscv__vector_8h_a47eea8e274c91306dd82475bc29d41f2}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vsll\+\_\+vv\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6cde5e1702f14f80e1b4be17807a0b4d}\label{riscv__vector_8h_a6cde5e1702f14f80e1b4be17807a0b4d}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vsll\+\_\+vv\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9753ec293e814e2e17dc98a116057a47}\label{riscv__vector_8h_a9753ec293e814e2e17dc98a116057a47}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vsll\+\_\+vv\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab2bda7fc229486ec14b938a82138f637}{vsll\+\_\+vv\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adc0036ab20e62e5d4ff4e161fbc5cad4}\label{riscv__vector_8h_adc0036ab20e62e5d4ff4e161fbc5cad4}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vsll\+\_\+vv\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8ce069fd4db12b0c833fc19fba5bb61f}\label{riscv__vector_8h_a8ce069fd4db12b0c833fc19fba5bb61f}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vsll\+\_\+vv\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a980893ef6a29c2f65fd6f6cb5b5939d9}\label{riscv__vector_8h_a980893ef6a29c2f65fd6f6cb5b5939d9}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vsll\+\_\+vv\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac5292453827f87521413a14cd7ff435b}{vsll\+\_\+vv\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8f4c124280ee3a49d4dc5f586a313407}\label{riscv__vector_8h_a8f4c124280ee3a49d4dc5f586a313407}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vsll\+\_\+vv\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac35c023bf8704dcaa3d77643de2f36a9}\label{riscv__vector_8h_ac35c023bf8704dcaa3d77643de2f36a9}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vsll\+\_\+vv\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab9454f9da5b72c2f4040d09ff95fef23}\label{riscv__vector_8h_ab9454f9da5b72c2f4040d09ff95fef23}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vsll\+\_\+vv\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_afa1d975848576386122671d1c6671df5}{vsll\+\_\+vx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a69508f7de014d7b65fb6205d3ea225ac}\label{riscv__vector_8h_a69508f7de014d7b65fb6205d3ea225ac}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vsll\+\_\+vx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aab916b4fe118b6c167d0d727df2d78fe}\label{riscv__vector_8h_aab916b4fe118b6c167d0d727df2d78fe}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vsll\+\_\+vx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acc38fc38cd96ef86df8c0a71a4ac5afe}\label{riscv__vector_8h_acc38fc38cd96ef86df8c0a71a4ac5afe}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vsll\+\_\+vx\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a91c29934b6b41e3074c50d6702e887ae}{vsll\+\_\+vx\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aaae6460f534842ef5d3770a6bb6aa79d}\label{riscv__vector_8h_aaae6460f534842ef5d3770a6bb6aa79d}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vsll\+\_\+vx\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a949aa7d42b65f9a6a37446e5c8ac99d1}\label{riscv__vector_8h_a949aa7d42b65f9a6a37446e5c8ac99d1}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vsll\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1f690ec647744306599bd2c8cb9ba254}\label{riscv__vector_8h_a1f690ec647744306599bd2c8cb9ba254}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vsll\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_abe9645bbe84581168c3397c15a37fce1}{vsll\+\_\+vx\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a16584b6d30680c276dbafc58307aea2e}\label{riscv__vector_8h_a16584b6d30680c276dbafc58307aea2e}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vsll\+\_\+vx\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae21aa24c25a129b65da5c8fc081acbb1}\label{riscv__vector_8h_ae21aa24c25a129b65da5c8fc081acbb1}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vsll\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1f8883e89857187260c8c51f7b031b4b}\label{riscv__vector_8h_a1f8883e89857187260c8c51f7b031b4b}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vsll\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab97896d617f64a940585d23f13d78aa1}{vsll\+\_\+vx\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2068617c33234d6a4709eb69f1da92ae}\label{riscv__vector_8h_a2068617c33234d6a4709eb69f1da92ae}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vsll\+\_\+vx\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4f226dc9b5d361808c9a5827252ca23c}\label{riscv__vector_8h_a4f226dc9b5d361808c9a5827252ca23c}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vsll\+\_\+vx\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0e3738ac49091bac39a781f1e6de8f06}\label{riscv__vector_8h_a0e3738ac49091bac39a781f1e6de8f06}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vsll\+\_\+vx\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab94edd75f070f7c6a0d61a8464eb8b4e}{vsll\+\_\+vx\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abeb22967aa57a9dba84a3df1cfbd8942}\label{riscv__vector_8h_abeb22967aa57a9dba84a3df1cfbd8942}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vsll\+\_\+vx\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a286f881fa13b14c31dfac8235a057976}\label{riscv__vector_8h_a286f881fa13b14c31dfac8235a057976}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vsll\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2edea06ddb2fa1a5c9fdaf05cebc76f1}\label{riscv__vector_8h_a2edea06ddb2fa1a5c9fdaf05cebc76f1}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vsll\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3acf543094f3ca8203ce27d9d0bacc45}{vsll\+\_\+vx\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a28b66ee85555603b756214d2d4880f51}\label{riscv__vector_8h_a28b66ee85555603b756214d2d4880f51}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vsll\+\_\+vx\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a10fe043ac014b08dcf6039c34fe5a522}\label{riscv__vector_8h_a10fe043ac014b08dcf6039c34fe5a522}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vsll\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9f2ed50ef9fa55511ed28f09b7b7729a}\label{riscv__vector_8h_a9f2ed50ef9fa55511ed28f09b7b7729a}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vsll\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab246837d60788083d6a14f0e15c9d1b3}{vsrl\+\_\+vv\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab3bb9fafc6759752481aa62dc0e30f49}\label{riscv__vector_8h_ab3bb9fafc6759752481aa62dc0e30f49}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vsrl\+\_\+vv\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7c7c165f9ee9b7eb043f16ea8893a055}\label{riscv__vector_8h_a7c7c165f9ee9b7eb043f16ea8893a055}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vsrl\+\_\+vv\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a36961dc0c9a8a0be6061e7afe2d87ec1}\label{riscv__vector_8h_a36961dc0c9a8a0be6061e7afe2d87ec1}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vsrl\+\_\+vv\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aac2341eebc9a68582524dee5e1361888}{vsrl\+\_\+vv\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3e78a88da0937e1e9c8a9689e0f154d7}\label{riscv__vector_8h_a3e78a88da0937e1e9c8a9689e0f154d7}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vsrl\+\_\+vv\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a03a922b9528133273963c1f87bb7179d}\label{riscv__vector_8h_a03a922b9528133273963c1f87bb7179d}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vsrl\+\_\+vv\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aba77fb35d20daed46cf5b9dc1b7f60f7}\label{riscv__vector_8h_aba77fb35d20daed46cf5b9dc1b7f60f7}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vsrl\+\_\+vv\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad06d6b5f442a6651d4545db35298748a}{vsrl\+\_\+vv\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0404a1e04b8b6326017d96007ab4b79f}\label{riscv__vector_8h_a0404a1e04b8b6326017d96007ab4b79f}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vsrl\+\_\+vv\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a23f8d8a4f3565bb42ad97206752bd7a7}\label{riscv__vector_8h_a23f8d8a4f3565bb42ad97206752bd7a7}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vsrl\+\_\+vv\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac6390e7f2812997aebdb4255bc761206}\label{riscv__vector_8h_ac6390e7f2812997aebdb4255bc761206}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vsrl\+\_\+vv\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae6340ddac10eb7d124c83dda0c40121e}{vsrl\+\_\+vx\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa468dd84921af28784c23a6b1f84d25e}\label{riscv__vector_8h_aa468dd84921af28784c23a6b1f84d25e}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vsrl\+\_\+vx\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8de00713334f63cef2bf7bf4093fc359}\label{riscv__vector_8h_a8de00713334f63cef2bf7bf4093fc359}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vsrl\+\_\+vx\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4601743d8b72412996cc9d241c9860de}\label{riscv__vector_8h_a4601743d8b72412996cc9d241c9860de}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vsrl\+\_\+vx\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a76d83277a4f2935ace2d10c8d81a14aa}{vsrl\+\_\+vx\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acac813e4fb7f6b8da1b88f71122268d2}\label{riscv__vector_8h_acac813e4fb7f6b8da1b88f71122268d2}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vsrl\+\_\+vx\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac299b067698cfbdca68c9747154c1532}\label{riscv__vector_8h_ac299b067698cfbdca68c9747154c1532}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vsrl\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3eb754dd9bc67eaf0119a9c72ffab9b3}\label{riscv__vector_8h_a3eb754dd9bc67eaf0119a9c72ffab9b3}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vsrl\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_afee65e5cca4361d6dfc48ee97b746cd7}{vsrl\+\_\+vx\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a53819054b00f78225b9f16bc6597f774}\label{riscv__vector_8h_a53819054b00f78225b9f16bc6597f774}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vsrl\+\_\+vx\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa8fc5b074b21ddb355086421ce42528b}\label{riscv__vector_8h_aa8fc5b074b21ddb355086421ce42528b}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vsrl\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3c8a65f93c70e5194d5d56af7769b1bd}\label{riscv__vector_8h_a3c8a65f93c70e5194d5d56af7769b1bd}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vsrl\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7ca66e770733490e13b10b403bc85674}{vsra\+\_\+vv\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a46b244ef8d19e4978741fee84056b3b3}\label{riscv__vector_8h_a46b244ef8d19e4978741fee84056b3b3}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vsra\+\_\+vv\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a301b94e09eecfccbce836c580e873179}\label{riscv__vector_8h_a301b94e09eecfccbce836c580e873179}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vsra\+\_\+vv\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a938100b771e8a7484722f1c24ad109a1}\label{riscv__vector_8h_a938100b771e8a7484722f1c24ad109a1}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vsra\+\_\+vv\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_abfdb83acc7fc308f8f34d09f060b2b40}{vsra\+\_\+vv\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aba740d26fdd0a81cf62aa66f434022ba}\label{riscv__vector_8h_aba740d26fdd0a81cf62aa66f434022ba}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vsra\+\_\+vv\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afa6adccd0c39aecfc50866853daea1f7}\label{riscv__vector_8h_afa6adccd0c39aecfc50866853daea1f7}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vsra\+\_\+vv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a85e42a543deb363bcd0713bb48dde17e}\label{riscv__vector_8h_a85e42a543deb363bcd0713bb48dde17e}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vsra\+\_\+vv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae664d50ab221acb80db33106dfd15560}{vsra\+\_\+vv\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac979c6ff576a7ddccb5aff8b0f2d48f2}\label{riscv__vector_8h_ac979c6ff576a7ddccb5aff8b0f2d48f2}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vsra\+\_\+vv\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acc180c9a4d37d9368f31b67236fe4504}\label{riscv__vector_8h_acc180c9a4d37d9368f31b67236fe4504}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vsra\+\_\+vv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4577f8a28b69a57b9d8a7503d33187b6}\label{riscv__vector_8h_a4577f8a28b69a57b9d8a7503d33187b6}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vsra\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a58c535087d418e09394e9a1d72b90c1f}{vsra\+\_\+vx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a858ecdba662bcd9deeabf9e5977459dc}\label{riscv__vector_8h_a858ecdba662bcd9deeabf9e5977459dc}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vsra\+\_\+vx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa2a76c37e3cb6186325fb32d4563c8b7}\label{riscv__vector_8h_aa2a76c37e3cb6186325fb32d4563c8b7}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vsra\+\_\+vx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab34d3444c9fe80bf9741bf3ed52edcab}\label{riscv__vector_8h_ab34d3444c9fe80bf9741bf3ed52edcab}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vsra\+\_\+vx\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8c0fe75607db5ef8af54b9c501ebd5e1}{vsra\+\_\+vx\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6e7a297af3117e0cf1f4b026ab7eeb48}\label{riscv__vector_8h_a6e7a297af3117e0cf1f4b026ab7eeb48}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vsra\+\_\+vx\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acc1155792867164bea1d4536f051cec7}\label{riscv__vector_8h_acc1155792867164bea1d4536f051cec7}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vsra\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af5208af2eacef3cfee098c059d18685b}\label{riscv__vector_8h_af5208af2eacef3cfee098c059d18685b}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vsra\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a9cb04c27e92cb2bcc66f20afcf89c040}{vsra\+\_\+vx\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a01562feffc7e8df031a6fb5c25420b6b}\label{riscv__vector_8h_a01562feffc7e8df031a6fb5c25420b6b}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vsra\+\_\+vx\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a78e533d3ebf907ec84a6479fe501c524}\label{riscv__vector_8h_a78e533d3ebf907ec84a6479fe501c524}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vsra\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2edd6429be7692c53e3ccc5536be8fbe}\label{riscv__vector_8h_a2edd6429be7692c53e3ccc5536be8fbe}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vsra\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a0d6ecafa4aa918d36eefe67930f9f19c}{vnsrl\+\_\+wv\+\_\+u8m1}} (vuint16m2\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a63502a9a34eacf7dcc06d44ac24d950a}\label{riscv__vector_8h_a63502a9a34eacf7dcc06d44ac24d950a}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vnsrl\+\_\+wv\+\_\+u8m2} (vuint16m4\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad69479143141965f66ba2f198a48dfac}\label{riscv__vector_8h_ad69479143141965f66ba2f198a48dfac}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vnsrl\+\_\+wv\+\_\+u8m4} (vuint16m8\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a4eca7e27c37654432d08cdcc222e89af}{vnsrl\+\_\+wv\+\_\+u16m1}} (vuint32m2\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7f48614c06c720b34cb30b3c60f1a948}\label{riscv__vector_8h_a7f48614c06c720b34cb30b3c60f1a948}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vnsrl\+\_\+wv\+\_\+u16m2} (vuint32m4\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2e25d9fd3ea219c2c8d39bbb7520b943}\label{riscv__vector_8h_a2e25d9fd3ea219c2c8d39bbb7520b943}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vnsrl\+\_\+wv\+\_\+u16m4} (vuint32m8\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1be0f1a9fd68eea333e914a2f2c33081}{vnsrl\+\_\+wx\+\_\+u8m1}} (vuint16m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aba1bcbf2ff5d6b6638582cce1fa48183}\label{riscv__vector_8h_aba1bcbf2ff5d6b6638582cce1fa48183}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vnsrl\+\_\+wx\+\_\+u8m2} (vuint16m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a592afd07bf3a3f2a441e9d9cbb0106c8}\label{riscv__vector_8h_a592afd07bf3a3f2a441e9d9cbb0106c8}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vnsrl\+\_\+wx\+\_\+u8m4} (vuint16m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8965af98d9f05bd53a2f114a31b67e52}{vnsrl\+\_\+wx\+\_\+u16m1}} (vuint32m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1d3b97ee212ade3ef3caf978bcae7d0f}\label{riscv__vector_8h_a1d3b97ee212ade3ef3caf978bcae7d0f}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vnsrl\+\_\+wx\+\_\+u16m2} (vuint32m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7b1be023280e23f89076b38c44fb53d0}\label{riscv__vector_8h_a7b1be023280e23f89076b38c44fb53d0}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vnsrl\+\_\+wx\+\_\+u16m4} (vuint32m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3b3f362c75f0553ba19d0f603703b6a7}{vnsra\+\_\+wv\+\_\+i8m1}} (vint16m2\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8bb831b68216f3a65c1d1b007fe82fb5}\label{riscv__vector_8h_a8bb831b68216f3a65c1d1b007fe82fb5}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vnsra\+\_\+wv\+\_\+i8m2} (vint16m4\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afaa10da61f9a12227fa78856e4e978e8}\label{riscv__vector_8h_afaa10da61f9a12227fa78856e4e978e8}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vnsra\+\_\+wv\+\_\+i8m4} (vint16m8\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2d593c0520f95f7cf4b22ed419bca0c6}{vnsra\+\_\+wv\+\_\+i16m1}} (vint32m2\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aeac1d6a8e97dec55ba3e91153ee2e7d2}\label{riscv__vector_8h_aeac1d6a8e97dec55ba3e91153ee2e7d2}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vnsra\+\_\+wv\+\_\+i16m2} (vint32m4\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a07b98c4460dcfe604eb03158339031a3}\label{riscv__vector_8h_a07b98c4460dcfe604eb03158339031a3}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vnsra\+\_\+wv\+\_\+i16m4} (vint32m8\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a92eab09710256640713675fb1c7a6c25}{vnsra\+\_\+wx\+\_\+i8m1}} (vint16m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a84441c9f97851aa5f85157ebef50ebf2}\label{riscv__vector_8h_a84441c9f97851aa5f85157ebef50ebf2}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vnsra\+\_\+wx\+\_\+i8m2} (vint16m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa3d7818c076f70cc999c968049b8235e}\label{riscv__vector_8h_aa3d7818c076f70cc999c968049b8235e}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vnsra\+\_\+wx\+\_\+i8m4} (vint16m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae012114a06cf6691f6d884ff39ca0907}{vnsra\+\_\+wx\+\_\+i16m1}} (vint32m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae77b698701362793aa28a1b153a2b71a}\label{riscv__vector_8h_ae77b698701362793aa28a1b153a2b71a}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vnsra\+\_\+wx\+\_\+i16m2} (vint32m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5e28aa2ce95b0b069289815aa557f386}\label{riscv__vector_8h_a5e28aa2ce95b0b069289815aa557f386}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vnsra\+\_\+wx\+\_\+i16m4} (vint32m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa95467899456de70595cd7dc864a4417}{vnsrl\+\_\+wv\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a95d6614e7233c7e82651be2f2d34d9be}\label{riscv__vector_8h_a95d6614e7233c7e82651be2f2d34d9be}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vnsrl\+\_\+wv\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a105c9ea07fe453d92e1f80cdb506fc30}\label{riscv__vector_8h_a105c9ea07fe453d92e1f80cdb506fc30}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vnsrl\+\_\+wv\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a012abb95ba42519799484a902e1ffb62}{vnsrl\+\_\+wv\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a53e150fcc902a9f373120052d90f4452}\label{riscv__vector_8h_a53e150fcc902a9f373120052d90f4452}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vnsrl\+\_\+wv\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9ce53602d74626d9125bd3208e94bbbf}\label{riscv__vector_8h_a9ce53602d74626d9125bd3208e94bbbf}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vnsrl\+\_\+wv\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af3a210ecc43624df5a6cfc088e3436ab}{vnsrl\+\_\+wx\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8cfcfe275dd57f1063fa033bea0dc1d4}\label{riscv__vector_8h_a8cfcfe275dd57f1063fa033bea0dc1d4}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vnsrl\+\_\+wx\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a81919627a749baecc6096aa8813533f7}\label{riscv__vector_8h_a81919627a749baecc6096aa8813533f7}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vnsrl\+\_\+wx\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7328f96a0b2db89f0dbfa2ec519af4fd}{vnsrl\+\_\+wx\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4495abbd90e83d8022cb7bad651b4e62}\label{riscv__vector_8h_a4495abbd90e83d8022cb7bad651b4e62}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vnsrl\+\_\+wx\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acc2c749e4912c40992932087df5568bf}\label{riscv__vector_8h_acc2c749e4912c40992932087df5568bf}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vnsrl\+\_\+wx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a043dada8c91b600402bb058416d1a445}{vnsra\+\_\+wv\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aafa2ab07ba15fbae52bf39c3cc1c5b7d}\label{riscv__vector_8h_aafa2ab07ba15fbae52bf39c3cc1c5b7d}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vnsra\+\_\+wv\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a87a6103bebd7055eb1ff2307592b6dfe}\label{riscv__vector_8h_a87a6103bebd7055eb1ff2307592b6dfe}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vnsra\+\_\+wv\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6448c120403f576ff8a52ae4f47943d8}{vnsra\+\_\+wv\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a27650de8cb5561569684cd6c26793b78}\label{riscv__vector_8h_a27650de8cb5561569684cd6c26793b78}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vnsra\+\_\+wv\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac7f855811332d6c14ef266d61f36d233}\label{riscv__vector_8h_ac7f855811332d6c14ef266d61f36d233}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vnsra\+\_\+wv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aadf1574cd319e7d6dce0a0894e639671}{vnsra\+\_\+wx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4e38c933cb6adc754a200391adc84895}\label{riscv__vector_8h_a4e38c933cb6adc754a200391adc84895}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vnsra\+\_\+wx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8074ee2c45a0bc938d1b99000f8f4387}\label{riscv__vector_8h_a8074ee2c45a0bc938d1b99000f8f4387}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vnsra\+\_\+wx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8e93ecc1a5cb364f7620b44b11151811}{vnsra\+\_\+wx\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad665fa9815a4c56592a18e30fdedc414}\label{riscv__vector_8h_ad665fa9815a4c56592a18e30fdedc414}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vnsra\+\_\+wx\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5e0e1efa8ab20f110e72ee26211bd840}\label{riscv__vector_8h_a5e0e1efa8ab20f110e72ee26211bd840}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vnsra\+\_\+wx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6258c2e3cca19782a04018a51df826d2}{vmseq\+\_\+vv\+\_\+i8m1}} (vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5bda3ce053be1ceec492444a47a8b786}\label{riscv__vector_8h_a5bda3ce053be1ceec492444a47a8b786}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vv\+\_\+i8m2} (vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a53918a29c9c425692cf97bcb4bee6507}\label{riscv__vector_8h_a53918a29c9c425692cf97bcb4bee6507}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vv\+\_\+i8m4} (vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a73fce224df7945c90767b51c810be795}\label{riscv__vector_8h_a73fce224df7945c90767b51c810be795}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vv\+\_\+i8m8} (vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_afda636ff8214841178cb95a510a8967f}{vmseq\+\_\+vv\+\_\+i16m1}} (vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a45532d9a3b439e5dc157ca18bc3f0175}\label{riscv__vector_8h_a45532d9a3b439e5dc157ca18bc3f0175}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vv\+\_\+i16m2} (vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0ffac94cc3c7fd5b8dbca36206f87f7b}\label{riscv__vector_8h_a0ffac94cc3c7fd5b8dbca36206f87f7b}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vv\+\_\+i16m4} (vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0a220e22996588da871aa05c2a2ff606}\label{riscv__vector_8h_a0a220e22996588da871aa05c2a2ff606}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vv\+\_\+i16m8} (vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab5a695214764931e8a28aa2e80b7c085}{vmseq\+\_\+vv\+\_\+i32m1}} (vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6331ff18d7a7ff4d208e287bcc96d8e4}\label{riscv__vector_8h_a6331ff18d7a7ff4d208e287bcc96d8e4}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vv\+\_\+i32m2} (vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa37fa3bf4d8462e95be263d7594f19bc}\label{riscv__vector_8h_aa37fa3bf4d8462e95be263d7594f19bc}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vv\+\_\+i32m4} (vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2e5e89db6e11537842ed838a6ef848fb}\label{riscv__vector_8h_a2e5e89db6e11537842ed838a6ef848fb}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vv\+\_\+i32m8} (vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a822ade635a5132e2fe4db6c7a59ed375}{vmseq\+\_\+vv\+\_\+u8m1}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adb8eed96cc992beea28ba5c5aad53a90}\label{riscv__vector_8h_adb8eed96cc992beea28ba5c5aad53a90}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vv\+\_\+u8m2} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7f229b69eea675fb82117d5a32031998}\label{riscv__vector_8h_a7f229b69eea675fb82117d5a32031998}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vv\+\_\+u8m4} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8bd9f10c614da9353d3b7792e3cb6ac5}\label{riscv__vector_8h_a8bd9f10c614da9353d3b7792e3cb6ac5}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vv\+\_\+u8m8} (vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a324a329cece918de1896d5087290e321}{vmseq\+\_\+vv\+\_\+u16m1}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8c452c36e272278afa9bf427f36df75e}\label{riscv__vector_8h_a8c452c36e272278afa9bf427f36df75e}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vv\+\_\+u16m2} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a967cd0812355239820e1bf80952e13eb}\label{riscv__vector_8h_a967cd0812355239820e1bf80952e13eb}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vv\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7cffa997e421156087d4db6b147de826}\label{riscv__vector_8h_a7cffa997e421156087d4db6b147de826}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vv\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a06a202cd21b17b8039e68e903f39bb4e}{vmseq\+\_\+vv\+\_\+u32m1}} (vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af934d2a36a4abd1648b3221bfe34eeec}\label{riscv__vector_8h_af934d2a36a4abd1648b3221bfe34eeec}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vv\+\_\+u32m2} (vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a496beaf8473d97ad84deec946496ff8a}\label{riscv__vector_8h_a496beaf8473d97ad84deec946496ff8a}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vv\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae64b4ebbcd9984b05d15446e087d1402}\label{riscv__vector_8h_ae64b4ebbcd9984b05d15446e087d1402}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vv\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2f0765c0918c703c01f3e9b3d0ca8679}{vmseq\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac07f698c050a9940a18bed7bdda6001a}\label{riscv__vector_8h_ac07f698c050a9940a18bed7bdda6001a}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2e935c260ce27e0cd8a322911e90971e}\label{riscv__vector_8h_a2e935c260ce27e0cd8a322911e90971e}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a97c7625a654bf54b51c0d9dbf96fd2bf}\label{riscv__vector_8h_a97c7625a654bf54b51c0d9dbf96fd2bf}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a19d006f72f9a38784cfedba9416635e2}{vmseq\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a66f8655525c3bef8dd9a0d49d3c97804}\label{riscv__vector_8h_a66f8655525c3bef8dd9a0d49d3c97804}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae822ef41faa83ebef52d9a55155a75f8}\label{riscv__vector_8h_ae822ef41faa83ebef52d9a55155a75f8}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8b629b92c6f9da96ffbb3727597dcb6e}\label{riscv__vector_8h_a8b629b92c6f9da96ffbb3727597dcb6e}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa71fcb9722a62aceb60180232695c7bf}{vmseq\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2c3a10986682a3fb6b470ae3c79f366c}\label{riscv__vector_8h_a2c3a10986682a3fb6b470ae3c79f366c}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_accf6d1b235ee9638819e6f80d172c44e}\label{riscv__vector_8h_accf6d1b235ee9638819e6f80d172c44e}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ace30b83ef7e9cacfcaa4627f2ce9f577}\label{riscv__vector_8h_ace30b83ef7e9cacfcaa4627f2ce9f577}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a76dfbec57925bb666f44b3312bfc6544}{vmseq\+\_\+vx\+\_\+u8m1}} (vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acbfa5ab40fa03fb1de706b98a326c1f7}\label{riscv__vector_8h_acbfa5ab40fa03fb1de706b98a326c1f7}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vx\+\_\+u8m2} (vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a03a700293b735dfda7e235045b891b6a}\label{riscv__vector_8h_a03a700293b735dfda7e235045b891b6a}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vx\+\_\+u8m4} (vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a917cbf1b097be2471cb424ebe2b17542}\label{riscv__vector_8h_a917cbf1b097be2471cb424ebe2b17542}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vx\+\_\+u8m8} (vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad7e3c0b3c7451059d767062b78c350e8}{vmseq\+\_\+vx\+\_\+u16m1}} (vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a47139ed1a821fe54b0e97e305702bee8}\label{riscv__vector_8h_a47139ed1a821fe54b0e97e305702bee8}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vx\+\_\+u16m2} (vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aec51385f1331aaea53b6eb470a7f68d1}\label{riscv__vector_8h_aec51385f1331aaea53b6eb470a7f68d1}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vx\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1746b0a43766ea35c78c75e9aabeaba2}\label{riscv__vector_8h_a1746b0a43766ea35c78c75e9aabeaba2}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vx\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a42711ebc4809b1dbae52c4187db80360}{vmseq\+\_\+vx\+\_\+u32m1}} (vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4537b8f1abd1e0debb4ee84d2e380cbc}\label{riscv__vector_8h_a4537b8f1abd1e0debb4ee84d2e380cbc}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vx\+\_\+u32m2} (vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad9eeb03fbf2d5d2280d285da9af78fc0}\label{riscv__vector_8h_ad9eeb03fbf2d5d2280d285da9af78fc0}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vx\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9be7aeb7576f0f2fcd936ed8421d510a}\label{riscv__vector_8h_a9be7aeb7576f0f2fcd936ed8421d510a}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa4aff871fb6acd6167c5eb712eeb274f}{vmsne\+\_\+vv\+\_\+i8m1}} (vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8921f9ea073d5a64aa6b52f92a266fc6}\label{riscv__vector_8h_a8921f9ea073d5a64aa6b52f92a266fc6}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vv\+\_\+i8m2} (vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acb2c55fa5f621387a3f62aab59b20a9d}\label{riscv__vector_8h_acb2c55fa5f621387a3f62aab59b20a9d}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vv\+\_\+i8m4} (vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae54a6b3cc8c9ac018252dbff23648bf6}\label{riscv__vector_8h_ae54a6b3cc8c9ac018252dbff23648bf6}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vv\+\_\+i8m8} (vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aeac698741c8b360f26bc8b68f21e50e4}{vmsne\+\_\+vv\+\_\+i16m1}} (vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7d515144bddd5133c14735e7348b1574}\label{riscv__vector_8h_a7d515144bddd5133c14735e7348b1574}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vv\+\_\+i16m2} (vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aea13b16e197cc62b6c95ec6e46ca0be0}\label{riscv__vector_8h_aea13b16e197cc62b6c95ec6e46ca0be0}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vv\+\_\+i16m4} (vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a12ea6e91e2374ab6ae75c4f9024ff126}\label{riscv__vector_8h_a12ea6e91e2374ab6ae75c4f9024ff126}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vv\+\_\+i16m8} (vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a17fd276a5810e45a91a0b801fba68e4a}{vmsne\+\_\+vv\+\_\+i32m1}} (vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a86ddc71457d0f6e8c9b1acd5968c9e0b}\label{riscv__vector_8h_a86ddc71457d0f6e8c9b1acd5968c9e0b}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vv\+\_\+i32m2} (vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af75712c0de9e41cd3d78a15184f5dfce}\label{riscv__vector_8h_af75712c0de9e41cd3d78a15184f5dfce}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vv\+\_\+i32m4} (vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a066dba9ec16767d32ab32513ab25dae5}\label{riscv__vector_8h_a066dba9ec16767d32ab32513ab25dae5}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vv\+\_\+i32m8} (vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aab32b309eadf928be42ef3c557406b1e}{vmsne\+\_\+vv\+\_\+u8m1}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac5471432b6876b1d4515ac2f3ec6a069}\label{riscv__vector_8h_ac5471432b6876b1d4515ac2f3ec6a069}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vv\+\_\+u8m2} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ace0d5f059d370e451bf9bf1326f6c12d}\label{riscv__vector_8h_ace0d5f059d370e451bf9bf1326f6c12d}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vv\+\_\+u8m4} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a75576890f56e54da1044167640b95608}\label{riscv__vector_8h_a75576890f56e54da1044167640b95608}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vv\+\_\+u8m8} (vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad6ddbe3782dd6d39f02a2c3babf0eb50}{vmsne\+\_\+vv\+\_\+u16m1}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab60276fd5c7bb10ddf075d4cf7fd5471}\label{riscv__vector_8h_ab60276fd5c7bb10ddf075d4cf7fd5471}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vv\+\_\+u16m2} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae4157fb760d899097aaada0904db872e}\label{riscv__vector_8h_ae4157fb760d899097aaada0904db872e}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vv\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aabbee3669508e6cd8f590f6363ef8a41}\label{riscv__vector_8h_aabbee3669508e6cd8f590f6363ef8a41}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vv\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a189bafaa02a15e0ab9ff459761431464}{vmsne\+\_\+vv\+\_\+u32m1}} (vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a83560e33943270158732cd665844b747}\label{riscv__vector_8h_a83560e33943270158732cd665844b747}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vv\+\_\+u32m2} (vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afe6888f00efe4e9339f7f366b9f2fb3c}\label{riscv__vector_8h_afe6888f00efe4e9339f7f366b9f2fb3c}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vv\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae80a38c0f7c0771b6e14dbefba78dd18}\label{riscv__vector_8h_ae80a38c0f7c0771b6e14dbefba78dd18}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vv\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af739aed226cc8e0cf821ce3cb12c11cc}{vmsne\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acd66da4e53071dd864d0b7317f170ac5}\label{riscv__vector_8h_acd66da4e53071dd864d0b7317f170ac5}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8a1c34def51f0f8db4c7297a206a03ff}\label{riscv__vector_8h_a8a1c34def51f0f8db4c7297a206a03ff}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a19af5583fc30db54d45dc063302a6f31}\label{riscv__vector_8h_a19af5583fc30db54d45dc063302a6f31}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad2c3c1d688a822b00a4d9e4de2a9bc61}{vmsne\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae1004cab26727b5688412bce920f46d8}\label{riscv__vector_8h_ae1004cab26727b5688412bce920f46d8}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a17693c8f2622584c9181ad6acbc34b2a}\label{riscv__vector_8h_a17693c8f2622584c9181ad6acbc34b2a}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a49a49c5f72b104a8bee6db4354b9d6e8}\label{riscv__vector_8h_a49a49c5f72b104a8bee6db4354b9d6e8}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a0e246be5da7f878906dbaf1ea795ec9d}{vmsne\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0e0caaea0a464aca1fd8d7b5631820b9}\label{riscv__vector_8h_a0e0caaea0a464aca1fd8d7b5631820b9}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af97841466d8321b3f9c20f96967085f9}\label{riscv__vector_8h_af97841466d8321b3f9c20f96967085f9}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1a606563d11c2a188dc92fd007249ee1}\label{riscv__vector_8h_a1a606563d11c2a188dc92fd007249ee1}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a97911c3e6c819430f38e6122f04030f5}{vmsne\+\_\+vx\+\_\+u8m1}} (vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae9efbdca65a0ff7e4629421b3a6f89e6}\label{riscv__vector_8h_ae9efbdca65a0ff7e4629421b3a6f89e6}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vx\+\_\+u8m2} (vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae09bdc94f4511ad5f0f133d86b3eeb08}\label{riscv__vector_8h_ae09bdc94f4511ad5f0f133d86b3eeb08}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vx\+\_\+u8m4} (vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae5ea7730e790eab4c0fe57e9524d3d88}\label{riscv__vector_8h_ae5ea7730e790eab4c0fe57e9524d3d88}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vx\+\_\+u8m8} (vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_acd494b848a203f38ad98bf6e1dfeb5f4}{vmsne\+\_\+vx\+\_\+u16m1}} (vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aaf6a767b7d360b6ffa0d0a8e4ac516b3}\label{riscv__vector_8h_aaf6a767b7d360b6ffa0d0a8e4ac516b3}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vx\+\_\+u16m2} (vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a904c794d19d407e7e2b24db8eace3c55}\label{riscv__vector_8h_a904c794d19d407e7e2b24db8eace3c55}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vx\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af9b491d6626e31a4182ee594a2373642}\label{riscv__vector_8h_af9b491d6626e31a4182ee594a2373642}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vx\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa74b05e35ef96dd18e78c33ccb1ada7f}{vmsne\+\_\+vx\+\_\+u32m1}} (vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a505d33cd3bee906d9f1490e20d0ea66a}\label{riscv__vector_8h_a505d33cd3bee906d9f1490e20d0ea66a}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vx\+\_\+u32m2} (vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af0197794d69bfe4366ceddab83593b17}\label{riscv__vector_8h_af0197794d69bfe4366ceddab83593b17}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vx\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acef988bd1215985057d3fe28f7f60680}\label{riscv__vector_8h_acef988bd1215985057d3fe28f7f60680}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a025fb833d1b123d1cc9a455d8d6ef275}{vmsltu\+\_\+vv\+\_\+u8m1}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a84ad7c31d9aed06acbd11aa2c55c89d5}\label{riscv__vector_8h_a84ad7c31d9aed06acbd11aa2c55c89d5}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsltu\+\_\+vv\+\_\+u8m2} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a76b92198a6dcb8212b28935fdaa4a028}\label{riscv__vector_8h_a76b92198a6dcb8212b28935fdaa4a028}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsltu\+\_\+vv\+\_\+u8m4} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9aaddc066aa9c8aed25aec571f767512}\label{riscv__vector_8h_a9aaddc066aa9c8aed25aec571f767512}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsltu\+\_\+vv\+\_\+u8m8} (vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8cc77527d87efd39a10303bb89f37d5a}{vmsltu\+\_\+vv\+\_\+u16m1}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac2fc83fbb6e6cc20d9137a7736a1e85d}\label{riscv__vector_8h_ac2fc83fbb6e6cc20d9137a7736a1e85d}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsltu\+\_\+vv\+\_\+u16m2} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab18e6a56d931c4920195c1dd07c8ae82}\label{riscv__vector_8h_ab18e6a56d931c4920195c1dd07c8ae82}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsltu\+\_\+vv\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0b41ea032a3b05efba1af5cb1244ac6f}\label{riscv__vector_8h_a0b41ea032a3b05efba1af5cb1244ac6f}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsltu\+\_\+vv\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae9d26279bc8dbfc6eba4d9ca463ff2d1}{vmsltu\+\_\+vv\+\_\+u32m1}} (vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adf7dae3d208cd4f245d458fde78671d0}\label{riscv__vector_8h_adf7dae3d208cd4f245d458fde78671d0}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsltu\+\_\+vv\+\_\+u32m2} (vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1e61953d0b437d43641307e2bb58f124}\label{riscv__vector_8h_a1e61953d0b437d43641307e2bb58f124}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsltu\+\_\+vv\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad5efa3ea5d82b0e4aa1aa33edcc1b8db}\label{riscv__vector_8h_ad5efa3ea5d82b0e4aa1aa33edcc1b8db}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsltu\+\_\+vv\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7c4785ee144a6969c1207cc1279b5998}{vmsltu\+\_\+vx\+\_\+u8m1}} (vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9f80d6474128daf79775621a577da084}\label{riscv__vector_8h_a9f80d6474128daf79775621a577da084}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsltu\+\_\+vx\+\_\+u8m2} (vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aef5c0b6c2b9584ef3b49f2410b590e77}\label{riscv__vector_8h_aef5c0b6c2b9584ef3b49f2410b590e77}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsltu\+\_\+vx\+\_\+u8m4} (vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a369a9c89215801e5b51c7479c5254c8c}\label{riscv__vector_8h_a369a9c89215801e5b51c7479c5254c8c}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsltu\+\_\+vx\+\_\+u8m8} (vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a39ca8aae07b068a996a54de4122c15d9}{vmsltu\+\_\+vx\+\_\+u16m1}} (vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab56d7f10c759f9c354e9b35fe5f6de9b}\label{riscv__vector_8h_ab56d7f10c759f9c354e9b35fe5f6de9b}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsltu\+\_\+vx\+\_\+u16m2} (vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a99697e785fa68c8011c19b029996ff96}\label{riscv__vector_8h_a99697e785fa68c8011c19b029996ff96}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsltu\+\_\+vx\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abfeee1321cc0a15ce7ecf8939b147555}\label{riscv__vector_8h_abfeee1321cc0a15ce7ecf8939b147555}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsltu\+\_\+vx\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6c95e8f8fe016b3f505c8bf79612948a}{vmsltu\+\_\+vx\+\_\+u32m1}} (vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1f5d5e8198f35f20f7795082d0368ebc}\label{riscv__vector_8h_a1f5d5e8198f35f20f7795082d0368ebc}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsltu\+\_\+vx\+\_\+u32m2} (vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae78293021b07f59bf69e624ff0a94a17}\label{riscv__vector_8h_ae78293021b07f59bf69e624ff0a94a17}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsltu\+\_\+vx\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2267e4ab79b847f0260abecc37332909}\label{riscv__vector_8h_a2267e4ab79b847f0260abecc37332909}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsltu\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a88b6c8ebf0a80406c5109748f2f2261e}{vmslt\+\_\+vv\+\_\+i8m1}} (vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac518f928a0e29c1da94c1152d3e6cc72}\label{riscv__vector_8h_ac518f928a0e29c1da94c1152d3e6cc72}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmslt\+\_\+vv\+\_\+i8m2} (vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab22f2b1a7a12c3c7bc8d5f30cf1f3bc1}\label{riscv__vector_8h_ab22f2b1a7a12c3c7bc8d5f30cf1f3bc1}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmslt\+\_\+vv\+\_\+i8m4} (vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4a9b289fba94d3e38ae8f9006b0c3f75}\label{riscv__vector_8h_a4a9b289fba94d3e38ae8f9006b0c3f75}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmslt\+\_\+vv\+\_\+i8m8} (vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aafe559d3d920ab3cb175bc2306eb09e7}{vmslt\+\_\+vv\+\_\+i16m1}} (vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0eb22b5e9c9e732fbdcd6382edc79d4c}\label{riscv__vector_8h_a0eb22b5e9c9e732fbdcd6382edc79d4c}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmslt\+\_\+vv\+\_\+i16m2} (vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a53821e975f2bf39ba1bb45a0c111b2ad}\label{riscv__vector_8h_a53821e975f2bf39ba1bb45a0c111b2ad}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmslt\+\_\+vv\+\_\+i16m4} (vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae47cea8cf76843e6dc4906418ef777e5}\label{riscv__vector_8h_ae47cea8cf76843e6dc4906418ef777e5}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmslt\+\_\+vv\+\_\+i16m8} (vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a29ebff6f5f00595fcfbf27f5c2c957fa}{vmslt\+\_\+vv\+\_\+i32m1}} (vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5af25e2a5fba10b7d45e589463ed1026}\label{riscv__vector_8h_a5af25e2a5fba10b7d45e589463ed1026}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmslt\+\_\+vv\+\_\+i32m2} (vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a274bed2ec7dd967d4c3abe074a8ee4a9}\label{riscv__vector_8h_a274bed2ec7dd967d4c3abe074a8ee4a9}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmslt\+\_\+vv\+\_\+i32m4} (vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a358db94bd8676cd5a80af35eca69cdd2}\label{riscv__vector_8h_a358db94bd8676cd5a80af35eca69cdd2}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmslt\+\_\+vv\+\_\+i32m8} (vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1055c83923f6e35327c88b63d8ce3962}{vmslt\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a291732191368f87b317339fcb8832080}\label{riscv__vector_8h_a291732191368f87b317339fcb8832080}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmslt\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae0597dae13682836d4c2a2d5d08088cb}\label{riscv__vector_8h_ae0597dae13682836d4c2a2d5d08088cb}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmslt\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a35d681eb4eda47b5019ab27452f82217}\label{riscv__vector_8h_a35d681eb4eda47b5019ab27452f82217}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmslt\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a913d7e7c130a0a191a0afba611e700eb}{vmslt\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa05b8f3545e15e5d267864a6625501eb}\label{riscv__vector_8h_aa05b8f3545e15e5d267864a6625501eb}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmslt\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad7238a4af0c40693f2d6987016dde0cb}\label{riscv__vector_8h_ad7238a4af0c40693f2d6987016dde0cb}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmslt\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adb8e85858127a5fa8c2350b6d256fd51}\label{riscv__vector_8h_adb8e85858127a5fa8c2350b6d256fd51}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmslt\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a552218165c5c3c4afe184139c006b172}{vmslt\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acd6928e8e96f63661477468546142166}\label{riscv__vector_8h_acd6928e8e96f63661477468546142166}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmslt\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aeb7d59a272655375179fd6b9f7853335}\label{riscv__vector_8h_aeb7d59a272655375179fd6b9f7853335}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmslt\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afd109c7f579df0e59e478634f5409477}\label{riscv__vector_8h_afd109c7f579df0e59e478634f5409477}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmslt\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a66cf704c717e3fd1c0601f1c50601d39}{vmsleu\+\_\+vv\+\_\+u8m1}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a26dff6404b54a48bbe2841efcdd33671}\label{riscv__vector_8h_a26dff6404b54a48bbe2841efcdd33671}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsleu\+\_\+vv\+\_\+u8m2} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4e200ffacb8c4449a6bd2f29e096d2b5}\label{riscv__vector_8h_a4e200ffacb8c4449a6bd2f29e096d2b5}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsleu\+\_\+vv\+\_\+u8m4} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4a4e0590eb267d976c72ce0754f59f90}\label{riscv__vector_8h_a4a4e0590eb267d976c72ce0754f59f90}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsleu\+\_\+vv\+\_\+u8m8} (vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2c8f57c9187a7e38b4686504c807100a}{vmsleu\+\_\+vv\+\_\+u16m1}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab6227798e139acf4de664b908f6d8e7b}\label{riscv__vector_8h_ab6227798e139acf4de664b908f6d8e7b}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsleu\+\_\+vv\+\_\+u16m2} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aae9ea7f8763f560cfe87ead589557dc7}\label{riscv__vector_8h_aae9ea7f8763f560cfe87ead589557dc7}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsleu\+\_\+vv\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af50ec2795e9f199c5366aa1f1d1b38ed}\label{riscv__vector_8h_af50ec2795e9f199c5366aa1f1d1b38ed}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsleu\+\_\+vv\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5862cfa3f6f8733b2677d21bf4fd1c8c}{vmsleu\+\_\+vv\+\_\+u32m1}} (vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a93c6a48f872bb2bc1a05a59135a7a0d6}\label{riscv__vector_8h_a93c6a48f872bb2bc1a05a59135a7a0d6}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsleu\+\_\+vv\+\_\+u32m2} (vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1d742a6448d0e2353b6e3afe9f70a785}\label{riscv__vector_8h_a1d742a6448d0e2353b6e3afe9f70a785}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsleu\+\_\+vv\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1e511216a3331b80ec0fcf0cff206aa9}\label{riscv__vector_8h_a1e511216a3331b80ec0fcf0cff206aa9}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsleu\+\_\+vv\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3dd8cb3e8642f38789bb276772a99cdb}{vmsleu\+\_\+vx\+\_\+u8m1}} (vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afcec24fa80fb00dba8307298804b1594}\label{riscv__vector_8h_afcec24fa80fb00dba8307298804b1594}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsleu\+\_\+vx\+\_\+u8m2} (vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8bc3d64b80e142827d358d59d859d532}\label{riscv__vector_8h_a8bc3d64b80e142827d358d59d859d532}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsleu\+\_\+vx\+\_\+u8m4} (vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a08328c1f6714484790d27487aeeee163}\label{riscv__vector_8h_a08328c1f6714484790d27487aeeee163}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsleu\+\_\+vx\+\_\+u8m8} (vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa1cf477f27dba0ff17ec00f1854be633}{vmsleu\+\_\+vx\+\_\+u16m1}} (vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a919e152331c668095a251f5975dbbee5}\label{riscv__vector_8h_a919e152331c668095a251f5975dbbee5}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsleu\+\_\+vx\+\_\+u16m2} (vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a00446342dcf48570e0ee2871c60349b2}\label{riscv__vector_8h_a00446342dcf48570e0ee2871c60349b2}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsleu\+\_\+vx\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a751fc19ea322665863666d7f81153d93}\label{riscv__vector_8h_a751fc19ea322665863666d7f81153d93}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsleu\+\_\+vx\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a26a8c4bbbb2a45d213740bc314c93fbd}{vmsleu\+\_\+vx\+\_\+u32m1}} (vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a440099ce3af25b6e86c6d653061c1c96}\label{riscv__vector_8h_a440099ce3af25b6e86c6d653061c1c96}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsleu\+\_\+vx\+\_\+u32m2} (vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0ed5717eb0f6eac201dc2d8befbd4616}\label{riscv__vector_8h_a0ed5717eb0f6eac201dc2d8befbd4616}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsleu\+\_\+vx\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a491422e154aabc0e0dd34b7a53ae2ac2}\label{riscv__vector_8h_a491422e154aabc0e0dd34b7a53ae2ac2}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsleu\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a432fa1c1635049beff162426fb1f4b5c}{vmsle\+\_\+vv\+\_\+i8m1}} (vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6d4b756de5b4ec2cc425e5743e8759ec}\label{riscv__vector_8h_a6d4b756de5b4ec2cc425e5743e8759ec}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsle\+\_\+vv\+\_\+i8m2} (vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa0de0a78e546bf74ac61ca269ec202b4}\label{riscv__vector_8h_aa0de0a78e546bf74ac61ca269ec202b4}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsle\+\_\+vv\+\_\+i8m4} (vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acd4555ec517cf94bbca9b3e3bfde2c72}\label{riscv__vector_8h_acd4555ec517cf94bbca9b3e3bfde2c72}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsle\+\_\+vv\+\_\+i8m8} (vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2cae01a2a902328b7e9aa0713064695a}{vmsle\+\_\+vv\+\_\+i16m1}} (vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af834486f4be5e090f0f5e5d63335969f}\label{riscv__vector_8h_af834486f4be5e090f0f5e5d63335969f}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsle\+\_\+vv\+\_\+i16m2} (vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adfff6be4459642955925150c235cc954}\label{riscv__vector_8h_adfff6be4459642955925150c235cc954}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsle\+\_\+vv\+\_\+i16m4} (vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af27f6ee4a3070f0ed559ecf2c7561857}\label{riscv__vector_8h_af27f6ee4a3070f0ed559ecf2c7561857}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsle\+\_\+vv\+\_\+i16m8} (vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a0d387402760f178af2316ecf2cee1ef4}{vmsle\+\_\+vv\+\_\+i32m1}} (vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad938c8af10c38509505e97f0367ae90c}\label{riscv__vector_8h_ad938c8af10c38509505e97f0367ae90c}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsle\+\_\+vv\+\_\+i32m2} (vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4fa82713d4229dcb8d2719b1478b24fc}\label{riscv__vector_8h_a4fa82713d4229dcb8d2719b1478b24fc}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsle\+\_\+vv\+\_\+i32m4} (vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1e40e7d86b09b4b01f09e4857d1943dc}\label{riscv__vector_8h_a1e40e7d86b09b4b01f09e4857d1943dc}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsle\+\_\+vv\+\_\+i32m8} (vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2a807973efabeb0461e1ba5633ca50f3}{vmsle\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9b8f0b4e265bf4fcc506246da2fc004d}\label{riscv__vector_8h_a9b8f0b4e265bf4fcc506246da2fc004d}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsle\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0dc8c5ce02fa7e04c72cd484221af703}\label{riscv__vector_8h_a0dc8c5ce02fa7e04c72cd484221af703}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsle\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2eea9ef0f562763abf512962dc41a4af}\label{riscv__vector_8h_a2eea9ef0f562763abf512962dc41a4af}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsle\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1b3af122deefa8138790eeea923a7a4b}{vmsle\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a22a8b450610a768579d0d70bbe4c4acc}\label{riscv__vector_8h_a22a8b450610a768579d0d70bbe4c4acc}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsle\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa715eda62ec203d9ea328107755f20ca}\label{riscv__vector_8h_aa715eda62ec203d9ea328107755f20ca}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsle\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a25f772b84a21ab7e5866709741392824}\label{riscv__vector_8h_a25f772b84a21ab7e5866709741392824}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsle\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8607de66a5aba6245bcde55efc1ede4e}{vmsle\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac96844b7baa14c5360bcf3d1fec55786}\label{riscv__vector_8h_ac96844b7baa14c5360bcf3d1fec55786}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsle\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5f1fb1e6a4ec6c46e38ea2a3707bea75}\label{riscv__vector_8h_a5f1fb1e6a4ec6c46e38ea2a3707bea75}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsle\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2afa018b0d65a3483ce66b3fd6ea0276}\label{riscv__vector_8h_a2afa018b0d65a3483ce66b3fd6ea0276}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsle\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1645231e31200ef04760de1b31baf792}{vmsgtu\+\_\+vx\+\_\+u8m1}} (vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a497d15ec1f44ffc04019fc454099f5ff}\label{riscv__vector_8h_a497d15ec1f44ffc04019fc454099f5ff}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsgtu\+\_\+vx\+\_\+u8m2} (vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac712afa59ad3574319854d2c1b1ce1f3}\label{riscv__vector_8h_ac712afa59ad3574319854d2c1b1ce1f3}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsgtu\+\_\+vx\+\_\+u8m4} (vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af41949a2cc4b2f023ee8a0c04f8bee18}\label{riscv__vector_8h_af41949a2cc4b2f023ee8a0c04f8bee18}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsgtu\+\_\+vx\+\_\+u8m8} (vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a89dcc18650ecb2757f4c3b41a1905f56}{vmsgtu\+\_\+vx\+\_\+u16m1}} (vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5dc4e5f5f21152208a3266281df82ebc}\label{riscv__vector_8h_a5dc4e5f5f21152208a3266281df82ebc}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsgtu\+\_\+vx\+\_\+u16m2} (vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2cb7d66aa26fed43ae40ce88250fb3c6}\label{riscv__vector_8h_a2cb7d66aa26fed43ae40ce88250fb3c6}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsgtu\+\_\+vx\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af00dbd4df0096d34e075877f942e2829}\label{riscv__vector_8h_af00dbd4df0096d34e075877f942e2829}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsgtu\+\_\+vx\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae21b42ae0b89cf7985cd38c3a1877e4f}{vmsgtu\+\_\+vx\+\_\+u32m1}} (vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae3dd8e3778f79281c6233a7d4747e702}\label{riscv__vector_8h_ae3dd8e3778f79281c6233a7d4747e702}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsgtu\+\_\+vx\+\_\+u32m2} (vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a86d159f01a0269663caecde7af1af8f4}\label{riscv__vector_8h_a86d159f01a0269663caecde7af1af8f4}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsgtu\+\_\+vx\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adaa77f8c4477c6b79eeb7e6b1d950b4a}\label{riscv__vector_8h_adaa77f8c4477c6b79eeb7e6b1d950b4a}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsgtu\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a0c3ef491da6c2b1fa32854e2501e85bf}{vmsgt\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afe0e53a62d035b44c17efe76fea1f9a2}\label{riscv__vector_8h_afe0e53a62d035b44c17efe76fea1f9a2}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsgt\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abafcf0a1e1facb9f69253804f8de3b53}\label{riscv__vector_8h_abafcf0a1e1facb9f69253804f8de3b53}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsgt\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adb18be07b5c2147c80629b517dc6351f}\label{riscv__vector_8h_adb18be07b5c2147c80629b517dc6351f}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsgt\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad9657733e17423f20282743bff60431b}{vmsgt\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aef61e47da52b6a1758b6bbfe1cf81b0c}\label{riscv__vector_8h_aef61e47da52b6a1758b6bbfe1cf81b0c}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsgt\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab8e78bcf1444a5a4d23a35fe334120e1}\label{riscv__vector_8h_ab8e78bcf1444a5a4d23a35fe334120e1}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsgt\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab5359106ab8420f585582000cc90e84f}\label{riscv__vector_8h_ab5359106ab8420f585582000cc90e84f}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsgt\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a49ce4c5ccd2508df3b6a62d7c37e9fc9}{vmsgt\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0fdaae247fcb8b12f0dea986e4cf365f}\label{riscv__vector_8h_a0fdaae247fcb8b12f0dea986e4cf365f}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsgt\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a51664d0e0c34e729a613f3fd75fd4954}\label{riscv__vector_8h_a51664d0e0c34e729a613f3fd75fd4954}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsgt\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a13885e06afbfdd1798a5f4c2ed6b6c5a}\label{riscv__vector_8h_a13885e06afbfdd1798a5f4c2ed6b6c5a}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsgt\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a78e8caceeec9022ef41d2b75f35290dd}{vmseq\+\_\+vv\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a63f8d2e6cbe07252288db194a83fbbed}\label{riscv__vector_8h_a63f8d2e6cbe07252288db194a83fbbed}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vv\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a31d50e4d355e1f74bbee42f2984dae7d}\label{riscv__vector_8h_a31d50e4d355e1f74bbee42f2984dae7d}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vv\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a94909480cb79cbb4fb7f0aebb493cec5}\label{riscv__vector_8h_a94909480cb79cbb4fb7f0aebb493cec5}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vv\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6af6d1bb951247260f11db2cbbc420c2}{vmseq\+\_\+vv\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad4964a0514f4396b88c5070bca356099}\label{riscv__vector_8h_ad4964a0514f4396b88c5070bca356099}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vv\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a777234b7a8eba05f0235ca06417c43ce}\label{riscv__vector_8h_a777234b7a8eba05f0235ca06417c43ce}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1d608730df49a67546dedcf0f16ab7ab}\label{riscv__vector_8h_a1d608730df49a67546dedcf0f16ab7ab}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac6add964013e008db26b3812fd285926}{vmseq\+\_\+vv\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a865ad8a011b943e06ddd0bcdd1ecf898}\label{riscv__vector_8h_a865ad8a011b943e06ddd0bcdd1ecf898}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vv\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa86bd02efc88cb3ae5c97175e8d8c083}\label{riscv__vector_8h_aa86bd02efc88cb3ae5c97175e8d8c083}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9b04e38463aaf6829083fe9a7d47fe69}\label{riscv__vector_8h_a9b04e38463aaf6829083fe9a7d47fe69}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad8d68b72083e099524a7d1895d7ccd49}{vmseq\+\_\+vv\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a428d26f8d8e2c364f1b29246dfd6392a}\label{riscv__vector_8h_a428d26f8d8e2c364f1b29246dfd6392a}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vv\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5ecde74fcf154ee417ad5d6e82c81652}\label{riscv__vector_8h_a5ecde74fcf154ee417ad5d6e82c81652}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vv\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae04a6ad12220e497c1fbce0e2d2c9bb2}\label{riscv__vector_8h_ae04a6ad12220e497c1fbce0e2d2c9bb2}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vv\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a53899d53cc8145d603c12ea87dd7c495}{vmseq\+\_\+vv\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3c7802bf488bf853b282c559c91d36d0}\label{riscv__vector_8h_a3c7802bf488bf853b282c559c91d36d0}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vv\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abf029a98a37493cf4f3cdf55875870b7}\label{riscv__vector_8h_abf029a98a37493cf4f3cdf55875870b7}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vv\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a47d967fd8e814344c09501a94c390f90}\label{riscv__vector_8h_a47d967fd8e814344c09501a94c390f90}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vv\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a9320fac61ae234b55145744cc41d1d74}{vmseq\+\_\+vv\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5fca9b1237072bb2b08b903e30b10b22}\label{riscv__vector_8h_a5fca9b1237072bb2b08b903e30b10b22}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vv\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac5283da5fee672759bf445a8fb350987}\label{riscv__vector_8h_ac5283da5fee672759bf445a8fb350987}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vv\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae86bda23ade797d5b5d018d42fe00820}\label{riscv__vector_8h_ae86bda23ade797d5b5d018d42fe00820}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vv\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a239a4db082ab7364e6bb1e44facd378b}{vmseq\+\_\+vx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a45812a52bc1934e51001d79d9580dbc8}\label{riscv__vector_8h_a45812a52bc1934e51001d79d9580dbc8}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7d80390f509b04dad0c2d62e602c8869}\label{riscv__vector_8h_a7d80390f509b04dad0c2d62e602c8869}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac795d72e27bd3609d1b131055f653b24}\label{riscv__vector_8h_ac795d72e27bd3609d1b131055f653b24}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vx\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aedf4c50b5dfc59d82a74f30c80ac6277}{vmseq\+\_\+vx\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1befe79ba3f54875f9556ead0c28e744}\label{riscv__vector_8h_a1befe79ba3f54875f9556ead0c28e744}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vx\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2ee7c2361b57187a12af27ed7035f9e9}\label{riscv__vector_8h_a2ee7c2361b57187a12af27ed7035f9e9}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a00b4b5c36fb0339b4cbe493ba3c4b5d9}\label{riscv__vector_8h_a00b4b5c36fb0339b4cbe493ba3c4b5d9}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa2408b4b456776ae7275707b71f356c3}{vmseq\+\_\+vx\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af5974226bfa0da52dbede3cfe45db997}\label{riscv__vector_8h_af5974226bfa0da52dbede3cfe45db997}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vx\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8067e02fdf84eac58246dd54b592f6ef}\label{riscv__vector_8h_a8067e02fdf84eac58246dd54b592f6ef}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa2f0c55b0e4385385bdcb03ceaaa0f6a}\label{riscv__vector_8h_aa2f0c55b0e4385385bdcb03ceaaa0f6a}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_adb8706382ccc574d04db2449ef0a631f}{vmseq\+\_\+vx\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aca1458ef24ee85246bd57077f8b1cc6a}\label{riscv__vector_8h_aca1458ef24ee85246bd57077f8b1cc6a}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vx\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad113a2f232ac662328232098ace392f8}\label{riscv__vector_8h_ad113a2f232ac662328232098ace392f8}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vx\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af23479e9c68b2b7cfcaf794d66e9ccac}\label{riscv__vector_8h_af23479e9c68b2b7cfcaf794d66e9ccac}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vx\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a98903da5f22073dd896074357f1b86ad}{vmseq\+\_\+vx\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6521dbd8b73adfb89aff50cb51193d35}\label{riscv__vector_8h_a6521dbd8b73adfb89aff50cb51193d35}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vx\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2ff968a3dc73abef0900bf7294a63bc7}\label{riscv__vector_8h_a2ff968a3dc73abef0900bf7294a63bc7}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a410c9f2c3a36aa80c2f50846fcb6a6a7}\label{riscv__vector_8h_a410c9f2c3a36aa80c2f50846fcb6a6a7}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3396009651affdf8249c571d71385b9b}{vmseq\+\_\+vx\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7a09d295c8d8234662d65e7b7c838199}\label{riscv__vector_8h_a7a09d295c8d8234662d65e7b7c838199}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vx\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad5589ad39d9dfde07838414d25c4b276}\label{riscv__vector_8h_ad5589ad39d9dfde07838414d25c4b276}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2c09460cb5908d5b5d542f5f637d2b06}\label{riscv__vector_8h_a2c09460cb5908d5b5d542f5f637d2b06}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmseq\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac982630834178b1bd1a25ea53392c1c9}{vmsne\+\_\+vv\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa747194864427601ca1c8d34752f7b5a}\label{riscv__vector_8h_aa747194864427601ca1c8d34752f7b5a}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vv\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac8094c21e84060bc511976edf04de7d3}\label{riscv__vector_8h_ac8094c21e84060bc511976edf04de7d3}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vv\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a71a0e4fb11d3cb3518376a54575b8f0e}\label{riscv__vector_8h_a71a0e4fb11d3cb3518376a54575b8f0e}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vv\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8f3c3949116829050477d5d7877455ed}{vmsne\+\_\+vv\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aac4dbb2db4b6db42b170301baa96151e}\label{riscv__vector_8h_aac4dbb2db4b6db42b170301baa96151e}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vv\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7fbb20ffd065ad8cad2d5258fe57f5e4}\label{riscv__vector_8h_a7fbb20ffd065ad8cad2d5258fe57f5e4}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a80277abadd25833e2cfd648f7be6d3a8}\label{riscv__vector_8h_a80277abadd25833e2cfd648f7be6d3a8}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab0ae91dd5a8428799e1f5e3f4f9691a6}{vmsne\+\_\+vv\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a61aa93c61a20cd960f95f8e6b800e421}\label{riscv__vector_8h_a61aa93c61a20cd960f95f8e6b800e421}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vv\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2bf6a9c24a70ced0c9a312fb75761238}\label{riscv__vector_8h_a2bf6a9c24a70ced0c9a312fb75761238}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a879a782a2a38d005f360415d9893b064}\label{riscv__vector_8h_a879a782a2a38d005f360415d9893b064}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6d7e5f5ffa0a34c7a6e6424ed480b195}{vmsne\+\_\+vv\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9d9c85e24517d18411b5a2f6b0bca573}\label{riscv__vector_8h_a9d9c85e24517d18411b5a2f6b0bca573}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vv\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a11acfabcd197ce8b166f63288de861fe}\label{riscv__vector_8h_a11acfabcd197ce8b166f63288de861fe}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vv\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adebc84d0167c6f60349ab4aafaca3277}\label{riscv__vector_8h_adebc84d0167c6f60349ab4aafaca3277}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vv\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3ead84ab7a9c874fe98522b1807bb7ce}{vmsne\+\_\+vv\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a73db618b315e121d8d7fc4bde1b8e261}\label{riscv__vector_8h_a73db618b315e121d8d7fc4bde1b8e261}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vv\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0065c970242b66f3c0967d7608083552}\label{riscv__vector_8h_a0065c970242b66f3c0967d7608083552}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vv\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a47d1949297ee69cc5d6b7750121a6eb5}\label{riscv__vector_8h_a47d1949297ee69cc5d6b7750121a6eb5}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vv\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8f2978252f771dd0a4fd36f4933210b5}{vmsne\+\_\+vv\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aac73b135888f5ed87572f8ce783854b6}\label{riscv__vector_8h_aac73b135888f5ed87572f8ce783854b6}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vv\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1bc93b38ce587389a9d90dad614c26f2}\label{riscv__vector_8h_a1bc93b38ce587389a9d90dad614c26f2}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vv\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af6590fdd4ae96510cf44b9f4540847ee}\label{riscv__vector_8h_af6590fdd4ae96510cf44b9f4540847ee}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vv\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a0c8e1263b3baa6309b531035f6c98c5a}{vmsne\+\_\+vx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1acd415eb1a54da6dea1b7a02a6f40c3}\label{riscv__vector_8h_a1acd415eb1a54da6dea1b7a02a6f40c3}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa70f50f7fe71f9748772a4aa9217ee58}\label{riscv__vector_8h_aa70f50f7fe71f9748772a4aa9217ee58}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a05d91caf8c4b29c4b126125d2b16ed5b}\label{riscv__vector_8h_a05d91caf8c4b29c4b126125d2b16ed5b}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vx\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a57bde884da686247c5b8c697997dd21b}{vmsne\+\_\+vx\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af940319c387fbd7d41d665c062d72358}\label{riscv__vector_8h_af940319c387fbd7d41d665c062d72358}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vx\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a397f68442ef97e5298b5dc25c099cd26}\label{riscv__vector_8h_a397f68442ef97e5298b5dc25c099cd26}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abfcd3527a3c245946b8ef089d74b1b5c}\label{riscv__vector_8h_abfcd3527a3c245946b8ef089d74b1b5c}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ace155f2971b4b0c7013a82b755e50f8c}{vmsne\+\_\+vx\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a84a5b06f6cbedde656707c829983a4ba}\label{riscv__vector_8h_a84a5b06f6cbedde656707c829983a4ba}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vx\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af935181ab6593a38664d76390927a942}\label{riscv__vector_8h_af935181ab6593a38664d76390927a942}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad307ab219a595aad24b8951164dbe99c}\label{riscv__vector_8h_ad307ab219a595aad24b8951164dbe99c}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a72bec25f71a3c5a0ef792b4f30ccfbce}{vmsne\+\_\+vx\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad226a32c797fa2030cbb393adc62c670}\label{riscv__vector_8h_ad226a32c797fa2030cbb393adc62c670}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vx\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a03d39b4f3ce381f40dd2fda091d8ac50}\label{riscv__vector_8h_a03d39b4f3ce381f40dd2fda091d8ac50}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vx\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae8453835d673dad35e99afa827febee9}\label{riscv__vector_8h_ae8453835d673dad35e99afa827febee9}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vx\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac6c3f2ef1538b8cf4e51c93431dc59ff}{vmsne\+\_\+vx\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3a0162ea88cb264e6032fbf7a56e4698}\label{riscv__vector_8h_a3a0162ea88cb264e6032fbf7a56e4698}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vx\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6b9b2e39989dd178f683d232abd63c7f}\label{riscv__vector_8h_a6b9b2e39989dd178f683d232abd63c7f}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae6f2b36e5b9555958298c4e1d3c97138}\label{riscv__vector_8h_ae6f2b36e5b9555958298c4e1d3c97138}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a28bc62bfd73919f247837894bcb7519c}{vmsne\+\_\+vx\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a368cca780656393cf04edf18ef2f57f2}\label{riscv__vector_8h_a368cca780656393cf04edf18ef2f57f2}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vx\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8c157b455180a78b420a11fb4b80083c}\label{riscv__vector_8h_a8c157b455180a78b420a11fb4b80083c}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acf993922273d9b391304187248f08b9a}\label{riscv__vector_8h_acf993922273d9b391304187248f08b9a}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsne\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a0407a34c4acf6b69a33dfef23c97418a}{vmsltu\+\_\+vv\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a28d362a3ba2d2aa0e2dbeffcdb141a46}\label{riscv__vector_8h_a28d362a3ba2d2aa0e2dbeffcdb141a46}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsltu\+\_\+vv\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adc09034ad84eedb287c5b88268991f3c}\label{riscv__vector_8h_adc09034ad84eedb287c5b88268991f3c}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsltu\+\_\+vv\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a895c1e5b1964fb6d86a6618d3574c2e2}\label{riscv__vector_8h_a895c1e5b1964fb6d86a6618d3574c2e2}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsltu\+\_\+vv\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa4f54a69aabe4174a050532c96ba495e}{vmsltu\+\_\+vv\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa18a7f8c250eda654f28891053901cb5}\label{riscv__vector_8h_aa18a7f8c250eda654f28891053901cb5}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsltu\+\_\+vv\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a86a377cb3ae07447880a41c9c17bdf78}\label{riscv__vector_8h_a86a377cb3ae07447880a41c9c17bdf78}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsltu\+\_\+vv\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab58688cafa865b02704e50aa2bfedd3b}\label{riscv__vector_8h_ab58688cafa865b02704e50aa2bfedd3b}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsltu\+\_\+vv\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a0662583b726da485b4b54773e15f6a3b}{vmsltu\+\_\+vv\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_accd6a5d78106e4a339b2061f9e120059}\label{riscv__vector_8h_accd6a5d78106e4a339b2061f9e120059}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsltu\+\_\+vv\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5909cb62fe4144fcef2a39e36501ed49}\label{riscv__vector_8h_a5909cb62fe4144fcef2a39e36501ed49}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsltu\+\_\+vv\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac25f55b4d924aad3fb44e69a8b58453b}\label{riscv__vector_8h_ac25f55b4d924aad3fb44e69a8b58453b}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsltu\+\_\+vv\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a84a86209618bd7150f030b04d9bf3818}{vmsltu\+\_\+vx\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac92fa036cda8a152cfc4ad3ebaf38cd2}\label{riscv__vector_8h_ac92fa036cda8a152cfc4ad3ebaf38cd2}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsltu\+\_\+vx\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aee4e29db977c7d0f07ae9e3c34c0c1db}\label{riscv__vector_8h_aee4e29db977c7d0f07ae9e3c34c0c1db}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsltu\+\_\+vx\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a57f87cb7747fad3be4d42df4c5213c9d}\label{riscv__vector_8h_a57f87cb7747fad3be4d42df4c5213c9d}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsltu\+\_\+vx\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aec0bfcfdbc891a224d07608b42b8a06c}{vmsltu\+\_\+vx\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a029d47ccb96e54cb40006c4fe272fb6b}\label{riscv__vector_8h_a029d47ccb96e54cb40006c4fe272fb6b}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsltu\+\_\+vx\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afbd5f30de98111dbe7ebb5edb8084607}\label{riscv__vector_8h_afbd5f30de98111dbe7ebb5edb8084607}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsltu\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4c1088c39604887931cf81df709b6e9c}\label{riscv__vector_8h_a4c1088c39604887931cf81df709b6e9c}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsltu\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a62be63e1443ee02f6dc6bea845e2bc95}{vmsltu\+\_\+vx\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a844ebed51df21ea55e033ec3ddab16f7}\label{riscv__vector_8h_a844ebed51df21ea55e033ec3ddab16f7}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsltu\+\_\+vx\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa9cbb83041355a154764e01121f9e2ab}\label{riscv__vector_8h_aa9cbb83041355a154764e01121f9e2ab}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsltu\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a24ba25d999191613cffbd0960be42238}\label{riscv__vector_8h_a24ba25d999191613cffbd0960be42238}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsltu\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7b43e58206e0ce879b5b186212e1215d}{vmslt\+\_\+vv\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9591cbd766ea384538f202ddcf557821}\label{riscv__vector_8h_a9591cbd766ea384538f202ddcf557821}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmslt\+\_\+vv\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a961ea815414dd8ae177c53775ae7f9f7}\label{riscv__vector_8h_a961ea815414dd8ae177c53775ae7f9f7}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmslt\+\_\+vv\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa127a1f88ee336dfba4a5970bdd8bf1e}\label{riscv__vector_8h_aa127a1f88ee336dfba4a5970bdd8bf1e}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmslt\+\_\+vv\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae993c893cd372c1f7a609ceaceaf8985}{vmslt\+\_\+vv\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2e642fdd9f66c3cc479920dabd737432}\label{riscv__vector_8h_a2e642fdd9f66c3cc479920dabd737432}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmslt\+\_\+vv\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a778e8901fb7be6cf1a81ed6e54586211}\label{riscv__vector_8h_a778e8901fb7be6cf1a81ed6e54586211}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmslt\+\_\+vv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa50e53e0988b684bd7d4e0d2fbbcc6b9}\label{riscv__vector_8h_aa50e53e0988b684bd7d4e0d2fbbcc6b9}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmslt\+\_\+vv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2765398c0e3d1c47a4600ecd1013850d}{vmslt\+\_\+vv\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a91eea69ae347d99949641c3bdfcd823a}\label{riscv__vector_8h_a91eea69ae347d99949641c3bdfcd823a}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmslt\+\_\+vv\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6fd3bde6f4b4e5f39f2e96ac0122623e}\label{riscv__vector_8h_a6fd3bde6f4b4e5f39f2e96ac0122623e}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmslt\+\_\+vv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6dccf37b38e0e12000bc6c9d254f09d2}\label{riscv__vector_8h_a6dccf37b38e0e12000bc6c9d254f09d2}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmslt\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aea76494dc1b23d22306d11b5a4104742}{vmslt\+\_\+vx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab2de9888019ffd2207221e355d41d8ae}\label{riscv__vector_8h_ab2de9888019ffd2207221e355d41d8ae}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmslt\+\_\+vx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a47d364345897b96a5cfe42b45c8befed}\label{riscv__vector_8h_a47d364345897b96a5cfe42b45c8befed}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmslt\+\_\+vx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7490a86503665fbed06a8ea58a40e014}\label{riscv__vector_8h_a7490a86503665fbed06a8ea58a40e014}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmslt\+\_\+vx\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a880fd08fac1e965dc1bc363992887cdb}{vmslt\+\_\+vx\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1c651efa8d13c4a62890aca864adafb0}\label{riscv__vector_8h_a1c651efa8d13c4a62890aca864adafb0}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmslt\+\_\+vx\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a462ee3d563e77ec3c55c00539bfdb460}\label{riscv__vector_8h_a462ee3d563e77ec3c55c00539bfdb460}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmslt\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7e99562028f6ba9673cab3e420ebe0eb}\label{riscv__vector_8h_a7e99562028f6ba9673cab3e420ebe0eb}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmslt\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a66cea741b850d18b63d4c5e13a859721}{vmslt\+\_\+vx\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5d2668f721091c30a41454dc0b054dfc}\label{riscv__vector_8h_a5d2668f721091c30a41454dc0b054dfc}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmslt\+\_\+vx\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a200f4fe3e28354624aa967e01be034fc}\label{riscv__vector_8h_a200f4fe3e28354624aa967e01be034fc}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmslt\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1e96e9e7c4804a35e423a7e5d388941e}\label{riscv__vector_8h_a1e96e9e7c4804a35e423a7e5d388941e}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmslt\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1733f9759bc0ec083e976b7808b6f996}{vmsleu\+\_\+vv\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af1c0f7b0689a75898a8ed4da27153fb9}\label{riscv__vector_8h_af1c0f7b0689a75898a8ed4da27153fb9}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsleu\+\_\+vv\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aadf025266bb1e3c157740fbd150693c5}\label{riscv__vector_8h_aadf025266bb1e3c157740fbd150693c5}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsleu\+\_\+vv\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a87c209369d1221539ad5e14a826d6da9}\label{riscv__vector_8h_a87c209369d1221539ad5e14a826d6da9}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsleu\+\_\+vv\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aecba70083eea29c5bd5cb3e708d68863}{vmsleu\+\_\+vv\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad8c1117d06ed12e1e5fa06b65d4e4247}\label{riscv__vector_8h_ad8c1117d06ed12e1e5fa06b65d4e4247}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsleu\+\_\+vv\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac541f8533c73cf403ee2a1204868818b}\label{riscv__vector_8h_ac541f8533c73cf403ee2a1204868818b}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsleu\+\_\+vv\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a41302b3727ac86a6fb8cb7832a57a1c5}\label{riscv__vector_8h_a41302b3727ac86a6fb8cb7832a57a1c5}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsleu\+\_\+vv\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a288fed8993bbbaa34278000f483501d8}{vmsleu\+\_\+vv\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0a7fa7959fa54b965abc7c35ff2317c5}\label{riscv__vector_8h_a0a7fa7959fa54b965abc7c35ff2317c5}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsleu\+\_\+vv\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a482e393d992e7ced2af11f5f2bf515e3}\label{riscv__vector_8h_a482e393d992e7ced2af11f5f2bf515e3}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsleu\+\_\+vv\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab29d83a7db3e4088be4236b9c1b537ba}\label{riscv__vector_8h_ab29d83a7db3e4088be4236b9c1b537ba}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsleu\+\_\+vv\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac4799321296f76b240563fe5343cc456}{vmsleu\+\_\+vx\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a81b5bc0ab78be256d5cbde3a24f6bb3b}\label{riscv__vector_8h_a81b5bc0ab78be256d5cbde3a24f6bb3b}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsleu\+\_\+vx\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9ea034d6662b2478662faf0fd3de64e6}\label{riscv__vector_8h_a9ea034d6662b2478662faf0fd3de64e6}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsleu\+\_\+vx\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae9cc1f7e311fa8ebb9bea145d1cbd247}\label{riscv__vector_8h_ae9cc1f7e311fa8ebb9bea145d1cbd247}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsleu\+\_\+vx\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5804a44ed5f35e28680fdba997564512}{vmsleu\+\_\+vx\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ade2af1cee7fb3be304362065d3b72f62}\label{riscv__vector_8h_ade2af1cee7fb3be304362065d3b72f62}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsleu\+\_\+vx\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a90d51fbcd320eb708bdbd32cccaf13e7}\label{riscv__vector_8h_a90d51fbcd320eb708bdbd32cccaf13e7}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsleu\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af7aa9c0f668792354e2214bc9e64f37d}\label{riscv__vector_8h_af7aa9c0f668792354e2214bc9e64f37d}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsleu\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6b84eb3fafc226539914c2d357f52389}{vmsleu\+\_\+vx\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a24b2b9c57924ce685a61ee637a532fbb}\label{riscv__vector_8h_a24b2b9c57924ce685a61ee637a532fbb}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsleu\+\_\+vx\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af87a94f024a21b95f9916c34b3084b06}\label{riscv__vector_8h_af87a94f024a21b95f9916c34b3084b06}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsleu\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad32381ff8ada30e81fc24321efbf236f}\label{riscv__vector_8h_ad32381ff8ada30e81fc24321efbf236f}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsleu\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a735de6e4ada37a7d1217469f373ca5db}{vmsle\+\_\+vv\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae65c93c16ee55db97ac4d60757a466ba}\label{riscv__vector_8h_ae65c93c16ee55db97ac4d60757a466ba}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsle\+\_\+vv\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7a431cee837a507a0560ec8cbbc5997d}\label{riscv__vector_8h_a7a431cee837a507a0560ec8cbbc5997d}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsle\+\_\+vv\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adbcc62f4b6f36f2588aee4ff1ea1d680}\label{riscv__vector_8h_adbcc62f4b6f36f2588aee4ff1ea1d680}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsle\+\_\+vv\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5db13468c3e89ef39ca46c712610d96a}{vmsle\+\_\+vv\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab8a29427ee1b4cda1f848e2b7e2b9001}\label{riscv__vector_8h_ab8a29427ee1b4cda1f848e2b7e2b9001}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsle\+\_\+vv\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5d4f97003c03ef138e1975a350d87dd8}\label{riscv__vector_8h_a5d4f97003c03ef138e1975a350d87dd8}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsle\+\_\+vv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac1ebff392878f1f00f63511d078cceb6}\label{riscv__vector_8h_ac1ebff392878f1f00f63511d078cceb6}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsle\+\_\+vv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a50cae5d62642db93fec70e44fd181bf3}{vmsle\+\_\+vv\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a99f5fc24c3684055aa769d22a3bb8a33}\label{riscv__vector_8h_a99f5fc24c3684055aa769d22a3bb8a33}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsle\+\_\+vv\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abed17267b77a4d8857ed7ba269d1a1cf}\label{riscv__vector_8h_abed17267b77a4d8857ed7ba269d1a1cf}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsle\+\_\+vv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa8f222ad20ce498e704f57a2715a7016}\label{riscv__vector_8h_aa8f222ad20ce498e704f57a2715a7016}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsle\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2fd691b2302f221d26fb482b103fecb1}{vmsle\+\_\+vx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5e9da2afb2f06472190208982432cec8}\label{riscv__vector_8h_a5e9da2afb2f06472190208982432cec8}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsle\+\_\+vx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a01eac67097f50778f31243f312a51a58}\label{riscv__vector_8h_a01eac67097f50778f31243f312a51a58}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsle\+\_\+vx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0bd8e7b41f45da6653973eb6a3a29759}\label{riscv__vector_8h_a0bd8e7b41f45da6653973eb6a3a29759}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsle\+\_\+vx\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad5adba1603e97a5b03d2488bb5ef0990}{vmsle\+\_\+vx\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af116a26e1d7f7dd6e87e260cb724eb05}\label{riscv__vector_8h_af116a26e1d7f7dd6e87e260cb724eb05}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsle\+\_\+vx\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a51d6a0fce3b76f895620a0bdbb167e13}\label{riscv__vector_8h_a51d6a0fce3b76f895620a0bdbb167e13}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsle\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9af382b0ec9620ec9e5bb6d214fc4997}\label{riscv__vector_8h_a9af382b0ec9620ec9e5bb6d214fc4997}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsle\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a24b64941ad403faf92cdc296e31c7488}{vmsle\+\_\+vx\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a54fd22696b8ec917f446a4fdd851e0ad}\label{riscv__vector_8h_a54fd22696b8ec917f446a4fdd851e0ad}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsle\+\_\+vx\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a341932f1fbfa2aae9a2fa89add90fbbb}\label{riscv__vector_8h_a341932f1fbfa2aae9a2fa89add90fbbb}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsle\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab161ed21ea5fc689f471a2a6ec8a5705}\label{riscv__vector_8h_ab161ed21ea5fc689f471a2a6ec8a5705}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsle\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6f54a0dfc3294989241c4321dda84223}{vmsgtu\+\_\+vx\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a28b6e10c3489bb217f826f4d785988d6}\label{riscv__vector_8h_a28b6e10c3489bb217f826f4d785988d6}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsgtu\+\_\+vx\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab14de99e3177ccf3db1d2ed83a35a4e0}\label{riscv__vector_8h_ab14de99e3177ccf3db1d2ed83a35a4e0}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsgtu\+\_\+vx\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a833fcc2760c87c2b078b1055aa9890f6}\label{riscv__vector_8h_a833fcc2760c87c2b078b1055aa9890f6}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsgtu\+\_\+vx\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5c6f5534e1e7200e624b52f744a7c618}{vmsgtu\+\_\+vx\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3633639b1b10e97f9c6f0cbf6526e747}\label{riscv__vector_8h_a3633639b1b10e97f9c6f0cbf6526e747}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsgtu\+\_\+vx\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a899e0ebbeb651a565cdff63879fd65c7}\label{riscv__vector_8h_a899e0ebbeb651a565cdff63879fd65c7}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsgtu\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae6c7560238a02d20be4446686d22477b}\label{riscv__vector_8h_ae6c7560238a02d20be4446686d22477b}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsgtu\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7a36e3254f917fe197e7ea4039a5c6a1}{vmsgtu\+\_\+vx\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9260d94a7a753893e9d85893434caedf}\label{riscv__vector_8h_a9260d94a7a753893e9d85893434caedf}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsgtu\+\_\+vx\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a895e56c85d610ebe1109c384745d9aae}\label{riscv__vector_8h_a895e56c85d610ebe1109c384745d9aae}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsgtu\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab880e006538bf3c8f35c34b8b94447c7}\label{riscv__vector_8h_ab880e006538bf3c8f35c34b8b94447c7}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsgtu\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a809e1ee7896acf45b448c8619f515278}{vmsgt\+\_\+vx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a02317b160b4b38532f0ff5e81729fe55}\label{riscv__vector_8h_a02317b160b4b38532f0ff5e81729fe55}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsgt\+\_\+vx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9cbe3fbde4ff480de1ee53201e858e22}\label{riscv__vector_8h_a9cbe3fbde4ff480de1ee53201e858e22}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsgt\+\_\+vx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a907bed30204c083101c847172a0674a3}\label{riscv__vector_8h_a907bed30204c083101c847172a0674a3}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsgt\+\_\+vx\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a511487982bdf020e736fa04473c58922}{vmsgt\+\_\+vx\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9a437e6051d64d8d769e283de8f146d8}\label{riscv__vector_8h_a9a437e6051d64d8d769e283de8f146d8}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsgt\+\_\+vx\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2ce516017c5b4ffa0a7dd48e18ea503d}\label{riscv__vector_8h_a2ce516017c5b4ffa0a7dd48e18ea503d}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsgt\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab37dc2202bbde2ffa44fd5352c275f97}\label{riscv__vector_8h_ab37dc2202bbde2ffa44fd5352c275f97}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsgt\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a23a867074ab2514b90aab860792d8975}{vmsgt\+\_\+vx\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aaa5b85af66f164f1358072239ed9c2e8}\label{riscv__vector_8h_aaa5b85af66f164f1358072239ed9c2e8}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsgt\+\_\+vx\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aef55bf97376cea864c820ec3fe34cb3c}\label{riscv__vector_8h_aef55bf97376cea864c820ec3fe34cb3c}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsgt\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1260908d0652c91e01cb825a6fdfda1c}\label{riscv__vector_8h_a1260908d0652c91e01cb825a6fdfda1c}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmsgt\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af01f81f1db67f0500433361db61f3e12}{vminu\+\_\+vv\+\_\+u8m1}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4b88574fb9a24039dbfd182e0a5ffac5}\label{riscv__vector_8h_a4b88574fb9a24039dbfd182e0a5ffac5}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vminu\+\_\+vv\+\_\+u8m2} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8370de4183d63f1ab04889e0962da05e}\label{riscv__vector_8h_a8370de4183d63f1ab04889e0962da05e}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vminu\+\_\+vv\+\_\+u8m4} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aeca067754b1d2c861cbe72f23def6b8c}\label{riscv__vector_8h_aeca067754b1d2c861cbe72f23def6b8c}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vminu\+\_\+vv\+\_\+u8m8} (vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a43674a90d6ee3da42ec8fb272c7ed90b}{vminu\+\_\+vv\+\_\+u16m1}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3818804dc4edacea77328830e50c74eb}\label{riscv__vector_8h_a3818804dc4edacea77328830e50c74eb}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vminu\+\_\+vv\+\_\+u16m2} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa1ca5b484e2205379748c3861e0aa55e}\label{riscv__vector_8h_aa1ca5b484e2205379748c3861e0aa55e}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vminu\+\_\+vv\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7122adaf077ac0ea1f8f32716fecaf65}\label{riscv__vector_8h_a7122adaf077ac0ea1f8f32716fecaf65}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vminu\+\_\+vv\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2c9807ccfcc08378d885a9ea1211d979}{vminu\+\_\+vv\+\_\+u32m1}} (vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad77c677b35d6a3550a42578925f51557}\label{riscv__vector_8h_ad77c677b35d6a3550a42578925f51557}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vminu\+\_\+vv\+\_\+u32m2} (vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a985a69f408a5a7c0b9580d184c3aab75}\label{riscv__vector_8h_a985a69f408a5a7c0b9580d184c3aab75}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vminu\+\_\+vv\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a026fee6ec9764d8808912da209886d42}\label{riscv__vector_8h_a026fee6ec9764d8808912da209886d42}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vminu\+\_\+vv\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a687c09ed54eddb9e85ac485214e43036}{vminu\+\_\+vx\+\_\+u8m1}} (vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac72c3857cc2f36a19e7a5a38c3c78f61}\label{riscv__vector_8h_ac72c3857cc2f36a19e7a5a38c3c78f61}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vminu\+\_\+vx\+\_\+u8m2} (vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a165587f707206166c2bbece0d222c88f}\label{riscv__vector_8h_a165587f707206166c2bbece0d222c88f}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vminu\+\_\+vx\+\_\+u8m4} (vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa775be83c16a5550a5a2961127d6f913}\label{riscv__vector_8h_aa775be83c16a5550a5a2961127d6f913}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vminu\+\_\+vx\+\_\+u8m8} (vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a87881ddf2345824f19689de108fc72bd}{vminu\+\_\+vx\+\_\+u16m1}} (vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abe1531b0a2982eb07e250595fb27c6a0}\label{riscv__vector_8h_abe1531b0a2982eb07e250595fb27c6a0}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vminu\+\_\+vx\+\_\+u16m2} (vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3c9b2a00c264d61ade33bb0eab3dbf06}\label{riscv__vector_8h_a3c9b2a00c264d61ade33bb0eab3dbf06}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vminu\+\_\+vx\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a465bae3a686a9de37c005bb985afeae1}\label{riscv__vector_8h_a465bae3a686a9de37c005bb985afeae1}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vminu\+\_\+vx\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5e29be7c45335ceb90a79dc6beaf9778}{vminu\+\_\+vx\+\_\+u32m1}} (vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aacaf79fab5fa365e9270f55743376461}\label{riscv__vector_8h_aacaf79fab5fa365e9270f55743376461}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vminu\+\_\+vx\+\_\+u32m2} (vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab50238f22bd0c4320aabf90ad2fbb791}\label{riscv__vector_8h_ab50238f22bd0c4320aabf90ad2fbb791}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vminu\+\_\+vx\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a98b4e73d28064806fbb7333229cc7a31}\label{riscv__vector_8h_a98b4e73d28064806fbb7333229cc7a31}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vminu\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a11afb892ebcff0c0990d0ee5a94eaf2e}{vmin\+\_\+vv\+\_\+i8m1}} (vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a409b8891ed218ddd3da3f18399b57059}\label{riscv__vector_8h_a409b8891ed218ddd3da3f18399b57059}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vmin\+\_\+vv\+\_\+i8m2} (vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad8a6cac391c71caa886a437d8e0aa859}\label{riscv__vector_8h_ad8a6cac391c71caa886a437d8e0aa859}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vmin\+\_\+vv\+\_\+i8m4} (vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a76d5b023adc0f646837b9ee8fbd71cb3}\label{riscv__vector_8h_a76d5b023adc0f646837b9ee8fbd71cb3}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vmin\+\_\+vv\+\_\+i8m8} (vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac45c833ae33953a9391cfb8205fdb19c}{vmin\+\_\+vv\+\_\+i16m1}} (vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a63ed0bac0d116c9f4777e2ad720bed9f}\label{riscv__vector_8h_a63ed0bac0d116c9f4777e2ad720bed9f}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vmin\+\_\+vv\+\_\+i16m2} (vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a090d9b277c41aa595930888a3bbfc1a9}\label{riscv__vector_8h_a090d9b277c41aa595930888a3bbfc1a9}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vmin\+\_\+vv\+\_\+i16m4} (vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad279eb84c6c01681a156e6810fc2904b}\label{riscv__vector_8h_ad279eb84c6c01681a156e6810fc2904b}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vmin\+\_\+vv\+\_\+i16m8} (vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a834f61afab1a3177e299f79113d24687}{vmin\+\_\+vv\+\_\+i32m1}} (vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5ffa11bb20393cb58746126030a29659}\label{riscv__vector_8h_a5ffa11bb20393cb58746126030a29659}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vmin\+\_\+vv\+\_\+i32m2} (vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7f7b5e284423849ae201e1534f90c8a9}\label{riscv__vector_8h_a7f7b5e284423849ae201e1534f90c8a9}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vmin\+\_\+vv\+\_\+i32m4} (vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a20c2e37e35aae5b4ac5ac8ee5a4a843d}\label{riscv__vector_8h_a20c2e37e35aae5b4ac5ac8ee5a4a843d}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vmin\+\_\+vv\+\_\+i32m8} (vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa5e05628649c7a9b8091d18af66cd6b3}{vmin\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7417658280558b83ddb0307ce0d89948}\label{riscv__vector_8h_a7417658280558b83ddb0307ce0d89948}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vmin\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a42f5471fd4868376ea663986cc21eaca}\label{riscv__vector_8h_a42f5471fd4868376ea663986cc21eaca}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vmin\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adeefba8799609f11f5659c0e1cdd3c7d}\label{riscv__vector_8h_adeefba8799609f11f5659c0e1cdd3c7d}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vmin\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a350d0ba604652e9dd1a3803bb9fc9cdd}{vmin\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae5604791608b4ff60d61cd1fe79b6dc5}\label{riscv__vector_8h_ae5604791608b4ff60d61cd1fe79b6dc5}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vmin\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a40cc728b53ee91be4a5b8d1a433e429a}\label{riscv__vector_8h_a40cc728b53ee91be4a5b8d1a433e429a}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vmin\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ada8f2ed34aa439eb24e739ba1b70d7d8}\label{riscv__vector_8h_ada8f2ed34aa439eb24e739ba1b70d7d8}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vmin\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aac068f2855ba5a219ce04c28a7e44e85}{vmin\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2eaf8284910e222e4ff9c96edc4fc28c}\label{riscv__vector_8h_a2eaf8284910e222e4ff9c96edc4fc28c}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vmin\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a56d3e37fa7ec575849c92622d993680e}\label{riscv__vector_8h_a56d3e37fa7ec575849c92622d993680e}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vmin\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2ae6c127e28af7a6eb04db7ffe698f0e}\label{riscv__vector_8h_a2ae6c127e28af7a6eb04db7ffe698f0e}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vmin\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a680ce25cf1837a77d7e341d11ea80505}{vmaxu\+\_\+vv\+\_\+u8m1}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad5e8248cb9e11f6650bc42eb8d1fe6c0}\label{riscv__vector_8h_ad5e8248cb9e11f6650bc42eb8d1fe6c0}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vmaxu\+\_\+vv\+\_\+u8m2} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3a62075a107c5b857256a5d09e8327c3}\label{riscv__vector_8h_a3a62075a107c5b857256a5d09e8327c3}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vmaxu\+\_\+vv\+\_\+u8m4} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a48d58b4ce09c1fcad68ddb019453a7c3}\label{riscv__vector_8h_a48d58b4ce09c1fcad68ddb019453a7c3}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vmaxu\+\_\+vv\+\_\+u8m8} (vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a357e4e696953dab8a1e85e64cd5a94f7}{vmaxu\+\_\+vv\+\_\+u16m1}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a47cee0af72df585759359cbb1c550733}\label{riscv__vector_8h_a47cee0af72df585759359cbb1c550733}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vmaxu\+\_\+vv\+\_\+u16m2} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a95b27ea466f8a30c179a750476fdbbeb}\label{riscv__vector_8h_a95b27ea466f8a30c179a750476fdbbeb}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vmaxu\+\_\+vv\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac339e2d2d159ee09ee4a24ba1a092c2f}\label{riscv__vector_8h_ac339e2d2d159ee09ee4a24ba1a092c2f}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vmaxu\+\_\+vv\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a889903012ed119796a14332be7d92e5a}{vmaxu\+\_\+vv\+\_\+u32m1}} (vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a168099b62b678c2cbf673afe0cd8e216}\label{riscv__vector_8h_a168099b62b678c2cbf673afe0cd8e216}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vmaxu\+\_\+vv\+\_\+u32m2} (vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af6a9f9d44012becc81b249c89e4689fd}\label{riscv__vector_8h_af6a9f9d44012becc81b249c89e4689fd}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vmaxu\+\_\+vv\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad1a69fac91e4e3e9f75cbf867d24473d}\label{riscv__vector_8h_ad1a69fac91e4e3e9f75cbf867d24473d}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vmaxu\+\_\+vv\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aeeda3ff443d39b48d964b35f3ab477b0}{vmaxu\+\_\+vx\+\_\+u8m1}} (vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a774ff3dc6f1bd8576fa98c649e763d9c}\label{riscv__vector_8h_a774ff3dc6f1bd8576fa98c649e763d9c}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vmaxu\+\_\+vx\+\_\+u8m2} (vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aef2383b679da8fb1f0206f14bdede1e2}\label{riscv__vector_8h_aef2383b679da8fb1f0206f14bdede1e2}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vmaxu\+\_\+vx\+\_\+u8m4} (vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8abc0e0b1cfb2e1a64b10cb7fce32191}\label{riscv__vector_8h_a8abc0e0b1cfb2e1a64b10cb7fce32191}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vmaxu\+\_\+vx\+\_\+u8m8} (vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aac42eba18e9c9a6e0b820cd683713c67}{vmaxu\+\_\+vx\+\_\+u16m1}} (vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad324aba884987b749374fbafb1fe1316}\label{riscv__vector_8h_ad324aba884987b749374fbafb1fe1316}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vmaxu\+\_\+vx\+\_\+u16m2} (vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a694a49fe6d0fb49c129ce8cab13529bf}\label{riscv__vector_8h_a694a49fe6d0fb49c129ce8cab13529bf}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vmaxu\+\_\+vx\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a09d27bd90828aabeb7a755cdd86baecb}\label{riscv__vector_8h_a09d27bd90828aabeb7a755cdd86baecb}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vmaxu\+\_\+vx\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3046e3ef8f65d0e86e753d0b3dd3b72b}{vmaxu\+\_\+vx\+\_\+u32m1}} (vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3973ae0d6a6acea814196604108c9642}\label{riscv__vector_8h_a3973ae0d6a6acea814196604108c9642}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vmaxu\+\_\+vx\+\_\+u32m2} (vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa024c865d3d383feba565f78b295fb31}\label{riscv__vector_8h_aa024c865d3d383feba565f78b295fb31}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vmaxu\+\_\+vx\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7e680542681742f543ad6dddd0e70fbf}\label{riscv__vector_8h_a7e680542681742f543ad6dddd0e70fbf}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vmaxu\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a67d754bdf03e2f203ec2af96fcfff38a}{vmax\+\_\+vv\+\_\+i8m1}} (vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7c0ace59ad0358455fac395a569d8a4c}\label{riscv__vector_8h_a7c0ace59ad0358455fac395a569d8a4c}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vmax\+\_\+vv\+\_\+i8m2} (vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a33f80c31cdc8d34019a8337ca323a6d7}\label{riscv__vector_8h_a33f80c31cdc8d34019a8337ca323a6d7}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vmax\+\_\+vv\+\_\+i8m4} (vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a298ab3bf076a270e50cb1e199e81e264}\label{riscv__vector_8h_a298ab3bf076a270e50cb1e199e81e264}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vmax\+\_\+vv\+\_\+i8m8} (vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_acbc76d771b2a5dc52a9474ab5e9b5eba}{vmax\+\_\+vv\+\_\+i16m1}} (vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aae0165c40b8619376663e630bbc1b17b}\label{riscv__vector_8h_aae0165c40b8619376663e630bbc1b17b}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vmax\+\_\+vv\+\_\+i16m2} (vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5fb268eb921deed80f831efd706f18c7}\label{riscv__vector_8h_a5fb268eb921deed80f831efd706f18c7}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vmax\+\_\+vv\+\_\+i16m4} (vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1e09d781a20ab08ae933b07316d0c927}\label{riscv__vector_8h_a1e09d781a20ab08ae933b07316d0c927}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vmax\+\_\+vv\+\_\+i16m8} (vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a34967bcf1d52b19f24d25373c5fc0439}{vmax\+\_\+vv\+\_\+i32m1}} (vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af947fa984501e59440842a38325a3fad}\label{riscv__vector_8h_af947fa984501e59440842a38325a3fad}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vmax\+\_\+vv\+\_\+i32m2} (vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a11a23fd0a730cba534ef1605b6f54fba}\label{riscv__vector_8h_a11a23fd0a730cba534ef1605b6f54fba}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vmax\+\_\+vv\+\_\+i32m4} (vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab077443002014c111dd0a6469b1a8a13}\label{riscv__vector_8h_ab077443002014c111dd0a6469b1a8a13}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vmax\+\_\+vv\+\_\+i32m8} (vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a9a63ca0b94f977624432779304c8e03a}{vmax\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abfcd37612210d546036b0091dc7fe561}\label{riscv__vector_8h_abfcd37612210d546036b0091dc7fe561}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vmax\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abbd8e4c34eb79e2ea51459ae99a6ece6}\label{riscv__vector_8h_abbd8e4c34eb79e2ea51459ae99a6ece6}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vmax\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6c7a61f318d5935e6ac83f3dbefe1fab}\label{riscv__vector_8h_a6c7a61f318d5935e6ac83f3dbefe1fab}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vmax\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aaf04386c8c7ba7ea36f00d39d84429d1}{vmax\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5d442887462e38b3c877d3d770fb9c43}\label{riscv__vector_8h_a5d442887462e38b3c877d3d770fb9c43}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vmax\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6ec5036e3d7a757e1857486c02d95262}\label{riscv__vector_8h_a6ec5036e3d7a757e1857486c02d95262}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vmax\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af807de53dbad866e660c3a7eacdccd0c}\label{riscv__vector_8h_af807de53dbad866e660c3a7eacdccd0c}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vmax\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1e5cb29000a66e1939ccc267f6d40d06}{vmax\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1b0e8501467acf636321c9b5fb7cb18d}\label{riscv__vector_8h_a1b0e8501467acf636321c9b5fb7cb18d}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vmax\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac7db558a8f52243acb9ae5779406563f}\label{riscv__vector_8h_ac7db558a8f52243acb9ae5779406563f}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vmax\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a81b1201fe676fe1d9c19b6de63e0232a}\label{riscv__vector_8h_a81b1201fe676fe1d9c19b6de63e0232a}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vmax\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7589111d9b7a49eb9c671b93b001cdfe}{vminu\+\_\+vv\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aab8206b2b6347a5976375adf7a1cf46d}\label{riscv__vector_8h_aab8206b2b6347a5976375adf7a1cf46d}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vminu\+\_\+vv\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3ab8c0df5cf53c42c578fc071838aff9}\label{riscv__vector_8h_a3ab8c0df5cf53c42c578fc071838aff9}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vminu\+\_\+vv\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a711225f13734a05b989b03c2fdcb7a48}\label{riscv__vector_8h_a711225f13734a05b989b03c2fdcb7a48}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vminu\+\_\+vv\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af408fb09eb0b7baa6ba73ad804fa8cdd}{vminu\+\_\+vv\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a306c25c86975db6093f9dfc59265a69e}\label{riscv__vector_8h_a306c25c86975db6093f9dfc59265a69e}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vminu\+\_\+vv\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0e3e2ce67f1c705c562331f10d80b233}\label{riscv__vector_8h_a0e3e2ce67f1c705c562331f10d80b233}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vminu\+\_\+vv\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2b595b22871266c7cc5e3e185187cf31}\label{riscv__vector_8h_a2b595b22871266c7cc5e3e185187cf31}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vminu\+\_\+vv\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a06b6b277c64e6cd9a86f22a6d73129b5}{vminu\+\_\+vv\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aee875b33110f55f5261923a63482dd32}\label{riscv__vector_8h_aee875b33110f55f5261923a63482dd32}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vminu\+\_\+vv\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af107131c5c7b7320ec86139aa076e376}\label{riscv__vector_8h_af107131c5c7b7320ec86139aa076e376}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vminu\+\_\+vv\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8d49661efbd3f072f591048745f9503b}\label{riscv__vector_8h_a8d49661efbd3f072f591048745f9503b}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vminu\+\_\+vv\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1c37c57dea216ee8d0e1d940852accbf}{vminu\+\_\+vx\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aca580b2e7d69433355d543ba058cdae0}\label{riscv__vector_8h_aca580b2e7d69433355d543ba058cdae0}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vminu\+\_\+vx\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7ee8a2a1b71f5c9f4bf423bd76f69bf9}\label{riscv__vector_8h_a7ee8a2a1b71f5c9f4bf423bd76f69bf9}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vminu\+\_\+vx\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9931535a04fe6f879413f7f3f9778c8b}\label{riscv__vector_8h_a9931535a04fe6f879413f7f3f9778c8b}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vminu\+\_\+vx\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a68f3de620189ec2a7ffafb29885bf5db}{vminu\+\_\+vx\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a652c72b74a432dd9606b17729c50a424}\label{riscv__vector_8h_a652c72b74a432dd9606b17729c50a424}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vminu\+\_\+vx\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab6a8ddb58385d577938c1ec17324b53f}\label{riscv__vector_8h_ab6a8ddb58385d577938c1ec17324b53f}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vminu\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2764f15cbc295a4a9e898973f6150931}\label{riscv__vector_8h_a2764f15cbc295a4a9e898973f6150931}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vminu\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af157a52e8d2154fd7945cfb54e9a6095}{vminu\+\_\+vx\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a299375d79f97085be18a418c95a6d5ba}\label{riscv__vector_8h_a299375d79f97085be18a418c95a6d5ba}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vminu\+\_\+vx\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a15ceb149f19f94026f189ad3a0d4123e}\label{riscv__vector_8h_a15ceb149f19f94026f189ad3a0d4123e}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vminu\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a231f0c7555fe7cdf709147565350c163}\label{riscv__vector_8h_a231f0c7555fe7cdf709147565350c163}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vminu\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad53bb9ceb88dbc31a5658522f96327f0}{vmin\+\_\+vv\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a28497c862218ceedcfedfc85350db96c}\label{riscv__vector_8h_a28497c862218ceedcfedfc85350db96c}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vmin\+\_\+vv\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a88c9b8325c522bce5f340d98c0aedaa3}\label{riscv__vector_8h_a88c9b8325c522bce5f340d98c0aedaa3}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vmin\+\_\+vv\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9b39ddc2b66251bba31baf7f0c0bdc45}\label{riscv__vector_8h_a9b39ddc2b66251bba31baf7f0c0bdc45}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vmin\+\_\+vv\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8bc85a876ec81f1ccde4d5d651382466}{vmin\+\_\+vv\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a29f8635113b580bab0a380d4b6ec891a}\label{riscv__vector_8h_a29f8635113b580bab0a380d4b6ec891a}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vmin\+\_\+vv\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a234891f6a00596d70beeecce8b067aac}\label{riscv__vector_8h_a234891f6a00596d70beeecce8b067aac}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vmin\+\_\+vv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a636708b8ed3b56858cf8cd0999e1652c}\label{riscv__vector_8h_a636708b8ed3b56858cf8cd0999e1652c}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vmin\+\_\+vv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a95ba7aa123ddc42fc31d142c6e3b252d}{vmin\+\_\+vv\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a64c854a6e30d8cef2bf02bc91629197f}\label{riscv__vector_8h_a64c854a6e30d8cef2bf02bc91629197f}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vmin\+\_\+vv\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae47bf18e20ced8a13241accd7b0487a6}\label{riscv__vector_8h_ae47bf18e20ced8a13241accd7b0487a6}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vmin\+\_\+vv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac5cd534f958c2ef33c000df147cd4dc7}\label{riscv__vector_8h_ac5cd534f958c2ef33c000df147cd4dc7}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vmin\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a34799e8bf6a65efdc5fd5d595e3d6cb8}{vmin\+\_\+vx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab2cb69b076b1ba125a025f48f65e1983}\label{riscv__vector_8h_ab2cb69b076b1ba125a025f48f65e1983}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vmin\+\_\+vx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5ec3c177664fc7258efff90a5b9a00d4}\label{riscv__vector_8h_a5ec3c177664fc7258efff90a5b9a00d4}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vmin\+\_\+vx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a21cc1c9a587d2124ddd3c25be9aab1ae}\label{riscv__vector_8h_a21cc1c9a587d2124ddd3c25be9aab1ae}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vmin\+\_\+vx\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa639efeae37a3353f833834c24fb24da}{vmin\+\_\+vx\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af09e23aee523be4b6fdc0954c7eef177}\label{riscv__vector_8h_af09e23aee523be4b6fdc0954c7eef177}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vmin\+\_\+vx\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a352ae5e3bbbaa8f2f06a236755da1c0d}\label{riscv__vector_8h_a352ae5e3bbbaa8f2f06a236755da1c0d}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vmin\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7be4b6d60f8b89ee5d816299ef47a416}\label{riscv__vector_8h_a7be4b6d60f8b89ee5d816299ef47a416}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vmin\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a226f7f2890404d9b30ea2d25b6a8f87d}{vmin\+\_\+vx\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0b3bda3e0f3cc965cb0303962ddce3c6}\label{riscv__vector_8h_a0b3bda3e0f3cc965cb0303962ddce3c6}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vmin\+\_\+vx\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a133417aeba3905ba3de8f54298a79438}\label{riscv__vector_8h_a133417aeba3905ba3de8f54298a79438}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vmin\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8d560a8d5a5d68afaab8479926c6bc39}\label{riscv__vector_8h_a8d560a8d5a5d68afaab8479926c6bc39}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vmin\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_adb8bdee754579271fc9744ee69973691}{vmaxu\+\_\+vv\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a093e10a353d5cacd41a55b47f47985c9}\label{riscv__vector_8h_a093e10a353d5cacd41a55b47f47985c9}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vmaxu\+\_\+vv\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae295892140929cebd7b98f85e33ab591}\label{riscv__vector_8h_ae295892140929cebd7b98f85e33ab591}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vmaxu\+\_\+vv\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9314f00cfd5eb61ad2d021e3580fe73c}\label{riscv__vector_8h_a9314f00cfd5eb61ad2d021e3580fe73c}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vmaxu\+\_\+vv\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6316c16ed93a4772c6a5e8fc5a40fa4f}{vmaxu\+\_\+vv\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aec9f038b22ae3ea17f9db15e3636209b}\label{riscv__vector_8h_aec9f038b22ae3ea17f9db15e3636209b}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vmaxu\+\_\+vv\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a53f81f59dedd9851e82c45dab6b83668}\label{riscv__vector_8h_a53f81f59dedd9851e82c45dab6b83668}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vmaxu\+\_\+vv\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3aacbbe5b0e9861dc22b8aaef8f10aa3}\label{riscv__vector_8h_a3aacbbe5b0e9861dc22b8aaef8f10aa3}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vmaxu\+\_\+vv\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3d1efa17898baa90b69615f6c1c41d5b}{vmaxu\+\_\+vv\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0c5923840bd6e22cadc058d9dba70cb9}\label{riscv__vector_8h_a0c5923840bd6e22cadc058d9dba70cb9}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vmaxu\+\_\+vv\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abb1029250b2960bcbde069c3d0d55bf0}\label{riscv__vector_8h_abb1029250b2960bcbde069c3d0d55bf0}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vmaxu\+\_\+vv\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acfd22b2d6c062e23b68bb10ff65bbf77}\label{riscv__vector_8h_acfd22b2d6c062e23b68bb10ff65bbf77}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vmaxu\+\_\+vv\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aecdd4b5b13a814d99eb3d15ff29718a2}{vmaxu\+\_\+vx\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae653c8ffb935d98f714a6eea5b428e72}\label{riscv__vector_8h_ae653c8ffb935d98f714a6eea5b428e72}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vmaxu\+\_\+vx\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a00e96925dc7fc98f66002e828dd5d1a1}\label{riscv__vector_8h_a00e96925dc7fc98f66002e828dd5d1a1}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vmaxu\+\_\+vx\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8d179dd1c50553c0221df09ee846ca70}\label{riscv__vector_8h_a8d179dd1c50553c0221df09ee846ca70}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vmaxu\+\_\+vx\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af895e5a888e33f380e12719b78ef0a6f}{vmaxu\+\_\+vx\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab8b245e2da893f2c070c9f24d60d6a2d}\label{riscv__vector_8h_ab8b245e2da893f2c070c9f24d60d6a2d}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vmaxu\+\_\+vx\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6f373a10c177825029bb1a413478df3a}\label{riscv__vector_8h_a6f373a10c177825029bb1a413478df3a}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vmaxu\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a13fdc2282db006f8418f8b261419a47c}\label{riscv__vector_8h_a13fdc2282db006f8418f8b261419a47c}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vmaxu\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aba9a4f5087a6198adb43b9165ad076d1}{vmaxu\+\_\+vx\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1908a899274a8df6d05ee163a0a1475f}\label{riscv__vector_8h_a1908a899274a8df6d05ee163a0a1475f}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vmaxu\+\_\+vx\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af930560dcdddb503349dfb2e50076a5b}\label{riscv__vector_8h_af930560dcdddb503349dfb2e50076a5b}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vmaxu\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2aff967db5feba966fdde9d52aeadbdf}\label{riscv__vector_8h_a2aff967db5feba966fdde9d52aeadbdf}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vmaxu\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a26d8a5f0e51604f50b589759c0270092}{vmax\+\_\+vv\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adb1959b3aaa52d56f279762a0a7eeb43}\label{riscv__vector_8h_adb1959b3aaa52d56f279762a0a7eeb43}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vmax\+\_\+vv\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0d5c5b22739bb43d40d15128d71efec3}\label{riscv__vector_8h_a0d5c5b22739bb43d40d15128d71efec3}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vmax\+\_\+vv\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3c4fe0cc8b36f8cc29cfd2a94aa3f006}\label{riscv__vector_8h_a3c4fe0cc8b36f8cc29cfd2a94aa3f006}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vmax\+\_\+vv\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aab1e37a32b334c7c368c2f1d7838d0fa}{vmax\+\_\+vv\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aae2d8bc59a9a0e90bed746b739e179d6}\label{riscv__vector_8h_aae2d8bc59a9a0e90bed746b739e179d6}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vmax\+\_\+vv\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1ac486c5a0be47db353dc7725db9dfc6}\label{riscv__vector_8h_a1ac486c5a0be47db353dc7725db9dfc6}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vmax\+\_\+vv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a91d38ec17159b0d8bce45422ba094c17}\label{riscv__vector_8h_a91d38ec17159b0d8bce45422ba094c17}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vmax\+\_\+vv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7d62ca95a653479b7b82a1be70074eec}{vmax\+\_\+vv\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae31877a6ce823aa4dc24f2f1ecc63c8d}\label{riscv__vector_8h_ae31877a6ce823aa4dc24f2f1ecc63c8d}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vmax\+\_\+vv\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac70f61e1d9734ef184c654c6656ec2d1}\label{riscv__vector_8h_ac70f61e1d9734ef184c654c6656ec2d1}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vmax\+\_\+vv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0d1a7a718302bc1c7ba847f53e169cbe}\label{riscv__vector_8h_a0d1a7a718302bc1c7ba847f53e169cbe}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vmax\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aab21fc892230cee4e1a2dd706b131dfa}{vmax\+\_\+vx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac602e8a0047980870644e4ddb0d21491}\label{riscv__vector_8h_ac602e8a0047980870644e4ddb0d21491}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vmax\+\_\+vx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab080e28c158f2b2789e040c71cc2f5e3}\label{riscv__vector_8h_ab080e28c158f2b2789e040c71cc2f5e3}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vmax\+\_\+vx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae38ad16efb6c12c603867b31564264c2}\label{riscv__vector_8h_ae38ad16efb6c12c603867b31564264c2}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vmax\+\_\+vx\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af26e28d0105b3989c643acf270dc306a}{vmax\+\_\+vx\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afd090de75fea552c4e7ef5c2b40521c4}\label{riscv__vector_8h_afd090de75fea552c4e7ef5c2b40521c4}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vmax\+\_\+vx\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1c1e97ee69b56a8b2175bcc4184c2e6e}\label{riscv__vector_8h_a1c1e97ee69b56a8b2175bcc4184c2e6e}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vmax\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4b79dc96d55668263f1383ecae2c8ae0}\label{riscv__vector_8h_a4b79dc96d55668263f1383ecae2c8ae0}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vmax\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2ada840a9ec2bad2767a1397a1c5ef00}{vmax\+\_\+vx\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6a84e3277c704ef7b8cbb8a6bc9c1d1f}\label{riscv__vector_8h_a6a84e3277c704ef7b8cbb8a6bc9c1d1f}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vmax\+\_\+vx\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aeb08f0df0b397c4205f7f24e8165a13c}\label{riscv__vector_8h_aeb08f0df0b397c4205f7f24e8165a13c}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vmax\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0710307d4120370bde738edcc8394dc2}\label{riscv__vector_8h_a0710307d4120370bde738edcc8394dc2}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vmax\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a0b4123d9eb2cd69aabb220c92c9c964d}{vmul\+\_\+vv\+\_\+i8m1}} (vint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3bcfeb860219295605dc0912ba888d6f}\label{riscv__vector_8h_a3bcfeb860219295605dc0912ba888d6f}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vmul\+\_\+vv\+\_\+i8m2} (vint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab809ead679355d534e2a421aa5418a34}\label{riscv__vector_8h_ab809ead679355d534e2a421aa5418a34}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vmul\+\_\+vv\+\_\+i8m4} (vint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab4f1d036d56a34507c8ad44ed8d7f2af}\label{riscv__vector_8h_ab4f1d036d56a34507c8ad44ed8d7f2af}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vmul\+\_\+vv\+\_\+i8m8} (vint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac891c8fd2d79fbeba0777eb9cc5fb95c}{vmul\+\_\+vv\+\_\+i16m1}} (vint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2d337799a725e3318374ede5d3a07003}\label{riscv__vector_8h_a2d337799a725e3318374ede5d3a07003}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vmul\+\_\+vv\+\_\+i16m2} (vint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab84e4a98eb5d74fdd83eada7a0bbcc66}\label{riscv__vector_8h_ab84e4a98eb5d74fdd83eada7a0bbcc66}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vmul\+\_\+vv\+\_\+i16m4} (vint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3137d19c5b71f24be00cbaa759f83019}\label{riscv__vector_8h_a3137d19c5b71f24be00cbaa759f83019}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vmul\+\_\+vv\+\_\+i16m8} (vint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab064a858587c73b185c3f8dc351df5e8}{vmul\+\_\+vv\+\_\+i32m1}} (vint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af8471c1f429a613946463c2da5ef638d}\label{riscv__vector_8h_af8471c1f429a613946463c2da5ef638d}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vmul\+\_\+vv\+\_\+i32m2} (vint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad7ab2ad61570ac1e5d4c1267db340021}\label{riscv__vector_8h_ad7ab2ad61570ac1e5d4c1267db340021}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vmul\+\_\+vv\+\_\+i32m4} (vint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1e56203ba21d49e2845ab6d2aed4e136}\label{riscv__vector_8h_a1e56203ba21d49e2845ab6d2aed4e136}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vmul\+\_\+vv\+\_\+i32m8} (vint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_afda97b2fb222bf79881c31377a3eb7d5}{vmul\+\_\+vv\+\_\+u8m1}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa77d8730f9079e048eecbfde45ccfdb9}\label{riscv__vector_8h_aa77d8730f9079e048eecbfde45ccfdb9}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vmul\+\_\+vv\+\_\+u8m2} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a72ef6449045d98b71d03048736561484}\label{riscv__vector_8h_a72ef6449045d98b71d03048736561484}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vmul\+\_\+vv\+\_\+u8m4} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a97dd1daa4e78d94f41facdfb84d55096}\label{riscv__vector_8h_a97dd1daa4e78d94f41facdfb84d55096}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vmul\+\_\+vv\+\_\+u8m8} (vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad96f8654c26cbfa14d7a6b7d4e09e289}{vmul\+\_\+vv\+\_\+u16m1}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a65b8cf4c3689e3946123cc282208404d}\label{riscv__vector_8h_a65b8cf4c3689e3946123cc282208404d}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vmul\+\_\+vv\+\_\+u16m2} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad104e331da1428de2d4b4da0c335c469}\label{riscv__vector_8h_ad104e331da1428de2d4b4da0c335c469}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vmul\+\_\+vv\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2339028a68c5fc8e3a11a4c3b2893c15}\label{riscv__vector_8h_a2339028a68c5fc8e3a11a4c3b2893c15}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vmul\+\_\+vv\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa17369da41443a942139ca9514e870e7}{vmul\+\_\+vv\+\_\+u32m1}} (vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac50d492a2bd7cbc42a896173d5ffe42c}\label{riscv__vector_8h_ac50d492a2bd7cbc42a896173d5ffe42c}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vmul\+\_\+vv\+\_\+u32m2} (vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a15a0fbd8c8daac47e762fa8cd365f443}\label{riscv__vector_8h_a15a0fbd8c8daac47e762fa8cd365f443}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vmul\+\_\+vv\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0e1f3fb37c3ddf9f8d1a5be679f81dad}\label{riscv__vector_8h_a0e1f3fb37c3ddf9f8d1a5be679f81dad}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vmul\+\_\+vv\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a717002ed498a730efa917a190fa74a93}{vmul\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a34758ba443709e2ee2d413e73ec91c0c}\label{riscv__vector_8h_a34758ba443709e2ee2d413e73ec91c0c}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vmul\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8b59c0423b8e2079d1af12664030b7ee}\label{riscv__vector_8h_a8b59c0423b8e2079d1af12664030b7ee}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vmul\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad3df8c18797dec33a5f0f0bead9cade8}\label{riscv__vector_8h_ad3df8c18797dec33a5f0f0bead9cade8}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vmul\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_abfac193550b881a57eec0f14bad45811}{vmul\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a44ba9b66332adc5d9b40a340d080a663}\label{riscv__vector_8h_a44ba9b66332adc5d9b40a340d080a663}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vmul\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac302bbc24a165ad1e82bd6869e027b07}\label{riscv__vector_8h_ac302bbc24a165ad1e82bd6869e027b07}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vmul\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aaca9f9c61df6924cd243f363be14b94c}\label{riscv__vector_8h_aaca9f9c61df6924cd243f363be14b94c}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vmul\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a03344ed3c8839b905f6f84d03a5bfb1c}{vmul\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adaffc3cff4858f7154adbb721b24b262}\label{riscv__vector_8h_adaffc3cff4858f7154adbb721b24b262}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vmul\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3b6e2996efd5720ffa326d9a7dad3253}\label{riscv__vector_8h_a3b6e2996efd5720ffa326d9a7dad3253}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vmul\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0162430883b20e87f9f3d6b3ed1227e1}\label{riscv__vector_8h_a0162430883b20e87f9f3d6b3ed1227e1}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vmul\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae7df8491d004551cec3e78b326b7a7e6}{vmul\+\_\+vx\+\_\+u8m1}} (vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac0c713e4c49429f545bec1d95444c768}\label{riscv__vector_8h_ac0c713e4c49429f545bec1d95444c768}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vmul\+\_\+vx\+\_\+u8m2} (vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad8899e6cfb71b794c89861ce9fedea23}\label{riscv__vector_8h_ad8899e6cfb71b794c89861ce9fedea23}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vmul\+\_\+vx\+\_\+u8m4} (vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aae000a818462bf383de2b9fc4e5d1d0c}\label{riscv__vector_8h_aae000a818462bf383de2b9fc4e5d1d0c}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vmul\+\_\+vx\+\_\+u8m8} (vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a13e01fa76ff85a6a0dabec73a48e4c85}{vmul\+\_\+vx\+\_\+u16m1}} (vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a23fb22fffbb99eca6110f0e276334aa5}\label{riscv__vector_8h_a23fb22fffbb99eca6110f0e276334aa5}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vmul\+\_\+vx\+\_\+u16m2} (vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6aaf335fd37687278dc5035705d0f015}\label{riscv__vector_8h_a6aaf335fd37687278dc5035705d0f015}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vmul\+\_\+vx\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a40a72bfb72fe1337ad96274cfb1301b2}\label{riscv__vector_8h_a40a72bfb72fe1337ad96274cfb1301b2}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vmul\+\_\+vx\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a4f7e89746bd47af4c46aabcc3c6b2c1d}{vmul\+\_\+vx\+\_\+u32m1}} (vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae46fd529170debc934d135b6b19b905b}\label{riscv__vector_8h_ae46fd529170debc934d135b6b19b905b}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vmul\+\_\+vx\+\_\+u32m2} (vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aec35c53a37fdc8516d3db0eb9133ddc3}\label{riscv__vector_8h_aec35c53a37fdc8516d3db0eb9133ddc3}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vmul\+\_\+vx\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5b9ea9f3b42b44c43f3f2f923054ab79}\label{riscv__vector_8h_a5b9ea9f3b42b44c43f3f2f923054ab79}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vmul\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a807df1b3060775ec77b5407b6c3a345b}{vmulh\+\_\+vv\+\_\+i8m1}} (vint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae95bc60f97225ba142207bc14e0fd303}\label{riscv__vector_8h_ae95bc60f97225ba142207bc14e0fd303}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vmulh\+\_\+vv\+\_\+i8m2} (vint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab7c0b1942d1eefe2c30624afe2707c3c}\label{riscv__vector_8h_ab7c0b1942d1eefe2c30624afe2707c3c}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vmulh\+\_\+vv\+\_\+i8m4} (vint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a94dc50657bba8a96749f6cae39a9050a}\label{riscv__vector_8h_a94dc50657bba8a96749f6cae39a9050a}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vmulh\+\_\+vv\+\_\+i8m8} (vint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a61cb79b5f042d31a01a6e5d42d127ac8}{vmulh\+\_\+vv\+\_\+i16m1}} (vint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a92dc2eec9552bd41dc461b38291a6121}\label{riscv__vector_8h_a92dc2eec9552bd41dc461b38291a6121}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vmulh\+\_\+vv\+\_\+i16m2} (vint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9102297772d8898d25d5570b5721cce8}\label{riscv__vector_8h_a9102297772d8898d25d5570b5721cce8}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vmulh\+\_\+vv\+\_\+i16m4} (vint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a560cdcb7af1cc595763e70494e8dd9a6}\label{riscv__vector_8h_a560cdcb7af1cc595763e70494e8dd9a6}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vmulh\+\_\+vv\+\_\+i16m8} (vint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a96c7a5fb11a349765d76e68998260525}{vmulh\+\_\+vv\+\_\+i32m1}} (vint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a32589041d5961e739d5a6859f0d7ccc9}\label{riscv__vector_8h_a32589041d5961e739d5a6859f0d7ccc9}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vmulh\+\_\+vv\+\_\+i32m2} (vint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a97a6311e9f958047e017673f6fea1be8}\label{riscv__vector_8h_a97a6311e9f958047e017673f6fea1be8}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vmulh\+\_\+vv\+\_\+i32m4} (vint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a83dcdbd604e6d6d29c7dc4f80978f2e3}\label{riscv__vector_8h_a83dcdbd604e6d6d29c7dc4f80978f2e3}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vmulh\+\_\+vv\+\_\+i32m8} (vint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8d5ba798149e93c724196aac5dcb7caa}{vmulh\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afae01d32f3ed743a748c6b7025dca40a}\label{riscv__vector_8h_afae01d32f3ed743a748c6b7025dca40a}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vmulh\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a701910bb1d29766bff86307442c78701}\label{riscv__vector_8h_a701910bb1d29766bff86307442c78701}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vmulh\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a35f2edf3c9d1f63f83c2bba894b1e078}\label{riscv__vector_8h_a35f2edf3c9d1f63f83c2bba894b1e078}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vmulh\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aad09a661eeb0225e9ec9a91cf15f4417}{vmulh\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abec0b9ced9ca4374b2fae62c77325322}\label{riscv__vector_8h_abec0b9ced9ca4374b2fae62c77325322}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vmulh\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa9a4b0cb3a9e422fd9cef3099553f3ef}\label{riscv__vector_8h_aa9a4b0cb3a9e422fd9cef3099553f3ef}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vmulh\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a55ec088cb175d049d6fe53edba2a4996}\label{riscv__vector_8h_a55ec088cb175d049d6fe53edba2a4996}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vmulh\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a202372d3b2e9816adfacdbd3a0318c1e}{vmulh\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3295f04797ba2bba2b4dc36983840d95}\label{riscv__vector_8h_a3295f04797ba2bba2b4dc36983840d95}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vmulh\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6013aeeaec308061b132e61437df1d2c}\label{riscv__vector_8h_a6013aeeaec308061b132e61437df1d2c}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vmulh\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa544271850a8550b135b771265dd654a}\label{riscv__vector_8h_aa544271850a8550b135b771265dd654a}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vmulh\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae3142a60c92b744a99459283b36e65c5}{vmulhu\+\_\+vv\+\_\+u8m1}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab16712a6bbb2b8a0acd20b0059c4ad67}\label{riscv__vector_8h_ab16712a6bbb2b8a0acd20b0059c4ad67}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vmulhu\+\_\+vv\+\_\+u8m2} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afa4307f4266bfeb91a6f61bfb62e330d}\label{riscv__vector_8h_afa4307f4266bfeb91a6f61bfb62e330d}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vmulhu\+\_\+vv\+\_\+u8m4} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_affade7708d573f6133622b0a14d3f9f1}\label{riscv__vector_8h_affade7708d573f6133622b0a14d3f9f1}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vmulhu\+\_\+vv\+\_\+u8m8} (vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2195384faffd485fd655a9bec9745308}{vmulhu\+\_\+vv\+\_\+u16m1}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aee72841337a0dfbd4e3238033ff57e43}\label{riscv__vector_8h_aee72841337a0dfbd4e3238033ff57e43}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vmulhu\+\_\+vv\+\_\+u16m2} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8389fc68e64a1020e44044d2f0fb6e18}\label{riscv__vector_8h_a8389fc68e64a1020e44044d2f0fb6e18}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vmulhu\+\_\+vv\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af54c48c62ebdd3ae71a67de5d19932a1}\label{riscv__vector_8h_af54c48c62ebdd3ae71a67de5d19932a1}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vmulhu\+\_\+vv\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a763b2db995a361da4678dfa4c286bd25}{vmulhu\+\_\+vv\+\_\+u32m1}} (vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af35bbeaf396d03837a31a247acbb7731}\label{riscv__vector_8h_af35bbeaf396d03837a31a247acbb7731}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vmulhu\+\_\+vv\+\_\+u32m2} (vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae51ca07302cfdd784d352cbd12267a1d}\label{riscv__vector_8h_ae51ca07302cfdd784d352cbd12267a1d}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vmulhu\+\_\+vv\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7d0bff0700b787abbbd1fa72a8404fb6}\label{riscv__vector_8h_a7d0bff0700b787abbbd1fa72a8404fb6}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vmulhu\+\_\+vv\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5dbf3953307a531d1745468ea82df54e}{vmulhu\+\_\+vx\+\_\+u8m1}} (vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2306e765f9f5903294084699bc7c2017}\label{riscv__vector_8h_a2306e765f9f5903294084699bc7c2017}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vmulhu\+\_\+vx\+\_\+u8m2} (vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4167639e0f79f66962dd7d2382b0d330}\label{riscv__vector_8h_a4167639e0f79f66962dd7d2382b0d330}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vmulhu\+\_\+vx\+\_\+u8m4} (vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa73d28e43b223405447eb1004d7e2c10}\label{riscv__vector_8h_aa73d28e43b223405447eb1004d7e2c10}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vmulhu\+\_\+vx\+\_\+u8m8} (vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6874d19ea0caf7abb5bc78206be26da8}{vmulhu\+\_\+vx\+\_\+u16m1}} (vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a13d77f170e8bddf60faebc53438fb18c}\label{riscv__vector_8h_a13d77f170e8bddf60faebc53438fb18c}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vmulhu\+\_\+vx\+\_\+u16m2} (vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae4b4280697cc92465601968a99fbb53e}\label{riscv__vector_8h_ae4b4280697cc92465601968a99fbb53e}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vmulhu\+\_\+vx\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af7359b25125219ccbd699e95015e3cb2}\label{riscv__vector_8h_af7359b25125219ccbd699e95015e3cb2}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vmulhu\+\_\+vx\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af811f9abc54f54d8641f3e1e6688acd6}{vmulhu\+\_\+vx\+\_\+u32m1}} (vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abddcf37b15763a27ba63f84d0fe206ad}\label{riscv__vector_8h_abddcf37b15763a27ba63f84d0fe206ad}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vmulhu\+\_\+vx\+\_\+u32m2} (vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af06a6028fa3920d8915566831765f148}\label{riscv__vector_8h_af06a6028fa3920d8915566831765f148}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vmulhu\+\_\+vx\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a56b71bba4d513e9a0b38699bbeac6d6a}\label{riscv__vector_8h_a56b71bba4d513e9a0b38699bbeac6d6a}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vmulhu\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a88bb2cd2d860fc83c3f4a0798ba73777}{vmulhsu\+\_\+vv\+\_\+i8m1}} (vint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0eaaa572c098cc54015c1100ec4c0544}\label{riscv__vector_8h_a0eaaa572c098cc54015c1100ec4c0544}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vmulhsu\+\_\+vv\+\_\+i8m2} (vint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a209188d4853597bc9fe454c4dee9ea36}\label{riscv__vector_8h_a209188d4853597bc9fe454c4dee9ea36}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vmulhsu\+\_\+vv\+\_\+i8m4} (vint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1bfcdedfda1eab508e8a70a227d73c9e}\label{riscv__vector_8h_a1bfcdedfda1eab508e8a70a227d73c9e}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vmulhsu\+\_\+vv\+\_\+i8m8} (vint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa887435afa8225977956bac830a6bd75}{vmulhsu\+\_\+vv\+\_\+i16m1}} (vint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6c61456230cfc930c0bf571ca501552e}\label{riscv__vector_8h_a6c61456230cfc930c0bf571ca501552e}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vmulhsu\+\_\+vv\+\_\+i16m2} (vint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af31934135306291da633afdfffb398e3}\label{riscv__vector_8h_af31934135306291da633afdfffb398e3}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vmulhsu\+\_\+vv\+\_\+i16m4} (vint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a252fee458897d36c7d0669ff76873396}\label{riscv__vector_8h_a252fee458897d36c7d0669ff76873396}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vmulhsu\+\_\+vv\+\_\+i16m8} (vint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a53616b75fa3785eb6ff59a94b8de8a59}{vmulhsu\+\_\+vv\+\_\+i32m1}} (vint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae3bbadba7e9d7bbdf3c632ec76d97ace}\label{riscv__vector_8h_ae3bbadba7e9d7bbdf3c632ec76d97ace}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vmulhsu\+\_\+vv\+\_\+i32m2} (vint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aaa4ad73d72ccc21a31e0a4b5e5970d6c}\label{riscv__vector_8h_aaa4ad73d72ccc21a31e0a4b5e5970d6c}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vmulhsu\+\_\+vv\+\_\+i32m4} (vint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7fd4f808f418a61ac5347a5e06e6d97d}\label{riscv__vector_8h_a7fd4f808f418a61ac5347a5e06e6d97d}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vmulhsu\+\_\+vv\+\_\+i32m8} (vint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aba83f625befb4ec85ce7f09c95e70d03}{vmulhsu\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6929531238ac50e304d0a1d6061880f4}\label{riscv__vector_8h_a6929531238ac50e304d0a1d6061880f4}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vmulhsu\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4499e3e02e8d0e2e22c58e0ac37bd045}\label{riscv__vector_8h_a4499e3e02e8d0e2e22c58e0ac37bd045}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vmulhsu\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afa804c653dd2faf43e4d4a4eed476ea7}\label{riscv__vector_8h_afa804c653dd2faf43e4d4a4eed476ea7}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vmulhsu\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a89bbe919bcb1c65c558681a293fabb22}{vmulhsu\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9bf0f5e37ef2edca826e18129913aab4}\label{riscv__vector_8h_a9bf0f5e37ef2edca826e18129913aab4}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vmulhsu\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aadc0dd0ef9615e77d776d35a1002dbe6}\label{riscv__vector_8h_aadc0dd0ef9615e77d776d35a1002dbe6}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vmulhsu\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aadd216a82e64106c38c06dd29738588d}\label{riscv__vector_8h_aadd216a82e64106c38c06dd29738588d}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vmulhsu\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af3ce65937f5c2dd8aa466dd99a43204d}{vmulhsu\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa6518036ebe2fb0cf702f9c3123c0bd6}\label{riscv__vector_8h_aa6518036ebe2fb0cf702f9c3123c0bd6}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vmulhsu\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af0baaa2673a40f64830e59fd7594d9b8}\label{riscv__vector_8h_af0baaa2673a40f64830e59fd7594d9b8}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vmulhsu\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af7fbf8399de21bda891856c5708cd74e}\label{riscv__vector_8h_af7fbf8399de21bda891856c5708cd74e}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vmulhsu\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1129ddc14f834537f0f35e22894ea274}{vmul\+\_\+vv\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afa2f10f648ede59fc5d66fb66a336c8c}\label{riscv__vector_8h_afa2f10f648ede59fc5d66fb66a336c8c}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vmul\+\_\+vv\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1efaab564335927d64facf19dedf73a5}\label{riscv__vector_8h_a1efaab564335927d64facf19dedf73a5}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vmul\+\_\+vv\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2d2d6f535cf8bce1eaa0631a84f7c0f3}\label{riscv__vector_8h_a2d2d6f535cf8bce1eaa0631a84f7c0f3}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vmul\+\_\+vv\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8d31eb586cb8f007b81adb3440029980}{vmul\+\_\+vv\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac03b6cee1e04c95cffbed5aa57e1b267}\label{riscv__vector_8h_ac03b6cee1e04c95cffbed5aa57e1b267}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vmul\+\_\+vv\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a41c25b4ac11d1bfc06ed827e7b868a42}\label{riscv__vector_8h_a41c25b4ac11d1bfc06ed827e7b868a42}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vmul\+\_\+vv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0eac9471aee3fa75fbdbf8d036e746b9}\label{riscv__vector_8h_a0eac9471aee3fa75fbdbf8d036e746b9}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vmul\+\_\+vv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa31b3e7b55abdfb71dae4ab3c73ab2c0}{vmul\+\_\+vv\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4d79d6e0c16dba7c2fa7a18efddf6775}\label{riscv__vector_8h_a4d79d6e0c16dba7c2fa7a18efddf6775}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vmul\+\_\+vv\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a002aeaf8c1a29d58bc53402641a752bb}\label{riscv__vector_8h_a002aeaf8c1a29d58bc53402641a752bb}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vmul\+\_\+vv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8efbb74a3a93d8084bc1eac19a851b3e}\label{riscv__vector_8h_a8efbb74a3a93d8084bc1eac19a851b3e}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vmul\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_afd7a68d666c0ab75d89a7868d9b267d3}{vmul\+\_\+vv\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_addc6fff3ffc5eb3d96e66ab182410634}\label{riscv__vector_8h_addc6fff3ffc5eb3d96e66ab182410634}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vmul\+\_\+vv\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1508a58bb2e714dfdb1883a559486dec}\label{riscv__vector_8h_a1508a58bb2e714dfdb1883a559486dec}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vmul\+\_\+vv\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a047e9baa4284a53261acc211d5e53d6c}\label{riscv__vector_8h_a047e9baa4284a53261acc211d5e53d6c}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vmul\+\_\+vv\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac377e4f0388e05ff0a333325242397d8}{vmul\+\_\+vv\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af35e44b7f5ed505ac360694a37d06547}\label{riscv__vector_8h_af35e44b7f5ed505ac360694a37d06547}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vmul\+\_\+vv\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abb276596cfa32d7081f00e2df4d236bc}\label{riscv__vector_8h_abb276596cfa32d7081f00e2df4d236bc}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vmul\+\_\+vv\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa83ea642d11a53697a1e93b02fe4dfeb}\label{riscv__vector_8h_aa83ea642d11a53697a1e93b02fe4dfeb}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vmul\+\_\+vv\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a55d1bb5f703dfdb20b5e9e2a697bbb01}{vmul\+\_\+vv\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af2063bd821b23141919019969c52e867}\label{riscv__vector_8h_af2063bd821b23141919019969c52e867}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vmul\+\_\+vv\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae66da60db82df6e08d37a3ebf49af70a}\label{riscv__vector_8h_ae66da60db82df6e08d37a3ebf49af70a}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vmul\+\_\+vv\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a84e1877ef55cda2f56d5f9e6611466ea}\label{riscv__vector_8h_a84e1877ef55cda2f56d5f9e6611466ea}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vmul\+\_\+vv\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8f15b81e5c10da6006bba5d11cfbcbcd}{vmul\+\_\+vx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7be36a52fbb7b80d031a89b0c756c223}\label{riscv__vector_8h_a7be36a52fbb7b80d031a89b0c756c223}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vmul\+\_\+vx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0075bf381cda5021e5ae60baa9cee134}\label{riscv__vector_8h_a0075bf381cda5021e5ae60baa9cee134}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vmul\+\_\+vx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aea1e82a9d01eb3fd11c690f2cd4fd0c6}\label{riscv__vector_8h_aea1e82a9d01eb3fd11c690f2cd4fd0c6}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vmul\+\_\+vx\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8cdee608d3f6917b636d07d10a05bc2e}{vmul\+\_\+vx\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2f542ff10d104cf80b6eb3252e27c2de}\label{riscv__vector_8h_a2f542ff10d104cf80b6eb3252e27c2de}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vmul\+\_\+vx\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a56a1e17e7adc140f2d831be811114b7f}\label{riscv__vector_8h_a56a1e17e7adc140f2d831be811114b7f}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vmul\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad2e9efa60882a79f8a226701d9bd6a2e}\label{riscv__vector_8h_ad2e9efa60882a79f8a226701d9bd6a2e}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vmul\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a030ff7cbf80f10a276d162669bab12b0}{vmul\+\_\+vx\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a17f67e815923e638ac16070ef822d73f}\label{riscv__vector_8h_a17f67e815923e638ac16070ef822d73f}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vmul\+\_\+vx\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6adb890ca9a819d61e151e99044fefb0}\label{riscv__vector_8h_a6adb890ca9a819d61e151e99044fefb0}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vmul\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1639633d0805ee0dc2a576ae3dac2af1}\label{riscv__vector_8h_a1639633d0805ee0dc2a576ae3dac2af1}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vmul\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5c83f4dfa343c7b4610db1a092584e8d}{vmul\+\_\+vx\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4976eeb8d0f15dd26e58f15937127410}\label{riscv__vector_8h_a4976eeb8d0f15dd26e58f15937127410}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vmul\+\_\+vx\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a46d90cc568f127ff4bc1991ed39a1ecf}\label{riscv__vector_8h_a46d90cc568f127ff4bc1991ed39a1ecf}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vmul\+\_\+vx\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7894a410fc1d6663731e711cebda405f}\label{riscv__vector_8h_a7894a410fc1d6663731e711cebda405f}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vmul\+\_\+vx\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aca82541f13e43e9cf14264545aa8216b}{vmul\+\_\+vx\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7deaf3b221d1e633f9572af940747cd8}\label{riscv__vector_8h_a7deaf3b221d1e633f9572af940747cd8}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vmul\+\_\+vx\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7948102b6d3dc85c0ac2bc804833f7d2}\label{riscv__vector_8h_a7948102b6d3dc85c0ac2bc804833f7d2}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vmul\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a748650650c7a001e7c179ee745814c51}\label{riscv__vector_8h_a748650650c7a001e7c179ee745814c51}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vmul\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac4513fa6fb7b3831a3246e6d84e32ea9}{vmul\+\_\+vx\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a04dd61b27994b08a66af20fdcd32f6fb}\label{riscv__vector_8h_a04dd61b27994b08a66af20fdcd32f6fb}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vmul\+\_\+vx\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab7ed40bdea586fd55c7816200e824823}\label{riscv__vector_8h_ab7ed40bdea586fd55c7816200e824823}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vmul\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0cfea84ba0b09e2532d0d57a45aade52}\label{riscv__vector_8h_a0cfea84ba0b09e2532d0d57a45aade52}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vmul\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aad95b853556c7dcc8e606cc028746939}{vmulh\+\_\+vv\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad51946a516f6723b2969f824b98cde4b}\label{riscv__vector_8h_ad51946a516f6723b2969f824b98cde4b}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vmulh\+\_\+vv\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6c0a086064923a52c7668dbc9f475606}\label{riscv__vector_8h_a6c0a086064923a52c7668dbc9f475606}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vmulh\+\_\+vv\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a18f82398d15b982dc8c03126d6c5e3b7}\label{riscv__vector_8h_a18f82398d15b982dc8c03126d6c5e3b7}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vmulh\+\_\+vv\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5dfa03eb2639e67614bb1d78f553d26d}{vmulh\+\_\+vv\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a968a0356f6cf593ba0ab2f6c2dee7062}\label{riscv__vector_8h_a968a0356f6cf593ba0ab2f6c2dee7062}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vmulh\+\_\+vv\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa96b65d78588f47e1b4229d6ffdd5ce6}\label{riscv__vector_8h_aa96b65d78588f47e1b4229d6ffdd5ce6}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vmulh\+\_\+vv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adff314e8455ebbb0ade218abac259c6e}\label{riscv__vector_8h_adff314e8455ebbb0ade218abac259c6e}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vmulh\+\_\+vv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a90e45cc92f0bb1dd9d685fa5970c4863}{vmulh\+\_\+vv\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8ced02d01855041cb70b2efc05a73c70}\label{riscv__vector_8h_a8ced02d01855041cb70b2efc05a73c70}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vmulh\+\_\+vv\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a60af8c923b0c351fb05da5f13c1c2bfc}\label{riscv__vector_8h_a60af8c923b0c351fb05da5f13c1c2bfc}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vmulh\+\_\+vv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a759723737fba26df17cfc6edceb1631b}\label{riscv__vector_8h_a759723737fba26df17cfc6edceb1631b}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vmulh\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aec3cd94022c805643840807430f91169}{vmulh\+\_\+vx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a58fab19a883ce9932b09c3be6ea9e068}\label{riscv__vector_8h_a58fab19a883ce9932b09c3be6ea9e068}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vmulh\+\_\+vx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a03d0338915145b3595cad862eac84b00}\label{riscv__vector_8h_a03d0338915145b3595cad862eac84b00}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vmulh\+\_\+vx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab4a81ba0aec56b754b8eef87fd98d06e}\label{riscv__vector_8h_ab4a81ba0aec56b754b8eef87fd98d06e}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vmulh\+\_\+vx\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_adbaa0b3c5c1a788e6a915eb046893ed1}{vmulh\+\_\+vx\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0c8ed11f92048adea32cfeb3d717b8ae}\label{riscv__vector_8h_a0c8ed11f92048adea32cfeb3d717b8ae}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vmulh\+\_\+vx\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a396df11a8c54145de0440e1d569622c0}\label{riscv__vector_8h_a396df11a8c54145de0440e1d569622c0}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vmulh\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a913f9cc06b948744e7a348bdcefebe26}\label{riscv__vector_8h_a913f9cc06b948744e7a348bdcefebe26}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vmulh\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae0add82118fd2345c001a600dd54f5b6}{vmulh\+\_\+vx\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ace65ad736944eff11293fe6e5e549072}\label{riscv__vector_8h_ace65ad736944eff11293fe6e5e549072}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vmulh\+\_\+vx\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa358c88c2cee1063176271fb0f369ff4}\label{riscv__vector_8h_aa358c88c2cee1063176271fb0f369ff4}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vmulh\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a04c76fde26eaf0071859ef7a13c89ed1}\label{riscv__vector_8h_a04c76fde26eaf0071859ef7a13c89ed1}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vmulh\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab96abdce7e7a35a03d04a4a5bc8fd744}{vmulhu\+\_\+vv\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a56a2e7520a4ae50703b3c199ba81b6d9}\label{riscv__vector_8h_a56a2e7520a4ae50703b3c199ba81b6d9}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vmulhu\+\_\+vv\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9e720de17bfc32c0c6b9b1f748836c84}\label{riscv__vector_8h_a9e720de17bfc32c0c6b9b1f748836c84}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vmulhu\+\_\+vv\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac05b9c2ab4f4e4e8ae97d88fbf6d4344}\label{riscv__vector_8h_ac05b9c2ab4f4e4e8ae97d88fbf6d4344}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vmulhu\+\_\+vv\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8cc3c9d4ce967d9f5e61ceeb760a7810}{vmulhu\+\_\+vv\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a91b32eaf8eb619420464e3a7e851a486}\label{riscv__vector_8h_a91b32eaf8eb619420464e3a7e851a486}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vmulhu\+\_\+vv\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6fb324c739b3459c1a11601e739b9463}\label{riscv__vector_8h_a6fb324c739b3459c1a11601e739b9463}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vmulhu\+\_\+vv\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5357c3e976d50809a9f5a52115bc0b7b}\label{riscv__vector_8h_a5357c3e976d50809a9f5a52115bc0b7b}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vmulhu\+\_\+vv\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae091ff924d81af16bf68562f83efc69b}{vmulhu\+\_\+vv\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a52563d425459030a6788e3d1b874f359}\label{riscv__vector_8h_a52563d425459030a6788e3d1b874f359}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vmulhu\+\_\+vv\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac8fbe260cb3ad3cc322a636b61fe8b26}\label{riscv__vector_8h_ac8fbe260cb3ad3cc322a636b61fe8b26}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vmulhu\+\_\+vv\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2564fcdab714819340f14f6d8a79fddc}\label{riscv__vector_8h_a2564fcdab714819340f14f6d8a79fddc}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vmulhu\+\_\+vv\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1480b84f120a4ff892c6fe7deb65d09f}{vmulhu\+\_\+vx\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abec439b44ad433cc5fcaa00ce7b96cd5}\label{riscv__vector_8h_abec439b44ad433cc5fcaa00ce7b96cd5}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vmulhu\+\_\+vx\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a84b228aed018e722a966004b0f571f29}\label{riscv__vector_8h_a84b228aed018e722a966004b0f571f29}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vmulhu\+\_\+vx\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5784c6c0bf8efd62514d77c306cdaa45}\label{riscv__vector_8h_a5784c6c0bf8efd62514d77c306cdaa45}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vmulhu\+\_\+vx\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a29afed551e904b50593b0a1c6ca943ae}{vmulhu\+\_\+vx\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac8e2d75ec08ffa738b2a59e2a45bf46f}\label{riscv__vector_8h_ac8e2d75ec08ffa738b2a59e2a45bf46f}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vmulhu\+\_\+vx\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a50498865289c47ad0fd55949c74dcaa3}\label{riscv__vector_8h_a50498865289c47ad0fd55949c74dcaa3}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vmulhu\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae2a1c469fae798bcfee66d931ebceeb2}\label{riscv__vector_8h_ae2a1c469fae798bcfee66d931ebceeb2}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vmulhu\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a57c9eab779a40e1a48eae9e59c5ff73c}{vmulhu\+\_\+vx\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abe16e0bb801368aeb427d0a8b7724855}\label{riscv__vector_8h_abe16e0bb801368aeb427d0a8b7724855}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vmulhu\+\_\+vx\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a337c39f42e7cc95232c53a53e81ebca1}\label{riscv__vector_8h_a337c39f42e7cc95232c53a53e81ebca1}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vmulhu\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a578bedc5abf59742461e71f4d670a625}\label{riscv__vector_8h_a578bedc5abf59742461e71f4d670a625}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vmulhu\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a89dc361faef92d85255ad402233a20e3}{vmulhsu\+\_\+vv\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a27050812433a0298ffd861eff4cd8e13}\label{riscv__vector_8h_a27050812433a0298ffd861eff4cd8e13}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vmulhsu\+\_\+vv\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a87ce669da1023697312c1fa20cf64fd1}\label{riscv__vector_8h_a87ce669da1023697312c1fa20cf64fd1}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vmulhsu\+\_\+vv\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5b7ec87d44868667fc7f7ceb9d36cdce}\label{riscv__vector_8h_a5b7ec87d44868667fc7f7ceb9d36cdce}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vmulhsu\+\_\+vv\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae2ce6e5b7301f526411a9a06109e41c4}{vmulhsu\+\_\+vv\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af0b518a8ca8c24ca950ff749a9b5017d}\label{riscv__vector_8h_af0b518a8ca8c24ca950ff749a9b5017d}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vmulhsu\+\_\+vv\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afaf9d785cf014390417c0acd9743a0ad}\label{riscv__vector_8h_afaf9d785cf014390417c0acd9743a0ad}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vmulhsu\+\_\+vv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0aaff4a3abe229f8246114bed412e577}\label{riscv__vector_8h_a0aaff4a3abe229f8246114bed412e577}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vmulhsu\+\_\+vv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a35ab79bbac8ce1849da7c3fd8ac9e66e}{vmulhsu\+\_\+vv\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afbdaed5517fd2dd03690f0ec87c1e4e2}\label{riscv__vector_8h_afbdaed5517fd2dd03690f0ec87c1e4e2}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vmulhsu\+\_\+vv\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a085a7ed4166e75448a17cdb82a03168a}\label{riscv__vector_8h_a085a7ed4166e75448a17cdb82a03168a}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vmulhsu\+\_\+vv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad2fe2b170cd5177bb619a767cbcb4082}\label{riscv__vector_8h_ad2fe2b170cd5177bb619a767cbcb4082}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vmulhsu\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab20329318156f8a4e7d8c095a696bd6e}{vmulhsu\+\_\+vx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8014a8e95689c85c2729f41069b8c52f}\label{riscv__vector_8h_a8014a8e95689c85c2729f41069b8c52f}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vmulhsu\+\_\+vx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a28bdba494c9180505b9b15fc6690a424}\label{riscv__vector_8h_a28bdba494c9180505b9b15fc6690a424}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vmulhsu\+\_\+vx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a104ff80a69520eee1193bdaa7ddbd5cb}\label{riscv__vector_8h_a104ff80a69520eee1193bdaa7ddbd5cb}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vmulhsu\+\_\+vx\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aff5de4709d14d9486cc1d96b997f7eed}{vmulhsu\+\_\+vx\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a598e0cf7325fbd8b15dbb5bf79c42a4d}\label{riscv__vector_8h_a598e0cf7325fbd8b15dbb5bf79c42a4d}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vmulhsu\+\_\+vx\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3692bf9a5fe1cf962ef85cba0ac466dd}\label{riscv__vector_8h_a3692bf9a5fe1cf962ef85cba0ac466dd}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vmulhsu\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa730dbceefd243f05271b41ca32a11d2}\label{riscv__vector_8h_aa730dbceefd243f05271b41ca32a11d2}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vmulhsu\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3c3e9ed672344d2033f210b5a21de1b0}{vmulhsu\+\_\+vx\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac177a4b7172619a47ce8fc0bf64dd8dd}\label{riscv__vector_8h_ac177a4b7172619a47ce8fc0bf64dd8dd}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vmulhsu\+\_\+vx\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8952f3aaff973abdbea252bb646252ed}\label{riscv__vector_8h_a8952f3aaff973abdbea252bb646252ed}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vmulhsu\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a706a71f3cf185b5f58f6278e6a9cd087}\label{riscv__vector_8h_a706a71f3cf185b5f58f6278e6a9cd087}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vmulhsu\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae5b239267c283dbdded98fd27c33fb7a}{vdivu\+\_\+vv\+\_\+u8m1}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abc7828f1b0481be5966f0a08178eb1cc}\label{riscv__vector_8h_abc7828f1b0481be5966f0a08178eb1cc}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vdivu\+\_\+vv\+\_\+u8m2} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4af770b7db11c5b4521b298bcde3275c}\label{riscv__vector_8h_a4af770b7db11c5b4521b298bcde3275c}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vdivu\+\_\+vv\+\_\+u8m4} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a026102074135034fe4d74ae8d03abfe4}\label{riscv__vector_8h_a026102074135034fe4d74ae8d03abfe4}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vdivu\+\_\+vv\+\_\+u8m8} (vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a96b485aa6e141457362f4ee399fa5120}{vdivu\+\_\+vv\+\_\+u16m1}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad2d46b9093148a0e7c28b4e3b1a3ddc8}\label{riscv__vector_8h_ad2d46b9093148a0e7c28b4e3b1a3ddc8}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vdivu\+\_\+vv\+\_\+u16m2} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af70146ffd2a7843d8906402b243116d6}\label{riscv__vector_8h_af70146ffd2a7843d8906402b243116d6}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vdivu\+\_\+vv\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0275b03f674bc7d993ff1cc25b7ca41e}\label{riscv__vector_8h_a0275b03f674bc7d993ff1cc25b7ca41e}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vdivu\+\_\+vv\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a66e76773f3831783525faf0f53e4d702}{vdivu\+\_\+vv\+\_\+u32m1}} (vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a015813b269a3366ddebca011787f501d}\label{riscv__vector_8h_a015813b269a3366ddebca011787f501d}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vdivu\+\_\+vv\+\_\+u32m2} (vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a25a259f4095288a41c96fdca9d31e6b8}\label{riscv__vector_8h_a25a259f4095288a41c96fdca9d31e6b8}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vdivu\+\_\+vv\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3e51297c17478eda852d5c5cc64ba67c}\label{riscv__vector_8h_a3e51297c17478eda852d5c5cc64ba67c}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vdivu\+\_\+vv\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a60a14e41229d2577125f841ed18a7cf9}{vdivu\+\_\+vx\+\_\+u8m1}} (vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a86561881126877614d988a17dc55a7a9}\label{riscv__vector_8h_a86561881126877614d988a17dc55a7a9}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vdivu\+\_\+vx\+\_\+u8m2} (vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae94018fcb9162462c3500f07af1a04b4}\label{riscv__vector_8h_ae94018fcb9162462c3500f07af1a04b4}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vdivu\+\_\+vx\+\_\+u8m4} (vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8030ee5a904b316ea687126c7e7de7bb}\label{riscv__vector_8h_a8030ee5a904b316ea687126c7e7de7bb}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vdivu\+\_\+vx\+\_\+u8m8} (vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a9307da07d0d7ad673bc6dc4bc17fb026}{vdivu\+\_\+vx\+\_\+u16m1}} (vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6077dca0b24e6ebf6499d24f9c4cc5ce}\label{riscv__vector_8h_a6077dca0b24e6ebf6499d24f9c4cc5ce}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vdivu\+\_\+vx\+\_\+u16m2} (vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a64f06c73f7fa83a2d5575f9d9c8c171d}\label{riscv__vector_8h_a64f06c73f7fa83a2d5575f9d9c8c171d}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vdivu\+\_\+vx\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5852e3d9c1b4e384c0db619a188c0413}\label{riscv__vector_8h_a5852e3d9c1b4e384c0db619a188c0413}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vdivu\+\_\+vx\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_afff56d84b0b98bd5f71878d732d021f1}{vdivu\+\_\+vx\+\_\+u32m1}} (vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab429160a8161d3524973109faf2f07ab}\label{riscv__vector_8h_ab429160a8161d3524973109faf2f07ab}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vdivu\+\_\+vx\+\_\+u32m2} (vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a483495c1af708de4c37b4d05b6001aae}\label{riscv__vector_8h_a483495c1af708de4c37b4d05b6001aae}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vdivu\+\_\+vx\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a465c86dc32e6002149508cf80d51dc22}\label{riscv__vector_8h_a465c86dc32e6002149508cf80d51dc22}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vdivu\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a05eaf6f65a9b886f8c86f4677a520121}{vdiv\+\_\+vv\+\_\+i8m1}} (vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a046abdf324740807d1c74bebaa3dcc22}\label{riscv__vector_8h_a046abdf324740807d1c74bebaa3dcc22}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vdiv\+\_\+vv\+\_\+i8m2} (vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa1b8f9b653f2961831954c3901d83302}\label{riscv__vector_8h_aa1b8f9b653f2961831954c3901d83302}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vdiv\+\_\+vv\+\_\+i8m4} (vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a11fccc185b8e478c5655ddf9119e533a}\label{riscv__vector_8h_a11fccc185b8e478c5655ddf9119e533a}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vdiv\+\_\+vv\+\_\+i8m8} (vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6e657836615b3c4c474690f64e0938d3}{vdiv\+\_\+vv\+\_\+i16m1}} (vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a062e45f83f5a1208286cee7ec54d422a}\label{riscv__vector_8h_a062e45f83f5a1208286cee7ec54d422a}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vdiv\+\_\+vv\+\_\+i16m2} (vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3ca6297277e87c93b1c6241ee4aed289}\label{riscv__vector_8h_a3ca6297277e87c93b1c6241ee4aed289}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vdiv\+\_\+vv\+\_\+i16m4} (vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a730570eb096703dc9b196a565cfe8334}\label{riscv__vector_8h_a730570eb096703dc9b196a565cfe8334}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vdiv\+\_\+vv\+\_\+i16m8} (vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aee39d1d242a2cef38c26c22882282cc3}{vdiv\+\_\+vv\+\_\+i32m1}} (vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af7b5f8701c247ebbbc4bc44e15542182}\label{riscv__vector_8h_af7b5f8701c247ebbbc4bc44e15542182}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vdiv\+\_\+vv\+\_\+i32m2} (vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5f2cc6cae8c88227f5dda14ff0bdb61e}\label{riscv__vector_8h_a5f2cc6cae8c88227f5dda14ff0bdb61e}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vdiv\+\_\+vv\+\_\+i32m4} (vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac6f5ad0517fb5d888dcd0747eeb0b216}\label{riscv__vector_8h_ac6f5ad0517fb5d888dcd0747eeb0b216}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vdiv\+\_\+vv\+\_\+i32m8} (vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a9b8aa8bf079657a48040bf8484c270f5}{vdiv\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a28a1a6c0639f41de50081b507ffd7573}\label{riscv__vector_8h_a28a1a6c0639f41de50081b507ffd7573}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vdiv\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aaca6db4beeea9ed3727e0a93658ee0d0}\label{riscv__vector_8h_aaca6db4beeea9ed3727e0a93658ee0d0}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vdiv\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a34121ece7b77e7e7c999928fd8866774}\label{riscv__vector_8h_a34121ece7b77e7e7c999928fd8866774}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vdiv\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6306b37ac5dbb7664bb014ca87e49ada}{vdiv\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acf561f0090474f7ce115c8f522ac5ff0}\label{riscv__vector_8h_acf561f0090474f7ce115c8f522ac5ff0}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vdiv\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1c7ec6683472d0a29cfa8633905629a5}\label{riscv__vector_8h_a1c7ec6683472d0a29cfa8633905629a5}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vdiv\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1ca419446379001d96493b128fe2fd14}\label{riscv__vector_8h_a1ca419446379001d96493b128fe2fd14}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vdiv\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3085bf006fd38a333656fdd5ef0611db}{vdiv\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1d6bbacd5373b2d0ffe0006f002eecb0}\label{riscv__vector_8h_a1d6bbacd5373b2d0ffe0006f002eecb0}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vdiv\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6e60a3440eeaa36436c4813818a432a9}\label{riscv__vector_8h_a6e60a3440eeaa36436c4813818a432a9}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vdiv\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a290e8dcfeb669dfebb5ce4c8331b54f2}\label{riscv__vector_8h_a290e8dcfeb669dfebb5ce4c8331b54f2}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vdiv\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae8e2769855335804aada182bf6653915}{vremu\+\_\+vv\+\_\+u8m1}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1cbb227107a2e4b356744ae76c9e9216}\label{riscv__vector_8h_a1cbb227107a2e4b356744ae76c9e9216}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vremu\+\_\+vv\+\_\+u8m2} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ada9f1b3b40339eca6f19352f18609f0b}\label{riscv__vector_8h_ada9f1b3b40339eca6f19352f18609f0b}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vremu\+\_\+vv\+\_\+u8m4} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abae9bea4ce9834fbc94049ea34824f6e}\label{riscv__vector_8h_abae9bea4ce9834fbc94049ea34824f6e}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vremu\+\_\+vv\+\_\+u8m8} (vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2bfec1803a02c64c5a36b9a881bc76ff}{vremu\+\_\+vv\+\_\+u16m1}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0ff529fe5f8bdcc4bbdb1c54ef9a4faf}\label{riscv__vector_8h_a0ff529fe5f8bdcc4bbdb1c54ef9a4faf}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vremu\+\_\+vv\+\_\+u16m2} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a920c49c9e508b8a4be1a64d2b02b79d4}\label{riscv__vector_8h_a920c49c9e508b8a4be1a64d2b02b79d4}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vremu\+\_\+vv\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a98e152b20eb00921d8a7eb460c8ec04e}\label{riscv__vector_8h_a98e152b20eb00921d8a7eb460c8ec04e}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vremu\+\_\+vv\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8d7493ad8d133066510ac5e809375a91}{vremu\+\_\+vv\+\_\+u32m1}} (vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a12065002fbd119b086f40c00cca50a4a}\label{riscv__vector_8h_a12065002fbd119b086f40c00cca50a4a}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vremu\+\_\+vv\+\_\+u32m2} (vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7337ce530a8c818b37e743ef6702a365}\label{riscv__vector_8h_a7337ce530a8c818b37e743ef6702a365}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vremu\+\_\+vv\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8e6c1ba846ab6aaeae01def92f934ae9}\label{riscv__vector_8h_a8e6c1ba846ab6aaeae01def92f934ae9}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vremu\+\_\+vv\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a828e8e8ea0cad0a5fcf238b6ea064adf}{vremu\+\_\+vx\+\_\+u8m1}} (vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aedae2d7be3024ffe3faa075a4071bea2}\label{riscv__vector_8h_aedae2d7be3024ffe3faa075a4071bea2}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vremu\+\_\+vx\+\_\+u8m2} (vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab7338fc507ca29ddaad8461b7e941d76}\label{riscv__vector_8h_ab7338fc507ca29ddaad8461b7e941d76}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vremu\+\_\+vx\+\_\+u8m4} (vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0e8a17492c22e7d89442ff800e81840a}\label{riscv__vector_8h_a0e8a17492c22e7d89442ff800e81840a}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vremu\+\_\+vx\+\_\+u8m8} (vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aaeec7930287137609d95e0e7bc1411b3}{vremu\+\_\+vx\+\_\+u16m1}} (vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a00cd53e046ebadbf90db501f4fd016d8}\label{riscv__vector_8h_a00cd53e046ebadbf90db501f4fd016d8}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vremu\+\_\+vx\+\_\+u16m2} (vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acf4dc1330653296f41a50442cfaf0f17}\label{riscv__vector_8h_acf4dc1330653296f41a50442cfaf0f17}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vremu\+\_\+vx\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5cdcab64c0d80009993921f4a12fd74a}\label{riscv__vector_8h_a5cdcab64c0d80009993921f4a12fd74a}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vremu\+\_\+vx\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a22292d6d0f4ea9893cce807041b4940f}{vremu\+\_\+vx\+\_\+u32m1}} (vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af47fea9c16a34666faffb8a3bb8b7969}\label{riscv__vector_8h_af47fea9c16a34666faffb8a3bb8b7969}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vremu\+\_\+vx\+\_\+u32m2} (vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa18f57b0f7e3b4de10445694d76bf2e4}\label{riscv__vector_8h_aa18f57b0f7e3b4de10445694d76bf2e4}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vremu\+\_\+vx\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad65f8b203a95e7def42a2b09262d2346}\label{riscv__vector_8h_ad65f8b203a95e7def42a2b09262d2346}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vremu\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a4440fc89dcac0807cc157bd0a5629954}{vrem\+\_\+vv\+\_\+i8m1}} (vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abab64e6bfaa4fc62d9be5d82466e3ddd}\label{riscv__vector_8h_abab64e6bfaa4fc62d9be5d82466e3ddd}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vrem\+\_\+vv\+\_\+i8m2} (vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7f62b6cac5933b46df83be931b03adb4}\label{riscv__vector_8h_a7f62b6cac5933b46df83be931b03adb4}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vrem\+\_\+vv\+\_\+i8m4} (vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2a004c133fae5c9bbb067c98abaabed9}\label{riscv__vector_8h_a2a004c133fae5c9bbb067c98abaabed9}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vrem\+\_\+vv\+\_\+i8m8} (vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab8e2c9ae55b6fd177d24fbe2f88c32b1}{vrem\+\_\+vv\+\_\+i16m1}} (vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aaf0d15a6348727623eff4b98a36bfdc0}\label{riscv__vector_8h_aaf0d15a6348727623eff4b98a36bfdc0}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vrem\+\_\+vv\+\_\+i16m2} (vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aea66e0ab3d492c7eeb0c08bac3ea13d6}\label{riscv__vector_8h_aea66e0ab3d492c7eeb0c08bac3ea13d6}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vrem\+\_\+vv\+\_\+i16m4} (vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a32e3ea41c32f3b164440e32170deffb5}\label{riscv__vector_8h_a32e3ea41c32f3b164440e32170deffb5}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vrem\+\_\+vv\+\_\+i16m8} (vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a209d3aa65f1dfa45b2587447a8891f24}{vrem\+\_\+vv\+\_\+i32m1}} (vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acb9976210d5f2904c278da1c4c742d0d}\label{riscv__vector_8h_acb9976210d5f2904c278da1c4c742d0d}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vrem\+\_\+vv\+\_\+i32m2} (vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae397abe72443784f02ef57aa252f5d65}\label{riscv__vector_8h_ae397abe72443784f02ef57aa252f5d65}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vrem\+\_\+vv\+\_\+i32m4} (vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aadfdae829def3f32315d179cd6fce104}\label{riscv__vector_8h_aadfdae829def3f32315d179cd6fce104}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vrem\+\_\+vv\+\_\+i32m8} (vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad3d0ad4f22946c5bb2150aedef719a17}{vrem\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a087da87be95c919ef84986a1605538d0}\label{riscv__vector_8h_a087da87be95c919ef84986a1605538d0}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vrem\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa973866190bcd7625dbeff9f4b9bbd21}\label{riscv__vector_8h_aa973866190bcd7625dbeff9f4b9bbd21}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vrem\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a79fc1308dbfe671853738250f26afd04}\label{riscv__vector_8h_a79fc1308dbfe671853738250f26afd04}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vrem\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2183653ddfe65d4693bb0901b54fead1}{vrem\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af15d9301b5168538e80e13f353a43366}\label{riscv__vector_8h_af15d9301b5168538e80e13f353a43366}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vrem\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af2a97d50020bad7e14a7dc43b61474d5}\label{riscv__vector_8h_af2a97d50020bad7e14a7dc43b61474d5}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vrem\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a581c7750300d487b2e53ed730cd6c914}\label{riscv__vector_8h_a581c7750300d487b2e53ed730cd6c914}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vrem\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1e2605cb0382a2776f6173bd2ec0d1ea}{vrem\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abe36e9ac0635de42ae1bc6d2658f78b5}\label{riscv__vector_8h_abe36e9ac0635de42ae1bc6d2658f78b5}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vrem\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ade64480b5e7573b6fcfd40f077ab3562}\label{riscv__vector_8h_ade64480b5e7573b6fcfd40f077ab3562}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vrem\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6a9e9b906b9d9f2a8a1ce29e17904aaa}\label{riscv__vector_8h_a6a9e9b906b9d9f2a8a1ce29e17904aaa}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vrem\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af52b735f968b93e5ce70d96c2873435d}{vdivu\+\_\+vv\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1548cb9aa5c208cbde248fa94f4a6b36}\label{riscv__vector_8h_a1548cb9aa5c208cbde248fa94f4a6b36}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vdivu\+\_\+vv\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8155a099938e829f97b090b74d505161}\label{riscv__vector_8h_a8155a099938e829f97b090b74d505161}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vdivu\+\_\+vv\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7dfbccb2977cc7a7ddb1a7c761ac8236}\label{riscv__vector_8h_a7dfbccb2977cc7a7ddb1a7c761ac8236}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vdivu\+\_\+vv\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a70ecc1eea40cfb0aa00a6a0c0812f5aa}{vdivu\+\_\+vv\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a272a40f85c5d31124cb877aa450038da}\label{riscv__vector_8h_a272a40f85c5d31124cb877aa450038da}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vdivu\+\_\+vv\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1334b5cd9e54275f419c67af01809366}\label{riscv__vector_8h_a1334b5cd9e54275f419c67af01809366}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vdivu\+\_\+vv\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a94f3145935ed331d8f065b7a958b5ca7}\label{riscv__vector_8h_a94f3145935ed331d8f065b7a958b5ca7}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vdivu\+\_\+vv\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af558f40d465f5191ca306e03dc34665d}{vdivu\+\_\+vv\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a56118f025f6ff33fc9e999d69b05d8a2}\label{riscv__vector_8h_a56118f025f6ff33fc9e999d69b05d8a2}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vdivu\+\_\+vv\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a176f975a18e9211ef81efe9da26c96c7}\label{riscv__vector_8h_a176f975a18e9211ef81efe9da26c96c7}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vdivu\+\_\+vv\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5393600aca7b8fbec568e7c163924924}\label{riscv__vector_8h_a5393600aca7b8fbec568e7c163924924}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vdivu\+\_\+vv\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a52a013401843a7536c0b911efe6a87a1}{vdivu\+\_\+vx\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abe03f0525afceb6951738a2a95cdc9db}\label{riscv__vector_8h_abe03f0525afceb6951738a2a95cdc9db}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vdivu\+\_\+vx\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a882cbe3f0ce967c5d1be2de64e2e91f5}\label{riscv__vector_8h_a882cbe3f0ce967c5d1be2de64e2e91f5}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vdivu\+\_\+vx\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2ed67887ad155cb0003e65f36f4a2ba5}\label{riscv__vector_8h_a2ed67887ad155cb0003e65f36f4a2ba5}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vdivu\+\_\+vx\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a13a72cd50f4df9f0ca8b88a603341000}{vdivu\+\_\+vx\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a21817fa3e932a7d00e73b6e03a03e212}\label{riscv__vector_8h_a21817fa3e932a7d00e73b6e03a03e212}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vdivu\+\_\+vx\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac5de9ccc3552d0136eae8f8cd67ce6cd}\label{riscv__vector_8h_ac5de9ccc3552d0136eae8f8cd67ce6cd}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vdivu\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac7bdfdd6e71e39d94431031f80f1ae28}\label{riscv__vector_8h_ac7bdfdd6e71e39d94431031f80f1ae28}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vdivu\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2193586469df32e60767e7a3e07493dd}{vdivu\+\_\+vx\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0f382d8cde0fe3807baf3757ca084907}\label{riscv__vector_8h_a0f382d8cde0fe3807baf3757ca084907}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vdivu\+\_\+vx\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1b4c87c04ab0f71c0074a5360e053a12}\label{riscv__vector_8h_a1b4c87c04ab0f71c0074a5360e053a12}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vdivu\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae522c5682fa7c79a61227e6c15f15d1a}\label{riscv__vector_8h_ae522c5682fa7c79a61227e6c15f15d1a}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vdivu\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aee03421677504ce7032e8846216edb62}{vdiv\+\_\+vv\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a09ac2ca26102b03121847716bf2b426a}\label{riscv__vector_8h_a09ac2ca26102b03121847716bf2b426a}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vdiv\+\_\+vv\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7bf6a72e996bb219652d4b27d40bcf03}\label{riscv__vector_8h_a7bf6a72e996bb219652d4b27d40bcf03}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vdiv\+\_\+vv\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8ef3a706b60600180483fd2c19e4dbf0}\label{riscv__vector_8h_a8ef3a706b60600180483fd2c19e4dbf0}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vdiv\+\_\+vv\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a4933dcfb42d6f7aa5bbaacdc66ab8b83}{vdiv\+\_\+vv\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a50fa295115a5337172d5299bdc261cc7}\label{riscv__vector_8h_a50fa295115a5337172d5299bdc261cc7}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vdiv\+\_\+vv\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aec1c2956c1ed9ded7724094d39d76622}\label{riscv__vector_8h_aec1c2956c1ed9ded7724094d39d76622}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vdiv\+\_\+vv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a185c4ebdae740d922145547436158771}\label{riscv__vector_8h_a185c4ebdae740d922145547436158771}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vdiv\+\_\+vv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a85916bc8f598e7ad6c8aa14a62afa8f6}{vdiv\+\_\+vv\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3823636054a015604b6af10a6a9ce6c3}\label{riscv__vector_8h_a3823636054a015604b6af10a6a9ce6c3}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vdiv\+\_\+vv\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1e62b65c22d259bd639dec9ffc073581}\label{riscv__vector_8h_a1e62b65c22d259bd639dec9ffc073581}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vdiv\+\_\+vv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a17c2f6a0c14253cde20410c063180fbe}\label{riscv__vector_8h_a17c2f6a0c14253cde20410c063180fbe}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vdiv\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aadb688f4693692cba21ded4ff223f9f5}{vdiv\+\_\+vx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5cfa981c7be75b00d06c61ff32706b8c}\label{riscv__vector_8h_a5cfa981c7be75b00d06c61ff32706b8c}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vdiv\+\_\+vx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad92c8cc48ade7231c3abd6fedfc3204b}\label{riscv__vector_8h_ad92c8cc48ade7231c3abd6fedfc3204b}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vdiv\+\_\+vx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa1a1a0435aede6495b3815a50b4389d2}\label{riscv__vector_8h_aa1a1a0435aede6495b3815a50b4389d2}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vdiv\+\_\+vx\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a9255fa2f2374e69f0151c9cdd8ee7955}{vdiv\+\_\+vx\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abbdae8a151d9a410186d7e90e0e8ab71}\label{riscv__vector_8h_abbdae8a151d9a410186d7e90e0e8ab71}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vdiv\+\_\+vx\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aad47042c440bc9f316693a4664a15f28}\label{riscv__vector_8h_aad47042c440bc9f316693a4664a15f28}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vdiv\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a050dce04920fbb7a71f0f6cb5803d976}\label{riscv__vector_8h_a050dce04920fbb7a71f0f6cb5803d976}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vdiv\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a0b9c09577550adc1ad09a2c867f9cd9c}{vdiv\+\_\+vx\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8e728efa003a595031bdda1e56043968}\label{riscv__vector_8h_a8e728efa003a595031bdda1e56043968}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vdiv\+\_\+vx\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae4d4d3b387a2c08193a99b7f7fcea52f}\label{riscv__vector_8h_ae4d4d3b387a2c08193a99b7f7fcea52f}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vdiv\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab57a01117054a90543beab4a8493ff64}\label{riscv__vector_8h_ab57a01117054a90543beab4a8493ff64}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vdiv\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6158a2cb01f5aaaf8452da8744d36827}{vremu\+\_\+vv\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3af1277c716a6bd2ac4fcf4b24aa4424}\label{riscv__vector_8h_a3af1277c716a6bd2ac4fcf4b24aa4424}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vremu\+\_\+vv\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abfc02b724d0ca90b3152d821aada1280}\label{riscv__vector_8h_abfc02b724d0ca90b3152d821aada1280}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vremu\+\_\+vv\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a44b7598d2441bb15b5cb928405d2cfa5}\label{riscv__vector_8h_a44b7598d2441bb15b5cb928405d2cfa5}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vremu\+\_\+vv\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a54f5cb64b8ccc6d13e6cbab30e310210}{vremu\+\_\+vv\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acda6ae0510f3b7dfa489bceac9dcce46}\label{riscv__vector_8h_acda6ae0510f3b7dfa489bceac9dcce46}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vremu\+\_\+vv\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac9072d3af513df4abf7829cde3f4d11f}\label{riscv__vector_8h_ac9072d3af513df4abf7829cde3f4d11f}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vremu\+\_\+vv\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a050b49e6fdd4a9e87976bf1ee43bb057}\label{riscv__vector_8h_a050b49e6fdd4a9e87976bf1ee43bb057}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vremu\+\_\+vv\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a07ee8012d9e9345f5b12705de716e7f3}{vremu\+\_\+vv\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1567ec4ea324d13ba00b230028d0403a}\label{riscv__vector_8h_a1567ec4ea324d13ba00b230028d0403a}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vremu\+\_\+vv\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a120168606758438147711b7e214c3eed}\label{riscv__vector_8h_a120168606758438147711b7e214c3eed}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vremu\+\_\+vv\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6cfb9b1b2bb074806253a79feb544d0d}\label{riscv__vector_8h_a6cfb9b1b2bb074806253a79feb544d0d}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vremu\+\_\+vv\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2914669811948a80d51b79f972d347b1}{vremu\+\_\+vx\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1056670499be624fee6332fae0536827}\label{riscv__vector_8h_a1056670499be624fee6332fae0536827}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vremu\+\_\+vx\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a339e4271589953c6d3d476b348d2e1cb}\label{riscv__vector_8h_a339e4271589953c6d3d476b348d2e1cb}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vremu\+\_\+vx\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7f3d3322a2d98eeb69fcea30e0d6a7d9}\label{riscv__vector_8h_a7f3d3322a2d98eeb69fcea30e0d6a7d9}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vremu\+\_\+vx\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa28e9fd0a3889419f754744be82d1a94}{vremu\+\_\+vx\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a034c27ed6fceecbba98a09936ab40af7}\label{riscv__vector_8h_a034c27ed6fceecbba98a09936ab40af7}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vremu\+\_\+vx\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aaf5fdc0beecfad4133f12becc35cd138}\label{riscv__vector_8h_aaf5fdc0beecfad4133f12becc35cd138}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vremu\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0d3ab3d5909655f3258606255b0b7b0d}\label{riscv__vector_8h_a0d3ab3d5909655f3258606255b0b7b0d}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vremu\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a001fdba23a01d1f996e240a4351d3357}{vremu\+\_\+vx\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a18269baf637c235c6bce3fe5d08c2edc}\label{riscv__vector_8h_a18269baf637c235c6bce3fe5d08c2edc}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vremu\+\_\+vx\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abbc9fb2cfdb023e0c48c281bcff4f26c}\label{riscv__vector_8h_abbc9fb2cfdb023e0c48c281bcff4f26c}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vremu\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a552fc3ef69726ff4f5260d43f19113a4}\label{riscv__vector_8h_a552fc3ef69726ff4f5260d43f19113a4}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vremu\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2a102a1d9a153b4addfef3fcc59c0bc4}{vrem\+\_\+vv\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a289c0c0a6d0cf1416198e45489153696}\label{riscv__vector_8h_a289c0c0a6d0cf1416198e45489153696}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vrem\+\_\+vv\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8b2095c4efffbe47a1773fac85c2a78d}\label{riscv__vector_8h_a8b2095c4efffbe47a1773fac85c2a78d}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vrem\+\_\+vv\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5c5406ee56b80fa8c15406374c6339b3}\label{riscv__vector_8h_a5c5406ee56b80fa8c15406374c6339b3}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vrem\+\_\+vv\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7053d86392758aa38b7dfe74fdb87b0a}{vrem\+\_\+vv\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae3fd1bf178f3c54e751283042f1472f6}\label{riscv__vector_8h_ae3fd1bf178f3c54e751283042f1472f6}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vrem\+\_\+vv\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a786dbd0dc2a299d5bb8312eea6f76670}\label{riscv__vector_8h_a786dbd0dc2a299d5bb8312eea6f76670}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vrem\+\_\+vv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3870c9f5b400c62903d4481ce1bc4617}\label{riscv__vector_8h_a3870c9f5b400c62903d4481ce1bc4617}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vrem\+\_\+vv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aad52724deba126b295fbdef02dc39951}{vrem\+\_\+vv\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab742d4a5c38399306c41017e65c009c5}\label{riscv__vector_8h_ab742d4a5c38399306c41017e65c009c5}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vrem\+\_\+vv\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9d48e068de2f5719c558a3339c3fde6a}\label{riscv__vector_8h_a9d48e068de2f5719c558a3339c3fde6a}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vrem\+\_\+vv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a11ea27ce0fcb46dc9c146926558494a1}\label{riscv__vector_8h_a11ea27ce0fcb46dc9c146926558494a1}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vrem\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad7d71a8e0fae826fb70d2e56384421f2}{vrem\+\_\+vx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a710134bf05444456b30ef52bba0709bb}\label{riscv__vector_8h_a710134bf05444456b30ef52bba0709bb}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vrem\+\_\+vx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa93c46b0afb14c8f2c6d1b54649935e9}\label{riscv__vector_8h_aa93c46b0afb14c8f2c6d1b54649935e9}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vrem\+\_\+vx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acac7191f504c81682e93388ad426e0dc}\label{riscv__vector_8h_acac7191f504c81682e93388ad426e0dc}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vrem\+\_\+vx\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa26e88056b7033ec2dbd8aeb9453ca28}{vrem\+\_\+vx\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a963a57cbb83ca7d99785f58af52f80c3}\label{riscv__vector_8h_a963a57cbb83ca7d99785f58af52f80c3}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vrem\+\_\+vx\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab5dca3bceabb14c4ab3a920e148a74d0}\label{riscv__vector_8h_ab5dca3bceabb14c4ab3a920e148a74d0}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vrem\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a123f0460f3f83ef65cc0c0723c4b5d63}\label{riscv__vector_8h_a123f0460f3f83ef65cc0c0723c4b5d63}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vrem\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7584d03997105276c694d81aa185e766}{vrem\+\_\+vx\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af54efa42cdf9b0e5f5bd1860066f890b}\label{riscv__vector_8h_af54efa42cdf9b0e5f5bd1860066f890b}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vrem\+\_\+vx\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a447e203812ae65829b3254115e421c18}\label{riscv__vector_8h_a447e203812ae65829b3254115e421c18}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vrem\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_addf116bb97c25ad5a4c0daa721f5e89d}\label{riscv__vector_8h_addf116bb97c25ad5a4c0daa721f5e89d}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vrem\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa241c598d9f2002d25555c6fb790ce3a}{vwmul\+\_\+vv\+\_\+i16m2}} (vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6cf06693f92841e8f4b1df3ef27e29ac}\label{riscv__vector_8h_a6cf06693f92841e8f4b1df3ef27e29ac}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vwmul\+\_\+vv\+\_\+i16m4} (vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a53ff140b835198df6e42bbd99579c314}\label{riscv__vector_8h_a53ff140b835198df6e42bbd99579c314}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vwmul\+\_\+vv\+\_\+i16m8} (vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a0a67a0215a7bbf2db85aad24392a4a6c}{vwmul\+\_\+vv\+\_\+i32m2}} (vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a67a0f7bfe701765961442d7436961292}\label{riscv__vector_8h_a67a0f7bfe701765961442d7436961292}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vwmul\+\_\+vv\+\_\+i32m4} (vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7f95366bb8ddfa58b855daa1cb9b4020}\label{riscv__vector_8h_a7f95366bb8ddfa58b855daa1cb9b4020}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vwmul\+\_\+vv\+\_\+i32m8} (vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1f2863c083b073ad18568bbb96d11525}{vwmul\+\_\+vx\+\_\+i16m2}} (vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a01bfc4df87d06b91a6194d40a2222f57}\label{riscv__vector_8h_a01bfc4df87d06b91a6194d40a2222f57}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vwmul\+\_\+vx\+\_\+i16m4} (vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a58c3d210b1dee3642a119d4fd7238d2e}\label{riscv__vector_8h_a58c3d210b1dee3642a119d4fd7238d2e}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vwmul\+\_\+vx\+\_\+i16m8} (vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac99633fd939767eb6f6ce50a4cf4ef8f}{vwmul\+\_\+vx\+\_\+i32m2}} (vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a758e2d55ea06a5a45060d35f3899467b}\label{riscv__vector_8h_a758e2d55ea06a5a45060d35f3899467b}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vwmul\+\_\+vx\+\_\+i32m4} (vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac19091999653d34c62a2ca0168fab7b8}\label{riscv__vector_8h_ac19091999653d34c62a2ca0168fab7b8}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vwmul\+\_\+vx\+\_\+i32m8} (vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1af3bd88af76c78dbd5e4a01986ff67b}{vwmulu\+\_\+vv\+\_\+u16m2}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abd17484e310b7a4f404b98aa7958eb85}\label{riscv__vector_8h_abd17484e310b7a4f404b98aa7958eb85}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vwmulu\+\_\+vv\+\_\+u16m4} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a980a9ddfd5a1f2d97a09e56e1476ea14}\label{riscv__vector_8h_a980a9ddfd5a1f2d97a09e56e1476ea14}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vwmulu\+\_\+vv\+\_\+u16m8} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad030c322a0f46e8db5754454a132c654}{vwmulu\+\_\+vv\+\_\+u32m2}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9bd08eaeec3f4eacd5806c872f6a5eac}\label{riscv__vector_8h_a9bd08eaeec3f4eacd5806c872f6a5eac}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vwmulu\+\_\+vv\+\_\+u32m4} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6e698f0dac842fd619b100a49a503c74}\label{riscv__vector_8h_a6e698f0dac842fd619b100a49a503c74}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vwmulu\+\_\+vv\+\_\+u32m8} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a78ac7acb581324974b7988a34008cbbc}{vwmulu\+\_\+vx\+\_\+u16m2}} (vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa0c3af4011a5e9dea53679780b90548a}\label{riscv__vector_8h_aa0c3af4011a5e9dea53679780b90548a}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vwmulu\+\_\+vx\+\_\+u16m4} (vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2e2f0de5c5d11f7207c4b150e543c807}\label{riscv__vector_8h_a2e2f0de5c5d11f7207c4b150e543c807}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vwmulu\+\_\+vx\+\_\+u16m8} (vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af602c00f2ea91daca60340efc728c54f}{vwmulu\+\_\+vx\+\_\+u32m2}} (vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1af735a75b130f25bb115d7ac0cd9ff8}\label{riscv__vector_8h_a1af735a75b130f25bb115d7ac0cd9ff8}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vwmulu\+\_\+vx\+\_\+u32m4} (vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1126da7bff71cf88ce9697242ab9a8ec}\label{riscv__vector_8h_a1126da7bff71cf88ce9697242ab9a8ec}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vwmulu\+\_\+vx\+\_\+u32m8} (vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af2d2e1059fb92e803aba81a905465e1f}{vwmulsu\+\_\+vv\+\_\+i16m2}} (vint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abf0e7ca892da4704bb053d0e2bc60d03}\label{riscv__vector_8h_abf0e7ca892da4704bb053d0e2bc60d03}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vwmulsu\+\_\+vv\+\_\+i16m4} (vint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0fe1e155b44591d798406838c05589d6}\label{riscv__vector_8h_a0fe1e155b44591d798406838c05589d6}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vwmulsu\+\_\+vv\+\_\+i16m8} (vint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_afa48a6f5889f0ff0021ca3b44771b868}{vwmulsu\+\_\+vv\+\_\+i32m2}} (vint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a18c8f54cf825dcf32882e6246aaac5ea}\label{riscv__vector_8h_a18c8f54cf825dcf32882e6246aaac5ea}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vwmulsu\+\_\+vv\+\_\+i32m4} (vint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac4299c5b26c4b94ad92680207d410b10}\label{riscv__vector_8h_ac4299c5b26c4b94ad92680207d410b10}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vwmulsu\+\_\+vv\+\_\+i32m8} (vint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_abc21bf34f7905eb052ce9c20a268b8de}{vwmulsu\+\_\+vx\+\_\+i16m2}} (vint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af6b81d7604064b44cc6253bb57dd119a}\label{riscv__vector_8h_af6b81d7604064b44cc6253bb57dd119a}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vwmulsu\+\_\+vx\+\_\+i16m4} (vint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad4303c1011216e6dac3ef2a336d77423}\label{riscv__vector_8h_ad4303c1011216e6dac3ef2a336d77423}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vwmulsu\+\_\+vx\+\_\+i16m8} (vint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6f83208e2be659135c7d0749595756dc}{vwmulsu\+\_\+vx\+\_\+i32m2}} (vint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a76cd04063a52422d1041808d8b247940}\label{riscv__vector_8h_a76cd04063a52422d1041808d8b247940}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vwmulsu\+\_\+vx\+\_\+i32m4} (vint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa619a1a3ea17696caf09a1c7bdc43759}\label{riscv__vector_8h_aa619a1a3ea17696caf09a1c7bdc43759}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vwmulsu\+\_\+vx\+\_\+i32m8} (vint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa38cac55754eb30e7983631109349dcd}{vwmul\+\_\+vv\+\_\+i16m2\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afff42cc39da879840d1fba7d32e36376}\label{riscv__vector_8h_afff42cc39da879840d1fba7d32e36376}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vwmul\+\_\+vv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aab570d5401c76d8a68446f840e14ba8d}\label{riscv__vector_8h_aab570d5401c76d8a68446f840e14ba8d}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vwmul\+\_\+vv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa220050cad0f601f128f14260656f75b}{vwmul\+\_\+vv\+\_\+i32m2\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5fd28abc1a6357ffa76d64b21396b899}\label{riscv__vector_8h_a5fd28abc1a6357ffa76d64b21396b899}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vwmul\+\_\+vv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abd0e925c8f17890d3ba689e407b08394}\label{riscv__vector_8h_abd0e925c8f17890d3ba689e407b08394}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vwmul\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae79bdee21cbe2fb275593d5c1e10d183}{vwmul\+\_\+vx\+\_\+i16m2\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8251104fe0d52347765ba507463298d5}\label{riscv__vector_8h_a8251104fe0d52347765ba507463298d5}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vwmul\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae47fcf23e61415ec54a244f36bda642b}\label{riscv__vector_8h_ae47fcf23e61415ec54a244f36bda642b}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vwmul\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6c3116ea588c5ca68f522bb6ede03976}{vwmul\+\_\+vx\+\_\+i32m2\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab4dfef6268b56f1434a433da0a9a9121}\label{riscv__vector_8h_ab4dfef6268b56f1434a433da0a9a9121}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vwmul\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0697af765ad4924796b4ac297bc0bbb4}\label{riscv__vector_8h_a0697af765ad4924796b4ac297bc0bbb4}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vwmul\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae81eb9d82b17c4d66301a8567d3097ac}{vwmulu\+\_\+vv\+\_\+u16m2\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a009a37517047c700c73b5810e5d8a0b1}\label{riscv__vector_8h_a009a37517047c700c73b5810e5d8a0b1}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vwmulu\+\_\+vv\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3a573d0f6fc84fbfd198358f18446acf}\label{riscv__vector_8h_a3a573d0f6fc84fbfd198358f18446acf}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vwmulu\+\_\+vv\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae6cadfc67a2914003ba1982866b55eb9}{vwmulu\+\_\+vv\+\_\+u32m2\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac4ced5278fdc1fdf51a8787623569d15}\label{riscv__vector_8h_ac4ced5278fdc1fdf51a8787623569d15}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vwmulu\+\_\+vv\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a846b4c8f30212a65b8b2aa76a47d19ba}\label{riscv__vector_8h_a846b4c8f30212a65b8b2aa76a47d19ba}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vwmulu\+\_\+vv\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aebd849328a41f0dc69965cf6a567b1f2}{vwmulu\+\_\+vx\+\_\+u16m2\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a35abd74c447b3f906a48d638f0273e4b}\label{riscv__vector_8h_a35abd74c447b3f906a48d638f0273e4b}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vwmulu\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3dd5d0888a3667a937d7dd1ba347652d}\label{riscv__vector_8h_a3dd5d0888a3667a937d7dd1ba347652d}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vwmulu\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aaa64be30dfab7568da403c52531ab4c9}{vwmulu\+\_\+vx\+\_\+u32m2\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac0cddb7fd1fb6fec66a0665aace910d1}\label{riscv__vector_8h_ac0cddb7fd1fb6fec66a0665aace910d1}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vwmulu\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad0426db3d29ad6c4deedb3e924004962}\label{riscv__vector_8h_ad0426db3d29ad6c4deedb3e924004962}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vwmulu\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a4e676fa9de3b72841eb65e866e488cb1}{vwmulsu\+\_\+vv\+\_\+i16m2\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a135b45b31d8d92a291d23e4ed46a8566}\label{riscv__vector_8h_a135b45b31d8d92a291d23e4ed46a8566}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vwmulsu\+\_\+vv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a557af63f4820222ff878595753618107}\label{riscv__vector_8h_a557af63f4820222ff878595753618107}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vwmulsu\+\_\+vv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad80ff67329564fda7d66e6b1c98277be}{vwmulsu\+\_\+vv\+\_\+i32m2\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abf1b7fb96b855c7d86b690be2fd99c61}\label{riscv__vector_8h_abf1b7fb96b855c7d86b690be2fd99c61}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vwmulsu\+\_\+vv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a86313ed6a74cc126d097eebd24eef59c}\label{riscv__vector_8h_a86313ed6a74cc126d097eebd24eef59c}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vwmulsu\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad973fda1c0fab62c39c05fd4ad1d2b4a}{vwmulsu\+\_\+vx\+\_\+i16m2\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6aa80bbb86cf6f30e6942efde646c407}\label{riscv__vector_8h_a6aa80bbb86cf6f30e6942efde646c407}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vwmulsu\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a850d8a882c20845ebced8a114361ef6f}\label{riscv__vector_8h_a850d8a882c20845ebced8a114361ef6f}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vwmulsu\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a55199ee3f9a2a7ce8860987a20c1484c}{vwmulsu\+\_\+vx\+\_\+i32m2\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a368824f35822070f0235836ec1a6a72c}\label{riscv__vector_8h_a368824f35822070f0235836ec1a6a72c}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vwmulsu\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a39e2d95306d72569dd4f731b9efa7600}\label{riscv__vector_8h_a39e2d95306d72569dd4f731b9efa7600}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vwmulsu\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8768af1d13c5806ad1276e6a7729d9d4}{vmacc\+\_\+vv\+\_\+i8m1}} (vint8m1\+\_\+t acc, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a38bd016e7f0dd625995823e9e3837e96}\label{riscv__vector_8h_a38bd016e7f0dd625995823e9e3837e96}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vmacc\+\_\+vv\+\_\+i8m2} (vint8m2\+\_\+t acc, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a728a75017003743161c9ea34ac382924}\label{riscv__vector_8h_a728a75017003743161c9ea34ac382924}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vmacc\+\_\+vv\+\_\+i8m4} (vint8m4\+\_\+t acc, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae28386c3f5563ed396551d924a256cf8}\label{riscv__vector_8h_ae28386c3f5563ed396551d924a256cf8}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vmacc\+\_\+vv\+\_\+i8m8} (vint8m8\+\_\+t acc, vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3c10ea7c3baa611aad4030972be813cf}{vmacc\+\_\+vv\+\_\+i16m1}} (vint16m1\+\_\+t acc, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab9a4c918f6818d67b042045675664828}\label{riscv__vector_8h_ab9a4c918f6818d67b042045675664828}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vmacc\+\_\+vv\+\_\+i16m2} (vint16m2\+\_\+t acc, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2613cef8a09bd86e5452aef13050da23}\label{riscv__vector_8h_a2613cef8a09bd86e5452aef13050da23}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vmacc\+\_\+vv\+\_\+i16m4} (vint16m4\+\_\+t acc, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aca0d95112ea8508033123555e8373afe}\label{riscv__vector_8h_aca0d95112ea8508033123555e8373afe}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vmacc\+\_\+vv\+\_\+i16m8} (vint16m8\+\_\+t acc, vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7957b97a234503da6e3f0ba46e8e6fb4}{vmacc\+\_\+vv\+\_\+i32m1}} (vint32m1\+\_\+t acc, vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a26fd4f659fd86cfc89f49327d7728e6a}\label{riscv__vector_8h_a26fd4f659fd86cfc89f49327d7728e6a}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vmacc\+\_\+vv\+\_\+i32m2} (vint32m2\+\_\+t acc, vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4488396c2a91ecf669c0b22de0bca495}\label{riscv__vector_8h_a4488396c2a91ecf669c0b22de0bca495}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vmacc\+\_\+vv\+\_\+i32m4} (vint32m4\+\_\+t acc, vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2dc9fdf1f8cc219e5ae3bcba28eb975c}\label{riscv__vector_8h_a2dc9fdf1f8cc219e5ae3bcba28eb975c}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vmacc\+\_\+vv\+\_\+i32m8} (vint32m8\+\_\+t acc, vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_afe244838fb8992bc675ae4f033daab14}{vmacc\+\_\+vv\+\_\+u8m1}} (vuint8m1\+\_\+t acc, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae705f8a2b2c04f1bbd71762d9f35ccb2}\label{riscv__vector_8h_ae705f8a2b2c04f1bbd71762d9f35ccb2}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vmacc\+\_\+vv\+\_\+u8m2} (vuint8m2\+\_\+t acc, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7d187891d43c2a909e45c6a17aec0ebd}\label{riscv__vector_8h_a7d187891d43c2a909e45c6a17aec0ebd}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vmacc\+\_\+vv\+\_\+u8m4} (vuint8m4\+\_\+t acc, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a927bb1c6342a6a327301d9530c4220c9}\label{riscv__vector_8h_a927bb1c6342a6a327301d9530c4220c9}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vmacc\+\_\+vv\+\_\+u8m8} (vuint8m8\+\_\+t acc, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a00a0fb9b4d370633cb41403fb0c5448a}{vmacc\+\_\+vv\+\_\+u16m1}} (vuint16m1\+\_\+t acc, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa8199ea1deb5850d47769fa39ae3816d}\label{riscv__vector_8h_aa8199ea1deb5850d47769fa39ae3816d}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vmacc\+\_\+vv\+\_\+u16m2} (vuint16m2\+\_\+t acc, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a38873fb8304c72b2249a9bfef807f4ca}\label{riscv__vector_8h_a38873fb8304c72b2249a9bfef807f4ca}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vmacc\+\_\+vv\+\_\+u16m4} (vuint16m4\+\_\+t acc, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1b520d8305aad81cc364cac4ae8d9363}\label{riscv__vector_8h_a1b520d8305aad81cc364cac4ae8d9363}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vmacc\+\_\+vv\+\_\+u16m8} (vuint16m8\+\_\+t acc, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac2945f9c8d9f066f5ec778018e485250}{vmacc\+\_\+vv\+\_\+u32m1}} (vuint32m1\+\_\+t acc, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a351054de3cc62963583e6842e104727d}\label{riscv__vector_8h_a351054de3cc62963583e6842e104727d}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vmacc\+\_\+vv\+\_\+u32m2} (vuint32m2\+\_\+t acc, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acd88be7137b5d6db2375e30318ec2c70}\label{riscv__vector_8h_acd88be7137b5d6db2375e30318ec2c70}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vmacc\+\_\+vv\+\_\+u32m4} (vuint32m4\+\_\+t acc, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4887c912d221dfb1e52dbc7c5bcc2872}\label{riscv__vector_8h_a4887c912d221dfb1e52dbc7c5bcc2872}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vmacc\+\_\+vv\+\_\+u32m8} (vuint32m8\+\_\+t acc, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad2d984a527fb2816991d28df9283c011}{vmacc\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t acc, int8\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a19b805ec670dfb72b86865437d7c5301}\label{riscv__vector_8h_a19b805ec670dfb72b86865437d7c5301}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vmacc\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t acc, int8\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2b6ee9313bb48e47148dfc408747670f}\label{riscv__vector_8h_a2b6ee9313bb48e47148dfc408747670f}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vmacc\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t acc, int8\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a72b6d9918711b3212753057e0437a44c}\label{riscv__vector_8h_a72b6d9918711b3212753057e0437a44c}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vmacc\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t acc, int8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8d641ea81582f938f96c8a662b663585}{vmacc\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t acc, int16\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a24e745f2d3f9c6c8ca552c40e51cb80b}\label{riscv__vector_8h_a24e745f2d3f9c6c8ca552c40e51cb80b}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vmacc\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t acc, int16\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af39c92aa56f2f601814df781392c54c4}\label{riscv__vector_8h_af39c92aa56f2f601814df781392c54c4}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vmacc\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t acc, int16\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a283f73593037eb6bd8b89db81934bf43}\label{riscv__vector_8h_a283f73593037eb6bd8b89db81934bf43}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vmacc\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t acc, int16\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a047a1008745f041e854ab33b90e96a43}{vmacc\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t acc, int32\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aeeb87a65e592ddab2ee333b05d019cd4}\label{riscv__vector_8h_aeeb87a65e592ddab2ee333b05d019cd4}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vmacc\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t acc, int32\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a081ce7ba4fa23d787fce22f2871aa796}\label{riscv__vector_8h_a081ce7ba4fa23d787fce22f2871aa796}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vmacc\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t acc, int32\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8f21221ae9fc8d5a0e715230a4ff8771}\label{riscv__vector_8h_a8f21221ae9fc8d5a0e715230a4ff8771}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vmacc\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t acc, int32\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aabdf3f58c72ee956ed41d8d32dd3c692}{vmacc\+\_\+vx\+\_\+u8m1}} (vuint8m1\+\_\+t acc, uint8\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aae7535d5375fad4f0f8d12748dcb5871}\label{riscv__vector_8h_aae7535d5375fad4f0f8d12748dcb5871}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vmacc\+\_\+vx\+\_\+u8m2} (vuint8m2\+\_\+t acc, uint8\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aff0577ce8af3d74841849ebc8218694e}\label{riscv__vector_8h_aff0577ce8af3d74841849ebc8218694e}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vmacc\+\_\+vx\+\_\+u8m4} (vuint8m4\+\_\+t acc, uint8\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a47459f818c1e02fc2272e4f8b5bdd40d}\label{riscv__vector_8h_a47459f818c1e02fc2272e4f8b5bdd40d}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vmacc\+\_\+vx\+\_\+u8m8} (vuint8m8\+\_\+t acc, uint8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_accd1e1278cb54278ab34001f2c789cf8}{vmacc\+\_\+vx\+\_\+u16m1}} (vuint16m1\+\_\+t acc, uint16\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9c52152f24ce5214f3a4307beba191a1}\label{riscv__vector_8h_a9c52152f24ce5214f3a4307beba191a1}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vmacc\+\_\+vx\+\_\+u16m2} (vuint16m2\+\_\+t acc, uint16\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af4890b3d3dff998964100933f546f0e7}\label{riscv__vector_8h_af4890b3d3dff998964100933f546f0e7}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vmacc\+\_\+vx\+\_\+u16m4} (vuint16m4\+\_\+t acc, uint16\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a437a7deadcde9fd8a924e17ff4d47505}\label{riscv__vector_8h_a437a7deadcde9fd8a924e17ff4d47505}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vmacc\+\_\+vx\+\_\+u16m8} (vuint16m8\+\_\+t acc, uint16\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae64c5def12f5f2106c660121fb84053c}{vmacc\+\_\+vx\+\_\+u32m1}} (vuint32m1\+\_\+t acc, uint32\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a68a15d955b94cedd76593d62fde2614c}\label{riscv__vector_8h_a68a15d955b94cedd76593d62fde2614c}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vmacc\+\_\+vx\+\_\+u32m2} (vuint32m2\+\_\+t acc, uint32\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1059f5edf58dd8af1c14a696a534edd2}\label{riscv__vector_8h_a1059f5edf58dd8af1c14a696a534edd2}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vmacc\+\_\+vx\+\_\+u32m4} (vuint32m4\+\_\+t acc, uint32\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6448100d50b898308d0f3685f9ed1948}\label{riscv__vector_8h_a6448100d50b898308d0f3685f9ed1948}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vmacc\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t acc, uint32\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a14b467bb11fc740e0f8c642a2b9e048d}{vnmsac\+\_\+vv\+\_\+i8m1}} (vint8m1\+\_\+t acc, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aba2ab9da52f6077329bc0fc1f7d17940}\label{riscv__vector_8h_aba2ab9da52f6077329bc0fc1f7d17940}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vnmsac\+\_\+vv\+\_\+i8m2} (vint8m2\+\_\+t acc, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a677fcfe5cfceb922417bd4aab5f101df}\label{riscv__vector_8h_a677fcfe5cfceb922417bd4aab5f101df}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vnmsac\+\_\+vv\+\_\+i8m4} (vint8m4\+\_\+t acc, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a08189d69b6bc286c39c9aa41162ff8ac}\label{riscv__vector_8h_a08189d69b6bc286c39c9aa41162ff8ac}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vnmsac\+\_\+vv\+\_\+i8m8} (vint8m8\+\_\+t acc, vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a84683ec9b359a33ba6b7d1cfed800acc}{vnmsac\+\_\+vv\+\_\+i16m1}} (vint16m1\+\_\+t acc, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abf878a2515bda53e885590c04e330665}\label{riscv__vector_8h_abf878a2515bda53e885590c04e330665}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vnmsac\+\_\+vv\+\_\+i16m2} (vint16m2\+\_\+t acc, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae1c7688aea3a5d0af06320a2a7ca637d}\label{riscv__vector_8h_ae1c7688aea3a5d0af06320a2a7ca637d}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vnmsac\+\_\+vv\+\_\+i16m4} (vint16m4\+\_\+t acc, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0630f039918bea042f26711b4b3c0f42}\label{riscv__vector_8h_a0630f039918bea042f26711b4b3c0f42}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vnmsac\+\_\+vv\+\_\+i16m8} (vint16m8\+\_\+t acc, vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a9c4d4b825395251d79370b4ed4fe1789}{vnmsac\+\_\+vv\+\_\+i32m1}} (vint32m1\+\_\+t acc, vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aebb7f8bc8efe643ff5b9d3acd8ca47bd}\label{riscv__vector_8h_aebb7f8bc8efe643ff5b9d3acd8ca47bd}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vnmsac\+\_\+vv\+\_\+i32m2} (vint32m2\+\_\+t acc, vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1c178f92c1819f3707e62f1c84ca0ed7}\label{riscv__vector_8h_a1c178f92c1819f3707e62f1c84ca0ed7}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vnmsac\+\_\+vv\+\_\+i32m4} (vint32m4\+\_\+t acc, vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7798cc6150eb56d9cd39a7d97102559b}\label{riscv__vector_8h_a7798cc6150eb56d9cd39a7d97102559b}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vnmsac\+\_\+vv\+\_\+i32m8} (vint32m8\+\_\+t acc, vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2ef783feb089bda2088dbe5ec29d787b}{vnmsac\+\_\+vv\+\_\+u8m1}} (vuint8m1\+\_\+t acc, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3d42bb0d83a4db8d531c2ff4adeaf5ad}\label{riscv__vector_8h_a3d42bb0d83a4db8d531c2ff4adeaf5ad}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vnmsac\+\_\+vv\+\_\+u8m2} (vuint8m2\+\_\+t acc, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4c373f366d7252a7db0e882288f4c3e5}\label{riscv__vector_8h_a4c373f366d7252a7db0e882288f4c3e5}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vnmsac\+\_\+vv\+\_\+u8m4} (vuint8m4\+\_\+t acc, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1b748a6a2d31b9270addfaf340e431e6}\label{riscv__vector_8h_a1b748a6a2d31b9270addfaf340e431e6}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vnmsac\+\_\+vv\+\_\+u8m8} (vuint8m8\+\_\+t acc, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a9a0c92144b5481415fcd6edc589210b6}{vnmsac\+\_\+vv\+\_\+u16m1}} (vuint16m1\+\_\+t acc, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7f12579d838287415b6b87c4f88b8cc6}\label{riscv__vector_8h_a7f12579d838287415b6b87c4f88b8cc6}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vnmsac\+\_\+vv\+\_\+u16m2} (vuint16m2\+\_\+t acc, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a15a5781fb4a8892f0f5d95a025e2f8a1}\label{riscv__vector_8h_a15a5781fb4a8892f0f5d95a025e2f8a1}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vnmsac\+\_\+vv\+\_\+u16m4} (vuint16m4\+\_\+t acc, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7b4feda02fa5a9aaaf65ecdfa7912af9}\label{riscv__vector_8h_a7b4feda02fa5a9aaaf65ecdfa7912af9}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vnmsac\+\_\+vv\+\_\+u16m8} (vuint16m8\+\_\+t acc, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7d867ced917db577a4585e2aa3c776b5}{vnmsac\+\_\+vv\+\_\+u32m1}} (vuint32m1\+\_\+t acc, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3eddfb7b83aa6e6501b2b9b0cb1bb00e}\label{riscv__vector_8h_a3eddfb7b83aa6e6501b2b9b0cb1bb00e}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vnmsac\+\_\+vv\+\_\+u32m2} (vuint32m2\+\_\+t acc, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a56cec4a0ff2dc8956a35f16240cd5585}\label{riscv__vector_8h_a56cec4a0ff2dc8956a35f16240cd5585}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vnmsac\+\_\+vv\+\_\+u32m4} (vuint32m4\+\_\+t acc, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae4940cfb1f7b26430d574fca6ddcfaa4}\label{riscv__vector_8h_ae4940cfb1f7b26430d574fca6ddcfaa4}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vnmsac\+\_\+vv\+\_\+u32m8} (vuint32m8\+\_\+t acc, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a286eed172de2cd6e52483189cca2992a}{vnmsac\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t acc, int8\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad163fd874a869e113acbf1c8f0d30602}\label{riscv__vector_8h_ad163fd874a869e113acbf1c8f0d30602}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vnmsac\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t acc, int8\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a53e639d8aa203203cd050f11e8c067f9}\label{riscv__vector_8h_a53e639d8aa203203cd050f11e8c067f9}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vnmsac\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t acc, int8\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0455e00a0ed51df597bc1a6a8cb07fdb}\label{riscv__vector_8h_a0455e00a0ed51df597bc1a6a8cb07fdb}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vnmsac\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t acc, int8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a0863592c33f1cd40590e6a791851161b}{vnmsac\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t acc, int16\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3fa88bc2043048e55e659f29c5b8c338}\label{riscv__vector_8h_a3fa88bc2043048e55e659f29c5b8c338}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vnmsac\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t acc, int16\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a543618daf57c3d07131503a7b6d5cc14}\label{riscv__vector_8h_a543618daf57c3d07131503a7b6d5cc14}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vnmsac\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t acc, int16\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9a4799ceb69b6bdc1485dc62f1542694}\label{riscv__vector_8h_a9a4799ceb69b6bdc1485dc62f1542694}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vnmsac\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t acc, int16\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2ce9fa45a096ebceb7e4ae97e85f9758}{vnmsac\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t acc, int32\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6fa3ae03b959298cdf1472e7ae2aca90}\label{riscv__vector_8h_a6fa3ae03b959298cdf1472e7ae2aca90}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vnmsac\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t acc, int32\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a17676676281086044ed2539f08d73ba1}\label{riscv__vector_8h_a17676676281086044ed2539f08d73ba1}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vnmsac\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t acc, int32\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa62598d2a97db4ac16792ef043bfc6b9}\label{riscv__vector_8h_aa62598d2a97db4ac16792ef043bfc6b9}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vnmsac\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t acc, int32\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_afe00394c669c26d3a6d1379986faabb7}{vnmsac\+\_\+vx\+\_\+u8m1}} (vuint8m1\+\_\+t acc, uint8\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a692b1919934a6016ea1c7cc70129fb8c}\label{riscv__vector_8h_a692b1919934a6016ea1c7cc70129fb8c}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vnmsac\+\_\+vx\+\_\+u8m2} (vuint8m2\+\_\+t acc, uint8\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae203b030fa95021d7dc5bbfaeff1122f}\label{riscv__vector_8h_ae203b030fa95021d7dc5bbfaeff1122f}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vnmsac\+\_\+vx\+\_\+u8m4} (vuint8m4\+\_\+t acc, uint8\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a33efa789d252976e51e140a86dafa157}\label{riscv__vector_8h_a33efa789d252976e51e140a86dafa157}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vnmsac\+\_\+vx\+\_\+u8m8} (vuint8m8\+\_\+t acc, uint8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a58b1296a72c832048da4be530fb1abd8}{vnmsac\+\_\+vx\+\_\+u16m1}} (vuint16m1\+\_\+t acc, uint16\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1b67d74e641a385711f099256a2dcb06}\label{riscv__vector_8h_a1b67d74e641a385711f099256a2dcb06}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vnmsac\+\_\+vx\+\_\+u16m2} (vuint16m2\+\_\+t acc, uint16\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1a95442cc2ea120733096fa195bfda43}\label{riscv__vector_8h_a1a95442cc2ea120733096fa195bfda43}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vnmsac\+\_\+vx\+\_\+u16m4} (vuint16m4\+\_\+t acc, uint16\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a47fd7468c85b2194381dd93c2c04ce81}\label{riscv__vector_8h_a47fd7468c85b2194381dd93c2c04ce81}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vnmsac\+\_\+vx\+\_\+u16m8} (vuint16m8\+\_\+t acc, uint16\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_acde9c8d312245493fca90c7681cf0480}{vnmsac\+\_\+vx\+\_\+u32m1}} (vuint32m1\+\_\+t acc, uint32\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7842938fd7a96212b3188f156cade086}\label{riscv__vector_8h_a7842938fd7a96212b3188f156cade086}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vnmsac\+\_\+vx\+\_\+u32m2} (vuint32m2\+\_\+t acc, uint32\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2b8ec4d53e1cfe4946d9edd2a0eeba95}\label{riscv__vector_8h_a2b8ec4d53e1cfe4946d9edd2a0eeba95}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vnmsac\+\_\+vx\+\_\+u32m4} (vuint32m4\+\_\+t acc, uint32\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0531257a70e62f472a87cc4b557d3225}\label{riscv__vector_8h_a0531257a70e62f472a87cc4b557d3225}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vnmsac\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t acc, uint32\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a692907c899670d6e1b74bc8c7ce7396a}{vmadd\+\_\+vv\+\_\+i8m1}} (vint8m1\+\_\+t acc, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5cd91fde509d4dd7a564609631c0cc0b}\label{riscv__vector_8h_a5cd91fde509d4dd7a564609631c0cc0b}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vmadd\+\_\+vv\+\_\+i8m2} (vint8m2\+\_\+t acc, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a795f7c5a79ac911bb0c301551f8ace45}\label{riscv__vector_8h_a795f7c5a79ac911bb0c301551f8ace45}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vmadd\+\_\+vv\+\_\+i8m4} (vint8m4\+\_\+t acc, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ade129a57accec4b5776c43a839c874aa}\label{riscv__vector_8h_ade129a57accec4b5776c43a839c874aa}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vmadd\+\_\+vv\+\_\+i8m8} (vint8m8\+\_\+t acc, vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aff1f16f737a3c093f26e2196c440b82f}{vmadd\+\_\+vv\+\_\+i16m1}} (vint16m1\+\_\+t acc, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a72de831388eff89d0ed6ae252e720ebc}\label{riscv__vector_8h_a72de831388eff89d0ed6ae252e720ebc}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vmadd\+\_\+vv\+\_\+i16m2} (vint16m2\+\_\+t acc, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4cd0ea94106524396b69b3ba87968e0b}\label{riscv__vector_8h_a4cd0ea94106524396b69b3ba87968e0b}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vmadd\+\_\+vv\+\_\+i16m4} (vint16m4\+\_\+t acc, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab8b940550ea168deb5ee148d9a7f2be1}\label{riscv__vector_8h_ab8b940550ea168deb5ee148d9a7f2be1}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vmadd\+\_\+vv\+\_\+i16m8} (vint16m8\+\_\+t acc, vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_afaf36c6ea8953c7bc98f070110502c18}{vmadd\+\_\+vv\+\_\+i32m1}} (vint32m1\+\_\+t acc, vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4ee3e874d0dddddd8b698fe06bd6713e}\label{riscv__vector_8h_a4ee3e874d0dddddd8b698fe06bd6713e}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vmadd\+\_\+vv\+\_\+i32m2} (vint32m2\+\_\+t acc, vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aeeef76297548243bd4ded2e52d56939c}\label{riscv__vector_8h_aeeef76297548243bd4ded2e52d56939c}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vmadd\+\_\+vv\+\_\+i32m4} (vint32m4\+\_\+t acc, vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a80e096c7bb192a219d64db589fedcd4a}\label{riscv__vector_8h_a80e096c7bb192a219d64db589fedcd4a}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vmadd\+\_\+vv\+\_\+i32m8} (vint32m8\+\_\+t acc, vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1b3367a7681f82ebe626c74128effc02}{vmadd\+\_\+vv\+\_\+u8m1}} (vuint8m1\+\_\+t acc, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a81203e70fae9979db7218c069b7b708f}\label{riscv__vector_8h_a81203e70fae9979db7218c069b7b708f}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vmadd\+\_\+vv\+\_\+u8m2} (vuint8m2\+\_\+t acc, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a57038de7358eb553d2482f856b2b9f1c}\label{riscv__vector_8h_a57038de7358eb553d2482f856b2b9f1c}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vmadd\+\_\+vv\+\_\+u8m4} (vuint8m4\+\_\+t acc, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aaffca556f5b50abda1cf8ea57d85b130}\label{riscv__vector_8h_aaffca556f5b50abda1cf8ea57d85b130}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vmadd\+\_\+vv\+\_\+u8m8} (vuint8m8\+\_\+t acc, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5a96aac8cfb7b4d6c1257c038ec656c4}{vmadd\+\_\+vv\+\_\+u16m1}} (vuint16m1\+\_\+t acc, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a64db967a4a4d380e9b190c1a279187c9}\label{riscv__vector_8h_a64db967a4a4d380e9b190c1a279187c9}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vmadd\+\_\+vv\+\_\+u16m2} (vuint16m2\+\_\+t acc, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6fcaed0e9d4ce0fdfe996e0f9c42ef97}\label{riscv__vector_8h_a6fcaed0e9d4ce0fdfe996e0f9c42ef97}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vmadd\+\_\+vv\+\_\+u16m4} (vuint16m4\+\_\+t acc, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af3ca0fc739b198981aa629e31beff434}\label{riscv__vector_8h_af3ca0fc739b198981aa629e31beff434}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vmadd\+\_\+vv\+\_\+u16m8} (vuint16m8\+\_\+t acc, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6e9cd169ccb4d2f60dc54f9525830754}{vmadd\+\_\+vv\+\_\+u32m1}} (vuint32m1\+\_\+t acc, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a83aead9885022587d113828e7180ff27}\label{riscv__vector_8h_a83aead9885022587d113828e7180ff27}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vmadd\+\_\+vv\+\_\+u32m2} (vuint32m2\+\_\+t acc, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9f5a0bad4e5afefa63a244904b02dd25}\label{riscv__vector_8h_a9f5a0bad4e5afefa63a244904b02dd25}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vmadd\+\_\+vv\+\_\+u32m4} (vuint32m4\+\_\+t acc, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a93fd121c188f451b597c5e5fb189355c}\label{riscv__vector_8h_a93fd121c188f451b597c5e5fb189355c}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vmadd\+\_\+vv\+\_\+u32m8} (vuint32m8\+\_\+t acc, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_abe33e5512195f099a1e8d4f33cebdd25}{vmadd\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t acc, int8\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1fb328839144fc55e718a3ccf688360c}\label{riscv__vector_8h_a1fb328839144fc55e718a3ccf688360c}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vmadd\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t acc, int8\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae8d52b797811a42c23e9494aae910db0}\label{riscv__vector_8h_ae8d52b797811a42c23e9494aae910db0}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vmadd\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t acc, int8\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a66eafcbd95d947eab244df1641a04a29}\label{riscv__vector_8h_a66eafcbd95d947eab244df1641a04a29}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vmadd\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t acc, int8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7d28e47f60e99da84dff0a91bc62d48a}{vmadd\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t acc, int16\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3d2aad324971117c448c11fff7b00675}\label{riscv__vector_8h_a3d2aad324971117c448c11fff7b00675}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vmadd\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t acc, int16\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a019be648ce306d4c39a7372b54f23d1f}\label{riscv__vector_8h_a019be648ce306d4c39a7372b54f23d1f}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vmadd\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t acc, int16\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aeab3e225d7daff7ec9eacb1d67e2a330}\label{riscv__vector_8h_aeab3e225d7daff7ec9eacb1d67e2a330}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vmadd\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t acc, int16\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aeb21985c272fe8c8e707be5efc8e79f7}{vmadd\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t acc, int32\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a67b116617679e17c4e5ae04c53edb162}\label{riscv__vector_8h_a67b116617679e17c4e5ae04c53edb162}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vmadd\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t acc, int32\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8bdf82335b1fcd23e10b76776999d366}\label{riscv__vector_8h_a8bdf82335b1fcd23e10b76776999d366}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vmadd\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t acc, int32\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a50a7019ad1473b83954214861ffd104f}\label{riscv__vector_8h_a50a7019ad1473b83954214861ffd104f}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vmadd\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t acc, int32\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa89fffc63ecfc998ce8a768f1d04c423}{vmadd\+\_\+vx\+\_\+u8m1}} (vuint8m1\+\_\+t acc, uint8\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a97ca15a52d53f3a99f7a2e9643bd305f}\label{riscv__vector_8h_a97ca15a52d53f3a99f7a2e9643bd305f}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vmadd\+\_\+vx\+\_\+u8m2} (vuint8m2\+\_\+t acc, uint8\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a58be2ffa4056590ccd2a13a86fb5f8d8}\label{riscv__vector_8h_a58be2ffa4056590ccd2a13a86fb5f8d8}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vmadd\+\_\+vx\+\_\+u8m4} (vuint8m4\+\_\+t acc, uint8\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8c93446e87a36110657b8117a8e58b72}\label{riscv__vector_8h_a8c93446e87a36110657b8117a8e58b72}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vmadd\+\_\+vx\+\_\+u8m8} (vuint8m8\+\_\+t acc, uint8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8271b0594e9ff3ef50f9886c30a09506}{vmadd\+\_\+vx\+\_\+u16m1}} (vuint16m1\+\_\+t acc, uint16\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa196beac995caade01e2c3f45eea0512}\label{riscv__vector_8h_aa196beac995caade01e2c3f45eea0512}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vmadd\+\_\+vx\+\_\+u16m2} (vuint16m2\+\_\+t acc, uint16\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af84ffa9a676d33b175873eeae483c14a}\label{riscv__vector_8h_af84ffa9a676d33b175873eeae483c14a}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vmadd\+\_\+vx\+\_\+u16m4} (vuint16m4\+\_\+t acc, uint16\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2b9bb5184b2989deae86d523527b0537}\label{riscv__vector_8h_a2b9bb5184b2989deae86d523527b0537}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vmadd\+\_\+vx\+\_\+u16m8} (vuint16m8\+\_\+t acc, uint16\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac70ff9343419892fd005454e73fd6604}{vmadd\+\_\+vx\+\_\+u32m1}} (vuint32m1\+\_\+t acc, uint32\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a34121671001a0c80589dcf997521a41d}\label{riscv__vector_8h_a34121671001a0c80589dcf997521a41d}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vmadd\+\_\+vx\+\_\+u32m2} (vuint32m2\+\_\+t acc, uint32\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab44ca744e301f0053d143b3cdc0a2781}\label{riscv__vector_8h_ab44ca744e301f0053d143b3cdc0a2781}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vmadd\+\_\+vx\+\_\+u32m4} (vuint32m4\+\_\+t acc, uint32\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af6334430fedd18a35ff594d956a974e7}\label{riscv__vector_8h_af6334430fedd18a35ff594d956a974e7}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vmadd\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t acc, uint32\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a07142299363e6f0118aaee780f60f29a}{vnmsub\+\_\+vv\+\_\+i8m1}} (vint8m1\+\_\+t acc, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3cd37bedf18da6c7a4239850046b508d}\label{riscv__vector_8h_a3cd37bedf18da6c7a4239850046b508d}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vnmsub\+\_\+vv\+\_\+i8m2} (vint8m2\+\_\+t acc, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7437336b033c9e05f7a54ee9b5255560}\label{riscv__vector_8h_a7437336b033c9e05f7a54ee9b5255560}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vnmsub\+\_\+vv\+\_\+i8m4} (vint8m4\+\_\+t acc, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5564a0d8f7b2a9a865e8736d74b947d1}\label{riscv__vector_8h_a5564a0d8f7b2a9a865e8736d74b947d1}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vnmsub\+\_\+vv\+\_\+i8m8} (vint8m8\+\_\+t acc, vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aec22718e5d441908697c83ee04aeb9c6}{vnmsub\+\_\+vv\+\_\+i16m1}} (vint16m1\+\_\+t acc, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a98d37296c1cf25d32c71a60ca4f27ea1}\label{riscv__vector_8h_a98d37296c1cf25d32c71a60ca4f27ea1}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vnmsub\+\_\+vv\+\_\+i16m2} (vint16m2\+\_\+t acc, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a34ba2f875fe7514f62884ad49bb029bb}\label{riscv__vector_8h_a34ba2f875fe7514f62884ad49bb029bb}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vnmsub\+\_\+vv\+\_\+i16m4} (vint16m4\+\_\+t acc, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4ef11b1df279bd5d4f530f23bb7b3108}\label{riscv__vector_8h_a4ef11b1df279bd5d4f530f23bb7b3108}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vnmsub\+\_\+vv\+\_\+i16m8} (vint16m8\+\_\+t acc, vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_affa35116a18e043afe30c260585f27e0}{vnmsub\+\_\+vv\+\_\+i32m1}} (vint32m1\+\_\+t acc, vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a52615e6de51d13b655b7ee2acb8370cc}\label{riscv__vector_8h_a52615e6de51d13b655b7ee2acb8370cc}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vnmsub\+\_\+vv\+\_\+i32m2} (vint32m2\+\_\+t acc, vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae38b412d1e761b268f752917a1f24ae0}\label{riscv__vector_8h_ae38b412d1e761b268f752917a1f24ae0}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vnmsub\+\_\+vv\+\_\+i32m4} (vint32m4\+\_\+t acc, vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afde2c7daedc51ccd15128cfb1f52a6d7}\label{riscv__vector_8h_afde2c7daedc51ccd15128cfb1f52a6d7}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vnmsub\+\_\+vv\+\_\+i32m8} (vint32m8\+\_\+t acc, vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1144120f745a15aa9c4abdb52b0474ca}{vnmsub\+\_\+vv\+\_\+u8m1}} (vuint8m1\+\_\+t acc, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae364ea3d2d36889daf61b4b854e9483a}\label{riscv__vector_8h_ae364ea3d2d36889daf61b4b854e9483a}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vnmsub\+\_\+vv\+\_\+u8m2} (vuint8m2\+\_\+t acc, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a53a198e1a7eb694bbb7f534e9d7bfc9c}\label{riscv__vector_8h_a53a198e1a7eb694bbb7f534e9d7bfc9c}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vnmsub\+\_\+vv\+\_\+u8m4} (vuint8m4\+\_\+t acc, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a537155411e61f08598db220ac5056bbe}\label{riscv__vector_8h_a537155411e61f08598db220ac5056bbe}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vnmsub\+\_\+vv\+\_\+u8m8} (vuint8m8\+\_\+t acc, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac2f0951f4a2cd56b4f33fa2a5a01bb93}{vnmsub\+\_\+vv\+\_\+u16m1}} (vuint16m1\+\_\+t acc, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a209fde992389a777a13376abf9e5e3ca}\label{riscv__vector_8h_a209fde992389a777a13376abf9e5e3ca}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vnmsub\+\_\+vv\+\_\+u16m2} (vuint16m2\+\_\+t acc, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae93f4643c23e28a052e3f8001a9f7d4d}\label{riscv__vector_8h_ae93f4643c23e28a052e3f8001a9f7d4d}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vnmsub\+\_\+vv\+\_\+u16m4} (vuint16m4\+\_\+t acc, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7453fc6428d900faf0af20be034dad49}\label{riscv__vector_8h_a7453fc6428d900faf0af20be034dad49}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vnmsub\+\_\+vv\+\_\+u16m8} (vuint16m8\+\_\+t acc, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a480a7ad4ac4dedbabcfe250c78215a5a}{vnmsub\+\_\+vv\+\_\+u32m1}} (vuint32m1\+\_\+t acc, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a74a83a2b25a7e057fbb3bd9a9eadfdf5}\label{riscv__vector_8h_a74a83a2b25a7e057fbb3bd9a9eadfdf5}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vnmsub\+\_\+vv\+\_\+u32m2} (vuint32m2\+\_\+t acc, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9cef9e7d10af189f3050e59633fc3eeb}\label{riscv__vector_8h_a9cef9e7d10af189f3050e59633fc3eeb}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vnmsub\+\_\+vv\+\_\+u32m4} (vuint32m4\+\_\+t acc, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a77ec7a69f025ed814b04645be678ffaa}\label{riscv__vector_8h_a77ec7a69f025ed814b04645be678ffaa}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vnmsub\+\_\+vv\+\_\+u32m8} (vuint32m8\+\_\+t acc, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab812aeb579b6319d3a38010c37a1567d}{vnmsub\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t acc, int8\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa33752f69c55788cdc17fd171584b73b}\label{riscv__vector_8h_aa33752f69c55788cdc17fd171584b73b}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vnmsub\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t acc, int8\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa7acf995582c519601271abfafeaf086}\label{riscv__vector_8h_aa7acf995582c519601271abfafeaf086}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vnmsub\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t acc, int8\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1dc529e4462e3798dbe7ca42ebf7eea5}\label{riscv__vector_8h_a1dc529e4462e3798dbe7ca42ebf7eea5}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vnmsub\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t acc, int8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af81219fbe6210d2a4e2ccb2f4254da8f}{vnmsub\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t acc, int16\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a43e80c666e7278cd5492a00d3fdfe81b}\label{riscv__vector_8h_a43e80c666e7278cd5492a00d3fdfe81b}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vnmsub\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t acc, int16\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae3d641311da2287631b50024657cbd3e}\label{riscv__vector_8h_ae3d641311da2287631b50024657cbd3e}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vnmsub\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t acc, int16\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4a15cc141c9cea07eec6c7bca395309d}\label{riscv__vector_8h_a4a15cc141c9cea07eec6c7bca395309d}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vnmsub\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t acc, int16\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a66c8576f7f52b16b78dbad03fedfd2a0}{vnmsub\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t acc, int32\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af990fbb7b6debf7ab5c9b08898110ba9}\label{riscv__vector_8h_af990fbb7b6debf7ab5c9b08898110ba9}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vnmsub\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t acc, int32\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a315cb8417b491f3cfb8d09d4d2efb6d1}\label{riscv__vector_8h_a315cb8417b491f3cfb8d09d4d2efb6d1}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vnmsub\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t acc, int32\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab59669dd13be83dc671c85c4e499716e}\label{riscv__vector_8h_ab59669dd13be83dc671c85c4e499716e}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vnmsub\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t acc, int32\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1216cdc18971e461de565e46c6019568}{vnmsub\+\_\+vx\+\_\+u8m1}} (vuint8m1\+\_\+t acc, uint8\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae5467d59c8a49b3b3d2f6493c1ab7298}\label{riscv__vector_8h_ae5467d59c8a49b3b3d2f6493c1ab7298}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vnmsub\+\_\+vx\+\_\+u8m2} (vuint8m2\+\_\+t acc, uint8\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a30e5672f7d28fe3120e90138e580ad5e}\label{riscv__vector_8h_a30e5672f7d28fe3120e90138e580ad5e}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vnmsub\+\_\+vx\+\_\+u8m4} (vuint8m4\+\_\+t acc, uint8\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac8a3ece24cb0d0eaa04c8ca5f3f4f162}\label{riscv__vector_8h_ac8a3ece24cb0d0eaa04c8ca5f3f4f162}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vnmsub\+\_\+vx\+\_\+u8m8} (vuint8m8\+\_\+t acc, uint8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_afbdda2ae21a362b03aa840d4c327ca67}{vnmsub\+\_\+vx\+\_\+u16m1}} (vuint16m1\+\_\+t acc, uint16\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5fe570c9b9a7535f09d90639b9d545f9}\label{riscv__vector_8h_a5fe570c9b9a7535f09d90639b9d545f9}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vnmsub\+\_\+vx\+\_\+u16m2} (vuint16m2\+\_\+t acc, uint16\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0040b9f41d0f9c737223a90e2c55df7f}\label{riscv__vector_8h_a0040b9f41d0f9c737223a90e2c55df7f}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vnmsub\+\_\+vx\+\_\+u16m4} (vuint16m4\+\_\+t acc, uint16\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acf2c981347aba5eac9b17a3669d8b81a}\label{riscv__vector_8h_acf2c981347aba5eac9b17a3669d8b81a}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vnmsub\+\_\+vx\+\_\+u16m8} (vuint16m8\+\_\+t acc, uint16\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a19bc6882f153d8150945bad937ffe052}{vnmsub\+\_\+vx\+\_\+u32m1}} (vuint32m1\+\_\+t acc, uint32\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afdfab1833a97fcec17db6e4f3a0ceacc}\label{riscv__vector_8h_afdfab1833a97fcec17db6e4f3a0ceacc}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vnmsub\+\_\+vx\+\_\+u32m2} (vuint32m2\+\_\+t acc, uint32\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae03fb327896d46520b90d765cacafc73}\label{riscv__vector_8h_ae03fb327896d46520b90d765cacafc73}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vnmsub\+\_\+vx\+\_\+u32m4} (vuint32m4\+\_\+t acc, uint32\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa11063d20ca41e3fe5358f88b2467f81}\label{riscv__vector_8h_aa11063d20ca41e3fe5358f88b2467f81}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vnmsub\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t acc, uint32\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5189cd675746c579645a4c5fe471fb5f}{vmacc\+\_\+vv\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t acc, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aed48a992d2e55854574bc8372de0ed8d}\label{riscv__vector_8h_aed48a992d2e55854574bc8372de0ed8d}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vmacc\+\_\+vv\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t acc, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a418658fbe5d38eb94eee5ce6dc5c39bf}\label{riscv__vector_8h_a418658fbe5d38eb94eee5ce6dc5c39bf}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vmacc\+\_\+vv\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t acc, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aeebb6e028dcc454b4dc65b76d385d714}\label{riscv__vector_8h_aeebb6e028dcc454b4dc65b76d385d714}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vmacc\+\_\+vv\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t acc, vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac688a62b94c2e8994f1cc62ab1ce8b1e}{vmacc\+\_\+vv\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t acc, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3d49912ecef82ae2df6ff6085f641bc1}\label{riscv__vector_8h_a3d49912ecef82ae2df6ff6085f641bc1}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vmacc\+\_\+vv\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t acc, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae7f4038817d3f426ec23646ce051d387}\label{riscv__vector_8h_ae7f4038817d3f426ec23646ce051d387}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vmacc\+\_\+vv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t acc, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aad5854c99865993655c15076bc27503a}\label{riscv__vector_8h_aad5854c99865993655c15076bc27503a}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vmacc\+\_\+vv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t acc, vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aaa614a137800158175c9436650a7532e}{vmacc\+\_\+vv\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t acc, vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4eeda11990329024ad15ddaed954aeed}\label{riscv__vector_8h_a4eeda11990329024ad15ddaed954aeed}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vmacc\+\_\+vv\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t acc, vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1ce2fd963cd8f15579b994cc7dd4b385}\label{riscv__vector_8h_a1ce2fd963cd8f15579b994cc7dd4b385}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vmacc\+\_\+vv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t acc, vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab782d2a9e67a3bf5331e86601ccb58fd}\label{riscv__vector_8h_ab782d2a9e67a3bf5331e86601ccb58fd}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vmacc\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t acc, vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae3d25a1d2619bfe6affdc2068bd44396}{vmacc\+\_\+vv\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t acc, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a77f14fe2dd558dca05c7cd41ff041089}\label{riscv__vector_8h_a77f14fe2dd558dca05c7cd41ff041089}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vmacc\+\_\+vv\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t acc, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af318f85c0e56502c1d1b6930e447c3eb}\label{riscv__vector_8h_af318f85c0e56502c1d1b6930e447c3eb}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vmacc\+\_\+vv\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t acc, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab2acafe1d6a0ca6154dd200765e9d89a}\label{riscv__vector_8h_ab2acafe1d6a0ca6154dd200765e9d89a}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vmacc\+\_\+vv\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t acc, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae44470102199f279d54e714c32e6c3d7}{vmacc\+\_\+vv\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t acc, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7cebab654394218cd163dafcd248eb15}\label{riscv__vector_8h_a7cebab654394218cd163dafcd248eb15}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vmacc\+\_\+vv\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t acc, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae8f743d4421bf9e198a929d59a4225dc}\label{riscv__vector_8h_ae8f743d4421bf9e198a929d59a4225dc}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vmacc\+\_\+vv\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t acc, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a31bf645635d66172bb0c03dbd3d2319c}\label{riscv__vector_8h_a31bf645635d66172bb0c03dbd3d2319c}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vmacc\+\_\+vv\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t acc, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aef00ce72237b24ade439aab6510c583c}{vmacc\+\_\+vv\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t acc, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4b845265ea4b82e8c81a67226bee47ff}\label{riscv__vector_8h_a4b845265ea4b82e8c81a67226bee47ff}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vmacc\+\_\+vv\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t acc, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab5a4b2fff8ba1a1d5c2d72f4c586e6f3}\label{riscv__vector_8h_ab5a4b2fff8ba1a1d5c2d72f4c586e6f3}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vmacc\+\_\+vv\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t acc, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ada608e85728c983fb8bc1aa37b03fc77}\label{riscv__vector_8h_ada608e85728c983fb8bc1aa37b03fc77}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vmacc\+\_\+vv\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t acc, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af2914cb338d11086dc43006764704f36}{vmacc\+\_\+vx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t acc, int8\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3efc783844abc76e038d14dcbeb455c5}\label{riscv__vector_8h_a3efc783844abc76e038d14dcbeb455c5}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vmacc\+\_\+vx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t acc, int8\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a30e27e102ad1b8ff9273d8557a6aa72e}\label{riscv__vector_8h_a30e27e102ad1b8ff9273d8557a6aa72e}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vmacc\+\_\+vx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t acc, int8\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a68b27dd6046f229eff248d8300581e1d}\label{riscv__vector_8h_a68b27dd6046f229eff248d8300581e1d}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vmacc\+\_\+vx\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t acc, int8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aef5e4dacbf73cee23b75f8efe9b8b3c3}{vmacc\+\_\+vx\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t acc, int16\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab040f6e9734da5db3df3ca7f455bfbf0}\label{riscv__vector_8h_ab040f6e9734da5db3df3ca7f455bfbf0}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vmacc\+\_\+vx\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t acc, int16\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a809ea8a9394d8d51d1f608c986682193}\label{riscv__vector_8h_a809ea8a9394d8d51d1f608c986682193}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vmacc\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t acc, int16\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa19cf42016969f5043cc5a465c8455de}\label{riscv__vector_8h_aa19cf42016969f5043cc5a465c8455de}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vmacc\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t acc, int16\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a29601ae30f6760512a546349bd4a4673}{vmacc\+\_\+vx\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t acc, int32\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4c0876ad01dc5a60e2d75d80fb20a69c}\label{riscv__vector_8h_a4c0876ad01dc5a60e2d75d80fb20a69c}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vmacc\+\_\+vx\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t acc, int32\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a208ba8f0a7e6875b35dfb7a44532d6b7}\label{riscv__vector_8h_a208ba8f0a7e6875b35dfb7a44532d6b7}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vmacc\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t acc, int32\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a206d0a2e75ac3f668c42f9249b0af41e}\label{riscv__vector_8h_a206d0a2e75ac3f668c42f9249b0af41e}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vmacc\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t acc, int32\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ada88a8672897f607c01c7e9b1c7738bf}{vmacc\+\_\+vx\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t acc, uint8\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af3d161b65734525f930818be3c23e4ef}\label{riscv__vector_8h_af3d161b65734525f930818be3c23e4ef}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vmacc\+\_\+vx\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t acc, uint8\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1fead8ff64250d3f17ee0b8154ed1af8}\label{riscv__vector_8h_a1fead8ff64250d3f17ee0b8154ed1af8}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vmacc\+\_\+vx\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t acc, uint8\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac327ca50a6636466b7d8d123e2794ba6}\label{riscv__vector_8h_ac327ca50a6636466b7d8d123e2794ba6}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vmacc\+\_\+vx\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t acc, uint8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a37d475b03c69d54a0c562eed362efb28}{vmacc\+\_\+vx\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t acc, uint16\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8137fa500f4f76a44340da9e065c89fa}\label{riscv__vector_8h_a8137fa500f4f76a44340da9e065c89fa}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vmacc\+\_\+vx\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t acc, uint16\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae3c181854bae5074f8c8541876485e0a}\label{riscv__vector_8h_ae3c181854bae5074f8c8541876485e0a}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vmacc\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t acc, uint16\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a009e7bb455208e94929a96cf8b6c8bc5}\label{riscv__vector_8h_a009e7bb455208e94929a96cf8b6c8bc5}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vmacc\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t acc, uint16\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a738f071e84aa53f87424ec3f02e93b04}{vmacc\+\_\+vx\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t acc, uint32\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3b3bc007dde63c24ed1384bdc3e5fb41}\label{riscv__vector_8h_a3b3bc007dde63c24ed1384bdc3e5fb41}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vmacc\+\_\+vx\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t acc, uint32\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a60d0db185f2e21fe91975c1a72994116}\label{riscv__vector_8h_a60d0db185f2e21fe91975c1a72994116}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vmacc\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t acc, uint32\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0bbb651abc539e5e3d854a05e36e0de5}\label{riscv__vector_8h_a0bbb651abc539e5e3d854a05e36e0de5}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vmacc\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t acc, uint32\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a80a6ab56283306d6c9953fc64e697021}{vnmsac\+\_\+vv\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t acc, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a002ff2c303a36aa4f5f4d5d2efff7822}\label{riscv__vector_8h_a002ff2c303a36aa4f5f4d5d2efff7822}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vnmsac\+\_\+vv\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t acc, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab7fb9d6bc4f7d10b9b6a41fc5ae624fd}\label{riscv__vector_8h_ab7fb9d6bc4f7d10b9b6a41fc5ae624fd}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vnmsac\+\_\+vv\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t acc, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a18bf33d995c82ebe4f98837bc644e887}\label{riscv__vector_8h_a18bf33d995c82ebe4f98837bc644e887}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vnmsac\+\_\+vv\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t acc, vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a318f96cc6b859cb5cbbd3aaadfdd8081}{vnmsac\+\_\+vv\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t acc, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4da544929cc1113bb390e710a117677f}\label{riscv__vector_8h_a4da544929cc1113bb390e710a117677f}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vnmsac\+\_\+vv\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t acc, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae466074123206ac6a5031388e0258a04}\label{riscv__vector_8h_ae466074123206ac6a5031388e0258a04}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vnmsac\+\_\+vv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t acc, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af05758eca5cb8b912f57ff82b613da7d}\label{riscv__vector_8h_af05758eca5cb8b912f57ff82b613da7d}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vnmsac\+\_\+vv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t acc, vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad2f6c8228ffbd40a18b6b7f19b933da0}{vnmsac\+\_\+vv\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t acc, vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a25b890ce22121f1fdd6ba26e066434e9}\label{riscv__vector_8h_a25b890ce22121f1fdd6ba26e066434e9}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vnmsac\+\_\+vv\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t acc, vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3fbc54d1ac070bff9b293816ce41d4b0}\label{riscv__vector_8h_a3fbc54d1ac070bff9b293816ce41d4b0}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vnmsac\+\_\+vv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t acc, vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a561318673cb08b7241ea355b2d5933f5}\label{riscv__vector_8h_a561318673cb08b7241ea355b2d5933f5}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vnmsac\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t acc, vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a10ad5cd43cf34fd7922a70023002cda3}{vnmsac\+\_\+vv\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t acc, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a84f92520c5bfdc7e707d3e2e419451c0}\label{riscv__vector_8h_a84f92520c5bfdc7e707d3e2e419451c0}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vnmsac\+\_\+vv\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t acc, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a20877b1e4c9d80247fe7db1065c90b41}\label{riscv__vector_8h_a20877b1e4c9d80247fe7db1065c90b41}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vnmsac\+\_\+vv\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t acc, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab7aa766dab823bdef55552011fadfb41}\label{riscv__vector_8h_ab7aa766dab823bdef55552011fadfb41}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vnmsac\+\_\+vv\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t acc, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad4238c4e74478bd959f22620d68020e6}{vnmsac\+\_\+vv\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t acc, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a964143fafb95c1b74d6b199dbe864d28}\label{riscv__vector_8h_a964143fafb95c1b74d6b199dbe864d28}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vnmsac\+\_\+vv\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t acc, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abcf09f80362d3bad6db5b54440eff31c}\label{riscv__vector_8h_abcf09f80362d3bad6db5b54440eff31c}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vnmsac\+\_\+vv\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t acc, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac83b4bd7d283124fb232a15b9e2f6283}\label{riscv__vector_8h_ac83b4bd7d283124fb232a15b9e2f6283}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vnmsac\+\_\+vv\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t acc, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a63ae3e91ef31444092e1bdfb014549fb}{vnmsac\+\_\+vv\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t acc, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a15f16274cc12a07af501ca439798ed6b}\label{riscv__vector_8h_a15f16274cc12a07af501ca439798ed6b}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vnmsac\+\_\+vv\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t acc, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae3da942b88c475b3e4de90da60a7fb28}\label{riscv__vector_8h_ae3da942b88c475b3e4de90da60a7fb28}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vnmsac\+\_\+vv\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t acc, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7f0fd08d82aed218ffd20fa802119d1b}\label{riscv__vector_8h_a7f0fd08d82aed218ffd20fa802119d1b}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vnmsac\+\_\+vv\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t acc, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a68b6ac64fe77378c850cb3b686c27cd3}{vnmsac\+\_\+vx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t acc, int8\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8fe69e22b5aaa17da9a072ae1d95732d}\label{riscv__vector_8h_a8fe69e22b5aaa17da9a072ae1d95732d}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vnmsac\+\_\+vx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t acc, int8\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae35ac1f32540d7c98d1a44998289100f}\label{riscv__vector_8h_ae35ac1f32540d7c98d1a44998289100f}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vnmsac\+\_\+vx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t acc, int8\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa571cd15bc71e5a01617f7b0da99da13}\label{riscv__vector_8h_aa571cd15bc71e5a01617f7b0da99da13}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vnmsac\+\_\+vx\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t acc, int8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad671d19dba42d5b976fd57497b098fcb}{vnmsac\+\_\+vx\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t acc, int16\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5a22c9f666f096692ced6d9bda6d53bb}\label{riscv__vector_8h_a5a22c9f666f096692ced6d9bda6d53bb}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vnmsac\+\_\+vx\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t acc, int16\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a083ee107fde63c6eaac4b76fe255f297}\label{riscv__vector_8h_a083ee107fde63c6eaac4b76fe255f297}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vnmsac\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t acc, int16\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8a047e53d613e1812f00a0cbe36d349d}\label{riscv__vector_8h_a8a047e53d613e1812f00a0cbe36d349d}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vnmsac\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t acc, int16\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af8fa101d20a6671b793a3c18d6c0090c}{vnmsac\+\_\+vx\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t acc, int32\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5dab54bf9c7b10fd4f017baeefe7fe49}\label{riscv__vector_8h_a5dab54bf9c7b10fd4f017baeefe7fe49}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vnmsac\+\_\+vx\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t acc, int32\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0c7a7f480a871d791f14115a2ceff8d0}\label{riscv__vector_8h_a0c7a7f480a871d791f14115a2ceff8d0}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vnmsac\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t acc, int32\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aafea55dde73b6e0a89ae08c697c6d5b9}\label{riscv__vector_8h_aafea55dde73b6e0a89ae08c697c6d5b9}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vnmsac\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t acc, int32\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aef105e0fa6896d521df48bd4ffd544e7}{vnmsac\+\_\+vx\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t acc, uint8\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad767bb5e4135b6353954ae04fa4e924d}\label{riscv__vector_8h_ad767bb5e4135b6353954ae04fa4e924d}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vnmsac\+\_\+vx\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t acc, uint8\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_add9403c632f21d6849b9cb543debf23e}\label{riscv__vector_8h_add9403c632f21d6849b9cb543debf23e}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vnmsac\+\_\+vx\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t acc, uint8\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac4fcc78b0f2de8982f20d299bffb79bc}\label{riscv__vector_8h_ac4fcc78b0f2de8982f20d299bffb79bc}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vnmsac\+\_\+vx\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t acc, uint8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a582c84f0bb6261549d4b02f1f690c2bc}{vnmsac\+\_\+vx\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t acc, uint16\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aafe657e03164e78310b83d4075203173}\label{riscv__vector_8h_aafe657e03164e78310b83d4075203173}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vnmsac\+\_\+vx\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t acc, uint16\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a04655cea4be451ee43b0b74093066b67}\label{riscv__vector_8h_a04655cea4be451ee43b0b74093066b67}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vnmsac\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t acc, uint16\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af1f6531f064a633a2adbb112d6efc815}\label{riscv__vector_8h_af1f6531f064a633a2adbb112d6efc815}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vnmsac\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t acc, uint16\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_add241fd97af7f7241c14e90cdbfbc422}{vnmsac\+\_\+vx\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t acc, uint32\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0ea8da7465fea2e2c47b1da129885e30}\label{riscv__vector_8h_a0ea8da7465fea2e2c47b1da129885e30}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vnmsac\+\_\+vx\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t acc, uint32\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a66566e8c1d6d4eaef3e83c5425adc95c}\label{riscv__vector_8h_a66566e8c1d6d4eaef3e83c5425adc95c}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vnmsac\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t acc, uint32\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae87549df92be4441137dac2d5ac23373}\label{riscv__vector_8h_ae87549df92be4441137dac2d5ac23373}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vnmsac\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t acc, uint32\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa56f5f2554750e9969b4e62f9f02f032}{vmadd\+\_\+vv\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t acc, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9938393180017f97713f06bd08e67f87}\label{riscv__vector_8h_a9938393180017f97713f06bd08e67f87}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vmadd\+\_\+vv\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t acc, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8f9f6cb1061ccdb4b17524b3565eb4c6}\label{riscv__vector_8h_a8f9f6cb1061ccdb4b17524b3565eb4c6}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vmadd\+\_\+vv\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t acc, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aac448541b9b0b4cf4b4d5179de027ab7}\label{riscv__vector_8h_aac448541b9b0b4cf4b4d5179de027ab7}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vmadd\+\_\+vv\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t acc, vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab11e616e22ce6964c38ee17f5c676e6b}{vmadd\+\_\+vv\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t acc, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae0239a903bcd82da0c5b8e80d7697a2a}\label{riscv__vector_8h_ae0239a903bcd82da0c5b8e80d7697a2a}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vmadd\+\_\+vv\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t acc, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac24bb41160c060522990462f1d1b3e8b}\label{riscv__vector_8h_ac24bb41160c060522990462f1d1b3e8b}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vmadd\+\_\+vv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t acc, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a952c8f651757d970c999acf59339cedb}\label{riscv__vector_8h_a952c8f651757d970c999acf59339cedb}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vmadd\+\_\+vv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t acc, vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab067e87354f7d1efa18b9dc3058a9f05}{vmadd\+\_\+vv\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t acc, vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac309357b1c303da1e2e2498136c78cfc}\label{riscv__vector_8h_ac309357b1c303da1e2e2498136c78cfc}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vmadd\+\_\+vv\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t acc, vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afec892f57274bf214c0677d2359c07dc}\label{riscv__vector_8h_afec892f57274bf214c0677d2359c07dc}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vmadd\+\_\+vv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t acc, vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4bd25e5cd4fda984a714de10178f3875}\label{riscv__vector_8h_a4bd25e5cd4fda984a714de10178f3875}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vmadd\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t acc, vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a0640feaf76c66a25a6729b97353bbfb1}{vmadd\+\_\+vv\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t acc, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae50936a7306e9ec721d6c382cb54a62e}\label{riscv__vector_8h_ae50936a7306e9ec721d6c382cb54a62e}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vmadd\+\_\+vv\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t acc, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adacd5a70a88de527b953b59bd20a1cef}\label{riscv__vector_8h_adacd5a70a88de527b953b59bd20a1cef}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vmadd\+\_\+vv\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t acc, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acdcd343181fc0e1fcdd89c246b27d644}\label{riscv__vector_8h_acdcd343181fc0e1fcdd89c246b27d644}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vmadd\+\_\+vv\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t acc, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6af80f617d4708466908f0f79e7c7f97}{vmadd\+\_\+vv\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t acc, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adab3ff05f751bab81420ca664c86a57a}\label{riscv__vector_8h_adab3ff05f751bab81420ca664c86a57a}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vmadd\+\_\+vv\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t acc, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3507cc3c0ef0069d625808069fc1c993}\label{riscv__vector_8h_a3507cc3c0ef0069d625808069fc1c993}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vmadd\+\_\+vv\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t acc, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5fb4cd360e64ac459697622b5bc24cbc}\label{riscv__vector_8h_a5fb4cd360e64ac459697622b5bc24cbc}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vmadd\+\_\+vv\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t acc, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab0059054d5dcad4cef95e9cba3b12374}{vmadd\+\_\+vv\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t acc, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1042dc0a930c0625bd1f350f678f193d}\label{riscv__vector_8h_a1042dc0a930c0625bd1f350f678f193d}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vmadd\+\_\+vv\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t acc, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0dbeb216e03f716f4d4a29c01e7c3226}\label{riscv__vector_8h_a0dbeb216e03f716f4d4a29c01e7c3226}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vmadd\+\_\+vv\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t acc, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adb15e7b10c17d070647c99c309dd180e}\label{riscv__vector_8h_adb15e7b10c17d070647c99c309dd180e}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vmadd\+\_\+vv\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t acc, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_abc1cf969e50049ac32c3b447b85107ea}{vmadd\+\_\+vx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t acc, int8\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adfb359ef589857f367a11820cfc05885}\label{riscv__vector_8h_adfb359ef589857f367a11820cfc05885}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vmadd\+\_\+vx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t acc, int8\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa0fc2100de92c5dda626ff320a720b0b}\label{riscv__vector_8h_aa0fc2100de92c5dda626ff320a720b0b}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vmadd\+\_\+vx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t acc, int8\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5828e0eec1fd18962ee68908f44c6052}\label{riscv__vector_8h_a5828e0eec1fd18962ee68908f44c6052}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vmadd\+\_\+vx\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t acc, int8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a9f3abf79d92e54b1ee3e7b9854e33dc8}{vmadd\+\_\+vx\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t acc, int16\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a61a4b8ee2f97852dc93cff1f2f68a9c5}\label{riscv__vector_8h_a61a4b8ee2f97852dc93cff1f2f68a9c5}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vmadd\+\_\+vx\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t acc, int16\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac19ec177e67a1803b80244d06ffa9070}\label{riscv__vector_8h_ac19ec177e67a1803b80244d06ffa9070}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vmadd\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t acc, int16\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8bcadc7c8ea0298caae654ef54b36186}\label{riscv__vector_8h_a8bcadc7c8ea0298caae654ef54b36186}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vmadd\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t acc, int16\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a83510702553ae73ec601865ea9475da6}{vmadd\+\_\+vx\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t acc, int32\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae0709cf76f7bab4c5484148850551467}\label{riscv__vector_8h_ae0709cf76f7bab4c5484148850551467}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vmadd\+\_\+vx\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t acc, int32\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4dd11d49abd9f60668ae59730b847306}\label{riscv__vector_8h_a4dd11d49abd9f60668ae59730b847306}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vmadd\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t acc, int32\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a51800ae23c60e6e164feac7dd7b26e85}\label{riscv__vector_8h_a51800ae23c60e6e164feac7dd7b26e85}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vmadd\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t acc, int32\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8830d524514098edfd2bf02809dffcfb}{vmadd\+\_\+vx\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t acc, uint8\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6cd842a660206045f97440988456cffa}\label{riscv__vector_8h_a6cd842a660206045f97440988456cffa}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vmadd\+\_\+vx\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t acc, uint8\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0c2ae30649006c91edce158063a99157}\label{riscv__vector_8h_a0c2ae30649006c91edce158063a99157}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vmadd\+\_\+vx\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t acc, uint8\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aca66f2b01a4ff264d8dddf2993b2dd13}\label{riscv__vector_8h_aca66f2b01a4ff264d8dddf2993b2dd13}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vmadd\+\_\+vx\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t acc, uint8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac6f650c0635248b7413bf82696b66cac}{vmadd\+\_\+vx\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t acc, uint16\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acdc8666aa3bd6e1545eab491b2bb1d4f}\label{riscv__vector_8h_acdc8666aa3bd6e1545eab491b2bb1d4f}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vmadd\+\_\+vx\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t acc, uint16\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aeca9a2575138596db0c8e46bdf0353db}\label{riscv__vector_8h_aeca9a2575138596db0c8e46bdf0353db}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vmadd\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t acc, uint16\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aaff56a58371db4f680566c381fb26eab}\label{riscv__vector_8h_aaff56a58371db4f680566c381fb26eab}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vmadd\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t acc, uint16\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af06fecfd541d8aeeeda3cdaed9486eac}{vmadd\+\_\+vx\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t acc, uint32\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a10f37ac4e00ac01f16e2723cf18f379d}\label{riscv__vector_8h_a10f37ac4e00ac01f16e2723cf18f379d}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vmadd\+\_\+vx\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t acc, uint32\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af5ac28544e7891338fb876f28798970e}\label{riscv__vector_8h_af5ac28544e7891338fb876f28798970e}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vmadd\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t acc, uint32\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aae1f705ffc92eb4d2c49acadd55a9b8f}\label{riscv__vector_8h_aae1f705ffc92eb4d2c49acadd55a9b8f}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vmadd\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t acc, uint32\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a80ba84ff4f640b78b214b818dc8b76af}{vnmsub\+\_\+vv\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t acc, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad892bf698ecda670b37e37f0d3385de3}\label{riscv__vector_8h_ad892bf698ecda670b37e37f0d3385de3}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vnmsub\+\_\+vv\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t acc, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a17c27c4e02dfd0e740f4dc8518446ad7}\label{riscv__vector_8h_a17c27c4e02dfd0e740f4dc8518446ad7}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vnmsub\+\_\+vv\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t acc, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1494975f485d008a31e09864797686a3}\label{riscv__vector_8h_a1494975f485d008a31e09864797686a3}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vnmsub\+\_\+vv\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t acc, vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3efe27283124d5939f304e3ca1904531}{vnmsub\+\_\+vv\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t acc, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab41cbc58c8509a8b73bf4b946db04129}\label{riscv__vector_8h_ab41cbc58c8509a8b73bf4b946db04129}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vnmsub\+\_\+vv\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t acc, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af4352912c7411783e23ea68ac307d590}\label{riscv__vector_8h_af4352912c7411783e23ea68ac307d590}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vnmsub\+\_\+vv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t acc, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a031a5a36da6fd61848916f160e774fc7}\label{riscv__vector_8h_a031a5a36da6fd61848916f160e774fc7}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vnmsub\+\_\+vv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t acc, vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a42a2dbd8a00ce950b3cc649a9c2f3439}{vnmsub\+\_\+vv\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t acc, vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a08c7701cf008dcb74880d03bd07c9012}\label{riscv__vector_8h_a08c7701cf008dcb74880d03bd07c9012}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vnmsub\+\_\+vv\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t acc, vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a554f9199e9cd9b62578dd5808d577806}\label{riscv__vector_8h_a554f9199e9cd9b62578dd5808d577806}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vnmsub\+\_\+vv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t acc, vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acd87fba919181353b8223f872031f4c0}\label{riscv__vector_8h_acd87fba919181353b8223f872031f4c0}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vnmsub\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t acc, vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a158319f7f160b51c8da555bb291e22e1}{vnmsub\+\_\+vv\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t acc, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab5f4009e610667669125b70f994d3245}\label{riscv__vector_8h_ab5f4009e610667669125b70f994d3245}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vnmsub\+\_\+vv\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t acc, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aee17e2ae1c70b6fce63529ec0367fc1f}\label{riscv__vector_8h_aee17e2ae1c70b6fce63529ec0367fc1f}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vnmsub\+\_\+vv\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t acc, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9660c5c0317ec97281cc2ce36a19be64}\label{riscv__vector_8h_a9660c5c0317ec97281cc2ce36a19be64}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vnmsub\+\_\+vv\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t acc, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a9cbdca3256a0501c2746f02ac6196f31}{vnmsub\+\_\+vv\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t acc, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2c63cfb6425a0f95d6718b2b9fa360fc}\label{riscv__vector_8h_a2c63cfb6425a0f95d6718b2b9fa360fc}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vnmsub\+\_\+vv\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t acc, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3d2d868ba3cb01630d224e9658e910e8}\label{riscv__vector_8h_a3d2d868ba3cb01630d224e9658e910e8}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vnmsub\+\_\+vv\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t acc, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2f7985b63f7540ad349d3b5e27bc3a27}\label{riscv__vector_8h_a2f7985b63f7540ad349d3b5e27bc3a27}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vnmsub\+\_\+vv\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t acc, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a615ba2aeb74d62138224e6ecc50c738d}{vnmsub\+\_\+vv\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t acc, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae1686856fe8ee0e45785ffb602d40818}\label{riscv__vector_8h_ae1686856fe8ee0e45785ffb602d40818}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vnmsub\+\_\+vv\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t acc, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adc1bde024f43987a66b53623325d2eb0}\label{riscv__vector_8h_adc1bde024f43987a66b53623325d2eb0}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vnmsub\+\_\+vv\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t acc, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9e696ad263762da9b6f07d59b3b89c8a}\label{riscv__vector_8h_a9e696ad263762da9b6f07d59b3b89c8a}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vnmsub\+\_\+vv\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t acc, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac9a46cc594f5630704a4b601248bf659}{vnmsub\+\_\+vx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t acc, int8\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5c54ec3b0ab28c4434615da318bd91d6}\label{riscv__vector_8h_a5c54ec3b0ab28c4434615da318bd91d6}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vnmsub\+\_\+vx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t acc, int8\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a31cc77d8eb1fcf18200f1f4c457fc771}\label{riscv__vector_8h_a31cc77d8eb1fcf18200f1f4c457fc771}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vnmsub\+\_\+vx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t acc, int8\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a880034e472595f7fed5783fde2af867c}\label{riscv__vector_8h_a880034e472595f7fed5783fde2af867c}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vnmsub\+\_\+vx\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t acc, int8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a0cf163161c1e6d86d35b13d290db5c13}{vnmsub\+\_\+vx\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t acc, int16\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a81907d77eb1df08e4742602b81ed1fbe}\label{riscv__vector_8h_a81907d77eb1df08e4742602b81ed1fbe}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vnmsub\+\_\+vx\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t acc, int16\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aee0c1cfe7a0f53c5b69214f8b2155745}\label{riscv__vector_8h_aee0c1cfe7a0f53c5b69214f8b2155745}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vnmsub\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t acc, int16\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a49d94512ae7d8550e500ecbef2e9fcbe}\label{riscv__vector_8h_a49d94512ae7d8550e500ecbef2e9fcbe}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vnmsub\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t acc, int16\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aaf16cfafad488af89fcc27f70b3be901}{vnmsub\+\_\+vx\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t acc, int32\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab4284deaab6ade9dfc91d3e99d7bec9b}\label{riscv__vector_8h_ab4284deaab6ade9dfc91d3e99d7bec9b}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vnmsub\+\_\+vx\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t acc, int32\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aacd48317759a5a9adb10950adbcd4071}\label{riscv__vector_8h_aacd48317759a5a9adb10950adbcd4071}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vnmsub\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t acc, int32\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afa6e2082a56eb8842056e200fb497915}\label{riscv__vector_8h_afa6e2082a56eb8842056e200fb497915}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vnmsub\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t acc, int32\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab4567e619e93ef3b9bdce7686077f5d0}{vnmsub\+\_\+vx\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t acc, uint8\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae55cc7942992d6da81a5a083353c82f0}\label{riscv__vector_8h_ae55cc7942992d6da81a5a083353c82f0}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vnmsub\+\_\+vx\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t acc, uint8\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9f82f3dd9042a6ddaef1598e806b51fb}\label{riscv__vector_8h_a9f82f3dd9042a6ddaef1598e806b51fb}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vnmsub\+\_\+vx\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t acc, uint8\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae9a3804dd90ad1e4b365f57f517c2edd}\label{riscv__vector_8h_ae9a3804dd90ad1e4b365f57f517c2edd}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vnmsub\+\_\+vx\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t acc, uint8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6b0991836253ff641b9b2ad1de0f705f}{vnmsub\+\_\+vx\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t acc, uint16\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a77125577f466cfadbbecf7070be8f8f2}\label{riscv__vector_8h_a77125577f466cfadbbecf7070be8f8f2}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vnmsub\+\_\+vx\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t acc, uint16\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aff5a481df0d081cc9a2fb1a5294245b9}\label{riscv__vector_8h_aff5a481df0d081cc9a2fb1a5294245b9}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vnmsub\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t acc, uint16\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0bd00d8f3a97197a61be41d466fad713}\label{riscv__vector_8h_a0bd00d8f3a97197a61be41d466fad713}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vnmsub\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t acc, uint16\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a944d6fa6a040fe356daaf6bb4046a4ae}{vnmsub\+\_\+vx\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t acc, uint32\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3cd7c157945f943e7f11b92c8bd487f6}\label{riscv__vector_8h_a3cd7c157945f943e7f11b92c8bd487f6}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vnmsub\+\_\+vx\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t acc, uint32\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a08b1cc036e314d780414e3b43a977d75}\label{riscv__vector_8h_a08b1cc036e314d780414e3b43a977d75}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vnmsub\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t acc, uint32\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acd2a37d75f153767987345d8962b0e0b}\label{riscv__vector_8h_acd2a37d75f153767987345d8962b0e0b}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vnmsub\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t acc, uint32\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a4254265cab0d348d31537788083a9f07}{vwmaccu\+\_\+vv\+\_\+u16m2}} (vuint16m2\+\_\+t acc, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a776646074964f7d9a816fbdbf2c02d3c}\label{riscv__vector_8h_a776646074964f7d9a816fbdbf2c02d3c}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vwmaccu\+\_\+vv\+\_\+u16m4} (vuint16m4\+\_\+t acc, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa5b63ee574dbcca20e0d31d46c856d21}\label{riscv__vector_8h_aa5b63ee574dbcca20e0d31d46c856d21}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vwmaccu\+\_\+vv\+\_\+u16m8} (vuint16m8\+\_\+t acc, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a565814d9d19d6fdc9ac8413611789a68}{vwmaccu\+\_\+vv\+\_\+u32m2}} (vuint32m2\+\_\+t acc, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab0572c324661b6826ff8b2aa0510e8e4}\label{riscv__vector_8h_ab0572c324661b6826ff8b2aa0510e8e4}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vwmaccu\+\_\+vv\+\_\+u32m4} (vuint32m4\+\_\+t acc, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a74e77a957384aa515af089374a427f48}\label{riscv__vector_8h_a74e77a957384aa515af089374a427f48}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vwmaccu\+\_\+vv\+\_\+u32m8} (vuint32m8\+\_\+t acc, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae83ee2e4137eb4671ec04f345109a64d}{vwmaccu\+\_\+vx\+\_\+u16m2}} (vuint16m2\+\_\+t acc, uint8\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae7c259e034d7b4b6f4a0af62ec759dc3}\label{riscv__vector_8h_ae7c259e034d7b4b6f4a0af62ec759dc3}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vwmaccu\+\_\+vx\+\_\+u16m4} (vuint16m4\+\_\+t acc, uint8\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab6df11e0b2cbb5ed55e8e2db1b443493}\label{riscv__vector_8h_ab6df11e0b2cbb5ed55e8e2db1b443493}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vwmaccu\+\_\+vx\+\_\+u16m8} (vuint16m8\+\_\+t acc, uint8\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab9625d2fb976ff2c1948488848643f68}{vwmaccu\+\_\+vx\+\_\+u32m2}} (vuint32m2\+\_\+t acc, uint16\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aca49d5787404de9015c973cac9dd1423}\label{riscv__vector_8h_aca49d5787404de9015c973cac9dd1423}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vwmaccu\+\_\+vx\+\_\+u32m4} (vuint32m4\+\_\+t acc, uint16\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0d1da3b2d9f65b030bbcd7bd42d911a4}\label{riscv__vector_8h_a0d1da3b2d9f65b030bbcd7bd42d911a4}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vwmaccu\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t acc, uint16\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a092c8245421c12f20e518dca50a50e90}{vwmacc\+\_\+vv\+\_\+i16m2}} (vint16m2\+\_\+t acc, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a123e102892d5a826e6ca8971cf82462a}\label{riscv__vector_8h_a123e102892d5a826e6ca8971cf82462a}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vwmacc\+\_\+vv\+\_\+i16m4} (vint16m4\+\_\+t acc, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a49e3980712b349673336757f41c98f49}\label{riscv__vector_8h_a49e3980712b349673336757f41c98f49}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vwmacc\+\_\+vv\+\_\+i16m8} (vint16m8\+\_\+t acc, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad41f88377beaf9cf417088942270eb1f}{vwmacc\+\_\+vv\+\_\+i32m2}} (vint32m2\+\_\+t acc, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1ddf83fad0890b2b3c4ae25d25f664bc}\label{riscv__vector_8h_a1ddf83fad0890b2b3c4ae25d25f664bc}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vwmacc\+\_\+vv\+\_\+i32m4} (vint32m4\+\_\+t acc, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a862da7651446bc1155624ca6911fc705}\label{riscv__vector_8h_a862da7651446bc1155624ca6911fc705}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vwmacc\+\_\+vv\+\_\+i32m8} (vint32m8\+\_\+t acc, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5cb3474178f4fb5ecf8cc93845f7f643}{vwmacc\+\_\+vx\+\_\+i16m2}} (vint16m2\+\_\+t acc, int8\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9e7abcc554c2a3787320ec5a17da45c7}\label{riscv__vector_8h_a9e7abcc554c2a3787320ec5a17da45c7}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vwmacc\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t acc, int8\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adb5b41afc2dae3ac3285ec278d9891b7}\label{riscv__vector_8h_adb5b41afc2dae3ac3285ec278d9891b7}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vwmacc\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t acc, int8\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a612fa236ac7616378dd24ad1656fe127}{vwmacc\+\_\+vx\+\_\+i32m2}} (vint32m2\+\_\+t acc, int16\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4238ac21e14355629bc19399199ea4e7}\label{riscv__vector_8h_a4238ac21e14355629bc19399199ea4e7}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vwmacc\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t acc, int16\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad2a72ad5267e0faa6d0802574563cfcb}\label{riscv__vector_8h_ad2a72ad5267e0faa6d0802574563cfcb}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vwmacc\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t acc, int16\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae0ba25825a10747521b3e2d6b980a53a}{vwmaccsu\+\_\+vv\+\_\+i16m2}} (vint16m2\+\_\+t acc, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac86b622b6b0b85cc6a07910ab10298bd}\label{riscv__vector_8h_ac86b622b6b0b85cc6a07910ab10298bd}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vwmaccsu\+\_\+vv\+\_\+i16m4} (vint16m4\+\_\+t acc, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a567097014b8dc110f518527e91de9419}\label{riscv__vector_8h_a567097014b8dc110f518527e91de9419}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vwmaccsu\+\_\+vv\+\_\+i16m8} (vint16m8\+\_\+t acc, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a4978dc5978b854778088a0b91f04d346}{vwmaccsu\+\_\+vv\+\_\+i32m2}} (vint32m2\+\_\+t acc, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3921a4486b839fca6469f1e8628fb063}\label{riscv__vector_8h_a3921a4486b839fca6469f1e8628fb063}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vwmaccsu\+\_\+vv\+\_\+i32m4} (vint32m4\+\_\+t acc, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac54a949cf6ba39e029beb5bfd37fa012}\label{riscv__vector_8h_ac54a949cf6ba39e029beb5bfd37fa012}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vwmaccsu\+\_\+vv\+\_\+i32m8} (vint32m8\+\_\+t acc, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a4e7a23c83da490d3373f08304aca4ba5}{vwmaccsu\+\_\+vx\+\_\+i16m2}} (vint16m2\+\_\+t acc, int8\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae959326d91cf1f10bfbb6fe918f257b5}\label{riscv__vector_8h_ae959326d91cf1f10bfbb6fe918f257b5}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vwmaccsu\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t acc, int8\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af632dcec84aa3fc03bdae6f34f544042}\label{riscv__vector_8h_af632dcec84aa3fc03bdae6f34f544042}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vwmaccsu\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t acc, int8\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a37a09c3c4c0e235ede35c020c082705b}{vwmaccsu\+\_\+vx\+\_\+i32m2}} (vint32m2\+\_\+t acc, int16\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa061cd550584408bb86a4957c9174a9b}\label{riscv__vector_8h_aa061cd550584408bb86a4957c9174a9b}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vwmaccsu\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t acc, int16\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3a9f0243fd495b59866cf229880b52fc}\label{riscv__vector_8h_a3a9f0243fd495b59866cf229880b52fc}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vwmaccsu\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t acc, int16\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af020dbc6d6da881aaf21789db1883abd}{vwmaccus\+\_\+vx\+\_\+i16m2}} (vint16m2\+\_\+t acc, int8\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a26f25ebd9a9b78a8e5154d94889a8c8c}\label{riscv__vector_8h_a26f25ebd9a9b78a8e5154d94889a8c8c}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vwmaccus\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t acc, int8\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a037f4582b89cd88fd25da018c09268e3}\label{riscv__vector_8h_a037f4582b89cd88fd25da018c09268e3}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vwmaccus\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t acc, int8\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1fc1c866cefbe626e41699fa38ec5a79}{vwmaccus\+\_\+vx\+\_\+i32m2}} (vint32m2\+\_\+t acc, int16\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a48b32d3eeeeeb8fbd9c185bbbac2303a}\label{riscv__vector_8h_a48b32d3eeeeeb8fbd9c185bbbac2303a}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vwmaccus\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t acc, int16\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a02464898856a0b8a75df22376c3d061f}\label{riscv__vector_8h_a02464898856a0b8a75df22376c3d061f}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vwmaccus\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t acc, int16\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac90f06d1e6a7065c07ecf01ce81d93ed}{vwmaccu\+\_\+vv\+\_\+u16m2\+\_\+m}} (vmask\+\_\+t mask, vuint16m2\+\_\+t acc, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a432a2c81f18b5ea32fa49e71f69c460e}\label{riscv__vector_8h_a432a2c81f18b5ea32fa49e71f69c460e}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vwmaccu\+\_\+vv\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t acc, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2bf5b2b1354123754fe1fe62d0f42c75}\label{riscv__vector_8h_a2bf5b2b1354123754fe1fe62d0f42c75}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vwmaccu\+\_\+vv\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t acc, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a30fc57e8bd9a776b4f9767c5e4089e52}{vwmaccu\+\_\+vv\+\_\+u32m2\+\_\+m}} (vmask\+\_\+t mask, vuint32m2\+\_\+t acc, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7447f96b3a247a17aa31e59cc088bd2e}\label{riscv__vector_8h_a7447f96b3a247a17aa31e59cc088bd2e}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vwmaccu\+\_\+vv\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t acc, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae2e324524c8cb80aabb15ab44bd03913}\label{riscv__vector_8h_ae2e324524c8cb80aabb15ab44bd03913}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vwmaccu\+\_\+vv\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t acc, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a91e2283ba543d43fefb9e8ddb03f8dd9}{vwmaccu\+\_\+vx\+\_\+u16m2\+\_\+m}} (vmask\+\_\+t mask, vuint16m2\+\_\+t acc, uint8\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa14ca9a6a635bd11411847c2dd9d47e2}\label{riscv__vector_8h_aa14ca9a6a635bd11411847c2dd9d47e2}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vwmaccu\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t acc, uint8\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7641c189033ade89736badcb3784a131}\label{riscv__vector_8h_a7641c189033ade89736badcb3784a131}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vwmaccu\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t acc, uint8\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab6db0ea40e90f6b6111cbe75eba93dbf}{vwmaccu\+\_\+vx\+\_\+u32m2\+\_\+m}} (vmask\+\_\+t mask, vuint32m2\+\_\+t acc, uint16\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad0395e2c2186c6ef8e4eb2512524796f}\label{riscv__vector_8h_ad0395e2c2186c6ef8e4eb2512524796f}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vwmaccu\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t acc, uint16\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac5f44a8c662c524a8ba23600789249bc}\label{riscv__vector_8h_ac5f44a8c662c524a8ba23600789249bc}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vwmaccu\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t acc, uint16\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a163c43a0f9b61bd03d4a67eb62930e1f}{vwmacc\+\_\+vv\+\_\+i16m2\+\_\+m}} (vmask\+\_\+t mask, vint16m2\+\_\+t acc, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7961e9bd68881f4ef6644da7c9440cde}\label{riscv__vector_8h_a7961e9bd68881f4ef6644da7c9440cde}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vwmacc\+\_\+vv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t acc, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abbbe28b94d18111e485fceff413387bd}\label{riscv__vector_8h_abbbe28b94d18111e485fceff413387bd}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vwmacc\+\_\+vv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t acc, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1cb1ea1ba4d21fc36d45d212568ccb9d}{vwmacc\+\_\+vv\+\_\+i32m2\+\_\+m}} (vmask\+\_\+t mask, vint32m2\+\_\+t acc, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a48cf5c9a971093edb557474dd0b4027e}\label{riscv__vector_8h_a48cf5c9a971093edb557474dd0b4027e}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vwmacc\+\_\+vv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t acc, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1702f7f71058049b65f79ba29c0d5808}\label{riscv__vector_8h_a1702f7f71058049b65f79ba29c0d5808}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vwmacc\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t acc, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab26cd6b8aafaa920dcdc9fa85fcd4ff0}{vwmacc\+\_\+vx\+\_\+i16m2\+\_\+m}} (vmask\+\_\+t mask, vint16m2\+\_\+t acc, int8\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a67d49174d445b83a0f9313778e6c07f1}\label{riscv__vector_8h_a67d49174d445b83a0f9313778e6c07f1}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vwmacc\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t acc, int8\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acaccb559103f32b27c4817a3a6fabe84}\label{riscv__vector_8h_acaccb559103f32b27c4817a3a6fabe84}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vwmacc\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t acc, int8\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae8f12735419e556219639c5e8afb29f2}{vwmacc\+\_\+vx\+\_\+i32m2\+\_\+m}} (vmask\+\_\+t mask, vint32m2\+\_\+t acc, int16\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae40969d1f47532558ef5a5d4e1877e81}\label{riscv__vector_8h_ae40969d1f47532558ef5a5d4e1877e81}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vwmacc\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t acc, int16\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a32d28ccb26b501ff51727d9ef4ce78ef}\label{riscv__vector_8h_a32d28ccb26b501ff51727d9ef4ce78ef}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vwmacc\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t acc, int16\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8f38f5332a0945445c7c3299b1a944dd}{vwmaccsu\+\_\+vv\+\_\+i16m2\+\_\+m}} (vmask\+\_\+t mask, vint16m2\+\_\+t acc, vint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a67ec19eb36fece2ede453b61c9588f67}\label{riscv__vector_8h_a67ec19eb36fece2ede453b61c9588f67}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vwmaccsu\+\_\+vv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t acc, vint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4e1e3ab534dba4a42e40acbff39d8819}\label{riscv__vector_8h_a4e1e3ab534dba4a42e40acbff39d8819}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vwmaccsu\+\_\+vv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t acc, vint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6caa24c4cb6ed12e93df1cee3c7f6ab9}{vwmaccsu\+\_\+vv\+\_\+i32m2\+\_\+m}} (vmask\+\_\+t mask, vint32m2\+\_\+t acc, vint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9b77592678c93e1d34b9bad206508bbd}\label{riscv__vector_8h_a9b77592678c93e1d34b9bad206508bbd}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vwmaccsu\+\_\+vv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t acc, vint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af6ac6aee0b82d03b9f53373749fe6847}\label{riscv__vector_8h_af6ac6aee0b82d03b9f53373749fe6847}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vwmaccsu\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t acc, vint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3f4d3f8dc81020500a606d090ac226e5}{vwmaccsu\+\_\+vx\+\_\+i16m2\+\_\+m}} (vmask\+\_\+t mask, vint16m2\+\_\+t acc, int8\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a288937ad3c752b60a43279f7399dd3ad}\label{riscv__vector_8h_a288937ad3c752b60a43279f7399dd3ad}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vwmaccsu\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t acc, int8\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aed1134d3aaa0f54c35cf8b013e3496d0}\label{riscv__vector_8h_aed1134d3aaa0f54c35cf8b013e3496d0}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vwmaccsu\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t acc, int8\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a80dc41d2ef693f0911692e8715e50b4d}{vwmaccsu\+\_\+vx\+\_\+i32m2\+\_\+m}} (vmask\+\_\+t mask, vint32m2\+\_\+t acc, int16\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1ceb21118d99302ea402e9315bbcfd1d}\label{riscv__vector_8h_a1ceb21118d99302ea402e9315bbcfd1d}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vwmaccsu\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t acc, int16\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aad995c50b0873720473eaa953eb5867e}\label{riscv__vector_8h_aad995c50b0873720473eaa953eb5867e}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vwmaccsu\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t acc, int16\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a881375a652c8a625396934a5c8896cf1}{vwmaccus\+\_\+vx\+\_\+i16m2\+\_\+m}} (vmask\+\_\+t mask, vint16m2\+\_\+t acc, uint8\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a90ceaaa963118140fcc1356b535bdb4c}\label{riscv__vector_8h_a90ceaaa963118140fcc1356b535bdb4c}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vwmaccus\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t acc, uint8\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8d22e94edb5f3ea082c2b202d067311d}\label{riscv__vector_8h_a8d22e94edb5f3ea082c2b202d067311d}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vwmaccus\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t acc, uint8\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1ad01a187c47ee136268ba9e6383bc91}{vwmaccus\+\_\+vx\+\_\+i32m2\+\_\+m}} (vmask\+\_\+t mask, vint32m2\+\_\+t acc, uint16\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae8f61dffa2103c2e907839f4238167ea}\label{riscv__vector_8h_ae8f61dffa2103c2e907839f4238167ea}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vwmaccus\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t acc, uint16\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa85dbfe5ea30508052680a808efccf39}\label{riscv__vector_8h_aa85dbfe5ea30508052680a808efccf39}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vwmaccus\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t acc, uint16\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5571ecccecc96f79d8765824fb8a6271}{vqmaccu\+\_\+vv\+\_\+u32m4}} (vuint32m4\+\_\+t acc, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa7e51d675bfc7a6deea0daa7d48e6983}\label{riscv__vector_8h_aa7e51d675bfc7a6deea0daa7d48e6983}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vqmaccu\+\_\+vv\+\_\+u32m8} (vuint32m8\+\_\+t acc, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t \mbox{\hyperlink{riscv__vector_8h_adadd5eb2fc8b9c4e6f4b25b8ba425436}{vqmaccu\+\_\+vx\+\_\+u32m4}} (vuint32m4\+\_\+t acc, uint8\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aaf9feee77695469078c239aca9feb2a3}\label{riscv__vector_8h_aaf9feee77695469078c239aca9feb2a3}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vqmaccu\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t acc, uint8\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6ae86d6fd411a4cee7ce7268a03d1cbb}{vqmacc\+\_\+vv\+\_\+i32m4}} (vint32m4\+\_\+t acc, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a06d68e435187b8c2413ac71bc3eaca00}\label{riscv__vector_8h_a06d68e435187b8c2413ac71bc3eaca00}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vqmacc\+\_\+vv\+\_\+i32m8} (vint32m8\+\_\+t acc, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aedb713605cc885ced29061aef1f14714}{vqmacc\+\_\+vx\+\_\+i32m4}} (vint32m4\+\_\+t acc, int8\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae86cc790a830c0da07caa1b09a438bbb}\label{riscv__vector_8h_ae86cc790a830c0da07caa1b09a438bbb}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vqmacc\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t acc, int8\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t \mbox{\hyperlink{riscv__vector_8h_abd3f5bb1a33c03db2a3bfe6b3b784d60}{vqmaccsu\+\_\+vv\+\_\+i32m4}} (vint32m4\+\_\+t acc, vint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac0c25fbd644ab622df6a941f47a2f90d}\label{riscv__vector_8h_ac0c25fbd644ab622df6a941f47a2f90d}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vqmaccsu\+\_\+vv\+\_\+i32m8} (vint32m8\+\_\+t acc, vint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab1fd5dc69139fe929c983d4e7f99db24}{vqmaccsu\+\_\+vx\+\_\+i32m4}} (vint32m4\+\_\+t acc, int8\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a93daec56327d7df8c3c5c5bc5dc8a1e2}\label{riscv__vector_8h_a93daec56327d7df8c3c5c5bc5dc8a1e2}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vqmaccsu\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t acc, int8\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa3cbaeb6ecf92bc5037a61736e9dca36}{vqmaccus\+\_\+vx\+\_\+i32m4}} (vint32m4\+\_\+t acc, uint8\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac5337001688d1d78cbea16f2404b88f0}\label{riscv__vector_8h_ac5337001688d1d78cbea16f2404b88f0}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vqmaccus\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t acc, uint8\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae7e14d04d5439109be68776aa24b0e51}{vqmaccu\+\_\+vv\+\_\+u32m4\+\_\+m}} (vmask\+\_\+t mask, vuint32m4\+\_\+t acc, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a12c170b88881f117b5fc9702ba43073f}\label{riscv__vector_8h_a12c170b88881f117b5fc9702ba43073f}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vqmaccu\+\_\+vv\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t acc, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6bf463f6ac9d1305815c4d1d541afa03}{vqmaccu\+\_\+vx\+\_\+u32m4\+\_\+m}} (vmask\+\_\+t mask, vuint32m4\+\_\+t acc, uint8\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4d062040cfb1ef7c36291d9c95a23f9e}\label{riscv__vector_8h_a4d062040cfb1ef7c36291d9c95a23f9e}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vqmaccu\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t acc, uint8\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a118d1e217c688aa4fe0200389962abd6}{vqmacc\+\_\+vv\+\_\+i32m4\+\_\+m}} (vmask\+\_\+t mask, vint32m4\+\_\+t acc, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0d51f2969b1db9a56573c3823a984a62}\label{riscv__vector_8h_a0d51f2969b1db9a56573c3823a984a62}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vqmacc\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t acc, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aba627b910a98dbe0a259957874079590}{vqmacc\+\_\+vx\+\_\+i32m4\+\_\+m}} (vmask\+\_\+t mask, vint32m4\+\_\+t acc, int8\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8d9479802c2cfeb480b576f3d5c2f38b}\label{riscv__vector_8h_a8d9479802c2cfeb480b576f3d5c2f38b}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vqmacc\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t acc, int8\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a503c988d31a8369e405c16a1dbca77c4}{vqmaccsu\+\_\+vv\+\_\+i32m4\+\_\+m}} (vmask\+\_\+t mask, vint32m4\+\_\+t acc, vint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac9d3fe14187598823689ec9e1ebed8bb}\label{riscv__vector_8h_ac9d3fe14187598823689ec9e1ebed8bb}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vqmaccsu\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t acc, vint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aabf5e7dc9ce4bbe17e361af020f1b993}{vqmaccsu\+\_\+vx\+\_\+i32m4\+\_\+m}} (vmask\+\_\+t mask, vint32m4\+\_\+t acc, int8\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3780ac6a60c38c6ba471e4c652d2d29a}\label{riscv__vector_8h_a3780ac6a60c38c6ba471e4c652d2d29a}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vqmaccsu\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t acc, int8\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a9c11a63a57c2895c5f39c05c84025624}{vqmaccus\+\_\+vx\+\_\+i32m4\+\_\+m}} (vmask\+\_\+t mask, vint32m4\+\_\+t acc, uint8\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a22057c71f725ab8014838b35c109cafa}\label{riscv__vector_8h_a22057c71f725ab8014838b35c109cafa}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vqmaccus\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t acc, uint8\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a28931d1986fa847173eaec2d54c80f15}{vmerge\+\_\+vvm\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a973e7a24cc49a08c5cdedbf07543b162}\label{riscv__vector_8h_a973e7a24cc49a08c5cdedbf07543b162}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vmerge\+\_\+vvm\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a951bccc8ab945b42ba04cb679a1a93e8}\label{riscv__vector_8h_a951bccc8ab945b42ba04cb679a1a93e8}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vmerge\+\_\+vvm\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acb3895eabaed20fc64b00a7468321a09}\label{riscv__vector_8h_acb3895eabaed20fc64b00a7468321a09}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vmerge\+\_\+vvm\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa9386e7b3493d27678150efa1b293973}{vmerge\+\_\+vvm\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2c65c456b4a4510291398c6269e081fd}\label{riscv__vector_8h_a2c65c456b4a4510291398c6269e081fd}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vmerge\+\_\+vvm\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac090176b6d8f660cd14abff01e49ea37}\label{riscv__vector_8h_ac090176b6d8f660cd14abff01e49ea37}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vmerge\+\_\+vvm\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa178accf17324c54c03b5c8d843d2adb}\label{riscv__vector_8h_aa178accf17324c54c03b5c8d843d2adb}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vmerge\+\_\+vvm\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_abd1667ac13d7a874784783c87fdb0bd4}{vmerge\+\_\+vvm\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a44d69bf878e6fbc158f8d0dc95cb97a6}\label{riscv__vector_8h_a44d69bf878e6fbc158f8d0dc95cb97a6}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vmerge\+\_\+vvm\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8cdb2ca303b943f2f1a35c6daeabf37d}\label{riscv__vector_8h_a8cdb2ca303b943f2f1a35c6daeabf37d}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vmerge\+\_\+vvm\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad6ccb40ac40e193c461f6b22adb580e9}\label{riscv__vector_8h_ad6ccb40ac40e193c461f6b22adb580e9}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vmerge\+\_\+vvm\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3a66c179fd906959a1efbd9b203336a8}{vmerge\+\_\+vxm\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab2e2e628ce8db181da2129383f418aca}\label{riscv__vector_8h_ab2e2e628ce8db181da2129383f418aca}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vmerge\+\_\+vxm\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1fa12993b004f0e46a72da641959fc15}\label{riscv__vector_8h_a1fa12993b004f0e46a72da641959fc15}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vmerge\+\_\+vxm\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1088a0ca2dd1cbe1c9db7bac5d60d2dd}\label{riscv__vector_8h_a1088a0ca2dd1cbe1c9db7bac5d60d2dd}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vmerge\+\_\+vxm\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae9c0ccf1a8b7ef2fdd6662efc1ce76fe}{vmerge\+\_\+vxm\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2e0dfa3f3ea089d8e5f21818153f0500}\label{riscv__vector_8h_a2e0dfa3f3ea089d8e5f21818153f0500}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vmerge\+\_\+vxm\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab3086af6d1dc5d04a100b0f1f1a74fae}\label{riscv__vector_8h_ab3086af6d1dc5d04a100b0f1f1a74fae}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vmerge\+\_\+vxm\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a436d5d9b62d9d69932f8a29412291786}\label{riscv__vector_8h_a436d5d9b62d9d69932f8a29412291786}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vmerge\+\_\+vxm\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a76c598457b1ff0e3c84343ea4db0a983}{vmerge\+\_\+vxm\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a869b953fff615d39be05c867c6943302}\label{riscv__vector_8h_a869b953fff615d39be05c867c6943302}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vmerge\+\_\+vxm\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a820b44b649a11b6b485d5be575f54894}\label{riscv__vector_8h_a820b44b649a11b6b485d5be575f54894}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vmerge\+\_\+vxm\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae9d6dd3ac3ef76c837fa476073136be1}\label{riscv__vector_8h_ae9d6dd3ac3ef76c837fa476073136be1}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vmerge\+\_\+vxm\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aac22c050de0fbcc82aad36b3d87b44cc}{vmv\+\_\+v\+\_\+v\+\_\+i8m1}} (vint8m1\+\_\+t src)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a31435a7e8364f5c18fe58af3ead4c3c8}\label{riscv__vector_8h_a31435a7e8364f5c18fe58af3ead4c3c8}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vmv\+\_\+v\+\_\+v\+\_\+i8m2} (vint8m2\+\_\+t src)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac68e04b36965d00f62c82a3dc39809f4}\label{riscv__vector_8h_ac68e04b36965d00f62c82a3dc39809f4}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vmv\+\_\+v\+\_\+v\+\_\+i8m4} (vint8m4\+\_\+t src)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a951cc9c2dd26d01cdb3d3a4c40f64c34}\label{riscv__vector_8h_a951cc9c2dd26d01cdb3d3a4c40f64c34}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vmv\+\_\+v\+\_\+v\+\_\+i8m8} (vint8m8\+\_\+t src)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ade80b6cb24d7ae2c4db61b459d5e1809}{vmv\+\_\+v\+\_\+v\+\_\+i16m1}} (vint16m1\+\_\+t src)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afd950defb980c103910f0e1a57acb5f4}\label{riscv__vector_8h_afd950defb980c103910f0e1a57acb5f4}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vmv\+\_\+v\+\_\+v\+\_\+i16m2} (vint16m2\+\_\+t src)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1b7b9066f747b9d52364f9f8f9731a53}\label{riscv__vector_8h_a1b7b9066f747b9d52364f9f8f9731a53}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vmv\+\_\+v\+\_\+v\+\_\+i16m4} (vint16m4\+\_\+t src)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a43a97f4f0328d8e3a5b9ebc199fd6892}\label{riscv__vector_8h_a43a97f4f0328d8e3a5b9ebc199fd6892}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vmv\+\_\+v\+\_\+v\+\_\+i16m8} (vint16m8\+\_\+t src)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a98cf04381613e74677ca38b6203850f8}{vmv\+\_\+v\+\_\+v\+\_\+i32m1}} (vint32m1\+\_\+t src)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8262700400447d40fab3e446a64221e8}\label{riscv__vector_8h_a8262700400447d40fab3e446a64221e8}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vmv\+\_\+v\+\_\+v\+\_\+i32m2} (vint32m2\+\_\+t src)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aea684959ccc960dbed01a94fbbeb8c98}\label{riscv__vector_8h_aea684959ccc960dbed01a94fbbeb8c98}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vmv\+\_\+v\+\_\+v\+\_\+i32m4} (vint32m4\+\_\+t src)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa3209ee852fe94550e58c7dd42578599}\label{riscv__vector_8h_aa3209ee852fe94550e58c7dd42578599}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vmv\+\_\+v\+\_\+v\+\_\+i32m8} (vint32m8\+\_\+t src)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a13ea716c1d65877b9ee13ab80b17a2d9}{vmv\+\_\+v\+\_\+v\+\_\+u8m1}} (vuint8m1\+\_\+t src)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad7ce2ea0220317f9e66ac701de2cfc18}\label{riscv__vector_8h_ad7ce2ea0220317f9e66ac701de2cfc18}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vmv\+\_\+v\+\_\+v\+\_\+u8m2} (vuint8m2\+\_\+t src)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8678ea7bd6ae358f6c9f3094bab7be4e}\label{riscv__vector_8h_a8678ea7bd6ae358f6c9f3094bab7be4e}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vmv\+\_\+v\+\_\+v\+\_\+u8m4} (vuint8m4\+\_\+t src)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1bb6eb5609dc916ff80e248d38804508}\label{riscv__vector_8h_a1bb6eb5609dc916ff80e248d38804508}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vmv\+\_\+v\+\_\+v\+\_\+u8m8} (vuint8m8\+\_\+t src)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a13355e979fbb41c2af2b15fa519639ff}{vmv\+\_\+v\+\_\+v\+\_\+u16m1}} (vuint16m1\+\_\+t src)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afb9586a14e39fce5874bd3ac1b57b72b}\label{riscv__vector_8h_afb9586a14e39fce5874bd3ac1b57b72b}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vmv\+\_\+v\+\_\+v\+\_\+u16m2} (vuint16m2\+\_\+t src)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab6ee5e9f24c705f275f04ee0011471e3}\label{riscv__vector_8h_ab6ee5e9f24c705f275f04ee0011471e3}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vmv\+\_\+v\+\_\+v\+\_\+u16m4} (vuint16m4\+\_\+t src)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a685dc75a63d89b837320c94e6aa89dbd}\label{riscv__vector_8h_a685dc75a63d89b837320c94e6aa89dbd}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vmv\+\_\+v\+\_\+v\+\_\+u16m8} (vuint16m8\+\_\+t src)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a92b1df41d5702f9c8bb1ae4c3f59c832}{vmv\+\_\+v\+\_\+v\+\_\+u32m1}} (vuint32m1\+\_\+t src)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a00c1d2f2c582d7071bbb2ad934aca506}\label{riscv__vector_8h_a00c1d2f2c582d7071bbb2ad934aca506}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vmv\+\_\+v\+\_\+v\+\_\+u32m2} (vuint32m2\+\_\+t src)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4b620d30210cbc40762530d3c463e925}\label{riscv__vector_8h_a4b620d30210cbc40762530d3c463e925}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vmv\+\_\+v\+\_\+v\+\_\+u32m4} (vuint32m4\+\_\+t src)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0db7a3d16ad435861816a1966872dd1f}\label{riscv__vector_8h_a0db7a3d16ad435861816a1966872dd1f}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vmv\+\_\+v\+\_\+v\+\_\+u32m8} (vuint32m8\+\_\+t src)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af7945346956cc8ce2d81ede909c656a9}{vmv\+\_\+v\+\_\+x\+\_\+i8m1}} (int8\+\_\+t src)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac3e29d20851dcef879cc53fc7f0a4974}\label{riscv__vector_8h_ac3e29d20851dcef879cc53fc7f0a4974}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vmv\+\_\+v\+\_\+x\+\_\+i8m2} (int8\+\_\+t src)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab72d6a9065d0fe1af89379a880564f25}\label{riscv__vector_8h_ab72d6a9065d0fe1af89379a880564f25}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vmv\+\_\+v\+\_\+x\+\_\+i8m4} (int8\+\_\+t src)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2ac3bf79d3e98f4c71b31475df5822c8}\label{riscv__vector_8h_a2ac3bf79d3e98f4c71b31475df5822c8}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vmv\+\_\+v\+\_\+x\+\_\+i8m8} (int8\+\_\+t src)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a81ac023d33c4e2d5ce2e7f8d6f187237}{vmv\+\_\+v\+\_\+x\+\_\+i16m1}} (int16\+\_\+t src)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af45b10580a5d07f908720abdf42e3173}\label{riscv__vector_8h_af45b10580a5d07f908720abdf42e3173}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vmv\+\_\+v\+\_\+x\+\_\+i16m2} (int16\+\_\+t src)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a076a1574c7ff319b31ae1c8343d5c3c4}\label{riscv__vector_8h_a076a1574c7ff319b31ae1c8343d5c3c4}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vmv\+\_\+v\+\_\+x\+\_\+i16m4} (int16\+\_\+t src)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0767dec27bd3ace920a91504d586e91e}\label{riscv__vector_8h_a0767dec27bd3ace920a91504d586e91e}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vmv\+\_\+v\+\_\+x\+\_\+i16m8} (int16\+\_\+t src)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3122c85e2e4b534d5396dff590070aa4}{vmv\+\_\+v\+\_\+x\+\_\+i32m1}} (int32\+\_\+t src)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a07a136faa8c78df8d8d75ee839c4ede7}\label{riscv__vector_8h_a07a136faa8c78df8d8d75ee839c4ede7}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vmv\+\_\+v\+\_\+x\+\_\+i32m2} (int32\+\_\+t src)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a70b674f1d30afee26d0e1ae9aa9f81f2}\label{riscv__vector_8h_a70b674f1d30afee26d0e1ae9aa9f81f2}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vmv\+\_\+v\+\_\+x\+\_\+i32m4} (int32\+\_\+t src)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab0d07d62b7d6cf5649b75acf1abaddf9}\label{riscv__vector_8h_ab0d07d62b7d6cf5649b75acf1abaddf9}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vmv\+\_\+v\+\_\+x\+\_\+i32m8} (int32\+\_\+t src)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a78dac04a5c36cb7f6f6c33fb8cb42a02}{vmv\+\_\+v\+\_\+x\+\_\+u8m1}} (uint8\+\_\+t src)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a58adf93e9b1f7e3439217b3f8b50918c}\label{riscv__vector_8h_a58adf93e9b1f7e3439217b3f8b50918c}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vmv\+\_\+v\+\_\+x\+\_\+u8m2} (uint8\+\_\+t src)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a72d2c5b45c14eb6f88427ea176155422}\label{riscv__vector_8h_a72d2c5b45c14eb6f88427ea176155422}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vmv\+\_\+v\+\_\+x\+\_\+u8m4} (uint8\+\_\+t src)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2a879088f8737f4b164f1bb357800d00}\label{riscv__vector_8h_a2a879088f8737f4b164f1bb357800d00}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vmv\+\_\+v\+\_\+x\+\_\+u8m8} (uint8\+\_\+t src)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a9e262e5739633fb20cd751bab129bdfb}{vmv\+\_\+v\+\_\+x\+\_\+u16m1}} (uint16\+\_\+t src)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a819b97f9b4368cbcb913b8987aeea84d}\label{riscv__vector_8h_a819b97f9b4368cbcb913b8987aeea84d}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vmv\+\_\+v\+\_\+x\+\_\+u16m2} (uint16\+\_\+t src)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a88eecc48cbef262f78b5e73532235f34}\label{riscv__vector_8h_a88eecc48cbef262f78b5e73532235f34}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vmv\+\_\+v\+\_\+x\+\_\+u16m4} (uint16\+\_\+t src)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aaa7dfdd5c7f1615cb263a2650212320f}\label{riscv__vector_8h_aaa7dfdd5c7f1615cb263a2650212320f}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vmv\+\_\+v\+\_\+x\+\_\+u16m8} (uint16\+\_\+t src)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a0acf194366e8dd6b97e0aea8dca6c054}{vmv\+\_\+v\+\_\+x\+\_\+u32m1}} (uint32\+\_\+t src)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aac468c26b9ad7e50bbab6ca1ef34e4a4}\label{riscv__vector_8h_aac468c26b9ad7e50bbab6ca1ef34e4a4}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vmv\+\_\+v\+\_\+x\+\_\+u32m2} (uint32\+\_\+t src)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afd7fc0700c69c2b1d9f59745b59fda7d}\label{riscv__vector_8h_afd7fc0700c69c2b1d9f59745b59fda7d}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vmv\+\_\+v\+\_\+x\+\_\+u32m4} (uint32\+\_\+t src)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a83d7d2cc7d78b88d855f5afd1d59c9cf}\label{riscv__vector_8h_a83d7d2cc7d78b88d855f5afd1d59c9cf}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vmv\+\_\+v\+\_\+x\+\_\+u32m8} (uint32\+\_\+t src)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8f422b6e9166baaef227ae2f13ebd691}{vsaddu\+\_\+vv\+\_\+u8m1}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a20e697a779fa89e82af5f32174194c58}\label{riscv__vector_8h_a20e697a779fa89e82af5f32174194c58}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vsaddu\+\_\+vv\+\_\+u8m2} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a23c881a29a283dc95ad7a8b279fa8941}\label{riscv__vector_8h_a23c881a29a283dc95ad7a8b279fa8941}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vsaddu\+\_\+vv\+\_\+u8m4} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a552502e79dbc0fc415a4201e4d34d4d2}\label{riscv__vector_8h_a552502e79dbc0fc415a4201e4d34d4d2}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vsaddu\+\_\+vv\+\_\+u8m8} (vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac6b7f79822735c49bcbf0a6230a74261}{vsaddu\+\_\+vv\+\_\+u16m1}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1a49a6651f185b52ad0efd23aaee62cd}\label{riscv__vector_8h_a1a49a6651f185b52ad0efd23aaee62cd}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vsaddu\+\_\+vv\+\_\+u16m2} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab9cd653d57d28f2da3f35ae27b993aef}\label{riscv__vector_8h_ab9cd653d57d28f2da3f35ae27b993aef}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vsaddu\+\_\+vv\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acdedeba28d547988f62900ea6a0cc351}\label{riscv__vector_8h_acdedeba28d547988f62900ea6a0cc351}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vsaddu\+\_\+vv\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af7390af0fb4aecf0112c4ca1ad64e80d}{vsaddu\+\_\+vv\+\_\+u32m1}} (vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adde949821b13eda20e396c9d0d5c27be}\label{riscv__vector_8h_adde949821b13eda20e396c9d0d5c27be}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vsaddu\+\_\+vv\+\_\+u32m2} (vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa29f021b885a390bc55891dedce35cc6}\label{riscv__vector_8h_aa29f021b885a390bc55891dedce35cc6}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vsaddu\+\_\+vv\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aff767d28ac4bd4db793237167787a999}\label{riscv__vector_8h_aff767d28ac4bd4db793237167787a999}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vsaddu\+\_\+vv\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a863fc8653a31377d892e67fe2014bf68}{vsaddu\+\_\+vx\+\_\+u8m1}} (vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af122bb79fc9670b321200c2a24664cce}\label{riscv__vector_8h_af122bb79fc9670b321200c2a24664cce}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vsaddu\+\_\+vx\+\_\+u8m2} (vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af5133a7fc0a3c14e2d136eab320a752e}\label{riscv__vector_8h_af5133a7fc0a3c14e2d136eab320a752e}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vsaddu\+\_\+vx\+\_\+u8m4} (vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab5ef472bfcab4350bc6fd85684680801}\label{riscv__vector_8h_ab5ef472bfcab4350bc6fd85684680801}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vsaddu\+\_\+vx\+\_\+u8m8} (vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a9285fcc6a246833694150c3519531273}{vsaddu\+\_\+vx\+\_\+u16m1}} (vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1849463a4c8d17c6393c32fe7f1282ee}\label{riscv__vector_8h_a1849463a4c8d17c6393c32fe7f1282ee}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vsaddu\+\_\+vx\+\_\+u16m2} (vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a35699fb37fd5169d1ad9da572229b2a8}\label{riscv__vector_8h_a35699fb37fd5169d1ad9da572229b2a8}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vsaddu\+\_\+vx\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae0358a97058b3e52b339d8aef8c01732}\label{riscv__vector_8h_ae0358a97058b3e52b339d8aef8c01732}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vsaddu\+\_\+vx\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac2d9c607a057e22c8a95c7b520f6c7b4}{vsaddu\+\_\+vx\+\_\+u32m1}} (vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a77454d577766f627205f0e917fe5328a}\label{riscv__vector_8h_a77454d577766f627205f0e917fe5328a}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vsaddu\+\_\+vx\+\_\+u32m2} (vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6727aac814bb252d95337e59741b1646}\label{riscv__vector_8h_a6727aac814bb252d95337e59741b1646}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vsaddu\+\_\+vx\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3a64cdf13bf056b6b194b4ec8f73f7aa}\label{riscv__vector_8h_a3a64cdf13bf056b6b194b4ec8f73f7aa}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vsaddu\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa4b9f41f6f8a2c93c0574d2b85c2977f}{vsadd\+\_\+vv\+\_\+i8m1}} (vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aaa95e08756bbadd0a8be7d93111b606c}\label{riscv__vector_8h_aaa95e08756bbadd0a8be7d93111b606c}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vsadd\+\_\+vv\+\_\+i8m2} (vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5bce8b03a50069972a36eb72d73b1826}\label{riscv__vector_8h_a5bce8b03a50069972a36eb72d73b1826}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vsadd\+\_\+vv\+\_\+i8m4} (vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a606bfee66a294d2452d996ae54adae17}\label{riscv__vector_8h_a606bfee66a294d2452d996ae54adae17}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vsadd\+\_\+vv\+\_\+i8m8} (vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad53650a68e43b183229a7adf89a670aa}{vsadd\+\_\+vv\+\_\+i16m1}} (vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4ba3101619c3dccad8e190ce9e5b39ac}\label{riscv__vector_8h_a4ba3101619c3dccad8e190ce9e5b39ac}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vsadd\+\_\+vv\+\_\+i16m2} (vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a46b69c2ccdb74d0a2179cd3e221402b2}\label{riscv__vector_8h_a46b69c2ccdb74d0a2179cd3e221402b2}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vsadd\+\_\+vv\+\_\+i16m4} (vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a423c51cc893c43de51d317699c015970}\label{riscv__vector_8h_a423c51cc893c43de51d317699c015970}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vsadd\+\_\+vv\+\_\+i16m8} (vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a9bfdb84e2f5c2ce55be69d883152861d}{vsadd\+\_\+vv\+\_\+i32m1}} (vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2006a560d1d59db9b85af9b401892e6f}\label{riscv__vector_8h_a2006a560d1d59db9b85af9b401892e6f}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vsadd\+\_\+vv\+\_\+i32m2} (vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a53308c3f4f64ab95fdc08d847f7b3bc2}\label{riscv__vector_8h_a53308c3f4f64ab95fdc08d847f7b3bc2}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vsadd\+\_\+vv\+\_\+i32m4} (vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a45a2bff82e15a75ab2634c40c1dd75b0}\label{riscv__vector_8h_a45a2bff82e15a75ab2634c40c1dd75b0}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vsadd\+\_\+vv\+\_\+i32m8} (vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1c7d9d8a02f0154d1ecf83ce4b0488a1}{vsadd\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa1a150703d8b7e3218b3da455542e1a2}\label{riscv__vector_8h_aa1a150703d8b7e3218b3da455542e1a2}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vsadd\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a70c6e0eb099981c10cb16e9e9684c76f}\label{riscv__vector_8h_a70c6e0eb099981c10cb16e9e9684c76f}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vsadd\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aeeff591a5ac829abd951a070b21a683c}\label{riscv__vector_8h_aeeff591a5ac829abd951a070b21a683c}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vsadd\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2843cc4233341a3565b6e445b9d45f27}{vsadd\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa83246c92f6649336314d6ce3c05ba90}\label{riscv__vector_8h_aa83246c92f6649336314d6ce3c05ba90}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vsadd\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a186ef23b388c92a6fed791a67ea41f15}\label{riscv__vector_8h_a186ef23b388c92a6fed791a67ea41f15}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vsadd\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa06852642982e04aface2f3e0b8d9511}\label{riscv__vector_8h_aa06852642982e04aface2f3e0b8d9511}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vsadd\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af2a4140cc915b62d3778539145b1d7c1}{vsadd\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a81bc5d5e20f2f78ec4fcb5edf4680382}\label{riscv__vector_8h_a81bc5d5e20f2f78ec4fcb5edf4680382}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vsadd\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7ea50c5f3391aa893bcaf699c1b27f46}\label{riscv__vector_8h_a7ea50c5f3391aa893bcaf699c1b27f46}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vsadd\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a81842be75a8b47f9472d42bc2f6dc604}\label{riscv__vector_8h_a81842be75a8b47f9472d42bc2f6dc604}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vsadd\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a276e30909a3addd39fe7c0670f3c288b}{vssubu\+\_\+vv\+\_\+u8m1}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5e37a0e9e5b256652b2b7e807b5707ce}\label{riscv__vector_8h_a5e37a0e9e5b256652b2b7e807b5707ce}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vssubu\+\_\+vv\+\_\+u8m2} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad37c821956fbaf70f2b785fa6936ec6f}\label{riscv__vector_8h_ad37c821956fbaf70f2b785fa6936ec6f}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vssubu\+\_\+vv\+\_\+u8m4} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8a43b7cf0b54a93c27614efb8113e56d}\label{riscv__vector_8h_a8a43b7cf0b54a93c27614efb8113e56d}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vssubu\+\_\+vv\+\_\+u8m8} (vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a50be959686cfd190abc75a87a731ac9d}{vssubu\+\_\+vv\+\_\+u16m1}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4fb4eea7142cf4c69aef5437869c4c9b}\label{riscv__vector_8h_a4fb4eea7142cf4c69aef5437869c4c9b}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vssubu\+\_\+vv\+\_\+u16m2} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9fe0f966405131fd73895e16d6530136}\label{riscv__vector_8h_a9fe0f966405131fd73895e16d6530136}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vssubu\+\_\+vv\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad111f5598ced742f4e932700887135b7}\label{riscv__vector_8h_ad111f5598ced742f4e932700887135b7}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vssubu\+\_\+vv\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a52b5c6120db63a4e724276dc48fab652}{vssubu\+\_\+vv\+\_\+u32m1}} (vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0d42475f1c4266ac56a680ad75d4a77d}\label{riscv__vector_8h_a0d42475f1c4266ac56a680ad75d4a77d}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vssubu\+\_\+vv\+\_\+u32m2} (vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae46241a7385efd7c854a7e9d93b499f8}\label{riscv__vector_8h_ae46241a7385efd7c854a7e9d93b499f8}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vssubu\+\_\+vv\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a009a911924d87b8ed11237a924ccda04}\label{riscv__vector_8h_a009a911924d87b8ed11237a924ccda04}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vssubu\+\_\+vv\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac65a85a5d3702e35bde96894206d26c1}{vssubu\+\_\+vx\+\_\+u8m1}} (vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a15f99392d5241dacccae8de8fd62e348}\label{riscv__vector_8h_a15f99392d5241dacccae8de8fd62e348}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vssubu\+\_\+vx\+\_\+u8m2} (vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3c2205fd2e5db63b07ddc10b6f5c09a4}\label{riscv__vector_8h_a3c2205fd2e5db63b07ddc10b6f5c09a4}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vssubu\+\_\+vx\+\_\+u8m4} (vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a202156ec37b3f5247ea3721715ba7a71}\label{riscv__vector_8h_a202156ec37b3f5247ea3721715ba7a71}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vssubu\+\_\+vx\+\_\+u8m8} (vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a02f40ab4681df5c56b6f5bc4cef4e490}{vssubu\+\_\+vx\+\_\+u16m1}} (vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a503f0b7ae32f87b6f9515d6103c9cab6}\label{riscv__vector_8h_a503f0b7ae32f87b6f9515d6103c9cab6}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vssubu\+\_\+vx\+\_\+u16m2} (vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abec91c153f25afc3a0c4efec1568398f}\label{riscv__vector_8h_abec91c153f25afc3a0c4efec1568398f}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vssubu\+\_\+vx\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae605d017189dd2e4b7b8a87550e4ce3b}\label{riscv__vector_8h_ae605d017189dd2e4b7b8a87550e4ce3b}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vssubu\+\_\+vx\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_afcb9c6182909acf027902d2407071d5d}{vssubu\+\_\+vx\+\_\+u32m1}} (vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a27c4f3153d6cf802358aa13f9e71970e}\label{riscv__vector_8h_a27c4f3153d6cf802358aa13f9e71970e}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vssubu\+\_\+vx\+\_\+u32m2} (vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac97e3a1c2760a6adceae9807ba227487}\label{riscv__vector_8h_ac97e3a1c2760a6adceae9807ba227487}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vssubu\+\_\+vx\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2dcbce8b0520fd20bfe3a6b19df5836c}\label{riscv__vector_8h_a2dcbce8b0520fd20bfe3a6b19df5836c}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vssubu\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa2551fc20990ed97fb778e8a7275230f}{vssub\+\_\+vv\+\_\+i8m1}} (vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aaf7abc6e8fa3e7586f239a703a177f30}\label{riscv__vector_8h_aaf7abc6e8fa3e7586f239a703a177f30}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vssub\+\_\+vv\+\_\+i8m2} (vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6a714a1792adf74b523071d0dc5e83ce}\label{riscv__vector_8h_a6a714a1792adf74b523071d0dc5e83ce}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vssub\+\_\+vv\+\_\+i8m4} (vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a84ae9d2057e404f8a8ce1e8485f5a14e}\label{riscv__vector_8h_a84ae9d2057e404f8a8ce1e8485f5a14e}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vssub\+\_\+vv\+\_\+i8m8} (vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a843ca17a6f633cb28d3beac99b120ed6}{vssub\+\_\+vv\+\_\+i16m1}} (vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2c19f1b011bc24abeea372bdebf05785}\label{riscv__vector_8h_a2c19f1b011bc24abeea372bdebf05785}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vssub\+\_\+vv\+\_\+i16m2} (vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a58be1b7422087f58400d3cd9e24ec214}\label{riscv__vector_8h_a58be1b7422087f58400d3cd9e24ec214}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vssub\+\_\+vv\+\_\+i16m4} (vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae8fcceaacc0006f46ae3a7f1a592ca59}\label{riscv__vector_8h_ae8fcceaacc0006f46ae3a7f1a592ca59}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vssub\+\_\+vv\+\_\+i16m8} (vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae2d48b2c02a12c238ad13acef33048ed}{vssub\+\_\+vv\+\_\+i32m1}} (vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a72b40a6bd87bfb1b164eadab648e8a7a}\label{riscv__vector_8h_a72b40a6bd87bfb1b164eadab648e8a7a}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vssub\+\_\+vv\+\_\+i32m2} (vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab5200f553beea262e190c34e9d7adbd4}\label{riscv__vector_8h_ab5200f553beea262e190c34e9d7adbd4}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vssub\+\_\+vv\+\_\+i32m4} (vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7b4d615ef76d594ada2aa57c657f41a9}\label{riscv__vector_8h_a7b4d615ef76d594ada2aa57c657f41a9}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vssub\+\_\+vv\+\_\+i32m8} (vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_abbc2c372d8029825c76aae26b6defee7}{vssub\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acc24683ac76df07f9cb7145be5357c43}\label{riscv__vector_8h_acc24683ac76df07f9cb7145be5357c43}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vssub\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2e57c1219ec785ae38fd031c649d8f97}\label{riscv__vector_8h_a2e57c1219ec785ae38fd031c649d8f97}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vssub\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad08ee88cdad649d48ae8679288feb90e}\label{riscv__vector_8h_ad08ee88cdad649d48ae8679288feb90e}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vssub\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1c8c0a35291f1363c8221b24a0ab1298}{vssub\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a50d8a6ddf4ae2054579dbffe36a47248}\label{riscv__vector_8h_a50d8a6ddf4ae2054579dbffe36a47248}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vssub\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0a38de2add79fbe1d35b967263c7133d}\label{riscv__vector_8h_a0a38de2add79fbe1d35b967263c7133d}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vssub\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5197ddc6a44437dad41382cd45ecebd9}\label{riscv__vector_8h_a5197ddc6a44437dad41382cd45ecebd9}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vssub\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7b359b19c7c49b5de1c86d348692f848}{vssub\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acd75117937c10c7dc85aee242533909e}\label{riscv__vector_8h_acd75117937c10c7dc85aee242533909e}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vssub\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a56b76824ef2330724050e542474681de}\label{riscv__vector_8h_a56b76824ef2330724050e542474681de}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vssub\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1d29e3255360d5449b4d39d9cc633862}\label{riscv__vector_8h_a1d29e3255360d5449b4d39d9cc633862}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vssub\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a94543af1afcf0b36e0aaa982a2e77eec}{vsaddu\+\_\+vv\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acfe4bebd861d3ab445d2ac5df501c2e5}\label{riscv__vector_8h_acfe4bebd861d3ab445d2ac5df501c2e5}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vsaddu\+\_\+vv\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a26e578d3ee759a14154e24dcd6299051}\label{riscv__vector_8h_a26e578d3ee759a14154e24dcd6299051}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vsaddu\+\_\+vv\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adabce7c4acffc205ba5d864604abfb5b}\label{riscv__vector_8h_adabce7c4acffc205ba5d864604abfb5b}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vsaddu\+\_\+vv\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_afe645da14fea01e8d29f5171bc38e59b}{vsaddu\+\_\+vv\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a363a9604f21575d501c70193fcd62d9c}\label{riscv__vector_8h_a363a9604f21575d501c70193fcd62d9c}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vsaddu\+\_\+vv\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af9d89ff64a73bed57c2f311dc2dc36a6}\label{riscv__vector_8h_af9d89ff64a73bed57c2f311dc2dc36a6}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vsaddu\+\_\+vv\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6938a60713d50a2fef9c8155d4d39741}\label{riscv__vector_8h_a6938a60713d50a2fef9c8155d4d39741}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vsaddu\+\_\+vv\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a0bb92c194c3e2ff9c26b2da9f430a3e5}{vsaddu\+\_\+vv\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a90bc72e3ba07be1ce722f0e13517a49e}\label{riscv__vector_8h_a90bc72e3ba07be1ce722f0e13517a49e}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vsaddu\+\_\+vv\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a66f381b2f95c53218a16633d66d19404}\label{riscv__vector_8h_a66f381b2f95c53218a16633d66d19404}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vsaddu\+\_\+vv\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab52b54915d0a402f6b07b31bd3b3027f}\label{riscv__vector_8h_ab52b54915d0a402f6b07b31bd3b3027f}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vsaddu\+\_\+vv\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6ca91729ff7159c5439b4316ab25d61e}{vsaddu\+\_\+vx\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac0345d2b76733a3148a10c58d88c0faf}\label{riscv__vector_8h_ac0345d2b76733a3148a10c58d88c0faf}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vsaddu\+\_\+vx\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a54b431f25b866147132d41fb01bd37cf}\label{riscv__vector_8h_a54b431f25b866147132d41fb01bd37cf}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vsaddu\+\_\+vx\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa8627b05bf41e07a213f694ad584b7b9}\label{riscv__vector_8h_aa8627b05bf41e07a213f694ad584b7b9}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vsaddu\+\_\+vx\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af207d3fce0593d6660291055809a4bc2}{vsaddu\+\_\+vx\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7f8b89b8ce2339bb0d20165ece74d7f6}\label{riscv__vector_8h_a7f8b89b8ce2339bb0d20165ece74d7f6}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vsaddu\+\_\+vx\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a62ae3203fa6d32e8c44c8d84432cc10e}\label{riscv__vector_8h_a62ae3203fa6d32e8c44c8d84432cc10e}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vsaddu\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afc0e9eab945bc362861d73b4788e9ed0}\label{riscv__vector_8h_afc0e9eab945bc362861d73b4788e9ed0}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vsaddu\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa69ea3f2f347d746897a3de544189a9e}{vsaddu\+\_\+vx\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a45e344d13c12b4a10d151985d8efea56}\label{riscv__vector_8h_a45e344d13c12b4a10d151985d8efea56}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vsaddu\+\_\+vx\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a525b03246958064a6e3c729aeccc2edf}\label{riscv__vector_8h_a525b03246958064a6e3c729aeccc2edf}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vsaddu\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5a97234688fda4539544a24c9ed541af}\label{riscv__vector_8h_a5a97234688fda4539544a24c9ed541af}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vsaddu\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2e12d9f6385ff33231556b6d7a4f06f9}{vsadd\+\_\+vv\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1904123da6c8a472c2854630eac6eadd}\label{riscv__vector_8h_a1904123da6c8a472c2854630eac6eadd}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vsadd\+\_\+vv\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae119c596581e7a51790b6c96acd05f35}\label{riscv__vector_8h_ae119c596581e7a51790b6c96acd05f35}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vsadd\+\_\+vv\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad9cf0d629d4b69390f8d588bfeee80c3}\label{riscv__vector_8h_ad9cf0d629d4b69390f8d588bfeee80c3}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vsadd\+\_\+vv\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a99bdd5c69c14817c1211168f1bf234a3}{vsadd\+\_\+vv\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad8c0d9634a697be7dd0c13db03911776}\label{riscv__vector_8h_ad8c0d9634a697be7dd0c13db03911776}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vsadd\+\_\+vv\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a230cb5d55be3025619d4c93f133c58cf}\label{riscv__vector_8h_a230cb5d55be3025619d4c93f133c58cf}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vsadd\+\_\+vv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0532bab2b9891fe89c36e9950ae2de10}\label{riscv__vector_8h_a0532bab2b9891fe89c36e9950ae2de10}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vsadd\+\_\+vv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5bf3dab03f494ab4da22c2acd1bdf383}{vsadd\+\_\+vv\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab42a79ea530b3004ecb9e3d875f2cf2e}\label{riscv__vector_8h_ab42a79ea530b3004ecb9e3d875f2cf2e}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vsadd\+\_\+vv\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aec3a701238c24c9a712761e7d2b4cfa6}\label{riscv__vector_8h_aec3a701238c24c9a712761e7d2b4cfa6}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vsadd\+\_\+vv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a92058f011d9a13761e0d1b5290c4b2c5}\label{riscv__vector_8h_a92058f011d9a13761e0d1b5290c4b2c5}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vsadd\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac37ece75d6f8d8e01fe1cde25213a4ce}{vsadd\+\_\+vx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae6eeef347e33974e3fcb664b6a63d561}\label{riscv__vector_8h_ae6eeef347e33974e3fcb664b6a63d561}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vsadd\+\_\+vx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a611e15d4cad18037bbeda45d9ddad846}\label{riscv__vector_8h_a611e15d4cad18037bbeda45d9ddad846}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vsadd\+\_\+vx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a73b6e948cd9f921ee89242ece11f2315}\label{riscv__vector_8h_a73b6e948cd9f921ee89242ece11f2315}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vsadd\+\_\+vx\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a78199230d9b4a92c567c01b4320d1473}{vsadd\+\_\+vx\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a421c0896c40adef2219009b563e29615}\label{riscv__vector_8h_a421c0896c40adef2219009b563e29615}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vsadd\+\_\+vx\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a27519eaf443b017eb3f7f3383158eedf}\label{riscv__vector_8h_a27519eaf443b017eb3f7f3383158eedf}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vsadd\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6dc38daad4b20877ab948808266bfb49}\label{riscv__vector_8h_a6dc38daad4b20877ab948808266bfb49}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vsadd\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae3a63811e77cbcbbf3c54d5fab3a2376}{vsadd\+\_\+vx\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a67e6fb77c6e4e1afbba8b86b4ebbb5d3}\label{riscv__vector_8h_a67e6fb77c6e4e1afbba8b86b4ebbb5d3}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vsadd\+\_\+vx\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0a7e2a5c242a294320a92c5d79e5b5a6}\label{riscv__vector_8h_a0a7e2a5c242a294320a92c5d79e5b5a6}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vsadd\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adafe06a66aa072f94dbc3c81df39cb62}\label{riscv__vector_8h_adafe06a66aa072f94dbc3c81df39cb62}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vsadd\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a00ab2c04e693418f07fad10f35b027e7}{vssubu\+\_\+vv\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac8c96f00448c720e0aa7d9dea4e1e4ee}\label{riscv__vector_8h_ac8c96f00448c720e0aa7d9dea4e1e4ee}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vssubu\+\_\+vv\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1a358546e647b6a17206727c687b4e8b}\label{riscv__vector_8h_a1a358546e647b6a17206727c687b4e8b}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vssubu\+\_\+vv\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa7473011c00c8bec72c608caa5004732}\label{riscv__vector_8h_aa7473011c00c8bec72c608caa5004732}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vssubu\+\_\+vv\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3a2aab6fe260b57fa4a991149a10ea85}{vssubu\+\_\+vv\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8582da0108fe0c3b77f012a1df056349}\label{riscv__vector_8h_a8582da0108fe0c3b77f012a1df056349}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vssubu\+\_\+vv\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6559a11b04d13c484aa60941bf51a5f5}\label{riscv__vector_8h_a6559a11b04d13c484aa60941bf51a5f5}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vssubu\+\_\+vv\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1c3c4b40fa7f82e756e84ccf01ccfac0}\label{riscv__vector_8h_a1c3c4b40fa7f82e756e84ccf01ccfac0}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vssubu\+\_\+vv\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae98a777da31629a7cb0bba34cd8ee984}{vssubu\+\_\+vv\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ace7615e0fdd8ad843ba46da36fdea921}\label{riscv__vector_8h_ace7615e0fdd8ad843ba46da36fdea921}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vssubu\+\_\+vv\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a52ba934c70c88482582a2120da554699}\label{riscv__vector_8h_a52ba934c70c88482582a2120da554699}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vssubu\+\_\+vv\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a13262dbb2a182ff8de0f06bfdd9e961d}\label{riscv__vector_8h_a13262dbb2a182ff8de0f06bfdd9e961d}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vssubu\+\_\+vv\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a26a4729551f1c7a47759c2fc946243f3}{vssubu\+\_\+vx\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a13af3927e0a41e0a56efd78e9f40e898}\label{riscv__vector_8h_a13af3927e0a41e0a56efd78e9f40e898}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vssubu\+\_\+vx\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8efcf0961f145a5547f94db766d21716}\label{riscv__vector_8h_a8efcf0961f145a5547f94db766d21716}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vssubu\+\_\+vx\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6f0de647c6f032997a4a011bf0f242b6}\label{riscv__vector_8h_a6f0de647c6f032997a4a011bf0f242b6}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vssubu\+\_\+vx\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a0833792cac3ca37e8071ac268995419a}{vssubu\+\_\+vx\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a712710fd175e66ed5ba01d0c959da259}\label{riscv__vector_8h_a712710fd175e66ed5ba01d0c959da259}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vssubu\+\_\+vx\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6155dc30f13c3b92cbc8d6d9c96433e4}\label{riscv__vector_8h_a6155dc30f13c3b92cbc8d6d9c96433e4}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vssubu\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aba7907165ac6ccf88b523fb8d6ae8fdc}\label{riscv__vector_8h_aba7907165ac6ccf88b523fb8d6ae8fdc}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vssubu\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a525dd1873c83468d4b393336f948940f}{vssubu\+\_\+vx\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0ae7bca4a752b4c63c1e5f48a68973c7}\label{riscv__vector_8h_a0ae7bca4a752b4c63c1e5f48a68973c7}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vssubu\+\_\+vx\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4ab7c4954fe07c515f5f3891b63c4bc1}\label{riscv__vector_8h_a4ab7c4954fe07c515f5f3891b63c4bc1}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vssubu\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac4a86bfc696349e417942eb14777c5b4}\label{riscv__vector_8h_ac4a86bfc696349e417942eb14777c5b4}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vssubu\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5843a1937f4f1b95aa03d34e818ae8da}{vssub\+\_\+vv\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae0fb80e1494b99a6e814ca244a8d1762}\label{riscv__vector_8h_ae0fb80e1494b99a6e814ca244a8d1762}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vssub\+\_\+vv\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8adfc4f84df8d78df0f9d4bde92ee20f}\label{riscv__vector_8h_a8adfc4f84df8d78df0f9d4bde92ee20f}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vssub\+\_\+vv\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa676d9fd05aa6c84a0f23a5660cfbfd1}\label{riscv__vector_8h_aa676d9fd05aa6c84a0f23a5660cfbfd1}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vssub\+\_\+vv\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aca869419a7ab294b0822f61225fed150}{vssub\+\_\+vv\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae8dc03d661f969b5b415fb4be5a384ec}\label{riscv__vector_8h_ae8dc03d661f969b5b415fb4be5a384ec}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vssub\+\_\+vv\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a345762268d1d4c232e8a7d1f34316f06}\label{riscv__vector_8h_a345762268d1d4c232e8a7d1f34316f06}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vssub\+\_\+vv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aeae59187b997d05b777cbb7f2935d40d}\label{riscv__vector_8h_aeae59187b997d05b777cbb7f2935d40d}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vssub\+\_\+vv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af6336304a26a4f73d40db99f35f452e7}{vssub\+\_\+vv\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1fc7768af262331baea1e5791dcd8536}\label{riscv__vector_8h_a1fc7768af262331baea1e5791dcd8536}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vssub\+\_\+vv\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abdcc28fbcff160dbebfe625ad3273096}\label{riscv__vector_8h_abdcc28fbcff160dbebfe625ad3273096}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vssub\+\_\+vv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a41337dbd41c38d720328c9c709b6fbde}\label{riscv__vector_8h_a41337dbd41c38d720328c9c709b6fbde}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vssub\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a65d5cbbd967f1c43bfc1a561a7e83887}{vssub\+\_\+vx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae191d3a7fcf303052202024b75bd6cbf}\label{riscv__vector_8h_ae191d3a7fcf303052202024b75bd6cbf}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vssub\+\_\+vx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a11ebd55230f80d21dbcde785f47b00df}\label{riscv__vector_8h_a11ebd55230f80d21dbcde785f47b00df}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vssub\+\_\+vx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acb3d4c52627c4ae4f8caba4ecfd0758e}\label{riscv__vector_8h_acb3d4c52627c4ae4f8caba4ecfd0758e}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vssub\+\_\+vx\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8697d21171047e8f8f42fb2a37974211}{vssub\+\_\+vx\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9874885769d0b4c17456866988236030}\label{riscv__vector_8h_a9874885769d0b4c17456866988236030}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vssub\+\_\+vx\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a20ecd1253b4843225c5cd821224b87b4}\label{riscv__vector_8h_a20ecd1253b4843225c5cd821224b87b4}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vssub\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abdbd51b3d29083c6249558d29eef8cb2}\label{riscv__vector_8h_abdbd51b3d29083c6249558d29eef8cb2}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vssub\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8f6533466674add6b01e8da9f78a1454}{vssub\+\_\+vx\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab34aaea59be81c0f81ddf3482bc02b37}\label{riscv__vector_8h_ab34aaea59be81c0f81ddf3482bc02b37}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vssub\+\_\+vx\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adc33924c908340aadb8218b417c51fc3}\label{riscv__vector_8h_adc33924c908340aadb8218b417c51fc3}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vssub\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a89d494d42eb6c48f6eb585eb71511c76}\label{riscv__vector_8h_a89d494d42eb6c48f6eb585eb71511c76}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vssub\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_acad9bbd8ad0fec29ad376e9781349de7}{vaaddu\+\_\+vv\+\_\+u8m1}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9d3c1d23b3daaca842116932a33c627a}\label{riscv__vector_8h_a9d3c1d23b3daaca842116932a33c627a}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vaaddu\+\_\+vv\+\_\+u8m2} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a14a3143916ff51eb562fb66f70d2dd7d}\label{riscv__vector_8h_a14a3143916ff51eb562fb66f70d2dd7d}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vaaddu\+\_\+vv\+\_\+u8m4} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae96066a0edf499646a76b74aa2241391}\label{riscv__vector_8h_ae96066a0edf499646a76b74aa2241391}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vaaddu\+\_\+vv\+\_\+u8m8} (vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af57db902596fabfb0da1bf33fd3dcfbc}{vaaddu\+\_\+vv\+\_\+u16m1}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a17bbb317bdce6bbcc10f7363cdd29a1d}\label{riscv__vector_8h_a17bbb317bdce6bbcc10f7363cdd29a1d}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vaaddu\+\_\+vv\+\_\+u16m2} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae2aa07330276283719f75a82b7a20004}\label{riscv__vector_8h_ae2aa07330276283719f75a82b7a20004}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vaaddu\+\_\+vv\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a56c22fa619a907cead2ea9ae0aeb6d0e}\label{riscv__vector_8h_a56c22fa619a907cead2ea9ae0aeb6d0e}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vaaddu\+\_\+vv\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a975198772bc986deeb1da16ab1389e2d}{vaaddu\+\_\+vv\+\_\+u32m1}} (vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a95b68a00fe7bb1487a8f40a801d1cd4c}\label{riscv__vector_8h_a95b68a00fe7bb1487a8f40a801d1cd4c}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vaaddu\+\_\+vv\+\_\+u32m2} (vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a129a5c75d6288354fc7aa09c38ddbda6}\label{riscv__vector_8h_a129a5c75d6288354fc7aa09c38ddbda6}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vaaddu\+\_\+vv\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a478930bd3874444087d0cfd6730afb8c}\label{riscv__vector_8h_a478930bd3874444087d0cfd6730afb8c}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vaaddu\+\_\+vv\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a4d1cf5aa23367fcd893091db91e00c37}{vaaddu\+\_\+vx\+\_\+u8m1}} (vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9f814129b7bd447a52d3ffa0dc507812}\label{riscv__vector_8h_a9f814129b7bd447a52d3ffa0dc507812}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vaaddu\+\_\+vx\+\_\+u8m2} (vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7df77c8f2025a146709172efcbf61cd0}\label{riscv__vector_8h_a7df77c8f2025a146709172efcbf61cd0}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vaaddu\+\_\+vx\+\_\+u8m4} (vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1beab3c0b59311a87f72e71bd48f7183}\label{riscv__vector_8h_a1beab3c0b59311a87f72e71bd48f7183}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vaaddu\+\_\+vx\+\_\+u8m8} (vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3d0479b0d410a8bc2cae167f7ad51ddb}{vaaddu\+\_\+vx\+\_\+u16m1}} (vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a391af8e024e83ceee1b55463294d3d97}\label{riscv__vector_8h_a391af8e024e83ceee1b55463294d3d97}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vaaddu\+\_\+vx\+\_\+u16m2} (vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a46a6dd61c7ad63bff62025b45da0c3f2}\label{riscv__vector_8h_a46a6dd61c7ad63bff62025b45da0c3f2}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vaaddu\+\_\+vx\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa9f93cb247d5ed7e89d44085923a25c4}\label{riscv__vector_8h_aa9f93cb247d5ed7e89d44085923a25c4}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vaaddu\+\_\+vx\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a29f11d223a781a8663a878b570c77276}{vaaddu\+\_\+vx\+\_\+u32m1}} (vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6db5cc1a3ecd1738af13533603ba0241}\label{riscv__vector_8h_a6db5cc1a3ecd1738af13533603ba0241}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vaaddu\+\_\+vx\+\_\+u32m2} (vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3df86be29e3e87a20a90f2aa71d3e273}\label{riscv__vector_8h_a3df86be29e3e87a20a90f2aa71d3e273}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vaaddu\+\_\+vx\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aef85e8e62dfa09ee6d5901ceb33b0ff8}\label{riscv__vector_8h_aef85e8e62dfa09ee6d5901ceb33b0ff8}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vaaddu\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a789dc1944e4685205a41f1c7792a9997}{vaadd\+\_\+vv\+\_\+i8m1}} (vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab7396cf483445f64932f26f54e37e1e1}\label{riscv__vector_8h_ab7396cf483445f64932f26f54e37e1e1}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vaadd\+\_\+vv\+\_\+i8m2} (vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ade321defb938b3d18dbf89df5e94bd34}\label{riscv__vector_8h_ade321defb938b3d18dbf89df5e94bd34}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vaadd\+\_\+vv\+\_\+i8m4} (vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ace7815df5e5eb92f36162019145f0cca}\label{riscv__vector_8h_ace7815df5e5eb92f36162019145f0cca}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vaadd\+\_\+vv\+\_\+i8m8} (vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a03806c1979f5cc63ef207065b5170f77}{vaadd\+\_\+vv\+\_\+i16m1}} (vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae76551682368bb22cc51c99b1db89749}\label{riscv__vector_8h_ae76551682368bb22cc51c99b1db89749}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vaadd\+\_\+vv\+\_\+i16m2} (vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_addcdcc976926a9f0fb3bfb10eb3974ea}\label{riscv__vector_8h_addcdcc976926a9f0fb3bfb10eb3974ea}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vaadd\+\_\+vv\+\_\+i16m4} (vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6d5183eb2c965225d60670b91a3a8386}\label{riscv__vector_8h_a6d5183eb2c965225d60670b91a3a8386}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vaadd\+\_\+vv\+\_\+i16m8} (vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a0f5c25f0c0d6537e8ff99fa89c5def94}{vaadd\+\_\+vv\+\_\+i32m1}} (vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa3cd1f0e9af60fbadad10c17f511af8d}\label{riscv__vector_8h_aa3cd1f0e9af60fbadad10c17f511af8d}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vaadd\+\_\+vv\+\_\+i32m2} (vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a09140e70a699aa37fcf0e5fdd2e7ae7a}\label{riscv__vector_8h_a09140e70a699aa37fcf0e5fdd2e7ae7a}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vaadd\+\_\+vv\+\_\+i32m4} (vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a23800953990aa4188731449ba3ff67cb}\label{riscv__vector_8h_a23800953990aa4188731449ba3ff67cb}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vaadd\+\_\+vv\+\_\+i32m8} (vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3047187fc493546d8a05ebde31573293}{vaadd\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a704ede7e6ca7b3a5d86b29b10adec908}\label{riscv__vector_8h_a704ede7e6ca7b3a5d86b29b10adec908}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vaadd\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a415bc4e063595c2cb61aa1ffc1518702}\label{riscv__vector_8h_a415bc4e063595c2cb61aa1ffc1518702}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vaadd\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a09d348ee2c250068b2ebeec1e15a046d}\label{riscv__vector_8h_a09d348ee2c250068b2ebeec1e15a046d}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vaadd\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ace70f4a765689ce82b8988e962ecdaa9}{vaadd\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8dfea7dc446a48da6c3a0918d49805aa}\label{riscv__vector_8h_a8dfea7dc446a48da6c3a0918d49805aa}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vaadd\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a07bd216cef6d9cb38de3fb84beb6bd7f}\label{riscv__vector_8h_a07bd216cef6d9cb38de3fb84beb6bd7f}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vaadd\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3e425eb4120477430d90bd88237b1df5}\label{riscv__vector_8h_a3e425eb4120477430d90bd88237b1df5}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vaadd\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa880e0ce271e83ea08aa66115d7dd033}{vaadd\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a07e85aeebc5038062e0522f294d3a0aa}\label{riscv__vector_8h_a07e85aeebc5038062e0522f294d3a0aa}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vaadd\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afcefea9f249c46437a18bae4ed294149}\label{riscv__vector_8h_afcefea9f249c46437a18bae4ed294149}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vaadd\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a38e6dc7d065ab832e28a66915333bae1}\label{riscv__vector_8h_a38e6dc7d065ab832e28a66915333bae1}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vaadd\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a4caefbd903909e41de4766bb51620a4d}{vasubu\+\_\+vv\+\_\+u8m1}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a94b7e13cef594c3dd3053c6cf015d590}\label{riscv__vector_8h_a94b7e13cef594c3dd3053c6cf015d590}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vasubu\+\_\+vv\+\_\+u8m2} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa5a022870fe919f780ef2005f18c9f1b}\label{riscv__vector_8h_aa5a022870fe919f780ef2005f18c9f1b}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vasubu\+\_\+vv\+\_\+u8m4} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adea134c1d0b0d608ab653b1cc5c9cfce}\label{riscv__vector_8h_adea134c1d0b0d608ab653b1cc5c9cfce}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vasubu\+\_\+vv\+\_\+u8m8} (vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a65c22433841a8589fb0180d38d062d34}{vasubu\+\_\+vv\+\_\+u16m1}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae72094ef5c5b20245e21823e951f9065}\label{riscv__vector_8h_ae72094ef5c5b20245e21823e951f9065}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vasubu\+\_\+vv\+\_\+u16m2} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae87d06e9f22ee8cc06314571f7603c6e}\label{riscv__vector_8h_ae87d06e9f22ee8cc06314571f7603c6e}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vasubu\+\_\+vv\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aecf1185050ef9acb6b1ad22f022a32c2}\label{riscv__vector_8h_aecf1185050ef9acb6b1ad22f022a32c2}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vasubu\+\_\+vv\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af289b1d7bdcb4349bef73efa71a057ca}{vasubu\+\_\+vv\+\_\+u32m1}} (vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0aa24f467ac825b0f5560a2268c36c9d}\label{riscv__vector_8h_a0aa24f467ac825b0f5560a2268c36c9d}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vasubu\+\_\+vv\+\_\+u32m2} (vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7c007a0db865e1afec1c5201844ce2ba}\label{riscv__vector_8h_a7c007a0db865e1afec1c5201844ce2ba}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vasubu\+\_\+vv\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a613db34a1eeecfa48566ff07aa83bfe5}\label{riscv__vector_8h_a613db34a1eeecfa48566ff07aa83bfe5}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vasubu\+\_\+vv\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5a158ed0985d8328cc3818fde693bb00}{vasubu\+\_\+vx\+\_\+u8m1}} (vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9e1eeabe6fd18912db74c140fb1a5e59}\label{riscv__vector_8h_a9e1eeabe6fd18912db74c140fb1a5e59}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vasubu\+\_\+vx\+\_\+u8m2} (vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac0f94a33da3023d401964e6cafd58184}\label{riscv__vector_8h_ac0f94a33da3023d401964e6cafd58184}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vasubu\+\_\+vx\+\_\+u8m4} (vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6dec448a18a27f0188c96ced138115db}\label{riscv__vector_8h_a6dec448a18a27f0188c96ced138115db}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vasubu\+\_\+vx\+\_\+u8m8} (vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5054c5f1cb3fccd2379f75fd86d9fad8}{vasubu\+\_\+vx\+\_\+u16m1}} (vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a438cc678e0d6c091ff23fcea22d94bae}\label{riscv__vector_8h_a438cc678e0d6c091ff23fcea22d94bae}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vasubu\+\_\+vx\+\_\+u16m2} (vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab31744db9296d50c3fe2813c4e892f8f}\label{riscv__vector_8h_ab31744db9296d50c3fe2813c4e892f8f}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vasubu\+\_\+vx\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ace297ed824c2c1f223cce5aa6afc449f}\label{riscv__vector_8h_ace297ed824c2c1f223cce5aa6afc449f}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vasubu\+\_\+vx\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a89b2855c81a092d818e9cc1a5b203fac}{vasubu\+\_\+vx\+\_\+u32m1}} (vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adfbf6e196b94f28aa8e9516de6579e35}\label{riscv__vector_8h_adfbf6e196b94f28aa8e9516de6579e35}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vasubu\+\_\+vx\+\_\+u32m2} (vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a204e61518b987cf8486d4a85374b6d0b}\label{riscv__vector_8h_a204e61518b987cf8486d4a85374b6d0b}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vasubu\+\_\+vx\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6f2684b650c1fec89d33853045f97c66}\label{riscv__vector_8h_a6f2684b650c1fec89d33853045f97c66}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vasubu\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad1967d56c792892ba7caf7ff3061dc18}{vasub\+\_\+vv\+\_\+i8m1}} (vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a22f0dd3e149fa70d7f789329a936c819}\label{riscv__vector_8h_a22f0dd3e149fa70d7f789329a936c819}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vasub\+\_\+vv\+\_\+i8m2} (vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a76de8e5b42bb62b1ffd19efc403fe13d}\label{riscv__vector_8h_a76de8e5b42bb62b1ffd19efc403fe13d}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vasub\+\_\+vv\+\_\+i8m4} (vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a67aa1f27f41beb41dc8f59fec9ff3e59}\label{riscv__vector_8h_a67aa1f27f41beb41dc8f59fec9ff3e59}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vasub\+\_\+vv\+\_\+i8m8} (vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad722f78ab473a56008fe06609ce7f5bb}{vasub\+\_\+vv\+\_\+i16m1}} (vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad6a6a8b8c7b563f0ea37c7f32d012c1f}\label{riscv__vector_8h_ad6a6a8b8c7b563f0ea37c7f32d012c1f}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vasub\+\_\+vv\+\_\+i16m2} (vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_add2bb226905e45e4101e4a79b945b51d}\label{riscv__vector_8h_add2bb226905e45e4101e4a79b945b51d}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vasub\+\_\+vv\+\_\+i16m4} (vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa780e404a84e6161ffcaf19a4d162826}\label{riscv__vector_8h_aa780e404a84e6161ffcaf19a4d162826}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vasub\+\_\+vv\+\_\+i16m8} (vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a26fc81ca95308ed37e90b8e58efb0684}{vasub\+\_\+vv\+\_\+i32m1}} (vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac6f580c5cad0e63622ad246fa6556b41}\label{riscv__vector_8h_ac6f580c5cad0e63622ad246fa6556b41}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vasub\+\_\+vv\+\_\+i32m2} (vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac0fceb2df956c25dbaf2f97155fb74bd}\label{riscv__vector_8h_ac0fceb2df956c25dbaf2f97155fb74bd}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vasub\+\_\+vv\+\_\+i32m4} (vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a263ee05c669b9dd8a867ddabc873c5fb}\label{riscv__vector_8h_a263ee05c669b9dd8a867ddabc873c5fb}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vasub\+\_\+vv\+\_\+i32m8} (vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2933dc4d0e87b5984d73719f8b2feb76}{vasub\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4382c4e5ee1aa383e26805f919a15176}\label{riscv__vector_8h_a4382c4e5ee1aa383e26805f919a15176}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vasub\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a97fc1fc2a0716d93cccdca26c9822243}\label{riscv__vector_8h_a97fc1fc2a0716d93cccdca26c9822243}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vasub\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6416bd4266503e7e4dabe739b431b58d}\label{riscv__vector_8h_a6416bd4266503e7e4dabe739b431b58d}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vasub\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3ab4a97282a7588d363d0bb62d20ad14}{vasub\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a78f1e8cc1ebed0e197fbd4e5b8ef3f49}\label{riscv__vector_8h_a78f1e8cc1ebed0e197fbd4e5b8ef3f49}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vasub\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5a045fefff0810cdabafb3747484c1c5}\label{riscv__vector_8h_a5a045fefff0810cdabafb3747484c1c5}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vasub\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7f0847a15cb8d691a9fd7b48ad04926c}\label{riscv__vector_8h_a7f0847a15cb8d691a9fd7b48ad04926c}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vasub\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af097ba933b7d40ece838880e8db3e4bb}{vasub\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5739eaf3778d07d20503a8e0b3741f29}\label{riscv__vector_8h_a5739eaf3778d07d20503a8e0b3741f29}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vasub\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8fc24325c923ef47906f53c41f366c7b}\label{riscv__vector_8h_a8fc24325c923ef47906f53c41f366c7b}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vasub\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1fcc95fd72ff2240ea5b8789c5b16f20}\label{riscv__vector_8h_a1fcc95fd72ff2240ea5b8789c5b16f20}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vasub\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aae18186c4ebea5fa52661195877c98ed}{vaaddu\+\_\+vv\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a692b56b2dd72b994a1fc3524496359a9}\label{riscv__vector_8h_a692b56b2dd72b994a1fc3524496359a9}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vaaddu\+\_\+vv\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a28b7666bd9fb8fd5103eff30d5b8f231}\label{riscv__vector_8h_a28b7666bd9fb8fd5103eff30d5b8f231}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vaaddu\+\_\+vv\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3f776cff3a09448060ff776e32acda37}\label{riscv__vector_8h_a3f776cff3a09448060ff776e32acda37}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vaaddu\+\_\+vv\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af7222a8f9d035a9b702bb87424873150}{vaaddu\+\_\+vv\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_accdd8ab1e0f5dd65d3109e00d964ef46}\label{riscv__vector_8h_accdd8ab1e0f5dd65d3109e00d964ef46}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vaaddu\+\_\+vv\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a74a1b8796737c296903eb25cd61833c4}\label{riscv__vector_8h_a74a1b8796737c296903eb25cd61833c4}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vaaddu\+\_\+vv\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0aeac9df376b32d66361cdbbcb7ddec4}\label{riscv__vector_8h_a0aeac9df376b32d66361cdbbcb7ddec4}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vaaddu\+\_\+vv\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a4524c0ebdeea944663b781f13a069b58}{vaaddu\+\_\+vv\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a44beae1cff629b61c9197103c87654aa}\label{riscv__vector_8h_a44beae1cff629b61c9197103c87654aa}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vaaddu\+\_\+vv\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a76acfeab7af646b2f66977c349065bcc}\label{riscv__vector_8h_a76acfeab7af646b2f66977c349065bcc}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vaaddu\+\_\+vv\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a811e60631ae4a08aa9a85467987d0572}\label{riscv__vector_8h_a811e60631ae4a08aa9a85467987d0572}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vaaddu\+\_\+vv\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8fae4be48ea2dd1e5e6cb76200f6a5db}{vaaddu\+\_\+vx\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a20bf8f6e54fc54dec591ee94375eddc8}\label{riscv__vector_8h_a20bf8f6e54fc54dec591ee94375eddc8}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vaaddu\+\_\+vx\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0eba71112cf0c6ba7f164f5539c6448e}\label{riscv__vector_8h_a0eba71112cf0c6ba7f164f5539c6448e}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vaaddu\+\_\+vx\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae22ff7ef7f1d3998f85c6786a6be67b6}\label{riscv__vector_8h_ae22ff7ef7f1d3998f85c6786a6be67b6}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vaaddu\+\_\+vx\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a998a171dc194cac9e1972ae04882685d}{vaaddu\+\_\+vx\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8d3d2455b4957dad232e4a22fbc60aee}\label{riscv__vector_8h_a8d3d2455b4957dad232e4a22fbc60aee}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vaaddu\+\_\+vx\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a992485fbed0abe81e979d221e32b7e30}\label{riscv__vector_8h_a992485fbed0abe81e979d221e32b7e30}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vaaddu\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a92c17626b553e8134a9f2132c783d231}\label{riscv__vector_8h_a92c17626b553e8134a9f2132c783d231}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vaaddu\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa16e539cd0777259b40d8f7f4b38840c}{vaaddu\+\_\+vx\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae50c9ed54a2f6c7eed50f00331c15b2d}\label{riscv__vector_8h_ae50c9ed54a2f6c7eed50f00331c15b2d}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vaaddu\+\_\+vx\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a200a29e7045823ce992d33556f648641}\label{riscv__vector_8h_a200a29e7045823ce992d33556f648641}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vaaddu\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a54c16612a96b017bd478ac5888e6f053}\label{riscv__vector_8h_a54c16612a96b017bd478ac5888e6f053}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vaaddu\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3afe7b54e2f8916491e599cb017963f6}{vaadd\+\_\+vv\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad0a9a3dad669ec47760d84d46c37f4e9}\label{riscv__vector_8h_ad0a9a3dad669ec47760d84d46c37f4e9}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vaadd\+\_\+vv\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad7219efd170f69a90521b0c8e46dffeb}\label{riscv__vector_8h_ad7219efd170f69a90521b0c8e46dffeb}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vaadd\+\_\+vv\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af7c4ab5d0b9a49080d2f42ca8d245986}\label{riscv__vector_8h_af7c4ab5d0b9a49080d2f42ca8d245986}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vaadd\+\_\+vv\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8219b20bbbf74d118e96ef46f29622e9}{vaadd\+\_\+vv\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a43d43998f032058485a300257a55d610}\label{riscv__vector_8h_a43d43998f032058485a300257a55d610}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vaadd\+\_\+vv\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a92ab9b2fed12425f33f548c85ec35ac1}\label{riscv__vector_8h_a92ab9b2fed12425f33f548c85ec35ac1}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vaadd\+\_\+vv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5c12414ad50b7eeb6b227f8e5966892e}\label{riscv__vector_8h_a5c12414ad50b7eeb6b227f8e5966892e}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vaadd\+\_\+vv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac6f738b79d61616098fc6e403cefdeba}{vaadd\+\_\+vv\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac83b6c2739cd52d08dd94e6104558a7b}\label{riscv__vector_8h_ac83b6c2739cd52d08dd94e6104558a7b}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vaadd\+\_\+vv\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac0a0ddbfa40524b5f4d372bd3b601aa0}\label{riscv__vector_8h_ac0a0ddbfa40524b5f4d372bd3b601aa0}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vaadd\+\_\+vv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1ec0563b390b26cbd24373f540277668}\label{riscv__vector_8h_a1ec0563b390b26cbd24373f540277668}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vaadd\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae5fd5f45dbfe11312e9b3e4428b68414}{vaadd\+\_\+vx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adec018892870098c5fff951044b328fb}\label{riscv__vector_8h_adec018892870098c5fff951044b328fb}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vaadd\+\_\+vx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0ec1e78482a446cdb5cdb8a883b7bfea}\label{riscv__vector_8h_a0ec1e78482a446cdb5cdb8a883b7bfea}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vaadd\+\_\+vx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a69f483233b2aeec92d97d646215656c9}\label{riscv__vector_8h_a69f483233b2aeec92d97d646215656c9}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vaadd\+\_\+vx\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a199444867595cdd7f834a30a8894aa2b}{vaadd\+\_\+vx\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad94f638706c23330e076a0e132e45f71}\label{riscv__vector_8h_ad94f638706c23330e076a0e132e45f71}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vaadd\+\_\+vx\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae70460d971f97379cf70d4a998437538}\label{riscv__vector_8h_ae70460d971f97379cf70d4a998437538}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vaadd\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7e43e3ee6e5af3d465a08873329af6f5}\label{riscv__vector_8h_a7e43e3ee6e5af3d465a08873329af6f5}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vaadd\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a40e67e252b78e5441bc6ac259be239ed}{vaadd\+\_\+vx\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2a496bd8a8734dd7e5d58ff71071bed0}\label{riscv__vector_8h_a2a496bd8a8734dd7e5d58ff71071bed0}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vaadd\+\_\+vx\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af4789b9d5d5f9a2fdb3d7f5e9adee83c}\label{riscv__vector_8h_af4789b9d5d5f9a2fdb3d7f5e9adee83c}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vaadd\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a14352cb85549997fa6b0bacdb37b2d09}\label{riscv__vector_8h_a14352cb85549997fa6b0bacdb37b2d09}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vaadd\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa8e54861f8b884e3dea06c7b83e6f9f1}{vasubu\+\_\+vv\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0dee7b5151ca31c839ef009fe7d017b3}\label{riscv__vector_8h_a0dee7b5151ca31c839ef009fe7d017b3}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vasubu\+\_\+vv\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8ce1ed8e50b32845505f45a1e626fe5f}\label{riscv__vector_8h_a8ce1ed8e50b32845505f45a1e626fe5f}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vasubu\+\_\+vv\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af79daf169e3f214ae3ca5f8d3065ccc1}\label{riscv__vector_8h_af79daf169e3f214ae3ca5f8d3065ccc1}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vasubu\+\_\+vv\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad18d569ba7ffe2e8e00ed47a9ddd1754}{vasubu\+\_\+vv\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8462eb56a25e7dd3c69e3f9fa049382a}\label{riscv__vector_8h_a8462eb56a25e7dd3c69e3f9fa049382a}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vasubu\+\_\+vv\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac62932db4677a8073f4c2aef9c3babf9}\label{riscv__vector_8h_ac62932db4677a8073f4c2aef9c3babf9}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vasubu\+\_\+vv\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae4c7bac268dc6f70a40d37fac2e300eb}\label{riscv__vector_8h_ae4c7bac268dc6f70a40d37fac2e300eb}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vasubu\+\_\+vv\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6b73f9863194847314ba25627cf61564}{vasubu\+\_\+vv\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae5a089f324c49c29d69e14df2c640a68}\label{riscv__vector_8h_ae5a089f324c49c29d69e14df2c640a68}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vasubu\+\_\+vv\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a06d53a2eb376d331b106a187d9ae23e4}\label{riscv__vector_8h_a06d53a2eb376d331b106a187d9ae23e4}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vasubu\+\_\+vv\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac627b1fdf34c8dc97513818853ba17fe}\label{riscv__vector_8h_ac627b1fdf34c8dc97513818853ba17fe}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vasubu\+\_\+vv\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a4b90cfc37e251661b263324d0e406c9e}{vasubu\+\_\+vx\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4397edf8609f343fbe7a1dbc79c51831}\label{riscv__vector_8h_a4397edf8609f343fbe7a1dbc79c51831}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vasubu\+\_\+vx\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac886999694f0785b1d2d4c40b3bfc6aa}\label{riscv__vector_8h_ac886999694f0785b1d2d4c40b3bfc6aa}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vasubu\+\_\+vx\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad7f8a8ab1904228eba995df75bd0173f}\label{riscv__vector_8h_ad7f8a8ab1904228eba995df75bd0173f}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vasubu\+\_\+vx\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1fafb4cfb825a1f156ae1ff0c4989854}{vasubu\+\_\+vx\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a97b7961507b378af249ad6113f890e0e}\label{riscv__vector_8h_a97b7961507b378af249ad6113f890e0e}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vasubu\+\_\+vx\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a78c0c47e8873ef4728ad76c85db62387}\label{riscv__vector_8h_a78c0c47e8873ef4728ad76c85db62387}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vasubu\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab11582eb5568f56841eb731da7aa4fb4}\label{riscv__vector_8h_ab11582eb5568f56841eb731da7aa4fb4}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vasubu\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3cfa65feec9bb2c23656a818a57c4f74}{vasubu\+\_\+vx\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1cde075362a77e5831c515ad512de9e8}\label{riscv__vector_8h_a1cde075362a77e5831c515ad512de9e8}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vasubu\+\_\+vx\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad881542726bacbbc5729aa82bdb41ebd}\label{riscv__vector_8h_ad881542726bacbbc5729aa82bdb41ebd}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vasubu\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae03d305f085237fe3f4283bf849e44d1}\label{riscv__vector_8h_ae03d305f085237fe3f4283bf849e44d1}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vasubu\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5629a98a3d0a18a373f32885a52178fc}{vasub\+\_\+vv\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a19e9e444d33124af3de127c5ef8f535a}\label{riscv__vector_8h_a19e9e444d33124af3de127c5ef8f535a}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vasub\+\_\+vv\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a97a8241587bd0f4af02c6d38f5be85b2}\label{riscv__vector_8h_a97a8241587bd0f4af02c6d38f5be85b2}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vasub\+\_\+vv\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1801995418a62bc8df3d14c20d1de4d7}\label{riscv__vector_8h_a1801995418a62bc8df3d14c20d1de4d7}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vasub\+\_\+vv\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa4b1b684d217ca8cfdaa9dfcd63dfeea}{vasub\+\_\+vv\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2621a9615451f276e3f95b2ddcbd97be}\label{riscv__vector_8h_a2621a9615451f276e3f95b2ddcbd97be}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vasub\+\_\+vv\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a713a968f6181f1d3fd052eb1e1448141}\label{riscv__vector_8h_a713a968f6181f1d3fd052eb1e1448141}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vasub\+\_\+vv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a29c43d33550f5a0f431fe8b3797a7af2}\label{riscv__vector_8h_a29c43d33550f5a0f431fe8b3797a7af2}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vasub\+\_\+vv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_adfe8e85ffdf3d396df6daf07cb767d96}{vasub\+\_\+vv\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a25847ae9de6d2d21da176bf483e17118}\label{riscv__vector_8h_a25847ae9de6d2d21da176bf483e17118}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vasub\+\_\+vv\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abb10639ef6c92401a5b6cc3012ca91fa}\label{riscv__vector_8h_abb10639ef6c92401a5b6cc3012ca91fa}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vasub\+\_\+vv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a59c454a8a3b3647a163a343a51a14bd3}\label{riscv__vector_8h_a59c454a8a3b3647a163a343a51a14bd3}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vasub\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8c8fae5a0b8959ea1df45b9c1c344b5e}{vasub\+\_\+vx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a55200f697a9ed64359a476fefc836ee7}\label{riscv__vector_8h_a55200f697a9ed64359a476fefc836ee7}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vasub\+\_\+vx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af69f5bf780e4f74a9d3a32d32e8515d6}\label{riscv__vector_8h_af69f5bf780e4f74a9d3a32d32e8515d6}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vasub\+\_\+vx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aeb38675ee173489f44f2008028cf8fe2}\label{riscv__vector_8h_aeb38675ee173489f44f2008028cf8fe2}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vasub\+\_\+vx\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae4785bcd31bef652a179bb02de2fa2ec}{vasub\+\_\+vx\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abc6d475f711a4ae127828181d982cdaa}\label{riscv__vector_8h_abc6d475f711a4ae127828181d982cdaa}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vasub\+\_\+vx\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1245ebc98aca47c8b0911825806b9c99}\label{riscv__vector_8h_a1245ebc98aca47c8b0911825806b9c99}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vasub\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab2680a10240b1dc2f6eb51a4492ef7fb}\label{riscv__vector_8h_ab2680a10240b1dc2f6eb51a4492ef7fb}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vasub\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a40a007381e8a70df213221cab9733bd8}{vasub\+\_\+vx\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a81c5d839c5bfd3e4c243ebcc9db2bd64}\label{riscv__vector_8h_a81c5d839c5bfd3e4c243ebcc9db2bd64}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vasub\+\_\+vx\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aecc9241e9f8f48e1f25a75ed649c0c28}\label{riscv__vector_8h_aecc9241e9f8f48e1f25a75ed649c0c28}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vasub\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aef0fe0262e15ede51a4903927a489976}\label{riscv__vector_8h_aef0fe0262e15ede51a4903927a489976}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vasub\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a9b25368fa09800cb7c10eebf9665cd73}{vsmul\+\_\+vv\+\_\+i8m1}} (vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae603c7879aafb32c2fcc513418451e60}\label{riscv__vector_8h_ae603c7879aafb32c2fcc513418451e60}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vsmul\+\_\+vv\+\_\+i8m2} (vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9e7ec5a142880b3db5d2ad9df7d99219}\label{riscv__vector_8h_a9e7ec5a142880b3db5d2ad9df7d99219}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vsmul\+\_\+vv\+\_\+i8m4} (vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abff4e79af7719ef081e0feca247cdd8a}\label{riscv__vector_8h_abff4e79af7719ef081e0feca247cdd8a}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vsmul\+\_\+vv\+\_\+i8m8} (vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a633c0bf655a3650f5782a9513f53686e}{vsmul\+\_\+vv\+\_\+i16m1}} (vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aac6a94b5afc3a616a6d991bf1ee4b45c}\label{riscv__vector_8h_aac6a94b5afc3a616a6d991bf1ee4b45c}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vsmul\+\_\+vv\+\_\+i16m2} (vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6162c481acd2aa6ef9807e2815766153}\label{riscv__vector_8h_a6162c481acd2aa6ef9807e2815766153}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vsmul\+\_\+vv\+\_\+i16m4} (vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4b4a9b848175fc0aa0a470415f90bc9f}\label{riscv__vector_8h_a4b4a9b848175fc0aa0a470415f90bc9f}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vsmul\+\_\+vv\+\_\+i16m8} (vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af48fee4e085726c96c0289cd8869c785}{vsmul\+\_\+vv\+\_\+i32m1}} (vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a139b3f6468a0939155ad33b80c423e23}\label{riscv__vector_8h_a139b3f6468a0939155ad33b80c423e23}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vsmul\+\_\+vv\+\_\+i32m2} (vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a472f50787756b230cab73499ea186730}\label{riscv__vector_8h_a472f50787756b230cab73499ea186730}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vsmul\+\_\+vv\+\_\+i32m4} (vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad7e33fe19bbb5ebde8be8a371ac25f98}\label{riscv__vector_8h_ad7e33fe19bbb5ebde8be8a371ac25f98}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vsmul\+\_\+vv\+\_\+i32m8} (vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab89e2cffc6c3296d6e93e415779da69e}{vsmul\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a848a55f62bdf4599a549f34e2e5eeefb}\label{riscv__vector_8h_a848a55f62bdf4599a549f34e2e5eeefb}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vsmul\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a88ad4410c8acce542a03419388b99aa9}\label{riscv__vector_8h_a88ad4410c8acce542a03419388b99aa9}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vsmul\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afc4747884f267f9f4d5732a7c9cd6141}\label{riscv__vector_8h_afc4747884f267f9f4d5732a7c9cd6141}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vsmul\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a69a69be5604fc3fb0ec28e6a6dc6c204}{vsmul\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7b4086828401032cc8f4537d2360c0b2}\label{riscv__vector_8h_a7b4086828401032cc8f4537d2360c0b2}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vsmul\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a42855bda10761bc8f255419ac0253aff}\label{riscv__vector_8h_a42855bda10761bc8f255419ac0253aff}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vsmul\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9398b4a2ee31b338e6b061d9e4e7cc6c}\label{riscv__vector_8h_a9398b4a2ee31b338e6b061d9e4e7cc6c}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vsmul\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a729400bca3746553461268c0b35b5389}{vsmul\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5fc30efecb1e38abbf419e8415dab691}\label{riscv__vector_8h_a5fc30efecb1e38abbf419e8415dab691}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vsmul\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9bb0477a801960f0ec26d239af1f3258}\label{riscv__vector_8h_a9bb0477a801960f0ec26d239af1f3258}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vsmul\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a038394eec846acd894b75b3b17fa23f8}\label{riscv__vector_8h_a038394eec846acd894b75b3b17fa23f8}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vsmul\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7b9083c4280ccc4c8c58a25df564a7b2}{vsmul\+\_\+vv\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0d3631a0e5b8e94717f19359600e6c24}\label{riscv__vector_8h_a0d3631a0e5b8e94717f19359600e6c24}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vsmul\+\_\+vv\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6cad6cc5e1e863f82d3171100fb13d78}\label{riscv__vector_8h_a6cad6cc5e1e863f82d3171100fb13d78}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vsmul\+\_\+vv\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad168556716755aa63365d13d5ae988fe}\label{riscv__vector_8h_ad168556716755aa63365d13d5ae988fe}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vsmul\+\_\+vv\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a021797efc37afd1549c921ff48edb52a}{vsmul\+\_\+vv\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab31a708267a8c7df88925cfe4e7077a4}\label{riscv__vector_8h_ab31a708267a8c7df88925cfe4e7077a4}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vsmul\+\_\+vv\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a550a6177c4c70fcf1bb5e0fa5dc80a62}\label{riscv__vector_8h_a550a6177c4c70fcf1bb5e0fa5dc80a62}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vsmul\+\_\+vv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1dca04352d2beb6869071f6f732f7c02}\label{riscv__vector_8h_a1dca04352d2beb6869071f6f732f7c02}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vsmul\+\_\+vv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a48f1f837642655382c631af8c9b8de54}{vsmul\+\_\+vv\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a37d0201fd1b2deef07fd43bc4f633321}\label{riscv__vector_8h_a37d0201fd1b2deef07fd43bc4f633321}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vsmul\+\_\+vv\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a58bf0b1a0d4163cd6ee4a6219941340e}\label{riscv__vector_8h_a58bf0b1a0d4163cd6ee4a6219941340e}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vsmul\+\_\+vv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9f99448ef65e2ccc5e546c6e03b8e0ec}\label{riscv__vector_8h_a9f99448ef65e2ccc5e546c6e03b8e0ec}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vsmul\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a000e5969aa362ca4ff8495c4f258bffd}{vsmul\+\_\+vx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a912d37dd0d78f002ebc7037f70cdeeec}\label{riscv__vector_8h_a912d37dd0d78f002ebc7037f70cdeeec}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vsmul\+\_\+vx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3f13140d6d0d9e5b47d3cea5a55cf30f}\label{riscv__vector_8h_a3f13140d6d0d9e5b47d3cea5a55cf30f}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vsmul\+\_\+vx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7df80fdb1d92b711adf69e53e6283910}\label{riscv__vector_8h_a7df80fdb1d92b711adf69e53e6283910}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vsmul\+\_\+vx\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_abb7e5893017b7b18c42abf8957f19fbb}{vsmul\+\_\+vx\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6e7805a31ddec0e7db409947921fd3a1}\label{riscv__vector_8h_a6e7805a31ddec0e7db409947921fd3a1}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vsmul\+\_\+vx\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aefb01cd2e2e211ebf27c9c7a2417f262}\label{riscv__vector_8h_aefb01cd2e2e211ebf27c9c7a2417f262}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vsmul\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab32c52c7eea959d0f7c426429681746a}\label{riscv__vector_8h_ab32c52c7eea959d0f7c426429681746a}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vsmul\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a4fd3cbe83cf4d87c30f984eb19c35368}{vsmul\+\_\+vx\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af70dead1647b0296049aeb10003a95a1}\label{riscv__vector_8h_af70dead1647b0296049aeb10003a95a1}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vsmul\+\_\+vx\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a38094d8604d8e5255a47ce0e7859b240}\label{riscv__vector_8h_a38094d8604d8e5255a47ce0e7859b240}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vsmul\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, int32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a19415757d676dd51cffa5ac72e1ae1d4}\label{riscv__vector_8h_a19415757d676dd51cffa5ac72e1ae1d4}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vsmul\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, int32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a20ef2cdaa610a3d96194094e3a7e0130}{vssrl\+\_\+vv\+\_\+u8m1}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a885d8ccc80ab8bc1a6ec496f63db549a}\label{riscv__vector_8h_a885d8ccc80ab8bc1a6ec496f63db549a}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vssrl\+\_\+vv\+\_\+u8m2} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acdd3909e812f7a52cd7d00f036e3bb67}\label{riscv__vector_8h_acdd3909e812f7a52cd7d00f036e3bb67}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vssrl\+\_\+vv\+\_\+u8m4} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a933638b60eaa07bf16a956667c84a68d}\label{riscv__vector_8h_a933638b60eaa07bf16a956667c84a68d}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vssrl\+\_\+vv\+\_\+u8m8} (vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af639e566ce07ff06b5bb69d64f566972}{vssrl\+\_\+vv\+\_\+u16m1}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa55206774a0e212f3907f865c7388161}\label{riscv__vector_8h_aa55206774a0e212f3907f865c7388161}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vssrl\+\_\+vv\+\_\+u16m2} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab772ebf0981cc34ca4176ea146da80cb}\label{riscv__vector_8h_ab772ebf0981cc34ca4176ea146da80cb}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vssrl\+\_\+vv\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a59a008dfdd88fd530432ffd5043b1ae6}\label{riscv__vector_8h_a59a008dfdd88fd530432ffd5043b1ae6}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vssrl\+\_\+vv\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a807f6951ef318cf2076640a49538caf3}{vssrl\+\_\+vv\+\_\+u32m1}} (vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4ac3908272a265156bd77d12e83c19bd}\label{riscv__vector_8h_a4ac3908272a265156bd77d12e83c19bd}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vssrl\+\_\+vv\+\_\+u32m2} (vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa95421ad3fbd773b38265530b6c7fea6}\label{riscv__vector_8h_aa95421ad3fbd773b38265530b6c7fea6}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vssrl\+\_\+vv\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac54fc3beb3c2be4d6fe84a6cc1fc0efd}\label{riscv__vector_8h_ac54fc3beb3c2be4d6fe84a6cc1fc0efd}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vssrl\+\_\+vv\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a943cdb0e86f956820d66816582243e0b}{vssrl\+\_\+vx\+\_\+u8m1}} (vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abd8841f905ebb7a3b8e1ded74dce0fed}\label{riscv__vector_8h_abd8841f905ebb7a3b8e1ded74dce0fed}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vssrl\+\_\+vx\+\_\+u8m2} (vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa58c39680a47fa12321e70228e40f2a5}\label{riscv__vector_8h_aa58c39680a47fa12321e70228e40f2a5}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vssrl\+\_\+vx\+\_\+u8m4} (vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a81ab9243f41dbed13768668aa6345b1a}\label{riscv__vector_8h_a81ab9243f41dbed13768668aa6345b1a}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vssrl\+\_\+vx\+\_\+u8m8} (vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a32ac76bd2b6bc72de28f6183fcfc9273}{vssrl\+\_\+vx\+\_\+u16m1}} (vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a709d5647bb8482c1e80c61541e0ddfab}\label{riscv__vector_8h_a709d5647bb8482c1e80c61541e0ddfab}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vssrl\+\_\+vx\+\_\+u16m2} (vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2402cc82867a279c5f43fdef3d5d3d5a}\label{riscv__vector_8h_a2402cc82867a279c5f43fdef3d5d3d5a}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vssrl\+\_\+vx\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac47968dc6bd4cf1af89cf28452b88a50}\label{riscv__vector_8h_ac47968dc6bd4cf1af89cf28452b88a50}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vssrl\+\_\+vx\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af779afaefd5eeb63c0e47d0270e33cc3}{vssrl\+\_\+vx\+\_\+u32m1}} (vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab3188796db5db7feee62f9f2b61f5366}\label{riscv__vector_8h_ab3188796db5db7feee62f9f2b61f5366}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vssrl\+\_\+vx\+\_\+u32m2} (vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a170fd8ed811fecf0fb7cb110dc3620f6}\label{riscv__vector_8h_a170fd8ed811fecf0fb7cb110dc3620f6}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vssrl\+\_\+vx\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5b9fbe4ce845bae26d588cadbc72cc4d}\label{riscv__vector_8h_a5b9fbe4ce845bae26d588cadbc72cc4d}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vssrl\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5173d531977a905cff47d4aa028e65a6}{vssra\+\_\+vv\+\_\+i8m1}} (vint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9d7e354b264b1c1d3ec0d7217e6392a7}\label{riscv__vector_8h_a9d7e354b264b1c1d3ec0d7217e6392a7}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vssra\+\_\+vv\+\_\+i8m2} (vint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3578f6b0a9acaeab7aa518bb7ea8995c}\label{riscv__vector_8h_a3578f6b0a9acaeab7aa518bb7ea8995c}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vssra\+\_\+vv\+\_\+i8m4} (vint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4f34b6b1029c938d48534c96db70501b}\label{riscv__vector_8h_a4f34b6b1029c938d48534c96db70501b}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vssra\+\_\+vv\+\_\+i8m8} (vint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae65c0a530cb7329dc705fb4dc7a82dd9}{vssra\+\_\+vv\+\_\+i16m1}} (vint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad9f3f3769de60654eb66c870a3c15edb}\label{riscv__vector_8h_ad9f3f3769de60654eb66c870a3c15edb}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vssra\+\_\+vv\+\_\+i16m2} (vint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a11b80cdd55cb086f01499e378fd9de36}\label{riscv__vector_8h_a11b80cdd55cb086f01499e378fd9de36}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vssra\+\_\+vv\+\_\+i16m4} (vint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae91661acfabfe1836cc206bc6bf7a2b8}\label{riscv__vector_8h_ae91661acfabfe1836cc206bc6bf7a2b8}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vssra\+\_\+vv\+\_\+i16m8} (vint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_afbabc314b901f28e1db5203b12544cb6}{vssra\+\_\+vv\+\_\+i32m1}} (vint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a40b00c3100276bcee86a985a1f788e11}\label{riscv__vector_8h_a40b00c3100276bcee86a985a1f788e11}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vssra\+\_\+vv\+\_\+i32m2} (vint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0ec1490c14654424d1732d488866dc74}\label{riscv__vector_8h_a0ec1490c14654424d1732d488866dc74}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vssra\+\_\+vv\+\_\+i32m4} (vint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae4cd550f76d4d8c50250f6b9dda4b0a2}\label{riscv__vector_8h_ae4cd550f76d4d8c50250f6b9dda4b0a2}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vssra\+\_\+vv\+\_\+i32m8} (vint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a091920c5c07a2c026eb7d6bc109eae25}{vssra\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a05e8a7e2c3ea4bcbea7746048eadc040}\label{riscv__vector_8h_a05e8a7e2c3ea4bcbea7746048eadc040}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vssra\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8dd1254843a5b322e617d7aa7c7d66a7}\label{riscv__vector_8h_a8dd1254843a5b322e617d7aa7c7d66a7}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vssra\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5549c41bb93e3f5638c068bd0e4aeb7a}\label{riscv__vector_8h_a5549c41bb93e3f5638c068bd0e4aeb7a}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vssra\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a557e66b07a35b2152c058cf7c8d42acf}{vssra\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4f6ab2b5a5ab449a9089b7faa9687f6c}\label{riscv__vector_8h_a4f6ab2b5a5ab449a9089b7faa9687f6c}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vssra\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa52f25966587ec8b424fda0f4bdcbc51}\label{riscv__vector_8h_aa52f25966587ec8b424fda0f4bdcbc51}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vssra\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2865badaa8eca2089e6716887cd42757}\label{riscv__vector_8h_a2865badaa8eca2089e6716887cd42757}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vssra\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2adbeaed824c6f6570ff171abab48149}{vssra\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a17c0a84a7e109a73c47fd7964b53e67b}\label{riscv__vector_8h_a17c0a84a7e109a73c47fd7964b53e67b}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vssra\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a60f022ef8a185af333387ff91df15af8}\label{riscv__vector_8h_a60f022ef8a185af333387ff91df15af8}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vssra\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a247e6a9c412244e7c27e3b6d1451054a}\label{riscv__vector_8h_a247e6a9c412244e7c27e3b6d1451054a}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vssra\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab910e885b40da7a32ea007de0ca3972b}{vssrl\+\_\+vv\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2cb8457747e70116395004ef6c269c20}\label{riscv__vector_8h_a2cb8457747e70116395004ef6c269c20}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vssrl\+\_\+vv\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a494d821c2d161bb4c78b4931fbf0e028}\label{riscv__vector_8h_a494d821c2d161bb4c78b4931fbf0e028}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vssrl\+\_\+vv\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af9befdd5027f67fa139ac80873aaf399}\label{riscv__vector_8h_af9befdd5027f67fa139ac80873aaf399}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vssrl\+\_\+vv\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa9af25387e5d29f19426ea9e263b6992}{vssrl\+\_\+vv\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7ab5d9a74403aef94008465f43b89bfe}\label{riscv__vector_8h_a7ab5d9a74403aef94008465f43b89bfe}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vssrl\+\_\+vv\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8ea3fb175d04453901e81ad6688dd372}\label{riscv__vector_8h_a8ea3fb175d04453901e81ad6688dd372}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vssrl\+\_\+vv\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a88a2c04703ac47ce2d9b1be439f1ac6f}\label{riscv__vector_8h_a88a2c04703ac47ce2d9b1be439f1ac6f}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vssrl\+\_\+vv\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa87a73670feb63bc11e9e0f90e4031a5}{vssrl\+\_\+vv\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa1f99d588ff943e01374fd8b266d4fdf}\label{riscv__vector_8h_aa1f99d588ff943e01374fd8b266d4fdf}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vssrl\+\_\+vv\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae4287c1137db8a48749e4115143d956a}\label{riscv__vector_8h_ae4287c1137db8a48749e4115143d956a}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vssrl\+\_\+vv\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a344df5dc17c9f8ea029ea81fd4d5cbd8}\label{riscv__vector_8h_a344df5dc17c9f8ea029ea81fd4d5cbd8}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vssrl\+\_\+vv\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa6876ea9458c069d5b989f4975d780fd}{vssrl\+\_\+vx\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4593a1f194521396b4e7be9c4e1c5c91}\label{riscv__vector_8h_a4593a1f194521396b4e7be9c4e1c5c91}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vssrl\+\_\+vx\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac0414412e3b0e7a642235e796f629c7d}\label{riscv__vector_8h_ac0414412e3b0e7a642235e796f629c7d}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vssrl\+\_\+vx\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6ee74b19f4e3baedcf70a5b1273b9b0b}\label{riscv__vector_8h_a6ee74b19f4e3baedcf70a5b1273b9b0b}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vssrl\+\_\+vx\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7e684ab2526efcaa64f3c4b2fb77839e}{vssrl\+\_\+vx\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aaa30a60ea285f03a11cecf9f82096cb6}\label{riscv__vector_8h_aaa30a60ea285f03a11cecf9f82096cb6}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vssrl\+\_\+vx\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7c176f1daa3afc9d57566de08168c1ea}\label{riscv__vector_8h_a7c176f1daa3afc9d57566de08168c1ea}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vssrl\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0c805e488f3bad8464bde6f13f1fbeb5}\label{riscv__vector_8h_a0c805e488f3bad8464bde6f13f1fbeb5}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vssrl\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a04fa7f4e09d9f100b763655bc80574db}{vssrl\+\_\+vx\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afba338c46e18080d6dc3b206e63bc877}\label{riscv__vector_8h_afba338c46e18080d6dc3b206e63bc877}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vssrl\+\_\+vx\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acb7264044a22a84ab5a3097520a1b6df}\label{riscv__vector_8h_acb7264044a22a84ab5a3097520a1b6df}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vssrl\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a703bb224539766c0394e33f54790070f}\label{riscv__vector_8h_a703bb224539766c0394e33f54790070f}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vssrl\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad19d34a1fcfb20b068de80b4b0c5244e}{vssra\+\_\+vv\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3484d1470e91ab11c2d64464baaf9c6a}\label{riscv__vector_8h_a3484d1470e91ab11c2d64464baaf9c6a}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vssra\+\_\+vv\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6d37afc1d38b083ef4f395ae13fde845}\label{riscv__vector_8h_a6d37afc1d38b083ef4f395ae13fde845}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vssra\+\_\+vv\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab3acffb6c3d166124f47c1cba4020eab}\label{riscv__vector_8h_ab3acffb6c3d166124f47c1cba4020eab}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vssra\+\_\+vv\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad5e411c876fb2fc733cd476a403f803b}{vssra\+\_\+vv\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aee4db0da8c8cc5d3a62869e5fa93c60d}\label{riscv__vector_8h_aee4db0da8c8cc5d3a62869e5fa93c60d}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vssra\+\_\+vv\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a83fdf3250f6f4fd4b40ab1f796f397ec}\label{riscv__vector_8h_a83fdf3250f6f4fd4b40ab1f796f397ec}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vssra\+\_\+vv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a19c2ed9888c4778b4d751a906ac0b765}\label{riscv__vector_8h_a19c2ed9888c4778b4d751a906ac0b765}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vssra\+\_\+vv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a4fff38b96e330c1555ca1b546bda6c0f}{vssra\+\_\+vv\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a889f74e910264fcc81914f09a276fe46}\label{riscv__vector_8h_a889f74e910264fcc81914f09a276fe46}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vssra\+\_\+vv\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af2846d6983cd75ec8b143f1de4ef4473}\label{riscv__vector_8h_af2846d6983cd75ec8b143f1de4ef4473}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vssra\+\_\+vv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae555fc2432c82d1a4ea834be8fda07ef}\label{riscv__vector_8h_ae555fc2432c82d1a4ea834be8fda07ef}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vssra\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af3bda2e84751642dc226bf8d1dc853d0}{vssra\+\_\+vx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a07dd1bacce036f395520d2dcf726ed6f}\label{riscv__vector_8h_a07dd1bacce036f395520d2dcf726ed6f}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vssra\+\_\+vx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af229708822e3915cb114cd9d56d83f5b}\label{riscv__vector_8h_af229708822e3915cb114cd9d56d83f5b}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vssra\+\_\+vx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abb1a0090ae25d4f443759a43794114ae}\label{riscv__vector_8h_abb1a0090ae25d4f443759a43794114ae}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vssra\+\_\+vx\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ade4d1fa1de251aa492e9fd34067ba548}{vssra\+\_\+vx\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af8310331f63a5342cfd4d5f90a9ed7d7}\label{riscv__vector_8h_af8310331f63a5342cfd4d5f90a9ed7d7}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vssra\+\_\+vx\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4bce2dc1dbdcbf0971fa6cf3144b1be8}\label{riscv__vector_8h_a4bce2dc1dbdcbf0971fa6cf3144b1be8}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vssra\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2e2af4c8a0652d6d2d0d9b737efa5405}\label{riscv__vector_8h_a2e2af4c8a0652d6d2d0d9b737efa5405}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vssra\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aedcfefd2ffc958ebe2c55f78f35e116f}{vssra\+\_\+vx\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a98bfe4522b5c08e46928f29385d54336}\label{riscv__vector_8h_a98bfe4522b5c08e46928f29385d54336}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vssra\+\_\+vx\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3e47edae062d9cf181801d079884ff1e}\label{riscv__vector_8h_a3e47edae062d9cf181801d079884ff1e}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vssra\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4d14f6ed0c6cce438ebd40b8be423284}\label{riscv__vector_8h_a4d14f6ed0c6cce438ebd40b8be423284}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vssra\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a0973cb5f944c4756a39d2fd891e72ab4}{vnclipu\+\_\+wv\+\_\+u8m1}} (vuint16m2\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9da50d52f94767744aa28dc08f1616db}\label{riscv__vector_8h_a9da50d52f94767744aa28dc08f1616db}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vnclipu\+\_\+wv\+\_\+u8m2} (vuint16m4\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa373817462c6f645a254f43c7c1ccbe3}\label{riscv__vector_8h_aa373817462c6f645a254f43c7c1ccbe3}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vnclipu\+\_\+wv\+\_\+u8m4} (vuint16m8\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a9511493cf226f012fff1a25e298e8720}{vnclipu\+\_\+wv\+\_\+u16m1}} (vuint32m2\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a87d80c9f6405d8f21e4bd0d05ecbc980}\label{riscv__vector_8h_a87d80c9f6405d8f21e4bd0d05ecbc980}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vnclipu\+\_\+wv\+\_\+u16m2} (vuint32m4\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a525fa91d636a48d06e64f8c8ec269b3a}\label{riscv__vector_8h_a525fa91d636a48d06e64f8c8ec269b3a}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vnclipu\+\_\+wv\+\_\+u16m4} (vuint32m8\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a15398ef12e3395c65b68debd531c022e}{vnclipu\+\_\+wx\+\_\+u8m1}} (vuint16m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7197d27498f2d862df7f1d8164c7348b}\label{riscv__vector_8h_a7197d27498f2d862df7f1d8164c7348b}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vnclipu\+\_\+wx\+\_\+u8m2} (vuint16m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a333be84bbd1dc7c31c2a7f7dccb6ef3a}\label{riscv__vector_8h_a333be84bbd1dc7c31c2a7f7dccb6ef3a}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vnclipu\+\_\+wx\+\_\+u8m4} (vuint16m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_abf0d9dacf6829bdd9fa3bd0ca8b54485}{vnclipu\+\_\+wx\+\_\+u16m1}} (vuint32m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a96e72acf8f3104f8f5537336edb7c019}\label{riscv__vector_8h_a96e72acf8f3104f8f5537336edb7c019}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vnclipu\+\_\+wx\+\_\+u16m2} (vuint32m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac225045b2a8722223efb449858c7ca5d}\label{riscv__vector_8h_ac225045b2a8722223efb449858c7ca5d}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vnclipu\+\_\+wx\+\_\+u16m4} (vuint32m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aaea529dacc10fcb7de7b3bc077c5b02e}{vnclip\+\_\+wv\+\_\+i8m1}} (vint16m2\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aab10a34c7abe6bce54a6ecece7b93942}\label{riscv__vector_8h_aab10a34c7abe6bce54a6ecece7b93942}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vnclip\+\_\+wv\+\_\+i8m2} (vint16m4\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4ef8a4f9e63049ba24202028ffcf50ba}\label{riscv__vector_8h_a4ef8a4f9e63049ba24202028ffcf50ba}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vnclip\+\_\+wv\+\_\+i8m4} (vint16m8\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a63d8d661e727691a3023fafe2446fb2e}{vnclip\+\_\+wv\+\_\+i16m1}} (vint32m2\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5cf8f213b37200505e712b33aa79d905}\label{riscv__vector_8h_a5cf8f213b37200505e712b33aa79d905}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vnclip\+\_\+wv\+\_\+i16m2} (vint32m4\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac445cb3485bdd8285ac2ac6e982f52b8}\label{riscv__vector_8h_ac445cb3485bdd8285ac2ac6e982f52b8}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vnclip\+\_\+wv\+\_\+i16m4} (vint32m8\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae4d5389d6ac53fb2c02053c11bb4f232}{vnclip\+\_\+wx\+\_\+i8m1}} (vint16m2\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8341e0ddd5c49f328c4b313d47d6df61}\label{riscv__vector_8h_a8341e0ddd5c49f328c4b313d47d6df61}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vnclip\+\_\+wx\+\_\+i8m2} (vint16m4\+\_\+t op1, int8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a09ec524db5d665ad14286b5abf6fa17b}\label{riscv__vector_8h_a09ec524db5d665ad14286b5abf6fa17b}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vnclip\+\_\+wx\+\_\+i8m4} (vint16m8\+\_\+t op1, int8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aaf527e52e44316b7ed23c1255209fce6}{vnclip\+\_\+wx\+\_\+i16m1}} (vint32m2\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adfe5742068dd62701307bb30baf37576}\label{riscv__vector_8h_adfe5742068dd62701307bb30baf37576}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vnclip\+\_\+wx\+\_\+i16m2} (vint32m4\+\_\+t op1, int16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa4b07bfac453bc777ca40db8da677966}\label{riscv__vector_8h_aa4b07bfac453bc777ca40db8da677966}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vnclip\+\_\+wx\+\_\+i16m4} (vint32m8\+\_\+t op1, int16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_acf8f329b47ba74d69baa7aeb30fed9cc}{vnclipu\+\_\+wv\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5c468d127649c62c36f7b3bdcbddf44d}\label{riscv__vector_8h_a5c468d127649c62c36f7b3bdcbddf44d}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vnclipu\+\_\+wv\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5e0badc67a2a12d5801e18bd5911d5c1}\label{riscv__vector_8h_a5e0badc67a2a12d5801e18bd5911d5c1}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vnclipu\+\_\+wv\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac871ca5efb8fd966797ade2dfb9207e6}{vnclipu\+\_\+wv\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afbb70494051040a018dcc83e4e787190}\label{riscv__vector_8h_afbb70494051040a018dcc83e4e787190}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vnclipu\+\_\+wv\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a752fa9d1317c71a8249ffd12bdc6d4ac}\label{riscv__vector_8h_a752fa9d1317c71a8249ffd12bdc6d4ac}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vnclipu\+\_\+wv\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad2d3e18404c551aa156ee2b0562ad155}{vnclipu\+\_\+wx\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a617559103597b3c58f43107c1b5cba42}\label{riscv__vector_8h_a617559103597b3c58f43107c1b5cba42}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vnclipu\+\_\+wx\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae4d2a22a299eb3785bbc4b29467a0901}\label{riscv__vector_8h_ae4d2a22a299eb3785bbc4b29467a0901}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vnclipu\+\_\+wx\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1ac3ccb39b6c066668799e228a9b7df7}{vnclipu\+\_\+wx\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad6b3a0454db20df1c42e22c4e1653ac0}\label{riscv__vector_8h_ad6b3a0454db20df1c42e22c4e1653ac0}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vnclipu\+\_\+wx\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adf74e650b2255fd5269a26796b3bd923}\label{riscv__vector_8h_adf74e650b2255fd5269a26796b3bd923}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vnclipu\+\_\+wx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac4739630d823cb5145d4771c18d3bb08}{vnclip\+\_\+wv\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa247ac158515ec796ba0243a30c00d9d}\label{riscv__vector_8h_aa247ac158515ec796ba0243a30c00d9d}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vnclip\+\_\+wv\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a56051c46c2f14021892e06442bad1e79}\label{riscv__vector_8h_a56051c46c2f14021892e06442bad1e79}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vnclip\+\_\+wv\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a80fe8c0b1eee4195f4fe5080db78df50}{vnclip\+\_\+wv\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6ca4e34462190b379b11168e62016923}\label{riscv__vector_8h_a6ca4e34462190b379b11168e62016923}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vnclip\+\_\+wv\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa1f98ad8f86b467b6af4aa1cb8a4f7a1}\label{riscv__vector_8h_aa1f98ad8f86b467b6af4aa1cb8a4f7a1}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vnclip\+\_\+wv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_acbda9af83a8eaa267ec305ef9537d203}{vnclip\+\_\+wx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6285ff44d75475ec51e30ae909e31f0b}\label{riscv__vector_8h_a6285ff44d75475ec51e30ae909e31f0b}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vnclip\+\_\+wx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acf229ed8297624f33ee316a0568e55d1}\label{riscv__vector_8h_acf229ed8297624f33ee316a0568e55d1}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vnclip\+\_\+wx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a711bba1401b314d79ea891ad57009a5c}{vnclip\+\_\+wx\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0ecfeee930864b6365d349c7a7f0acb3}\label{riscv__vector_8h_a0ecfeee930864b6365d349c7a7f0acb3}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vnclip\+\_\+wx\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a344f94e7f02b0730659e27f385ce9f0e}\label{riscv__vector_8h_a344f94e7f02b0730659e27f385ce9f0e}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vnclip\+\_\+wx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aabd619be1f74baa1a983bebbba54c323}{vfadd\+\_\+vv\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a40c8daae354a6e9f8d0ede98147409ef}\label{riscv__vector_8h_a40c8daae354a6e9f8d0ede98147409ef}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfadd\+\_\+vv\+\_\+f32m2} (vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a98ef4d07be53580b98d1f83786a116ea}\label{riscv__vector_8h_a98ef4d07be53580b98d1f83786a116ea}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfadd\+\_\+vv\+\_\+f32m4} (vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa6f5d5452814eaf4ad482ff805870c8f}\label{riscv__vector_8h_aa6f5d5452814eaf4ad482ff805870c8f}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfadd\+\_\+vv\+\_\+f32m8} (vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a32c599d3b1df450e89f6b93b2fb86125}{vfadd\+\_\+vf\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a37dc23017e5eba9c6890d1012ab067b2}\label{riscv__vector_8h_a37dc23017e5eba9c6890d1012ab067b2}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfadd\+\_\+vf\+\_\+f32m2} (vfloat32m2\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6e11ee20de145b74a0a1dd8b8a7c1d0a}\label{riscv__vector_8h_a6e11ee20de145b74a0a1dd8b8a7c1d0a}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfadd\+\_\+vf\+\_\+f32m4} (vfloat32m4\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac437f65aca0dd77b31546a6d921eed4b}\label{riscv__vector_8h_ac437f65aca0dd77b31546a6d921eed4b}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfadd\+\_\+vf\+\_\+f32m8} (vfloat32m8\+\_\+t op1, float32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2d159053c51314c8f3588be492c3991b}{vfsub\+\_\+vv\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a40d95eb6e57201fca3461d1a2a283a8b}\label{riscv__vector_8h_a40d95eb6e57201fca3461d1a2a283a8b}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfsub\+\_\+vv\+\_\+f32m2} (vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa9fff3aa6cad04a7f266c869347053fc}\label{riscv__vector_8h_aa9fff3aa6cad04a7f266c869347053fc}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfsub\+\_\+vv\+\_\+f32m4} (vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa7525fbf5668b42ae3ae36a4d4f9ce0b}\label{riscv__vector_8h_aa7525fbf5668b42ae3ae36a4d4f9ce0b}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfsub\+\_\+vv\+\_\+f32m8} (vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ade7af21e01db2c4d0599fa1cb0b7ee0f}{vfsub\+\_\+vf\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab7edbe74b0f57d765459fa6d367b5da9}\label{riscv__vector_8h_ab7edbe74b0f57d765459fa6d367b5da9}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfsub\+\_\+vf\+\_\+f32m2} (vfloat32m2\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aff704025d4a5cc9f15066f62475f1e3d}\label{riscv__vector_8h_aff704025d4a5cc9f15066f62475f1e3d}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfsub\+\_\+vf\+\_\+f32m4} (vfloat32m4\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a608596039037b5064218eb8aaf9e3f92}\label{riscv__vector_8h_a608596039037b5064218eb8aaf9e3f92}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfsub\+\_\+vf\+\_\+f32m8} (vfloat32m8\+\_\+t op1, float32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5845c54572a9b93ad1969c8d98c4e523}{vfrsub\+\_\+vf\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2cf47bfc2a0709c4aab1eea5305a3489}\label{riscv__vector_8h_a2cf47bfc2a0709c4aab1eea5305a3489}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfrsub\+\_\+vf\+\_\+f32m2} (vfloat32m2\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a387f928b93c648f15b29f5c1c02fbcee}\label{riscv__vector_8h_a387f928b93c648f15b29f5c1c02fbcee}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfrsub\+\_\+vf\+\_\+f32m4} (vfloat32m4\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_affd188b5f27a5a324934872692c17c7a}\label{riscv__vector_8h_affd188b5f27a5a324934872692c17c7a}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfrsub\+\_\+vf\+\_\+f32m8} (vfloat32m8\+\_\+t op1, float32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_adcde34bf460a4da1de7f8a92e17f472a}{vfadd\+\_\+vv\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a737f66c7dd1b399c3a4f6c2af486ab24}\label{riscv__vector_8h_a737f66c7dd1b399c3a4f6c2af486ab24}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfadd\+\_\+vv\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5e05e02a8112b1f296663168d564d043}\label{riscv__vector_8h_a5e05e02a8112b1f296663168d564d043}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfadd\+\_\+vv\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9fbff76269be2b199591323d3fdbb98e}\label{riscv__vector_8h_a9fbff76269be2b199591323d3fdbb98e}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfadd\+\_\+vv\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a45fee276ac3c2a9e59271c053bc17250}{vfadd\+\_\+vf\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a04e7885675ef2a387a66f33c293afae5}\label{riscv__vector_8h_a04e7885675ef2a387a66f33c293afae5}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfadd\+\_\+vf\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aceed5af48663feb1c6bc0d640722bfee}\label{riscv__vector_8h_aceed5af48663feb1c6bc0d640722bfee}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfadd\+\_\+vf\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa9e034a78b8fd96ca527adf9070d3454}\label{riscv__vector_8h_aa9e034a78b8fd96ca527adf9070d3454}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfadd\+\_\+vf\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, float32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a79fbf3acb45f58ee51dcfc786c2e8365}{vfsub\+\_\+vv\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac63bf4b36d310e413a0cb59c29dcfa53}\label{riscv__vector_8h_ac63bf4b36d310e413a0cb59c29dcfa53}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfsub\+\_\+vv\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a79545939b4974f4d70109c9f12cc388b}\label{riscv__vector_8h_a79545939b4974f4d70109c9f12cc388b}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfsub\+\_\+vv\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afd3a7867c401a13d5a2f80ac52ef2eae}\label{riscv__vector_8h_afd3a7867c401a13d5a2f80ac52ef2eae}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfsub\+\_\+vv\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7b2fdeb4359229e779ac4a6f498247a3}{vfsub\+\_\+vf\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5e810f9e8bbcfb0b51ec2e3482b0e06d}\label{riscv__vector_8h_a5e810f9e8bbcfb0b51ec2e3482b0e06d}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfsub\+\_\+vf\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af29d4c529cc4f598e00750321c559d86}\label{riscv__vector_8h_af29d4c529cc4f598e00750321c559d86}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfsub\+\_\+vf\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a37d7f267eefc80ef5600f36c5cea7c52}\label{riscv__vector_8h_a37d7f267eefc80ef5600f36c5cea7c52}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfsub\+\_\+vf\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, float32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_acb0e346a7b2c3fa0348f64323e6e20ca}{vfrsub\+\_\+vf\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8e82dc53d06dab37eff7cc7ddd03ccf1}\label{riscv__vector_8h_a8e82dc53d06dab37eff7cc7ddd03ccf1}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfrsub\+\_\+vf\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac765d38c355f422342e4e25b24e206ec}\label{riscv__vector_8h_ac765d38c355f422342e4e25b24e206ec}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfrsub\+\_\+vf\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab187b4cfc7cc2f4a69dbb45442b07355}\label{riscv__vector_8h_ab187b4cfc7cc2f4a69dbb45442b07355}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfrsub\+\_\+vf\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, float32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aefaaf656979b043d9ca36e82bfffdc8d}{vfmul\+\_\+vv\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4970772eec5928adf9647d3abf67bf7c}\label{riscv__vector_8h_a4970772eec5928adf9647d3abf67bf7c}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfmul\+\_\+vv\+\_\+f32m2} (vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af18bd900cdba5fe395bdd680ba4af9a3}\label{riscv__vector_8h_af18bd900cdba5fe395bdd680ba4af9a3}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfmul\+\_\+vv\+\_\+f32m4} (vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2da508a4bec504178e160584bb59e3e1}\label{riscv__vector_8h_a2da508a4bec504178e160584bb59e3e1}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfmul\+\_\+vv\+\_\+f32m8} (vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aab10724311cc791c7bc67968bcfc53b4}{vfmul\+\_\+vf\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4e0840bbdfe07f2659c5b9a24f7f6fdd}\label{riscv__vector_8h_a4e0840bbdfe07f2659c5b9a24f7f6fdd}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfmul\+\_\+vf\+\_\+f32m2} (vfloat32m2\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9063974675a0e4ff335eba831e8c4e8a}\label{riscv__vector_8h_a9063974675a0e4ff335eba831e8c4e8a}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfmul\+\_\+vf\+\_\+f32m4} (vfloat32m4\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a081fa2bacbfb7523cc64b3bb8af2daf3}\label{riscv__vector_8h_a081fa2bacbfb7523cc64b3bb8af2daf3}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfmul\+\_\+vf\+\_\+f32m8} (vfloat32m8\+\_\+t op1, float32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a4cb4dc4e4d500a9d5f288d20ab627101}{vfdiv\+\_\+vv\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a33fd8fe24ccc74f7a0649d345799f017}\label{riscv__vector_8h_a33fd8fe24ccc74f7a0649d345799f017}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfdiv\+\_\+vv\+\_\+f32m2} (vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad6caffc85ce93473e44b4dee2b5d05c7}\label{riscv__vector_8h_ad6caffc85ce93473e44b4dee2b5d05c7}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfdiv\+\_\+vv\+\_\+f32m4} (vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa68cc1620dd81192c1808301fca5fca5}\label{riscv__vector_8h_aa68cc1620dd81192c1808301fca5fca5}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfdiv\+\_\+vv\+\_\+f32m8} (vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac1399e02c912d85ae3be7a21324cc52f}{vfdiv\+\_\+vf\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8ca6ac4e48168848ddde546ac55253b2}\label{riscv__vector_8h_a8ca6ac4e48168848ddde546ac55253b2}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfdiv\+\_\+vf\+\_\+f32m2} (vfloat32m2\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab072de3b050ecc37a8a54ad210059379}\label{riscv__vector_8h_ab072de3b050ecc37a8a54ad210059379}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfdiv\+\_\+vf\+\_\+f32m4} (vfloat32m4\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aaab0b83cceb35cea7345995ed79a8f80}\label{riscv__vector_8h_aaab0b83cceb35cea7345995ed79a8f80}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfdiv\+\_\+vf\+\_\+f32m8} (vfloat32m8\+\_\+t op1, float32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3b17663deec2706df1b4faee49474fae}{vfrdiv\+\_\+vf\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa8e3e595062b3a80f4c874ec7daf7448}\label{riscv__vector_8h_aa8e3e595062b3a80f4c874ec7daf7448}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfrdiv\+\_\+vf\+\_\+f32m2} (vfloat32m2\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aabeb1eab7d82bb9aae8ad6e1cf5f859e}\label{riscv__vector_8h_aabeb1eab7d82bb9aae8ad6e1cf5f859e}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfrdiv\+\_\+vf\+\_\+f32m4} (vfloat32m4\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af1db39bf5c7d640fbd1a5cee4fe10266}\label{riscv__vector_8h_af1db39bf5c7d640fbd1a5cee4fe10266}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfrdiv\+\_\+vf\+\_\+f32m8} (vfloat32m8\+\_\+t op1, float32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3ee7a42c6b9f84b8b303ed9f05a9dfc9}{vfmul\+\_\+vv\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa674b8d36bda2576bb962ff85349f564}\label{riscv__vector_8h_aa674b8d36bda2576bb962ff85349f564}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfmul\+\_\+vv\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acd33ca299f1ea13f6354c74fd96222d5}\label{riscv__vector_8h_acd33ca299f1ea13f6354c74fd96222d5}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfmul\+\_\+vv\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aad3527d2ff25bf3bad15ea2b659d29cd}\label{riscv__vector_8h_aad3527d2ff25bf3bad15ea2b659d29cd}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfmul\+\_\+vv\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a85b0ab51f23c630dc6e26f8f8b858b70}{vfmul\+\_\+vf\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aea03a33a72c04b9b47043420cf0352fe}\label{riscv__vector_8h_aea03a33a72c04b9b47043420cf0352fe}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfmul\+\_\+vf\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af5132527a301fdd11bd049da49dfe648}\label{riscv__vector_8h_af5132527a301fdd11bd049da49dfe648}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfmul\+\_\+vf\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aeaff42c821c90d29004bd7c90c1749ed}\label{riscv__vector_8h_aeaff42c821c90d29004bd7c90c1749ed}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfmul\+\_\+vf\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, float32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a267934dc448da630f29dfacf30574f35}{vfdiv\+\_\+vv\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a283e4d7a6b14860b93f1a4ebfc0a9cb7}\label{riscv__vector_8h_a283e4d7a6b14860b93f1a4ebfc0a9cb7}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfdiv\+\_\+vv\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a42e540887f4e2c5114ed6af25b2d0adc}\label{riscv__vector_8h_a42e540887f4e2c5114ed6af25b2d0adc}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfdiv\+\_\+vv\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a378274b8f71ba7aab334b496c0edaa00}\label{riscv__vector_8h_a378274b8f71ba7aab334b496c0edaa00}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfdiv\+\_\+vv\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a289b33773955cfb6c9f8e8a2f2bba560}{vfdiv\+\_\+vf\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae9a9b57b508cab833555bb1c27d1c863}\label{riscv__vector_8h_ae9a9b57b508cab833555bb1c27d1c863}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfdiv\+\_\+vf\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab1c80cc573d2785e5103e13ae46e3aef}\label{riscv__vector_8h_ab1c80cc573d2785e5103e13ae46e3aef}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfdiv\+\_\+vf\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a360c597df58bc1e02671d646e6c0ad53}\label{riscv__vector_8h_a360c597df58bc1e02671d646e6c0ad53}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfdiv\+\_\+vf\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, float32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_afb48f1c4c68c67caca24875e9868d86a}{vfrdiv\+\_\+vf\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a20cc8cd01c692e59e519985520ead4f7}\label{riscv__vector_8h_a20cc8cd01c692e59e519985520ead4f7}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfrdiv\+\_\+vf\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad2622aba0cb5dfaf5c469e729ab2a454}\label{riscv__vector_8h_ad2622aba0cb5dfaf5c469e729ab2a454}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfrdiv\+\_\+vf\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae5f86b8f0a14330d7068de398910cec3}\label{riscv__vector_8h_ae5f86b8f0a14330d7068de398910cec3}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfrdiv\+\_\+vf\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, float32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab764e077313df7ff340fca5577fd1b79}{vfmacc\+\_\+vv\+\_\+f32m1}} (vfloat32m1\+\_\+t acc, vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a08bca62b5f128cdbf31e8ae8d617bfdb}\label{riscv__vector_8h_a08bca62b5f128cdbf31e8ae8d617bfdb}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfmacc\+\_\+vv\+\_\+f32m2} (vfloat32m2\+\_\+t acc, vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2472eadad8efab08dd6872cac421ad22}\label{riscv__vector_8h_a2472eadad8efab08dd6872cac421ad22}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfmacc\+\_\+vv\+\_\+f32m4} (vfloat32m4\+\_\+t acc, vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a08b3495df2f74ba15082b543f6902291}\label{riscv__vector_8h_a08b3495df2f74ba15082b543f6902291}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfmacc\+\_\+vv\+\_\+f32m8} (vfloat32m8\+\_\+t acc, vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af4429d0de2bea4b1436caca433e6385e}{vfmacc\+\_\+vf\+\_\+f32m1}} (vfloat32m1\+\_\+t acc, float32\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afd05636f7e8e1370313494672d69a72a}\label{riscv__vector_8h_afd05636f7e8e1370313494672d69a72a}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfmacc\+\_\+vf\+\_\+f32m2} (vfloat32m2\+\_\+t acc, float32\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a85083bd1e87e5b8fc68b3f0960db8ecc}\label{riscv__vector_8h_a85083bd1e87e5b8fc68b3f0960db8ecc}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfmacc\+\_\+vf\+\_\+f32m4} (vfloat32m4\+\_\+t acc, float32\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac62afadbf56ba149ead8154e905fb0c1}\label{riscv__vector_8h_ac62afadbf56ba149ead8154e905fb0c1}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfmacc\+\_\+vf\+\_\+f32m8} (vfloat32m8\+\_\+t acc, float32\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6182a666c11ac793866ec8a5af24e166}{vfnmacc\+\_\+vv\+\_\+f32m1}} (vfloat32m1\+\_\+t acc, vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a85e56427f495fc2da7e4bd218d5c1b53}\label{riscv__vector_8h_a85e56427f495fc2da7e4bd218d5c1b53}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfnmacc\+\_\+vv\+\_\+f32m2} (vfloat32m2\+\_\+t acc, vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af3d40a8cf3ea22b410463cb99b0461f8}\label{riscv__vector_8h_af3d40a8cf3ea22b410463cb99b0461f8}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfnmacc\+\_\+vv\+\_\+f32m4} (vfloat32m4\+\_\+t acc, vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a65077eb4c618c229e16c1e3a4400a3be}\label{riscv__vector_8h_a65077eb4c618c229e16c1e3a4400a3be}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfnmacc\+\_\+vv\+\_\+f32m8} (vfloat32m8\+\_\+t acc, vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aac2b98981253480318fa4f6890f6e27c}{vfnmacc\+\_\+vf\+\_\+f32m1}} (vfloat32m1\+\_\+t acc, float32\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2860d58ffebd283734ba06641e15ef3a}\label{riscv__vector_8h_a2860d58ffebd283734ba06641e15ef3a}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfnmacc\+\_\+vf\+\_\+f32m2} (vfloat32m2\+\_\+t acc, float32\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa7bcea9e40eebdd3a72f2cac99ca7653}\label{riscv__vector_8h_aa7bcea9e40eebdd3a72f2cac99ca7653}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfnmacc\+\_\+vf\+\_\+f32m4} (vfloat32m4\+\_\+t acc, float32\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1b3c0fc98f266104135f021258a6e730}\label{riscv__vector_8h_a1b3c0fc98f266104135f021258a6e730}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfnmacc\+\_\+vf\+\_\+f32m8} (vfloat32m8\+\_\+t acc, float32\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aaf87a6f3f6df6c10b0b4c97fd2ff9b06}{vfmsac\+\_\+vv\+\_\+f32m1}} (vfloat32m1\+\_\+t acc, vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae5191adb7b049ddd380d2f8e6937a78f}\label{riscv__vector_8h_ae5191adb7b049ddd380d2f8e6937a78f}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfmsac\+\_\+vv\+\_\+f32m2} (vfloat32m2\+\_\+t acc, vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9e4c681210c58736429d46477fa9307e}\label{riscv__vector_8h_a9e4c681210c58736429d46477fa9307e}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfmsac\+\_\+vv\+\_\+f32m4} (vfloat32m4\+\_\+t acc, vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a02c3dfe9eb721cc171e3011e939fa363}\label{riscv__vector_8h_a02c3dfe9eb721cc171e3011e939fa363}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfmsac\+\_\+vv\+\_\+f32m8} (vfloat32m8\+\_\+t acc, vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af86b241a5a5118986fa51cffd30d6114}{vfmsac\+\_\+vf\+\_\+f32m1}} (vfloat32m1\+\_\+t acc, float32\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6495c64963d9655051fc170434ee7fe3}\label{riscv__vector_8h_a6495c64963d9655051fc170434ee7fe3}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfmsac\+\_\+vf\+\_\+f32m2} (vfloat32m2\+\_\+t acc, float32\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9072622488b57d31c36f3abe5df2d169}\label{riscv__vector_8h_a9072622488b57d31c36f3abe5df2d169}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfmsac\+\_\+vf\+\_\+f32m4} (vfloat32m4\+\_\+t acc, float32\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae7ae90e8ef9f4ab64a87ba3a59288d77}\label{riscv__vector_8h_ae7ae90e8ef9f4ab64a87ba3a59288d77}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfmsac\+\_\+vf\+\_\+f32m8} (vfloat32m8\+\_\+t acc, float32\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aaff4c3278186b47c9bbab622a2c091c2}{vfnmsac\+\_\+vv\+\_\+f32m1}} (vfloat32m1\+\_\+t acc, vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3428633c4d556c14a7d49a0f4c5503b7}\label{riscv__vector_8h_a3428633c4d556c14a7d49a0f4c5503b7}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfnmsac\+\_\+vv\+\_\+f32m2} (vfloat32m2\+\_\+t acc, vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abc80de4b4667bd74db887638c21b7ff3}\label{riscv__vector_8h_abc80de4b4667bd74db887638c21b7ff3}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfnmsac\+\_\+vv\+\_\+f32m4} (vfloat32m4\+\_\+t acc, vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab4eb4d88780c2c6c4649f8b42a2b4532}\label{riscv__vector_8h_ab4eb4d88780c2c6c4649f8b42a2b4532}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfnmsac\+\_\+vv\+\_\+f32m8} (vfloat32m8\+\_\+t acc, vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_afd52169b5a2924a972b21e9ff78b1345}{vfnmsac\+\_\+vf\+\_\+f32m1}} (vfloat32m1\+\_\+t acc, float32\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a84d4e182639415bd54ba3bd22693e7b3}\label{riscv__vector_8h_a84d4e182639415bd54ba3bd22693e7b3}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfnmsac\+\_\+vf\+\_\+f32m2} (vfloat32m2\+\_\+t acc, float32\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a49612a756c0ac201ec68e9a4ae175b78}\label{riscv__vector_8h_a49612a756c0ac201ec68e9a4ae175b78}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfnmsac\+\_\+vf\+\_\+f32m4} (vfloat32m4\+\_\+t acc, float32\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa1d7ec353aa010dd7491c3d4a25c0600}\label{riscv__vector_8h_aa1d7ec353aa010dd7491c3d4a25c0600}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfnmsac\+\_\+vf\+\_\+f32m8} (vfloat32m8\+\_\+t acc, float32\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a640ab16490a7dc221d135ccbc2d75a20}{vfmadd\+\_\+vv\+\_\+f32m1}} (vfloat32m1\+\_\+t acc, vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abfb38a3fdd01b746e96a150bd77a640d}\label{riscv__vector_8h_abfb38a3fdd01b746e96a150bd77a640d}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfmadd\+\_\+vv\+\_\+f32m2} (vfloat32m2\+\_\+t acc, vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5d123fa6e307446b89e176906777c13e}\label{riscv__vector_8h_a5d123fa6e307446b89e176906777c13e}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfmadd\+\_\+vv\+\_\+f32m4} (vfloat32m4\+\_\+t acc, vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a03ddc338a0e561e91ee065638358ba7c}\label{riscv__vector_8h_a03ddc338a0e561e91ee065638358ba7c}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfmadd\+\_\+vv\+\_\+f32m8} (vfloat32m8\+\_\+t acc, vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad339d774d55075a3d4d14a91b2a6a240}{vfmadd\+\_\+vf\+\_\+f32m1}} (vfloat32m1\+\_\+t acc, float32\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4374cb4dd188c605ae1c46e4d017716a}\label{riscv__vector_8h_a4374cb4dd188c605ae1c46e4d017716a}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfmadd\+\_\+vf\+\_\+f32m2} (vfloat32m2\+\_\+t acc, float32\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0a46c0125decd5df007a985ec6de9a9d}\label{riscv__vector_8h_a0a46c0125decd5df007a985ec6de9a9d}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfmadd\+\_\+vf\+\_\+f32m4} (vfloat32m4\+\_\+t acc, float32\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4cfe03fb773e1a10c9dc475ed8f16b61}\label{riscv__vector_8h_a4cfe03fb773e1a10c9dc475ed8f16b61}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfmadd\+\_\+vf\+\_\+f32m8} (vfloat32m8\+\_\+t acc, float32\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a4f64d0001a5b5bca28edec01350e0d9a}{vfnmadd\+\_\+vv\+\_\+f32m1}} (vfloat32m1\+\_\+t acc, vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa818861a9d2df077e67bcfa3f39819d7}\label{riscv__vector_8h_aa818861a9d2df077e67bcfa3f39819d7}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfnmadd\+\_\+vv\+\_\+f32m2} (vfloat32m2\+\_\+t acc, vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6606934f42cc4c0487d831f96f89f68e}\label{riscv__vector_8h_a6606934f42cc4c0487d831f96f89f68e}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfnmadd\+\_\+vv\+\_\+f32m4} (vfloat32m4\+\_\+t acc, vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aef7fcb74f6fb7f3b374b29bedd88a722}\label{riscv__vector_8h_aef7fcb74f6fb7f3b374b29bedd88a722}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfnmadd\+\_\+vv\+\_\+f32m8} (vfloat32m8\+\_\+t acc, vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_abbd96845d6364ec448a3cecc4e766a16}{vfnmadd\+\_\+vf\+\_\+f32m1}} (vfloat32m1\+\_\+t acc, float32\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a02a04a08ffa8db18e06f5e2b418ab7b4}\label{riscv__vector_8h_a02a04a08ffa8db18e06f5e2b418ab7b4}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfnmadd\+\_\+vf\+\_\+f32m2} (vfloat32m2\+\_\+t acc, float32\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8e839b72b63a0f142657c9b03ffe661f}\label{riscv__vector_8h_a8e839b72b63a0f142657c9b03ffe661f}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfnmadd\+\_\+vf\+\_\+f32m4} (vfloat32m4\+\_\+t acc, float32\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a297dd1525691e9ef003a5e079dbd59ff}\label{riscv__vector_8h_a297dd1525691e9ef003a5e079dbd59ff}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfnmadd\+\_\+vf\+\_\+f32m8} (vfloat32m8\+\_\+t acc, float32\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a27dbcf4e6c326d03474dd73610116d5b}{vfmsub\+\_\+vv\+\_\+f32m1}} (vfloat32m1\+\_\+t acc, vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2827eff8b98604d34ec76d257be32247}\label{riscv__vector_8h_a2827eff8b98604d34ec76d257be32247}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfmsub\+\_\+vv\+\_\+f32m2} (vfloat32m2\+\_\+t acc, vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6ff8d8ce4c83ad58cbfaef84dc7a0531}\label{riscv__vector_8h_a6ff8d8ce4c83ad58cbfaef84dc7a0531}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfmsub\+\_\+vv\+\_\+f32m4} (vfloat32m4\+\_\+t acc, vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af98cf0c889acca0905fa9cd4928b678b}\label{riscv__vector_8h_af98cf0c889acca0905fa9cd4928b678b}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfmsub\+\_\+vv\+\_\+f32m8} (vfloat32m8\+\_\+t acc, vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a797d3e66d64bb80a5aba0329a74bae16}{vfmsub\+\_\+vf\+\_\+f32m1}} (vfloat32m1\+\_\+t acc, float32\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0d47be54ced1c89ccf45e341f26e86cb}\label{riscv__vector_8h_a0d47be54ced1c89ccf45e341f26e86cb}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfmsub\+\_\+vf\+\_\+f32m2} (vfloat32m2\+\_\+t acc, float32\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4818d5a648b87663141875767d2fbf1f}\label{riscv__vector_8h_a4818d5a648b87663141875767d2fbf1f}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfmsub\+\_\+vf\+\_\+f32m4} (vfloat32m4\+\_\+t acc, float32\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0d34b2e16bfeed929cd75d39983c3a46}\label{riscv__vector_8h_a0d34b2e16bfeed929cd75d39983c3a46}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfmsub\+\_\+vf\+\_\+f32m8} (vfloat32m8\+\_\+t acc, float32\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad310ae5a7358149e0810d96949ec5c24}{vfnmsub\+\_\+vv\+\_\+f32m1}} (vfloat32m1\+\_\+t acc, vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aab417a95671eedb6aa113ef99926b850}\label{riscv__vector_8h_aab417a95671eedb6aa113ef99926b850}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfnmsub\+\_\+vv\+\_\+f32m2} (vfloat32m2\+\_\+t acc, vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4ef8d63c3d1da577e75fe5f212de4a81}\label{riscv__vector_8h_a4ef8d63c3d1da577e75fe5f212de4a81}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfnmsub\+\_\+vv\+\_\+f32m4} (vfloat32m4\+\_\+t acc, vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7964cb5c97330f22f0ceb6fc62772429}\label{riscv__vector_8h_a7964cb5c97330f22f0ceb6fc62772429}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfnmsub\+\_\+vv\+\_\+f32m8} (vfloat32m8\+\_\+t acc, vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad769b9a4fac70eaf36706a8e0d2e6ec8}{vfnmsub\+\_\+vf\+\_\+f32m1}} (vfloat32m1\+\_\+t acc, float32\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1700eca844c06ed2ecbfe67019557191}\label{riscv__vector_8h_a1700eca844c06ed2ecbfe67019557191}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfnmsub\+\_\+vf\+\_\+f32m2} (vfloat32m2\+\_\+t acc, float32\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a099aee4d72db6337b726881c484ecd25}\label{riscv__vector_8h_a099aee4d72db6337b726881c484ecd25}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfnmsub\+\_\+vf\+\_\+f32m4} (vfloat32m4\+\_\+t acc, float32\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac22d10be7047dd12909a88f303880497}\label{riscv__vector_8h_ac22d10be7047dd12909a88f303880497}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfnmsub\+\_\+vf\+\_\+f32m8} (vfloat32m8\+\_\+t acc, float32\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7584eda6bfe935b24961240440360f2b}{vfmacc\+\_\+vv\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t acc, vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afc86c00c9d73526ea94a7d7bfc8f8804}\label{riscv__vector_8h_afc86c00c9d73526ea94a7d7bfc8f8804}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfmacc\+\_\+vv\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t acc, vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0d081fc7271e26c9f341210b6ae20469}\label{riscv__vector_8h_a0d081fc7271e26c9f341210b6ae20469}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfmacc\+\_\+vv\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t acc, vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a86f85a2f4818122e8ba949c658bcd44c}\label{riscv__vector_8h_a86f85a2f4818122e8ba949c658bcd44c}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfmacc\+\_\+vv\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t acc, vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1603f1e726cd7464564f40b7ad8a6411}{vfmacc\+\_\+vf\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t acc, float32\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a684fba61d98572584e4d35a88afc8907}\label{riscv__vector_8h_a684fba61d98572584e4d35a88afc8907}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfmacc\+\_\+vf\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t acc, float32\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6e479a89ad48718cecc618c4db91d2e0}\label{riscv__vector_8h_a6e479a89ad48718cecc618c4db91d2e0}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfmacc\+\_\+vf\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t acc, float32\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a60bd0ff8f5ed71e05c1992d40609f8b1}\label{riscv__vector_8h_a60bd0ff8f5ed71e05c1992d40609f8b1}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfmacc\+\_\+vf\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t acc, float32\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa7c39d5fe783b14720e7b8f81ac88710}{vfnmacc\+\_\+vv\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t acc, vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a87075d2fa0bfc0710f5684f0d721f6d9}\label{riscv__vector_8h_a87075d2fa0bfc0710f5684f0d721f6d9}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfnmacc\+\_\+vv\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t acc, vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa8cf397a3ba71aaa2f1fc59c45587c84}\label{riscv__vector_8h_aa8cf397a3ba71aaa2f1fc59c45587c84}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfnmacc\+\_\+vv\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t acc, vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab74485859f92694830a70b4674f1cdaa}\label{riscv__vector_8h_ab74485859f92694830a70b4674f1cdaa}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfnmacc\+\_\+vv\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t acc, vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7cdffaec30949ebfbdce68edb1aa2181}{vfnmacc\+\_\+vf\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t acc, float32\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4dd5f6aa2e4b653675b14cfe348b4045}\label{riscv__vector_8h_a4dd5f6aa2e4b653675b14cfe348b4045}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfnmacc\+\_\+vf\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t acc, float32\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a70d792c1ebae19c535e4925c4d195e25}\label{riscv__vector_8h_a70d792c1ebae19c535e4925c4d195e25}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfnmacc\+\_\+vf\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t acc, float32\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5625c1d9ed5f368c33610e259e2defd7}\label{riscv__vector_8h_a5625c1d9ed5f368c33610e259e2defd7}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfnmacc\+\_\+vf\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t acc, float32\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7459dbc2b24e21835b575bc679998634}{vfmsac\+\_\+vv\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t acc, vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a46ba45e7bb45df30fe5c039274c555d0}\label{riscv__vector_8h_a46ba45e7bb45df30fe5c039274c555d0}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfmsac\+\_\+vv\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t acc, vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab75cb222e42a9e63cdb16448020c8101}\label{riscv__vector_8h_ab75cb222e42a9e63cdb16448020c8101}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfmsac\+\_\+vv\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t acc, vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa3f6bce70b3c156602138819b01af94f}\label{riscv__vector_8h_aa3f6bce70b3c156602138819b01af94f}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfmsac\+\_\+vv\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t acc, vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af3e484b4e582d81cc4a6a518cd547819}{vfmsac\+\_\+vf\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t acc, float32\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4ba215b9ee37ca9ee50a6611a22d0da4}\label{riscv__vector_8h_a4ba215b9ee37ca9ee50a6611a22d0da4}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfmsac\+\_\+vf\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t acc, float32\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a69325f63e37106de38582f7e3a67ab69}\label{riscv__vector_8h_a69325f63e37106de38582f7e3a67ab69}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfmsac\+\_\+vf\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t acc, float32\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1d17c83d020b1b62f94e724ba3d268b4}\label{riscv__vector_8h_a1d17c83d020b1b62f94e724ba3d268b4}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfmsac\+\_\+vf\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t acc, float32\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5ad38370985328094b622ff0454f99b7}{vfnmsac\+\_\+vv\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t acc, vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abf0dcb4b4f263cd42f2673419a518f37}\label{riscv__vector_8h_abf0dcb4b4f263cd42f2673419a518f37}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfnmsac\+\_\+vv\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t acc, vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa0cb64cb669b3aacba6051eed4069b52}\label{riscv__vector_8h_aa0cb64cb669b3aacba6051eed4069b52}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfnmsac\+\_\+vv\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t acc, vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4d524e79e2eb582c1b5569e48a64eff2}\label{riscv__vector_8h_a4d524e79e2eb582c1b5569e48a64eff2}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfnmsac\+\_\+vv\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t acc, vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_adde70f661af105f573e857ff01ecb697}{vfnmsac\+\_\+vf\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t acc, float32\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae25aef7da8814b7a17a8fb07214867fb}\label{riscv__vector_8h_ae25aef7da8814b7a17a8fb07214867fb}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfnmsac\+\_\+vf\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t acc, float32\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a57c2cbdb686fc507b204ee6c6f6e31af}\label{riscv__vector_8h_a57c2cbdb686fc507b204ee6c6f6e31af}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfnmsac\+\_\+vf\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t acc, float32\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4d5e22ccc14aa7c91bf296bb8a0feff1}\label{riscv__vector_8h_a4d5e22ccc14aa7c91bf296bb8a0feff1}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfnmsac\+\_\+vf\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t acc, float32\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af6afe9b7430d41f2141522267efc835d}{vfmadd\+\_\+vv\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t acc, vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad9915fc96edc767247810da382761c95}\label{riscv__vector_8h_ad9915fc96edc767247810da382761c95}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfmadd\+\_\+vv\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t acc, vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4393059130541c3ee2a7de5295e0f9ae}\label{riscv__vector_8h_a4393059130541c3ee2a7de5295e0f9ae}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfmadd\+\_\+vv\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t acc, vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6375166fc63003ba40f5dc5550f3b968}\label{riscv__vector_8h_a6375166fc63003ba40f5dc5550f3b968}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfmadd\+\_\+vv\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t acc, vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a53ef7338d5160d44a64bc068c8bb6c40}{vfmadd\+\_\+vf\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t acc, float32\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a47edefa37cf8169d8c7340dcce2990c1}\label{riscv__vector_8h_a47edefa37cf8169d8c7340dcce2990c1}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfmadd\+\_\+vf\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t acc, float32\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aeb76849cbb137f33b3f005819ac73825}\label{riscv__vector_8h_aeb76849cbb137f33b3f005819ac73825}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfmadd\+\_\+vf\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t acc, float32\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac3f9427231e949bdba1f466a93654dcf}\label{riscv__vector_8h_ac3f9427231e949bdba1f466a93654dcf}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfmadd\+\_\+vf\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t acc, float32\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_adc694f3309969c96bd77d6dd8c95a573}{vfnmadd\+\_\+vv\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t acc, vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af731567341b26e0c7262685a8950f4aa}\label{riscv__vector_8h_af731567341b26e0c7262685a8950f4aa}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfnmadd\+\_\+vv\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t acc, vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1a31b431436a89a425fae6bf2857e9e4}\label{riscv__vector_8h_a1a31b431436a89a425fae6bf2857e9e4}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfnmadd\+\_\+vv\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t acc, vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa03b59dfe130be92d2b6e07ea21e7619}\label{riscv__vector_8h_aa03b59dfe130be92d2b6e07ea21e7619}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfnmadd\+\_\+vv\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t acc, vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab29156e8171d818c1fc5b2825d27df7c}{vfnmadd\+\_\+vf\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t acc, float32\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5b5e0d708405b9c0b627af7716485652}\label{riscv__vector_8h_a5b5e0d708405b9c0b627af7716485652}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfnmadd\+\_\+vf\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t acc, float32\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa3685ad5bfe2520896990b9ab4f2d427}\label{riscv__vector_8h_aa3685ad5bfe2520896990b9ab4f2d427}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfnmadd\+\_\+vf\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t acc, float32\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a44162352f66b6ec3e05149dffee88223}\label{riscv__vector_8h_a44162352f66b6ec3e05149dffee88223}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfnmadd\+\_\+vf\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t acc, float32\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a001a5d19459c6b85ac8654cb2eb256f2}{vfmsub\+\_\+vv\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t acc, vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac8b0e00cd94c5fa6f96b862ed73932ac}\label{riscv__vector_8h_ac8b0e00cd94c5fa6f96b862ed73932ac}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfmsub\+\_\+vv\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t acc, vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a099b7e264f7f37d7db0dddd171fe5312}\label{riscv__vector_8h_a099b7e264f7f37d7db0dddd171fe5312}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfmsub\+\_\+vv\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t acc, vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a24bd01b8ac6a4ddfa663fd38725ec604}\label{riscv__vector_8h_a24bd01b8ac6a4ddfa663fd38725ec604}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfmsub\+\_\+vv\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t acc, vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8279f2f61da564017c952caf4993903e}{vfmsub\+\_\+vf\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t acc, float32\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a010e206fc3fb94e81df1b0ad8271e678}\label{riscv__vector_8h_a010e206fc3fb94e81df1b0ad8271e678}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfmsub\+\_\+vf\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t acc, float32\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7b1aececcac327fba63e02902e5fc832}\label{riscv__vector_8h_a7b1aececcac327fba63e02902e5fc832}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfmsub\+\_\+vf\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t acc, float32\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8d3fc156fff36958479b525bb48eb4be}\label{riscv__vector_8h_a8d3fc156fff36958479b525bb48eb4be}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfmsub\+\_\+vf\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t acc, float32\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab8d6368233193976ced721cb7dd95505}{vfnmsub\+\_\+vv\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t acc, vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a271b0146dad4cac5f7b6030cf771c493}\label{riscv__vector_8h_a271b0146dad4cac5f7b6030cf771c493}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfnmsub\+\_\+vv\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t acc, vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7c77a9d9a972911654c4def62b25a2a5}\label{riscv__vector_8h_a7c77a9d9a972911654c4def62b25a2a5}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfnmsub\+\_\+vv\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t acc, vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1cb3426792fcfceac518d3811e4c4a73}\label{riscv__vector_8h_a1cb3426792fcfceac518d3811e4c4a73}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfnmsub\+\_\+vv\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t acc, vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a05e36779d16d3179dbb6f0487157062b}{vfnmsub\+\_\+vf\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t acc, float32\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad4b1088db21169b205cb0412ed43b019}\label{riscv__vector_8h_ad4b1088db21169b205cb0412ed43b019}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfnmsub\+\_\+vf\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t acc, float32\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aab704cd4becb5a21662df7968cd0a1bf}\label{riscv__vector_8h_aab704cd4becb5a21662df7968cd0a1bf}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfnmsub\+\_\+vf\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t acc, float32\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1535d74a88b6a3ac7b63ed70569237bb}\label{riscv__vector_8h_a1535d74a88b6a3ac7b63ed70569237bb}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfnmsub\+\_\+vf\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t acc, float32\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2e2c53a2d75eae68d49dd4653b01b9a7}{vfsqrt\+\_\+v\+\_\+f32m1}} (vfloat32m1\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8f7288de59a8c6c5d8e79f6eb2589d9d}\label{riscv__vector_8h_a8f7288de59a8c6c5d8e79f6eb2589d9d}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfsqrt\+\_\+v\+\_\+f32m2} (vfloat32m2\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a78b4d40ab651c1fd6714bcef834dd122}\label{riscv__vector_8h_a78b4d40ab651c1fd6714bcef834dd122}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfsqrt\+\_\+v\+\_\+f32m4} (vfloat32m4\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a580c419898769397f3fd9abf09a2257f}\label{riscv__vector_8h_a580c419898769397f3fd9abf09a2257f}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfsqrt\+\_\+v\+\_\+f32m8} (vfloat32m8\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1c3ab6918736982a8c4a7507202e7aa5}{vfsqrt\+\_\+v\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8a02ad12d610336cd0c5329f4e280d96}\label{riscv__vector_8h_a8a02ad12d610336cd0c5329f4e280d96}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfsqrt\+\_\+v\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3c69cbac8273a0c368487890b125405c}\label{riscv__vector_8h_a3c69cbac8273a0c368487890b125405c}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfsqrt\+\_\+v\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abbbaa176960b2e98f14d45c065d7a336}\label{riscv__vector_8h_abbbaa176960b2e98f14d45c065d7a336}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfsqrt\+\_\+v\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae97f54eb39b029f78a18549597d6c6b9}{vfmin\+\_\+vv\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adab0b2f3e7ec551306cb8663af3b7df7}\label{riscv__vector_8h_adab0b2f3e7ec551306cb8663af3b7df7}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfmin\+\_\+vv\+\_\+f32m2} (vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0bec32563a221c5a741db40e45b80f45}\label{riscv__vector_8h_a0bec32563a221c5a741db40e45b80f45}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfmin\+\_\+vv\+\_\+f32m4} (vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a95cb015eed31ee3cda66186446249e3b}\label{riscv__vector_8h_a95cb015eed31ee3cda66186446249e3b}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfmin\+\_\+vv\+\_\+f32m8} (vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a9a24735262979fb6de144421b038ae47}{vfmin\+\_\+vf\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a660e23c18d4c05c596b8f5160581adbe}\label{riscv__vector_8h_a660e23c18d4c05c596b8f5160581adbe}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfmin\+\_\+vf\+\_\+f32m2} (vfloat32m2\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a360dcb3b5394d4681110f9c163a29714}\label{riscv__vector_8h_a360dcb3b5394d4681110f9c163a29714}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfmin\+\_\+vf\+\_\+f32m4} (vfloat32m4\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af82774120bc26cdfe59c332c4245b314}\label{riscv__vector_8h_af82774120bc26cdfe59c332c4245b314}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfmin\+\_\+vf\+\_\+f32m8} (vfloat32m8\+\_\+t op1, float32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a943849b4364401bde7056520f8dd8ad5}{vfmax\+\_\+vv\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acf4a9e630a0cbbc096de7b062f6d3da5}\label{riscv__vector_8h_acf4a9e630a0cbbc096de7b062f6d3da5}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfmax\+\_\+vv\+\_\+f32m2} (vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0b7eba647492c23552f7b23d7694cc65}\label{riscv__vector_8h_a0b7eba647492c23552f7b23d7694cc65}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfmax\+\_\+vv\+\_\+f32m4} (vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5aed09f827fdb1494eb23ca181c90551}\label{riscv__vector_8h_a5aed09f827fdb1494eb23ca181c90551}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfmax\+\_\+vv\+\_\+f32m8} (vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac41c3799543102c38210f291a2cf07a6}{vfmax\+\_\+vf\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af69161f783ef42f6ec71f6dbaedae2a5}\label{riscv__vector_8h_af69161f783ef42f6ec71f6dbaedae2a5}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfmax\+\_\+vf\+\_\+f32m2} (vfloat32m2\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa6536bd820eba36ec9e676de6bd7990b}\label{riscv__vector_8h_aa6536bd820eba36ec9e676de6bd7990b}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfmax\+\_\+vf\+\_\+f32m4} (vfloat32m4\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0483f154140fabdef725f7ad51f3aaf8}\label{riscv__vector_8h_a0483f154140fabdef725f7ad51f3aaf8}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfmax\+\_\+vf\+\_\+f32m8} (vfloat32m8\+\_\+t op1, float32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a44e027b74adf4bc302e6bd3811c27960}{vfmin\+\_\+vv\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a17ddc1c210d051ceea377f8b13fd1c09}\label{riscv__vector_8h_a17ddc1c210d051ceea377f8b13fd1c09}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfmin\+\_\+vv\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a40604730e1e21d6f4aa12e6feef139bb}\label{riscv__vector_8h_a40604730e1e21d6f4aa12e6feef139bb}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfmin\+\_\+vv\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a82a3f83719b9e750405dccc7f6af737a}\label{riscv__vector_8h_a82a3f83719b9e750405dccc7f6af737a}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfmin\+\_\+vv\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7b8ef8f2dca607bfc92db582ccfcf628}{vfmin\+\_\+vf\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab51ba0cd6548de8dbd150bb9299456b3}\label{riscv__vector_8h_ab51ba0cd6548de8dbd150bb9299456b3}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfmin\+\_\+vf\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afff5f21842f98f7a4d8cec563982c0a2}\label{riscv__vector_8h_afff5f21842f98f7a4d8cec563982c0a2}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfmin\+\_\+vf\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0c944282a1bb4a5a798c9405339c465a}\label{riscv__vector_8h_a0c944282a1bb4a5a798c9405339c465a}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfmin\+\_\+vf\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, float32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a53866c14172b4e6f91f9b53c6d6e6f8c}{vfmax\+\_\+vv\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab1e2ea53f2b6d6c1283ea82b7f521015}\label{riscv__vector_8h_ab1e2ea53f2b6d6c1283ea82b7f521015}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfmax\+\_\+vv\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4af92504804900505214960949d92f55}\label{riscv__vector_8h_a4af92504804900505214960949d92f55}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfmax\+\_\+vv\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a44c0120f4da00d3c670c0d08e535679b}\label{riscv__vector_8h_a44c0120f4da00d3c670c0d08e535679b}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfmax\+\_\+vv\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af967f397dfc2a4f7e7b9303bb64bdcf3}{vfmax\+\_\+vf\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a79f1270e2586f22811b54b1ef23a7b5c}\label{riscv__vector_8h_a79f1270e2586f22811b54b1ef23a7b5c}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfmax\+\_\+vf\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae7a1ecb31c324dda96e24b1ed4edd51b}\label{riscv__vector_8h_ae7a1ecb31c324dda96e24b1ed4edd51b}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfmax\+\_\+vf\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4ddd802eaa4a4b124e080ddd353b1f27}\label{riscv__vector_8h_a4ddd802eaa4a4b124e080ddd353b1f27}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfmax\+\_\+vf\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, float32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a282bc946f7a11c610d1aaf3f1fa16f61}{vfsgnj\+\_\+vv\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8148367f27570bd35bc04da717f0fbc7}\label{riscv__vector_8h_a8148367f27570bd35bc04da717f0fbc7}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfsgnj\+\_\+vv\+\_\+f32m2} (vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a44424b6d57f8d7b5e148b4b57eef9eb2}\label{riscv__vector_8h_a44424b6d57f8d7b5e148b4b57eef9eb2}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfsgnj\+\_\+vv\+\_\+f32m4} (vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a889c03a05bdee2dcb0e1f63a077daff7}\label{riscv__vector_8h_a889c03a05bdee2dcb0e1f63a077daff7}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfsgnj\+\_\+vv\+\_\+f32m8} (vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a4473d29fa685a9064c8eae1dd0985188}{vfsgnj\+\_\+vf\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6895056f4b538f5a0e972f44b3840798}\label{riscv__vector_8h_a6895056f4b538f5a0e972f44b3840798}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfsgnj\+\_\+vf\+\_\+f32m2} (vfloat32m2\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab6e803e9b8dae53f5a25665b9a174415}\label{riscv__vector_8h_ab6e803e9b8dae53f5a25665b9a174415}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfsgnj\+\_\+vf\+\_\+f32m4} (vfloat32m4\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a152c99926f2cb54765cd3062e48566cd}\label{riscv__vector_8h_a152c99926f2cb54765cd3062e48566cd}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfsgnj\+\_\+vf\+\_\+f32m8} (vfloat32m8\+\_\+t op1, float32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a181e0529525cd457f03a2c60a99f2c72}{vfsgnjn\+\_\+vv\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9a8135cc50b746692f8cbeb5bb005d40}\label{riscv__vector_8h_a9a8135cc50b746692f8cbeb5bb005d40}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfsgnjn\+\_\+vv\+\_\+f32m2} (vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8c168ccbd7987601acc6eb1bbec62b0c}\label{riscv__vector_8h_a8c168ccbd7987601acc6eb1bbec62b0c}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfsgnjn\+\_\+vv\+\_\+f32m4} (vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0ef0b4b83cb067bd6d9b47cbd826a769}\label{riscv__vector_8h_a0ef0b4b83cb067bd6d9b47cbd826a769}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfsgnjn\+\_\+vv\+\_\+f32m8} (vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af64d3d3d9445dd7c9c776fdaeadbf6b2}{vfsgnjn\+\_\+vf\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad7f65dfa3fed9a30f4e864ac3f2c38a1}\label{riscv__vector_8h_ad7f65dfa3fed9a30f4e864ac3f2c38a1}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfsgnjn\+\_\+vf\+\_\+f32m2} (vfloat32m2\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2915a9f315cb96d40cdb97c36ef1446b}\label{riscv__vector_8h_a2915a9f315cb96d40cdb97c36ef1446b}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfsgnjn\+\_\+vf\+\_\+f32m4} (vfloat32m4\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a570be4f7db82ea25bc4f9357526dc4b3}\label{riscv__vector_8h_a570be4f7db82ea25bc4f9357526dc4b3}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfsgnjn\+\_\+vf\+\_\+f32m8} (vfloat32m8\+\_\+t op1, float32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a9000041793f2ab5e4d20e2411e25e04d}{vfsgnjx\+\_\+vv\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af7c04d2b922baeb31534ac40cd1d5861}\label{riscv__vector_8h_af7c04d2b922baeb31534ac40cd1d5861}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfsgnjx\+\_\+vv\+\_\+f32m2} (vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af6485c61d807d5fa9f95f563e8c47932}\label{riscv__vector_8h_af6485c61d807d5fa9f95f563e8c47932}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfsgnjx\+\_\+vv\+\_\+f32m4} (vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3c31ed7cfd108757859a2e3cc885e739}\label{riscv__vector_8h_a3c31ed7cfd108757859a2e3cc885e739}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfsgnjx\+\_\+vv\+\_\+f32m8} (vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a48eb2bf0ba8be4413ec2202e02eb2af0}{vfsgnjx\+\_\+vf\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afec3db4f59e1fa89dc1555c9f53df559}\label{riscv__vector_8h_afec3db4f59e1fa89dc1555c9f53df559}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfsgnjx\+\_\+vf\+\_\+f32m2} (vfloat32m2\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0205a94b563e58695e40c017a2c4fbcb}\label{riscv__vector_8h_a0205a94b563e58695e40c017a2c4fbcb}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfsgnjx\+\_\+vf\+\_\+f32m4} (vfloat32m4\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a46a7de1a268031f95c0ae3895a0e8c1a}\label{riscv__vector_8h_a46a7de1a268031f95c0ae3895a0e8c1a}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfsgnjx\+\_\+vf\+\_\+f32m8} (vfloat32m8\+\_\+t op1, float32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aaecd570c8a4d7235cb3d98c0fd597092}{vfsgnj\+\_\+vv\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac2620f240f2b8d59cb6caebe830e2ea4}\label{riscv__vector_8h_ac2620f240f2b8d59cb6caebe830e2ea4}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfsgnj\+\_\+vv\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a081f1b45907e36a1f115e4118394447f}\label{riscv__vector_8h_a081f1b45907e36a1f115e4118394447f}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfsgnj\+\_\+vv\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abd0f4313bfb14aca694887bd489d365c}\label{riscv__vector_8h_abd0f4313bfb14aca694887bd489d365c}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfsgnj\+\_\+vv\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a18ce87f44533c0214ad5296d37285998}{vfsgnj\+\_\+vf\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab9756a133764d551ade7174f70db9b65}\label{riscv__vector_8h_ab9756a133764d551ade7174f70db9b65}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfsgnj\+\_\+vf\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a96ca87d91082963106c63e63aa489cb7}\label{riscv__vector_8h_a96ca87d91082963106c63e63aa489cb7}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfsgnj\+\_\+vf\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac3d01d8bba72af05799f241a2f732d81}\label{riscv__vector_8h_ac3d01d8bba72af05799f241a2f732d81}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfsgnj\+\_\+vf\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, float32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa29c7e9832751fd1f42e1a2c61a25376}{vfsgnjn\+\_\+vv\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5e779d5c9e0404d1082c9626c201310e}\label{riscv__vector_8h_a5e779d5c9e0404d1082c9626c201310e}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfsgnjn\+\_\+vv\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a37b65845e7e849c9184a6a165ceff42c}\label{riscv__vector_8h_a37b65845e7e849c9184a6a165ceff42c}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfsgnjn\+\_\+vv\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abe3110cb7e654a4a2398b20bf383739a}\label{riscv__vector_8h_abe3110cb7e654a4a2398b20bf383739a}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfsgnjn\+\_\+vv\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aef27dc4bb1bd7b88b4373b3246cd8007}{vfsgnjn\+\_\+vf\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9f7959e1b9715aceea0145b5e4913327}\label{riscv__vector_8h_a9f7959e1b9715aceea0145b5e4913327}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfsgnjn\+\_\+vf\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aab6e50c3db0e9a8a5a777fa9a45df838}\label{riscv__vector_8h_aab6e50c3db0e9a8a5a777fa9a45df838}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfsgnjn\+\_\+vf\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6f5218cf5db9560871f67832f11cb232}\label{riscv__vector_8h_a6f5218cf5db9560871f67832f11cb232}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfsgnjn\+\_\+vf\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, float32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a15f3ab0ed42ca4b9e145a42ef2ae77de}{vfsgnjx\+\_\+vv\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a79c10a656404e7ae141bdc5477db4205}\label{riscv__vector_8h_a79c10a656404e7ae141bdc5477db4205}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfsgnjx\+\_\+vv\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a41bb30edeec192adb6b4b404125bc7ef}\label{riscv__vector_8h_a41bb30edeec192adb6b4b404125bc7ef}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfsgnjx\+\_\+vv\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab5021bd4df0c727ad49064046fc2e65f}\label{riscv__vector_8h_ab5021bd4df0c727ad49064046fc2e65f}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfsgnjx\+\_\+vv\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aeccc2f7615bca36a0fee95d6292f4647}{vfsgnjx\+\_\+vf\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad2e1c15e07978894e30ef47a3d489e91}\label{riscv__vector_8h_ad2e1c15e07978894e30ef47a3d489e91}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfsgnjx\+\_\+vf\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad23c3132d7bc920d484a94c505695c85}\label{riscv__vector_8h_ad23c3132d7bc920d484a94c505695c85}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfsgnjx\+\_\+vf\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a96c1927ecd2a750bd14dc8633969852b}\label{riscv__vector_8h_a96c1927ecd2a750bd14dc8633969852b}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfsgnjx\+\_\+vf\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, float32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aae734b059db8893ecb4750beae84d639}{vmfeq\+\_\+vv\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a27bef25c93cbc03d262faf03139ac323}\label{riscv__vector_8h_a27bef25c93cbc03d262faf03139ac323}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfeq\+\_\+vv\+\_\+f32m2} (vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac74adebc1c771da3e445833d4a6b9ef5}\label{riscv__vector_8h_ac74adebc1c771da3e445833d4a6b9ef5}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfeq\+\_\+vv\+\_\+f32m4} (vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a410ef247b546ffc641bddc5dfb487a1a}\label{riscv__vector_8h_a410ef247b546ffc641bddc5dfb487a1a}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfeq\+\_\+vv\+\_\+f32m8} (vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a07ea10438533cc97b65d7ff648647801}{vmfeq\+\_\+vf\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aeaed36fee2e5ac8b67afe49838d79006}\label{riscv__vector_8h_aeaed36fee2e5ac8b67afe49838d79006}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfeq\+\_\+vf\+\_\+f32m2} (vfloat32m2\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9712f2c97fb27d3093fe71aa74c977da}\label{riscv__vector_8h_a9712f2c97fb27d3093fe71aa74c977da}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfeq\+\_\+vf\+\_\+f32m4} (vfloat32m4\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3ce5e46380793b2a7c952d6b88be7dcd}\label{riscv__vector_8h_a3ce5e46380793b2a7c952d6b88be7dcd}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfeq\+\_\+vf\+\_\+f32m8} (vfloat32m8\+\_\+t op1, float32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_abb1a709ea449d386ec7059e1dfcf8c61}{vmfne\+\_\+vv\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae1f99ec4b4faf5d9b21bb17e0690209e}\label{riscv__vector_8h_ae1f99ec4b4faf5d9b21bb17e0690209e}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfne\+\_\+vv\+\_\+f32m2} (vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a579cb1b6e592fa6c6f48a4c6eea6dc60}\label{riscv__vector_8h_a579cb1b6e592fa6c6f48a4c6eea6dc60}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfne\+\_\+vv\+\_\+f32m4} (vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0c5af6ec12b1bd265086cd3ec0337c7b}\label{riscv__vector_8h_a0c5af6ec12b1bd265086cd3ec0337c7b}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfne\+\_\+vv\+\_\+f32m8} (vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3c695b204f52730e6cd84e2d891aaf54}{vmfne\+\_\+vf\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad6a571c9db6b3474cd03ff9b3a9a89d2}\label{riscv__vector_8h_ad6a571c9db6b3474cd03ff9b3a9a89d2}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfne\+\_\+vf\+\_\+f32m2} (vfloat32m2\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0b8d4263781939d0cd348d0fcfb52a9c}\label{riscv__vector_8h_a0b8d4263781939d0cd348d0fcfb52a9c}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfne\+\_\+vf\+\_\+f32m4} (vfloat32m4\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4a35621d22f9df9565e40c418ce0966a}\label{riscv__vector_8h_a4a35621d22f9df9565e40c418ce0966a}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfne\+\_\+vf\+\_\+f32m8} (vfloat32m8\+\_\+t op1, float32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a429f5b380709f1069bb85768e1c81108}{vmflt\+\_\+vv\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a64f4a0749797f5bf1900986dfe40fa6d}\label{riscv__vector_8h_a64f4a0749797f5bf1900986dfe40fa6d}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmflt\+\_\+vv\+\_\+f32m2} (vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3b6c46ccd9929c54e7d8d404aa2c83f9}\label{riscv__vector_8h_a3b6c46ccd9929c54e7d8d404aa2c83f9}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmflt\+\_\+vv\+\_\+f32m4} (vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a035b5a9031d6e03e7842f25f36d22619}\label{riscv__vector_8h_a035b5a9031d6e03e7842f25f36d22619}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmflt\+\_\+vv\+\_\+f32m8} (vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad3e1228f8cec7b8eb0e3b925ec0908cb}{vmflt\+\_\+vf\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a812275328148ba12c9d960e77636c5ae}\label{riscv__vector_8h_a812275328148ba12c9d960e77636c5ae}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmflt\+\_\+vf\+\_\+f32m2} (vfloat32m2\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a35891825f06dc25c63937f4a90b736d2}\label{riscv__vector_8h_a35891825f06dc25c63937f4a90b736d2}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmflt\+\_\+vf\+\_\+f32m4} (vfloat32m4\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1c2e8750cd320e5b3e23a83cf66c7650}\label{riscv__vector_8h_a1c2e8750cd320e5b3e23a83cf66c7650}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmflt\+\_\+vf\+\_\+f32m8} (vfloat32m8\+\_\+t op1, float32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3ac150972eb2533182de439d424c5912}{vmfle\+\_\+vv\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a02709ba025a1648f1a2ae5019dc6f236}\label{riscv__vector_8h_a02709ba025a1648f1a2ae5019dc6f236}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfle\+\_\+vv\+\_\+f32m2} (vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1574d8675af4d6ff0efc770c30a2bad8}\label{riscv__vector_8h_a1574d8675af4d6ff0efc770c30a2bad8}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfle\+\_\+vv\+\_\+f32m4} (vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad4bd3c066b4c21954332c54573752c1e}\label{riscv__vector_8h_ad4bd3c066b4c21954332c54573752c1e}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfle\+\_\+vv\+\_\+f32m8} (vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a11b8996835c85603add4790270f347af}{vmfle\+\_\+vf\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2416d57b9a9d6d7d4404dda64f4bb36b}\label{riscv__vector_8h_a2416d57b9a9d6d7d4404dda64f4bb36b}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfle\+\_\+vf\+\_\+f32m2} (vfloat32m2\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a32ea1cf47d2f9ea51fe92cdef786bd48}\label{riscv__vector_8h_a32ea1cf47d2f9ea51fe92cdef786bd48}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfle\+\_\+vf\+\_\+f32m4} (vfloat32m4\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a83c3875fdb939c57915bf8a1ffbb5321}\label{riscv__vector_8h_a83c3875fdb939c57915bf8a1ffbb5321}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfle\+\_\+vf\+\_\+f32m8} (vfloat32m8\+\_\+t op1, float32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_add182ae7c52de4a2d7296366470bbbb0}{vmfgt\+\_\+vf\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a25bc629342b7f2ab8a51337e4dcc9024}\label{riscv__vector_8h_a25bc629342b7f2ab8a51337e4dcc9024}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfgt\+\_\+vf\+\_\+f32m2} (vfloat32m2\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a98f61cdffb7c43e5a9a12bace77867c6}\label{riscv__vector_8h_a98f61cdffb7c43e5a9a12bace77867c6}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfgt\+\_\+vf\+\_\+f32m4} (vfloat32m4\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a54d329d2e1db7e4ee759bcc16f44747b}\label{riscv__vector_8h_a54d329d2e1db7e4ee759bcc16f44747b}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfgt\+\_\+vf\+\_\+f32m8} (vfloat32m8\+\_\+t op1, float32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a46c8eaad5273d7cb3fee397ba7c02670}{vmfge\+\_\+vf\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abe7f772a5132cbd5f9d30c80de904e35}\label{riscv__vector_8h_abe7f772a5132cbd5f9d30c80de904e35}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfge\+\_\+vf\+\_\+f32m2} (vfloat32m2\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8b4d323b6c2823e4586a994caa07fe15}\label{riscv__vector_8h_a8b4d323b6c2823e4586a994caa07fe15}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfge\+\_\+vf\+\_\+f32m4} (vfloat32m4\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aaecb414a3e0c46be3271418e00c24196}\label{riscv__vector_8h_aaecb414a3e0c46be3271418e00c24196}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfge\+\_\+vf\+\_\+f32m8} (vfloat32m8\+\_\+t op1, float32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1f45999fcf89a4fb54c6c2af0643f1db}{vmfeq\+\_\+vv\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab1bf8e532e7fa2bca4a76aa97b421f56}\label{riscv__vector_8h_ab1bf8e532e7fa2bca4a76aa97b421f56}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfeq\+\_\+vv\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac10bc66316493b88a23046d8e1818df9}\label{riscv__vector_8h_ac10bc66316493b88a23046d8e1818df9}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfeq\+\_\+vv\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_affc953548930ffc1b7984412675fa3c6}\label{riscv__vector_8h_affc953548930ffc1b7984412675fa3c6}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfeq\+\_\+vv\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a367d872d18229f180053fcb18fe78dc8}{vmfeq\+\_\+vf\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0b3c4311a0f8a622b755f102377fd36b}\label{riscv__vector_8h_a0b3c4311a0f8a622b755f102377fd36b}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfeq\+\_\+vf\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad2464589f15c0b9765df9c95cfdb14b2}\label{riscv__vector_8h_ad2464589f15c0b9765df9c95cfdb14b2}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfeq\+\_\+vf\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aedecaf8e51003b1f23f9a1d06aa3fc5a}\label{riscv__vector_8h_aedecaf8e51003b1f23f9a1d06aa3fc5a}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfeq\+\_\+vf\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, float32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a14d5da30689ce0b33b96971dd6fde024}{vmfne\+\_\+vv\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a09a21385186d3e7d3c532ebcc57ac703}\label{riscv__vector_8h_a09a21385186d3e7d3c532ebcc57ac703}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfne\+\_\+vv\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a51433d25f011b0af9c7bec65866c4106}\label{riscv__vector_8h_a51433d25f011b0af9c7bec65866c4106}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfne\+\_\+vv\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae20f846dead03d8ade4fb29f166a9e44}\label{riscv__vector_8h_ae20f846dead03d8ade4fb29f166a9e44}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfne\+\_\+vv\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6d68addcb81ec1be9c6ca17450aa8db2}{vmfne\+\_\+vf\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae2f6f4a0b73d8caff183ef8e52904d7f}\label{riscv__vector_8h_ae2f6f4a0b73d8caff183ef8e52904d7f}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfne\+\_\+vf\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a73e8f0c89574277dee2e7355a20e29d9}\label{riscv__vector_8h_a73e8f0c89574277dee2e7355a20e29d9}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfne\+\_\+vf\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adc4f7deeeec482a71b78ada6e2e58437}\label{riscv__vector_8h_adc4f7deeeec482a71b78ada6e2e58437}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfne\+\_\+vf\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, float32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3ade726be069b4b8634028ecfee3fea8}{vmflt\+\_\+vv\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3efd2b22cd21e0e173547dd3473f28f0}\label{riscv__vector_8h_a3efd2b22cd21e0e173547dd3473f28f0}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmflt\+\_\+vv\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a84ae864600655101394313a585e2d849}\label{riscv__vector_8h_a84ae864600655101394313a585e2d849}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmflt\+\_\+vv\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae29fe76b6573626b674697121738d33b}\label{riscv__vector_8h_ae29fe76b6573626b674697121738d33b}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmflt\+\_\+vv\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6ac925934fa527095b31f7d6f37e718d}{vmflt\+\_\+vf\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5365bbf0bb4eabf4decab97154ac3617}\label{riscv__vector_8h_a5365bbf0bb4eabf4decab97154ac3617}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmflt\+\_\+vf\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9e79d085c44389befe42999fccbd8a61}\label{riscv__vector_8h_a9e79d085c44389befe42999fccbd8a61}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmflt\+\_\+vf\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac59e5baec63ad55cc833ee7ceb8fe170}\label{riscv__vector_8h_ac59e5baec63ad55cc833ee7ceb8fe170}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmflt\+\_\+vf\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, float32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_abf6bc36d1e823c723a40edb953976f8a}{vmfle\+\_\+vv\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a818f66a1f67a2eaace81a61921e4272b}\label{riscv__vector_8h_a818f66a1f67a2eaace81a61921e4272b}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfle\+\_\+vv\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab4860785fdbdf10a64e41374f3190a4a}\label{riscv__vector_8h_ab4860785fdbdf10a64e41374f3190a4a}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfle\+\_\+vv\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2d47c590251ab9a62a544a93c8551e5c}\label{riscv__vector_8h_a2d47c590251ab9a62a544a93c8551e5c}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfle\+\_\+vv\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_adc4652aa92623dfdbb53447a0b808e65}{vmfle\+\_\+vf\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a38aff36f65f002b98c9feebabb892c6b}\label{riscv__vector_8h_a38aff36f65f002b98c9feebabb892c6b}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfle\+\_\+vf\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a16dafcf97dbf78eeb224de9de3f736eb}\label{riscv__vector_8h_a16dafcf97dbf78eeb224de9de3f736eb}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfle\+\_\+vf\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab50c0e558e1cd7b3e52dfc8760482bc6}\label{riscv__vector_8h_ab50c0e558e1cd7b3e52dfc8760482bc6}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfle\+\_\+vf\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, float32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a4724158b6b957c1116ada3400e1335a4}{vmfgt\+\_\+vf\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa0ea2942238192310a5554462f2e9d7f}\label{riscv__vector_8h_aa0ea2942238192310a5554462f2e9d7f}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfgt\+\_\+vf\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a61b1bfe0ec7e12afc781d7f823d8c534}\label{riscv__vector_8h_a61b1bfe0ec7e12afc781d7f823d8c534}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfgt\+\_\+vf\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a672df7c09e69dd0096848841b05ff6ed}\label{riscv__vector_8h_a672df7c09e69dd0096848841b05ff6ed}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfgt\+\_\+vf\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, float32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_abc369784f44aaa8ee4c50784118174b0}{vmfge\+\_\+vf\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ade3f469b7410e216ea06ee714c5522e4}\label{riscv__vector_8h_ade3f469b7410e216ea06ee714c5522e4}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfge\+\_\+vf\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab87ca5f6a84410ebc1453ea07de20877}\label{riscv__vector_8h_ab87ca5f6a84410ebc1453ea07de20877}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfge\+\_\+vf\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac8ff114120da0bec904685abb7757877}\label{riscv__vector_8h_ac8ff114120da0bec904685abb7757877}} 
\+\_\+\+\_\+rv32 vmask\+\_\+t {\bfseries vmfge\+\_\+vf\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, float32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa4692008f1943f4505d37bdb60a0ef9e}{vfclass\+\_\+v\+\_\+f32m1}} (vfloat32m1\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0bc74255d52c229868009cf71bb6dc94}\label{riscv__vector_8h_a0bc74255d52c229868009cf71bb6dc94}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vfclass\+\_\+v\+\_\+f32m2} (vfloat32m2\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3df2fdb2de143b16511aafc4273605a2}\label{riscv__vector_8h_a3df2fdb2de143b16511aafc4273605a2}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vfclass\+\_\+v\+\_\+f32m4} (vfloat32m4\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af952bc264c11924fd6d4969f1155bc99}\label{riscv__vector_8h_af952bc264c11924fd6d4969f1155bc99}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vfclass\+\_\+v\+\_\+f32m8} (vfloat32m8\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_abdc9a986504020bd5654ab696eeb97c5}{vfclass\+\_\+v\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a975749446da32d398203527d4cc61d20}\label{riscv__vector_8h_a975749446da32d398203527d4cc61d20}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vfclass\+\_\+v\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae20f875a95a76356ccc3f0752d355e2a}\label{riscv__vector_8h_ae20f875a95a76356ccc3f0752d355e2a}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vfclass\+\_\+v\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1fe0dccfc74310c6855fa59cb2021370}\label{riscv__vector_8h_a1fe0dccfc74310c6855fa59cb2021370}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vfclass\+\_\+v\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6438142ad58bb13224c82c7bf5003577}{vfmerge\+\_\+vfm\+\_\+f32m1}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7eca06587e1d188f0882053c26e55e18}\label{riscv__vector_8h_a7eca06587e1d188f0882053c26e55e18}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfmerge\+\_\+vfm\+\_\+f32m2} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a135cd4ac1a0af2c91970dfe1b1a215b0}\label{riscv__vector_8h_a135cd4ac1a0af2c91970dfe1b1a215b0}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfmerge\+\_\+vfm\+\_\+f32m4} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, float32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1984dd7bc51b577be0726be379870546}\label{riscv__vector_8h_a1984dd7bc51b577be0726be379870546}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfmerge\+\_\+vfm\+\_\+f32m8} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, float32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a38d1fb8b9d59d8a046f3c6dddad2c577}{vfmv\+\_\+v\+\_\+f32m1}} (float32\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a19126e22246e3092ca7a614e2000536d}\label{riscv__vector_8h_a19126e22246e3092ca7a614e2000536d}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfmv\+\_\+v\+\_\+f32m2} (float32\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4fbf11f0520a24295ce7a15264818774}\label{riscv__vector_8h_a4fbf11f0520a24295ce7a15264818774}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfmv\+\_\+v\+\_\+f32m4} (float32\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa8c5686ba34a1726f0f3b4ef20b52946}\label{riscv__vector_8h_aa8c5686ba34a1726f0f3b4ef20b52946}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfmv\+\_\+v\+\_\+f32m8} (float32\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae7ab0d487cf9beae338e923df7072d1c}{vfcvt\+\_\+xu\+\_\+f\+\_\+v\+\_\+f32m1}} (vfloat32m1\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a003da80b5bd496b3b1c179cfcc0be1ba}\label{riscv__vector_8h_a003da80b5bd496b3b1c179cfcc0be1ba}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vfcvt\+\_\+xu\+\_\+f\+\_\+v\+\_\+f32m2} (vfloat32m2\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a34e1c2c67194fcf4e2f6403be33b6c0d}\label{riscv__vector_8h_a34e1c2c67194fcf4e2f6403be33b6c0d}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vfcvt\+\_\+xu\+\_\+f\+\_\+v\+\_\+f32m4} (vfloat32m4\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa24fd37ab4d5caab23f9e99384e57864}\label{riscv__vector_8h_aa24fd37ab4d5caab23f9e99384e57864}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vfcvt\+\_\+xu\+\_\+f\+\_\+v\+\_\+f32m8} (vfloat32m8\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6d7b1aab9bc84940b97b18b76513a78a}{vfcvt\+\_\+x\+\_\+f\+\_\+v\+\_\+f32m1}} (vfloat32m1\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2066c77ccb345f5c661294f2791bdcc9}\label{riscv__vector_8h_a2066c77ccb345f5c661294f2791bdcc9}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vfcvt\+\_\+x\+\_\+f\+\_\+v\+\_\+f32m2} (vfloat32m2\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_add9be8214fe9bc26f53ead4034f91b97}\label{riscv__vector_8h_add9be8214fe9bc26f53ead4034f91b97}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vfcvt\+\_\+x\+\_\+f\+\_\+v\+\_\+f32m4} (vfloat32m4\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af779dc7a648c4babe48a11a29c2e5ef3}\label{riscv__vector_8h_af779dc7a648c4babe48a11a29c2e5ef3}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vfcvt\+\_\+x\+\_\+f\+\_\+v\+\_\+f32m8} (vfloat32m8\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_adaa449e87816d23630a50a19a54d4312}{vfcvt\+\_\+f\+\_\+xu\+\_\+v\+\_\+u32m1}} (vuint32m1\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7202b362a4619bb8e2d0d2bb71963ea6}\label{riscv__vector_8h_a7202b362a4619bb8e2d0d2bb71963ea6}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfcvt\+\_\+f\+\_\+xu\+\_\+v\+\_\+u32m2} (vuint32m2\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a20d519d5f30b6f61fcac3e1d40f3e27a}\label{riscv__vector_8h_a20d519d5f30b6f61fcac3e1d40f3e27a}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfcvt\+\_\+f\+\_\+xu\+\_\+v\+\_\+u32m4} (vuint32m4\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9cd82587b6144d603c0d62abff8c4e9a}\label{riscv__vector_8h_a9cd82587b6144d603c0d62abff8c4e9a}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfcvt\+\_\+f\+\_\+xu\+\_\+v\+\_\+u32m8} (vuint32m8\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6be35950841347fac055dfe3328d42ae}{vfcvt\+\_\+f\+\_\+x\+\_\+v\+\_\+i32m1}} (vint32m1\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a42a1c526e002a80af89c00e52e291ebd}\label{riscv__vector_8h_a42a1c526e002a80af89c00e52e291ebd}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfcvt\+\_\+f\+\_\+x\+\_\+v\+\_\+i32m2} (vint32m2\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3543c832043a43ff1169505824fb143d}\label{riscv__vector_8h_a3543c832043a43ff1169505824fb143d}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfcvt\+\_\+f\+\_\+x\+\_\+v\+\_\+i32m4} (vint32m4\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a27232c6f067b16cfdb975716afe6505e}\label{riscv__vector_8h_a27232c6f067b16cfdb975716afe6505e}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfcvt\+\_\+f\+\_\+x\+\_\+v\+\_\+i32m8} (vint32m8\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab0ef91a0adfc53b728cb65733011ac8f}{vfcvt\+\_\+xu\+\_\+f\+\_\+v\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2d6d64ea5bab316f2366c124b7f359cb}\label{riscv__vector_8h_a2d6d64ea5bab316f2366c124b7f359cb}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vfcvt\+\_\+xu\+\_\+f\+\_\+v\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9907c0dec8d300914754e10aea30ae52}\label{riscv__vector_8h_a9907c0dec8d300914754e10aea30ae52}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vfcvt\+\_\+xu\+\_\+f\+\_\+v\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aff303bc072438a034fa8ecec5659af23}\label{riscv__vector_8h_aff303bc072438a034fa8ecec5659af23}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vfcvt\+\_\+xu\+\_\+f\+\_\+v\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a616bbad715a9cde0475b78bf057cdd91}{vfcvt\+\_\+x\+\_\+f\+\_\+v\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa339dc097d8de6a2e80e3c6c7c838519}\label{riscv__vector_8h_aa339dc097d8de6a2e80e3c6c7c838519}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vfcvt\+\_\+x\+\_\+f\+\_\+v\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a480f98dc444aa99eaaa3c187d24b4dab}\label{riscv__vector_8h_a480f98dc444aa99eaaa3c187d24b4dab}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vfcvt\+\_\+x\+\_\+f\+\_\+v\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a91dba14473204c51c1544479a2f5993a}\label{riscv__vector_8h_a91dba14473204c51c1544479a2f5993a}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vfcvt\+\_\+x\+\_\+f\+\_\+v\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa19b736988620c9396f23461c95a111f}{vfcvt\+\_\+f\+\_\+xu\+\_\+v\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae666a177b6f9cd914d13468c0e7db23e}\label{riscv__vector_8h_ae666a177b6f9cd914d13468c0e7db23e}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfcvt\+\_\+f\+\_\+xu\+\_\+v\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0c2b581cf26611eb7deaaeda3789ffc3}\label{riscv__vector_8h_a0c2b581cf26611eb7deaaeda3789ffc3}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfcvt\+\_\+f\+\_\+xu\+\_\+v\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a403233659ad86429924d9967c02d55ac}\label{riscv__vector_8h_a403233659ad86429924d9967c02d55ac}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfcvt\+\_\+f\+\_\+xu\+\_\+v\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_adadf5457eb97d986ee599fdced470949}{vfcvt\+\_\+f\+\_\+x\+\_\+v\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a056927f64e071b789e624535143a39ea}\label{riscv__vector_8h_a056927f64e071b789e624535143a39ea}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfcvt\+\_\+f\+\_\+x\+\_\+v\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a29ce2b5e450e91f42f9a5a3652351510}\label{riscv__vector_8h_a29ce2b5e450e91f42f9a5a3652351510}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfcvt\+\_\+f\+\_\+x\+\_\+v\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2279ec5c82afeefacde1de96c10917a2}\label{riscv__vector_8h_a2279ec5c82afeefacde1de96c10917a2}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfcvt\+\_\+f\+\_\+x\+\_\+v\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab174a0cf1603f4ea088f260e22a72cad}{vfwcvt\+\_\+f\+\_\+xu\+\_\+v\+\_\+u16m1}} (vuint16m1\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa73f863e38afb08535d1c47a28931e6f}\label{riscv__vector_8h_aa73f863e38afb08535d1c47a28931e6f}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfwcvt\+\_\+f\+\_\+xu\+\_\+v\+\_\+u16m2} (vuint16m2\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa936ef243876a2a3677f220162cfc883}\label{riscv__vector_8h_aa936ef243876a2a3677f220162cfc883}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfwcvt\+\_\+f\+\_\+xu\+\_\+v\+\_\+u16m4} (vuint16m4\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aedcbfb7c6977c3c89fcadbc1e7e0df07}{vfwcvt\+\_\+f\+\_\+x\+\_\+v\+\_\+i16m1}} (vint16m1\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a77bda16db9b5b936f5ea256a94109e52}\label{riscv__vector_8h_a77bda16db9b5b936f5ea256a94109e52}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfwcvt\+\_\+f\+\_\+x\+\_\+v\+\_\+i16m2} (vint16m2\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa1d1fae42d2bd5d134315066231c6234}\label{riscv__vector_8h_aa1d1fae42d2bd5d134315066231c6234}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfwcvt\+\_\+f\+\_\+x\+\_\+v\+\_\+i16m4} (vint16m4\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a52a831b2dd3d1eb9b92954fd1ba6f8dc}{vfwcvt\+\_\+f\+\_\+xu\+\_\+v\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a63c799c2e285c4eda95bef00b41cbd82}\label{riscv__vector_8h_a63c799c2e285c4eda95bef00b41cbd82}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfwcvt\+\_\+f\+\_\+xu\+\_\+v\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afa55351c8c7564feddaded6f4345692b}\label{riscv__vector_8h_afa55351c8c7564feddaded6f4345692b}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfwcvt\+\_\+f\+\_\+xu\+\_\+v\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad93fe11a5772989dc2c97c09c1127607}{vfwcvt\+\_\+f\+\_\+x\+\_\+v\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac9f0ec2ca11f3da41ee25e14f15a50bd}\label{riscv__vector_8h_ac9f0ec2ca11f3da41ee25e14f15a50bd}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfwcvt\+\_\+f\+\_\+x\+\_\+v\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0cfc9183f1a6188bf0a60bcf8bb808c1}\label{riscv__vector_8h_a0cfc9183f1a6188bf0a60bcf8bb808c1}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfwcvt\+\_\+f\+\_\+x\+\_\+v\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7443ac3f41b5fccaf342c2bd2f26d603}{vfncvt\+\_\+xu\+\_\+f\+\_\+w\+\_\+f32m2}} (vfloat32m2\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac214681ce8560b155c451453a9747c24}\label{riscv__vector_8h_ac214681ce8560b155c451453a9747c24}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vfncvt\+\_\+xu\+\_\+f\+\_\+w\+\_\+f32m4} (vfloat32m4\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5fda7cd399d874516b640a7b9a660c67}\label{riscv__vector_8h_a5fda7cd399d874516b640a7b9a660c67}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vfncvt\+\_\+xu\+\_\+f\+\_\+w\+\_\+f32m8} (vfloat32m8\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a48b6a3bc794aa21330239c30aab070af}{vfncvt\+\_\+x\+\_\+f\+\_\+w\+\_\+f32m2}} (vfloat32m2\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5596ff691069027f8673bd74687ccce0}\label{riscv__vector_8h_a5596ff691069027f8673bd74687ccce0}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vfncvt\+\_\+x\+\_\+f\+\_\+w\+\_\+f32m4} (vfloat32m4\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4ce500585077b81120653893b21cd0ce}\label{riscv__vector_8h_a4ce500585077b81120653893b21cd0ce}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vfncvt\+\_\+x\+\_\+f\+\_\+w\+\_\+f32m8} (vfloat32m8\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a700378aa96a395dd75a8a2f577122353}{vfncvt\+\_\+xu\+\_\+f\+\_\+w\+\_\+f32m2\+\_\+m}} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad935cdd6590324e857ca2ff6ee1e8eed}\label{riscv__vector_8h_ad935cdd6590324e857ca2ff6ee1e8eed}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vfncvt\+\_\+xu\+\_\+f\+\_\+w\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa940fec1eafe84b2d72cbd8bc50fd4ac}\label{riscv__vector_8h_aa940fec1eafe84b2d72cbd8bc50fd4ac}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vfncvt\+\_\+xu\+\_\+f\+\_\+w\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8030ac06891e2e78c937043d6005a8d7}{vfncvt\+\_\+x\+\_\+f\+\_\+w\+\_\+f32m2\+\_\+m}} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac27d1bf90e58c80364b66455fd9f5d96}\label{riscv__vector_8h_ac27d1bf90e58c80364b66455fd9f5d96}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vfncvt\+\_\+x\+\_\+f\+\_\+w\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5dd2994367eaf824369fe1c713638b4c}\label{riscv__vector_8h_a5dd2994367eaf824369fe1c713638b4c}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vfncvt\+\_\+x\+\_\+f\+\_\+w\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6e6f6e19baca41fbed1605814f4558ef}{vredsum\+\_\+vs\+\_\+i8m1}} (vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3cf4bb0fb396da41880475f7373fe818}\label{riscv__vector_8h_a3cf4bb0fb396da41880475f7373fe818}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vredsum\+\_\+vs\+\_\+i8m2} (vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3fe1a8374547d39d91caefcbb164a5c6}\label{riscv__vector_8h_a3fe1a8374547d39d91caefcbb164a5c6}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vredsum\+\_\+vs\+\_\+i8m4} (vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9b00f3327ace523901cee9d23c40b7b8}\label{riscv__vector_8h_a9b00f3327ace523901cee9d23c40b7b8}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vredsum\+\_\+vs\+\_\+i8m8} (vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae0db765b8ee6fe54fe444651cae993d1}{vredsum\+\_\+vs\+\_\+u8m1}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a60b790240b08d53aba2ee535d186afd5}\label{riscv__vector_8h_a60b790240b08d53aba2ee535d186afd5}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vredsum\+\_\+vs\+\_\+u8m2} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8b30e1d563b7de0a60d869d0763146c6}\label{riscv__vector_8h_a8b30e1d563b7de0a60d869d0763146c6}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vredsum\+\_\+vs\+\_\+u8m4} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab449fa5ab10ca089cfc149a21e57f124}\label{riscv__vector_8h_ab449fa5ab10ca089cfc149a21e57f124}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vredsum\+\_\+vs\+\_\+u8m8} (vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a03cf1ad20d33b3b36ee6ed956c369a59}{vredsum\+\_\+vs\+\_\+i16m1}} (vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1d053fdb808e85a72e243c7ec5e62db3}\label{riscv__vector_8h_a1d053fdb808e85a72e243c7ec5e62db3}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vredsum\+\_\+vs\+\_\+i16m2} (vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa3c7ee8832c38e97c1b3e7a855291f95}\label{riscv__vector_8h_aa3c7ee8832c38e97c1b3e7a855291f95}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vredsum\+\_\+vs\+\_\+i16m4} (vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8458def20a113dfab51ea98ee94d4c22}\label{riscv__vector_8h_a8458def20a113dfab51ea98ee94d4c22}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vredsum\+\_\+vs\+\_\+i16m8} (vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa3deae49e6965fbff756af88bd24a032}{vredsum\+\_\+vs\+\_\+u16m1}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a31c63c133598280e86fec3a05f5f3f22}\label{riscv__vector_8h_a31c63c133598280e86fec3a05f5f3f22}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vredsum\+\_\+vs\+\_\+u16m2} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a56cf9a9f7ff1133a1c0f98b751fb9e60}\label{riscv__vector_8h_a56cf9a9f7ff1133a1c0f98b751fb9e60}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vredsum\+\_\+vs\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1c98ce79ba7c6b9b0097031c08b9529e}\label{riscv__vector_8h_a1c98ce79ba7c6b9b0097031c08b9529e}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vredsum\+\_\+vs\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae2ca65cf535f2f6b0bd489bd646d1da5}{vredsum\+\_\+vs\+\_\+i32m1}} (vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5b5c4e27dea5c9e5131d17664bd9a4a2}\label{riscv__vector_8h_a5b5c4e27dea5c9e5131d17664bd9a4a2}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vredsum\+\_\+vs\+\_\+i32m2} (vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a049b9c18e7e220724e9c01fbe4cb76fb}\label{riscv__vector_8h_a049b9c18e7e220724e9c01fbe4cb76fb}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vredsum\+\_\+vs\+\_\+i32m4} (vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0798cba67f2dc3046fec79ea5c069c41}\label{riscv__vector_8h_a0798cba67f2dc3046fec79ea5c069c41}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vredsum\+\_\+vs\+\_\+i32m8} (vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aef3567d4637e8aa99277284346bce7a0}{vredsum\+\_\+vs\+\_\+u32m1}} (vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a880f39aae7c164ff0b53abf7ae3910fd}\label{riscv__vector_8h_a880f39aae7c164ff0b53abf7ae3910fd}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vredsum\+\_\+vs\+\_\+u32m2} (vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab60e0076831f7a5a82b934e67a3c7f73}\label{riscv__vector_8h_ab60e0076831f7a5a82b934e67a3c7f73}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vredsum\+\_\+vs\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad28f023e1ed847e99dc9d4132692acad}\label{riscv__vector_8h_ad28f023e1ed847e99dc9d4132692acad}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vredsum\+\_\+vs\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a05c19e3086fc29c8c8e21c0e2674b167}{vredand\+\_\+vs\+\_\+i8m1}} (vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab82091086af117a119437a825aab17ff}\label{riscv__vector_8h_ab82091086af117a119437a825aab17ff}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vredand\+\_\+vs\+\_\+i8m2} (vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a97ff1575b9c956cb372e2079878e9d0f}\label{riscv__vector_8h_a97ff1575b9c956cb372e2079878e9d0f}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vredand\+\_\+vs\+\_\+i8m4} (vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a053f1534f036d01f7941d3f0f97d0c5f}\label{riscv__vector_8h_a053f1534f036d01f7941d3f0f97d0c5f}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vredand\+\_\+vs\+\_\+i8m8} (vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1eb273c33d722157a82f12d12c29cb14}{vredand\+\_\+vs\+\_\+u8m1}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7bba32acd921c367832acceb01b5f11f}\label{riscv__vector_8h_a7bba32acd921c367832acceb01b5f11f}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vredand\+\_\+vs\+\_\+u8m2} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a071e3bbc505538d96889ec158ffa96b6}\label{riscv__vector_8h_a071e3bbc505538d96889ec158ffa96b6}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vredand\+\_\+vs\+\_\+u8m4} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abad94c4db460c646d3d11d7383496f9e}\label{riscv__vector_8h_abad94c4db460c646d3d11d7383496f9e}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vredand\+\_\+vs\+\_\+u8m8} (vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aef1816199656df67886dc860a637250a}{vredand\+\_\+vs\+\_\+i16m1}} (vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0e2747485e58c701030c83c96b1b5933}\label{riscv__vector_8h_a0e2747485e58c701030c83c96b1b5933}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vredand\+\_\+vs\+\_\+i16m2} (vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a708e166db1f654aedc0c52adc693c2d6}\label{riscv__vector_8h_a708e166db1f654aedc0c52adc693c2d6}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vredand\+\_\+vs\+\_\+i16m4} (vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acb753dd2ec4143cd1aee66fa09053e3d}\label{riscv__vector_8h_acb753dd2ec4143cd1aee66fa09053e3d}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vredand\+\_\+vs\+\_\+i16m8} (vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad0183627e4a71084c41f619c8ed0bec1}{vredand\+\_\+vs\+\_\+u16m1}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abeed54a5d0b1fc093e564c4e2de8c139}\label{riscv__vector_8h_abeed54a5d0b1fc093e564c4e2de8c139}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vredand\+\_\+vs\+\_\+u16m2} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a22c70c1c412490791ca814f1251136c3}\label{riscv__vector_8h_a22c70c1c412490791ca814f1251136c3}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vredand\+\_\+vs\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a298aeeb79ab0c401c6769b89a237415f}\label{riscv__vector_8h_a298aeeb79ab0c401c6769b89a237415f}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vredand\+\_\+vs\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a39282c9637509b27f1255f4244407564}{vredand\+\_\+vs\+\_\+i32m1}} (vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac4d29a03ef5dfe0f6cd9c9490b895b2f}\label{riscv__vector_8h_ac4d29a03ef5dfe0f6cd9c9490b895b2f}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vredand\+\_\+vs\+\_\+i32m2} (vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a37828d749f0666d140eba0c74bb54d88}\label{riscv__vector_8h_a37828d749f0666d140eba0c74bb54d88}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vredand\+\_\+vs\+\_\+i32m4} (vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab3237b276bd05986a360c9a57755e05f}\label{riscv__vector_8h_ab3237b276bd05986a360c9a57755e05f}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vredand\+\_\+vs\+\_\+i32m8} (vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a385946d811a9762ae85652c6c87da42f}{vredand\+\_\+vs\+\_\+u32m1}} (vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a21acd233f9ecf0071311d11b497c8566}\label{riscv__vector_8h_a21acd233f9ecf0071311d11b497c8566}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vredand\+\_\+vs\+\_\+u32m2} (vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a908ac9138a7bf86a77fc602352698cef}\label{riscv__vector_8h_a908ac9138a7bf86a77fc602352698cef}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vredand\+\_\+vs\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a22b0c96480fb23d6b771b868e4b12cee}\label{riscv__vector_8h_a22b0c96480fb23d6b771b868e4b12cee}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vredand\+\_\+vs\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a9037cc747b045e95aebbfb6f77ee809c}{vredor\+\_\+vs\+\_\+i8m1}} (vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad33eed5535fb0a912ba48016636a39bc}\label{riscv__vector_8h_ad33eed5535fb0a912ba48016636a39bc}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vredor\+\_\+vs\+\_\+i8m2} (vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a98f50ae0a276436da6bcc422c3a2888f}\label{riscv__vector_8h_a98f50ae0a276436da6bcc422c3a2888f}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vredor\+\_\+vs\+\_\+i8m4} (vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af259fc92d381396e57352792e72a5e30}\label{riscv__vector_8h_af259fc92d381396e57352792e72a5e30}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vredor\+\_\+vs\+\_\+i8m8} (vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5cd5528b58d04eb6a5d5f1427ebc238f}{vredor\+\_\+vs\+\_\+u8m1}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a23f54949582f007faf654c6d79ba7a63}\label{riscv__vector_8h_a23f54949582f007faf654c6d79ba7a63}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vredor\+\_\+vs\+\_\+u8m2} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae64013005c1001fa2e070da22bc4db74}\label{riscv__vector_8h_ae64013005c1001fa2e070da22bc4db74}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vredor\+\_\+vs\+\_\+u8m4} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a05a4b668378ae23522a35bb4aa67ee85}\label{riscv__vector_8h_a05a4b668378ae23522a35bb4aa67ee85}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vredor\+\_\+vs\+\_\+u8m8} (vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a804d301d3a7123dad466579ee30a0d29}{vredor\+\_\+vs\+\_\+i16m1}} (vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1ebd427bfe0e1c30025f799e7f4b4e72}\label{riscv__vector_8h_a1ebd427bfe0e1c30025f799e7f4b4e72}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vredor\+\_\+vs\+\_\+i16m2} (vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8d38f331f0c3a97ade2a086f2736d4cf}\label{riscv__vector_8h_a8d38f331f0c3a97ade2a086f2736d4cf}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vredor\+\_\+vs\+\_\+i16m4} (vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab8a0857e9f604d7ffc7bba07e8751d99}\label{riscv__vector_8h_ab8a0857e9f604d7ffc7bba07e8751d99}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vredor\+\_\+vs\+\_\+i16m8} (vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a235ec6ec6b36422bdb9fbf5903f0c12b}{vredor\+\_\+vs\+\_\+u16m1}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abdcc67c05f87f7c9d75d0b79f9f260bf}\label{riscv__vector_8h_abdcc67c05f87f7c9d75d0b79f9f260bf}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vredor\+\_\+vs\+\_\+u16m2} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa76174a0713e346c5c90f21f388f9b68}\label{riscv__vector_8h_aa76174a0713e346c5c90f21f388f9b68}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vredor\+\_\+vs\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8bf56605ac71b023e988b386f1cd956c}\label{riscv__vector_8h_a8bf56605ac71b023e988b386f1cd956c}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vredor\+\_\+vs\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad5203a3761968227533033fd6eb047bf}{vredor\+\_\+vs\+\_\+i32m1}} (vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac520975c26da935bad9a9afa04e2b9df}\label{riscv__vector_8h_ac520975c26da935bad9a9afa04e2b9df}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vredor\+\_\+vs\+\_\+i32m2} (vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a53f3edc04cb001fcabffa08dfef5dbf6}\label{riscv__vector_8h_a53f3edc04cb001fcabffa08dfef5dbf6}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vredor\+\_\+vs\+\_\+i32m4} (vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adca5b3589c24da1eca38536d45b49ca6}\label{riscv__vector_8h_adca5b3589c24da1eca38536d45b49ca6}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vredor\+\_\+vs\+\_\+i32m8} (vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_affa261ff5187e9828353b6e9b5934a3e}{vredor\+\_\+vs\+\_\+u32m1}} (vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a59f58c2d2986f8667fded118fe5fce08}\label{riscv__vector_8h_a59f58c2d2986f8667fded118fe5fce08}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vredor\+\_\+vs\+\_\+u32m2} (vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac41a09862f0adb0b18d97407b81478db}\label{riscv__vector_8h_ac41a09862f0adb0b18d97407b81478db}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vredor\+\_\+vs\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6bf4da83e2a2bc9c390200ee70796811}\label{riscv__vector_8h_a6bf4da83e2a2bc9c390200ee70796811}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vredor\+\_\+vs\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a053cfa1ef3e11dbaa84bea37ecb29fa5}{vredxor\+\_\+vs\+\_\+i8m1}} (vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5536f5dfecc5ff0207326ffe52491fc4}\label{riscv__vector_8h_a5536f5dfecc5ff0207326ffe52491fc4}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vredxor\+\_\+vs\+\_\+i8m2} (vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae1ac5cfb0d3447a3263ab6e5f8c497d6}\label{riscv__vector_8h_ae1ac5cfb0d3447a3263ab6e5f8c497d6}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vredxor\+\_\+vs\+\_\+i8m4} (vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac8fda6062285b3d832aae2000f7e76a9}\label{riscv__vector_8h_ac8fda6062285b3d832aae2000f7e76a9}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vredxor\+\_\+vs\+\_\+i8m8} (vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_adef2644e5bc31eef7303d4b8c5b14308}{vredxor\+\_\+vs\+\_\+u8m1}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a122c9b548bf4aa80daa2e12fed261dab}\label{riscv__vector_8h_a122c9b548bf4aa80daa2e12fed261dab}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vredxor\+\_\+vs\+\_\+u8m2} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6daa619010444322e33fdbc54b225bbf}\label{riscv__vector_8h_a6daa619010444322e33fdbc54b225bbf}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vredxor\+\_\+vs\+\_\+u8m4} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a12db3ba9476b4df2d9cd8350532bdbb9}\label{riscv__vector_8h_a12db3ba9476b4df2d9cd8350532bdbb9}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vredxor\+\_\+vs\+\_\+u8m8} (vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab2f304476a8b95e671be34e5324e0a87}{vredxor\+\_\+vs\+\_\+i16m1}} (vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9d82e2e37c705a1b0e4691382d0e8621}\label{riscv__vector_8h_a9d82e2e37c705a1b0e4691382d0e8621}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vredxor\+\_\+vs\+\_\+i16m2} (vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a99a2f3126c7e14cb491c62eb392cfea2}\label{riscv__vector_8h_a99a2f3126c7e14cb491c62eb392cfea2}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vredxor\+\_\+vs\+\_\+i16m4} (vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af6f50945602aba4db6729720245c66fc}\label{riscv__vector_8h_af6f50945602aba4db6729720245c66fc}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vredxor\+\_\+vs\+\_\+i16m8} (vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a345f27f6c40df3fcf29caa3040d8c8c7}{vredxor\+\_\+vs\+\_\+u16m1}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7ee63e3ecad41496260e21b1aa8fb138}\label{riscv__vector_8h_a7ee63e3ecad41496260e21b1aa8fb138}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vredxor\+\_\+vs\+\_\+u16m2} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a689bb2248bb0afc740d7cc92fd181c81}\label{riscv__vector_8h_a689bb2248bb0afc740d7cc92fd181c81}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vredxor\+\_\+vs\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa27a34a65c55133dd7bf3f7c1afd8302}\label{riscv__vector_8h_aa27a34a65c55133dd7bf3f7c1afd8302}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vredxor\+\_\+vs\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a78190c91869b9f55c86209f6113f082e}{vredxor\+\_\+vs\+\_\+i32m1}} (vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af39d388b440953628153016bc169b151}\label{riscv__vector_8h_af39d388b440953628153016bc169b151}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vredxor\+\_\+vs\+\_\+i32m2} (vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ade11df99508c4d8cf32452bf2ed0b7c9}\label{riscv__vector_8h_ade11df99508c4d8cf32452bf2ed0b7c9}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vredxor\+\_\+vs\+\_\+i32m4} (vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a23439ce1caf0af2791fe6f7e4d61922b}\label{riscv__vector_8h_a23439ce1caf0af2791fe6f7e4d61922b}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vredxor\+\_\+vs\+\_\+i32m8} (vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa7c1fdf7b5b76ebd93a5bfbdef314a95}{vredxor\+\_\+vs\+\_\+u32m1}} (vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a353203d9223276ddf549767a8c3dfde7}\label{riscv__vector_8h_a353203d9223276ddf549767a8c3dfde7}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vredxor\+\_\+vs\+\_\+u32m2} (vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6368a9638fb3ea81d6e54a34150fb794}\label{riscv__vector_8h_a6368a9638fb3ea81d6e54a34150fb794}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vredxor\+\_\+vs\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aea43cc52d74acb3428a768d9b9923bb9}\label{riscv__vector_8h_aea43cc52d74acb3428a768d9b9923bb9}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vredxor\+\_\+vs\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a54a8022ca9ea1f354ed11ad8d2c68215}{vredmax\+\_\+vs\+\_\+i8m1}} (vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a865fb42bd9fed53f799f5e4bc04f2b80}\label{riscv__vector_8h_a865fb42bd9fed53f799f5e4bc04f2b80}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vredmax\+\_\+vs\+\_\+i8m2} (vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a352f2fea8c64bdfba1ae2d490ec16f0d}\label{riscv__vector_8h_a352f2fea8c64bdfba1ae2d490ec16f0d}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vredmax\+\_\+vs\+\_\+i8m4} (vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abebc1e531b7619f9b94972897ae4310a}\label{riscv__vector_8h_abebc1e531b7619f9b94972897ae4310a}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vredmax\+\_\+vs\+\_\+i8m8} (vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad1b6e48a83e2efdaaa6881937d09b963}{vredmaxu\+\_\+vs\+\_\+u8m1}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a349756160604d0506a576ea2c0fce4ab}\label{riscv__vector_8h_a349756160604d0506a576ea2c0fce4ab}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vredmaxu\+\_\+vs\+\_\+u8m2} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a77d47575b114aa581f3a49a23674b210}\label{riscv__vector_8h_a77d47575b114aa581f3a49a23674b210}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vredmaxu\+\_\+vs\+\_\+u8m4} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac30ba38ab185f4fee05eb255abda61f0}\label{riscv__vector_8h_ac30ba38ab185f4fee05eb255abda61f0}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vredmaxu\+\_\+vs\+\_\+u8m8} (vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a73fc6f28ed0537ba69e231f0258c5ff8}{vredmax\+\_\+vs\+\_\+i16m1}} (vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab47a0bee3cce9a1917760f7336c7e5ff}\label{riscv__vector_8h_ab47a0bee3cce9a1917760f7336c7e5ff}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vredmax\+\_\+vs\+\_\+i16m2} (vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a95005154991756d1c7583561bf772e34}\label{riscv__vector_8h_a95005154991756d1c7583561bf772e34}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vredmax\+\_\+vs\+\_\+i16m4} (vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1455c67c32f40abf5377d4039611f7e5}\label{riscv__vector_8h_a1455c67c32f40abf5377d4039611f7e5}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vredmax\+\_\+vs\+\_\+i16m8} (vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a89fe0a2b38bc22579fe476f7fb3dad4d}{vredmaxu\+\_\+vs\+\_\+u16m1}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0d2deabeea3d87a064e808205742bf0c}\label{riscv__vector_8h_a0d2deabeea3d87a064e808205742bf0c}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vredmaxu\+\_\+vs\+\_\+u16m2} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad4818d8ca40377c4f15f5416539e2c92}\label{riscv__vector_8h_ad4818d8ca40377c4f15f5416539e2c92}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vredmaxu\+\_\+vs\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4c437281eaa4755d8191f8b99e7d6d46}\label{riscv__vector_8h_a4c437281eaa4755d8191f8b99e7d6d46}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vredmaxu\+\_\+vs\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_afcd246f0a286286061328ef61f1ebbb4}{vredmax\+\_\+vs\+\_\+i32m1}} (vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acef44bd37e569daf77234e3da75948f7}\label{riscv__vector_8h_acef44bd37e569daf77234e3da75948f7}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vredmax\+\_\+vs\+\_\+i32m2} (vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa71f413e9fd3074c0480808b33fd45a7}\label{riscv__vector_8h_aa71f413e9fd3074c0480808b33fd45a7}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vredmax\+\_\+vs\+\_\+i32m4} (vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5e1e6632c60532720b80fc5fa6f868e9}\label{riscv__vector_8h_a5e1e6632c60532720b80fc5fa6f868e9}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vredmax\+\_\+vs\+\_\+i32m8} (vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af40a0050d523985f27e2ca29101254fe}{vredmaxu\+\_\+vs\+\_\+u32m1}} (vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa418865cb6ff1bfbbe8f402593bf59a3}\label{riscv__vector_8h_aa418865cb6ff1bfbbe8f402593bf59a3}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vredmaxu\+\_\+vs\+\_\+u32m2} (vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae5ff74aac40846c02bb5ceb88992e9e9}\label{riscv__vector_8h_ae5ff74aac40846c02bb5ceb88992e9e9}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vredmaxu\+\_\+vs\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1e5c74f14a11a409ff75be204ccc504a}\label{riscv__vector_8h_a1e5c74f14a11a409ff75be204ccc504a}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vredmaxu\+\_\+vs\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae12d48ac794e66794a231fb339c26bd1}{vredmin\+\_\+vs\+\_\+i8m1}} (vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a644d9118862c155ceaa1e101823d6ce2}\label{riscv__vector_8h_a644d9118862c155ceaa1e101823d6ce2}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vredmin\+\_\+vs\+\_\+i8m2} (vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3e33a93149e6bcc5cfc324c97c70746a}\label{riscv__vector_8h_a3e33a93149e6bcc5cfc324c97c70746a}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vredmin\+\_\+vs\+\_\+i8m4} (vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8fbf44034a68c9ad2629f6be9c20f09b}\label{riscv__vector_8h_a8fbf44034a68c9ad2629f6be9c20f09b}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vredmin\+\_\+vs\+\_\+i8m8} (vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a48f5a512cfed235c5f6bd836daa4ff35}{vredminu\+\_\+vs\+\_\+u8m1}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ade1cfe1058e13f56bbf1c3492b86f0a3}\label{riscv__vector_8h_ade1cfe1058e13f56bbf1c3492b86f0a3}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vredminu\+\_\+vs\+\_\+u8m2} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a27cf5894e57ce9272a6321c4588b8cea}\label{riscv__vector_8h_a27cf5894e57ce9272a6321c4588b8cea}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vredminu\+\_\+vs\+\_\+u8m4} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a336dbf4172a8daf6f5411ece9c867e6d}\label{riscv__vector_8h_a336dbf4172a8daf6f5411ece9c867e6d}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vredminu\+\_\+vs\+\_\+u8m8} (vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad23d05d4f60ca91253105ef923ca800b}{vredmin\+\_\+vs\+\_\+i16m1}} (vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acab96771001847e0bcd6284284b43051}\label{riscv__vector_8h_acab96771001847e0bcd6284284b43051}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vredmin\+\_\+vs\+\_\+i16m2} (vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aabbf8992acc14079da0b42578798d61c}\label{riscv__vector_8h_aabbf8992acc14079da0b42578798d61c}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vredmin\+\_\+vs\+\_\+i16m4} (vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a819cc1792e9190955d637d8251dc6e66}\label{riscv__vector_8h_a819cc1792e9190955d637d8251dc6e66}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vredmin\+\_\+vs\+\_\+i16m8} (vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a06d2eea7b8d7c70b3254b9f020d4c063}{vredminu\+\_\+vs\+\_\+u16m1}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a75ccf881c70d6a3b181e8ea2ab2e137b}\label{riscv__vector_8h_a75ccf881c70d6a3b181e8ea2ab2e137b}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vredminu\+\_\+vs\+\_\+u16m2} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac5536de1eccef6006b13ff6a8fcc82e2}\label{riscv__vector_8h_ac5536de1eccef6006b13ff6a8fcc82e2}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vredminu\+\_\+vs\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a34d00633f8f0f368e7177b808270508e}\label{riscv__vector_8h_a34d00633f8f0f368e7177b808270508e}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vredminu\+\_\+vs\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_acac781f8a54dea6f01e91b133e2aa753}{vredmin\+\_\+vs\+\_\+i32m1}} (vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a24d563f776999f43e92b2b3ac254e50a}\label{riscv__vector_8h_a24d563f776999f43e92b2b3ac254e50a}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vredmin\+\_\+vs\+\_\+i32m2} (vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a19e32e3149ec5529ab73e7bc10d4def8}\label{riscv__vector_8h_a19e32e3149ec5529ab73e7bc10d4def8}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vredmin\+\_\+vs\+\_\+i32m4} (vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4b3aa82823d9d4cbf9d51b1d29fb0893}\label{riscv__vector_8h_a4b3aa82823d9d4cbf9d51b1d29fb0893}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vredmin\+\_\+vs\+\_\+i32m8} (vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a4ec643cc4235c593dd3184f00c5c37f9}{vredminu\+\_\+vs\+\_\+u32m1}} (vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a06ebc1c93e05a855c4fb9c294438b75b}\label{riscv__vector_8h_a06ebc1c93e05a855c4fb9c294438b75b}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vredminu\+\_\+vs\+\_\+u32m2} (vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad2bf5bf5aa929ed3df2f487070b896ff}\label{riscv__vector_8h_ad2bf5bf5aa929ed3df2f487070b896ff}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vredminu\+\_\+vs\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acd48aa558a068efa71fac3b82b328fa3}\label{riscv__vector_8h_acd48aa558a068efa71fac3b82b328fa3}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vredminu\+\_\+vs\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a516d183984a09f4a7916fb7488cbacc7}{vredsum\+\_\+vs\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aaa826a5fe6a846e3ec794f3a4be77f3c}\label{riscv__vector_8h_aaa826a5fe6a846e3ec794f3a4be77f3c}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vredsum\+\_\+vs\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac5d950f170025bd17eec4a0ac0e25b75}\label{riscv__vector_8h_ac5d950f170025bd17eec4a0ac0e25b75}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vredsum\+\_\+vs\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2feea9d97e411f4a79165efdc55753fe}\label{riscv__vector_8h_a2feea9d97e411f4a79165efdc55753fe}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vredsum\+\_\+vs\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aac5d7ea3d2772c6b0d7eee1f462bb770}{vredsum\+\_\+vs\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2e455b3ca73612b91ca56c168f2d7f35}\label{riscv__vector_8h_a2e455b3ca73612b91ca56c168f2d7f35}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vredsum\+\_\+vs\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a061ce67ad645fd88af647d67458e7c9c}\label{riscv__vector_8h_a061ce67ad645fd88af647d67458e7c9c}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vredsum\+\_\+vs\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa01f50e78f6ddb05d642d32fe33b1689}\label{riscv__vector_8h_aa01f50e78f6ddb05d642d32fe33b1689}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vredsum\+\_\+vs\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a57d919be47b3644eec2114b3ac4a7d1f}{vredsum\+\_\+vs\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7ee19e3b22e1b15e024392ef7451bc91}\label{riscv__vector_8h_a7ee19e3b22e1b15e024392ef7451bc91}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vredsum\+\_\+vs\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2980821e3b4c8ffe2197685f715d300f}\label{riscv__vector_8h_a2980821e3b4c8ffe2197685f715d300f}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vredsum\+\_\+vs\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6da66e5ce2cae45bb8c39a8676aeed73}\label{riscv__vector_8h_a6da66e5ce2cae45bb8c39a8676aeed73}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vredsum\+\_\+vs\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8e3a1c71d918a645b3c4c94b9453fc3f}{vredsum\+\_\+vs\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a210016557c9f2505ecab8b15af60038f}\label{riscv__vector_8h_a210016557c9f2505ecab8b15af60038f}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vredsum\+\_\+vs\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6b5b8f1198b82f8a8cd887af6dba1c4b}\label{riscv__vector_8h_a6b5b8f1198b82f8a8cd887af6dba1c4b}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vredsum\+\_\+vs\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac7ecf3021a39a5d07ad934ef08944464}\label{riscv__vector_8h_ac7ecf3021a39a5d07ad934ef08944464}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vredsum\+\_\+vs\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad57a7582a0681de999735f9825a4f1fe}{vredsum\+\_\+vs\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac67f526f3bfb15518971e329ba189b08}\label{riscv__vector_8h_ac67f526f3bfb15518971e329ba189b08}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vredsum\+\_\+vs\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4434f2008a6bbb9f8cbca95ab8728530}\label{riscv__vector_8h_a4434f2008a6bbb9f8cbca95ab8728530}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vredsum\+\_\+vs\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4fac69cb5aac58551a41a4c695103f07}\label{riscv__vector_8h_a4fac69cb5aac58551a41a4c695103f07}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vredsum\+\_\+vs\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a043f4ab7b41ec550287e74170b12af57}{vredsum\+\_\+vs\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4f1260aeb12d2f0ca754f2891fbcc44d}\label{riscv__vector_8h_a4f1260aeb12d2f0ca754f2891fbcc44d}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vredsum\+\_\+vs\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a419dc9461dc7d6df12a940b7407d38e5}\label{riscv__vector_8h_a419dc9461dc7d6df12a940b7407d38e5}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vredsum\+\_\+vs\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a776ef5586513482363d335bf4cf029d2}\label{riscv__vector_8h_a776ef5586513482363d335bf4cf029d2}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vredsum\+\_\+vs\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2fd725667f0a4b718e8d556357161afa}{vredand\+\_\+vs\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a12f475b8e2c2e2e9e5e6da76486cab5f}\label{riscv__vector_8h_a12f475b8e2c2e2e9e5e6da76486cab5f}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vredand\+\_\+vs\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1df708a057c6b4eaef6c22a12a4ad796}\label{riscv__vector_8h_a1df708a057c6b4eaef6c22a12a4ad796}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vredand\+\_\+vs\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a537296e33169751019284e2485450110}\label{riscv__vector_8h_a537296e33169751019284e2485450110}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vredand\+\_\+vs\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6856c6a5021f15d86a9d6a92f8cb19bc}{vredand\+\_\+vs\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3b65a10e290d512f2d6e0cd6e365edcc}\label{riscv__vector_8h_a3b65a10e290d512f2d6e0cd6e365edcc}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vredand\+\_\+vs\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab301c8b8b4edee12865374512dff1cf5}\label{riscv__vector_8h_ab301c8b8b4edee12865374512dff1cf5}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vredand\+\_\+vs\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aaf604c85f2f633ad2d4cec5d41af2fbc}\label{riscv__vector_8h_aaf604c85f2f633ad2d4cec5d41af2fbc}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vredand\+\_\+vs\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aeeca932475f2caea46e2ae2d18a671bd}{vredand\+\_\+vs\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7ef8489cbb1edcf65a6dca8a72907288}\label{riscv__vector_8h_a7ef8489cbb1edcf65a6dca8a72907288}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vredand\+\_\+vs\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad4efff62dc19c95e3f4cbab5f19cbf11}\label{riscv__vector_8h_ad4efff62dc19c95e3f4cbab5f19cbf11}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vredand\+\_\+vs\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac75623306dc7ec3dc2c3f7411527cff7}\label{riscv__vector_8h_ac75623306dc7ec3dc2c3f7411527cff7}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vredand\+\_\+vs\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aeefe5046cdc4527849c9bf6d66fc7220}{vredand\+\_\+vs\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af597d5619d9f964aba9ed4549962167c}\label{riscv__vector_8h_af597d5619d9f964aba9ed4549962167c}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vredand\+\_\+vs\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a73e0cb644bb3edfc3ac14a04866d7566}\label{riscv__vector_8h_a73e0cb644bb3edfc3ac14a04866d7566}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vredand\+\_\+vs\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ada12e8090ec47496b6106ba3c6836e21}\label{riscv__vector_8h_ada12e8090ec47496b6106ba3c6836e21}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vredand\+\_\+vs\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae7b35f3c21087fa6792a4e3bd34415eb}{vredand\+\_\+vs\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a82b149eb0b5ed2d56f3b0ee7d9ba18fd}\label{riscv__vector_8h_a82b149eb0b5ed2d56f3b0ee7d9ba18fd}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vredand\+\_\+vs\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abfcde00cceec1a781e2ff51c453c8b37}\label{riscv__vector_8h_abfcde00cceec1a781e2ff51c453c8b37}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vredand\+\_\+vs\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1c9f97097bb425c7efe3615e40cf7951}\label{riscv__vector_8h_a1c9f97097bb425c7efe3615e40cf7951}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vredand\+\_\+vs\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad39385affcc203bb05dce3778f139ffc}{vredand\+\_\+vs\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a241b4ac307289cbb69687e29dd15b25d}\label{riscv__vector_8h_a241b4ac307289cbb69687e29dd15b25d}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vredand\+\_\+vs\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7d707c8bd8eb665817a5b60b39e540f3}\label{riscv__vector_8h_a7d707c8bd8eb665817a5b60b39e540f3}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vredand\+\_\+vs\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a70971137fcc334822311874abacbbcae}\label{riscv__vector_8h_a70971137fcc334822311874abacbbcae}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vredand\+\_\+vs\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3192a9e2c4833af0be262da63d0ed600}{vredor\+\_\+vs\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abc446b07700b5a027a595a878bf4450a}\label{riscv__vector_8h_abc446b07700b5a027a595a878bf4450a}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vredor\+\_\+vs\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5e953754b0e4a9ed04c6ec49d4e5399a}\label{riscv__vector_8h_a5e953754b0e4a9ed04c6ec49d4e5399a}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vredor\+\_\+vs\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa452070a35818167d2e9d14062f7bb47}\label{riscv__vector_8h_aa452070a35818167d2e9d14062f7bb47}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vredor\+\_\+vs\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa429a864398798113464e46d972962a9}{vredor\+\_\+vs\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af9b83285e69f635861acdb1882057e60}\label{riscv__vector_8h_af9b83285e69f635861acdb1882057e60}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vredor\+\_\+vs\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac80d321e0da170286a280005353045f9}\label{riscv__vector_8h_ac80d321e0da170286a280005353045f9}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vredor\+\_\+vs\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab3c325e71bb118f23349b1f5569f6fdf}\label{riscv__vector_8h_ab3c325e71bb118f23349b1f5569f6fdf}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vredor\+\_\+vs\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8842b19de8e87d41277c6e63a6610912}{vredor\+\_\+vs\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af164311e26c97627b7e529d6e6759c89}\label{riscv__vector_8h_af164311e26c97627b7e529d6e6759c89}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vredor\+\_\+vs\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0611fed5b5aea5b62996777709bee1a6}\label{riscv__vector_8h_a0611fed5b5aea5b62996777709bee1a6}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vredor\+\_\+vs\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac8ae8df8114375b5c55abee424585ede}\label{riscv__vector_8h_ac8ae8df8114375b5c55abee424585ede}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vredor\+\_\+vs\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad48e7723e9a5fae1ca14d5883f590e68}{vredor\+\_\+vs\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5e1e419301b7ba05cc21a4fae1d8fe03}\label{riscv__vector_8h_a5e1e419301b7ba05cc21a4fae1d8fe03}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vredor\+\_\+vs\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8af88c4258e6bb77e1076f82ba746af8}\label{riscv__vector_8h_a8af88c4258e6bb77e1076f82ba746af8}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vredor\+\_\+vs\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ace98a60774429bfccf990ac8b2db2c85}\label{riscv__vector_8h_ace98a60774429bfccf990ac8b2db2c85}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vredor\+\_\+vs\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a45806c74562b9f0354bf023b90815d55}{vredor\+\_\+vs\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad1c0ebbc7d3a3154564cf9b0c481e157}\label{riscv__vector_8h_ad1c0ebbc7d3a3154564cf9b0c481e157}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vredor\+\_\+vs\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a39b2d5abfa0e919533b5adce6f3cc6df}\label{riscv__vector_8h_a39b2d5abfa0e919533b5adce6f3cc6df}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vredor\+\_\+vs\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae8d1657f26e9892b2481c8d1b176ac5b}\label{riscv__vector_8h_ae8d1657f26e9892b2481c8d1b176ac5b}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vredor\+\_\+vs\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ada49759fdb3f59bbd4fd9e8464c6d947}{vredor\+\_\+vs\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa2477c09789f2e2257967e9cce2ad24c}\label{riscv__vector_8h_aa2477c09789f2e2257967e9cce2ad24c}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vredor\+\_\+vs\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0d971ac5b23a16c58d757d23189b5416}\label{riscv__vector_8h_a0d971ac5b23a16c58d757d23189b5416}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vredor\+\_\+vs\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2d78da3ab459cf777530df0e520a4ac4}\label{riscv__vector_8h_a2d78da3ab459cf777530df0e520a4ac4}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vredor\+\_\+vs\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a0d215b02aad7b79eebc3dffeaaebdb3c}{vredxor\+\_\+vs\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a36ede6f2a1bec6ac205f203a05311cdc}\label{riscv__vector_8h_a36ede6f2a1bec6ac205f203a05311cdc}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vredxor\+\_\+vs\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7740e404e49cac6f8b56b1348042bd1e}\label{riscv__vector_8h_a7740e404e49cac6f8b56b1348042bd1e}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vredxor\+\_\+vs\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2a1031c60b8fa12fe4b4be91a1ca68bc}\label{riscv__vector_8h_a2a1031c60b8fa12fe4b4be91a1ca68bc}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vredxor\+\_\+vs\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a80486fa2fdb9d3c93c7083af23532172}{vredxor\+\_\+vs\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abbaf6b2278dfd46cd9dd07b5da7f6f86}\label{riscv__vector_8h_abbaf6b2278dfd46cd9dd07b5da7f6f86}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vredxor\+\_\+vs\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a405226db086100069f1325dc6c959e33}\label{riscv__vector_8h_a405226db086100069f1325dc6c959e33}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vredxor\+\_\+vs\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9cbfbb34a6f017453b8ca7fdeaa15f5a}\label{riscv__vector_8h_a9cbfbb34a6f017453b8ca7fdeaa15f5a}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vredxor\+\_\+vs\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_acc43c347f3c04d4c841d20175a9e5483}{vredxor\+\_\+vs\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a72d53547032d416407e1ba7f992405ac}\label{riscv__vector_8h_a72d53547032d416407e1ba7f992405ac}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vredxor\+\_\+vs\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aea24f08a6ac52a88064a364e2552ccc0}\label{riscv__vector_8h_aea24f08a6ac52a88064a364e2552ccc0}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vredxor\+\_\+vs\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a90dafbfc0e34e820459bb0354830871b}\label{riscv__vector_8h_a90dafbfc0e34e820459bb0354830871b}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vredxor\+\_\+vs\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7c0a5925fb70f20f3d0b32f4892db7b3}{vredxor\+\_\+vs\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae1b0f156ca4db340fe1551aa22a93429}\label{riscv__vector_8h_ae1b0f156ca4db340fe1551aa22a93429}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vredxor\+\_\+vs\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abd31c349c41501abc5efd71512d945c0}\label{riscv__vector_8h_abd31c349c41501abc5efd71512d945c0}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vredxor\+\_\+vs\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab0c008d2aeec95f8ee5446a115fae8e0}\label{riscv__vector_8h_ab0c008d2aeec95f8ee5446a115fae8e0}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vredxor\+\_\+vs\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a627e04b3f1de48fa6d4da32dd1af0598}{vredxor\+\_\+vs\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a154962f96bb8fc1f5a24fd4e6e121a0f}\label{riscv__vector_8h_a154962f96bb8fc1f5a24fd4e6e121a0f}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vredxor\+\_\+vs\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a322f73d338390ee719a1a9e5876dda23}\label{riscv__vector_8h_a322f73d338390ee719a1a9e5876dda23}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vredxor\+\_\+vs\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2a603e977ad30d201b6c6d8bd6a57e61}\label{riscv__vector_8h_a2a603e977ad30d201b6c6d8bd6a57e61}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vredxor\+\_\+vs\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a585bc1c823fdc41a463a165217f5ac12}{vredxor\+\_\+vs\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae0f8f1051925b21491bb4d0f887ba1b8}\label{riscv__vector_8h_ae0f8f1051925b21491bb4d0f887ba1b8}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vredxor\+\_\+vs\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4cf2b4d83e1189085b8eea025811b929}\label{riscv__vector_8h_a4cf2b4d83e1189085b8eea025811b929}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vredxor\+\_\+vs\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac8542cde3144e5bd55b5b9023e464b53}\label{riscv__vector_8h_ac8542cde3144e5bd55b5b9023e464b53}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vredxor\+\_\+vs\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a43a0adf615780dff03b42bde0383a0a9}{vredmax\+\_\+vs\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8067e0216cd23b77eb14ca8e0b2d0f27}\label{riscv__vector_8h_a8067e0216cd23b77eb14ca8e0b2d0f27}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vredmax\+\_\+vs\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3bd8fbb13bc25046ba78040498b0e6b9}\label{riscv__vector_8h_a3bd8fbb13bc25046ba78040498b0e6b9}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vredmax\+\_\+vs\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a52142b1f4b8ebb84de6c3299a3ad2d56}\label{riscv__vector_8h_a52142b1f4b8ebb84de6c3299a3ad2d56}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vredmax\+\_\+vs\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7319ce41c3bd536210ae182b9666adb4}{vredmaxu\+\_\+vs\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a16d4f0817badd6f22847e5e0c65b0472}\label{riscv__vector_8h_a16d4f0817badd6f22847e5e0c65b0472}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vredmaxu\+\_\+vs\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad29272a1a0617c37fee63b8d059132b0}\label{riscv__vector_8h_ad29272a1a0617c37fee63b8d059132b0}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vredmaxu\+\_\+vs\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1b075b2901c5b80ff459d56fa7174900}\label{riscv__vector_8h_a1b075b2901c5b80ff459d56fa7174900}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vredmaxu\+\_\+vs\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a58b0074a84afacc00ac79812b2299dea}{vredmax\+\_\+vs\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5110e50d300c4103587a3f552af5fb33}\label{riscv__vector_8h_a5110e50d300c4103587a3f552af5fb33}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vredmax\+\_\+vs\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a12ee0d443104a76bfafabb2e21b63923}\label{riscv__vector_8h_a12ee0d443104a76bfafabb2e21b63923}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vredmax\+\_\+vs\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a246997191008229a72e24c738907515d}\label{riscv__vector_8h_a246997191008229a72e24c738907515d}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vredmax\+\_\+vs\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a87712483998c929b79d6b6117edc3ace}{vredmaxu\+\_\+vs\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a91f3ba177532b2ef1645986edbca6c87}\label{riscv__vector_8h_a91f3ba177532b2ef1645986edbca6c87}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vredmaxu\+\_\+vs\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7dff3f0243e4f0da90d51142d17d3b37}\label{riscv__vector_8h_a7dff3f0243e4f0da90d51142d17d3b37}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vredmaxu\+\_\+vs\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a61f74c59119d0f737a94b140e004f805}\label{riscv__vector_8h_a61f74c59119d0f737a94b140e004f805}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vredmaxu\+\_\+vs\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a9d4dd3343c435d63426816ef03556406}{vredmax\+\_\+vs\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3c8229850b602f506ef917318debdd12}\label{riscv__vector_8h_a3c8229850b602f506ef917318debdd12}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vredmax\+\_\+vs\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a16e79bd3af359db9155cbcc320c580e7}\label{riscv__vector_8h_a16e79bd3af359db9155cbcc320c580e7}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vredmax\+\_\+vs\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afadc168e2d4b8286d44d92b0f8d2459e}\label{riscv__vector_8h_afadc168e2d4b8286d44d92b0f8d2459e}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vredmax\+\_\+vs\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6bda1819ca3efad7f1b0eeec691cd566}{vredmaxu\+\_\+vs\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0460a9ce6eb06d34edc7ed21a9bc80c9}\label{riscv__vector_8h_a0460a9ce6eb06d34edc7ed21a9bc80c9}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vredmaxu\+\_\+vs\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab36d2e5c3ccc419991827d94777f20fe}\label{riscv__vector_8h_ab36d2e5c3ccc419991827d94777f20fe}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vredmaxu\+\_\+vs\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a16d8b3b90856ec2a1e0088ec5793161d}\label{riscv__vector_8h_a16d8b3b90856ec2a1e0088ec5793161d}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vredmaxu\+\_\+vs\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a4c513bfa063c809073fb1a7dd52639ba}{vredmin\+\_\+vs\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac84fe70c90ec6b85bf899d3738bb8437}\label{riscv__vector_8h_ac84fe70c90ec6b85bf899d3738bb8437}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vredmin\+\_\+vs\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a08d1a4394e9a25ae6a43439be17140c2}\label{riscv__vector_8h_a08d1a4394e9a25ae6a43439be17140c2}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vredmin\+\_\+vs\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae7218d94ae36a970eb9ebac3a840b690}\label{riscv__vector_8h_ae7218d94ae36a970eb9ebac3a840b690}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vredmin\+\_\+vs\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, vint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3dbff145828ad1c196de2a3e3fabacd5}{vredminu\+\_\+vs\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2081f219463ddc5db0bbc3d8927edf0c}\label{riscv__vector_8h_a2081f219463ddc5db0bbc3d8927edf0c}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vredminu\+\_\+vs\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8c0d96621e7e8e9e16ccdce77f8e8a74}\label{riscv__vector_8h_a8c0d96621e7e8e9e16ccdce77f8e8a74}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vredminu\+\_\+vs\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a99086e791f3ce70e018bb1bcc4c3a63a}\label{riscv__vector_8h_a99086e791f3ce70e018bb1bcc4c3a63a}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vredminu\+\_\+vs\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7c14381f2d6c1e259921894683fe11b0}{vredmin\+\_\+vs\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acbd82ad31cd0f7495530a2ccf56e8d32}\label{riscv__vector_8h_acbd82ad31cd0f7495530a2ccf56e8d32}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vredmin\+\_\+vs\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae29def819fec7c4bce14c8c05957c2d7}\label{riscv__vector_8h_ae29def819fec7c4bce14c8c05957c2d7}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vredmin\+\_\+vs\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a565e2e2b67c8451c1f6e5cdd43997e83}\label{riscv__vector_8h_a565e2e2b67c8451c1f6e5cdd43997e83}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vredmin\+\_\+vs\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8dea5176958d9c07b66174cb8917f171}{vredminu\+\_\+vs\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2be0e502a33dff06d8bbcc5d5ea257e9}\label{riscv__vector_8h_a2be0e502a33dff06d8bbcc5d5ea257e9}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vredminu\+\_\+vs\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0bf64992bdefe6047f10e90f2e7bc92a}\label{riscv__vector_8h_a0bf64992bdefe6047f10e90f2e7bc92a}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vredminu\+\_\+vs\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a37ebf32e7a9a6f3b816ac53e7758919d}\label{riscv__vector_8h_a37ebf32e7a9a6f3b816ac53e7758919d}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vredminu\+\_\+vs\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a892576e98a29db6d115fcd05bc916224}{vredmin\+\_\+vs\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, vint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3453a1721ebdea40b61c565f953da812}\label{riscv__vector_8h_a3453a1721ebdea40b61c565f953da812}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vredmin\+\_\+vs\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8ee7344b4b6f35d00d35cf8089e3a692}\label{riscv__vector_8h_a8ee7344b4b6f35d00d35cf8089e3a692}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vredmin\+\_\+vs\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a07c9391a5c1da41364fc9d600af1d155}\label{riscv__vector_8h_a07c9391a5c1da41364fc9d600af1d155}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vredmin\+\_\+vs\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a61225269eee8511271aba52f69538053}{vredminu\+\_\+vs\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5a6f79d01b6cc99ae8126008f2b40051}\label{riscv__vector_8h_a5a6f79d01b6cc99ae8126008f2b40051}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vredminu\+\_\+vs\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a00fbe779b9487999142f85aa744f5968}\label{riscv__vector_8h_a00fbe779b9487999142f85aa744f5968}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vredminu\+\_\+vs\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1741d5a4b201fa3e5151aeddb14193db}\label{riscv__vector_8h_a1741d5a4b201fa3e5151aeddb14193db}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vredminu\+\_\+vs\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8ad49136f4580e9ee2ea953541ea871c}{vwredsum\+\_\+vs\+\_\+i8m1}} (vint8m1\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a39243fa6504dbb946203d28f94bd5f49}\label{riscv__vector_8h_a39243fa6504dbb946203d28f94bd5f49}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vwredsum\+\_\+vs\+\_\+i8m2} (vint8m2\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a16d327bb0854c310b9b0a790d8cf2466}\label{riscv__vector_8h_a16d327bb0854c310b9b0a790d8cf2466}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vwredsum\+\_\+vs\+\_\+i8m4} (vint8m4\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad98e8fef07507ff041c33b49f2dc4248}{vwredsumu\+\_\+vs\+\_\+u8m1}} (vuint8m1\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a559c134e8c8c7e9c4bbf8fedc83743a9}\label{riscv__vector_8h_a559c134e8c8c7e9c4bbf8fedc83743a9}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vwredsumu\+\_\+vs\+\_\+u8m2} (vuint8m2\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a437bdd7e137a9de0c6fa2d5be57fc06d}\label{riscv__vector_8h_a437bdd7e137a9de0c6fa2d5be57fc06d}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vwredsumu\+\_\+vs\+\_\+u8m4} (vuint8m4\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_afde8168a8d86d16523a5a091582e991c}{vwredsum\+\_\+vs\+\_\+i16m1}} (vint16m1\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9ac98fc23436583689951bf7e1babe52}\label{riscv__vector_8h_a9ac98fc23436583689951bf7e1babe52}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vwredsum\+\_\+vs\+\_\+i16m2} (vint16m2\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6092ed972fb92db221434bfbf1d87f45}\label{riscv__vector_8h_a6092ed972fb92db221434bfbf1d87f45}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vwredsum\+\_\+vs\+\_\+i16m4} (vint16m4\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af5f167f39ade4a637d3c09219908f415}{vwredsumu\+\_\+vs\+\_\+u16m1}} (vuint16m1\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad235435ff6811402c2bc40e4716ebf7b}\label{riscv__vector_8h_ad235435ff6811402c2bc40e4716ebf7b}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vwredsumu\+\_\+vs\+\_\+u16m2} (vuint16m2\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9005183d95f41b640d00c3fb82bbf5e0}\label{riscv__vector_8h_a9005183d95f41b640d00c3fb82bbf5e0}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vwredsumu\+\_\+vs\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad66867e46fd212a0b60ecb756f009a2b}{vwredsum\+\_\+vs\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a449681c0f4867729e2282d7f2e3dfbb8}\label{riscv__vector_8h_a449681c0f4867729e2282d7f2e3dfbb8}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vwredsum\+\_\+vs\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aca7f356ee2e6de797a610c651c39715b}\label{riscv__vector_8h_aca7f356ee2e6de797a610c651c39715b}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vwredsum\+\_\+vs\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a9d250d7e97a6b57a6af4c6cc800b482f}{vwredsumu\+\_\+vs\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a80c87c92f9dabcc5225f39cc0cb4dbe2}\label{riscv__vector_8h_a80c87c92f9dabcc5225f39cc0cb4dbe2}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vwredsumu\+\_\+vs\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a90d288d4153136bb9b5e17be9e1f6869}\label{riscv__vector_8h_a90d288d4153136bb9b5e17be9e1f6869}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vwredsumu\+\_\+vs\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a4ec2b3c39e4fbdca808ac1827887c3ee}{vwredsum\+\_\+vs\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8b5f18acb623118e6f56c7ca29246b71}\label{riscv__vector_8h_a8b5f18acb623118e6f56c7ca29246b71}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vwredsum\+\_\+vs\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4c630266a0eca70a051ae60307bd533b}\label{riscv__vector_8h_a4c630266a0eca70a051ae60307bd533b}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vwredsum\+\_\+vs\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5027f4c36d689d2cba41847038860544}{vwredsumu\+\_\+vs\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9f086af78d293c08e3a35b9708ed124b}\label{riscv__vector_8h_a9f086af78d293c08e3a35b9708ed124b}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vwredsumu\+\_\+vs\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2112dee7ed6fcd387b521551c5547235}\label{riscv__vector_8h_a2112dee7ed6fcd387b521551c5547235}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vwredsumu\+\_\+vs\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af7240628a9b5ac21850ad2bcbdb6f3a1}{vfredosum\+\_\+vs\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1858baea585624fcc93bceaddb4f5a18}\label{riscv__vector_8h_a1858baea585624fcc93bceaddb4f5a18}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfredosum\+\_\+vs\+\_\+f32m2} (vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adc518261a41aa9a23f0482b32705042f}\label{riscv__vector_8h_adc518261a41aa9a23f0482b32705042f}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfredosum\+\_\+vs\+\_\+f32m4} (vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a709e3ff8056fc341fae6b8eb4c9ae423}\label{riscv__vector_8h_a709e3ff8056fc341fae6b8eb4c9ae423}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfredosum\+\_\+vs\+\_\+f32m8} (vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac73a88c463367c915954c070141e0dcc}{vfredsum\+\_\+vs\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aaabff015950b0e64b838a834ec08cff0}\label{riscv__vector_8h_aaabff015950b0e64b838a834ec08cff0}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfredsum\+\_\+vs\+\_\+f32m2} (vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa1aaa6f69b3a7c0f88730cee3a65b0c3}\label{riscv__vector_8h_aa1aaa6f69b3a7c0f88730cee3a65b0c3}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfredsum\+\_\+vs\+\_\+f32m4} (vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7516a1528fad5a0b58a26a289be2794a}\label{riscv__vector_8h_a7516a1528fad5a0b58a26a289be2794a}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfredsum\+\_\+vs\+\_\+f32m8} (vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a271163bb77ba23bea29d8ec996759f5d}{vfredmax\+\_\+vs\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8adcd516763b81871788f502905c3399}\label{riscv__vector_8h_a8adcd516763b81871788f502905c3399}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfredmax\+\_\+vs\+\_\+f32m2} (vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab83b7e19a20257d6eba501e9bb04e193}\label{riscv__vector_8h_ab83b7e19a20257d6eba501e9bb04e193}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfredmax\+\_\+vs\+\_\+f32m4} (vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0d1faf68e0cba74cb698635eec453d5f}\label{riscv__vector_8h_a0d1faf68e0cba74cb698635eec453d5f}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfredmax\+\_\+vs\+\_\+f32m8} (vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab80fa1f10e733a72985584642f31629b}{vfredmin\+\_\+vs\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0c9de4816ed27d66380ed06250c21de2}\label{riscv__vector_8h_a0c9de4816ed27d66380ed06250c21de2}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfredmin\+\_\+vs\+\_\+f32m2} (vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a385eefef53132d34f49699f3ab15614f}\label{riscv__vector_8h_a385eefef53132d34f49699f3ab15614f}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfredmin\+\_\+vs\+\_\+f32m4} (vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4b1f5d359ef47df05c627f67cab53820}\label{riscv__vector_8h_a4b1f5d359ef47df05c627f67cab53820}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfredmin\+\_\+vs\+\_\+f32m8} (vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6784bc0ac7f47789ea582eee8dbd65b1}{vfredosum\+\_\+vs\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a82bf0f8fb7630fceed177f6bf5396059}\label{riscv__vector_8h_a82bf0f8fb7630fceed177f6bf5396059}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfredosum\+\_\+vs\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7a809ef854bb7580b56e0a470b52797a}\label{riscv__vector_8h_a7a809ef854bb7580b56e0a470b52797a}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfredosum\+\_\+vs\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1ea087e2300c8ce5f43504e2636a2f6f}\label{riscv__vector_8h_a1ea087e2300c8ce5f43504e2636a2f6f}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfredosum\+\_\+vs\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad944fde9a94377bfb5e4813ca9fb958e}{vfredsum\+\_\+vs\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a88c1b3e1e3b63ce1f24c8418853cf44c}\label{riscv__vector_8h_a88c1b3e1e3b63ce1f24c8418853cf44c}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfredsum\+\_\+vs\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a70d625aa0efc587ede728a5d80fa75f3}\label{riscv__vector_8h_a70d625aa0efc587ede728a5d80fa75f3}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfredsum\+\_\+vs\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a86db3a8988d9bee1d8d913e3b94c10ba}\label{riscv__vector_8h_a86db3a8988d9bee1d8d913e3b94c10ba}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfredsum\+\_\+vs\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a466eee99863102b9b282286cf081bbc9}{vfredmax\+\_\+vs\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a57b833ddb62647108b1acfd19e1741f9}\label{riscv__vector_8h_a57b833ddb62647108b1acfd19e1741f9}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfredmax\+\_\+vs\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a458d2c1795336dcb1a21cc1cb075736b}\label{riscv__vector_8h_a458d2c1795336dcb1a21cc1cb075736b}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfredmax\+\_\+vs\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2eab3c50040e2224c5b1ef527ccb041d}\label{riscv__vector_8h_a2eab3c50040e2224c5b1ef527ccb041d}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfredmax\+\_\+vs\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_afeeaba8e4bac66079909fbf8859c8410}{vfredmin\+\_\+vs\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, vfloat32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab308aade2583632bd2d5dd965ce69b6b}\label{riscv__vector_8h_ab308aade2583632bd2d5dd965ce69b6b}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfredmin\+\_\+vs\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, vfloat32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a34dc1d4596055ceca4d5d24185076ac4}\label{riscv__vector_8h_a34dc1d4596055ceca4d5d24185076ac4}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfredmin\+\_\+vs\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, vfloat32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2e33ca6414197975c20f785d2846fbc0}\label{riscv__vector_8h_a2e33ca6414197975c20f785d2846fbc0}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfredmin\+\_\+vs\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, vfloat32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6b91ed01b96fc3a49f9e188e1d4d2512}{vmand\+\_\+mm}} (vmask\+\_\+t op1, vmask\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a57377dd91268e4530bd216f1542123a7}{vmnand\+\_\+mm}} (vmask\+\_\+t op1, vmask\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a794f0677c4db1b78a4d6c58787bf49fb}{vmandnot\+\_\+mm}} (vmask\+\_\+t op1, vmask\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5396217a03104c4a9f470ccafc40d7f7}{vmxor\+\_\+mm}} (vmask\+\_\+t op1, vmask\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_adcfef01c864053401999521476e6aa69}{vmor\+\_\+mm}} (vmask\+\_\+t op1, vmask\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae667c7796b2a7b4ac0bdb804d85186c6}{vmnor\+\_\+mm}} (vmask\+\_\+t op1, vmask\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1cf96c5fc52cc51f7277833480a4f337}{vmornot\+\_\+mm}} (vmask\+\_\+t op1, vmask\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_add4f860430c8ab4f502d4e28fc4f4ef2}{vmxnor\+\_\+mm}} (vmask\+\_\+t op1, vmask\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 uint32\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2dca6249abbce525159055d59c207ab5}{vpopc\+\_\+m}} (vmask\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 uint32\+\_\+t \mbox{\hyperlink{riscv__vector_8h_acef11f3096272c513260d21a3aa0c7dc}{vpopc\+\_\+m\+\_\+m}} (vmask\+\_\+t mask, vmask\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 uint32\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8ed5c3ea9f273284cce9d5b4d5f4bc93}{vfirst\+\_\+m}} (vmask\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 uint32\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae7ba6db28d32f262ebbc4f136222e8bb}{vfirst\+\_\+m\+\_\+m}} (vmask\+\_\+t mask, vmask\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_abe66ff4052cae10871e085b68ecc3895}{vmsbf\+\_\+m}} (vmask\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a66c0a2f36af033a280b43f63ed36b8a2}{vmsbf\+\_\+m\+\_\+m}} (vmask\+\_\+t mask, vmask\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a864908382b54a4d5ebaa8ad7e9bf0f18}{vmsif\+\_\+m}} (vmask\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1e109754df07b5ced10e12d1ccaf0101}{vmsif\+\_\+m\+\_\+m}} (vmask\+\_\+t mask, vmask\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a7212b5c310b1822f2bc353eb4c2f3663}{vmsof\+\_\+m}} (vmask\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa7e10bb6a7e4cd6a164d976c4c857c89}{vmsof\+\_\+m\+\_\+m}} (vmask\+\_\+t mask, vmask\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8dd0674358a6225e8cb40d40a92b55a1}{viota\+\_\+m}} (vmask\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vmask\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a167fc19d8873caa9e41511a66d2569b9}{viota\+\_\+m\+\_\+m}} (vmask\+\_\+t mask, vmask\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5d8e979e8089b5cdc3114ffd25f658a8}{vid\+\_\+v\+\_\+u8m1}} (void)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a619bebb331dbc676e7326b3c2cb7e77e}\label{riscv__vector_8h_a619bebb331dbc676e7326b3c2cb7e77e}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vid\+\_\+v\+\_\+u8m2} (void)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a768cdd5e041ff1ad40ca60c6f5b2f7c5}\label{riscv__vector_8h_a768cdd5e041ff1ad40ca60c6f5b2f7c5}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vid\+\_\+v\+\_\+u8m4} (void)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab5ca323d4527b7d1c6630e090d8abdab}\label{riscv__vector_8h_ab5ca323d4527b7d1c6630e090d8abdab}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vid\+\_\+v\+\_\+u8m8} (void)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a45a0b94a5f32428497dec730c69a6006}{vid\+\_\+v\+\_\+u16m1}} (void)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a76e0491de682c7ddba890362c0735668}\label{riscv__vector_8h_a76e0491de682c7ddba890362c0735668}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vid\+\_\+v\+\_\+u16m2} (void)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae97c94c31e29a61f332c1eac91ee4c7d}\label{riscv__vector_8h_ae97c94c31e29a61f332c1eac91ee4c7d}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vid\+\_\+v\+\_\+u16m4} (void)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aeb8af7bea33a2432602c748ecaf2e1a5}\label{riscv__vector_8h_aeb8af7bea33a2432602c748ecaf2e1a5}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vid\+\_\+v\+\_\+u16m8} (void)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6395306944b3528ee2d0e17718b6f7b8}{vid\+\_\+v\+\_\+u32m1}} (void)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a42ecdab647030fc8fb1d17219747a240}\label{riscv__vector_8h_a42ecdab647030fc8fb1d17219747a240}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vid\+\_\+v\+\_\+u32m2} (void)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0dcc024b2952abb94f123bf88bbf450e}\label{riscv__vector_8h_a0dcc024b2952abb94f123bf88bbf450e}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vid\+\_\+v\+\_\+u32m4} (void)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5d4194be5f66ee8b417b754760c9fc62}\label{riscv__vector_8h_a5d4194be5f66ee8b417b754760c9fc62}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vid\+\_\+v\+\_\+u32m8} (void)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af963f22b2f0700505ce5763968d9f179}{vid\+\_\+v\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abc12751d5bd10cc47654563d1e514119}\label{riscv__vector_8h_abc12751d5bd10cc47654563d1e514119}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vid\+\_\+v\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a83dd1ab5c046dccbef68282e6f7c7527}\label{riscv__vector_8h_a83dd1ab5c046dccbef68282e6f7c7527}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vid\+\_\+v\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3b80dbab65a183dd2623dc198335d146}\label{riscv__vector_8h_a3b80dbab65a183dd2623dc198335d146}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vid\+\_\+v\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a403f088a6f47964b9bc7cf8ba235c6ee}{vid\+\_\+v\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a56ddd7fe5f87c2c4e736874362128582}\label{riscv__vector_8h_a56ddd7fe5f87c2c4e736874362128582}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vid\+\_\+v\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab40b0ef43ee8697d399e5490a1a6019f}\label{riscv__vector_8h_ab40b0ef43ee8697d399e5490a1a6019f}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vid\+\_\+v\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac80959d1e297c06502c2f2386ef95513}\label{riscv__vector_8h_ac80959d1e297c06502c2f2386ef95513}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vid\+\_\+v\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a19b33bf9c85f32d5e0a23e33c6ba50fd}{vid\+\_\+v\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abd7cff033930377111f5f0c548860e84}\label{riscv__vector_8h_abd7cff033930377111f5f0c548860e84}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vid\+\_\+v\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a94a411ed4c256dcc416042866e5aeb50}\label{riscv__vector_8h_a94a411ed4c256dcc416042866e5aeb50}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vid\+\_\+v\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a084e1bc6b2521447aa77efe2902002c6}\label{riscv__vector_8h_a084e1bc6b2521447aa77efe2902002c6}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vid\+\_\+v\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask)
\item 
\+\_\+\+\_\+rv32 float32\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5a59df5843e5c71925e6b5dfba4be2d6}{vfmv\+\_\+f\+\_\+s\+\_\+f32m1}} (vfloat32m1\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a370c0114530b05c31ec82746b1a7ae0d}\label{riscv__vector_8h_a370c0114530b05c31ec82746b1a7ae0d}} 
\+\_\+\+\_\+rv32 float32\+\_\+t {\bfseries vfmv\+\_\+f\+\_\+s\+\_\+f32m2} (vfloat32m2\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a19de02176b28c8a452aedb65ecf7b5e1}\label{riscv__vector_8h_a19de02176b28c8a452aedb65ecf7b5e1}} 
\+\_\+\+\_\+rv32 float32\+\_\+t {\bfseries vfmv\+\_\+f\+\_\+s\+\_\+f32m4} (vfloat32m4\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0e6fd9497ce81b9d798cea83e1c05e4e}\label{riscv__vector_8h_a0e6fd9497ce81b9d798cea83e1c05e4e}} 
\+\_\+\+\_\+rv32 float32\+\_\+t {\bfseries vfmv\+\_\+f\+\_\+s\+\_\+f32m8} (vfloat32m8\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8d65cdcdd89073a045fec1aac07d00fc}{vfmv\+\_\+s\+\_\+f\+\_\+f32m1}} (float32\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a49190eeea9702346230d2f42488ef644}\label{riscv__vector_8h_a49190eeea9702346230d2f42488ef644}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vfmv\+\_\+s\+\_\+f\+\_\+f32m2} (float32\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aca4c8fa5a9c34fef275f0846de8ca540}\label{riscv__vector_8h_aca4c8fa5a9c34fef275f0846de8ca540}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vfmv\+\_\+s\+\_\+f\+\_\+f32m4} (float32\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a800dd4e9f80c960b627a60d44c6d0687}\label{riscv__vector_8h_a800dd4e9f80c960b627a60d44c6d0687}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vfmv\+\_\+s\+\_\+f\+\_\+f32m8} (float32\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af8af6ef672f32a0c5e9b93a7169179c7}{vslideup\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab0c2f56b1445a61ac464d0f12fd2a4c7}\label{riscv__vector_8h_ab0c2f56b1445a61ac464d0f12fd2a4c7}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a944bfa8b9f0afe3fc59822868fe646d0}\label{riscv__vector_8h_a944bfa8b9f0afe3fc59822868fe646d0}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a32d4f074c59cbabc096a10ad90ff68f9}\label{riscv__vector_8h_a32d4f074c59cbabc096a10ad90ff68f9}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t op1, int32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_acb1fdcf6b6e023fa80f0fcb7775ac4e3}{vslideup\+\_\+vx\+\_\+u8m1}} (vuint8m1\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac0227a85e6676d673f9a96b62ffb6505}\label{riscv__vector_8h_ac0227a85e6676d673f9a96b62ffb6505}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+u8m2} (vuint8m2\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae6824026f98a5a026305c1a8c5340f5a}\label{riscv__vector_8h_ae6824026f98a5a026305c1a8c5340f5a}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+u8m4} (vuint8m4\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abde29e8f8c189939cb73f160672007d0}\label{riscv__vector_8h_abde29e8f8c189939cb73f160672007d0}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+u8m8} (vuint8m8\+\_\+t op1, uint32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad10b51db7a496481b19e88e790c80d9e}{vslideup\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a64e2d9105e4cbf025159006a72b4d32e}\label{riscv__vector_8h_a64e2d9105e4cbf025159006a72b4d32e}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a465989e5c29784f11db075cfd0645a88}\label{riscv__vector_8h_a465989e5c29784f11db075cfd0645a88}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aaf1e324d581d714093499f2b97c0e1d6}\label{riscv__vector_8h_aaf1e324d581d714093499f2b97c0e1d6}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t op1, int32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac3083e44f7a845d9bed0c2616f2ccfbc}{vslideup\+\_\+vx\+\_\+u16m1}} (vuint16m1\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acfd8e09b7849029079f75b48909e1329}\label{riscv__vector_8h_acfd8e09b7849029079f75b48909e1329}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+u16m2} (vuint16m2\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adc543e60cc0072a5db92e4f7482bb070}\label{riscv__vector_8h_adc543e60cc0072a5db92e4f7482bb070}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9598686d403382a83cc1fbe7f2408639}\label{riscv__vector_8h_a9598686d403382a83cc1fbe7f2408639}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a74d2332c873bc44bdf20458e81f87461}{vslideup\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab7a32e3274dfcb243fe8a57ca0c0d7e8}\label{riscv__vector_8h_ab7a32e3274dfcb243fe8a57ca0c0d7e8}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aea91359305cc889c6ae88cf19cd9a3ee}\label{riscv__vector_8h_aea91359305cc889c6ae88cf19cd9a3ee}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8b10bba5e94893798cbdabc6505252f6}\label{riscv__vector_8h_a8b10bba5e94893798cbdabc6505252f6}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t op1, int32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a36959769cb0c82a2dc4fa22d95d75255}{vslideup\+\_\+vx\+\_\+u32m1}} (vuint32m1\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0982317075626d6840d55be2f17cb8d9}\label{riscv__vector_8h_a0982317075626d6840d55be2f17cb8d9}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+u32m2} (vuint32m2\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a85d4db74d567dea834ea3cc6581883eb}\label{riscv__vector_8h_a85d4db74d567dea834ea3cc6581883eb}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2e40b559587c7baf5818504f41a0d63c}\label{riscv__vector_8h_a2e40b559587c7baf5818504f41a0d63c}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a450cf188c798d752ef03944fc04b0911}{vslideup\+\_\+vx\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae76511e64167724f5f4b5cf11d20938b}\label{riscv__vector_8h_ae76511e64167724f5f4b5cf11d20938b}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+f32m2} (vfloat32m2\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aae8d0124f650037daa30e7c10be2257c}\label{riscv__vector_8h_aae8d0124f650037daa30e7c10be2257c}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+f32m4} (vfloat32m4\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a35143cc6322cfba5899aabfe078ee373}\label{riscv__vector_8h_a35143cc6322cfba5899aabfe078ee373}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+f32m8} (vfloat32m8\+\_\+t op1, uint32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aee9e4ebf114f4eb1a5c3faf7a1d5506e}{vslideup\+\_\+vx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa6e0ee22b423407a53956da7a50783e2}\label{riscv__vector_8h_aa6e0ee22b423407a53956da7a50783e2}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5f48c75f02d0e39ce6fbf3e7f6d698a4}\label{riscv__vector_8h_a5f48c75f02d0e39ce6fbf3e7f6d698a4}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa7fdfc30cf0c9d44c9f87f7b181782ce}\label{riscv__vector_8h_aa7fdfc30cf0c9d44c9f87f7b181782ce}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, int32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2bd8313487f0404ba83e2163bcfbc19e}{vslideup\+\_\+vx\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8eee385428301721be0b7a26202a62d4}\label{riscv__vector_8h_a8eee385428301721be0b7a26202a62d4}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a81f14d504e0fb9c7b724ffe2dcaae1a0}\label{riscv__vector_8h_a81f14d504e0fb9c7b724ffe2dcaae1a0}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac6a7a0cc7c2f039770139d319267402d}\label{riscv__vector_8h_ac6a7a0cc7c2f039770139d319267402d}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, uint32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8fedfe2db9d49fc08e6133a7be0082cd}{vslideup\+\_\+vx\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0ea4770a0f86e5e30cb03768ebd94d82}\label{riscv__vector_8h_a0ea4770a0f86e5e30cb03768ebd94d82}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad3dc6d51add828cdc16cc7fd6232080c}\label{riscv__vector_8h_ad3dc6d51add828cdc16cc7fd6232080c}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab23b27bbdf23f5861a7702b0031185e7}\label{riscv__vector_8h_ab23b27bbdf23f5861a7702b0031185e7}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, int32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad3df9a6081e030aa27619b9017696d71}{vslideup\+\_\+vx\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab0863b3b9b09866d4d2d4db92ecfef29}\label{riscv__vector_8h_ab0863b3b9b09866d4d2d4db92ecfef29}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab30673679004de5c24b20197f78f29f3}\label{riscv__vector_8h_ab30673679004de5c24b20197f78f29f3}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a745a7c9a2d5aafd93b1fce590e43ae29}\label{riscv__vector_8h_a745a7c9a2d5aafd93b1fce590e43ae29}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, uint32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac3246404c93a9413b25b5199a7f62b36}{vslideup\+\_\+vx\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a371f4344ebc50b2d167808049645231b}\label{riscv__vector_8h_a371f4344ebc50b2d167808049645231b}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4f2754df1adeef92e2284af1a07da74f}\label{riscv__vector_8h_a4f2754df1adeef92e2284af1a07da74f}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acfb2bd50d1d3f22cf0dcba20d0341d3b}\label{riscv__vector_8h_acfb2bd50d1d3f22cf0dcba20d0341d3b}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, int32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3b4b0f2b8e2cdd2a6dd297d797d8dbac}{vslideup\+\_\+vx\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6ed972f146412ad4061eca431989243c}\label{riscv__vector_8h_a6ed972f146412ad4061eca431989243c}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af03d1c6ba4a9a906469bd37c3690d0c0}\label{riscv__vector_8h_af03d1c6ba4a9a906469bd37c3690d0c0}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acb13d3ec1415bbf8679ab16e7a774bf4}\label{riscv__vector_8h_acb13d3ec1415bbf8679ab16e7a774bf4}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, uint32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5fb71af9bd066a0715c034581fc7c845}{vslideup\+\_\+vx\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af4f1e9b07aada69a427619ecba866b3f}\label{riscv__vector_8h_af4f1e9b07aada69a427619ecba866b3f}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7a9075647b99fb52ffadd41b663273c5}\label{riscv__vector_8h_a7a9075647b99fb52ffadd41b663273c5}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a16550b4931473db2e8e2b9a52e7c1ef7}\label{riscv__vector_8h_a16550b4931473db2e8e2b9a52e7c1ef7}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vslideup\+\_\+vx\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, uint32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a641a1248ce6a9a9e490477b81be5f936}{vslidedown\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a47b4a548040398183f333149b9a1b959}\label{riscv__vector_8h_a47b4a548040398183f333149b9a1b959}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9ed0bdf27b1f8cd6972015ed22972223}\label{riscv__vector_8h_a9ed0bdf27b1f8cd6972015ed22972223}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7ffbd9a3ad2ad3eca5336b4bf3b51280}\label{riscv__vector_8h_a7ffbd9a3ad2ad3eca5336b4bf3b51280}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t op1, int32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_adffc51162bdd8c85cf8f8903cd13e006}{vslidedown\+\_\+vx\+\_\+u8m1}} (vuint8m1\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac3e96ced53e0bcfb578115f7ac783b8e}\label{riscv__vector_8h_ac3e96ced53e0bcfb578115f7ac783b8e}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+u8m2} (vuint8m2\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa80b5dd445c0d5854c0a8a3e73083047}\label{riscv__vector_8h_aa80b5dd445c0d5854c0a8a3e73083047}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+u8m4} (vuint8m4\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9a1bddf5dcb2f44198bf41cb034e57fd}\label{riscv__vector_8h_a9a1bddf5dcb2f44198bf41cb034e57fd}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+u8m8} (vuint8m8\+\_\+t op1, uint32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a33fe59ae56729a8b5da864032950c895}{vslidedown\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a31bb3fa4e453c9fa917543b3b9b86878}\label{riscv__vector_8h_a31bb3fa4e453c9fa917543b3b9b86878}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a09f2d49f2b177d182cdd4a5b766f429f}\label{riscv__vector_8h_a09f2d49f2b177d182cdd4a5b766f429f}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6e756d55b2a24f6eb4bf509923aaee55}\label{riscv__vector_8h_a6e756d55b2a24f6eb4bf509923aaee55}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t op1, int32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac44d29f693ffbc3db53728db1399136b}{vslidedown\+\_\+vx\+\_\+u16m1}} (vuint16m1\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a08fdaf8a12679ee6d1641082775c7439}\label{riscv__vector_8h_a08fdaf8a12679ee6d1641082775c7439}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+u16m2} (vuint16m2\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a024f1d5262208586c093e087f2978308}\label{riscv__vector_8h_a024f1d5262208586c093e087f2978308}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8c511084a8bf1111f3cb0fedb6bb7027}\label{riscv__vector_8h_a8c511084a8bf1111f3cb0fedb6bb7027}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a746a174233927def593d97d3c7091f8c}{vslidedown\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6a25e034b7c6f0be4d96768cc95ce8a5}\label{riscv__vector_8h_a6a25e034b7c6f0be4d96768cc95ce8a5}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a80271d3738549b3a33a0af93d4cadd8c}\label{riscv__vector_8h_a80271d3738549b3a33a0af93d4cadd8c}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac1435453bdd4d98c975750cb028f859e}\label{riscv__vector_8h_ac1435453bdd4d98c975750cb028f859e}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t op1, int32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a06dd51fa752dbbe41a0f377d1cfc14b6}{vslidedown\+\_\+vx\+\_\+u32m1}} (vuint32m1\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1f5a22696f810ca4c44541196deb22a6}\label{riscv__vector_8h_a1f5a22696f810ca4c44541196deb22a6}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+u32m2} (vuint32m2\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8c97fccc8c700518350027764ffe7da4}\label{riscv__vector_8h_a8c97fccc8c700518350027764ffe7da4}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af9ad49d2402138ef291d1acee8ebe140}\label{riscv__vector_8h_af9ad49d2402138ef291d1acee8ebe140}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aae8c7d1767fac8d2c68c1a18c5052ff5}{vslidedown\+\_\+vx\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9598651fc59bcd88c7486285c2d26546}\label{riscv__vector_8h_a9598651fc59bcd88c7486285c2d26546}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+f32m2} (vfloat32m2\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac0d408e9c127048b21d7cc8ca3b6bdfc}\label{riscv__vector_8h_ac0d408e9c127048b21d7cc8ca3b6bdfc}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+f32m4} (vfloat32m4\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2ee1ca2d689ffaf4868f391f97b17157}\label{riscv__vector_8h_a2ee1ca2d689ffaf4868f391f97b17157}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+f32m8} (vfloat32m8\+\_\+t op1, uint32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a440f52890a0329924e79a4d046b46938}{vslidedown\+\_\+vx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a76b4512091debb3f0ac04b950b75d0db}\label{riscv__vector_8h_a76b4512091debb3f0ac04b950b75d0db}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abf72adae7099ab3434ce3553ee3ef1e9}\label{riscv__vector_8h_abf72adae7099ab3434ce3553ee3ef1e9}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab9eb1e9224c39e66575926d8c16a1bef}\label{riscv__vector_8h_ab9eb1e9224c39e66575926d8c16a1bef}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, int32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a63c06cd174c25ea1606ed58079abf4e3}{vslidedown\+\_\+vx\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4425916e7346cf4480374e6136fe93c7}\label{riscv__vector_8h_a4425916e7346cf4480374e6136fe93c7}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af4f6c315a8534479c4cadad1b914af99}\label{riscv__vector_8h_af4f6c315a8534479c4cadad1b914af99}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8f8f37ddbadf02fc1b8b9801dd21c405}\label{riscv__vector_8h_a8f8f37ddbadf02fc1b8b9801dd21c405}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, uint32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a42c9597bf281f3f36f940a13fc48e531}{vslidedown\+\_\+vx\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac578423a39b2164b1186a4ff5d51adde}\label{riscv__vector_8h_ac578423a39b2164b1186a4ff5d51adde}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6f7fcacbf2c89fb129d8cad4923a9bd6}\label{riscv__vector_8h_a6f7fcacbf2c89fb129d8cad4923a9bd6}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab7e39e1d8dab5bb1abf97c9c12529e35}\label{riscv__vector_8h_ab7e39e1d8dab5bb1abf97c9c12529e35}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, int32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad041d8238269c52470c671514ee9f4e4}{vslidedown\+\_\+vx\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af3fb7bf144f2b6ac395b0439178e307a}\label{riscv__vector_8h_af3fb7bf144f2b6ac395b0439178e307a}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa863d19e89f27f05f242f122f9372d18}\label{riscv__vector_8h_aa863d19e89f27f05f242f122f9372d18}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a939e46ce342b6839f7bceeeb5a27e980}\label{riscv__vector_8h_a939e46ce342b6839f7bceeeb5a27e980}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, uint32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a4a9e84d096ba6b77b12cfaaa794dea45}{vslidedown\+\_\+vx\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a60892ce84c8f62830fe6b40a8bb70da7}\label{riscv__vector_8h_a60892ce84c8f62830fe6b40a8bb70da7}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a305938a63c87caf834bac209e00d5ca6}\label{riscv__vector_8h_a305938a63c87caf834bac209e00d5ca6}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5acac0bd32a8c7ac4cb051299a3f5dc2}\label{riscv__vector_8h_a5acac0bd32a8c7ac4cb051299a3f5dc2}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, int32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a34088dbc846d9737a819d37efa601522}{vslidedown\+\_\+vx\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2ad2e3d68ef93c34bc60b728d389d5ab}\label{riscv__vector_8h_a2ad2e3d68ef93c34bc60b728d389d5ab}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac4e5c3490d5800ca51648340fd62be10}\label{riscv__vector_8h_ac4e5c3490d5800ca51648340fd62be10}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0fcff278a6f1582934bcf5a29c0052f9}\label{riscv__vector_8h_a0fcff278a6f1582934bcf5a29c0052f9}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, uint32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2afcfeffa62fa23a71a2c5fb41a4919c}{vslidedown\+\_\+vx\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_affb987b2836bbcbe74c8f2303d183f4c}\label{riscv__vector_8h_affb987b2836bbcbe74c8f2303d183f4c}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aeec70d2bbfeadb197414eaea06dbc390}\label{riscv__vector_8h_aeec70d2bbfeadb197414eaea06dbc390}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a83118adf52d3e6a214f874ab7108eeb8}\label{riscv__vector_8h_a83118adf52d3e6a214f874ab7108eeb8}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vslidedown\+\_\+vx\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, uint32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a9da3f9d779d391f8337f16c955401895}{vslide1up\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9b03d23e8241ef4d23d74e9cb39b99d5}\label{riscv__vector_8h_a9b03d23e8241ef4d23d74e9cb39b99d5}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a26c89d7a9be41aa6569166b0757ce781}\label{riscv__vector_8h_a26c89d7a9be41aa6569166b0757ce781}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7e74b248c1bf2e8a55f3d571781fed5f}\label{riscv__vector_8h_a7e74b248c1bf2e8a55f3d571781fed5f}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t op1, int32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a0e3e6f5f63a64920648b2df36efabae1}{vslide1up\+\_\+vx\+\_\+u8m1}} (vuint8m1\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0bbb43a84a5310beef312329a14a3db1}\label{riscv__vector_8h_a0bbb43a84a5310beef312329a14a3db1}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+u8m2} (vuint8m2\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a89fb51ac8e4424afaf416a170104f8a9}\label{riscv__vector_8h_a89fb51ac8e4424afaf416a170104f8a9}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+u8m4} (vuint8m4\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a52bac0073b9d1ef3b39754def169930e}\label{riscv__vector_8h_a52bac0073b9d1ef3b39754def169930e}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+u8m8} (vuint8m8\+\_\+t op1, uint32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa4573340c304251bb37d15056112d1fa}{vslide1up\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0605db125cc0cff771abd925bb9ce95c}\label{riscv__vector_8h_a0605db125cc0cff771abd925bb9ce95c}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afc9ad86ecb34b7df0757e451dcb1424c}\label{riscv__vector_8h_afc9ad86ecb34b7df0757e451dcb1424c}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae9882690db0088cfafbbae36589591db}\label{riscv__vector_8h_ae9882690db0088cfafbbae36589591db}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t op1, int32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3faf075cc1c91456305b48ab2383d4d4}{vslide1up\+\_\+vx\+\_\+u16m1}} (vuint16m1\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a04547e5650c35155f1eb29ef024fb116}\label{riscv__vector_8h_a04547e5650c35155f1eb29ef024fb116}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+u16m2} (vuint16m2\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad88fb41df8ab36eb64f240c4fe979e9d}\label{riscv__vector_8h_ad88fb41df8ab36eb64f240c4fe979e9d}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a757daf03a5c50f1639c4840e7bee81f0}\label{riscv__vector_8h_a757daf03a5c50f1639c4840e7bee81f0}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a039d9159abeb83e7766198f113ccafa2}{vslide1up\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad218cfe340618478571493ceef88c3f9}\label{riscv__vector_8h_ad218cfe340618478571493ceef88c3f9}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aca7e9ae9d1e8d95ee0b6e265b9048f40}\label{riscv__vector_8h_aca7e9ae9d1e8d95ee0b6e265b9048f40}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a308852579decc9a2eca0e12350ca2c71}\label{riscv__vector_8h_a308852579decc9a2eca0e12350ca2c71}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t op1, int32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab1f15e895e24a4f2c14a142b5984ba38}{vslide1up\+\_\+vx\+\_\+u32m1}} (vuint32m1\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae1a6a292c25388d286265f46ed5e29fd}\label{riscv__vector_8h_ae1a6a292c25388d286265f46ed5e29fd}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+u32m2} (vuint32m2\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a530af4298d7762fee397f819fc950415}\label{riscv__vector_8h_a530af4298d7762fee397f819fc950415}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a00639ea25d1a577b795a38e8339151c0}\label{riscv__vector_8h_a00639ea25d1a577b795a38e8339151c0}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad8cbc2de30b7f3c2448a484ec9bdb4af}{vslide1up\+\_\+vx\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad0d89d5ad09da0873602206b0b458adb}\label{riscv__vector_8h_ad0d89d5ad09da0873602206b0b458adb}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+f32m2} (vfloat32m2\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ace7ad76aa0efa5b260de586c4c5abf45}\label{riscv__vector_8h_ace7ad76aa0efa5b260de586c4c5abf45}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+f32m4} (vfloat32m4\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a71de746c3378cd24c3eea0ec43d3bcd9}\label{riscv__vector_8h_a71de746c3378cd24c3eea0ec43d3bcd9}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+f32m8} (vfloat32m8\+\_\+t op1, uint32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a11f79631dbd65798c013c59ed7c47cec}{vslide1up\+\_\+vx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adbdfd97c2e4c6fcdd325430ab674bcb6}\label{riscv__vector_8h_adbdfd97c2e4c6fcdd325430ab674bcb6}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac892c7e200d9db5286670c3b18217fa5}\label{riscv__vector_8h_ac892c7e200d9db5286670c3b18217fa5}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0419c64e927f180ff6e962ec350ebe30}\label{riscv__vector_8h_a0419c64e927f180ff6e962ec350ebe30}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, int32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_abe7715d86324857dc1ff3b4246162b9f}{vslide1up\+\_\+vx\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab8dd603fab54ec67b079cf9f97a23e57}\label{riscv__vector_8h_ab8dd603fab54ec67b079cf9f97a23e57}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0db2f0fb73a01295fb66da76966be92c}\label{riscv__vector_8h_a0db2f0fb73a01295fb66da76966be92c}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a171459c328c06e59403a3c6ea2985d1b}\label{riscv__vector_8h_a171459c328c06e59403a3c6ea2985d1b}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, uint32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6922289f83440f5fd30e59f3cfcf0a95}{vslide1up\+\_\+vx\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a12fd2b8cb1da80b9c2dfcbb641566445}\label{riscv__vector_8h_a12fd2b8cb1da80b9c2dfcbb641566445}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6a1b081472a7e4f01dc797406cfa9353}\label{riscv__vector_8h_a6a1b081472a7e4f01dc797406cfa9353}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afee3da19a0d635b2a748f281abfd0515}\label{riscv__vector_8h_afee3da19a0d635b2a748f281abfd0515}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, int32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6bca3c542f80fd98eb5613ec156ae0e0}{vslide1up\+\_\+vx\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aad4866b4a881fd093bde66081ad47af6}\label{riscv__vector_8h_aad4866b4a881fd093bde66081ad47af6}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abc3f03a2aabac50f8c7d3f3ef519d0db}\label{riscv__vector_8h_abc3f03a2aabac50f8c7d3f3ef519d0db}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7fa5d174b4354b36784c3a1e40fa81d1}\label{riscv__vector_8h_a7fa5d174b4354b36784c3a1e40fa81d1}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, uint32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ac5ed0ce023e036ab036c3df89f0626b5}{vslide1up\+\_\+vx\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa93722054a39e83f399c3cd0d6f455de}\label{riscv__vector_8h_aa93722054a39e83f399c3cd0d6f455de}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5505605d7d08b592531c17326afdf79b}\label{riscv__vector_8h_a5505605d7d08b592531c17326afdf79b}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9151956baebfcfb165b94bec575670b0}\label{riscv__vector_8h_a9151956baebfcfb165b94bec575670b0}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, int32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a648f86817f0b65ed4470edbcf54a48fc}{vslide1up\+\_\+vx\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac65119636f6880f291089e87eb006c00}\label{riscv__vector_8h_ac65119636f6880f291089e87eb006c00}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a32ded2c4a63a1e62df689d56c1612302}\label{riscv__vector_8h_a32ded2c4a63a1e62df689d56c1612302}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a768f1126ec0c2e6036ba940da49257a2}\label{riscv__vector_8h_a768f1126ec0c2e6036ba940da49257a2}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, uint32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab883c811f57d7e0eeb77099b6d9c0260}{vslide1up\+\_\+vx\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a62b36951e663d19078d90de17211603c}\label{riscv__vector_8h_a62b36951e663d19078d90de17211603c}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a95ad3284c5cd15f0a8202e9c53074691}\label{riscv__vector_8h_a95ad3284c5cd15f0a8202e9c53074691}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8934ec7afd7ada955a89a8c15fa18688}\label{riscv__vector_8h_a8934ec7afd7ada955a89a8c15fa18688}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vslide1up\+\_\+vx\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, uint32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad8d6bc57e6d15face6b69886714123ab}{vslide1down\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a65003df6ebc564d2ab899e8e0f92f90d}\label{riscv__vector_8h_a65003df6ebc564d2ab899e8e0f92f90d}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af4bfbf9e54d35a4470c4a14b62892466}\label{riscv__vector_8h_af4bfbf9e54d35a4470c4a14b62892466}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1d08f2ee66e806af007bbe4ac9d0ccfb}\label{riscv__vector_8h_a1d08f2ee66e806af007bbe4ac9d0ccfb}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t op1, int32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af7f6105418d23f2d0c4fde693fa1a792}{vslide1down\+\_\+vx\+\_\+u8m1}} (vuint8m1\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6a03557a5c88402db97aae64d8d528fa}\label{riscv__vector_8h_a6a03557a5c88402db97aae64d8d528fa}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+u8m2} (vuint8m2\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae7355c5f57b57664481319357fd576aa}\label{riscv__vector_8h_ae7355c5f57b57664481319357fd576aa}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+u8m4} (vuint8m4\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af7d1b1be80ecb62fa99c571d1e4d10a3}\label{riscv__vector_8h_af7d1b1be80ecb62fa99c571d1e4d10a3}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+u8m8} (vuint8m8\+\_\+t op1, uint32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a850462e77218970e0e791cf2f2b6c5cf}{vslide1down\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a663a5678d27222db81bb2caee81cf424}\label{riscv__vector_8h_a663a5678d27222db81bb2caee81cf424}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4e91289fcb1217df0745406c94aa8eb7}\label{riscv__vector_8h_a4e91289fcb1217df0745406c94aa8eb7}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9249fd731362bd72bd62945ba4ae1e77}\label{riscv__vector_8h_a9249fd731362bd72bd62945ba4ae1e77}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t op1, int32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2718853be48eb0c136e4639adecb96ff}{vslide1down\+\_\+vx\+\_\+u16m1}} (vuint16m1\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4c043cd7a6d86b7fc783a8e34dc8c806}\label{riscv__vector_8h_a4c043cd7a6d86b7fc783a8e34dc8c806}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+u16m2} (vuint16m2\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4debed1234034e5500789ca4e5b1f127}\label{riscv__vector_8h_a4debed1234034e5500789ca4e5b1f127}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a35b29cd78516d511d4b99548de79093d}\label{riscv__vector_8h_a35b29cd78516d511d4b99548de79093d}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_afe3c995475c6714fdb671856c586d29c}{vslide1down\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2f85500fbc9660ce30c5a7592dd2c049}\label{riscv__vector_8h_a2f85500fbc9660ce30c5a7592dd2c049}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aad6bba6b6d391db25cd26123eab19e4e}\label{riscv__vector_8h_aad6bba6b6d391db25cd26123eab19e4e}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa516eb6c4b8b30a6a01e4674dac3e637}\label{riscv__vector_8h_aa516eb6c4b8b30a6a01e4674dac3e637}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t op1, int32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_af1bd6e2beab114c2a4e8c8c2856bd3f8}{vslide1down\+\_\+vx\+\_\+u32m1}} (vuint32m1\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2b94078509f5585647640582900c0d58}\label{riscv__vector_8h_a2b94078509f5585647640582900c0d58}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+u32m2} (vuint32m2\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad655d859049cbab72b8e0c22b5c5f1ca}\label{riscv__vector_8h_ad655d859049cbab72b8e0c22b5c5f1ca}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab46deda77696766867b42cc202035f7b}\label{riscv__vector_8h_ab46deda77696766867b42cc202035f7b}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aaf345b30f97c27babdd2071ccf579223}{vslide1down\+\_\+vx\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acdfd3f7f00a656d3377f64debba6f964}\label{riscv__vector_8h_acdfd3f7f00a656d3377f64debba6f964}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+f32m2} (vfloat32m2\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5559c215e1b1d5cd9902670627c5912c}\label{riscv__vector_8h_a5559c215e1b1d5cd9902670627c5912c}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+f32m4} (vfloat32m4\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af2c5ec269a4b14ac6bbcb1905098e548}\label{riscv__vector_8h_af2c5ec269a4b14ac6bbcb1905098e548}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+f32m8} (vfloat32m8\+\_\+t op1, uint32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a11e903afc8c3369c26fa1c09a60efffb}{vslide1down\+\_\+vx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae087ab746f312f5fc028c21fe889f1d1}\label{riscv__vector_8h_ae087ab746f312f5fc028c21fe889f1d1}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acd88f5447fb33de0613387b973c0e071}\label{riscv__vector_8h_acd88f5447fb33de0613387b973c0e071}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac3e6f80f46f70fc6eace062ff5d4fd3c}\label{riscv__vector_8h_ac3e6f80f46f70fc6eace062ff5d4fd3c}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, int32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a25b825f2fea409be53f5834d279e227a}{vslide1down\+\_\+vx\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a900f20b85c54fcbef5de39daaa729dd0}\label{riscv__vector_8h_a900f20b85c54fcbef5de39daaa729dd0}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acccb33813be97c9495112d30265b1d5a}\label{riscv__vector_8h_acccb33813be97c9495112d30265b1d5a}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a39841117f55627fdda3fc139b2e70b39}\label{riscv__vector_8h_a39841117f55627fdda3fc139b2e70b39}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a25533b36f928b0db17098d2ac6f665cc}\label{riscv__vector_8h_a25533b36f928b0db17098d2ac6f665cc}} 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+i16m1\+\_\+m} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, int32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a88452e88140077f24b7c71e20fc0d4cb}{vslide1down\+\_\+vx\+\_\+i16m2\+\_\+m}} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_accf37d313fa6dfdb326da5153b42a0a6}\label{riscv__vector_8h_accf37d313fa6dfdb326da5153b42a0a6}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4e82ee02fc35202476322500f018f7b2}\label{riscv__vector_8h_a4e82ee02fc35202476322500f018f7b2}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, int32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae0aa156779857ec8e89c4e1def933483}{vslide1down\+\_\+vx\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1b8ea7ab72f4e2a8a39c1922df1eede3}\label{riscv__vector_8h_a1b8ea7ab72f4e2a8a39c1922df1eede3}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aff5cd794233b6f6a8031c3bfc9009dcc}\label{riscv__vector_8h_aff5cd794233b6f6a8031c3bfc9009dcc}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abeb52ab373f94f329ee5a0adea7655d1}\label{riscv__vector_8h_abeb52ab373f94f329ee5a0adea7655d1}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, uint32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a10be0189f6f660f3f257fe16524d8f2c}{vslide1down\+\_\+vx\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a919589bdc763e78ba443e6e7ab3f6ab6}\label{riscv__vector_8h_a919589bdc763e78ba443e6e7ab3f6ab6}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a69c805edc71c4d86dd41cf7453375b3d}\label{riscv__vector_8h_a69c805edc71c4d86dd41cf7453375b3d}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, int32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acbc7e946d2788b51dc12f4286e21bfe0}\label{riscv__vector_8h_acbc7e946d2788b51dc12f4286e21bfe0}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, int32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6521d67c6f6f5fbc1c9f1e26b09bda91}{vslide1down\+\_\+vx\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afa7785b109fd90fd3ec1d45223ef2438}\label{riscv__vector_8h_afa7785b109fd90fd3ec1d45223ef2438}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af296c2b13043c7569d5b4d052bfc5afb}\label{riscv__vector_8h_af296c2b13043c7569d5b4d052bfc5afb}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8bef936c5bb9a9f41fc351e1a2401542}\label{riscv__vector_8h_a8bef936c5bb9a9f41fc351e1a2401542}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, uint32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa99177b0873885f78cf92e7664378438}{vslide1down\+\_\+vx\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6a564be3d37e97f945dbb6ecd9f583c0}\label{riscv__vector_8h_a6a564be3d37e97f945dbb6ecd9f583c0}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_add8e7538b17e9a26a960e007ad58bba2}\label{riscv__vector_8h_add8e7538b17e9a26a960e007ad58bba2}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, uint32\+\_\+t offset)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abe41f02de6128bda521d928870acedaa}\label{riscv__vector_8h_abe41f02de6128bda521d928870acedaa}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vslide1down\+\_\+vx\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, uint32\+\_\+t offset)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a33b69d36c9ac9b54543f95fc564f4c75}{vrgather\+\_\+vv\+\_\+i8m1}} (vint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a64ccfb1927105f47faf43ae790217dd0}\label{riscv__vector_8h_a64ccfb1927105f47faf43ae790217dd0}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+i8m2} (vint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a99df21047c95610abf2d908fbe422774}\label{riscv__vector_8h_a99df21047c95610abf2d908fbe422774}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+i8m4} (vint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0d37d932e30cb5e53f33f9e448747696}\label{riscv__vector_8h_a0d37d932e30cb5e53f33f9e448747696}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+i8m8} (vint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_afe8339aacd0a04b642697bf23dfe4d2a}{vrgather\+\_\+vv\+\_\+u8m1}} (vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4fcd10f7f4a123c30a7d85664f5b476d}\label{riscv__vector_8h_a4fcd10f7f4a123c30a7d85664f5b476d}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+u8m2} (vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5fbf776a9440139a8b6fed371af986e4}\label{riscv__vector_8h_a5fbf776a9440139a8b6fed371af986e4}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+u8m4} (vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8e19dbad933bf39e4b0cb4444e0369d0}\label{riscv__vector_8h_a8e19dbad933bf39e4b0cb4444e0369d0}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+u8m8} (vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a28bd901ac0c4f2b30adad821d022ed5b}{vrgather\+\_\+vv\+\_\+i16m1}} (vint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1bf2fbf566bdf7de2e39ec392f2b3fa9}\label{riscv__vector_8h_a1bf2fbf566bdf7de2e39ec392f2b3fa9}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+i16m2} (vint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5b5726b204f31c6e993d269a8cd9df3d}\label{riscv__vector_8h_a5b5726b204f31c6e993d269a8cd9df3d}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+i16m4} (vint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5daff6cca73c37da953f0ce8748ae819}\label{riscv__vector_8h_a5daff6cca73c37da953f0ce8748ae819}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+i16m8} (vint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aaf157dcbcbaef97f2ad6de31244d2df0}{vrgather\+\_\+vv\+\_\+u16m1}} (vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_acb3242766e72215b0ab4acb02a993704}\label{riscv__vector_8h_acb3242766e72215b0ab4acb02a993704}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+u16m2} (vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afe8c1bd8248961ceb45e14bb6e6dd360}\label{riscv__vector_8h_afe8c1bd8248961ceb45e14bb6e6dd360}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+u16m4} (vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a43bfff6d8f7ab7a4dcc927514ca0c2ed}\label{riscv__vector_8h_a43bfff6d8f7ab7a4dcc927514ca0c2ed}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+u16m8} (vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aca6efe056f9471974fcfcd89f64dab2c}{vrgather\+\_\+vv\+\_\+i32m1}} (vint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac33bff6c189592db9262cb2683b8e7ae}\label{riscv__vector_8h_ac33bff6c189592db9262cb2683b8e7ae}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+i32m2} (vint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afef48c08f82ae7f934156d3554a7e666}\label{riscv__vector_8h_afef48c08f82ae7f934156d3554a7e666}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+i32m4} (vint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a453f266951f2c5c1db0a6246db022865}\label{riscv__vector_8h_a453f266951f2c5c1db0a6246db022865}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+i32m8} (vint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a04261f5c9270a4cf00066ad2921ca2bb}{vrgather\+\_\+vv\+\_\+u32m1}} (vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a47d3007724b79cb3ffeb99ae98be16e0}\label{riscv__vector_8h_a47d3007724b79cb3ffeb99ae98be16e0}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+u32m2} (vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae25a92bdf4c71864a195dbd87ce5fccf}\label{riscv__vector_8h_ae25a92bdf4c71864a195dbd87ce5fccf}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+u32m4} (vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3248e098f6fb768e2f815f7726a50d80}\label{riscv__vector_8h_a3248e098f6fb768e2f815f7726a50d80}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+u32m8} (vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae11125b93eeabcbbfc5499326a238ca9}{vrgather\+\_\+vv\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a20586c7286ecea75583660737223968c}\label{riscv__vector_8h_a20586c7286ecea75583660737223968c}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+f32m2} (vfloat32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6055a53253bd07d51a8910d4c50774be}\label{riscv__vector_8h_a6055a53253bd07d51a8910d4c50774be}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+f32m4} (vfloat32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a195ebee0394da07f8e3ba87090e723cc}\label{riscv__vector_8h_a195ebee0394da07f8e3ba87090e723cc}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+f32m8} (vfloat32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a858dfc1ee58b97d32cde2d0f65a414f6}{vrgather\+\_\+vv\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a884ba5da6e84657878b11cadda0f53cc}\label{riscv__vector_8h_a884ba5da6e84657878b11cadda0f53cc}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aec8179feefbaad55afe43beae31eb0f7}\label{riscv__vector_8h_aec8179feefbaad55afe43beae31eb0f7}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad6e0344e55cada6f75ab965bebe0a312}\label{riscv__vector_8h_ad6e0344e55cada6f75ab965bebe0a312}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa318d1fc39c1ea51aeabd94f4cb4abf2}{vrgather\+\_\+vv\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, vuint8m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae5c8b522f2d96d760e6b237a69addbfe}\label{riscv__vector_8h_ae5c8b522f2d96d760e6b237a69addbfe}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, vuint8m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa4d28859fcbb22f4faa970d5f211f991}\label{riscv__vector_8h_aa4d28859fcbb22f4faa970d5f211f991}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, vuint8m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a57c66170aadb03193d87fc2300aa8108}\label{riscv__vector_8h_a57c66170aadb03193d87fc2300aa8108}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, vuint8m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a8480e8f6ce288105902f9469116fbac1}{vrgather\+\_\+vv\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1ba8d07ec81b798b501e01237b6ee997}\label{riscv__vector_8h_a1ba8d07ec81b798b501e01237b6ee997}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a03268ebd6152915c33af8763d889777d}\label{riscv__vector_8h_a03268ebd6152915c33af8763d889777d}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aae800be95c5005505305af825eb375e5}\label{riscv__vector_8h_aae800be95c5005505305af825eb375e5}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_affe01617684725847310f2ef9834b102}{vrgather\+\_\+vv\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, vuint16m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab8b30b31d1e8bb15355d47bb8f8e70a8}\label{riscv__vector_8h_ab8b30b31d1e8bb15355d47bb8f8e70a8}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, vuint16m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aecffc6178ba37f6a86578d2f867fb56b}\label{riscv__vector_8h_aecffc6178ba37f6a86578d2f867fb56b}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, vuint16m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a62c6958ab24c1bb2a280c3f78e380743}\label{riscv__vector_8h_a62c6958ab24c1bb2a280c3f78e380743}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, vuint16m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a189d100726f7acc3e16d055865c6688d}{vrgather\+\_\+vv\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9c3940cc8061a5793e73854691046c56}\label{riscv__vector_8h_a9c3940cc8061a5793e73854691046c56}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a62e3eb9cf947ed6c9dd32415be0d6e7a}\label{riscv__vector_8h_a62e3eb9cf947ed6c9dd32415be0d6e7a}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae7a829fda48cfade424f89ec785b8b22}\label{riscv__vector_8h_ae7a829fda48cfade424f89ec785b8b22}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a75f2632a69e60f7df104716635456838}{vrgather\+\_\+vv\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ade2e8c5c334181baf6acd1a5779bbbfc}\label{riscv__vector_8h_ade2e8c5c334181baf6acd1a5779bbbfc}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a142fe1007a931db19c40c5445f6ab773}\label{riscv__vector_8h_a142fe1007a931db19c40c5445f6ab773}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_adc60f06255186aa3d5642a0ca9591f9d}\label{riscv__vector_8h_adc60f06255186aa3d5642a0ca9591f9d}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a81fc0efad8975206d0f982007fba6fd0}{vrgather\+\_\+vv\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, vuint32m1\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aad8d29c28b092f9555b29a8e3d34ea2c}\label{riscv__vector_8h_aad8d29c28b092f9555b29a8e3d34ea2c}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, vuint32m2\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a89587fec9214c273ce2081db0c3a715e}\label{riscv__vector_8h_a89587fec9214c273ce2081db0c3a715e}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, vuint32m4\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac9a848c587ab034e92e480c250a38b16}\label{riscv__vector_8h_ac9a848c587ab034e92e480c250a38b16}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vrgather\+\_\+vv\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, vuint32m8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ad5fa954f7ac51a271b31bd766dbd6e6c}{vrgather\+\_\+vx\+\_\+i8m1}} (vint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3ee79f84cd6f2ae27b219748a3cf14e4}\label{riscv__vector_8h_a3ee79f84cd6f2ae27b219748a3cf14e4}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+i8m2} (vint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1be6856f2957e32e6d1515b82b0eb523}\label{riscv__vector_8h_a1be6856f2957e32e6d1515b82b0eb523}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+i8m4} (vint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae1026bb156380aee88b49780cb962705}\label{riscv__vector_8h_ae1026bb156380aee88b49780cb962705}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+i8m8} (vint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a540af70cda40b566332a0ca8f96470e0}{vrgather\+\_\+vx\+\_\+u8m1}} (vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a8bedf860ed17375cccb1cb0125c08dfe}\label{riscv__vector_8h_a8bedf860ed17375cccb1cb0125c08dfe}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+u8m2} (vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aac24dfe2cd4903ab5cae21b145b26fc4}\label{riscv__vector_8h_aac24dfe2cd4903ab5cae21b145b26fc4}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+u8m4} (vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ae7cc796d3f8c807a89dba0803470e82d}\label{riscv__vector_8h_ae7cc796d3f8c807a89dba0803470e82d}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+u8m8} (vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a0bb335e4288a922be22506add5380392}{vrgather\+\_\+vx\+\_\+i16m1}} (vint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a92412ff776396081185542dad2d18d95}\label{riscv__vector_8h_a92412ff776396081185542dad2d18d95}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+i16m2} (vint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a9fb1df6ac9dafb0d795dd997f94a22d4}\label{riscv__vector_8h_a9fb1df6ac9dafb0d795dd997f94a22d4}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+i16m4} (vint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a65ab6b395a7f41ef81319c6922c22fb5}\label{riscv__vector_8h_a65ab6b395a7f41ef81319c6922c22fb5}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+i16m8} (vint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a2fd3916bd65d00227dbda3d09c339d3f}{vrgather\+\_\+vx\+\_\+u16m1}} (vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a64ee486a094aa81a656ff078e93e9c4a}\label{riscv__vector_8h_a64ee486a094aa81a656ff078e93e9c4a}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+u16m2} (vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3ad59f24da3725a636dee005ce06601d}\label{riscv__vector_8h_a3ad59f24da3725a636dee005ce06601d}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+u16m4} (vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3ccaff4d0cf27b85ae293c33ea8d0be9}\label{riscv__vector_8h_a3ccaff4d0cf27b85ae293c33ea8d0be9}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+u16m8} (vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_acd173a434c77c53fe973e3c471ab70b7}{vrgather\+\_\+vx\+\_\+i32m1}} (vint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a75402f5f37c98bf7b32cbcbc5e7602fd}\label{riscv__vector_8h_a75402f5f37c98bf7b32cbcbc5e7602fd}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+i32m2} (vint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3b383b35622d4f0f0bb5d6952a308868}\label{riscv__vector_8h_a3b383b35622d4f0f0bb5d6952a308868}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+i32m4} (vint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6fcf0d09742f3c857842c91ebd3e2213}\label{riscv__vector_8h_a6fcf0d09742f3c857842c91ebd3e2213}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+i32m8} (vint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a5d63f5ecd72ab9b872e5505c2f9503b9}{vrgather\+\_\+vx\+\_\+u32m1}} (vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a36d38606475686faf89d5b5a9cf10a3d}\label{riscv__vector_8h_a36d38606475686faf89d5b5a9cf10a3d}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+u32m2} (vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abd5c5ce5334a46ff033315848d9c9bb9}\label{riscv__vector_8h_abd5c5ce5334a46ff033315848d9c9bb9}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+u32m4} (vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a619d37606b5266b0c3200e403832c648}\label{riscv__vector_8h_a619d37606b5266b0c3200e403832c648}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+u32m8} (vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aa8dc2201367ed2808674a049972b6097}{vrgather\+\_\+vx\+\_\+f32m1}} (vfloat32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab19a6f9c949606c03e2a44921956dd9e}\label{riscv__vector_8h_ab19a6f9c949606c03e2a44921956dd9e}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+f32m2} (vfloat32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af3c7655bd80ae8fa8a9b552df0bf5b75}\label{riscv__vector_8h_af3c7655bd80ae8fa8a9b552df0bf5b75}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+f32m4} (vfloat32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab565892b8293c3f0400cc46ae8004446}\label{riscv__vector_8h_ab565892b8293c3f0400cc46ae8004446}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+f32m8} (vfloat32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ab12ff530cfeebfbc30c6e6e0128a5335}{vrgather\+\_\+vx\+\_\+i8m1\+\_\+m}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac39606f36c551f433e1999c0758bb98d}\label{riscv__vector_8h_ac39606f36c551f433e1999c0758bb98d}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+i8m2\+\_\+m} (vmask\+\_\+t mask, vint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a56ff8ad8e77679220ac3def0c8128691}\label{riscv__vector_8h_a56ff8ad8e77679220ac3def0c8128691}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+i8m4\+\_\+m} (vmask\+\_\+t mask, vint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a3639a6eebe14eb09610d622fc6538d26}\label{riscv__vector_8h_a3639a6eebe14eb09610d622fc6538d26}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+i8m8\+\_\+m} (vmask\+\_\+t mask, vint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a85682ecde70f75a22401bfc3569ef8d2}{vrgather\+\_\+vx\+\_\+u8m1\+\_\+m}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a5ad853ad9a42ce01e3b890a7a5e980ba}\label{riscv__vector_8h_a5ad853ad9a42ce01e3b890a7a5e980ba}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+u8m2\+\_\+m} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6dc1402a7cd543077a68585030e45fc5}\label{riscv__vector_8h_a6dc1402a7cd543077a68585030e45fc5}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+u8m4\+\_\+m} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1, uint8\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a42560ee368ce73e8f29fd52526df5ef6}\label{riscv__vector_8h_a42560ee368ce73e8f29fd52526df5ef6}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+u8m8\+\_\+m} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1, uint8\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_ae0672ef7441625bac991533e51d62288}{vrgather\+\_\+vx\+\_\+i16m1\+\_\+m}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0221a477d2868514025407801488a14c}\label{riscv__vector_8h_a0221a477d2868514025407801488a14c}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+i16m2\+\_\+m} (vmask\+\_\+t mask, vint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afee309450c5c46904640b72adca1fc33}\label{riscv__vector_8h_afee309450c5c46904640b72adca1fc33}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+i16m4\+\_\+m} (vmask\+\_\+t mask, vint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6d8e7894884cc18423f629ddac0526c3}\label{riscv__vector_8h_a6d8e7894884cc18423f629ddac0526c3}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+i16m8\+\_\+m} (vmask\+\_\+t mask, vint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a53fe51a127901ab966d8547d365c2c4f}{vrgather\+\_\+vx\+\_\+u16m1\+\_\+m}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad5e5c2eb4ea16cd5213492f42ce739bc}\label{riscv__vector_8h_ad5e5c2eb4ea16cd5213492f42ce739bc}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+u16m2\+\_\+m} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aaa62c857488add1b9e8a07b7dc74210a}\label{riscv__vector_8h_aaa62c857488add1b9e8a07b7dc74210a}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+u16m4\+\_\+m} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1, uint16\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_afd4f839f5408db90d8d4ead06f77a452}\label{riscv__vector_8h_afd4f839f5408db90d8d4ead06f77a452}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+u16m8\+\_\+m} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1, uint16\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_aaf04227e558c616c68d14c25c5c3c196}{vrgather\+\_\+vx\+\_\+i32m1\+\_\+m}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a12ac59eea26e471e738919896e2aa1ac}\label{riscv__vector_8h_a12ac59eea26e471e738919896e2aa1ac}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+i32m2\+\_\+m} (vmask\+\_\+t mask, vint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a387507ea2b66dcba9904517fa646248a}\label{riscv__vector_8h_a387507ea2b66dcba9904517fa646248a}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+i32m4\+\_\+m} (vmask\+\_\+t mask, vint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aa6c5239814be77cf26ee4a2e49a4dc7e}\label{riscv__vector_8h_aa6c5239814be77cf26ee4a2e49a4dc7e}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+i32m8\+\_\+m} (vmask\+\_\+t mask, vint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6110cc32156b1165afd4651a4a0c4758}{vrgather\+\_\+vx\+\_\+u32m1\+\_\+m}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ac916e595b1c93bd68c537ddae89e4ec9}\label{riscv__vector_8h_ac916e595b1c93bd68c537ddae89e4ec9}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+u32m2\+\_\+m} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_addc177687ddf3f09db7d25511d5e96f6}\label{riscv__vector_8h_addc177687ddf3f09db7d25511d5e96f6}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+u32m4\+\_\+m} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6fc6e99e454ae92ac2778c89d3129dee}\label{riscv__vector_8h_a6fc6e99e454ae92ac2778c89d3129dee}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+u32m8\+\_\+m} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_acecbd453e3d14a3462fc6ea4ca923ab2}{vrgather\+\_\+vx\+\_\+f32m1\+\_\+m}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad1e73c8fed825a463b392aadfa8577c6}\label{riscv__vector_8h_ad1e73c8fed825a463b392aadfa8577c6}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+f32m2\+\_\+m} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af0faa86b2c141f7c503aee8e1a9232b5}\label{riscv__vector_8h_af0faa86b2c141f7c503aee8e1a9232b5}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+f32m4\+\_\+m} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1, uint32\+\_\+t op2)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0b75c4ef13f832a887ef3e86c7032c07}\label{riscv__vector_8h_a0b75c4ef13f832a887ef3e86c7032c07}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vrgather\+\_\+vx\+\_\+f32m8\+\_\+m} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1, uint32\+\_\+t op2)
\item 
\+\_\+\+\_\+rv32 vint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a52627ef32f26e0b07aad8aa524b0b0fb}{vcompress\+\_\+vm\+\_\+i8m1}} (vmask\+\_\+t mask, vint8m1\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_abf4d02159ca2c5cbd41a64b96a583316}\label{riscv__vector_8h_abf4d02159ca2c5cbd41a64b96a583316}} 
\+\_\+\+\_\+rv32 vint8m2\+\_\+t {\bfseries vcompress\+\_\+vm\+\_\+i8m2} (vmask\+\_\+t mask, vint8m2\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a50280e93965335ed940b1146c82e56ad}\label{riscv__vector_8h_a50280e93965335ed940b1146c82e56ad}} 
\+\_\+\+\_\+rv32 vint8m4\+\_\+t {\bfseries vcompress\+\_\+vm\+\_\+i8m4} (vmask\+\_\+t mask, vint8m4\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_add8d9a0d669f5f31e2388d624c3c52f3}\label{riscv__vector_8h_add8d9a0d669f5f31e2388d624c3c52f3}} 
\+\_\+\+\_\+rv32 vint8m8\+\_\+t {\bfseries vcompress\+\_\+vm\+\_\+i8m8} (vmask\+\_\+t mask, vint8m8\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vuint8m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a3243f13e8fb54e075cb36fc27101806e}{vcompress\+\_\+vm\+\_\+u8m1}} (vmask\+\_\+t mask, vuint8m1\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad5a6e7d38e123dc022b4910466a13e3b}\label{riscv__vector_8h_ad5a6e7d38e123dc022b4910466a13e3b}} 
\+\_\+\+\_\+rv32 vuint8m2\+\_\+t {\bfseries vcompress\+\_\+vm\+\_\+u8m2} (vmask\+\_\+t mask, vuint8m2\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a189050f53bd2c48879e4f04d6cf4a7ac}\label{riscv__vector_8h_a189050f53bd2c48879e4f04d6cf4a7ac}} 
\+\_\+\+\_\+rv32 vuint8m4\+\_\+t {\bfseries vcompress\+\_\+vm\+\_\+u8m4} (vmask\+\_\+t mask, vuint8m4\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a4b22ee563668c3400d8373a25f55989c}\label{riscv__vector_8h_a4b22ee563668c3400d8373a25f55989c}} 
\+\_\+\+\_\+rv32 vuint8m8\+\_\+t {\bfseries vcompress\+\_\+vm\+\_\+u8m8} (vmask\+\_\+t mask, vuint8m8\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_acb16ecd230e555cfe4818cadde541208}{vcompress\+\_\+vm\+\_\+i16m1}} (vmask\+\_\+t mask, vint16m1\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_af9073c128336a4463e2132bcb7130be3}\label{riscv__vector_8h_af9073c128336a4463e2132bcb7130be3}} 
\+\_\+\+\_\+rv32 vint16m2\+\_\+t {\bfseries vcompress\+\_\+vm\+\_\+i16m2} (vmask\+\_\+t mask, vint16m2\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a56861c853ae981ff36bf87383eda3b87}\label{riscv__vector_8h_a56861c853ae981ff36bf87383eda3b87}} 
\+\_\+\+\_\+rv32 vint16m4\+\_\+t {\bfseries vcompress\+\_\+vm\+\_\+i16m4} (vmask\+\_\+t mask, vint16m4\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a2e6a8f612e2617cefadce5ac0ceb0e6a}\label{riscv__vector_8h_a2e6a8f612e2617cefadce5ac0ceb0e6a}} 
\+\_\+\+\_\+rv32 vint16m8\+\_\+t {\bfseries vcompress\+\_\+vm\+\_\+i16m8} (vmask\+\_\+t mask, vint16m8\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vuint16m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_abb2e86f8b91c35761cdd32a9adf6db51}{vcompress\+\_\+vm\+\_\+u16m1}} (vmask\+\_\+t mask, vuint16m1\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aed7196d7c8240091a6995f82abd232bf}\label{riscv__vector_8h_aed7196d7c8240091a6995f82abd232bf}} 
\+\_\+\+\_\+rv32 vuint16m2\+\_\+t {\bfseries vcompress\+\_\+vm\+\_\+u16m2} (vmask\+\_\+t mask, vuint16m2\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ad1b3b8e436c54541f163728ad14394ac}\label{riscv__vector_8h_ad1b3b8e436c54541f163728ad14394ac}} 
\+\_\+\+\_\+rv32 vuint16m4\+\_\+t {\bfseries vcompress\+\_\+vm\+\_\+u16m4} (vmask\+\_\+t mask, vuint16m4\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6b7eb4b28b3ebcf3466d3ccc3d2eb931}\label{riscv__vector_8h_a6b7eb4b28b3ebcf3466d3ccc3d2eb931}} 
\+\_\+\+\_\+rv32 vuint16m8\+\_\+t {\bfseries vcompress\+\_\+vm\+\_\+u16m8} (vmask\+\_\+t mask, vuint16m8\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a1f238e0a2702b40b56dd114d3acf9c0b}{vcompress\+\_\+vm\+\_\+i32m1}} (vmask\+\_\+t mask, vint32m1\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a6db8d63082162c52357912583843f062}\label{riscv__vector_8h_a6db8d63082162c52357912583843f062}} 
\+\_\+\+\_\+rv32 vint32m2\+\_\+t {\bfseries vcompress\+\_\+vm\+\_\+i32m2} (vmask\+\_\+t mask, vint32m2\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aea63b21233b64478a5e91f69461184dd}\label{riscv__vector_8h_aea63b21233b64478a5e91f69461184dd}} 
\+\_\+\+\_\+rv32 vint32m4\+\_\+t {\bfseries vcompress\+\_\+vm\+\_\+i32m4} (vmask\+\_\+t mask, vint32m4\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab762fa20b5fc150e4e04555e63f66f57}\label{riscv__vector_8h_ab762fa20b5fc150e4e04555e63f66f57}} 
\+\_\+\+\_\+rv32 vint32m8\+\_\+t {\bfseries vcompress\+\_\+vm\+\_\+i32m8} (vmask\+\_\+t mask, vint32m8\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vuint32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_adda66458de78e001c1a96e492c6c0667}{vcompress\+\_\+vm\+\_\+u32m1}} (vmask\+\_\+t mask, vuint32m1\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a1ed8afc400df4fa49c4be10f09fe0f80}\label{riscv__vector_8h_a1ed8afc400df4fa49c4be10f09fe0f80}} 
\+\_\+\+\_\+rv32 vuint32m2\+\_\+t {\bfseries vcompress\+\_\+vm\+\_\+u32m2} (vmask\+\_\+t mask, vuint32m2\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a0af595764648f827dc2caea334c4dfa0}\label{riscv__vector_8h_a0af595764648f827dc2caea334c4dfa0}} 
\+\_\+\+\_\+rv32 vuint32m4\+\_\+t {\bfseries vcompress\+\_\+vm\+\_\+u32m4} (vmask\+\_\+t mask, vuint32m4\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_ab73af957f680e59bc6b8ba55284a5d2c}\label{riscv__vector_8h_ab73af957f680e59bc6b8ba55284a5d2c}} 
\+\_\+\+\_\+rv32 vuint32m8\+\_\+t {\bfseries vcompress\+\_\+vm\+\_\+u32m8} (vmask\+\_\+t mask, vuint32m8\+\_\+t op1)
\item 
\+\_\+\+\_\+rv32 vfloat32m1\+\_\+t \mbox{\hyperlink{riscv__vector_8h_a6b3f39ece5064d1e4342f6425ed0505e}{vcompress\+\_\+vm\+\_\+f32m1}} (vmask\+\_\+t mask, vfloat32m1\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_a7f9d38424b8db504c062aac15cd2b872}\label{riscv__vector_8h_a7f9d38424b8db504c062aac15cd2b872}} 
\+\_\+\+\_\+rv32 vfloat32m2\+\_\+t {\bfseries vcompress\+\_\+vm\+\_\+f32m2} (vmask\+\_\+t mask, vfloat32m2\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_aeae5280b9bce820178319bd82d03c66d}\label{riscv__vector_8h_aeae5280b9bce820178319bd82d03c66d}} 
\+\_\+\+\_\+rv32 vfloat32m4\+\_\+t {\bfseries vcompress\+\_\+vm\+\_\+f32m4} (vmask\+\_\+t mask, vfloat32m4\+\_\+t op1)
\item 
\mbox{\Hypertarget{riscv__vector_8h_add12ef126d449e6f29584e42a03aa336}\label{riscv__vector_8h_add12ef126d449e6f29584e42a03aa336}} 
\+\_\+\+\_\+rv32 vfloat32m8\+\_\+t {\bfseries vcompress\+\_\+vm\+\_\+f32m8} (vmask\+\_\+t mask, vfloat32m8\+\_\+t op1)
\end{DoxyCompactItemize}


\doxysubsection{详细描述}
C\+O\+M\+P\+I\+L\+ER R\+I\+S\+C\+V-\/V Intrinsic Reference 

\begin{DoxyVersion}{版本}
riscv-\/v-\/spec-\/0.\+8 @data 20200716 
\end{DoxyVersion}
\begin{DoxyAttention}{注意}

\end{DoxyAttention}
~\newline
 (C) Compiler Inc in Hunan 湖南卡姆派乐信息科技有限公司 

\doxysubsection{宏定义说明}
\mbox{\Hypertarget{riscv__vector_8h_a2e3be7adcc3660943ef8c93bcf55b539}\label{riscv__vector_8h_a2e3be7adcc3660943ef8c93bcf55b539}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadc\_vim\_i16m1@{vadc\_vim\_i16m1}}
\index{vadc\_vim\_i16m1@{vadc\_vim\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadc\_vim\_i16m1}{vadc\_vim\_i16m1}}
{\footnotesize\ttfamily \#define vadc\+\_\+vim\+\_\+i16m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vadc\_vim\_i16m1(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Produce}} sum with carry

{\bfseries{vadc\+\_\+vim\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadc.\+vim vd, vs2, imm, v0 \mbox{\Hypertarget{riscv__vector_8h_a69805308f1011d5a7f79d9383face060}\label{riscv__vector_8h_a69805308f1011d5a7f79d9383face060}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadc\_vim\_i16m2@{vadc\_vim\_i16m2}}
\index{vadc\_vim\_i16m2@{vadc\_vim\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadc\_vim\_i16m2}{vadc\_vim\_i16m2}}
{\footnotesize\ttfamily \#define vadc\+\_\+vim\+\_\+i16m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vadc\_vim\_i16m2(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a130c716554cf46827150aca4805343d2}\label{riscv__vector_8h_a130c716554cf46827150aca4805343d2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadc\_vim\_i16m4@{vadc\_vim\_i16m4}}
\index{vadc\_vim\_i16m4@{vadc\_vim\_i16m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadc\_vim\_i16m4}{vadc\_vim\_i16m4}}
{\footnotesize\ttfamily \#define vadc\+\_\+vim\+\_\+i16m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vadc\_vim\_i16m4(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a68b2b8de8f74f85156f8f9c486bd01bc}\label{riscv__vector_8h_a68b2b8de8f74f85156f8f9c486bd01bc}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadc\_vim\_i16m8@{vadc\_vim\_i16m8}}
\index{vadc\_vim\_i16m8@{vadc\_vim\_i16m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadc\_vim\_i16m8}{vadc\_vim\_i16m8}}
{\footnotesize\ttfamily \#define vadc\+\_\+vim\+\_\+i16m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vadc\_vim\_i16m8(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a17cdd6e72688ef22b982c6d68f513710}\label{riscv__vector_8h_a17cdd6e72688ef22b982c6d68f513710}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadc\_vim\_i32m1@{vadc\_vim\_i32m1}}
\index{vadc\_vim\_i32m1@{vadc\_vim\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadc\_vim\_i32m1}{vadc\_vim\_i32m1}}
{\footnotesize\ttfamily \#define vadc\+\_\+vim\+\_\+i32m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vadc\_vim\_i32m1(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Produce}} sum with carry

{\bfseries{vadc\+\_\+vim\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadc.\+vim vd, vs2, imm, v0 \mbox{\Hypertarget{riscv__vector_8h_ae084f3318406eb9f919027b206420fe7}\label{riscv__vector_8h_ae084f3318406eb9f919027b206420fe7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadc\_vim\_i32m2@{vadc\_vim\_i32m2}}
\index{vadc\_vim\_i32m2@{vadc\_vim\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadc\_vim\_i32m2}{vadc\_vim\_i32m2}}
{\footnotesize\ttfamily \#define vadc\+\_\+vim\+\_\+i32m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vadc\_vim\_i32m2(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a40a5c4c54dddfb037103ff27563f34f1}\label{riscv__vector_8h_a40a5c4c54dddfb037103ff27563f34f1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadc\_vim\_i32m4@{vadc\_vim\_i32m4}}
\index{vadc\_vim\_i32m4@{vadc\_vim\_i32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadc\_vim\_i32m4}{vadc\_vim\_i32m4}}
{\footnotesize\ttfamily \#define vadc\+\_\+vim\+\_\+i32m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vadc\_vim\_i32m4(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a734a00751cdd45ea669e3c35445969f9}\label{riscv__vector_8h_a734a00751cdd45ea669e3c35445969f9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadc\_vim\_i32m8@{vadc\_vim\_i32m8}}
\index{vadc\_vim\_i32m8@{vadc\_vim\_i32m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadc\_vim\_i32m8}{vadc\_vim\_i32m8}}
{\footnotesize\ttfamily \#define vadc\+\_\+vim\+\_\+i32m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vadc\_vim\_i32m8(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a308ee02ea9a31e46b93e9ca92ff4f03e}\label{riscv__vector_8h_a308ee02ea9a31e46b93e9ca92ff4f03e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadc\_vim\_i8m1@{vadc\_vim\_i8m1}}
\index{vadc\_vim\_i8m1@{vadc\_vim\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadc\_vim\_i8m1}{vadc\_vim\_i8m1}}
{\footnotesize\ttfamily \#define vadc\+\_\+vim\+\_\+i8m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vadc\_vim\_i8m1(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Produce}} sum with carry

{\bfseries{vadc\+\_\+vim\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadc.\+vim vd, vs2, imm, v0 \mbox{\Hypertarget{riscv__vector_8h_a317f48cd272e9720ebf2a623632baeb4}\label{riscv__vector_8h_a317f48cd272e9720ebf2a623632baeb4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadc\_vim\_i8m2@{vadc\_vim\_i8m2}}
\index{vadc\_vim\_i8m2@{vadc\_vim\_i8m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadc\_vim\_i8m2}{vadc\_vim\_i8m2}}
{\footnotesize\ttfamily \#define vadc\+\_\+vim\+\_\+i8m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vadc\_vim\_i8m2(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a8e17c899e9662993b758014652bff4be}\label{riscv__vector_8h_a8e17c899e9662993b758014652bff4be}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadc\_vim\_i8m4@{vadc\_vim\_i8m4}}
\index{vadc\_vim\_i8m4@{vadc\_vim\_i8m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadc\_vim\_i8m4}{vadc\_vim\_i8m4}}
{\footnotesize\ttfamily \#define vadc\+\_\+vim\+\_\+i8m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vadc\_vim\_i8m4(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aa7ed370ce7d91eb28138e48139cbf8da}\label{riscv__vector_8h_aa7ed370ce7d91eb28138e48139cbf8da}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadc\_vim\_i8m8@{vadc\_vim\_i8m8}}
\index{vadc\_vim\_i8m8@{vadc\_vim\_i8m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadc\_vim\_i8m8}{vadc\_vim\_i8m8}}
{\footnotesize\ttfamily \#define vadc\+\_\+vim\+\_\+i8m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vadc\_vim\_i8m8(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a8c945a58ff489ce2eb501243148cc803}\label{riscv__vector_8h_a8c945a58ff489ce2eb501243148cc803}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadc\_vim\_u16m1@{vadc\_vim\_u16m1}}
\index{vadc\_vim\_u16m1@{vadc\_vim\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadc\_vim\_u16m1}{vadc\_vim\_u16m1}}
{\footnotesize\ttfamily \#define vadc\+\_\+vim\+\_\+u16m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vadc\_vim\_u16m1(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Produce}} sum with carry

{\bfseries{vadc\+\_\+vim\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadc.\+vim vd, vs2, imm, v0 \mbox{\Hypertarget{riscv__vector_8h_a0addde8423583042316730f7e68922f3}\label{riscv__vector_8h_a0addde8423583042316730f7e68922f3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadc\_vim\_u16m2@{vadc\_vim\_u16m2}}
\index{vadc\_vim\_u16m2@{vadc\_vim\_u16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadc\_vim\_u16m2}{vadc\_vim\_u16m2}}
{\footnotesize\ttfamily \#define vadc\+\_\+vim\+\_\+u16m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vadc\_vim\_u16m2(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_abd8bbdaae4baa5f6154b3dbd8bcebc48}\label{riscv__vector_8h_abd8bbdaae4baa5f6154b3dbd8bcebc48}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadc\_vim\_u16m4@{vadc\_vim\_u16m4}}
\index{vadc\_vim\_u16m4@{vadc\_vim\_u16m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadc\_vim\_u16m4}{vadc\_vim\_u16m4}}
{\footnotesize\ttfamily \#define vadc\+\_\+vim\+\_\+u16m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vadc\_vim\_u16m4(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ae14c5f1790fceb08f2906fafc5f28506}\label{riscv__vector_8h_ae14c5f1790fceb08f2906fafc5f28506}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadc\_vim\_u16m8@{vadc\_vim\_u16m8}}
\index{vadc\_vim\_u16m8@{vadc\_vim\_u16m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadc\_vim\_u16m8}{vadc\_vim\_u16m8}}
{\footnotesize\ttfamily \#define vadc\+\_\+vim\+\_\+u16m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vadc\_vim\_u16m8(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a2f132b225afba22ef20e1bbf40d8f797}\label{riscv__vector_8h_a2f132b225afba22ef20e1bbf40d8f797}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadc\_vim\_u32m1@{vadc\_vim\_u32m1}}
\index{vadc\_vim\_u32m1@{vadc\_vim\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadc\_vim\_u32m1}{vadc\_vim\_u32m1}}
{\footnotesize\ttfamily \#define vadc\+\_\+vim\+\_\+u32m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vadc\_vim\_u32m1(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Produce}} sum with carry

{\bfseries{vadc\+\_\+vim\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadc.\+vim vd, vs2, imm, v0 \mbox{\Hypertarget{riscv__vector_8h_a874e3305cc9a12ef4196e016e3ee5e5a}\label{riscv__vector_8h_a874e3305cc9a12ef4196e016e3ee5e5a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadc\_vim\_u32m2@{vadc\_vim\_u32m2}}
\index{vadc\_vim\_u32m2@{vadc\_vim\_u32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadc\_vim\_u32m2}{vadc\_vim\_u32m2}}
{\footnotesize\ttfamily \#define vadc\+\_\+vim\+\_\+u32m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vadc\_vim\_u32m2(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a7386b4880d124b8bc8bed49d0b8b6749}\label{riscv__vector_8h_a7386b4880d124b8bc8bed49d0b8b6749}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadc\_vim\_u32m4@{vadc\_vim\_u32m4}}
\index{vadc\_vim\_u32m4@{vadc\_vim\_u32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadc\_vim\_u32m4}{vadc\_vim\_u32m4}}
{\footnotesize\ttfamily \#define vadc\+\_\+vim\+\_\+u32m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vadc\_vim\_u32m4(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a64c4fcbb1dab04be194b67dd14787591}\label{riscv__vector_8h_a64c4fcbb1dab04be194b67dd14787591}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadc\_vim\_u32m8@{vadc\_vim\_u32m8}}
\index{vadc\_vim\_u32m8@{vadc\_vim\_u32m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadc\_vim\_u32m8}{vadc\_vim\_u32m8}}
{\footnotesize\ttfamily \#define vadc\+\_\+vim\+\_\+u32m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vadc\_vim\_u32m8(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a9fa5b548db0ec99fb44caf855466f564}\label{riscv__vector_8h_a9fa5b548db0ec99fb44caf855466f564}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadc\_vim\_u8m1@{vadc\_vim\_u8m1}}
\index{vadc\_vim\_u8m1@{vadc\_vim\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadc\_vim\_u8m1}{vadc\_vim\_u8m1}}
{\footnotesize\ttfamily \#define vadc\+\_\+vim\+\_\+u8m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vadc\_vim\_u8m1(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Produce}} sum with carry

{\bfseries{vadc\+\_\+vim\+\_\+u8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadc.\+vim vd, vs2, imm, v0 \mbox{\Hypertarget{riscv__vector_8h_a795fff832d88200f02859b87c0fb7330}\label{riscv__vector_8h_a795fff832d88200f02859b87c0fb7330}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadc\_vim\_u8m2@{vadc\_vim\_u8m2}}
\index{vadc\_vim\_u8m2@{vadc\_vim\_u8m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadc\_vim\_u8m2}{vadc\_vim\_u8m2}}
{\footnotesize\ttfamily \#define vadc\+\_\+vim\+\_\+u8m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vadc\_vim\_u8m2(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a5061987b68edf1a7066cee7e0293e7fa}\label{riscv__vector_8h_a5061987b68edf1a7066cee7e0293e7fa}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadc\_vim\_u8m4@{vadc\_vim\_u8m4}}
\index{vadc\_vim\_u8m4@{vadc\_vim\_u8m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadc\_vim\_u8m4}{vadc\_vim\_u8m4}}
{\footnotesize\ttfamily \#define vadc\+\_\+vim\+\_\+u8m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vadc\_vim\_u8m4(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a23e4867367ac57ae3a85704e20a184e8}\label{riscv__vector_8h_a23e4867367ac57ae3a85704e20a184e8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadc\_vim\_u8m8@{vadc\_vim\_u8m8}}
\index{vadc\_vim\_u8m8@{vadc\_vim\_u8m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadc\_vim\_u8m8}{vadc\_vim\_u8m8}}
{\footnotesize\ttfamily \#define vadc\+\_\+vim\+\_\+u8m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vadc\_vim\_u8m8(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a537ed3d5e3b72ef9e0301b393e86b156}\label{riscv__vector_8h_a537ed3d5e3b72ef9e0301b393e86b156}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vi\_i16m1@{vadd\_vi\_i16m1}}
\index{vadd\_vi\_i16m1@{vadd\_vi\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vi\_i16m1}{vadd\_vi\_i16m1}}
{\footnotesize\ttfamily \#define vadd\+\_\+vi\+\_\+i16m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vadd\_vi\_i16m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Integer}} adds

{\bfseries{vadd\+\_\+vi\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadd.\+vi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_a441f656b16e299241b1d0a587ab27a0e}\label{riscv__vector_8h_a441f656b16e299241b1d0a587ab27a0e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vi\_i16m1\_m@{vadd\_vi\_i16m1\_m}}
\index{vadd\_vi\_i16m1\_m@{vadd\_vi\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vi\_i16m1\_m}{vadd\_vi\_i16m1\_m}}
{\footnotesize\ttfamily \#define vadd\+\_\+vi\+\_\+i16m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vadd\_vi\_i16m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Integer}} adds(带掩码)

{\bfseries{vadd\+\_\+vi\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadd.\+vi vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_a217eeb642cf1cde31f37bf77b7900ece}\label{riscv__vector_8h_a217eeb642cf1cde31f37bf77b7900ece}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vi\_i16m2@{vadd\_vi\_i16m2}}
\index{vadd\_vi\_i16m2@{vadd\_vi\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vi\_i16m2}{vadd\_vi\_i16m2}}
{\footnotesize\ttfamily \#define vadd\+\_\+vi\+\_\+i16m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vadd\_vi\_i16m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ad0a2928314324709e130229332ddf6ba}\label{riscv__vector_8h_ad0a2928314324709e130229332ddf6ba}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vi\_i16m2\_m@{vadd\_vi\_i16m2\_m}}
\index{vadd\_vi\_i16m2\_m@{vadd\_vi\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vi\_i16m2\_m}{vadd\_vi\_i16m2\_m}}
{\footnotesize\ttfamily \#define vadd\+\_\+vi\+\_\+i16m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vadd\_vi\_i16m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a42cec079a578da1a6bf012717afd5092}\label{riscv__vector_8h_a42cec079a578da1a6bf012717afd5092}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vi\_i16m4@{vadd\_vi\_i16m4}}
\index{vadd\_vi\_i16m4@{vadd\_vi\_i16m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vi\_i16m4}{vadd\_vi\_i16m4}}
{\footnotesize\ttfamily \#define vadd\+\_\+vi\+\_\+i16m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vadd\_vi\_i16m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a645a1d41e853cc31a81ed3cf0ece09ff}\label{riscv__vector_8h_a645a1d41e853cc31a81ed3cf0ece09ff}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vi\_i16m4\_m@{vadd\_vi\_i16m4\_m}}
\index{vadd\_vi\_i16m4\_m@{vadd\_vi\_i16m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vi\_i16m4\_m}{vadd\_vi\_i16m4\_m}}
{\footnotesize\ttfamily \#define vadd\+\_\+vi\+\_\+i16m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vadd\_vi\_i16m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_add8d20e5403069cc3a4c1360db94f206}\label{riscv__vector_8h_add8d20e5403069cc3a4c1360db94f206}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vi\_i16m8@{vadd\_vi\_i16m8}}
\index{vadd\_vi\_i16m8@{vadd\_vi\_i16m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vi\_i16m8}{vadd\_vi\_i16m8}}
{\footnotesize\ttfamily \#define vadd\+\_\+vi\+\_\+i16m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vadd\_vi\_i16m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a9de1ad1482afe41d43cf6d723d344022}\label{riscv__vector_8h_a9de1ad1482afe41d43cf6d723d344022}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vi\_i16m8\_m@{vadd\_vi\_i16m8\_m}}
\index{vadd\_vi\_i16m8\_m@{vadd\_vi\_i16m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vi\_i16m8\_m}{vadd\_vi\_i16m8\_m}}
{\footnotesize\ttfamily \#define vadd\+\_\+vi\+\_\+i16m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vadd\_vi\_i16m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ac7929bd721e5ea19fad9d04951935f65}\label{riscv__vector_8h_ac7929bd721e5ea19fad9d04951935f65}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vi\_i32m1@{vadd\_vi\_i32m1}}
\index{vadd\_vi\_i32m1@{vadd\_vi\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vi\_i32m1}{vadd\_vi\_i32m1}}
{\footnotesize\ttfamily \#define vadd\+\_\+vi\+\_\+i32m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vadd\_vi\_i32m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Integer}} adds

{\bfseries{vadd\+\_\+vi\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadd.\+vi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_a63428306ff1fc1ef07934c2350309134}\label{riscv__vector_8h_a63428306ff1fc1ef07934c2350309134}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vi\_i32m1\_m@{vadd\_vi\_i32m1\_m}}
\index{vadd\_vi\_i32m1\_m@{vadd\_vi\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vi\_i32m1\_m}{vadd\_vi\_i32m1\_m}}
{\footnotesize\ttfamily \#define vadd\+\_\+vi\+\_\+i32m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vadd\_vi\_i32m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Integer}} adds(带掩码)

{\bfseries{vadd\+\_\+vi\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadd.\+vi vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_a1d15dc5eb5a8edb292288cb193e01eb1}\label{riscv__vector_8h_a1d15dc5eb5a8edb292288cb193e01eb1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vi\_i32m2@{vadd\_vi\_i32m2}}
\index{vadd\_vi\_i32m2@{vadd\_vi\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vi\_i32m2}{vadd\_vi\_i32m2}}
{\footnotesize\ttfamily \#define vadd\+\_\+vi\+\_\+i32m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vadd\_vi\_i32m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a5213f28e3e53e2e7124f5c89639634c2}\label{riscv__vector_8h_a5213f28e3e53e2e7124f5c89639634c2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vi\_i32m2\_m@{vadd\_vi\_i32m2\_m}}
\index{vadd\_vi\_i32m2\_m@{vadd\_vi\_i32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vi\_i32m2\_m}{vadd\_vi\_i32m2\_m}}
{\footnotesize\ttfamily \#define vadd\+\_\+vi\+\_\+i32m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vadd\_vi\_i32m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ab2d33ae1ce23303fa4b2e7d26b6ec3ef}\label{riscv__vector_8h_ab2d33ae1ce23303fa4b2e7d26b6ec3ef}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vi\_i32m4@{vadd\_vi\_i32m4}}
\index{vadd\_vi\_i32m4@{vadd\_vi\_i32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vi\_i32m4}{vadd\_vi\_i32m4}}
{\footnotesize\ttfamily \#define vadd\+\_\+vi\+\_\+i32m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vadd\_vi\_i32m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a3283c9f714296d9eac359b3ea695a8a8}\label{riscv__vector_8h_a3283c9f714296d9eac359b3ea695a8a8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vi\_i32m4\_m@{vadd\_vi\_i32m4\_m}}
\index{vadd\_vi\_i32m4\_m@{vadd\_vi\_i32m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vi\_i32m4\_m}{vadd\_vi\_i32m4\_m}}
{\footnotesize\ttfamily \#define vadd\+\_\+vi\+\_\+i32m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vadd\_vi\_i32m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a2c43ccc85b3dcfdc5861e6c23e364861}\label{riscv__vector_8h_a2c43ccc85b3dcfdc5861e6c23e364861}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vi\_i32m8@{vadd\_vi\_i32m8}}
\index{vadd\_vi\_i32m8@{vadd\_vi\_i32m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vi\_i32m8}{vadd\_vi\_i32m8}}
{\footnotesize\ttfamily \#define vadd\+\_\+vi\+\_\+i32m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vadd\_vi\_i32m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_abea7d1921eada781ddb723cfdd2865fc}\label{riscv__vector_8h_abea7d1921eada781ddb723cfdd2865fc}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vi\_i32m8\_m@{vadd\_vi\_i32m8\_m}}
\index{vadd\_vi\_i32m8\_m@{vadd\_vi\_i32m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vi\_i32m8\_m}{vadd\_vi\_i32m8\_m}}
{\footnotesize\ttfamily \#define vadd\+\_\+vi\+\_\+i32m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vadd\_vi\_i32m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a79f990f06813d8b8f4e506bd547b2000}\label{riscv__vector_8h_a79f990f06813d8b8f4e506bd547b2000}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vi\_i8m1@{vadd\_vi\_i8m1}}
\index{vadd\_vi\_i8m1@{vadd\_vi\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vi\_i8m1}{vadd\_vi\_i8m1}}
{\footnotesize\ttfamily \#define vadd\+\_\+vi\+\_\+i8m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vadd\_vi\_i8m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Integer}} adds

{\bfseries{vadd\+\_\+vi\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadd.\+vi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_aa340c62b31ec3b415aa7853e1cefd6c2}\label{riscv__vector_8h_aa340c62b31ec3b415aa7853e1cefd6c2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vi\_i8m1\_m@{vadd\_vi\_i8m1\_m}}
\index{vadd\_vi\_i8m1\_m@{vadd\_vi\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vi\_i8m1\_m}{vadd\_vi\_i8m1\_m}}
{\footnotesize\ttfamily \#define vadd\+\_\+vi\+\_\+i8m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vadd\_vi\_i8m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Integer}} adds(带掩码)

{\bfseries{vadd\+\_\+vi\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadd.\+vi vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_a263a13d2a8289764470dbb585f683dd6}\label{riscv__vector_8h_a263a13d2a8289764470dbb585f683dd6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vi\_i8m2@{vadd\_vi\_i8m2}}
\index{vadd\_vi\_i8m2@{vadd\_vi\_i8m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vi\_i8m2}{vadd\_vi\_i8m2}}
{\footnotesize\ttfamily \#define vadd\+\_\+vi\+\_\+i8m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vadd\_vi\_i8m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a74736b7f4872c27387c9f07a38f0c6a3}\label{riscv__vector_8h_a74736b7f4872c27387c9f07a38f0c6a3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vi\_i8m2\_m@{vadd\_vi\_i8m2\_m}}
\index{vadd\_vi\_i8m2\_m@{vadd\_vi\_i8m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vi\_i8m2\_m}{vadd\_vi\_i8m2\_m}}
{\footnotesize\ttfamily \#define vadd\+\_\+vi\+\_\+i8m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vadd\_vi\_i8m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a38f9d81b59524e0b721341e946bdc7f9}\label{riscv__vector_8h_a38f9d81b59524e0b721341e946bdc7f9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vi\_i8m4@{vadd\_vi\_i8m4}}
\index{vadd\_vi\_i8m4@{vadd\_vi\_i8m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vi\_i8m4}{vadd\_vi\_i8m4}}
{\footnotesize\ttfamily \#define vadd\+\_\+vi\+\_\+i8m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vadd\_vi\_i8m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a2c4d3fc46d6fa4c203293d5d1185f7dc}\label{riscv__vector_8h_a2c4d3fc46d6fa4c203293d5d1185f7dc}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vi\_i8m4\_m@{vadd\_vi\_i8m4\_m}}
\index{vadd\_vi\_i8m4\_m@{vadd\_vi\_i8m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vi\_i8m4\_m}{vadd\_vi\_i8m4\_m}}
{\footnotesize\ttfamily \#define vadd\+\_\+vi\+\_\+i8m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vadd\_vi\_i8m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aca30716caee9842a6ff5a3763c63785e}\label{riscv__vector_8h_aca30716caee9842a6ff5a3763c63785e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vi\_i8m8@{vadd\_vi\_i8m8}}
\index{vadd\_vi\_i8m8@{vadd\_vi\_i8m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vi\_i8m8}{vadd\_vi\_i8m8}}
{\footnotesize\ttfamily \#define vadd\+\_\+vi\+\_\+i8m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vadd\_vi\_i8m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ac1725f1cfda44e8d453c4fde08628a6c}\label{riscv__vector_8h_ac1725f1cfda44e8d453c4fde08628a6c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vi\_i8m8\_m@{vadd\_vi\_i8m8\_m}}
\index{vadd\_vi\_i8m8\_m@{vadd\_vi\_i8m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vi\_i8m8\_m}{vadd\_vi\_i8m8\_m}}
{\footnotesize\ttfamily \#define vadd\+\_\+vi\+\_\+i8m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vadd\_vi\_i8m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a75ae28a5b3b987c7288166a3cefd46f1}\label{riscv__vector_8h_a75ae28a5b3b987c7288166a3cefd46f1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vi\_i16m1@{vand\_vi\_i16m1}}
\index{vand\_vi\_i16m1@{vand\_vi\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vi\_i16m1}{vand\_vi\_i16m1}}
{\footnotesize\ttfamily \#define vand\+\_\+vi\+\_\+i16m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vand\_vi\_i16m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vand\+\_\+vi\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vand.\+vi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_ac003a3ffbe02bf87addd97e706707e27}\label{riscv__vector_8h_ac003a3ffbe02bf87addd97e706707e27}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vi\_i16m1\_m@{vand\_vi\_i16m1\_m}}
\index{vand\_vi\_i16m1\_m@{vand\_vi\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vi\_i16m1\_m}{vand\_vi\_i16m1\_m}}
{\footnotesize\ttfamily \#define vand\+\_\+vi\+\_\+i16m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vand\_vi\_i16m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vand\+\_\+vi\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vand.\+vx vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_a3508ca7b15d450037807e29c998b5df2}\label{riscv__vector_8h_a3508ca7b15d450037807e29c998b5df2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vi\_i16m2@{vand\_vi\_i16m2}}
\index{vand\_vi\_i16m2@{vand\_vi\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vi\_i16m2}{vand\_vi\_i16m2}}
{\footnotesize\ttfamily \#define vand\+\_\+vi\+\_\+i16m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vand\_vi\_i16m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aa86c795c5c239e5a8914944ce761fde2}\label{riscv__vector_8h_aa86c795c5c239e5a8914944ce761fde2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vi\_i16m2\_m@{vand\_vi\_i16m2\_m}}
\index{vand\_vi\_i16m2\_m@{vand\_vi\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vi\_i16m2\_m}{vand\_vi\_i16m2\_m}}
{\footnotesize\ttfamily \#define vand\+\_\+vi\+\_\+i16m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vand\_vi\_i16m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a66a48d50eee6ffc5c8a8401dc1ed5e75}\label{riscv__vector_8h_a66a48d50eee6ffc5c8a8401dc1ed5e75}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vi\_i16m4@{vand\_vi\_i16m4}}
\index{vand\_vi\_i16m4@{vand\_vi\_i16m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vi\_i16m4}{vand\_vi\_i16m4}}
{\footnotesize\ttfamily \#define vand\+\_\+vi\+\_\+i16m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vand\_vi\_i16m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aeb377b5b5ec4e466f2f2932d30743b75}\label{riscv__vector_8h_aeb377b5b5ec4e466f2f2932d30743b75}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vi\_i16m4\_m@{vand\_vi\_i16m4\_m}}
\index{vand\_vi\_i16m4\_m@{vand\_vi\_i16m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vi\_i16m4\_m}{vand\_vi\_i16m4\_m}}
{\footnotesize\ttfamily \#define vand\+\_\+vi\+\_\+i16m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vand\_vi\_i16m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a3b76b88fcb7b55a3eec46edfef0af62f}\label{riscv__vector_8h_a3b76b88fcb7b55a3eec46edfef0af62f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vi\_i16m8@{vand\_vi\_i16m8}}
\index{vand\_vi\_i16m8@{vand\_vi\_i16m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vi\_i16m8}{vand\_vi\_i16m8}}
{\footnotesize\ttfamily \#define vand\+\_\+vi\+\_\+i16m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vand\_vi\_i16m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a7916eacc010f06a75ae1f6ec5568f4ee}\label{riscv__vector_8h_a7916eacc010f06a75ae1f6ec5568f4ee}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vi\_i16m8\_m@{vand\_vi\_i16m8\_m}}
\index{vand\_vi\_i16m8\_m@{vand\_vi\_i16m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vi\_i16m8\_m}{vand\_vi\_i16m8\_m}}
{\footnotesize\ttfamily \#define vand\+\_\+vi\+\_\+i16m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vand\_vi\_i16m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a6c6a7cdb96bb5a3db1f805ef39dcb185}\label{riscv__vector_8h_a6c6a7cdb96bb5a3db1f805ef39dcb185}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vi\_i32m1@{vand\_vi\_i32m1}}
\index{vand\_vi\_i32m1@{vand\_vi\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vi\_i32m1}{vand\_vi\_i32m1}}
{\footnotesize\ttfamily \#define vand\+\_\+vi\+\_\+i32m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vand\_vi\_i32m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vand\+\_\+vi\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vand.\+vi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_af8d99c316a2c1439484c69dee35fea98}\label{riscv__vector_8h_af8d99c316a2c1439484c69dee35fea98}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vi\_i32m1\_m@{vand\_vi\_i32m1\_m}}
\index{vand\_vi\_i32m1\_m@{vand\_vi\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vi\_i32m1\_m}{vand\_vi\_i32m1\_m}}
{\footnotesize\ttfamily \#define vand\+\_\+vi\+\_\+i32m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vand\_vi\_i32m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vand\+\_\+vi\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vand.\+vx vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_aa55bf7de5bcacd8ca742e5c2a14ccac4}\label{riscv__vector_8h_aa55bf7de5bcacd8ca742e5c2a14ccac4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vi\_i32m2@{vand\_vi\_i32m2}}
\index{vand\_vi\_i32m2@{vand\_vi\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vi\_i32m2}{vand\_vi\_i32m2}}
{\footnotesize\ttfamily \#define vand\+\_\+vi\+\_\+i32m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vand\_vi\_i32m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ad5a503b2ca583191f38fd0dc87337770}\label{riscv__vector_8h_ad5a503b2ca583191f38fd0dc87337770}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vi\_i32m2\_m@{vand\_vi\_i32m2\_m}}
\index{vand\_vi\_i32m2\_m@{vand\_vi\_i32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vi\_i32m2\_m}{vand\_vi\_i32m2\_m}}
{\footnotesize\ttfamily \#define vand\+\_\+vi\+\_\+i32m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vand\_vi\_i32m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_afb92e64c1b67b5117ec72b79861859ac}\label{riscv__vector_8h_afb92e64c1b67b5117ec72b79861859ac}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vi\_i32m4@{vand\_vi\_i32m4}}
\index{vand\_vi\_i32m4@{vand\_vi\_i32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vi\_i32m4}{vand\_vi\_i32m4}}
{\footnotesize\ttfamily \#define vand\+\_\+vi\+\_\+i32m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vand\_vi\_i32m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a6a874c91ec015e3f5a3d63a98d4d4b72}\label{riscv__vector_8h_a6a874c91ec015e3f5a3d63a98d4d4b72}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vi\_i32m4\_m@{vand\_vi\_i32m4\_m}}
\index{vand\_vi\_i32m4\_m@{vand\_vi\_i32m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vi\_i32m4\_m}{vand\_vi\_i32m4\_m}}
{\footnotesize\ttfamily \#define vand\+\_\+vi\+\_\+i32m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vand\_vi\_i32m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a7436a93dbbc7dac96d0741317dd2f6c0}\label{riscv__vector_8h_a7436a93dbbc7dac96d0741317dd2f6c0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vi\_i32m8@{vand\_vi\_i32m8}}
\index{vand\_vi\_i32m8@{vand\_vi\_i32m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vi\_i32m8}{vand\_vi\_i32m8}}
{\footnotesize\ttfamily \#define vand\+\_\+vi\+\_\+i32m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vand\_vi\_i32m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a8bde58e21eb7ee59ad911868deb97b4f}\label{riscv__vector_8h_a8bde58e21eb7ee59ad911868deb97b4f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vi\_i32m8\_m@{vand\_vi\_i32m8\_m}}
\index{vand\_vi\_i32m8\_m@{vand\_vi\_i32m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vi\_i32m8\_m}{vand\_vi\_i32m8\_m}}
{\footnotesize\ttfamily \#define vand\+\_\+vi\+\_\+i32m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vand\_vi\_i32m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a9d66db4e7600196847295e275f9ed0cb}\label{riscv__vector_8h_a9d66db4e7600196847295e275f9ed0cb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vi\_i8m1@{vand\_vi\_i8m1}}
\index{vand\_vi\_i8m1@{vand\_vi\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vi\_i8m1}{vand\_vi\_i8m1}}
{\footnotesize\ttfamily \#define vand\+\_\+vi\+\_\+i8m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vand\_vi\_i8m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vand\+\_\+vi\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vand.\+vi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_af83d1881f0ec6289988fc9d2050f1e99}\label{riscv__vector_8h_af83d1881f0ec6289988fc9d2050f1e99}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vi\_i8m1\_m@{vand\_vi\_i8m1\_m}}
\index{vand\_vi\_i8m1\_m@{vand\_vi\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vi\_i8m1\_m}{vand\_vi\_i8m1\_m}}
{\footnotesize\ttfamily \#define vand\+\_\+vi\+\_\+i8m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vand\_vi\_i8m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vand\+\_\+vi\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vand.\+vx vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_ac9b15caeba60f3a70d8d44fbcd7142c5}\label{riscv__vector_8h_ac9b15caeba60f3a70d8d44fbcd7142c5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vi\_i8m2@{vand\_vi\_i8m2}}
\index{vand\_vi\_i8m2@{vand\_vi\_i8m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vi\_i8m2}{vand\_vi\_i8m2}}
{\footnotesize\ttfamily \#define vand\+\_\+vi\+\_\+i8m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vand\_vi\_i8m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a6bb3fad43b6c8f5fea9595f3939b912d}\label{riscv__vector_8h_a6bb3fad43b6c8f5fea9595f3939b912d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vi\_i8m2\_m@{vand\_vi\_i8m2\_m}}
\index{vand\_vi\_i8m2\_m@{vand\_vi\_i8m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vi\_i8m2\_m}{vand\_vi\_i8m2\_m}}
{\footnotesize\ttfamily \#define vand\+\_\+vi\+\_\+i8m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vand\_vi\_i8m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a284525cecaa56f0e94536df468498b6d}\label{riscv__vector_8h_a284525cecaa56f0e94536df468498b6d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vi\_i8m4@{vand\_vi\_i8m4}}
\index{vand\_vi\_i8m4@{vand\_vi\_i8m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vi\_i8m4}{vand\_vi\_i8m4}}
{\footnotesize\ttfamily \#define vand\+\_\+vi\+\_\+i8m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vand\_vi\_i8m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_abde125e3072bd1cec54ea9d99b9499fe}\label{riscv__vector_8h_abde125e3072bd1cec54ea9d99b9499fe}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vi\_i8m4\_m@{vand\_vi\_i8m4\_m}}
\index{vand\_vi\_i8m4\_m@{vand\_vi\_i8m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vi\_i8m4\_m}{vand\_vi\_i8m4\_m}}
{\footnotesize\ttfamily \#define vand\+\_\+vi\+\_\+i8m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vand\_vi\_i8m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a22dd87ca4f417b46c3f6580762ec4471}\label{riscv__vector_8h_a22dd87ca4f417b46c3f6580762ec4471}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vi\_i8m8@{vand\_vi\_i8m8}}
\index{vand\_vi\_i8m8@{vand\_vi\_i8m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vi\_i8m8}{vand\_vi\_i8m8}}
{\footnotesize\ttfamily \#define vand\+\_\+vi\+\_\+i8m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vand\_vi\_i8m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a0fdecf2c82541b7604e035401ce988ca}\label{riscv__vector_8h_a0fdecf2c82541b7604e035401ce988ca}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vi\_i8m8\_m@{vand\_vi\_i8m8\_m}}
\index{vand\_vi\_i8m8\_m@{vand\_vi\_i8m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vi\_i8m8\_m}{vand\_vi\_i8m8\_m}}
{\footnotesize\ttfamily \#define vand\+\_\+vi\+\_\+i8m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vand\_vi\_i8m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aca8a0f451a76e5b2b83e5b7a41de9b30}\label{riscv__vector_8h_aca8a0f451a76e5b2b83e5b7a41de9b30}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vi\_i16m1@{vmadc\_vi\_i16m1}}
\index{vmadc\_vi\_i16m1@{vmadc\_vi\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vi\_i16m1}{vmadc\_vi\_i16m1}}
{\footnotesize\ttfamily \#define vmadc\+\_\+vi\+\_\+i16m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmadc\_vi\_i16m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Produce}} carry out in mask register format

{\bfseries{vmadc\+\_\+vi\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadc.\+vi vd, vs2, imm ~\newline
 \mbox{\Hypertarget{riscv__vector_8h_a66652407fcb846d2d4fb895a9786ea20}\label{riscv__vector_8h_a66652407fcb846d2d4fb895a9786ea20}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vi\_i16m2@{vmadc\_vi\_i16m2}}
\index{vmadc\_vi\_i16m2@{vmadc\_vi\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vi\_i16m2}{vmadc\_vi\_i16m2}}
{\footnotesize\ttfamily \#define vmadc\+\_\+vi\+\_\+i16m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmadc\_vi\_i16m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aa9d9c5fa68e19238193e1dfc0c23926a}\label{riscv__vector_8h_aa9d9c5fa68e19238193e1dfc0c23926a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vi\_i16m4@{vmadc\_vi\_i16m4}}
\index{vmadc\_vi\_i16m4@{vmadc\_vi\_i16m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vi\_i16m4}{vmadc\_vi\_i16m4}}
{\footnotesize\ttfamily \#define vmadc\+\_\+vi\+\_\+i16m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmadc\_vi\_i16m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aa78da4c1ccd151b2077ee14e1ecef959}\label{riscv__vector_8h_aa78da4c1ccd151b2077ee14e1ecef959}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vi\_i16m8@{vmadc\_vi\_i16m8}}
\index{vmadc\_vi\_i16m8@{vmadc\_vi\_i16m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vi\_i16m8}{vmadc\_vi\_i16m8}}
{\footnotesize\ttfamily \#define vmadc\+\_\+vi\+\_\+i16m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmadc\_vi\_i16m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a9416dff4329babf1bb28e684c1a54df1}\label{riscv__vector_8h_a9416dff4329babf1bb28e684c1a54df1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vi\_i32m1@{vmadc\_vi\_i32m1}}
\index{vmadc\_vi\_i32m1@{vmadc\_vi\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vi\_i32m1}{vmadc\_vi\_i32m1}}
{\footnotesize\ttfamily \#define vmadc\+\_\+vi\+\_\+i32m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmadc\_vi\_i32m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Produce}} carry out in mask register format

{\bfseries{vmadc\+\_\+vi\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadc.\+vi vd, vs2, imm ~\newline
 \mbox{\Hypertarget{riscv__vector_8h_a20706ce187e99002edd4b15e4406d64c}\label{riscv__vector_8h_a20706ce187e99002edd4b15e4406d64c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vi\_i32m2@{vmadc\_vi\_i32m2}}
\index{vmadc\_vi\_i32m2@{vmadc\_vi\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vi\_i32m2}{vmadc\_vi\_i32m2}}
{\footnotesize\ttfamily \#define vmadc\+\_\+vi\+\_\+i32m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmadc\_vi\_i32m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a3e82c4bb6df18c08e80f9cf84666ccaf}\label{riscv__vector_8h_a3e82c4bb6df18c08e80f9cf84666ccaf}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vi\_i32m4@{vmadc\_vi\_i32m4}}
\index{vmadc\_vi\_i32m4@{vmadc\_vi\_i32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vi\_i32m4}{vmadc\_vi\_i32m4}}
{\footnotesize\ttfamily \#define vmadc\+\_\+vi\+\_\+i32m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmadc\_vi\_i32m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a7fd87e29e4d7e8f1602c4350b9da5176}\label{riscv__vector_8h_a7fd87e29e4d7e8f1602c4350b9da5176}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vi\_i32m8@{vmadc\_vi\_i32m8}}
\index{vmadc\_vi\_i32m8@{vmadc\_vi\_i32m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vi\_i32m8}{vmadc\_vi\_i32m8}}
{\footnotesize\ttfamily \#define vmadc\+\_\+vi\+\_\+i32m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmadc\_vi\_i32m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a6b24a3e4e9d85a58ebe05493fae1ab34}\label{riscv__vector_8h_a6b24a3e4e9d85a58ebe05493fae1ab34}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vi\_i8m1@{vmadc\_vi\_i8m1}}
\index{vmadc\_vi\_i8m1@{vmadc\_vi\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vi\_i8m1}{vmadc\_vi\_i8m1}}
{\footnotesize\ttfamily \#define vmadc\+\_\+vi\+\_\+i8m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmadc\_vi\_i8m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Produce}} carry out in mask register format

{\bfseries{vmadc\+\_\+vi\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadc.\+vi vd, vs2, imm ~\newline
 \mbox{\Hypertarget{riscv__vector_8h_abe380c9650c5eb9f1c52ac85132f32f2}\label{riscv__vector_8h_abe380c9650c5eb9f1c52ac85132f32f2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vi\_i8m2@{vmadc\_vi\_i8m2}}
\index{vmadc\_vi\_i8m2@{vmadc\_vi\_i8m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vi\_i8m2}{vmadc\_vi\_i8m2}}
{\footnotesize\ttfamily \#define vmadc\+\_\+vi\+\_\+i8m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmadc\_vi\_i8m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a046e3f5a913453a10280ba75920e4cdf}\label{riscv__vector_8h_a046e3f5a913453a10280ba75920e4cdf}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vi\_i8m4@{vmadc\_vi\_i8m4}}
\index{vmadc\_vi\_i8m4@{vmadc\_vi\_i8m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vi\_i8m4}{vmadc\_vi\_i8m4}}
{\footnotesize\ttfamily \#define vmadc\+\_\+vi\+\_\+i8m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmadc\_vi\_i8m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a09b49299bbb4120feb2241c531b951a3}\label{riscv__vector_8h_a09b49299bbb4120feb2241c531b951a3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vi\_i8m8@{vmadc\_vi\_i8m8}}
\index{vmadc\_vi\_i8m8@{vmadc\_vi\_i8m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vi\_i8m8}{vmadc\_vi\_i8m8}}
{\footnotesize\ttfamily \#define vmadc\+\_\+vi\+\_\+i8m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmadc\_vi\_i8m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ad07d51736209255be7d901e264700782}\label{riscv__vector_8h_ad07d51736209255be7d901e264700782}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vim\_i16m1@{vmadc\_vim\_i16m1}}
\index{vmadc\_vim\_i16m1@{vmadc\_vim\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vim\_i16m1}{vmadc\_vim\_i16m1}}
{\footnotesize\ttfamily \#define vmadc\+\_\+vim\+\_\+i16m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmadc\_vim\_i16m1(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Produce}} carry out in mask register format

{\bfseries{vmadc\+\_\+vim\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadc.\+vim vd, vs2, imm, v0 \mbox{\Hypertarget{riscv__vector_8h_ab0b0e1c9c3c93074f48bdf866bf3ca1b}\label{riscv__vector_8h_ab0b0e1c9c3c93074f48bdf866bf3ca1b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vim\_i16m2@{vmadc\_vim\_i16m2}}
\index{vmadc\_vim\_i16m2@{vmadc\_vim\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vim\_i16m2}{vmadc\_vim\_i16m2}}
{\footnotesize\ttfamily \#define vmadc\+\_\+vim\+\_\+i16m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmadc\_vim\_i16m2(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a6a9e55202aed75ce4759faf33299bd72}\label{riscv__vector_8h_a6a9e55202aed75ce4759faf33299bd72}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vim\_i16m4@{vmadc\_vim\_i16m4}}
\index{vmadc\_vim\_i16m4@{vmadc\_vim\_i16m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vim\_i16m4}{vmadc\_vim\_i16m4}}
{\footnotesize\ttfamily \#define vmadc\+\_\+vim\+\_\+i16m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmadc\_vim\_i16m4(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ad6a438f37847e67381f12542166874c8}\label{riscv__vector_8h_ad6a438f37847e67381f12542166874c8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vim\_i16m8@{vmadc\_vim\_i16m8}}
\index{vmadc\_vim\_i16m8@{vmadc\_vim\_i16m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vim\_i16m8}{vmadc\_vim\_i16m8}}
{\footnotesize\ttfamily \#define vmadc\+\_\+vim\+\_\+i16m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmadc\_vim\_i16m8(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a850104757833fbd24133b937dedde5cd}\label{riscv__vector_8h_a850104757833fbd24133b937dedde5cd}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vim\_i32m1@{vmadc\_vim\_i32m1}}
\index{vmadc\_vim\_i32m1@{vmadc\_vim\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vim\_i32m1}{vmadc\_vim\_i32m1}}
{\footnotesize\ttfamily \#define vmadc\+\_\+vim\+\_\+i32m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmadc\_vim\_i32m1(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Produce}} carry out in mask register format

{\bfseries{vmadc\+\_\+vim\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadc.\+vim vd, vs2, imm, v0 \mbox{\Hypertarget{riscv__vector_8h_ab832a108c6ce61b539e3a1673c305b54}\label{riscv__vector_8h_ab832a108c6ce61b539e3a1673c305b54}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vim\_i32m2@{vmadc\_vim\_i32m2}}
\index{vmadc\_vim\_i32m2@{vmadc\_vim\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vim\_i32m2}{vmadc\_vim\_i32m2}}
{\footnotesize\ttfamily \#define vmadc\+\_\+vim\+\_\+i32m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmadc\_vim\_i32m2(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a4863aefc4f17bdf3855320d343c03bfc}\label{riscv__vector_8h_a4863aefc4f17bdf3855320d343c03bfc}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vim\_i32m4@{vmadc\_vim\_i32m4}}
\index{vmadc\_vim\_i32m4@{vmadc\_vim\_i32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vim\_i32m4}{vmadc\_vim\_i32m4}}
{\footnotesize\ttfamily \#define vmadc\+\_\+vim\+\_\+i32m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmadc\_vim\_i32m4(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aef166814f2c870febd990e568e0d20ef}\label{riscv__vector_8h_aef166814f2c870febd990e568e0d20ef}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vim\_i32m8@{vmadc\_vim\_i32m8}}
\index{vmadc\_vim\_i32m8@{vmadc\_vim\_i32m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vim\_i32m8}{vmadc\_vim\_i32m8}}
{\footnotesize\ttfamily \#define vmadc\+\_\+vim\+\_\+i32m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmadc\_vim\_i32m8(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a71bda1c34c34d45caa8cdf32a3394873}\label{riscv__vector_8h_a71bda1c34c34d45caa8cdf32a3394873}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vim\_i8m1@{vmadc\_vim\_i8m1}}
\index{vmadc\_vim\_i8m1@{vmadc\_vim\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vim\_i8m1}{vmadc\_vim\_i8m1}}
{\footnotesize\ttfamily \#define vmadc\+\_\+vim\+\_\+i8m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmadc\_vim\_i8m1(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Produce}} carry out in mask register format

{\bfseries{vmadc\+\_\+vim\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadc.\+vim vd, vs2, imm, v0 \mbox{\Hypertarget{riscv__vector_8h_a0dad39600664242af81f4aca876a76ec}\label{riscv__vector_8h_a0dad39600664242af81f4aca876a76ec}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vim\_i8m2@{vmadc\_vim\_i8m2}}
\index{vmadc\_vim\_i8m2@{vmadc\_vim\_i8m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vim\_i8m2}{vmadc\_vim\_i8m2}}
{\footnotesize\ttfamily \#define vmadc\+\_\+vim\+\_\+i8m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmadc\_vim\_i8m2(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_acd6086d24038da167c567ffa87beb212}\label{riscv__vector_8h_acd6086d24038da167c567ffa87beb212}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vim\_i8m4@{vmadc\_vim\_i8m4}}
\index{vmadc\_vim\_i8m4@{vmadc\_vim\_i8m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vim\_i8m4}{vmadc\_vim\_i8m4}}
{\footnotesize\ttfamily \#define vmadc\+\_\+vim\+\_\+i8m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmadc\_vim\_i8m4(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a766e8f590369417f328ba0977467dc29}\label{riscv__vector_8h_a766e8f590369417f328ba0977467dc29}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vim\_i8m8@{vmadc\_vim\_i8m8}}
\index{vmadc\_vim\_i8m8@{vmadc\_vim\_i8m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vim\_i8m8}{vmadc\_vim\_i8m8}}
{\footnotesize\ttfamily \#define vmadc\+\_\+vim\+\_\+i8m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmadc\_vim\_i8m8(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a1c38da621647207b5eeb1841007dbf79}\label{riscv__vector_8h_a1c38da621647207b5eeb1841007dbf79}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vim\_u16m1@{vmadc\_vim\_u16m1}}
\index{vmadc\_vim\_u16m1@{vmadc\_vim\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vim\_u16m1}{vmadc\_vim\_u16m1}}
{\footnotesize\ttfamily \#define vmadc\+\_\+vim\+\_\+u16m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmadc\_vim\_u16m1(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Produce}} carry out in mask register format

{\bfseries{vmadc\+\_\+vim\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadc.\+vim vd, vs2, imm, v0 \mbox{\Hypertarget{riscv__vector_8h_af9973e432ea1d60fd079e08a40739529}\label{riscv__vector_8h_af9973e432ea1d60fd079e08a40739529}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vim\_u16m2@{vmadc\_vim\_u16m2}}
\index{vmadc\_vim\_u16m2@{vmadc\_vim\_u16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vim\_u16m2}{vmadc\_vim\_u16m2}}
{\footnotesize\ttfamily \#define vmadc\+\_\+vim\+\_\+u16m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmadc\_vim\_u16m2(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a1b9c99fd69986c7d6d49ed44d6bb51ad}\label{riscv__vector_8h_a1b9c99fd69986c7d6d49ed44d6bb51ad}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vim\_u16m4@{vmadc\_vim\_u16m4}}
\index{vmadc\_vim\_u16m4@{vmadc\_vim\_u16m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vim\_u16m4}{vmadc\_vim\_u16m4}}
{\footnotesize\ttfamily \#define vmadc\+\_\+vim\+\_\+u16m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmadc\_vim\_u16m4(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a7073db5e175a232f3fdd70ed1c3a9e80}\label{riscv__vector_8h_a7073db5e175a232f3fdd70ed1c3a9e80}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vim\_u16m8@{vmadc\_vim\_u16m8}}
\index{vmadc\_vim\_u16m8@{vmadc\_vim\_u16m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vim\_u16m8}{vmadc\_vim\_u16m8}}
{\footnotesize\ttfamily \#define vmadc\+\_\+vim\+\_\+u16m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmadc\_vim\_u16m8(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_adf66586de2c132a20bf77c9205a50153}\label{riscv__vector_8h_adf66586de2c132a20bf77c9205a50153}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vim\_u32m1@{vmadc\_vim\_u32m1}}
\index{vmadc\_vim\_u32m1@{vmadc\_vim\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vim\_u32m1}{vmadc\_vim\_u32m1}}
{\footnotesize\ttfamily \#define vmadc\+\_\+vim\+\_\+u32m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmadc\_vim\_u32m1(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Produce}} carry out in mask register format

{\bfseries{vmadc\+\_\+vim\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadc.\+vim vd, vs2, imm, v0 \mbox{\Hypertarget{riscv__vector_8h_acfbf04f66b3c47c2e7ec992499d978ee}\label{riscv__vector_8h_acfbf04f66b3c47c2e7ec992499d978ee}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vim\_u32m2@{vmadc\_vim\_u32m2}}
\index{vmadc\_vim\_u32m2@{vmadc\_vim\_u32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vim\_u32m2}{vmadc\_vim\_u32m2}}
{\footnotesize\ttfamily \#define vmadc\+\_\+vim\+\_\+u32m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmadc\_vim\_u32m2(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ab4e500f3c99990533466b387c8c4bfca}\label{riscv__vector_8h_ab4e500f3c99990533466b387c8c4bfca}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vim\_u32m4@{vmadc\_vim\_u32m4}}
\index{vmadc\_vim\_u32m4@{vmadc\_vim\_u32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vim\_u32m4}{vmadc\_vim\_u32m4}}
{\footnotesize\ttfamily \#define vmadc\+\_\+vim\+\_\+u32m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmadc\_vim\_u32m4(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ac7f0e920236826645db9c6a3b80b93f5}\label{riscv__vector_8h_ac7f0e920236826645db9c6a3b80b93f5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vim\_u32m8@{vmadc\_vim\_u32m8}}
\index{vmadc\_vim\_u32m8@{vmadc\_vim\_u32m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vim\_u32m8}{vmadc\_vim\_u32m8}}
{\footnotesize\ttfamily \#define vmadc\+\_\+vim\+\_\+u32m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmadc\_vim\_u32m8(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a3c080c65bff26b20b6084d9cde426f9d}\label{riscv__vector_8h_a3c080c65bff26b20b6084d9cde426f9d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vim\_u8m1@{vmadc\_vim\_u8m1}}
\index{vmadc\_vim\_u8m1@{vmadc\_vim\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vim\_u8m1}{vmadc\_vim\_u8m1}}
{\footnotesize\ttfamily \#define vmadc\+\_\+vim\+\_\+u8m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmadc\_vim\_u8m1(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Produce}} carry out in mask register format

{\bfseries{vmadc\+\_\+vim\+\_\+u8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadc.\+vim vd, vs2, imm, v0 \mbox{\Hypertarget{riscv__vector_8h_a43f8143b0ba2f70f6f65888117894fe2}\label{riscv__vector_8h_a43f8143b0ba2f70f6f65888117894fe2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vim\_u8m2@{vmadc\_vim\_u8m2}}
\index{vmadc\_vim\_u8m2@{vmadc\_vim\_u8m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vim\_u8m2}{vmadc\_vim\_u8m2}}
{\footnotesize\ttfamily \#define vmadc\+\_\+vim\+\_\+u8m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmadc\_vim\_u8m2(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ade31ceacadac7308073f0207a8c4485c}\label{riscv__vector_8h_ade31ceacadac7308073f0207a8c4485c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vim\_u8m4@{vmadc\_vim\_u8m4}}
\index{vmadc\_vim\_u8m4@{vmadc\_vim\_u8m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vim\_u8m4}{vmadc\_vim\_u8m4}}
{\footnotesize\ttfamily \#define vmadc\+\_\+vim\+\_\+u8m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmadc\_vim\_u8m4(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a3497397d49e81c03435e7a2c0dd146cd}\label{riscv__vector_8h_a3497397d49e81c03435e7a2c0dd146cd}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vim\_u8m8@{vmadc\_vim\_u8m8}}
\index{vmadc\_vim\_u8m8@{vmadc\_vim\_u8m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vim\_u8m8}{vmadc\_vim\_u8m8}}
{\footnotesize\ttfamily \#define vmadc\+\_\+vim\+\_\+u8m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2,  }\item[{}]{carryin }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmadc\_vim\_u8m8(op1,op2,carryin);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a8ebb812b0086b7c7619a25236c3776a7}\label{riscv__vector_8h_a8ebb812b0086b7c7619a25236c3776a7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmerge\_vim\_i16m1\_m@{vmerge\_vim\_i16m1\_m}}
\index{vmerge\_vim\_i16m1\_m@{vmerge\_vim\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmerge\_vim\_i16m1\_m}{vmerge\_vim\_i16m1\_m}}
{\footnotesize\ttfamily \#define vmerge\+\_\+vim\+\_\+i16m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vmerge\_vim\_i16m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Merge Instructions ~\newline


{\bfseries{vmerge\+\_\+vim\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmerge.\+vim vd, vs2, imm, v0 \mbox{\Hypertarget{riscv__vector_8h_a0e2927bcd3fc16c9e443b456d9ba4271}\label{riscv__vector_8h_a0e2927bcd3fc16c9e443b456d9ba4271}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmerge\_vim\_i16m2\_m@{vmerge\_vim\_i16m2\_m}}
\index{vmerge\_vim\_i16m2\_m@{vmerge\_vim\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmerge\_vim\_i16m2\_m}{vmerge\_vim\_i16m2\_m}}
{\footnotesize\ttfamily \#define vmerge\+\_\+vim\+\_\+i16m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vmerge\_vim\_i16m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aa8648807e1756d1df789f5b25fff4293}\label{riscv__vector_8h_aa8648807e1756d1df789f5b25fff4293}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmerge\_vim\_i16m4\_m@{vmerge\_vim\_i16m4\_m}}
\index{vmerge\_vim\_i16m4\_m@{vmerge\_vim\_i16m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmerge\_vim\_i16m4\_m}{vmerge\_vim\_i16m4\_m}}
{\footnotesize\ttfamily \#define vmerge\+\_\+vim\+\_\+i16m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vmerge\_vim\_i16m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ade2fa72eeefdd2508c8209e611709ee3}\label{riscv__vector_8h_ade2fa72eeefdd2508c8209e611709ee3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmerge\_vim\_i16m8\_m@{vmerge\_vim\_i16m8\_m}}
\index{vmerge\_vim\_i16m8\_m@{vmerge\_vim\_i16m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmerge\_vim\_i16m8\_m}{vmerge\_vim\_i16m8\_m}}
{\footnotesize\ttfamily \#define vmerge\+\_\+vim\+\_\+i16m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vmerge\_vim\_i16m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a9cc1db34dd806045b175541ab1ddcd6b}\label{riscv__vector_8h_a9cc1db34dd806045b175541ab1ddcd6b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmerge\_vim\_i32m1\_m@{vmerge\_vim\_i32m1\_m}}
\index{vmerge\_vim\_i32m1\_m@{vmerge\_vim\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmerge\_vim\_i32m1\_m}{vmerge\_vim\_i32m1\_m}}
{\footnotesize\ttfamily \#define vmerge\+\_\+vim\+\_\+i32m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vmerge\_vim\_i32m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Merge Instructions ~\newline


{\bfseries{vmerge\+\_\+vim\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmerge.\+vim vd, vs2, imm, v0 \mbox{\Hypertarget{riscv__vector_8h_aa4d64d0c32e797ff7e4023ba52e543eb}\label{riscv__vector_8h_aa4d64d0c32e797ff7e4023ba52e543eb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmerge\_vim\_i32m2\_m@{vmerge\_vim\_i32m2\_m}}
\index{vmerge\_vim\_i32m2\_m@{vmerge\_vim\_i32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmerge\_vim\_i32m2\_m}{vmerge\_vim\_i32m2\_m}}
{\footnotesize\ttfamily \#define vmerge\+\_\+vim\+\_\+i32m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vmerge\_vim\_i32m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_af5af55490a5ab0216de2bed58a5dd249}\label{riscv__vector_8h_af5af55490a5ab0216de2bed58a5dd249}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmerge\_vim\_i32m4\_m@{vmerge\_vim\_i32m4\_m}}
\index{vmerge\_vim\_i32m4\_m@{vmerge\_vim\_i32m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmerge\_vim\_i32m4\_m}{vmerge\_vim\_i32m4\_m}}
{\footnotesize\ttfamily \#define vmerge\+\_\+vim\+\_\+i32m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vmerge\_vim\_i32m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ac7c98bb47d7d2ab3576f3d587d02e65d}\label{riscv__vector_8h_ac7c98bb47d7d2ab3576f3d587d02e65d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmerge\_vim\_i32m8\_m@{vmerge\_vim\_i32m8\_m}}
\index{vmerge\_vim\_i32m8\_m@{vmerge\_vim\_i32m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmerge\_vim\_i32m8\_m}{vmerge\_vim\_i32m8\_m}}
{\footnotesize\ttfamily \#define vmerge\+\_\+vim\+\_\+i32m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vmerge\_vim\_i32m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aed85590de34607133aa8f49ec3b6eadb}\label{riscv__vector_8h_aed85590de34607133aa8f49ec3b6eadb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmerge\_vim\_i8m1\_m@{vmerge\_vim\_i8m1\_m}}
\index{vmerge\_vim\_i8m1\_m@{vmerge\_vim\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmerge\_vim\_i8m1\_m}{vmerge\_vim\_i8m1\_m}}
{\footnotesize\ttfamily \#define vmerge\+\_\+vim\+\_\+i8m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vmerge\_vim\_i8m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Merge Instructions ~\newline


{\bfseries{vmerge\+\_\+vim\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmerge.\+vim vd, vs2, imm, v0 \mbox{\Hypertarget{riscv__vector_8h_a35a8be46122de6637d941f6e8966c7d5}\label{riscv__vector_8h_a35a8be46122de6637d941f6e8966c7d5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmerge\_vim\_i8m2\_m@{vmerge\_vim\_i8m2\_m}}
\index{vmerge\_vim\_i8m2\_m@{vmerge\_vim\_i8m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmerge\_vim\_i8m2\_m}{vmerge\_vim\_i8m2\_m}}
{\footnotesize\ttfamily \#define vmerge\+\_\+vim\+\_\+i8m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vmerge\_vim\_i8m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_afb5c1f499a4d620b2059043b7c2c3ddf}\label{riscv__vector_8h_afb5c1f499a4d620b2059043b7c2c3ddf}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmerge\_vim\_i8m4\_m@{vmerge\_vim\_i8m4\_m}}
\index{vmerge\_vim\_i8m4\_m@{vmerge\_vim\_i8m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmerge\_vim\_i8m4\_m}{vmerge\_vim\_i8m4\_m}}
{\footnotesize\ttfamily \#define vmerge\+\_\+vim\+\_\+i8m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vmerge\_vim\_i8m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a1d7657ecc0aa0d7dbbd24d4190da5fba}\label{riscv__vector_8h_a1d7657ecc0aa0d7dbbd24d4190da5fba}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmerge\_vim\_i8m8\_m@{vmerge\_vim\_i8m8\_m}}
\index{vmerge\_vim\_i8m8\_m@{vmerge\_vim\_i8m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmerge\_vim\_i8m8\_m}{vmerge\_vim\_i8m8\_m}}
{\footnotesize\ttfamily \#define vmerge\+\_\+vim\+\_\+i8m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vmerge\_vim\_i8m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ae5b8179ddf4e7fbb473dc16966026805}\label{riscv__vector_8h_ae5b8179ddf4e7fbb473dc16966026805}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vi\_i16m1@{vmseq\_vi\_i16m1}}
\index{vmseq\_vi\_i16m1@{vmseq\_vi\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vi\_i16m1}{vmseq\_vi\_i16m1}}
{\footnotesize\ttfamily \#define vmseq\+\_\+vi\+\_\+i16m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmseq\_vi\_i16m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Comparison Instructions equal

{\bfseries{vmseq\+\_\+vi\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmseq.\+vi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_a244d52d8c546bb894ab9ad07d3fbc884}\label{riscv__vector_8h_a244d52d8c546bb894ab9ad07d3fbc884}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vi\_i16m1\_m@{vmseq\_vi\_i16m1\_m}}
\index{vmseq\_vi\_i16m1\_m@{vmseq\_vi\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vi\_i16m1\_m}{vmseq\_vi\_i16m1\_m}}
{\footnotesize\ttfamily \#define vmseq\+\_\+vi\+\_\+i16m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmseq\_vi\_i16m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Comparison Instructions equal（带掩码）

{\bfseries{vmseq\+\_\+vi\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmseq.\+vi vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_a41b6bb062b56f8e040de964667eb1829}\label{riscv__vector_8h_a41b6bb062b56f8e040de964667eb1829}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vi\_i16m2@{vmseq\_vi\_i16m2}}
\index{vmseq\_vi\_i16m2@{vmseq\_vi\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vi\_i16m2}{vmseq\_vi\_i16m2}}
{\footnotesize\ttfamily \#define vmseq\+\_\+vi\+\_\+i16m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmseq\_vi\_i16m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ab50a685846ed75c7e743bd2e871a5427}\label{riscv__vector_8h_ab50a685846ed75c7e743bd2e871a5427}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vi\_i16m2\_m@{vmseq\_vi\_i16m2\_m}}
\index{vmseq\_vi\_i16m2\_m@{vmseq\_vi\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vi\_i16m2\_m}{vmseq\_vi\_i16m2\_m}}
{\footnotesize\ttfamily \#define vmseq\+\_\+vi\+\_\+i16m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmseq\_vi\_i16m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ab126d722f5413331ca32e52837b02152}\label{riscv__vector_8h_ab126d722f5413331ca32e52837b02152}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vi\_i16m4@{vmseq\_vi\_i16m4}}
\index{vmseq\_vi\_i16m4@{vmseq\_vi\_i16m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vi\_i16m4}{vmseq\_vi\_i16m4}}
{\footnotesize\ttfamily \#define vmseq\+\_\+vi\+\_\+i16m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmseq\_vi\_i16m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a944de01a240c807c8cbdf942b0c6913a}\label{riscv__vector_8h_a944de01a240c807c8cbdf942b0c6913a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vi\_i16m4\_m@{vmseq\_vi\_i16m4\_m}}
\index{vmseq\_vi\_i16m4\_m@{vmseq\_vi\_i16m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vi\_i16m4\_m}{vmseq\_vi\_i16m4\_m}}
{\footnotesize\ttfamily \#define vmseq\+\_\+vi\+\_\+i16m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmseq\_vi\_i16m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a6444485d3633c69020c132bff85611d4}\label{riscv__vector_8h_a6444485d3633c69020c132bff85611d4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vi\_i16m8@{vmseq\_vi\_i16m8}}
\index{vmseq\_vi\_i16m8@{vmseq\_vi\_i16m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vi\_i16m8}{vmseq\_vi\_i16m8}}
{\footnotesize\ttfamily \#define vmseq\+\_\+vi\+\_\+i16m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmseq\_vi\_i16m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ad50f19e63ac50d88537b52a5f36a2fa2}\label{riscv__vector_8h_ad50f19e63ac50d88537b52a5f36a2fa2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vi\_i16m8\_m@{vmseq\_vi\_i16m8\_m}}
\index{vmseq\_vi\_i16m8\_m@{vmseq\_vi\_i16m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vi\_i16m8\_m}{vmseq\_vi\_i16m8\_m}}
{\footnotesize\ttfamily \#define vmseq\+\_\+vi\+\_\+i16m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmseq\_vi\_i16m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a380e47d35ee135d8f62f0bb1c25bf90a}\label{riscv__vector_8h_a380e47d35ee135d8f62f0bb1c25bf90a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vi\_i32m1@{vmseq\_vi\_i32m1}}
\index{vmseq\_vi\_i32m1@{vmseq\_vi\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vi\_i32m1}{vmseq\_vi\_i32m1}}
{\footnotesize\ttfamily \#define vmseq\+\_\+vi\+\_\+i32m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmseq\_vi\_i32m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Comparison Instructions equal

{\bfseries{vmseq\+\_\+vi\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmseq.\+vi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_a88a78845ce1339d47b7757c26f779e2a}\label{riscv__vector_8h_a88a78845ce1339d47b7757c26f779e2a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vi\_i32m1\_m@{vmseq\_vi\_i32m1\_m}}
\index{vmseq\_vi\_i32m1\_m@{vmseq\_vi\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vi\_i32m1\_m}{vmseq\_vi\_i32m1\_m}}
{\footnotesize\ttfamily \#define vmseq\+\_\+vi\+\_\+i32m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmseq\_vi\_i32m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Comparison Instructions equal（带掩码）

{\bfseries{vmseq\+\_\+vi\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmseq.\+vi vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_a9005084966940d1c31a93dbcf2998854}\label{riscv__vector_8h_a9005084966940d1c31a93dbcf2998854}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vi\_i32m2@{vmseq\_vi\_i32m2}}
\index{vmseq\_vi\_i32m2@{vmseq\_vi\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vi\_i32m2}{vmseq\_vi\_i32m2}}
{\footnotesize\ttfamily \#define vmseq\+\_\+vi\+\_\+i32m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmseq\_vi\_i32m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_af06e36a4c8c4aa47598eb410bd760bb8}\label{riscv__vector_8h_af06e36a4c8c4aa47598eb410bd760bb8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vi\_i32m2\_m@{vmseq\_vi\_i32m2\_m}}
\index{vmseq\_vi\_i32m2\_m@{vmseq\_vi\_i32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vi\_i32m2\_m}{vmseq\_vi\_i32m2\_m}}
{\footnotesize\ttfamily \#define vmseq\+\_\+vi\+\_\+i32m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmseq\_vi\_i32m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a261a36d16c2d6abf1d1af9e678a48bcb}\label{riscv__vector_8h_a261a36d16c2d6abf1d1af9e678a48bcb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vi\_i32m4@{vmseq\_vi\_i32m4}}
\index{vmseq\_vi\_i32m4@{vmseq\_vi\_i32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vi\_i32m4}{vmseq\_vi\_i32m4}}
{\footnotesize\ttfamily \#define vmseq\+\_\+vi\+\_\+i32m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmseq\_vi\_i32m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a43729c93f13fccf9721e8a468d8fdd53}\label{riscv__vector_8h_a43729c93f13fccf9721e8a468d8fdd53}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vi\_i32m4\_m@{vmseq\_vi\_i32m4\_m}}
\index{vmseq\_vi\_i32m4\_m@{vmseq\_vi\_i32m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vi\_i32m4\_m}{vmseq\_vi\_i32m4\_m}}
{\footnotesize\ttfamily \#define vmseq\+\_\+vi\+\_\+i32m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmseq\_vi\_i32m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ad23febece3aa23639c0cc423a88f747b}\label{riscv__vector_8h_ad23febece3aa23639c0cc423a88f747b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vi\_i32m8@{vmseq\_vi\_i32m8}}
\index{vmseq\_vi\_i32m8@{vmseq\_vi\_i32m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vi\_i32m8}{vmseq\_vi\_i32m8}}
{\footnotesize\ttfamily \#define vmseq\+\_\+vi\+\_\+i32m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmseq\_vi\_i32m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a1dec9a73c329af85f30ded71ab6b01a8}\label{riscv__vector_8h_a1dec9a73c329af85f30ded71ab6b01a8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vi\_i32m8\_m@{vmseq\_vi\_i32m8\_m}}
\index{vmseq\_vi\_i32m8\_m@{vmseq\_vi\_i32m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vi\_i32m8\_m}{vmseq\_vi\_i32m8\_m}}
{\footnotesize\ttfamily \#define vmseq\+\_\+vi\+\_\+i32m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmseq\_vi\_i32m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aaff9c2e79263943e165c41b9b8d94c73}\label{riscv__vector_8h_aaff9c2e79263943e165c41b9b8d94c73}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vi\_i8m1@{vmseq\_vi\_i8m1}}
\index{vmseq\_vi\_i8m1@{vmseq\_vi\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vi\_i8m1}{vmseq\_vi\_i8m1}}
{\footnotesize\ttfamily \#define vmseq\+\_\+vi\+\_\+i8m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmseq\_vi\_i8m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Comparison Instructions equal

{\bfseries{vmseq\+\_\+vi\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmseq.\+vi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_ac8ff38d0aa6b8f642f0545430c4d5b76}\label{riscv__vector_8h_ac8ff38d0aa6b8f642f0545430c4d5b76}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vi\_i8m1\_m@{vmseq\_vi\_i8m1\_m}}
\index{vmseq\_vi\_i8m1\_m@{vmseq\_vi\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vi\_i8m1\_m}{vmseq\_vi\_i8m1\_m}}
{\footnotesize\ttfamily \#define vmseq\+\_\+vi\+\_\+i8m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmseq\_vi\_i8m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Comparison Instructions equal（带掩码）

{\bfseries{vmseq\+\_\+vi\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmseq.\+vi vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_a51a475b0687aa7af7ad4a8d7bff0c64b}\label{riscv__vector_8h_a51a475b0687aa7af7ad4a8d7bff0c64b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vi\_i8m2@{vmseq\_vi\_i8m2}}
\index{vmseq\_vi\_i8m2@{vmseq\_vi\_i8m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vi\_i8m2}{vmseq\_vi\_i8m2}}
{\footnotesize\ttfamily \#define vmseq\+\_\+vi\+\_\+i8m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmseq\_vi\_i8m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_af3556b0daacaa0c60e7c1e52ae06cf3f}\label{riscv__vector_8h_af3556b0daacaa0c60e7c1e52ae06cf3f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vi\_i8m2\_m@{vmseq\_vi\_i8m2\_m}}
\index{vmseq\_vi\_i8m2\_m@{vmseq\_vi\_i8m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vi\_i8m2\_m}{vmseq\_vi\_i8m2\_m}}
{\footnotesize\ttfamily \#define vmseq\+\_\+vi\+\_\+i8m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmseq\_vi\_i8m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a1beab906c1996adf3fa78d1cc3345948}\label{riscv__vector_8h_a1beab906c1996adf3fa78d1cc3345948}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vi\_i8m4@{vmseq\_vi\_i8m4}}
\index{vmseq\_vi\_i8m4@{vmseq\_vi\_i8m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vi\_i8m4}{vmseq\_vi\_i8m4}}
{\footnotesize\ttfamily \#define vmseq\+\_\+vi\+\_\+i8m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmseq\_vi\_i8m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a49f4a728b48115108faf5263814afa0d}\label{riscv__vector_8h_a49f4a728b48115108faf5263814afa0d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vi\_i8m4\_m@{vmseq\_vi\_i8m4\_m}}
\index{vmseq\_vi\_i8m4\_m@{vmseq\_vi\_i8m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vi\_i8m4\_m}{vmseq\_vi\_i8m4\_m}}
{\footnotesize\ttfamily \#define vmseq\+\_\+vi\+\_\+i8m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmseq\_vi\_i8m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_adbd1c25de478de887379e7cd31fc152d}\label{riscv__vector_8h_adbd1c25de478de887379e7cd31fc152d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vi\_i8m8@{vmseq\_vi\_i8m8}}
\index{vmseq\_vi\_i8m8@{vmseq\_vi\_i8m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vi\_i8m8}{vmseq\_vi\_i8m8}}
{\footnotesize\ttfamily \#define vmseq\+\_\+vi\+\_\+i8m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmseq\_vi\_i8m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a3ef096d1e866b96c9544a43a35d6b876}\label{riscv__vector_8h_a3ef096d1e866b96c9544a43a35d6b876}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vi\_i8m8\_m@{vmseq\_vi\_i8m8\_m}}
\index{vmseq\_vi\_i8m8\_m@{vmseq\_vi\_i8m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vi\_i8m8\_m}{vmseq\_vi\_i8m8\_m}}
{\footnotesize\ttfamily \#define vmseq\+\_\+vi\+\_\+i8m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmseq\_vi\_i8m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ac422c87361f58af35256d7df50c8d5ca}\label{riscv__vector_8h_ac422c87361f58af35256d7df50c8d5ca}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgt\_vi\_i16m1@{vmsgt\_vi\_i16m1}}
\index{vmsgt\_vi\_i16m1@{vmsgt\_vi\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgt\_vi\_i16m1}{vmsgt\_vi\_i16m1}}
{\footnotesize\ttfamily \#define vmsgt\+\_\+vi\+\_\+i16m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgt\_vi\_i16m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Comparison Instructions greater than, signed

{\bfseries{vmsgt\+\_\+vi\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsgt.\+vi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_acf06b66627b335d182928c9f415f2425}\label{riscv__vector_8h_acf06b66627b335d182928c9f415f2425}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgt\_vi\_i16m1\_m@{vmsgt\_vi\_i16m1\_m}}
\index{vmsgt\_vi\_i16m1\_m@{vmsgt\_vi\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgt\_vi\_i16m1\_m}{vmsgt\_vi\_i16m1\_m}}
{\footnotesize\ttfamily \#define vmsgt\+\_\+vi\+\_\+i16m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgt\_vi\_i16m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Comparison Instructions greater than, signed（带掩码）

{\bfseries{vmsgt\+\_\+vi\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsgt.\+vi vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_acc439f4c1deb6937d2b8206faab6e263}\label{riscv__vector_8h_acc439f4c1deb6937d2b8206faab6e263}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgt\_vi\_i16m2@{vmsgt\_vi\_i16m2}}
\index{vmsgt\_vi\_i16m2@{vmsgt\_vi\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgt\_vi\_i16m2}{vmsgt\_vi\_i16m2}}
{\footnotesize\ttfamily \#define vmsgt\+\_\+vi\+\_\+i16m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgt\_vi\_i16m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_afed03774a068aea9c8b4c67929cfd89b}\label{riscv__vector_8h_afed03774a068aea9c8b4c67929cfd89b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgt\_vi\_i16m2\_m@{vmsgt\_vi\_i16m2\_m}}
\index{vmsgt\_vi\_i16m2\_m@{vmsgt\_vi\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgt\_vi\_i16m2\_m}{vmsgt\_vi\_i16m2\_m}}
{\footnotesize\ttfamily \#define vmsgt\+\_\+vi\+\_\+i16m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgt\_vi\_i16m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a743d7df5ae1c2ebd48762785c1923013}\label{riscv__vector_8h_a743d7df5ae1c2ebd48762785c1923013}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgt\_vi\_i16m4@{vmsgt\_vi\_i16m4}}
\index{vmsgt\_vi\_i16m4@{vmsgt\_vi\_i16m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgt\_vi\_i16m4}{vmsgt\_vi\_i16m4}}
{\footnotesize\ttfamily \#define vmsgt\+\_\+vi\+\_\+i16m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgt\_vi\_i16m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_adac262ae72ba4b3ba54bb7715778331b}\label{riscv__vector_8h_adac262ae72ba4b3ba54bb7715778331b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgt\_vi\_i16m4\_m@{vmsgt\_vi\_i16m4\_m}}
\index{vmsgt\_vi\_i16m4\_m@{vmsgt\_vi\_i16m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgt\_vi\_i16m4\_m}{vmsgt\_vi\_i16m4\_m}}
{\footnotesize\ttfamily \#define vmsgt\+\_\+vi\+\_\+i16m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgt\_vi\_i16m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a8bd47e214a31210bd5404d445afd3466}\label{riscv__vector_8h_a8bd47e214a31210bd5404d445afd3466}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgt\_vi\_i16m8@{vmsgt\_vi\_i16m8}}
\index{vmsgt\_vi\_i16m8@{vmsgt\_vi\_i16m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgt\_vi\_i16m8}{vmsgt\_vi\_i16m8}}
{\footnotesize\ttfamily \#define vmsgt\+\_\+vi\+\_\+i16m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgt\_vi\_i16m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a1e63e31dc4311436f51880259f87643f}\label{riscv__vector_8h_a1e63e31dc4311436f51880259f87643f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgt\_vi\_i16m8\_m@{vmsgt\_vi\_i16m8\_m}}
\index{vmsgt\_vi\_i16m8\_m@{vmsgt\_vi\_i16m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgt\_vi\_i16m8\_m}{vmsgt\_vi\_i16m8\_m}}
{\footnotesize\ttfamily \#define vmsgt\+\_\+vi\+\_\+i16m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgt\_vi\_i16m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a57b8195ac98e734483be17f94b96d630}\label{riscv__vector_8h_a57b8195ac98e734483be17f94b96d630}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgt\_vi\_i32m1@{vmsgt\_vi\_i32m1}}
\index{vmsgt\_vi\_i32m1@{vmsgt\_vi\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgt\_vi\_i32m1}{vmsgt\_vi\_i32m1}}
{\footnotesize\ttfamily \#define vmsgt\+\_\+vi\+\_\+i32m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgt\_vi\_i32m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Comparison Instructions greater than, signed

{\bfseries{vmsgt\+\_\+vi\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsgt.\+vi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_a5d2aebfcdbfef36f5fd9401b50f462f8}\label{riscv__vector_8h_a5d2aebfcdbfef36f5fd9401b50f462f8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgt\_vi\_i32m1\_m@{vmsgt\_vi\_i32m1\_m}}
\index{vmsgt\_vi\_i32m1\_m@{vmsgt\_vi\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgt\_vi\_i32m1\_m}{vmsgt\_vi\_i32m1\_m}}
{\footnotesize\ttfamily \#define vmsgt\+\_\+vi\+\_\+i32m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgt\_vi\_i32m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Comparison Instructions greater than, signed（带掩码）

{\bfseries{vmsgt\+\_\+vi\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsgt.\+vi vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_a79ee47d800bd9719e611b2335982ff9e}\label{riscv__vector_8h_a79ee47d800bd9719e611b2335982ff9e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgt\_vi\_i32m2@{vmsgt\_vi\_i32m2}}
\index{vmsgt\_vi\_i32m2@{vmsgt\_vi\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgt\_vi\_i32m2}{vmsgt\_vi\_i32m2}}
{\footnotesize\ttfamily \#define vmsgt\+\_\+vi\+\_\+i32m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgt\_vi\_i32m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a1db2a10a7a6090244b5e285f31d03aa6}\label{riscv__vector_8h_a1db2a10a7a6090244b5e285f31d03aa6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgt\_vi\_i32m2\_m@{vmsgt\_vi\_i32m2\_m}}
\index{vmsgt\_vi\_i32m2\_m@{vmsgt\_vi\_i32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgt\_vi\_i32m2\_m}{vmsgt\_vi\_i32m2\_m}}
{\footnotesize\ttfamily \#define vmsgt\+\_\+vi\+\_\+i32m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgt\_vi\_i32m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a9bab98667259e78011cff081448ebd2a}\label{riscv__vector_8h_a9bab98667259e78011cff081448ebd2a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgt\_vi\_i32m4@{vmsgt\_vi\_i32m4}}
\index{vmsgt\_vi\_i32m4@{vmsgt\_vi\_i32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgt\_vi\_i32m4}{vmsgt\_vi\_i32m4}}
{\footnotesize\ttfamily \#define vmsgt\+\_\+vi\+\_\+i32m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgt\_vi\_i32m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a904e7db98c0b4780c7b2fc9c19bb69d1}\label{riscv__vector_8h_a904e7db98c0b4780c7b2fc9c19bb69d1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgt\_vi\_i32m4\_m@{vmsgt\_vi\_i32m4\_m}}
\index{vmsgt\_vi\_i32m4\_m@{vmsgt\_vi\_i32m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgt\_vi\_i32m4\_m}{vmsgt\_vi\_i32m4\_m}}
{\footnotesize\ttfamily \#define vmsgt\+\_\+vi\+\_\+i32m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgt\_vi\_i32m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a042741ccabc0af781185f80fdee7b61b}\label{riscv__vector_8h_a042741ccabc0af781185f80fdee7b61b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgt\_vi\_i32m8@{vmsgt\_vi\_i32m8}}
\index{vmsgt\_vi\_i32m8@{vmsgt\_vi\_i32m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgt\_vi\_i32m8}{vmsgt\_vi\_i32m8}}
{\footnotesize\ttfamily \#define vmsgt\+\_\+vi\+\_\+i32m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgt\_vi\_i32m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a70ed1cfc605db852256100c0ee8b1883}\label{riscv__vector_8h_a70ed1cfc605db852256100c0ee8b1883}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgt\_vi\_i32m8\_m@{vmsgt\_vi\_i32m8\_m}}
\index{vmsgt\_vi\_i32m8\_m@{vmsgt\_vi\_i32m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgt\_vi\_i32m8\_m}{vmsgt\_vi\_i32m8\_m}}
{\footnotesize\ttfamily \#define vmsgt\+\_\+vi\+\_\+i32m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgt\_vi\_i32m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a41c19a71cc327b717c88aa2635170268}\label{riscv__vector_8h_a41c19a71cc327b717c88aa2635170268}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgt\_vi\_i8m1@{vmsgt\_vi\_i8m1}}
\index{vmsgt\_vi\_i8m1@{vmsgt\_vi\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgt\_vi\_i8m1}{vmsgt\_vi\_i8m1}}
{\footnotesize\ttfamily \#define vmsgt\+\_\+vi\+\_\+i8m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgt\_vi\_i8m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Comparison Instructions greater than, signed

{\bfseries{vmsgt\+\_\+vi\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsgt.\+vi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_a8592fe5cf4556b04fddafd3c82e4fe3b}\label{riscv__vector_8h_a8592fe5cf4556b04fddafd3c82e4fe3b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgt\_vi\_i8m1\_m@{vmsgt\_vi\_i8m1\_m}}
\index{vmsgt\_vi\_i8m1\_m@{vmsgt\_vi\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgt\_vi\_i8m1\_m}{vmsgt\_vi\_i8m1\_m}}
{\footnotesize\ttfamily \#define vmsgt\+\_\+vi\+\_\+i8m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgt\_vi\_i8m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Comparison Instructions greater than, signed（带掩码）

{\bfseries{vmsgt\+\_\+vi\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsgt.\+vi vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_a1345f5b3cb78235d6b07fd8f35c6a0b6}\label{riscv__vector_8h_a1345f5b3cb78235d6b07fd8f35c6a0b6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgt\_vi\_i8m2@{vmsgt\_vi\_i8m2}}
\index{vmsgt\_vi\_i8m2@{vmsgt\_vi\_i8m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgt\_vi\_i8m2}{vmsgt\_vi\_i8m2}}
{\footnotesize\ttfamily \#define vmsgt\+\_\+vi\+\_\+i8m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgt\_vi\_i8m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a27660eb5125961c81053b9bbc84b108b}\label{riscv__vector_8h_a27660eb5125961c81053b9bbc84b108b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgt\_vi\_i8m2\_m@{vmsgt\_vi\_i8m2\_m}}
\index{vmsgt\_vi\_i8m2\_m@{vmsgt\_vi\_i8m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgt\_vi\_i8m2\_m}{vmsgt\_vi\_i8m2\_m}}
{\footnotesize\ttfamily \#define vmsgt\+\_\+vi\+\_\+i8m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgt\_vi\_i8m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a173f03f1797ce5c4c83438f1798c3d3c}\label{riscv__vector_8h_a173f03f1797ce5c4c83438f1798c3d3c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgt\_vi\_i8m4@{vmsgt\_vi\_i8m4}}
\index{vmsgt\_vi\_i8m4@{vmsgt\_vi\_i8m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgt\_vi\_i8m4}{vmsgt\_vi\_i8m4}}
{\footnotesize\ttfamily \#define vmsgt\+\_\+vi\+\_\+i8m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgt\_vi\_i8m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a5acfdfc2c2532a34c1d72220a50c228d}\label{riscv__vector_8h_a5acfdfc2c2532a34c1d72220a50c228d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgt\_vi\_i8m4\_m@{vmsgt\_vi\_i8m4\_m}}
\index{vmsgt\_vi\_i8m4\_m@{vmsgt\_vi\_i8m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgt\_vi\_i8m4\_m}{vmsgt\_vi\_i8m4\_m}}
{\footnotesize\ttfamily \#define vmsgt\+\_\+vi\+\_\+i8m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgt\_vi\_i8m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a4f1010937baefd08aa90393fc27da728}\label{riscv__vector_8h_a4f1010937baefd08aa90393fc27da728}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgt\_vi\_i8m8@{vmsgt\_vi\_i8m8}}
\index{vmsgt\_vi\_i8m8@{vmsgt\_vi\_i8m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgt\_vi\_i8m8}{vmsgt\_vi\_i8m8}}
{\footnotesize\ttfamily \#define vmsgt\+\_\+vi\+\_\+i8m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgt\_vi\_i8m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a04a70f611281775aba7f6a7035aa80ea}\label{riscv__vector_8h_a04a70f611281775aba7f6a7035aa80ea}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgt\_vi\_i8m8\_m@{vmsgt\_vi\_i8m8\_m}}
\index{vmsgt\_vi\_i8m8\_m@{vmsgt\_vi\_i8m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgt\_vi\_i8m8\_m}{vmsgt\_vi\_i8m8\_m}}
{\footnotesize\ttfamily \#define vmsgt\+\_\+vi\+\_\+i8m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgt\_vi\_i8m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a01e511e2fa74419335f35aadffe14565}\label{riscv__vector_8h_a01e511e2fa74419335f35aadffe14565}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgtu\_vi\_u16m1@{vmsgtu\_vi\_u16m1}}
\index{vmsgtu\_vi\_u16m1@{vmsgtu\_vi\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgtu\_vi\_u16m1}{vmsgtu\_vi\_u16m1}}
{\footnotesize\ttfamily \#define vmsgtu\+\_\+vi\+\_\+u16m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgtu\_vi\_u16m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Comparison Instructions greater than, unsigned

{\bfseries{vmsgtu\+\_\+vi\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsgtu.\+vi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_ad810369e082f1253dc594ef0a6a84717}\label{riscv__vector_8h_ad810369e082f1253dc594ef0a6a84717}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgtu\_vi\_u16m1\_m@{vmsgtu\_vi\_u16m1\_m}}
\index{vmsgtu\_vi\_u16m1\_m@{vmsgtu\_vi\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgtu\_vi\_u16m1\_m}{vmsgtu\_vi\_u16m1\_m}}
{\footnotesize\ttfamily \#define vmsgtu\+\_\+vi\+\_\+u16m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgtu\_vi\_u16m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Comparison Instructions greater than, unsigned（带掩码）

{\bfseries{vmsgtu\+\_\+vi\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsgtu.\+vi vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_a23abf490bb75e1a21ea48f02b9316752}\label{riscv__vector_8h_a23abf490bb75e1a21ea48f02b9316752}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgtu\_vi\_u16m2@{vmsgtu\_vi\_u16m2}}
\index{vmsgtu\_vi\_u16m2@{vmsgtu\_vi\_u16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgtu\_vi\_u16m2}{vmsgtu\_vi\_u16m2}}
{\footnotesize\ttfamily \#define vmsgtu\+\_\+vi\+\_\+u16m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgtu\_vi\_u16m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a5cead56d452de2ecef0d46e7d1d246ee}\label{riscv__vector_8h_a5cead56d452de2ecef0d46e7d1d246ee}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgtu\_vi\_u16m2\_m@{vmsgtu\_vi\_u16m2\_m}}
\index{vmsgtu\_vi\_u16m2\_m@{vmsgtu\_vi\_u16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgtu\_vi\_u16m2\_m}{vmsgtu\_vi\_u16m2\_m}}
{\footnotesize\ttfamily \#define vmsgtu\+\_\+vi\+\_\+u16m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgtu\_vi\_u16m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a54c70044ceffd400ca727c73f9019338}\label{riscv__vector_8h_a54c70044ceffd400ca727c73f9019338}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgtu\_vi\_u16m4@{vmsgtu\_vi\_u16m4}}
\index{vmsgtu\_vi\_u16m4@{vmsgtu\_vi\_u16m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgtu\_vi\_u16m4}{vmsgtu\_vi\_u16m4}}
{\footnotesize\ttfamily \#define vmsgtu\+\_\+vi\+\_\+u16m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgtu\_vi\_u16m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a587cbe8aa2e1776bc4b55326156d8eae}\label{riscv__vector_8h_a587cbe8aa2e1776bc4b55326156d8eae}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgtu\_vi\_u16m4\_m@{vmsgtu\_vi\_u16m4\_m}}
\index{vmsgtu\_vi\_u16m4\_m@{vmsgtu\_vi\_u16m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgtu\_vi\_u16m4\_m}{vmsgtu\_vi\_u16m4\_m}}
{\footnotesize\ttfamily \#define vmsgtu\+\_\+vi\+\_\+u16m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgtu\_vi\_u16m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a5c2ef7c307a0f7f6c48c87d63a06b8b5}\label{riscv__vector_8h_a5c2ef7c307a0f7f6c48c87d63a06b8b5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgtu\_vi\_u16m8@{vmsgtu\_vi\_u16m8}}
\index{vmsgtu\_vi\_u16m8@{vmsgtu\_vi\_u16m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgtu\_vi\_u16m8}{vmsgtu\_vi\_u16m8}}
{\footnotesize\ttfamily \#define vmsgtu\+\_\+vi\+\_\+u16m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgtu\_vi\_u16m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a81ea3f36508eae921bb2871ca21697e0}\label{riscv__vector_8h_a81ea3f36508eae921bb2871ca21697e0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgtu\_vi\_u16m8\_m@{vmsgtu\_vi\_u16m8\_m}}
\index{vmsgtu\_vi\_u16m8\_m@{vmsgtu\_vi\_u16m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgtu\_vi\_u16m8\_m}{vmsgtu\_vi\_u16m8\_m}}
{\footnotesize\ttfamily \#define vmsgtu\+\_\+vi\+\_\+u16m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgtu\_vi\_u16m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ae6bdbfc46428a07676de89a0f635a2e6}\label{riscv__vector_8h_ae6bdbfc46428a07676de89a0f635a2e6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgtu\_vi\_u32m1@{vmsgtu\_vi\_u32m1}}
\index{vmsgtu\_vi\_u32m1@{vmsgtu\_vi\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgtu\_vi\_u32m1}{vmsgtu\_vi\_u32m1}}
{\footnotesize\ttfamily \#define vmsgtu\+\_\+vi\+\_\+u32m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgtu\_vi\_u32m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Comparison Instructions greater than, unsigned

{\bfseries{vmsgtu\+\_\+vi\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsgtu.\+vi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_a0079bbc84d30a7fa3bb8ef9666816389}\label{riscv__vector_8h_a0079bbc84d30a7fa3bb8ef9666816389}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgtu\_vi\_u32m1\_m@{vmsgtu\_vi\_u32m1\_m}}
\index{vmsgtu\_vi\_u32m1\_m@{vmsgtu\_vi\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgtu\_vi\_u32m1\_m}{vmsgtu\_vi\_u32m1\_m}}
{\footnotesize\ttfamily \#define vmsgtu\+\_\+vi\+\_\+u32m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgtu\_vi\_u32m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Comparison Instructions greater than, unsigned（带掩码）

{\bfseries{vmsgtu\+\_\+vi\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsgtu.\+vi vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_a5ea56aea2fb4c55e356a7fb38f573bb9}\label{riscv__vector_8h_a5ea56aea2fb4c55e356a7fb38f573bb9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgtu\_vi\_u32m2@{vmsgtu\_vi\_u32m2}}
\index{vmsgtu\_vi\_u32m2@{vmsgtu\_vi\_u32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgtu\_vi\_u32m2}{vmsgtu\_vi\_u32m2}}
{\footnotesize\ttfamily \#define vmsgtu\+\_\+vi\+\_\+u32m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgtu\_vi\_u32m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aa0ff21e93c574df0e79a827dd0647a07}\label{riscv__vector_8h_aa0ff21e93c574df0e79a827dd0647a07}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgtu\_vi\_u32m2\_m@{vmsgtu\_vi\_u32m2\_m}}
\index{vmsgtu\_vi\_u32m2\_m@{vmsgtu\_vi\_u32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgtu\_vi\_u32m2\_m}{vmsgtu\_vi\_u32m2\_m}}
{\footnotesize\ttfamily \#define vmsgtu\+\_\+vi\+\_\+u32m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgtu\_vi\_u32m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a5463e2cb0ebcddf0d75eddcfbacd3cef}\label{riscv__vector_8h_a5463e2cb0ebcddf0d75eddcfbacd3cef}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgtu\_vi\_u32m4@{vmsgtu\_vi\_u32m4}}
\index{vmsgtu\_vi\_u32m4@{vmsgtu\_vi\_u32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgtu\_vi\_u32m4}{vmsgtu\_vi\_u32m4}}
{\footnotesize\ttfamily \#define vmsgtu\+\_\+vi\+\_\+u32m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgtu\_vi\_u32m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ad91a1ed60ae041eede08828a898b289c}\label{riscv__vector_8h_ad91a1ed60ae041eede08828a898b289c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgtu\_vi\_u32m4\_m@{vmsgtu\_vi\_u32m4\_m}}
\index{vmsgtu\_vi\_u32m4\_m@{vmsgtu\_vi\_u32m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgtu\_vi\_u32m4\_m}{vmsgtu\_vi\_u32m4\_m}}
{\footnotesize\ttfamily \#define vmsgtu\+\_\+vi\+\_\+u32m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgtu\_vi\_u32m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a55b485250ccb1f6398289f4d4ec379b3}\label{riscv__vector_8h_a55b485250ccb1f6398289f4d4ec379b3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgtu\_vi\_u32m8@{vmsgtu\_vi\_u32m8}}
\index{vmsgtu\_vi\_u32m8@{vmsgtu\_vi\_u32m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgtu\_vi\_u32m8}{vmsgtu\_vi\_u32m8}}
{\footnotesize\ttfamily \#define vmsgtu\+\_\+vi\+\_\+u32m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgtu\_vi\_u32m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a25b07d8cfc630610a139ac7388f5d945}\label{riscv__vector_8h_a25b07d8cfc630610a139ac7388f5d945}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgtu\_vi\_u32m8\_m@{vmsgtu\_vi\_u32m8\_m}}
\index{vmsgtu\_vi\_u32m8\_m@{vmsgtu\_vi\_u32m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgtu\_vi\_u32m8\_m}{vmsgtu\_vi\_u32m8\_m}}
{\footnotesize\ttfamily \#define vmsgtu\+\_\+vi\+\_\+u32m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgtu\_vi\_u32m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a826d087a731d1a7b2a6e5fa36e349237}\label{riscv__vector_8h_a826d087a731d1a7b2a6e5fa36e349237}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgtu\_vi\_u8m1@{vmsgtu\_vi\_u8m1}}
\index{vmsgtu\_vi\_u8m1@{vmsgtu\_vi\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgtu\_vi\_u8m1}{vmsgtu\_vi\_u8m1}}
{\footnotesize\ttfamily \#define vmsgtu\+\_\+vi\+\_\+u8m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgtu\_vi\_u8m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Comparison Instructions greater than, unsigned

{\bfseries{vmsgtu\+\_\+vi\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsgtu.\+vi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_a542f646e3fe4492d3434df68b4e4efed}\label{riscv__vector_8h_a542f646e3fe4492d3434df68b4e4efed}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgtu\_vi\_u8m1\_m@{vmsgtu\_vi\_u8m1\_m}}
\index{vmsgtu\_vi\_u8m1\_m@{vmsgtu\_vi\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgtu\_vi\_u8m1\_m}{vmsgtu\_vi\_u8m1\_m}}
{\footnotesize\ttfamily \#define vmsgtu\+\_\+vi\+\_\+u8m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgtu\_vi\_u8m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Comparison Instructions greater than, unsigned（带掩码）

{\bfseries{vmsgtu\+\_\+vi\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsgtu.\+vi vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_a6444f6ad3d378f2a1af610584b0de9ef}\label{riscv__vector_8h_a6444f6ad3d378f2a1af610584b0de9ef}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgtu\_vi\_u8m2@{vmsgtu\_vi\_u8m2}}
\index{vmsgtu\_vi\_u8m2@{vmsgtu\_vi\_u8m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgtu\_vi\_u8m2}{vmsgtu\_vi\_u8m2}}
{\footnotesize\ttfamily \#define vmsgtu\+\_\+vi\+\_\+u8m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgtu\_vi\_u8m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a322ff79dcb6c241407fdd456b359145c}\label{riscv__vector_8h_a322ff79dcb6c241407fdd456b359145c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgtu\_vi\_u8m2\_m@{vmsgtu\_vi\_u8m2\_m}}
\index{vmsgtu\_vi\_u8m2\_m@{vmsgtu\_vi\_u8m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgtu\_vi\_u8m2\_m}{vmsgtu\_vi\_u8m2\_m}}
{\footnotesize\ttfamily \#define vmsgtu\+\_\+vi\+\_\+u8m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgtu\_vi\_u8m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_afb1d83eac8f217f153e6d6981af77e67}\label{riscv__vector_8h_afb1d83eac8f217f153e6d6981af77e67}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgtu\_vi\_u8m4@{vmsgtu\_vi\_u8m4}}
\index{vmsgtu\_vi\_u8m4@{vmsgtu\_vi\_u8m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgtu\_vi\_u8m4}{vmsgtu\_vi\_u8m4}}
{\footnotesize\ttfamily \#define vmsgtu\+\_\+vi\+\_\+u8m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgtu\_vi\_u8m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a78ca94ffc4e2f32cef7b317150080520}\label{riscv__vector_8h_a78ca94ffc4e2f32cef7b317150080520}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgtu\_vi\_u8m4\_m@{vmsgtu\_vi\_u8m4\_m}}
\index{vmsgtu\_vi\_u8m4\_m@{vmsgtu\_vi\_u8m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgtu\_vi\_u8m4\_m}{vmsgtu\_vi\_u8m4\_m}}
{\footnotesize\ttfamily \#define vmsgtu\+\_\+vi\+\_\+u8m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgtu\_vi\_u8m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a4844c216453a1f13f2717d8ee59ad543}\label{riscv__vector_8h_a4844c216453a1f13f2717d8ee59ad543}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgtu\_vi\_u8m8@{vmsgtu\_vi\_u8m8}}
\index{vmsgtu\_vi\_u8m8@{vmsgtu\_vi\_u8m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgtu\_vi\_u8m8}{vmsgtu\_vi\_u8m8}}
{\footnotesize\ttfamily \#define vmsgtu\+\_\+vi\+\_\+u8m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgtu\_vi\_u8m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aeda3dfc878635cff7f2f76b2ecf51772}\label{riscv__vector_8h_aeda3dfc878635cff7f2f76b2ecf51772}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgtu\_vi\_u8m8\_m@{vmsgtu\_vi\_u8m8\_m}}
\index{vmsgtu\_vi\_u8m8\_m@{vmsgtu\_vi\_u8m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgtu\_vi\_u8m8\_m}{vmsgtu\_vi\_u8m8\_m}}
{\footnotesize\ttfamily \#define vmsgtu\+\_\+vi\+\_\+u8m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsgtu\_vi\_u8m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a24d63d73ca542649550b25214398c4df}\label{riscv__vector_8h_a24d63d73ca542649550b25214398c4df}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsle\_vi\_i16m1@{vmsle\_vi\_i16m1}}
\index{vmsle\_vi\_i16m1@{vmsle\_vi\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsle\_vi\_i16m1}{vmsle\_vi\_i16m1}}
{\footnotesize\ttfamily \#define vmsle\+\_\+vi\+\_\+i16m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsle\_vi\_i16m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than or equal, signed

{\bfseries{vmsle\+\_\+vi\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsle.\+vi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_a948beb210aa1926b0839d1bd1571af15}\label{riscv__vector_8h_a948beb210aa1926b0839d1bd1571af15}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsle\_vi\_i16m1\_m@{vmsle\_vi\_i16m1\_m}}
\index{vmsle\_vi\_i16m1\_m@{vmsle\_vi\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsle\_vi\_i16m1\_m}{vmsle\_vi\_i16m1\_m}}
{\footnotesize\ttfamily \#define vmsle\+\_\+vi\+\_\+i16m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsle\_vi\_i16m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than or equal, signed（带掩码）

{\bfseries{vmsle\+\_\+vi\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsle.\+vi vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_a5f8e5c115f2d40cc28b211cb78890f0a}\label{riscv__vector_8h_a5f8e5c115f2d40cc28b211cb78890f0a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsle\_vi\_i16m2@{vmsle\_vi\_i16m2}}
\index{vmsle\_vi\_i16m2@{vmsle\_vi\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsle\_vi\_i16m2}{vmsle\_vi\_i16m2}}
{\footnotesize\ttfamily \#define vmsle\+\_\+vi\+\_\+i16m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsle\_vi\_i16m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aa96eb051f083c02c00dca321581a868c}\label{riscv__vector_8h_aa96eb051f083c02c00dca321581a868c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsle\_vi\_i16m2\_m@{vmsle\_vi\_i16m2\_m}}
\index{vmsle\_vi\_i16m2\_m@{vmsle\_vi\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsle\_vi\_i16m2\_m}{vmsle\_vi\_i16m2\_m}}
{\footnotesize\ttfamily \#define vmsle\+\_\+vi\+\_\+i16m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsle\_vi\_i16m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a3de2164f99eb6ea33d4b6bb747b80769}\label{riscv__vector_8h_a3de2164f99eb6ea33d4b6bb747b80769}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsle\_vi\_i16m4@{vmsle\_vi\_i16m4}}
\index{vmsle\_vi\_i16m4@{vmsle\_vi\_i16m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsle\_vi\_i16m4}{vmsle\_vi\_i16m4}}
{\footnotesize\ttfamily \#define vmsle\+\_\+vi\+\_\+i16m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsle\_vi\_i16m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a4ef4e2d7f440a3b14f75edc70d7edc53}\label{riscv__vector_8h_a4ef4e2d7f440a3b14f75edc70d7edc53}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsle\_vi\_i16m4\_m@{vmsle\_vi\_i16m4\_m}}
\index{vmsle\_vi\_i16m4\_m@{vmsle\_vi\_i16m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsle\_vi\_i16m4\_m}{vmsle\_vi\_i16m4\_m}}
{\footnotesize\ttfamily \#define vmsle\+\_\+vi\+\_\+i16m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsle\_vi\_i16m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ab79046c97d20ea0ade331dc567fba923}\label{riscv__vector_8h_ab79046c97d20ea0ade331dc567fba923}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsle\_vi\_i16m8@{vmsle\_vi\_i16m8}}
\index{vmsle\_vi\_i16m8@{vmsle\_vi\_i16m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsle\_vi\_i16m8}{vmsle\_vi\_i16m8}}
{\footnotesize\ttfamily \#define vmsle\+\_\+vi\+\_\+i16m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsle\_vi\_i16m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ad3397d907aec125ad4ae7fdc63addc0b}\label{riscv__vector_8h_ad3397d907aec125ad4ae7fdc63addc0b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsle\_vi\_i16m8\_m@{vmsle\_vi\_i16m8\_m}}
\index{vmsle\_vi\_i16m8\_m@{vmsle\_vi\_i16m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsle\_vi\_i16m8\_m}{vmsle\_vi\_i16m8\_m}}
{\footnotesize\ttfamily \#define vmsle\+\_\+vi\+\_\+i16m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsle\_vi\_i16m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_af2be35a70d45965ce231c26a1d114260}\label{riscv__vector_8h_af2be35a70d45965ce231c26a1d114260}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsle\_vi\_i32m1@{vmsle\_vi\_i32m1}}
\index{vmsle\_vi\_i32m1@{vmsle\_vi\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsle\_vi\_i32m1}{vmsle\_vi\_i32m1}}
{\footnotesize\ttfamily \#define vmsle\+\_\+vi\+\_\+i32m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsle\_vi\_i32m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than or equal, signed

{\bfseries{vmsle\+\_\+vi\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsle.\+vi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_aba2dd6c21b517f231eecdb6307d9b43b}\label{riscv__vector_8h_aba2dd6c21b517f231eecdb6307d9b43b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsle\_vi\_i32m1\_m@{vmsle\_vi\_i32m1\_m}}
\index{vmsle\_vi\_i32m1\_m@{vmsle\_vi\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsle\_vi\_i32m1\_m}{vmsle\_vi\_i32m1\_m}}
{\footnotesize\ttfamily \#define vmsle\+\_\+vi\+\_\+i32m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsle\_vi\_i32m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than or equal, signed（带掩码）

{\bfseries{vmsle\+\_\+vi\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsle.\+vi vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_ada7b321261443746f8bf9c994370b225}\label{riscv__vector_8h_ada7b321261443746f8bf9c994370b225}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsle\_vi\_i32m2@{vmsle\_vi\_i32m2}}
\index{vmsle\_vi\_i32m2@{vmsle\_vi\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsle\_vi\_i32m2}{vmsle\_vi\_i32m2}}
{\footnotesize\ttfamily \#define vmsle\+\_\+vi\+\_\+i32m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsle\_vi\_i32m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a118fa0186c68c6bf8c40eb747b26cbea}\label{riscv__vector_8h_a118fa0186c68c6bf8c40eb747b26cbea}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsle\_vi\_i32m2\_m@{vmsle\_vi\_i32m2\_m}}
\index{vmsle\_vi\_i32m2\_m@{vmsle\_vi\_i32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsle\_vi\_i32m2\_m}{vmsle\_vi\_i32m2\_m}}
{\footnotesize\ttfamily \#define vmsle\+\_\+vi\+\_\+i32m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsle\_vi\_i32m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a6688f87a26f8c134a4dd5df51f59ac27}\label{riscv__vector_8h_a6688f87a26f8c134a4dd5df51f59ac27}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsle\_vi\_i32m4@{vmsle\_vi\_i32m4}}
\index{vmsle\_vi\_i32m4@{vmsle\_vi\_i32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsle\_vi\_i32m4}{vmsle\_vi\_i32m4}}
{\footnotesize\ttfamily \#define vmsle\+\_\+vi\+\_\+i32m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsle\_vi\_i32m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aae439fbca589035830280afdff487bb5}\label{riscv__vector_8h_aae439fbca589035830280afdff487bb5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsle\_vi\_i32m4\_m@{vmsle\_vi\_i32m4\_m}}
\index{vmsle\_vi\_i32m4\_m@{vmsle\_vi\_i32m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsle\_vi\_i32m4\_m}{vmsle\_vi\_i32m4\_m}}
{\footnotesize\ttfamily \#define vmsle\+\_\+vi\+\_\+i32m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsle\_vi\_i32m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ae1bec0ffc098e4fceebcc310fc94147c}\label{riscv__vector_8h_ae1bec0ffc098e4fceebcc310fc94147c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsle\_vi\_i32m8@{vmsle\_vi\_i32m8}}
\index{vmsle\_vi\_i32m8@{vmsle\_vi\_i32m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsle\_vi\_i32m8}{vmsle\_vi\_i32m8}}
{\footnotesize\ttfamily \#define vmsle\+\_\+vi\+\_\+i32m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsle\_vi\_i32m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a084daeefc8daff615dc07a384a7e4813}\label{riscv__vector_8h_a084daeefc8daff615dc07a384a7e4813}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsle\_vi\_i32m8\_m@{vmsle\_vi\_i32m8\_m}}
\index{vmsle\_vi\_i32m8\_m@{vmsle\_vi\_i32m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsle\_vi\_i32m8\_m}{vmsle\_vi\_i32m8\_m}}
{\footnotesize\ttfamily \#define vmsle\+\_\+vi\+\_\+i32m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsle\_vi\_i32m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a39cb703c90c350ea0fbafef7f1c98808}\label{riscv__vector_8h_a39cb703c90c350ea0fbafef7f1c98808}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsle\_vi\_i8m1@{vmsle\_vi\_i8m1}}
\index{vmsle\_vi\_i8m1@{vmsle\_vi\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsle\_vi\_i8m1}{vmsle\_vi\_i8m1}}
{\footnotesize\ttfamily \#define vmsle\+\_\+vi\+\_\+i8m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsle\_vi\_i8m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than or equal, signed

{\bfseries{vmsle\+\_\+vi\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsle.\+vi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_a424b6c3c4e0aeb86b77eae21ef5d1409}\label{riscv__vector_8h_a424b6c3c4e0aeb86b77eae21ef5d1409}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsle\_vi\_i8m1\_m@{vmsle\_vi\_i8m1\_m}}
\index{vmsle\_vi\_i8m1\_m@{vmsle\_vi\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsle\_vi\_i8m1\_m}{vmsle\_vi\_i8m1\_m}}
{\footnotesize\ttfamily \#define vmsle\+\_\+vi\+\_\+i8m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsle\_vi\_i8m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than or equal, signed（带掩码）

{\bfseries{vmsle\+\_\+vi\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsle.\+vi vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_a46638c83f784bce511b10a47a94c301c}\label{riscv__vector_8h_a46638c83f784bce511b10a47a94c301c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsle\_vi\_i8m2@{vmsle\_vi\_i8m2}}
\index{vmsle\_vi\_i8m2@{vmsle\_vi\_i8m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsle\_vi\_i8m2}{vmsle\_vi\_i8m2}}
{\footnotesize\ttfamily \#define vmsle\+\_\+vi\+\_\+i8m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsle\_vi\_i8m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_af8251e4bd8d83101bcb011b7629919fe}\label{riscv__vector_8h_af8251e4bd8d83101bcb011b7629919fe}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsle\_vi\_i8m2\_m@{vmsle\_vi\_i8m2\_m}}
\index{vmsle\_vi\_i8m2\_m@{vmsle\_vi\_i8m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsle\_vi\_i8m2\_m}{vmsle\_vi\_i8m2\_m}}
{\footnotesize\ttfamily \#define vmsle\+\_\+vi\+\_\+i8m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsle\_vi\_i8m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ae5f9a99edf43987e7e21dc98b5c28041}\label{riscv__vector_8h_ae5f9a99edf43987e7e21dc98b5c28041}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsle\_vi\_i8m4@{vmsle\_vi\_i8m4}}
\index{vmsle\_vi\_i8m4@{vmsle\_vi\_i8m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsle\_vi\_i8m4}{vmsle\_vi\_i8m4}}
{\footnotesize\ttfamily \#define vmsle\+\_\+vi\+\_\+i8m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsle\_vi\_i8m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a3fe5158eda45599e46866384253d8beb}\label{riscv__vector_8h_a3fe5158eda45599e46866384253d8beb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsle\_vi\_i8m4\_m@{vmsle\_vi\_i8m4\_m}}
\index{vmsle\_vi\_i8m4\_m@{vmsle\_vi\_i8m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsle\_vi\_i8m4\_m}{vmsle\_vi\_i8m4\_m}}
{\footnotesize\ttfamily \#define vmsle\+\_\+vi\+\_\+i8m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsle\_vi\_i8m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a5d2e52c124603eeaec46c8671b5a231f}\label{riscv__vector_8h_a5d2e52c124603eeaec46c8671b5a231f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsle\_vi\_i8m8@{vmsle\_vi\_i8m8}}
\index{vmsle\_vi\_i8m8@{vmsle\_vi\_i8m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsle\_vi\_i8m8}{vmsle\_vi\_i8m8}}
{\footnotesize\ttfamily \#define vmsle\+\_\+vi\+\_\+i8m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsle\_vi\_i8m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ad4cbd1602fd351d2c432977c6fb4ddcf}\label{riscv__vector_8h_ad4cbd1602fd351d2c432977c6fb4ddcf}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsle\_vi\_i8m8\_m@{vmsle\_vi\_i8m8\_m}}
\index{vmsle\_vi\_i8m8\_m@{vmsle\_vi\_i8m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsle\_vi\_i8m8\_m}{vmsle\_vi\_i8m8\_m}}
{\footnotesize\ttfamily \#define vmsle\+\_\+vi\+\_\+i8m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsle\_vi\_i8m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ad7164edeb40bc92a462c7c1cef624228}\label{riscv__vector_8h_ad7164edeb40bc92a462c7c1cef624228}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsleu\_vi\_u16m1@{vmsleu\_vi\_u16m1}}
\index{vmsleu\_vi\_u16m1@{vmsleu\_vi\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsleu\_vi\_u16m1}{vmsleu\_vi\_u16m1}}
{\footnotesize\ttfamily \#define vmsleu\+\_\+vi\+\_\+u16m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsleu\_vi\_u16m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than or equal, unsigned

{\bfseries{vmsleu\+\_\+vi\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsleu.\+vi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_a68829c50737c697b4a1b52c3f67d6b37}\label{riscv__vector_8h_a68829c50737c697b4a1b52c3f67d6b37}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsleu\_vi\_u16m1\_m@{vmsleu\_vi\_u16m1\_m}}
\index{vmsleu\_vi\_u16m1\_m@{vmsleu\_vi\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsleu\_vi\_u16m1\_m}{vmsleu\_vi\_u16m1\_m}}
{\footnotesize\ttfamily \#define vmsleu\+\_\+vi\+\_\+u16m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsleu\_vi\_u16m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than or equal, unsigned（带掩码）

{\bfseries{vmsleu\+\_\+vi\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsleu.\+vi vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_aa38446ce63db23b135e3c19831e0150f}\label{riscv__vector_8h_aa38446ce63db23b135e3c19831e0150f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsleu\_vi\_u16m2@{vmsleu\_vi\_u16m2}}
\index{vmsleu\_vi\_u16m2@{vmsleu\_vi\_u16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsleu\_vi\_u16m2}{vmsleu\_vi\_u16m2}}
{\footnotesize\ttfamily \#define vmsleu\+\_\+vi\+\_\+u16m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsleu\_vi\_u16m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_abe66cb6dba8237dd896d3179d709ca2e}\label{riscv__vector_8h_abe66cb6dba8237dd896d3179d709ca2e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsleu\_vi\_u16m2\_m@{vmsleu\_vi\_u16m2\_m}}
\index{vmsleu\_vi\_u16m2\_m@{vmsleu\_vi\_u16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsleu\_vi\_u16m2\_m}{vmsleu\_vi\_u16m2\_m}}
{\footnotesize\ttfamily \#define vmsleu\+\_\+vi\+\_\+u16m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsleu\_vi\_u16m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ac892a078bf749032e42a49c7b6f97129}\label{riscv__vector_8h_ac892a078bf749032e42a49c7b6f97129}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsleu\_vi\_u16m4@{vmsleu\_vi\_u16m4}}
\index{vmsleu\_vi\_u16m4@{vmsleu\_vi\_u16m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsleu\_vi\_u16m4}{vmsleu\_vi\_u16m4}}
{\footnotesize\ttfamily \#define vmsleu\+\_\+vi\+\_\+u16m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsleu\_vi\_u16m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a8b0d885bd260a77368fda9568158fbe6}\label{riscv__vector_8h_a8b0d885bd260a77368fda9568158fbe6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsleu\_vi\_u16m4\_m@{vmsleu\_vi\_u16m4\_m}}
\index{vmsleu\_vi\_u16m4\_m@{vmsleu\_vi\_u16m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsleu\_vi\_u16m4\_m}{vmsleu\_vi\_u16m4\_m}}
{\footnotesize\ttfamily \#define vmsleu\+\_\+vi\+\_\+u16m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsleu\_vi\_u16m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a8501e07ead125e306282e928999e9dc3}\label{riscv__vector_8h_a8501e07ead125e306282e928999e9dc3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsleu\_vi\_u16m8@{vmsleu\_vi\_u16m8}}
\index{vmsleu\_vi\_u16m8@{vmsleu\_vi\_u16m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsleu\_vi\_u16m8}{vmsleu\_vi\_u16m8}}
{\footnotesize\ttfamily \#define vmsleu\+\_\+vi\+\_\+u16m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsleu\_vi\_u16m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aa0e4e300a4b1a080b4b8d279f1ae8171}\label{riscv__vector_8h_aa0e4e300a4b1a080b4b8d279f1ae8171}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsleu\_vi\_u16m8\_m@{vmsleu\_vi\_u16m8\_m}}
\index{vmsleu\_vi\_u16m8\_m@{vmsleu\_vi\_u16m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsleu\_vi\_u16m8\_m}{vmsleu\_vi\_u16m8\_m}}
{\footnotesize\ttfamily \#define vmsleu\+\_\+vi\+\_\+u16m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsleu\_vi\_u16m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a1dad46e3926d2cff94876abbd635b3c9}\label{riscv__vector_8h_a1dad46e3926d2cff94876abbd635b3c9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsleu\_vi\_u32m1@{vmsleu\_vi\_u32m1}}
\index{vmsleu\_vi\_u32m1@{vmsleu\_vi\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsleu\_vi\_u32m1}{vmsleu\_vi\_u32m1}}
{\footnotesize\ttfamily \#define vmsleu\+\_\+vi\+\_\+u32m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsleu\_vi\_u32m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than or equal, unsigned

{\bfseries{vmsleu\+\_\+vi\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsleu.\+vi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_ad5b68ef58aea27765ec07b92ef542fc0}\label{riscv__vector_8h_ad5b68ef58aea27765ec07b92ef542fc0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsleu\_vi\_u32m1\_m@{vmsleu\_vi\_u32m1\_m}}
\index{vmsleu\_vi\_u32m1\_m@{vmsleu\_vi\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsleu\_vi\_u32m1\_m}{vmsleu\_vi\_u32m1\_m}}
{\footnotesize\ttfamily \#define vmsleu\+\_\+vi\+\_\+u32m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsleu\_vi\_u32m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than or equal, unsigned（带掩码）

{\bfseries{vmsleu\+\_\+vi\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsleu.\+vi vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_ab27c7fda24a14663fe9fb326dac580a4}\label{riscv__vector_8h_ab27c7fda24a14663fe9fb326dac580a4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsleu\_vi\_u32m2@{vmsleu\_vi\_u32m2}}
\index{vmsleu\_vi\_u32m2@{vmsleu\_vi\_u32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsleu\_vi\_u32m2}{vmsleu\_vi\_u32m2}}
{\footnotesize\ttfamily \#define vmsleu\+\_\+vi\+\_\+u32m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsleu\_vi\_u32m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a245e24b9b0a61a6e91d6a7b301dd718b}\label{riscv__vector_8h_a245e24b9b0a61a6e91d6a7b301dd718b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsleu\_vi\_u32m2\_m@{vmsleu\_vi\_u32m2\_m}}
\index{vmsleu\_vi\_u32m2\_m@{vmsleu\_vi\_u32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsleu\_vi\_u32m2\_m}{vmsleu\_vi\_u32m2\_m}}
{\footnotesize\ttfamily \#define vmsleu\+\_\+vi\+\_\+u32m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsleu\_vi\_u32m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a6ae4c16afa900c38ef770bd7dc10c595}\label{riscv__vector_8h_a6ae4c16afa900c38ef770bd7dc10c595}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsleu\_vi\_u32m4@{vmsleu\_vi\_u32m4}}
\index{vmsleu\_vi\_u32m4@{vmsleu\_vi\_u32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsleu\_vi\_u32m4}{vmsleu\_vi\_u32m4}}
{\footnotesize\ttfamily \#define vmsleu\+\_\+vi\+\_\+u32m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsleu\_vi\_u32m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a6f63df063ccb1a7639abede7a4dfc0bb}\label{riscv__vector_8h_a6f63df063ccb1a7639abede7a4dfc0bb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsleu\_vi\_u32m4\_m@{vmsleu\_vi\_u32m4\_m}}
\index{vmsleu\_vi\_u32m4\_m@{vmsleu\_vi\_u32m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsleu\_vi\_u32m4\_m}{vmsleu\_vi\_u32m4\_m}}
{\footnotesize\ttfamily \#define vmsleu\+\_\+vi\+\_\+u32m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsleu\_vi\_u32m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ae3f1c9eb5617826c8177b73e81b7de1c}\label{riscv__vector_8h_ae3f1c9eb5617826c8177b73e81b7de1c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsleu\_vi\_u32m8@{vmsleu\_vi\_u32m8}}
\index{vmsleu\_vi\_u32m8@{vmsleu\_vi\_u32m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsleu\_vi\_u32m8}{vmsleu\_vi\_u32m8}}
{\footnotesize\ttfamily \#define vmsleu\+\_\+vi\+\_\+u32m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsleu\_vi\_u32m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_af1fe07a0d1b42638a89c53cf47477a16}\label{riscv__vector_8h_af1fe07a0d1b42638a89c53cf47477a16}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsleu\_vi\_u32m8\_m@{vmsleu\_vi\_u32m8\_m}}
\index{vmsleu\_vi\_u32m8\_m@{vmsleu\_vi\_u32m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsleu\_vi\_u32m8\_m}{vmsleu\_vi\_u32m8\_m}}
{\footnotesize\ttfamily \#define vmsleu\+\_\+vi\+\_\+u32m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsleu\_vi\_u32m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ac76ff3955566c0dce084d70887c38732}\label{riscv__vector_8h_ac76ff3955566c0dce084d70887c38732}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsleu\_vi\_u8m1@{vmsleu\_vi\_u8m1}}
\index{vmsleu\_vi\_u8m1@{vmsleu\_vi\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsleu\_vi\_u8m1}{vmsleu\_vi\_u8m1}}
{\footnotesize\ttfamily \#define vmsleu\+\_\+vi\+\_\+u8m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsleu\_vi\_u8m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than or equal, unsigned

{\bfseries{vmsleu\+\_\+vi\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsleu.\+vi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_a1a21d655f2ab9c8d6c7ca0e4a800f6b1}\label{riscv__vector_8h_a1a21d655f2ab9c8d6c7ca0e4a800f6b1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsleu\_vi\_u8m1\_m@{vmsleu\_vi\_u8m1\_m}}
\index{vmsleu\_vi\_u8m1\_m@{vmsleu\_vi\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsleu\_vi\_u8m1\_m}{vmsleu\_vi\_u8m1\_m}}
{\footnotesize\ttfamily \#define vmsleu\+\_\+vi\+\_\+u8m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsleu\_vi\_u8m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than or equal, unsigned（带掩码）

{\bfseries{vmsleu\+\_\+vi\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsleu.\+vi vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_aaec8c3b388d56c67722db2d5ca263714}\label{riscv__vector_8h_aaec8c3b388d56c67722db2d5ca263714}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsleu\_vi\_u8m2@{vmsleu\_vi\_u8m2}}
\index{vmsleu\_vi\_u8m2@{vmsleu\_vi\_u8m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsleu\_vi\_u8m2}{vmsleu\_vi\_u8m2}}
{\footnotesize\ttfamily \#define vmsleu\+\_\+vi\+\_\+u8m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsleu\_vi\_u8m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a2c8e559901791c17c843c7c98ab25c28}\label{riscv__vector_8h_a2c8e559901791c17c843c7c98ab25c28}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsleu\_vi\_u8m2\_m@{vmsleu\_vi\_u8m2\_m}}
\index{vmsleu\_vi\_u8m2\_m@{vmsleu\_vi\_u8m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsleu\_vi\_u8m2\_m}{vmsleu\_vi\_u8m2\_m}}
{\footnotesize\ttfamily \#define vmsleu\+\_\+vi\+\_\+u8m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsleu\_vi\_u8m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ae121810c7df934527cde6feaf10fccae}\label{riscv__vector_8h_ae121810c7df934527cde6feaf10fccae}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsleu\_vi\_u8m4@{vmsleu\_vi\_u8m4}}
\index{vmsleu\_vi\_u8m4@{vmsleu\_vi\_u8m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsleu\_vi\_u8m4}{vmsleu\_vi\_u8m4}}
{\footnotesize\ttfamily \#define vmsleu\+\_\+vi\+\_\+u8m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsleu\_vi\_u8m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ab2bbd7f00a358b67bc6db1b3356b9c25}\label{riscv__vector_8h_ab2bbd7f00a358b67bc6db1b3356b9c25}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsleu\_vi\_u8m4\_m@{vmsleu\_vi\_u8m4\_m}}
\index{vmsleu\_vi\_u8m4\_m@{vmsleu\_vi\_u8m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsleu\_vi\_u8m4\_m}{vmsleu\_vi\_u8m4\_m}}
{\footnotesize\ttfamily \#define vmsleu\+\_\+vi\+\_\+u8m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsleu\_vi\_u8m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ad3550ef28404b5d05f3fa17e719e5c71}\label{riscv__vector_8h_ad3550ef28404b5d05f3fa17e719e5c71}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsleu\_vi\_u8m8@{vmsleu\_vi\_u8m8}}
\index{vmsleu\_vi\_u8m8@{vmsleu\_vi\_u8m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsleu\_vi\_u8m8}{vmsleu\_vi\_u8m8}}
{\footnotesize\ttfamily \#define vmsleu\+\_\+vi\+\_\+u8m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsleu\_vi\_u8m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a8ba33fb958cabe60b66f889190dec5f8}\label{riscv__vector_8h_a8ba33fb958cabe60b66f889190dec5f8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsleu\_vi\_u8m8\_m@{vmsleu\_vi\_u8m8\_m}}
\index{vmsleu\_vi\_u8m8\_m@{vmsleu\_vi\_u8m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsleu\_vi\_u8m8\_m}{vmsleu\_vi\_u8m8\_m}}
{\footnotesize\ttfamily \#define vmsleu\+\_\+vi\+\_\+u8m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsleu\_vi\_u8m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a817983067325e22900f0024609c63d83}\label{riscv__vector_8h_a817983067325e22900f0024609c63d83}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vi\_i16m1@{vmsne\_vi\_i16m1}}
\index{vmsne\_vi\_i16m1@{vmsne\_vi\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vi\_i16m1}{vmsne\_vi\_i16m1}}
{\footnotesize\ttfamily \#define vmsne\+\_\+vi\+\_\+i16m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsne\_vi\_i16m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Comparison Instructions not equal

{\bfseries{vmsne\+\_\+vi\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsne.\+vi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_a37a4fc7f2866b388dea136fc9a95b877}\label{riscv__vector_8h_a37a4fc7f2866b388dea136fc9a95b877}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vi\_i16m1\_m@{vmsne\_vi\_i16m1\_m}}
\index{vmsne\_vi\_i16m1\_m@{vmsne\_vi\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vi\_i16m1\_m}{vmsne\_vi\_i16m1\_m}}
{\footnotesize\ttfamily \#define vmsne\+\_\+vi\+\_\+i16m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsne\_vi\_i16m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Comparison Instructions not equal（带掩码）

{\bfseries{vmsne\+\_\+vi\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsne.\+vi vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_aa4752a34e871d27f6953b1b7d425fa5a}\label{riscv__vector_8h_aa4752a34e871d27f6953b1b7d425fa5a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vi\_i16m2@{vmsne\_vi\_i16m2}}
\index{vmsne\_vi\_i16m2@{vmsne\_vi\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vi\_i16m2}{vmsne\_vi\_i16m2}}
{\footnotesize\ttfamily \#define vmsne\+\_\+vi\+\_\+i16m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsne\_vi\_i16m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ac2e5074b3168667db8b4a00b07c89bca}\label{riscv__vector_8h_ac2e5074b3168667db8b4a00b07c89bca}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vi\_i16m2\_m@{vmsne\_vi\_i16m2\_m}}
\index{vmsne\_vi\_i16m2\_m@{vmsne\_vi\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vi\_i16m2\_m}{vmsne\_vi\_i16m2\_m}}
{\footnotesize\ttfamily \#define vmsne\+\_\+vi\+\_\+i16m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsne\_vi\_i16m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a171410b4311893b6f782098bd6b76b16}\label{riscv__vector_8h_a171410b4311893b6f782098bd6b76b16}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vi\_i16m4@{vmsne\_vi\_i16m4}}
\index{vmsne\_vi\_i16m4@{vmsne\_vi\_i16m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vi\_i16m4}{vmsne\_vi\_i16m4}}
{\footnotesize\ttfamily \#define vmsne\+\_\+vi\+\_\+i16m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsne\_vi\_i16m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a453c0f7ec774290bc9b75cab630594a8}\label{riscv__vector_8h_a453c0f7ec774290bc9b75cab630594a8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vi\_i16m4\_m@{vmsne\_vi\_i16m4\_m}}
\index{vmsne\_vi\_i16m4\_m@{vmsne\_vi\_i16m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vi\_i16m4\_m}{vmsne\_vi\_i16m4\_m}}
{\footnotesize\ttfamily \#define vmsne\+\_\+vi\+\_\+i16m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsne\_vi\_i16m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a6c37f151336df377b9a782b90a9935bc}\label{riscv__vector_8h_a6c37f151336df377b9a782b90a9935bc}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vi\_i16m8@{vmsne\_vi\_i16m8}}
\index{vmsne\_vi\_i16m8@{vmsne\_vi\_i16m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vi\_i16m8}{vmsne\_vi\_i16m8}}
{\footnotesize\ttfamily \#define vmsne\+\_\+vi\+\_\+i16m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsne\_vi\_i16m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a96373ea6efdcfa85db5e8f0e2951fb38}\label{riscv__vector_8h_a96373ea6efdcfa85db5e8f0e2951fb38}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vi\_i16m8\_m@{vmsne\_vi\_i16m8\_m}}
\index{vmsne\_vi\_i16m8\_m@{vmsne\_vi\_i16m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vi\_i16m8\_m}{vmsne\_vi\_i16m8\_m}}
{\footnotesize\ttfamily \#define vmsne\+\_\+vi\+\_\+i16m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsne\_vi\_i16m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_af23f8632765bb842adbccdfe48a40e9b}\label{riscv__vector_8h_af23f8632765bb842adbccdfe48a40e9b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vi\_i32m1@{vmsne\_vi\_i32m1}}
\index{vmsne\_vi\_i32m1@{vmsne\_vi\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vi\_i32m1}{vmsne\_vi\_i32m1}}
{\footnotesize\ttfamily \#define vmsne\+\_\+vi\+\_\+i32m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsne\_vi\_i32m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Comparison Instructions not equal

{\bfseries{vmsne\+\_\+vi\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsne.\+vi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_a0143cfbf9001a058329b96820ab97792}\label{riscv__vector_8h_a0143cfbf9001a058329b96820ab97792}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vi\_i32m1\_m@{vmsne\_vi\_i32m1\_m}}
\index{vmsne\_vi\_i32m1\_m@{vmsne\_vi\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vi\_i32m1\_m}{vmsne\_vi\_i32m1\_m}}
{\footnotesize\ttfamily \#define vmsne\+\_\+vi\+\_\+i32m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsne\_vi\_i32m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Comparison Instructions not equal（带掩码）

{\bfseries{vmsne\+\_\+vi\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsne.\+vi vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_a97f38cab3f8423ee7f052535fefd2d2b}\label{riscv__vector_8h_a97f38cab3f8423ee7f052535fefd2d2b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vi\_i32m2@{vmsne\_vi\_i32m2}}
\index{vmsne\_vi\_i32m2@{vmsne\_vi\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vi\_i32m2}{vmsne\_vi\_i32m2}}
{\footnotesize\ttfamily \#define vmsne\+\_\+vi\+\_\+i32m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsne\_vi\_i32m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a2347009344871a19ad99ef0b27e38373}\label{riscv__vector_8h_a2347009344871a19ad99ef0b27e38373}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vi\_i32m2\_m@{vmsne\_vi\_i32m2\_m}}
\index{vmsne\_vi\_i32m2\_m@{vmsne\_vi\_i32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vi\_i32m2\_m}{vmsne\_vi\_i32m2\_m}}
{\footnotesize\ttfamily \#define vmsne\+\_\+vi\+\_\+i32m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsne\_vi\_i32m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a1ad29058279745a9709f949e5b9a89f0}\label{riscv__vector_8h_a1ad29058279745a9709f949e5b9a89f0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vi\_i32m4@{vmsne\_vi\_i32m4}}
\index{vmsne\_vi\_i32m4@{vmsne\_vi\_i32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vi\_i32m4}{vmsne\_vi\_i32m4}}
{\footnotesize\ttfamily \#define vmsne\+\_\+vi\+\_\+i32m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsne\_vi\_i32m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a3b12f08f9e04fd8f85e0343e1f348df9}\label{riscv__vector_8h_a3b12f08f9e04fd8f85e0343e1f348df9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vi\_i32m4\_m@{vmsne\_vi\_i32m4\_m}}
\index{vmsne\_vi\_i32m4\_m@{vmsne\_vi\_i32m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vi\_i32m4\_m}{vmsne\_vi\_i32m4\_m}}
{\footnotesize\ttfamily \#define vmsne\+\_\+vi\+\_\+i32m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsne\_vi\_i32m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a42d790ce68626f285b239a45d795a608}\label{riscv__vector_8h_a42d790ce68626f285b239a45d795a608}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vi\_i32m8@{vmsne\_vi\_i32m8}}
\index{vmsne\_vi\_i32m8@{vmsne\_vi\_i32m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vi\_i32m8}{vmsne\_vi\_i32m8}}
{\footnotesize\ttfamily \#define vmsne\+\_\+vi\+\_\+i32m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsne\_vi\_i32m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a1b6efd44feec5f0c458c5dbe74d6065d}\label{riscv__vector_8h_a1b6efd44feec5f0c458c5dbe74d6065d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vi\_i32m8\_m@{vmsne\_vi\_i32m8\_m}}
\index{vmsne\_vi\_i32m8\_m@{vmsne\_vi\_i32m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vi\_i32m8\_m}{vmsne\_vi\_i32m8\_m}}
{\footnotesize\ttfamily \#define vmsne\+\_\+vi\+\_\+i32m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsne\_vi\_i32m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a7b9b5a498a42f8335f6dd6cb3122bdc2}\label{riscv__vector_8h_a7b9b5a498a42f8335f6dd6cb3122bdc2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vi\_i8m1@{vmsne\_vi\_i8m1}}
\index{vmsne\_vi\_i8m1@{vmsne\_vi\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vi\_i8m1}{vmsne\_vi\_i8m1}}
{\footnotesize\ttfamily \#define vmsne\+\_\+vi\+\_\+i8m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsne\_vi\_i8m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Comparison Instructions not equal

{\bfseries{vmsne\+\_\+vi\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsne.\+vi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_aeeddec505421809136fc93a0ca9c9f96}\label{riscv__vector_8h_aeeddec505421809136fc93a0ca9c9f96}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vi\_i8m1\_m@{vmsne\_vi\_i8m1\_m}}
\index{vmsne\_vi\_i8m1\_m@{vmsne\_vi\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vi\_i8m1\_m}{vmsne\_vi\_i8m1\_m}}
{\footnotesize\ttfamily \#define vmsne\+\_\+vi\+\_\+i8m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsne\_vi\_i8m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Comparison Instructions not equal（带掩码）

{\bfseries{vmsne\+\_\+vi\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op3\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsne.\+vi vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_a060740f315ac3d32f7a988a3e6e6bde1}\label{riscv__vector_8h_a060740f315ac3d32f7a988a3e6e6bde1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vi\_i8m2@{vmsne\_vi\_i8m2}}
\index{vmsne\_vi\_i8m2@{vmsne\_vi\_i8m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vi\_i8m2}{vmsne\_vi\_i8m2}}
{\footnotesize\ttfamily \#define vmsne\+\_\+vi\+\_\+i8m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsne\_vi\_i8m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a6d36a41835e8cdda3218d92edd674977}\label{riscv__vector_8h_a6d36a41835e8cdda3218d92edd674977}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vi\_i8m2\_m@{vmsne\_vi\_i8m2\_m}}
\index{vmsne\_vi\_i8m2\_m@{vmsne\_vi\_i8m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vi\_i8m2\_m}{vmsne\_vi\_i8m2\_m}}
{\footnotesize\ttfamily \#define vmsne\+\_\+vi\+\_\+i8m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsne\_vi\_i8m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a879eb9d5586eec00606c85cfc126c134}\label{riscv__vector_8h_a879eb9d5586eec00606c85cfc126c134}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vi\_i8m4@{vmsne\_vi\_i8m4}}
\index{vmsne\_vi\_i8m4@{vmsne\_vi\_i8m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vi\_i8m4}{vmsne\_vi\_i8m4}}
{\footnotesize\ttfamily \#define vmsne\+\_\+vi\+\_\+i8m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsne\_vi\_i8m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ab71e9e32d912a36cc168c6c701958339}\label{riscv__vector_8h_ab71e9e32d912a36cc168c6c701958339}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vi\_i8m4\_m@{vmsne\_vi\_i8m4\_m}}
\index{vmsne\_vi\_i8m4\_m@{vmsne\_vi\_i8m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vi\_i8m4\_m}{vmsne\_vi\_i8m4\_m}}
{\footnotesize\ttfamily \#define vmsne\+\_\+vi\+\_\+i8m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsne\_vi\_i8m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ab48ab6c639217f5de0eeee513fa751a1}\label{riscv__vector_8h_ab48ab6c639217f5de0eeee513fa751a1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vi\_i8m8@{vmsne\_vi\_i8m8}}
\index{vmsne\_vi\_i8m8@{vmsne\_vi\_i8m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vi\_i8m8}{vmsne\_vi\_i8m8}}
{\footnotesize\ttfamily \#define vmsne\+\_\+vi\+\_\+i8m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsne\_vi\_i8m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a8704e2bf08a64369d82bae7f27879a3a}\label{riscv__vector_8h_a8704e2bf08a64369d82bae7f27879a3a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vi\_i8m8\_m@{vmsne\_vi\_i8m8\_m}}
\index{vmsne\_vi\_i8m8\_m@{vmsne\_vi\_i8m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vi\_i8m8\_m}{vmsne\_vi\_i8m8\_m}}
{\footnotesize\ttfamily \#define vmsne\+\_\+vi\+\_\+i8m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vmask\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vmsne\_vi\_i8m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a90e63f9d248de842cc10adf2cc9d6c09}\label{riscv__vector_8h_a90e63f9d248de842cc10adf2cc9d6c09}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmv\_v\_i\_i16m1@{vmv\_v\_i\_i16m1}}
\index{vmv\_v\_i\_i16m1@{vmv\_v\_i\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmv\_v\_i\_i16m1}{vmv\_v\_i\_i16m1}}
{\footnotesize\ttfamily \#define vmv\+\_\+v\+\_\+i\+\_\+i16m1(\begin{DoxyParamCaption}\item[{}]{src }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vmv\_v\_i\_i16m1(src);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Move Instructions ~\newline


{\bfseries{vmv\+\_\+v\+\_\+i\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmv.\+v.\+i vd, imm \mbox{\Hypertarget{riscv__vector_8h_a9160b9634143ed4e1cae2904bc511aed}\label{riscv__vector_8h_a9160b9634143ed4e1cae2904bc511aed}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmv\_v\_i\_i16m2@{vmv\_v\_i\_i16m2}}
\index{vmv\_v\_i\_i16m2@{vmv\_v\_i\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmv\_v\_i\_i16m2}{vmv\_v\_i\_i16m2}}
{\footnotesize\ttfamily \#define vmv\+\_\+v\+\_\+i\+\_\+i16m2(\begin{DoxyParamCaption}\item[{}]{src }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vmv\_v\_i\_i16m2(src);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a9bf5d81b6f643ec75f7bac7f19f3b873}\label{riscv__vector_8h_a9bf5d81b6f643ec75f7bac7f19f3b873}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmv\_v\_i\_i16m4@{vmv\_v\_i\_i16m4}}
\index{vmv\_v\_i\_i16m4@{vmv\_v\_i\_i16m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmv\_v\_i\_i16m4}{vmv\_v\_i\_i16m4}}
{\footnotesize\ttfamily \#define vmv\+\_\+v\+\_\+i\+\_\+i16m4(\begin{DoxyParamCaption}\item[{}]{src }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vmv\_v\_i\_i16m4(src);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a6d618ae5d1c33f418871cb3fda10097e}\label{riscv__vector_8h_a6d618ae5d1c33f418871cb3fda10097e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmv\_v\_i\_i16m8@{vmv\_v\_i\_i16m8}}
\index{vmv\_v\_i\_i16m8@{vmv\_v\_i\_i16m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmv\_v\_i\_i16m8}{vmv\_v\_i\_i16m8}}
{\footnotesize\ttfamily \#define vmv\+\_\+v\+\_\+i\+\_\+i16m8(\begin{DoxyParamCaption}\item[{}]{src }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vmv\_v\_i\_i16m8(src);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ade9257fc14f8d8509e5d7c8a65691194}\label{riscv__vector_8h_ade9257fc14f8d8509e5d7c8a65691194}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmv\_v\_i\_i32m1@{vmv\_v\_i\_i32m1}}
\index{vmv\_v\_i\_i32m1@{vmv\_v\_i\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmv\_v\_i\_i32m1}{vmv\_v\_i\_i32m1}}
{\footnotesize\ttfamily \#define vmv\+\_\+v\+\_\+i\+\_\+i32m1(\begin{DoxyParamCaption}\item[{}]{src }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vmv\_v\_i\_i32m1(src);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Move Instructions ~\newline


{\bfseries{vmv\+\_\+v\+\_\+i\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmv.\+v.\+i vd, imm \mbox{\Hypertarget{riscv__vector_8h_a10e1831d660a485ed88aa3e31487dd90}\label{riscv__vector_8h_a10e1831d660a485ed88aa3e31487dd90}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmv\_v\_i\_i32m2@{vmv\_v\_i\_i32m2}}
\index{vmv\_v\_i\_i32m2@{vmv\_v\_i\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmv\_v\_i\_i32m2}{vmv\_v\_i\_i32m2}}
{\footnotesize\ttfamily \#define vmv\+\_\+v\+\_\+i\+\_\+i32m2(\begin{DoxyParamCaption}\item[{}]{src }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vmv\_v\_i\_i32m2(src);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ae71fb4de5f667f7fe1a9d1a6985ac3c3}\label{riscv__vector_8h_ae71fb4de5f667f7fe1a9d1a6985ac3c3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmv\_v\_i\_i32m4@{vmv\_v\_i\_i32m4}}
\index{vmv\_v\_i\_i32m4@{vmv\_v\_i\_i32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmv\_v\_i\_i32m4}{vmv\_v\_i\_i32m4}}
{\footnotesize\ttfamily \#define vmv\+\_\+v\+\_\+i\+\_\+i32m4(\begin{DoxyParamCaption}\item[{}]{src }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vmv\_v\_i\_i32m4(src);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_acefc92b27f14c39fc7e1c408f3c2b860}\label{riscv__vector_8h_acefc92b27f14c39fc7e1c408f3c2b860}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmv\_v\_i\_i32m8@{vmv\_v\_i\_i32m8}}
\index{vmv\_v\_i\_i32m8@{vmv\_v\_i\_i32m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmv\_v\_i\_i32m8}{vmv\_v\_i\_i32m8}}
{\footnotesize\ttfamily \#define vmv\+\_\+v\+\_\+i\+\_\+i32m8(\begin{DoxyParamCaption}\item[{}]{src }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vmv\_v\_i\_i32m8(src);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a61565063b7ada18ba24b582541469dd6}\label{riscv__vector_8h_a61565063b7ada18ba24b582541469dd6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmv\_v\_i\_i8m1@{vmv\_v\_i\_i8m1}}
\index{vmv\_v\_i\_i8m1@{vmv\_v\_i\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmv\_v\_i\_i8m1}{vmv\_v\_i\_i8m1}}
{\footnotesize\ttfamily \#define vmv\+\_\+v\+\_\+i\+\_\+i8m1(\begin{DoxyParamCaption}\item[{}]{src }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vmv\_v\_i\_i8m1(src);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Move Instructions ~\newline


{\bfseries{vmv\+\_\+v\+\_\+i\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmv.\+v.\+i vd, imm \mbox{\Hypertarget{riscv__vector_8h_a1c480a656683bee54ec5ae3b2b53b2fa}\label{riscv__vector_8h_a1c480a656683bee54ec5ae3b2b53b2fa}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmv\_v\_i\_i8m2@{vmv\_v\_i\_i8m2}}
\index{vmv\_v\_i\_i8m2@{vmv\_v\_i\_i8m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmv\_v\_i\_i8m2}{vmv\_v\_i\_i8m2}}
{\footnotesize\ttfamily \#define vmv\+\_\+v\+\_\+i\+\_\+i8m2(\begin{DoxyParamCaption}\item[{}]{src }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vmv\_v\_i\_i8m2(src);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a6572e7efa3e032276b6993b1b4350174}\label{riscv__vector_8h_a6572e7efa3e032276b6993b1b4350174}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmv\_v\_i\_i8m4@{vmv\_v\_i\_i8m4}}
\index{vmv\_v\_i\_i8m4@{vmv\_v\_i\_i8m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmv\_v\_i\_i8m4}{vmv\_v\_i\_i8m4}}
{\footnotesize\ttfamily \#define vmv\+\_\+v\+\_\+i\+\_\+i8m4(\begin{DoxyParamCaption}\item[{}]{src }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vmv\_v\_i\_i8m4(src);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_acd22f53a77ce00f4e683c44849e77214}\label{riscv__vector_8h_acd22f53a77ce00f4e683c44849e77214}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmv\_v\_i\_i8m8@{vmv\_v\_i\_i8m8}}
\index{vmv\_v\_i\_i8m8@{vmv\_v\_i\_i8m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmv\_v\_i\_i8m8}{vmv\_v\_i\_i8m8}}
{\footnotesize\ttfamily \#define vmv\+\_\+v\+\_\+i\+\_\+i8m8(\begin{DoxyParamCaption}\item[{}]{src }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vmv\_v\_i\_i8m8(src);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a0e1d206dfdc9f762e18fdfd9b86b2cae}\label{riscv__vector_8h_a0e1d206dfdc9f762e18fdfd9b86b2cae}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmv\_v\_i\_u16m1@{vmv\_v\_i\_u16m1}}
\index{vmv\_v\_i\_u16m1@{vmv\_v\_i\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmv\_v\_i\_u16m1}{vmv\_v\_i\_u16m1}}
{\footnotesize\ttfamily \#define vmv\+\_\+v\+\_\+i\+\_\+u16m1(\begin{DoxyParamCaption}\item[{}]{src }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vmv\_v\_i\_u16m1(src);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Move Instructions ~\newline


{\bfseries{vmv\+\_\+v\+\_\+i\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值： vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmv.\+v.\+i vd, uimm \mbox{\Hypertarget{riscv__vector_8h_a9da8d203a764cf49f25e6d84869c10a9}\label{riscv__vector_8h_a9da8d203a764cf49f25e6d84869c10a9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmv\_v\_i\_u16m2@{vmv\_v\_i\_u16m2}}
\index{vmv\_v\_i\_u16m2@{vmv\_v\_i\_u16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmv\_v\_i\_u16m2}{vmv\_v\_i\_u16m2}}
{\footnotesize\ttfamily \#define vmv\+\_\+v\+\_\+i\+\_\+u16m2(\begin{DoxyParamCaption}\item[{}]{src }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vmv\_v\_i\_u16m2(src);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_afcecb4a44e4bbf47a5fefb17c2980312}\label{riscv__vector_8h_afcecb4a44e4bbf47a5fefb17c2980312}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmv\_v\_i\_u16m4@{vmv\_v\_i\_u16m4}}
\index{vmv\_v\_i\_u16m4@{vmv\_v\_i\_u16m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmv\_v\_i\_u16m4}{vmv\_v\_i\_u16m4}}
{\footnotesize\ttfamily \#define vmv\+\_\+v\+\_\+i\+\_\+u16m4(\begin{DoxyParamCaption}\item[{}]{src }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vmv\_v\_i\_u16m4(src);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a45bb895e1af1c78eb5df40b4a814a12b}\label{riscv__vector_8h_a45bb895e1af1c78eb5df40b4a814a12b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmv\_v\_i\_u16m8@{vmv\_v\_i\_u16m8}}
\index{vmv\_v\_i\_u16m8@{vmv\_v\_i\_u16m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmv\_v\_i\_u16m8}{vmv\_v\_i\_u16m8}}
{\footnotesize\ttfamily \#define vmv\+\_\+v\+\_\+i\+\_\+u16m8(\begin{DoxyParamCaption}\item[{}]{src }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vmv\_v\_i\_u16m8(src);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a47c17c03acf28fd241a0841e2d445018}\label{riscv__vector_8h_a47c17c03acf28fd241a0841e2d445018}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmv\_v\_i\_u32m1@{vmv\_v\_i\_u32m1}}
\index{vmv\_v\_i\_u32m1@{vmv\_v\_i\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmv\_v\_i\_u32m1}{vmv\_v\_i\_u32m1}}
{\footnotesize\ttfamily \#define vmv\+\_\+v\+\_\+i\+\_\+u32m1(\begin{DoxyParamCaption}\item[{}]{src }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vmv\_v\_i\_u32m1(src);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Move Instructions ~\newline


{\bfseries{vmv\+\_\+v\+\_\+i\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值： vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmv.\+v.\+i vd, uimm \mbox{\Hypertarget{riscv__vector_8h_a69b9a761cf4542ffc43974189b38fdf1}\label{riscv__vector_8h_a69b9a761cf4542ffc43974189b38fdf1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmv\_v\_i\_u32m2@{vmv\_v\_i\_u32m2}}
\index{vmv\_v\_i\_u32m2@{vmv\_v\_i\_u32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmv\_v\_i\_u32m2}{vmv\_v\_i\_u32m2}}
{\footnotesize\ttfamily \#define vmv\+\_\+v\+\_\+i\+\_\+u32m2(\begin{DoxyParamCaption}\item[{}]{src }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vmv\_v\_i\_u32m2(src);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a8dd88ba52335a646c881da2514d4915f}\label{riscv__vector_8h_a8dd88ba52335a646c881da2514d4915f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmv\_v\_i\_u32m4@{vmv\_v\_i\_u32m4}}
\index{vmv\_v\_i\_u32m4@{vmv\_v\_i\_u32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmv\_v\_i\_u32m4}{vmv\_v\_i\_u32m4}}
{\footnotesize\ttfamily \#define vmv\+\_\+v\+\_\+i\+\_\+u32m4(\begin{DoxyParamCaption}\item[{}]{src }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vmv\_v\_i\_u32m4(src);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a2a036921dfb3fa69ac945bf36b9ae058}\label{riscv__vector_8h_a2a036921dfb3fa69ac945bf36b9ae058}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmv\_v\_i\_u32m8@{vmv\_v\_i\_u32m8}}
\index{vmv\_v\_i\_u32m8@{vmv\_v\_i\_u32m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmv\_v\_i\_u32m8}{vmv\_v\_i\_u32m8}}
{\footnotesize\ttfamily \#define vmv\+\_\+v\+\_\+i\+\_\+u32m8(\begin{DoxyParamCaption}\item[{}]{src }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vmv\_v\_i\_u32m8(src);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ad57ec96207448364fa09cd5202d809c8}\label{riscv__vector_8h_ad57ec96207448364fa09cd5202d809c8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmv\_v\_i\_u8m1@{vmv\_v\_i\_u8m1}}
\index{vmv\_v\_i\_u8m1@{vmv\_v\_i\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmv\_v\_i\_u8m1}{vmv\_v\_i\_u8m1}}
{\footnotesize\ttfamily \#define vmv\+\_\+v\+\_\+i\+\_\+u8m1(\begin{DoxyParamCaption}\item[{}]{src }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vmv\_v\_i\_u8m1(src);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Integer Move Instructions ~\newline


{\bfseries{vmv\+\_\+v\+\_\+i\+\_\+u8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值： vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值： vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值： vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值： vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmv.\+v.\+i vd, uimm \mbox{\Hypertarget{riscv__vector_8h_a28b8f6ddb6856611057abfbc35a3957e}\label{riscv__vector_8h_a28b8f6ddb6856611057abfbc35a3957e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmv\_v\_i\_u8m2@{vmv\_v\_i\_u8m2}}
\index{vmv\_v\_i\_u8m2@{vmv\_v\_i\_u8m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmv\_v\_i\_u8m2}{vmv\_v\_i\_u8m2}}
{\footnotesize\ttfamily \#define vmv\+\_\+v\+\_\+i\+\_\+u8m2(\begin{DoxyParamCaption}\item[{}]{src }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vmv\_v\_i\_u8m2(src);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a5e7e7d1aa80edc47caaa8ca17e95b000}\label{riscv__vector_8h_a5e7e7d1aa80edc47caaa8ca17e95b000}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmv\_v\_i\_u8m4@{vmv\_v\_i\_u8m4}}
\index{vmv\_v\_i\_u8m4@{vmv\_v\_i\_u8m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmv\_v\_i\_u8m4}{vmv\_v\_i\_u8m4}}
{\footnotesize\ttfamily \#define vmv\+\_\+v\+\_\+i\+\_\+u8m4(\begin{DoxyParamCaption}\item[{}]{src }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vmv\_v\_i\_u8m4(src);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a9c1ca331e618f0de6dae7ae2ed024c80}\label{riscv__vector_8h_a9c1ca331e618f0de6dae7ae2ed024c80}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmv\_v\_i\_u8m8@{vmv\_v\_i\_u8m8}}
\index{vmv\_v\_i\_u8m8@{vmv\_v\_i\_u8m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmv\_v\_i\_u8m8}{vmv\_v\_i\_u8m8}}
{\footnotesize\ttfamily \#define vmv\+\_\+v\+\_\+i\+\_\+u8m8(\begin{DoxyParamCaption}\item[{}]{src }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vmv\_v\_i\_u8m8(src);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a79ca4fd468a9c6a2e32b83cec73e2051}\label{riscv__vector_8h_a79ca4fd468a9c6a2e32b83cec73e2051}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclip\_wi\_i16m1@{vnclip\_wi\_i16m1}}
\index{vnclip\_wi\_i16m1@{vnclip\_wi\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclip\_wi\_i16m1}{vnclip\_wi\_i16m1}}
{\footnotesize\ttfamily \#define vnclip\+\_\+wi\+\_\+i16m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vnclip\_wi\_i16m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Narrowing Fixed-\/\+Point Clip Instructions

{\bfseries{vnclip\+\_\+wi\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnclip.\+wi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_ac9c2a7164ea392a1f15bc386c2001b1d}\label{riscv__vector_8h_ac9c2a7164ea392a1f15bc386c2001b1d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclip\_wi\_i16m1\_m@{vnclip\_wi\_i16m1\_m}}
\index{vnclip\_wi\_i16m1\_m@{vnclip\_wi\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclip\_wi\_i16m1\_m}{vnclip\_wi\_i16m1\_m}}
{\footnotesize\ttfamily \#define vnclip\+\_\+wi\+\_\+i16m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vnclip\_wi\_i16m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Narrowing Fixed-\/\+Point Clip Instructions (带掩码)

{\bfseries{vnclip\+\_\+wi\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnclip.\+wi vd, vs2, uimm, vm \mbox{\Hypertarget{riscv__vector_8h_a7e7fc38dadc74d8a117ac26b685a87db}\label{riscv__vector_8h_a7e7fc38dadc74d8a117ac26b685a87db}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclip\_wi\_i16m2@{vnclip\_wi\_i16m2}}
\index{vnclip\_wi\_i16m2@{vnclip\_wi\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclip\_wi\_i16m2}{vnclip\_wi\_i16m2}}
{\footnotesize\ttfamily \#define vnclip\+\_\+wi\+\_\+i16m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vnclip\_wi\_i16m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a7caef95301c25519bce62765a98d3f9e}\label{riscv__vector_8h_a7caef95301c25519bce62765a98d3f9e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclip\_wi\_i16m2\_m@{vnclip\_wi\_i16m2\_m}}
\index{vnclip\_wi\_i16m2\_m@{vnclip\_wi\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclip\_wi\_i16m2\_m}{vnclip\_wi\_i16m2\_m}}
{\footnotesize\ttfamily \#define vnclip\+\_\+wi\+\_\+i16m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vnclip\_wi\_i16m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ac294ba12daafc10b353ddb60c9e83d4e}\label{riscv__vector_8h_ac294ba12daafc10b353ddb60c9e83d4e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclip\_wi\_i16m4@{vnclip\_wi\_i16m4}}
\index{vnclip\_wi\_i16m4@{vnclip\_wi\_i16m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclip\_wi\_i16m4}{vnclip\_wi\_i16m4}}
{\footnotesize\ttfamily \#define vnclip\+\_\+wi\+\_\+i16m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vnclip\_wi\_i16m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a95049138e46e62f15299ed2cfd84d423}\label{riscv__vector_8h_a95049138e46e62f15299ed2cfd84d423}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclip\_wi\_i16m4\_m@{vnclip\_wi\_i16m4\_m}}
\index{vnclip\_wi\_i16m4\_m@{vnclip\_wi\_i16m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclip\_wi\_i16m4\_m}{vnclip\_wi\_i16m4\_m}}
{\footnotesize\ttfamily \#define vnclip\+\_\+wi\+\_\+i16m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vnclip\_wi\_i16m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aa00342cc347b3e1afb34024abe68ae18}\label{riscv__vector_8h_aa00342cc347b3e1afb34024abe68ae18}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclip\_wi\_i8m1@{vnclip\_wi\_i8m1}}
\index{vnclip\_wi\_i8m1@{vnclip\_wi\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclip\_wi\_i8m1}{vnclip\_wi\_i8m1}}
{\footnotesize\ttfamily \#define vnclip\+\_\+wi\+\_\+i8m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vnclip\_wi\_i8m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Narrowing Fixed-\/\+Point Clip Instructions

{\bfseries{vnclip\+\_\+wi\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnclip.\+wi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_a00d1f1c5fc7641f1d14113142fdd4e44}\label{riscv__vector_8h_a00d1f1c5fc7641f1d14113142fdd4e44}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclip\_wi\_i8m1\_m@{vnclip\_wi\_i8m1\_m}}
\index{vnclip\_wi\_i8m1\_m@{vnclip\_wi\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclip\_wi\_i8m1\_m}{vnclip\_wi\_i8m1\_m}}
{\footnotesize\ttfamily \#define vnclip\+\_\+wi\+\_\+i8m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vnclip\_wi\_i8m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Narrowing Fixed-\/\+Point Clip Instructions (带掩码)

{\bfseries{vnclip\+\_\+wi\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnclip.\+wi vd, vs2, uimm, vm \mbox{\Hypertarget{riscv__vector_8h_a3e8f7d1b1be250474d2b8889dea9719f}\label{riscv__vector_8h_a3e8f7d1b1be250474d2b8889dea9719f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclip\_wi\_i8m2@{vnclip\_wi\_i8m2}}
\index{vnclip\_wi\_i8m2@{vnclip\_wi\_i8m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclip\_wi\_i8m2}{vnclip\_wi\_i8m2}}
{\footnotesize\ttfamily \#define vnclip\+\_\+wi\+\_\+i8m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vnclip\_wi\_i8m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a0179f3294fa1d3d6e78a6624f151bf06}\label{riscv__vector_8h_a0179f3294fa1d3d6e78a6624f151bf06}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclip\_wi\_i8m2\_m@{vnclip\_wi\_i8m2\_m}}
\index{vnclip\_wi\_i8m2\_m@{vnclip\_wi\_i8m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclip\_wi\_i8m2\_m}{vnclip\_wi\_i8m2\_m}}
{\footnotesize\ttfamily \#define vnclip\+\_\+wi\+\_\+i8m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vnclip\_wi\_i8m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a1aa8085037dd1d2b5fa37961ac389199}\label{riscv__vector_8h_a1aa8085037dd1d2b5fa37961ac389199}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclip\_wi\_i8m4@{vnclip\_wi\_i8m4}}
\index{vnclip\_wi\_i8m4@{vnclip\_wi\_i8m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclip\_wi\_i8m4}{vnclip\_wi\_i8m4}}
{\footnotesize\ttfamily \#define vnclip\+\_\+wi\+\_\+i8m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vnclip\_wi\_i8m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aa62e5d83975c5fa2f3bde1ffd16cbae7}\label{riscv__vector_8h_aa62e5d83975c5fa2f3bde1ffd16cbae7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclip\_wi\_i8m4\_m@{vnclip\_wi\_i8m4\_m}}
\index{vnclip\_wi\_i8m4\_m@{vnclip\_wi\_i8m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclip\_wi\_i8m4\_m}{vnclip\_wi\_i8m4\_m}}
{\footnotesize\ttfamily \#define vnclip\+\_\+wi\+\_\+i8m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vnclip\_wi\_i8m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a4eeb3897c7b9531dc5f9d26eb9ed0266}\label{riscv__vector_8h_a4eeb3897c7b9531dc5f9d26eb9ed0266}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclipu\_wi\_u16m1@{vnclipu\_wi\_u16m1}}
\index{vnclipu\_wi\_u16m1@{vnclipu\_wi\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclipu\_wi\_u16m1}{vnclipu\_wi\_u16m1}}
{\footnotesize\ttfamily \#define vnclipu\+\_\+wi\+\_\+u16m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vnclipu\_wi\_u16m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Narrowing Fixed-\/\+Point Clip Instructions

{\bfseries{vnclipu\+\_\+wi\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnclipu.\+wi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_a11a2591c7eb00a0a44226f8c1a9a0ed5}\label{riscv__vector_8h_a11a2591c7eb00a0a44226f8c1a9a0ed5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclipu\_wi\_u16m1\_m@{vnclipu\_wi\_u16m1\_m}}
\index{vnclipu\_wi\_u16m1\_m@{vnclipu\_wi\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclipu\_wi\_u16m1\_m}{vnclipu\_wi\_u16m1\_m}}
{\footnotesize\ttfamily \#define vnclipu\+\_\+wi\+\_\+u16m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vnclipu\_wi\_u16m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Narrowing Fixed-\/\+Point Clip Instructions (带掩码)

{\bfseries{vnclipu\+\_\+wi\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnclipu.\+wi vd, vs2, uimm, vm \mbox{\Hypertarget{riscv__vector_8h_a8e3255b542c723cb0a518b44f076b90a}\label{riscv__vector_8h_a8e3255b542c723cb0a518b44f076b90a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclipu\_wi\_u16m2@{vnclipu\_wi\_u16m2}}
\index{vnclipu\_wi\_u16m2@{vnclipu\_wi\_u16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclipu\_wi\_u16m2}{vnclipu\_wi\_u16m2}}
{\footnotesize\ttfamily \#define vnclipu\+\_\+wi\+\_\+u16m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vnclipu\_wi\_u16m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ad86c792f49b49b7abc95acab52a3ddd4}\label{riscv__vector_8h_ad86c792f49b49b7abc95acab52a3ddd4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclipu\_wi\_u16m2\_m@{vnclipu\_wi\_u16m2\_m}}
\index{vnclipu\_wi\_u16m2\_m@{vnclipu\_wi\_u16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclipu\_wi\_u16m2\_m}{vnclipu\_wi\_u16m2\_m}}
{\footnotesize\ttfamily \#define vnclipu\+\_\+wi\+\_\+u16m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vnclipu\_wi\_u16m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ae19cd4ac39f8223ceb617eb1255a7546}\label{riscv__vector_8h_ae19cd4ac39f8223ceb617eb1255a7546}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclipu\_wi\_u16m4@{vnclipu\_wi\_u16m4}}
\index{vnclipu\_wi\_u16m4@{vnclipu\_wi\_u16m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclipu\_wi\_u16m4}{vnclipu\_wi\_u16m4}}
{\footnotesize\ttfamily \#define vnclipu\+\_\+wi\+\_\+u16m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vnclipu\_wi\_u16m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a703ba73e9ce16d76b3b195afe3aa66ab}\label{riscv__vector_8h_a703ba73e9ce16d76b3b195afe3aa66ab}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclipu\_wi\_u16m4\_m@{vnclipu\_wi\_u16m4\_m}}
\index{vnclipu\_wi\_u16m4\_m@{vnclipu\_wi\_u16m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclipu\_wi\_u16m4\_m}{vnclipu\_wi\_u16m4\_m}}
{\footnotesize\ttfamily \#define vnclipu\+\_\+wi\+\_\+u16m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vnclipu\_wi\_u16m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a4ee9ac3ff43e0ce34e49511a4dbecc6a}\label{riscv__vector_8h_a4ee9ac3ff43e0ce34e49511a4dbecc6a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclipu\_wi\_u8m1@{vnclipu\_wi\_u8m1}}
\index{vnclipu\_wi\_u8m1@{vnclipu\_wi\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclipu\_wi\_u8m1}{vnclipu\_wi\_u8m1}}
{\footnotesize\ttfamily \#define vnclipu\+\_\+wi\+\_\+u8m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vnclipu\_wi\_u8m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Narrowing Fixed-\/\+Point Clip Instructions

{\bfseries{vnclipu\+\_\+wi\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnclipu.\+wi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_a607dcf45ebbd3f42b8b8f7b2c0847ae3}\label{riscv__vector_8h_a607dcf45ebbd3f42b8b8f7b2c0847ae3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclipu\_wi\_u8m1\_m@{vnclipu\_wi\_u8m1\_m}}
\index{vnclipu\_wi\_u8m1\_m@{vnclipu\_wi\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclipu\_wi\_u8m1\_m}{vnclipu\_wi\_u8m1\_m}}
{\footnotesize\ttfamily \#define vnclipu\+\_\+wi\+\_\+u8m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vnclipu\_wi\_u8m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Narrowing Fixed-\/\+Point Clip Instructions (带掩码)

{\bfseries{vnclipu\+\_\+wi\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnclipu.\+wi vd, vs2, uimm, vm \mbox{\Hypertarget{riscv__vector_8h_a2408ea4139dc436d69af772baa987d99}\label{riscv__vector_8h_a2408ea4139dc436d69af772baa987d99}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclipu\_wi\_u8m2@{vnclipu\_wi\_u8m2}}
\index{vnclipu\_wi\_u8m2@{vnclipu\_wi\_u8m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclipu\_wi\_u8m2}{vnclipu\_wi\_u8m2}}
{\footnotesize\ttfamily \#define vnclipu\+\_\+wi\+\_\+u8m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vnclipu\_wi\_u8m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_acc195cc330b0123a0662bbb3c789dbf9}\label{riscv__vector_8h_acc195cc330b0123a0662bbb3c789dbf9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclipu\_wi\_u8m2\_m@{vnclipu\_wi\_u8m2\_m}}
\index{vnclipu\_wi\_u8m2\_m@{vnclipu\_wi\_u8m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclipu\_wi\_u8m2\_m}{vnclipu\_wi\_u8m2\_m}}
{\footnotesize\ttfamily \#define vnclipu\+\_\+wi\+\_\+u8m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vnclipu\_wi\_u8m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a537736d5f5f788f4859641132089a06e}\label{riscv__vector_8h_a537736d5f5f788f4859641132089a06e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclipu\_wi\_u8m4@{vnclipu\_wi\_u8m4}}
\index{vnclipu\_wi\_u8m4@{vnclipu\_wi\_u8m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclipu\_wi\_u8m4}{vnclipu\_wi\_u8m4}}
{\footnotesize\ttfamily \#define vnclipu\+\_\+wi\+\_\+u8m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vnclipu\_wi\_u8m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a39072c133c2af817c12806f2c4f55309}\label{riscv__vector_8h_a39072c133c2af817c12806f2c4f55309}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclipu\_wi\_u8m4\_m@{vnclipu\_wi\_u8m4\_m}}
\index{vnclipu\_wi\_u8m4\_m@{vnclipu\_wi\_u8m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclipu\_wi\_u8m4\_m}{vnclipu\_wi\_u8m4\_m}}
{\footnotesize\ttfamily \#define vnclipu\+\_\+wi\+\_\+u8m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vnclipu\_wi\_u8m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a6e9bb2c5ddf1f95874e1b563840fdccd}\label{riscv__vector_8h_a6e9bb2c5ddf1f95874e1b563840fdccd}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsra\_wi\_i16m1@{vnsra\_wi\_i16m1}}
\index{vnsra\_wi\_i16m1@{vnsra\_wi\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsra\_wi\_i16m1}{vnsra\_wi\_i16m1}}
{\footnotesize\ttfamily \#define vnsra\+\_\+wi\+\_\+i16m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vnsra\_wi\_i16m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Narrowing Integer Right Shift Instructions

{\bfseries{vnsra\+\_\+wi\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnsra.\+wi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_a8bd90706d1865c78a0cab03e456f72a9}\label{riscv__vector_8h_a8bd90706d1865c78a0cab03e456f72a9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsra\_wi\_i16m1\_m@{vnsra\_wi\_i16m1\_m}}
\index{vnsra\_wi\_i16m1\_m@{vnsra\_wi\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsra\_wi\_i16m1\_m}{vnsra\_wi\_i16m1\_m}}
{\footnotesize\ttfamily \#define vnsra\+\_\+wi\+\_\+i16m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vnsra\_wi\_i16m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Narrowing Integer Right Shift Instructions (带掩码)

{\bfseries{vnsra\+\_\+wi\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnsra.\+wi vd, vs2, uimm, vm \mbox{\Hypertarget{riscv__vector_8h_a663801dc701429f9faf133529be02ada}\label{riscv__vector_8h_a663801dc701429f9faf133529be02ada}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsra\_wi\_i16m2@{vnsra\_wi\_i16m2}}
\index{vnsra\_wi\_i16m2@{vnsra\_wi\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsra\_wi\_i16m2}{vnsra\_wi\_i16m2}}
{\footnotesize\ttfamily \#define vnsra\+\_\+wi\+\_\+i16m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vnsra\_wi\_i16m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a1893370699c5ff8b25bb553a481938d5}\label{riscv__vector_8h_a1893370699c5ff8b25bb553a481938d5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsra\_wi\_i16m2\_m@{vnsra\_wi\_i16m2\_m}}
\index{vnsra\_wi\_i16m2\_m@{vnsra\_wi\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsra\_wi\_i16m2\_m}{vnsra\_wi\_i16m2\_m}}
{\footnotesize\ttfamily \#define vnsra\+\_\+wi\+\_\+i16m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vnsra\_wi\_i16m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_affeec658c2965c38f18008e7c27a9535}\label{riscv__vector_8h_affeec658c2965c38f18008e7c27a9535}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsra\_wi\_i16m4@{vnsra\_wi\_i16m4}}
\index{vnsra\_wi\_i16m4@{vnsra\_wi\_i16m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsra\_wi\_i16m4}{vnsra\_wi\_i16m4}}
{\footnotesize\ttfamily \#define vnsra\+\_\+wi\+\_\+i16m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vnsra\_wi\_i16m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a3916be79e43c09906473e2cfc0dd5a4b}\label{riscv__vector_8h_a3916be79e43c09906473e2cfc0dd5a4b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsra\_wi\_i16m4\_m@{vnsra\_wi\_i16m4\_m}}
\index{vnsra\_wi\_i16m4\_m@{vnsra\_wi\_i16m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsra\_wi\_i16m4\_m}{vnsra\_wi\_i16m4\_m}}
{\footnotesize\ttfamily \#define vnsra\+\_\+wi\+\_\+i16m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vnsra\_wi\_i16m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a644881a449f6b58816f121994ff0f3e6}\label{riscv__vector_8h_a644881a449f6b58816f121994ff0f3e6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsra\_wi\_i8m1@{vnsra\_wi\_i8m1}}
\index{vnsra\_wi\_i8m1@{vnsra\_wi\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsra\_wi\_i8m1}{vnsra\_wi\_i8m1}}
{\footnotesize\ttfamily \#define vnsra\+\_\+wi\+\_\+i8m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vnsra\_wi\_i8m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Narrowing Integer Right Shift Instructions

{\bfseries{vnsra\+\_\+wi\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnsra.\+wi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_a738779cb96bdf4bce9bf6d6755b03b33}\label{riscv__vector_8h_a738779cb96bdf4bce9bf6d6755b03b33}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsra\_wi\_i8m1\_m@{vnsra\_wi\_i8m1\_m}}
\index{vnsra\_wi\_i8m1\_m@{vnsra\_wi\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsra\_wi\_i8m1\_m}{vnsra\_wi\_i8m1\_m}}
{\footnotesize\ttfamily \#define vnsra\+\_\+wi\+\_\+i8m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vnsra\_wi\_i8m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Narrowing Integer Right Shift Instructions (带掩码)

{\bfseries{vnsra\+\_\+wi\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnsra.\+wi vd, vs2, uimm, vm \mbox{\Hypertarget{riscv__vector_8h_a0ff6c3424cfa1e48abbd70562bc2e4eb}\label{riscv__vector_8h_a0ff6c3424cfa1e48abbd70562bc2e4eb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsra\_wi\_i8m2@{vnsra\_wi\_i8m2}}
\index{vnsra\_wi\_i8m2@{vnsra\_wi\_i8m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsra\_wi\_i8m2}{vnsra\_wi\_i8m2}}
{\footnotesize\ttfamily \#define vnsra\+\_\+wi\+\_\+i8m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vnsra\_wi\_i8m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_af3c73211429dec6d764bc7441ed7cd77}\label{riscv__vector_8h_af3c73211429dec6d764bc7441ed7cd77}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsra\_wi\_i8m2\_m@{vnsra\_wi\_i8m2\_m}}
\index{vnsra\_wi\_i8m2\_m@{vnsra\_wi\_i8m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsra\_wi\_i8m2\_m}{vnsra\_wi\_i8m2\_m}}
{\footnotesize\ttfamily \#define vnsra\+\_\+wi\+\_\+i8m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vnsra\_wi\_i8m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aac0db69eced80130ba700db5a55d5dda}\label{riscv__vector_8h_aac0db69eced80130ba700db5a55d5dda}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsra\_wi\_i8m4@{vnsra\_wi\_i8m4}}
\index{vnsra\_wi\_i8m4@{vnsra\_wi\_i8m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsra\_wi\_i8m4}{vnsra\_wi\_i8m4}}
{\footnotesize\ttfamily \#define vnsra\+\_\+wi\+\_\+i8m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vnsra\_wi\_i8m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a8d37a0cea03daad6c7ca7aa02bdfb25a}\label{riscv__vector_8h_a8d37a0cea03daad6c7ca7aa02bdfb25a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsra\_wi\_i8m4\_m@{vnsra\_wi\_i8m4\_m}}
\index{vnsra\_wi\_i8m4\_m@{vnsra\_wi\_i8m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsra\_wi\_i8m4\_m}{vnsra\_wi\_i8m4\_m}}
{\footnotesize\ttfamily \#define vnsra\+\_\+wi\+\_\+i8m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vnsra\_wi\_i8m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_af363a298bef4ddf2d6f55bcdd2fdcf2c}\label{riscv__vector_8h_af363a298bef4ddf2d6f55bcdd2fdcf2c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsrl\_wi\_u16m1@{vnsrl\_wi\_u16m1}}
\index{vnsrl\_wi\_u16m1@{vnsrl\_wi\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsrl\_wi\_u16m1}{vnsrl\_wi\_u16m1}}
{\footnotesize\ttfamily \#define vnsrl\+\_\+wi\+\_\+u16m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vnsrl\_wi\_u16m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Narrowing Integer Right Shift Instructions

{\bfseries{vnsrl\+\_\+wi\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnsrl.\+wi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_ae09435896fbce4a50f3e318ebaf05e4b}\label{riscv__vector_8h_ae09435896fbce4a50f3e318ebaf05e4b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsrl\_wi\_u16m1\_m@{vnsrl\_wi\_u16m1\_m}}
\index{vnsrl\_wi\_u16m1\_m@{vnsrl\_wi\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsrl\_wi\_u16m1\_m}{vnsrl\_wi\_u16m1\_m}}
{\footnotesize\ttfamily \#define vnsrl\+\_\+wi\+\_\+u16m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vnsrl\_wi\_u16m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Narrowing Integer Right Shift Instructions (带掩码)

{\bfseries{vnsrl\+\_\+wi\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnsrl.\+wi vd, vs2, uimm, vm \mbox{\Hypertarget{riscv__vector_8h_af6d7ca97744ecbea4f0ca7b60b0edc71}\label{riscv__vector_8h_af6d7ca97744ecbea4f0ca7b60b0edc71}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsrl\_wi\_u16m2@{vnsrl\_wi\_u16m2}}
\index{vnsrl\_wi\_u16m2@{vnsrl\_wi\_u16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsrl\_wi\_u16m2}{vnsrl\_wi\_u16m2}}
{\footnotesize\ttfamily \#define vnsrl\+\_\+wi\+\_\+u16m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vnsrl\_wi\_u16m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a977da698311b1632c96b6b573305cf71}\label{riscv__vector_8h_a977da698311b1632c96b6b573305cf71}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsrl\_wi\_u16m2\_m@{vnsrl\_wi\_u16m2\_m}}
\index{vnsrl\_wi\_u16m2\_m@{vnsrl\_wi\_u16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsrl\_wi\_u16m2\_m}{vnsrl\_wi\_u16m2\_m}}
{\footnotesize\ttfamily \#define vnsrl\+\_\+wi\+\_\+u16m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vnsrl\_wi\_u16m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a5faac3daa234ac930006f88726dffa28}\label{riscv__vector_8h_a5faac3daa234ac930006f88726dffa28}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsrl\_wi\_u16m4@{vnsrl\_wi\_u16m4}}
\index{vnsrl\_wi\_u16m4@{vnsrl\_wi\_u16m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsrl\_wi\_u16m4}{vnsrl\_wi\_u16m4}}
{\footnotesize\ttfamily \#define vnsrl\+\_\+wi\+\_\+u16m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vnsrl\_wi\_u16m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a237e25593004818bdb03dfec86312c72}\label{riscv__vector_8h_a237e25593004818bdb03dfec86312c72}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsrl\_wi\_u16m4\_m@{vnsrl\_wi\_u16m4\_m}}
\index{vnsrl\_wi\_u16m4\_m@{vnsrl\_wi\_u16m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsrl\_wi\_u16m4\_m}{vnsrl\_wi\_u16m4\_m}}
{\footnotesize\ttfamily \#define vnsrl\+\_\+wi\+\_\+u16m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vnsrl\_wi\_u16m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a2b15497618c6c3f2681fb9b6caf28669}\label{riscv__vector_8h_a2b15497618c6c3f2681fb9b6caf28669}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsrl\_wi\_u8m1@{vnsrl\_wi\_u8m1}}
\index{vnsrl\_wi\_u8m1@{vnsrl\_wi\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsrl\_wi\_u8m1}{vnsrl\_wi\_u8m1}}
{\footnotesize\ttfamily \#define vnsrl\+\_\+wi\+\_\+u8m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vnsrl\_wi\_u8m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Narrowing Integer Right Shift Instructions

{\bfseries{vnsrl\+\_\+wi\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnsrl.\+wi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_ab2d452577152bd9594fafbe99517363f}\label{riscv__vector_8h_ab2d452577152bd9594fafbe99517363f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsrl\_wi\_u8m1\_m@{vnsrl\_wi\_u8m1\_m}}
\index{vnsrl\_wi\_u8m1\_m@{vnsrl\_wi\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsrl\_wi\_u8m1\_m}{vnsrl\_wi\_u8m1\_m}}
{\footnotesize\ttfamily \#define vnsrl\+\_\+wi\+\_\+u8m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vnsrl\_wi\_u8m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Narrowing Integer Right Shift Instructions (带掩码)

{\bfseries{vnsrl\+\_\+wi\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnsrl.\+wi vd, vs2, uimm, vm \mbox{\Hypertarget{riscv__vector_8h_a184e64a994b9ee861c9b07fea1bd2f3d}\label{riscv__vector_8h_a184e64a994b9ee861c9b07fea1bd2f3d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsrl\_wi\_u8m2@{vnsrl\_wi\_u8m2}}
\index{vnsrl\_wi\_u8m2@{vnsrl\_wi\_u8m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsrl\_wi\_u8m2}{vnsrl\_wi\_u8m2}}
{\footnotesize\ttfamily \#define vnsrl\+\_\+wi\+\_\+u8m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vnsrl\_wi\_u8m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a50f0ab3b4fc2e8b473fd5a9bdd6e1f82}\label{riscv__vector_8h_a50f0ab3b4fc2e8b473fd5a9bdd6e1f82}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsrl\_wi\_u8m2\_m@{vnsrl\_wi\_u8m2\_m}}
\index{vnsrl\_wi\_u8m2\_m@{vnsrl\_wi\_u8m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsrl\_wi\_u8m2\_m}{vnsrl\_wi\_u8m2\_m}}
{\footnotesize\ttfamily \#define vnsrl\+\_\+wi\+\_\+u8m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vnsrl\_wi\_u8m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a3d74afd3724ff4785347694f49ac0e86}\label{riscv__vector_8h_a3d74afd3724ff4785347694f49ac0e86}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsrl\_wi\_u8m4@{vnsrl\_wi\_u8m4}}
\index{vnsrl\_wi\_u8m4@{vnsrl\_wi\_u8m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsrl\_wi\_u8m4}{vnsrl\_wi\_u8m4}}
{\footnotesize\ttfamily \#define vnsrl\+\_\+wi\+\_\+u8m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vnsrl\_wi\_u8m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a916180b5d428b06d4a09522a1f73d2e1}\label{riscv__vector_8h_a916180b5d428b06d4a09522a1f73d2e1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsrl\_wi\_u8m4\_m@{vnsrl\_wi\_u8m4\_m}}
\index{vnsrl\_wi\_u8m4\_m@{vnsrl\_wi\_u8m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsrl\_wi\_u8m4\_m}{vnsrl\_wi\_u8m4\_m}}
{\footnotesize\ttfamily \#define vnsrl\+\_\+wi\+\_\+u8m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vnsrl\_wi\_u8m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a8996dcf24b122ba149b22c43db9a8e1b}\label{riscv__vector_8h_a8996dcf24b122ba149b22c43db9a8e1b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vi\_i16m1@{vor\_vi\_i16m1}}
\index{vor\_vi\_i16m1@{vor\_vi\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vi\_i16m1}{vor\_vi\_i16m1}}
{\footnotesize\ttfamily \#define vor\+\_\+vi\+\_\+i16m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vor\_vi\_i16m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vor\+\_\+vi\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vor.\+vi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_a7d184fd8dd02bedc41251e898e32ec5e}\label{riscv__vector_8h_a7d184fd8dd02bedc41251e898e32ec5e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vi\_i16m1\_m@{vor\_vi\_i16m1\_m}}
\index{vor\_vi\_i16m1\_m@{vor\_vi\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vi\_i16m1\_m}{vor\_vi\_i16m1\_m}}
{\footnotesize\ttfamily \#define vor\+\_\+vi\+\_\+i16m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vor\_vi\_i16m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vor\+\_\+vi\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vor.\+vx vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_a7c6e571e8ed98be92bd95072b4a82747}\label{riscv__vector_8h_a7c6e571e8ed98be92bd95072b4a82747}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vi\_i16m2@{vor\_vi\_i16m2}}
\index{vor\_vi\_i16m2@{vor\_vi\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vi\_i16m2}{vor\_vi\_i16m2}}
{\footnotesize\ttfamily \#define vor\+\_\+vi\+\_\+i16m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vor\_vi\_i16m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a9309fb5c314963b808d26a5720e76113}\label{riscv__vector_8h_a9309fb5c314963b808d26a5720e76113}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vi\_i16m2\_m@{vor\_vi\_i16m2\_m}}
\index{vor\_vi\_i16m2\_m@{vor\_vi\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vi\_i16m2\_m}{vor\_vi\_i16m2\_m}}
{\footnotesize\ttfamily \#define vor\+\_\+vi\+\_\+i16m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vor\_vi\_i16m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aa6b0a5ed03184933404604be6a47b9e8}\label{riscv__vector_8h_aa6b0a5ed03184933404604be6a47b9e8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vi\_i16m4@{vor\_vi\_i16m4}}
\index{vor\_vi\_i16m4@{vor\_vi\_i16m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vi\_i16m4}{vor\_vi\_i16m4}}
{\footnotesize\ttfamily \#define vor\+\_\+vi\+\_\+i16m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vor\_vi\_i16m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aa9c5be68664923b0c62a9b6faebef4c3}\label{riscv__vector_8h_aa9c5be68664923b0c62a9b6faebef4c3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vi\_i16m4\_m@{vor\_vi\_i16m4\_m}}
\index{vor\_vi\_i16m4\_m@{vor\_vi\_i16m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vi\_i16m4\_m}{vor\_vi\_i16m4\_m}}
{\footnotesize\ttfamily \#define vor\+\_\+vi\+\_\+i16m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vor\_vi\_i16m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a1e40b067b13b7aeba6d937da05a1588c}\label{riscv__vector_8h_a1e40b067b13b7aeba6d937da05a1588c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vi\_i16m8@{vor\_vi\_i16m8}}
\index{vor\_vi\_i16m8@{vor\_vi\_i16m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vi\_i16m8}{vor\_vi\_i16m8}}
{\footnotesize\ttfamily \#define vor\+\_\+vi\+\_\+i16m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vor\_vi\_i16m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ae6e9a89043a50bc927f4bfbbccb7ef44}\label{riscv__vector_8h_ae6e9a89043a50bc927f4bfbbccb7ef44}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vi\_i16m8\_m@{vor\_vi\_i16m8\_m}}
\index{vor\_vi\_i16m8\_m@{vor\_vi\_i16m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vi\_i16m8\_m}{vor\_vi\_i16m8\_m}}
{\footnotesize\ttfamily \#define vor\+\_\+vi\+\_\+i16m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vor\_vi\_i16m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ab68a98cb5e3614e8301ba8a87dae0896}\label{riscv__vector_8h_ab68a98cb5e3614e8301ba8a87dae0896}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vi\_i32m1@{vor\_vi\_i32m1}}
\index{vor\_vi\_i32m1@{vor\_vi\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vi\_i32m1}{vor\_vi\_i32m1}}
{\footnotesize\ttfamily \#define vor\+\_\+vi\+\_\+i32m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vor\_vi\_i32m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vor\+\_\+vi\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vor.\+vi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_a853a7a2387f467b97812d788dd543681}\label{riscv__vector_8h_a853a7a2387f467b97812d788dd543681}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vi\_i32m1\_m@{vor\_vi\_i32m1\_m}}
\index{vor\_vi\_i32m1\_m@{vor\_vi\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vi\_i32m1\_m}{vor\_vi\_i32m1\_m}}
{\footnotesize\ttfamily \#define vor\+\_\+vi\+\_\+i32m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vor\_vi\_i32m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vor\+\_\+vi\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vor.\+vi vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_a511ea7709cc1ae3ccb1eb3140eac7b53}\label{riscv__vector_8h_a511ea7709cc1ae3ccb1eb3140eac7b53}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vi\_i32m2@{vor\_vi\_i32m2}}
\index{vor\_vi\_i32m2@{vor\_vi\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vi\_i32m2}{vor\_vi\_i32m2}}
{\footnotesize\ttfamily \#define vor\+\_\+vi\+\_\+i32m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vor\_vi\_i32m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aea800bc1f87e7d2de3c2e55eef329c3c}\label{riscv__vector_8h_aea800bc1f87e7d2de3c2e55eef329c3c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vi\_i32m2\_m@{vor\_vi\_i32m2\_m}}
\index{vor\_vi\_i32m2\_m@{vor\_vi\_i32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vi\_i32m2\_m}{vor\_vi\_i32m2\_m}}
{\footnotesize\ttfamily \#define vor\+\_\+vi\+\_\+i32m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vor\_vi\_i32m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a2a6707ca78aa1c2c1dfe0d411c86934a}\label{riscv__vector_8h_a2a6707ca78aa1c2c1dfe0d411c86934a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vi\_i32m4@{vor\_vi\_i32m4}}
\index{vor\_vi\_i32m4@{vor\_vi\_i32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vi\_i32m4}{vor\_vi\_i32m4}}
{\footnotesize\ttfamily \#define vor\+\_\+vi\+\_\+i32m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vor\_vi\_i32m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a58e097a65bcd5874913a398462fbfef2}\label{riscv__vector_8h_a58e097a65bcd5874913a398462fbfef2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vi\_i32m4\_m@{vor\_vi\_i32m4\_m}}
\index{vor\_vi\_i32m4\_m@{vor\_vi\_i32m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vi\_i32m4\_m}{vor\_vi\_i32m4\_m}}
{\footnotesize\ttfamily \#define vor\+\_\+vi\+\_\+i32m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vor\_vi\_i32m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a19ee6f41a0535aa26e3064edbe85911d}\label{riscv__vector_8h_a19ee6f41a0535aa26e3064edbe85911d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vi\_i32m8@{vor\_vi\_i32m8}}
\index{vor\_vi\_i32m8@{vor\_vi\_i32m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vi\_i32m8}{vor\_vi\_i32m8}}
{\footnotesize\ttfamily \#define vor\+\_\+vi\+\_\+i32m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vor\_vi\_i32m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ad964edae7f8889028c86d72e0200031a}\label{riscv__vector_8h_ad964edae7f8889028c86d72e0200031a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vi\_i32m8\_m@{vor\_vi\_i32m8\_m}}
\index{vor\_vi\_i32m8\_m@{vor\_vi\_i32m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vi\_i32m8\_m}{vor\_vi\_i32m8\_m}}
{\footnotesize\ttfamily \#define vor\+\_\+vi\+\_\+i32m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vor\_vi\_i32m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aa799d80e5baee08320f573d0c760e4ce}\label{riscv__vector_8h_aa799d80e5baee08320f573d0c760e4ce}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vi\_i8m1@{vor\_vi\_i8m1}}
\index{vor\_vi\_i8m1@{vor\_vi\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vi\_i8m1}{vor\_vi\_i8m1}}
{\footnotesize\ttfamily \#define vor\+\_\+vi\+\_\+i8m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vor\_vi\_i8m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vor\+\_\+vi\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vor.\+vi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_a5d146e8c4f69d40d0fc390430976913f}\label{riscv__vector_8h_a5d146e8c4f69d40d0fc390430976913f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vi\_i8m1\_m@{vor\_vi\_i8m1\_m}}
\index{vor\_vi\_i8m1\_m@{vor\_vi\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vi\_i8m1\_m}{vor\_vi\_i8m1\_m}}
{\footnotesize\ttfamily \#define vor\+\_\+vi\+\_\+i8m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vor\_vi\_i8m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vor\+\_\+vi\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vor.\+vi vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_a90dc2838256c0f30b31ca1fbd2dd55cd}\label{riscv__vector_8h_a90dc2838256c0f30b31ca1fbd2dd55cd}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vi\_i8m2@{vor\_vi\_i8m2}}
\index{vor\_vi\_i8m2@{vor\_vi\_i8m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vi\_i8m2}{vor\_vi\_i8m2}}
{\footnotesize\ttfamily \#define vor\+\_\+vi\+\_\+i8m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vor\_vi\_i8m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a2904d2a3090552b923fa649a081981da}\label{riscv__vector_8h_a2904d2a3090552b923fa649a081981da}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vi\_i8m2\_m@{vor\_vi\_i8m2\_m}}
\index{vor\_vi\_i8m2\_m@{vor\_vi\_i8m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vi\_i8m2\_m}{vor\_vi\_i8m2\_m}}
{\footnotesize\ttfamily \#define vor\+\_\+vi\+\_\+i8m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vor\_vi\_i8m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a3902ef6c06361f4fb205a2dc7bf42250}\label{riscv__vector_8h_a3902ef6c06361f4fb205a2dc7bf42250}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vi\_i8m4@{vor\_vi\_i8m4}}
\index{vor\_vi\_i8m4@{vor\_vi\_i8m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vi\_i8m4}{vor\_vi\_i8m4}}
{\footnotesize\ttfamily \#define vor\+\_\+vi\+\_\+i8m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vor\_vi\_i8m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a39d3e3167224eba5767df754a2781831}\label{riscv__vector_8h_a39d3e3167224eba5767df754a2781831}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vi\_i8m4\_m@{vor\_vi\_i8m4\_m}}
\index{vor\_vi\_i8m4\_m@{vor\_vi\_i8m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vi\_i8m4\_m}{vor\_vi\_i8m4\_m}}
{\footnotesize\ttfamily \#define vor\+\_\+vi\+\_\+i8m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vor\_vi\_i8m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ad25932267749ea2e57b0f3a167195dd5}\label{riscv__vector_8h_ad25932267749ea2e57b0f3a167195dd5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vi\_i8m8@{vor\_vi\_i8m8}}
\index{vor\_vi\_i8m8@{vor\_vi\_i8m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vi\_i8m8}{vor\_vi\_i8m8}}
{\footnotesize\ttfamily \#define vor\+\_\+vi\+\_\+i8m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vor\_vi\_i8m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ac61b05cc8cb585b7558348f3df25abe3}\label{riscv__vector_8h_ac61b05cc8cb585b7558348f3df25abe3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vi\_i8m8\_m@{vor\_vi\_i8m8\_m}}
\index{vor\_vi\_i8m8\_m@{vor\_vi\_i8m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vi\_i8m8\_m}{vor\_vi\_i8m8\_m}}
{\footnotesize\ttfamily \#define vor\+\_\+vi\+\_\+i8m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vor\_vi\_i8m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a72a0e58bd015d2e1459825e7b7abb594}\label{riscv__vector_8h_a72a0e58bd015d2e1459825e7b7abb594}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vi\_f32m1@{vrgather\_vi\_f32m1}}
\index{vrgather\_vi\_f32m1@{vrgather\_vi\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vi\_f32m1}{vrgather\_vi\_f32m1}}
{\footnotesize\ttfamily \#define vrgather\+\_\+vi\+\_\+f32m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vfloat32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vrgather\_vi\_f32m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Register Gather Instruction

{\bfseries{vrgather\+\_\+vi\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值\+: vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值\+: vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值\+: vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值\+: vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vcompress.\+vm vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_a88782f4c9e48b386f04291806d44eca1}\label{riscv__vector_8h_a88782f4c9e48b386f04291806d44eca1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vi\_f32m1\_m@{vrgather\_vi\_f32m1\_m}}
\index{vrgather\_vi\_f32m1\_m@{vrgather\_vi\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vi\_f32m1\_m}{vrgather\_vi\_f32m1\_m}}
{\footnotesize\ttfamily \#define vrgather\+\_\+vi\+\_\+f32m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vfloat32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vrgather\_vi\_f32m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Register Gather Instruction(带掩码)

{\bfseries{vrgather\+\_\+vi\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值\+: vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值\+: vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值\+: vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值\+: vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vcompress.\+vm vd, vs2, uimm, vm \mbox{\Hypertarget{riscv__vector_8h_a7a6221ef895e2d3cb056603e0bd3e76e}\label{riscv__vector_8h_a7a6221ef895e2d3cb056603e0bd3e76e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vi\_f32m2@{vrgather\_vi\_f32m2}}
\index{vrgather\_vi\_f32m2@{vrgather\_vi\_f32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vi\_f32m2}{vrgather\_vi\_f32m2}}
{\footnotesize\ttfamily \#define vrgather\+\_\+vi\+\_\+f32m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vfloat32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vrgather\_vi\_f32m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a9339caf5781058358b9ecefc44db070f}\label{riscv__vector_8h_a9339caf5781058358b9ecefc44db070f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vi\_f32m2\_m@{vrgather\_vi\_f32m2\_m}}
\index{vrgather\_vi\_f32m2\_m@{vrgather\_vi\_f32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vi\_f32m2\_m}{vrgather\_vi\_f32m2\_m}}
{\footnotesize\ttfamily \#define vrgather\+\_\+vi\+\_\+f32m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vfloat32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vrgather\_vi\_f32m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a36cdcb78116e4a279f644789b30616d8}\label{riscv__vector_8h_a36cdcb78116e4a279f644789b30616d8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vi\_f32m4@{vrgather\_vi\_f32m4}}
\index{vrgather\_vi\_f32m4@{vrgather\_vi\_f32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vi\_f32m4}{vrgather\_vi\_f32m4}}
{\footnotesize\ttfamily \#define vrgather\+\_\+vi\+\_\+f32m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vfloat32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vrgather\_vi\_f32m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a0a0e974745b88ff44a692b56431d7f94}\label{riscv__vector_8h_a0a0e974745b88ff44a692b56431d7f94}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vi\_f32m4\_m@{vrgather\_vi\_f32m4\_m}}
\index{vrgather\_vi\_f32m4\_m@{vrgather\_vi\_f32m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vi\_f32m4\_m}{vrgather\_vi\_f32m4\_m}}
{\footnotesize\ttfamily \#define vrgather\+\_\+vi\+\_\+f32m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vfloat32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vrgather\_vi\_f32m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ac7c372671e3c275ef52bcb735da3f5a5}\label{riscv__vector_8h_ac7c372671e3c275ef52bcb735da3f5a5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vi\_f32m8@{vrgather\_vi\_f32m8}}
\index{vrgather\_vi\_f32m8@{vrgather\_vi\_f32m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vi\_f32m8}{vrgather\_vi\_f32m8}}
{\footnotesize\ttfamily \#define vrgather\+\_\+vi\+\_\+f32m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vfloat32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vrgather\_vi\_f32m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aecd61d5831b5d37ef0743e4488e259f5}\label{riscv__vector_8h_aecd61d5831b5d37ef0743e4488e259f5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vi\_f32m8\_m@{vrgather\_vi\_f32m8\_m}}
\index{vrgather\_vi\_f32m8\_m@{vrgather\_vi\_f32m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vi\_f32m8\_m}{vrgather\_vi\_f32m8\_m}}
{\footnotesize\ttfamily \#define vrgather\+\_\+vi\+\_\+f32m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vfloat32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vrgather\_vi\_f32m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a923835d0f395d8d14276352865506d2c}\label{riscv__vector_8h_a923835d0f395d8d14276352865506d2c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vi\_i16m1@{vrgather\_vi\_i16m1}}
\index{vrgather\_vi\_i16m1@{vrgather\_vi\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vi\_i16m1}{vrgather\_vi\_i16m1}}
{\footnotesize\ttfamily \#define vrgather\+\_\+vi\+\_\+i16m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vrgather\_vi\_i16m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Register Gather Instruction

{\bfseries{vrgather\+\_\+vi\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值\+: vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值\+: vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值\+: vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值\+: vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrgather.\+vi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_a65042db256491e60c4a794fdeac5b0a0}\label{riscv__vector_8h_a65042db256491e60c4a794fdeac5b0a0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vi\_i16m1\_m@{vrgather\_vi\_i16m1\_m}}
\index{vrgather\_vi\_i16m1\_m@{vrgather\_vi\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vi\_i16m1\_m}{vrgather\_vi\_i16m1\_m}}
{\footnotesize\ttfamily \#define vrgather\+\_\+vi\+\_\+i16m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vrgather\_vi\_i16m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Register Gather Instruction(带掩码)

{\bfseries{vrgather\+\_\+vi\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值\+: vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值\+: vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值\+: vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值\+: vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrgather.\+vi vd, vs2, uimm, vm ~\newline
 \mbox{\Hypertarget{riscv__vector_8h_a5b17ad27be4aeae1b00eda02e3601d07}\label{riscv__vector_8h_a5b17ad27be4aeae1b00eda02e3601d07}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vi\_i16m2@{vrgather\_vi\_i16m2}}
\index{vrgather\_vi\_i16m2@{vrgather\_vi\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vi\_i16m2}{vrgather\_vi\_i16m2}}
{\footnotesize\ttfamily \#define vrgather\+\_\+vi\+\_\+i16m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vrgather\_vi\_i16m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_abf17b9901663a25284d6b8ba6760938b}\label{riscv__vector_8h_abf17b9901663a25284d6b8ba6760938b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vi\_i16m2\_m@{vrgather\_vi\_i16m2\_m}}
\index{vrgather\_vi\_i16m2\_m@{vrgather\_vi\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vi\_i16m2\_m}{vrgather\_vi\_i16m2\_m}}
{\footnotesize\ttfamily \#define vrgather\+\_\+vi\+\_\+i16m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vrgather\_vi\_i16m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_abcd2d17dfe440ad6f92ef7d9eef60a0a}\label{riscv__vector_8h_abcd2d17dfe440ad6f92ef7d9eef60a0a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vi\_i16m4@{vrgather\_vi\_i16m4}}
\index{vrgather\_vi\_i16m4@{vrgather\_vi\_i16m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vi\_i16m4}{vrgather\_vi\_i16m4}}
{\footnotesize\ttfamily \#define vrgather\+\_\+vi\+\_\+i16m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vrgather\_vi\_i16m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ad2580b444baf5e86dc628d892b851a49}\label{riscv__vector_8h_ad2580b444baf5e86dc628d892b851a49}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vi\_i16m4\_m@{vrgather\_vi\_i16m4\_m}}
\index{vrgather\_vi\_i16m4\_m@{vrgather\_vi\_i16m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vi\_i16m4\_m}{vrgather\_vi\_i16m4\_m}}
{\footnotesize\ttfamily \#define vrgather\+\_\+vi\+\_\+i16m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vrgather\_vi\_i16m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ab07adefa91fad211166ad8d9b67720d1}\label{riscv__vector_8h_ab07adefa91fad211166ad8d9b67720d1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vi\_i16m8@{vrgather\_vi\_i16m8}}
\index{vrgather\_vi\_i16m8@{vrgather\_vi\_i16m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vi\_i16m8}{vrgather\_vi\_i16m8}}
{\footnotesize\ttfamily \#define vrgather\+\_\+vi\+\_\+i16m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vrgather\_vi\_i16m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aaff62b01d82ac1589e465745efd794ab}\label{riscv__vector_8h_aaff62b01d82ac1589e465745efd794ab}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vi\_i16m8\_m@{vrgather\_vi\_i16m8\_m}}
\index{vrgather\_vi\_i16m8\_m@{vrgather\_vi\_i16m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vi\_i16m8\_m}{vrgather\_vi\_i16m8\_m}}
{\footnotesize\ttfamily \#define vrgather\+\_\+vi\+\_\+i16m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vrgather\_vi\_i16m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a78b90df47f6089559485e54a14d10ddf}\label{riscv__vector_8h_a78b90df47f6089559485e54a14d10ddf}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vi\_i32m1@{vrgather\_vi\_i32m1}}
\index{vrgather\_vi\_i32m1@{vrgather\_vi\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vi\_i32m1}{vrgather\_vi\_i32m1}}
{\footnotesize\ttfamily \#define vrgather\+\_\+vi\+\_\+i32m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vrgather\_vi\_i32m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Register Gather Instruction

{\bfseries{vrgather\+\_\+vi\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值\+: vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值\+: vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值\+: vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值\+: vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrgather.\+vi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_a8858ddefb2c1c104e9e8ca92b1ea0448}\label{riscv__vector_8h_a8858ddefb2c1c104e9e8ca92b1ea0448}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vi\_i32m1\_m@{vrgather\_vi\_i32m1\_m}}
\index{vrgather\_vi\_i32m1\_m@{vrgather\_vi\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vi\_i32m1\_m}{vrgather\_vi\_i32m1\_m}}
{\footnotesize\ttfamily \#define vrgather\+\_\+vi\+\_\+i32m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vrgather\_vi\_i32m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Register Gather Instruction(带掩码)

{\bfseries{vrgather\+\_\+vi\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值\+: vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值\+: vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值\+: vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值\+: vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrgather.\+vi vd, vs2, uimm, vm ~\newline
 \mbox{\Hypertarget{riscv__vector_8h_a6e5c4eb91e9362235ea935d3d44ca776}\label{riscv__vector_8h_a6e5c4eb91e9362235ea935d3d44ca776}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vi\_i32m2@{vrgather\_vi\_i32m2}}
\index{vrgather\_vi\_i32m2@{vrgather\_vi\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vi\_i32m2}{vrgather\_vi\_i32m2}}
{\footnotesize\ttfamily \#define vrgather\+\_\+vi\+\_\+i32m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vrgather\_vi\_i32m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ad7022a61e6b0f7d6f4a555910ffbaf04}\label{riscv__vector_8h_ad7022a61e6b0f7d6f4a555910ffbaf04}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vi\_i32m2\_m@{vrgather\_vi\_i32m2\_m}}
\index{vrgather\_vi\_i32m2\_m@{vrgather\_vi\_i32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vi\_i32m2\_m}{vrgather\_vi\_i32m2\_m}}
{\footnotesize\ttfamily \#define vrgather\+\_\+vi\+\_\+i32m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vrgather\_vi\_i32m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a6b2e71428362488aeeee427af332d5c6}\label{riscv__vector_8h_a6b2e71428362488aeeee427af332d5c6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vi\_i32m4@{vrgather\_vi\_i32m4}}
\index{vrgather\_vi\_i32m4@{vrgather\_vi\_i32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vi\_i32m4}{vrgather\_vi\_i32m4}}
{\footnotesize\ttfamily \#define vrgather\+\_\+vi\+\_\+i32m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vrgather\_vi\_i32m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_af977a6a0d2c8123a75ab1f3573abb333}\label{riscv__vector_8h_af977a6a0d2c8123a75ab1f3573abb333}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vi\_i32m4\_m@{vrgather\_vi\_i32m4\_m}}
\index{vrgather\_vi\_i32m4\_m@{vrgather\_vi\_i32m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vi\_i32m4\_m}{vrgather\_vi\_i32m4\_m}}
{\footnotesize\ttfamily \#define vrgather\+\_\+vi\+\_\+i32m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vrgather\_vi\_i32m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_affc25e2aed9c74041998dda7b17d2b9d}\label{riscv__vector_8h_affc25e2aed9c74041998dda7b17d2b9d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vi\_i32m8@{vrgather\_vi\_i32m8}}
\index{vrgather\_vi\_i32m8@{vrgather\_vi\_i32m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vi\_i32m8}{vrgather\_vi\_i32m8}}
{\footnotesize\ttfamily \#define vrgather\+\_\+vi\+\_\+i32m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vrgather\_vi\_i32m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_af57e5997714e1f618db7346ddd85985e}\label{riscv__vector_8h_af57e5997714e1f618db7346ddd85985e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vi\_i32m8\_m@{vrgather\_vi\_i32m8\_m}}
\index{vrgather\_vi\_i32m8\_m@{vrgather\_vi\_i32m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vi\_i32m8\_m}{vrgather\_vi\_i32m8\_m}}
{\footnotesize\ttfamily \#define vrgather\+\_\+vi\+\_\+i32m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vrgather\_vi\_i32m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a8511cf09eb0671ffa6e8d2d742103e54}\label{riscv__vector_8h_a8511cf09eb0671ffa6e8d2d742103e54}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vi\_i8m1@{vrgather\_vi\_i8m1}}
\index{vrgather\_vi\_i8m1@{vrgather\_vi\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vi\_i8m1}{vrgather\_vi\_i8m1}}
{\footnotesize\ttfamily \#define vrgather\+\_\+vi\+\_\+i8m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vrgather\_vi\_i8m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Register Gather Instruction

{\bfseries{vrgather\+\_\+vi\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值\+: vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值\+: vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值\+: vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值\+: vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrgather.\+vi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_a570425eb7677dbaf09180caeca63be38}\label{riscv__vector_8h_a570425eb7677dbaf09180caeca63be38}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vi\_i8m1\_m@{vrgather\_vi\_i8m1\_m}}
\index{vrgather\_vi\_i8m1\_m@{vrgather\_vi\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vi\_i8m1\_m}{vrgather\_vi\_i8m1\_m}}
{\footnotesize\ttfamily \#define vrgather\+\_\+vi\+\_\+i8m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vrgather\_vi\_i8m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Register Gather Instruction(带掩码)

{\bfseries{vrgather\+\_\+vi\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值\+: vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值\+: vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值\+: vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值\+: vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrgather.\+vi vd, vs2, uimm, vm \mbox{\Hypertarget{riscv__vector_8h_ae8389b84abdf5d275f5ce2d436a7ac65}\label{riscv__vector_8h_ae8389b84abdf5d275f5ce2d436a7ac65}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vi\_i8m2@{vrgather\_vi\_i8m2}}
\index{vrgather\_vi\_i8m2@{vrgather\_vi\_i8m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vi\_i8m2}{vrgather\_vi\_i8m2}}
{\footnotesize\ttfamily \#define vrgather\+\_\+vi\+\_\+i8m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vrgather\_vi\_i8m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a327ebdcf191855ff33a9911a7df97463}\label{riscv__vector_8h_a327ebdcf191855ff33a9911a7df97463}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vi\_i8m2\_m@{vrgather\_vi\_i8m2\_m}}
\index{vrgather\_vi\_i8m2\_m@{vrgather\_vi\_i8m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vi\_i8m2\_m}{vrgather\_vi\_i8m2\_m}}
{\footnotesize\ttfamily \#define vrgather\+\_\+vi\+\_\+i8m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vrgather\_vi\_i8m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a0a9c17263d6507b961863b8708af3474}\label{riscv__vector_8h_a0a9c17263d6507b961863b8708af3474}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vi\_i8m4@{vrgather\_vi\_i8m4}}
\index{vrgather\_vi\_i8m4@{vrgather\_vi\_i8m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vi\_i8m4}{vrgather\_vi\_i8m4}}
{\footnotesize\ttfamily \#define vrgather\+\_\+vi\+\_\+i8m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vrgather\_vi\_i8m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a76a07023bd0e2c0fd1a9ab0a65066c15}\label{riscv__vector_8h_a76a07023bd0e2c0fd1a9ab0a65066c15}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vi\_i8m4\_m@{vrgather\_vi\_i8m4\_m}}
\index{vrgather\_vi\_i8m4\_m@{vrgather\_vi\_i8m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vi\_i8m4\_m}{vrgather\_vi\_i8m4\_m}}
{\footnotesize\ttfamily \#define vrgather\+\_\+vi\+\_\+i8m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vrgather\_vi\_i8m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a9e2a40bff07b42e72bb51dda1860c710}\label{riscv__vector_8h_a9e2a40bff07b42e72bb51dda1860c710}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vi\_i8m8@{vrgather\_vi\_i8m8}}
\index{vrgather\_vi\_i8m8@{vrgather\_vi\_i8m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vi\_i8m8}{vrgather\_vi\_i8m8}}
{\footnotesize\ttfamily \#define vrgather\+\_\+vi\+\_\+i8m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vrgather\_vi\_i8m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a1dc02aff79480d03f32b4b4e2fdad1e8}\label{riscv__vector_8h_a1dc02aff79480d03f32b4b4e2fdad1e8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vi\_i8m8\_m@{vrgather\_vi\_i8m8\_m}}
\index{vrgather\_vi\_i8m8\_m@{vrgather\_vi\_i8m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vi\_i8m8\_m}{vrgather\_vi\_i8m8\_m}}
{\footnotesize\ttfamily \#define vrgather\+\_\+vi\+\_\+i8m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vrgather\_vi\_i8m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aeae80e6e674eac7cb83b2259cc334681}\label{riscv__vector_8h_aeae80e6e674eac7cb83b2259cc334681}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrsub\_vi\_i16m1@{vrsub\_vi\_i16m1}}
\index{vrsub\_vi\_i16m1@{vrsub\_vi\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrsub\_vi\_i16m1}{vrsub\_vi\_i16m1}}
{\footnotesize\ttfamily \#define vrsub\+\_\+vi\+\_\+i16m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vrsub\_vi\_i16m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Integer}} reverse subtract

{\bfseries{vrsub\+\_\+vi\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrsub.\+vi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_af926912088d7307d7fbf44ae167d1034}\label{riscv__vector_8h_af926912088d7307d7fbf44ae167d1034}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrsub\_vi\_i16m1\_m@{vrsub\_vi\_i16m1\_m}}
\index{vrsub\_vi\_i16m1\_m@{vrsub\_vi\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrsub\_vi\_i16m1\_m}{vrsub\_vi\_i16m1\_m}}
{\footnotesize\ttfamily \#define vrsub\+\_\+vi\+\_\+i16m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vrsub\_vi\_i16m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Integer}} reverse subtract(带掩码)

{\bfseries{vrsub\+\_\+vi\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/15,16\mbox{]} ~\newline
 返回值： vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/15,16\mbox{]} ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/15,16\mbox{]} ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/15,16\mbox{]} ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrsub.\+vi vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_a9f5145215fbd468e8bb3c63c6dfa4713}\label{riscv__vector_8h_a9f5145215fbd468e8bb3c63c6dfa4713}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrsub\_vi\_i16m2@{vrsub\_vi\_i16m2}}
\index{vrsub\_vi\_i16m2@{vrsub\_vi\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrsub\_vi\_i16m2}{vrsub\_vi\_i16m2}}
{\footnotesize\ttfamily \#define vrsub\+\_\+vi\+\_\+i16m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vrsub\_vi\_i16m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a9630845d5d7d3137d4b411465d2edb75}\label{riscv__vector_8h_a9630845d5d7d3137d4b411465d2edb75}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrsub\_vi\_i16m2\_m@{vrsub\_vi\_i16m2\_m}}
\index{vrsub\_vi\_i16m2\_m@{vrsub\_vi\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrsub\_vi\_i16m2\_m}{vrsub\_vi\_i16m2\_m}}
{\footnotesize\ttfamily \#define vrsub\+\_\+vi\+\_\+i16m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vrsub\_vi\_i16m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a0317215e4ab07c64d5ad07de5d723043}\label{riscv__vector_8h_a0317215e4ab07c64d5ad07de5d723043}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrsub\_vi\_i16m4@{vrsub\_vi\_i16m4}}
\index{vrsub\_vi\_i16m4@{vrsub\_vi\_i16m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrsub\_vi\_i16m4}{vrsub\_vi\_i16m4}}
{\footnotesize\ttfamily \#define vrsub\+\_\+vi\+\_\+i16m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vrsub\_vi\_i16m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a5956da16d3ca715070e0849f2db8c893}\label{riscv__vector_8h_a5956da16d3ca715070e0849f2db8c893}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrsub\_vi\_i16m4\_m@{vrsub\_vi\_i16m4\_m}}
\index{vrsub\_vi\_i16m4\_m@{vrsub\_vi\_i16m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrsub\_vi\_i16m4\_m}{vrsub\_vi\_i16m4\_m}}
{\footnotesize\ttfamily \#define vrsub\+\_\+vi\+\_\+i16m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vrsub\_vi\_i16m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ae215f0117881c72be6f7d58dd8663a56}\label{riscv__vector_8h_ae215f0117881c72be6f7d58dd8663a56}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrsub\_vi\_i16m8@{vrsub\_vi\_i16m8}}
\index{vrsub\_vi\_i16m8@{vrsub\_vi\_i16m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrsub\_vi\_i16m8}{vrsub\_vi\_i16m8}}
{\footnotesize\ttfamily \#define vrsub\+\_\+vi\+\_\+i16m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vrsub\_vi\_i16m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_adf214ee7b658477036f953747ef70559}\label{riscv__vector_8h_adf214ee7b658477036f953747ef70559}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrsub\_vi\_i16m8\_m@{vrsub\_vi\_i16m8\_m}}
\index{vrsub\_vi\_i16m8\_m@{vrsub\_vi\_i16m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrsub\_vi\_i16m8\_m}{vrsub\_vi\_i16m8\_m}}
{\footnotesize\ttfamily \#define vrsub\+\_\+vi\+\_\+i16m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vrsub\_vi\_i16m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a8565875407f072101d7ebad2426d420e}\label{riscv__vector_8h_a8565875407f072101d7ebad2426d420e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrsub\_vi\_i32m1@{vrsub\_vi\_i32m1}}
\index{vrsub\_vi\_i32m1@{vrsub\_vi\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrsub\_vi\_i32m1}{vrsub\_vi\_i32m1}}
{\footnotesize\ttfamily \#define vrsub\+\_\+vi\+\_\+i32m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vrsub\_vi\_i32m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Integer}} reverse subtract

{\bfseries{vrsub\+\_\+vi\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrsub.\+vi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_ad41b5320ab6ffab8cc791ebda78247ba}\label{riscv__vector_8h_ad41b5320ab6ffab8cc791ebda78247ba}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrsub\_vi\_i32m1\_m@{vrsub\_vi\_i32m1\_m}}
\index{vrsub\_vi\_i32m1\_m@{vrsub\_vi\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrsub\_vi\_i32m1\_m}{vrsub\_vi\_i32m1\_m}}
{\footnotesize\ttfamily \#define vrsub\+\_\+vi\+\_\+i32m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vrsub\_vi\_i32m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Integer}} reverse subtract(带掩码)

{\bfseries{vrsub\+\_\+vi\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/15,16\mbox{]} ~\newline
 返回值： vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/15,16\mbox{]} ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/15,16\mbox{]} ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/15,16\mbox{]} ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrsub.\+vi vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_a69eda46a9d2e185fa9e4d67cbd62f3da}\label{riscv__vector_8h_a69eda46a9d2e185fa9e4d67cbd62f3da}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrsub\_vi\_i32m2@{vrsub\_vi\_i32m2}}
\index{vrsub\_vi\_i32m2@{vrsub\_vi\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrsub\_vi\_i32m2}{vrsub\_vi\_i32m2}}
{\footnotesize\ttfamily \#define vrsub\+\_\+vi\+\_\+i32m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vrsub\_vi\_i32m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_abfda2afd61abb717f2224352460cbf98}\label{riscv__vector_8h_abfda2afd61abb717f2224352460cbf98}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrsub\_vi\_i32m2\_m@{vrsub\_vi\_i32m2\_m}}
\index{vrsub\_vi\_i32m2\_m@{vrsub\_vi\_i32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrsub\_vi\_i32m2\_m}{vrsub\_vi\_i32m2\_m}}
{\footnotesize\ttfamily \#define vrsub\+\_\+vi\+\_\+i32m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vrsub\_vi\_i32m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a946a406ce5e23e388d787034854eba98}\label{riscv__vector_8h_a946a406ce5e23e388d787034854eba98}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrsub\_vi\_i32m4@{vrsub\_vi\_i32m4}}
\index{vrsub\_vi\_i32m4@{vrsub\_vi\_i32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrsub\_vi\_i32m4}{vrsub\_vi\_i32m4}}
{\footnotesize\ttfamily \#define vrsub\+\_\+vi\+\_\+i32m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vrsub\_vi\_i32m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a136d2845a862dd4824280493502f13bb}\label{riscv__vector_8h_a136d2845a862dd4824280493502f13bb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrsub\_vi\_i32m4\_m@{vrsub\_vi\_i32m4\_m}}
\index{vrsub\_vi\_i32m4\_m@{vrsub\_vi\_i32m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrsub\_vi\_i32m4\_m}{vrsub\_vi\_i32m4\_m}}
{\footnotesize\ttfamily \#define vrsub\+\_\+vi\+\_\+i32m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vrsub\_vi\_i32m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a601006395faf942323c9c930caa4e7dc}\label{riscv__vector_8h_a601006395faf942323c9c930caa4e7dc}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrsub\_vi\_i32m8@{vrsub\_vi\_i32m8}}
\index{vrsub\_vi\_i32m8@{vrsub\_vi\_i32m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrsub\_vi\_i32m8}{vrsub\_vi\_i32m8}}
{\footnotesize\ttfamily \#define vrsub\+\_\+vi\+\_\+i32m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vrsub\_vi\_i32m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a2bdb4d4d8b93fae785cb0bce91c44016}\label{riscv__vector_8h_a2bdb4d4d8b93fae785cb0bce91c44016}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrsub\_vi\_i32m8\_m@{vrsub\_vi\_i32m8\_m}}
\index{vrsub\_vi\_i32m8\_m@{vrsub\_vi\_i32m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrsub\_vi\_i32m8\_m}{vrsub\_vi\_i32m8\_m}}
{\footnotesize\ttfamily \#define vrsub\+\_\+vi\+\_\+i32m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vrsub\_vi\_i32m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a48f7c468a266d6b63bebbc153c68b6c5}\label{riscv__vector_8h_a48f7c468a266d6b63bebbc153c68b6c5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrsub\_vi\_i8m1@{vrsub\_vi\_i8m1}}
\index{vrsub\_vi\_i8m1@{vrsub\_vi\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrsub\_vi\_i8m1}{vrsub\_vi\_i8m1}}
{\footnotesize\ttfamily \#define vrsub\+\_\+vi\+\_\+i8m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vrsub\_vi\_i8m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Integer}} reverse subtract

{\bfseries{vrsub\+\_\+vi\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值： vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrsub.\+vi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_a87e75889ec9e8db3f80b930ecc64ad3b}\label{riscv__vector_8h_a87e75889ec9e8db3f80b930ecc64ad3b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrsub\_vi\_i8m1\_m@{vrsub\_vi\_i8m1\_m}}
\index{vrsub\_vi\_i8m1\_m@{vrsub\_vi\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrsub\_vi\_i8m1\_m}{vrsub\_vi\_i8m1\_m}}
{\footnotesize\ttfamily \#define vrsub\+\_\+vi\+\_\+i8m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vrsub\_vi\_i8m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Integer}} reverse subtract(带掩码)

{\bfseries{vrsub\+\_\+vi\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/15,16\mbox{]} ~\newline
 返回值： vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/15,16\mbox{]} ~\newline
 返回值： vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/15,16\mbox{]} ~\newline
 返回值： vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/15,16\mbox{]} ~\newline
 返回值： vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrsub.\+vi vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_ab1ab3ae554de5e595c6d1acbfbcf2a1a}\label{riscv__vector_8h_ab1ab3ae554de5e595c6d1acbfbcf2a1a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrsub\_vi\_i8m2@{vrsub\_vi\_i8m2}}
\index{vrsub\_vi\_i8m2@{vrsub\_vi\_i8m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrsub\_vi\_i8m2}{vrsub\_vi\_i8m2}}
{\footnotesize\ttfamily \#define vrsub\+\_\+vi\+\_\+i8m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vrsub\_vi\_i8m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a4b86562ad5018da38f06736a7aac2fae}\label{riscv__vector_8h_a4b86562ad5018da38f06736a7aac2fae}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrsub\_vi\_i8m2\_m@{vrsub\_vi\_i8m2\_m}}
\index{vrsub\_vi\_i8m2\_m@{vrsub\_vi\_i8m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrsub\_vi\_i8m2\_m}{vrsub\_vi\_i8m2\_m}}
{\footnotesize\ttfamily \#define vrsub\+\_\+vi\+\_\+i8m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vrsub\_vi\_i8m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a324ede2ffe44b68e887fe26c0bfcc2a8}\label{riscv__vector_8h_a324ede2ffe44b68e887fe26c0bfcc2a8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrsub\_vi\_i8m4@{vrsub\_vi\_i8m4}}
\index{vrsub\_vi\_i8m4@{vrsub\_vi\_i8m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrsub\_vi\_i8m4}{vrsub\_vi\_i8m4}}
{\footnotesize\ttfamily \#define vrsub\+\_\+vi\+\_\+i8m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vrsub\_vi\_i8m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a8a533b7a83dd35b86b5694e50496cd66}\label{riscv__vector_8h_a8a533b7a83dd35b86b5694e50496cd66}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrsub\_vi\_i8m4\_m@{vrsub\_vi\_i8m4\_m}}
\index{vrsub\_vi\_i8m4\_m@{vrsub\_vi\_i8m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrsub\_vi\_i8m4\_m}{vrsub\_vi\_i8m4\_m}}
{\footnotesize\ttfamily \#define vrsub\+\_\+vi\+\_\+i8m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vrsub\_vi\_i8m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a7635d1a4bfeb73d7d7b971f9074a8b08}\label{riscv__vector_8h_a7635d1a4bfeb73d7d7b971f9074a8b08}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrsub\_vi\_i8m8@{vrsub\_vi\_i8m8}}
\index{vrsub\_vi\_i8m8@{vrsub\_vi\_i8m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrsub\_vi\_i8m8}{vrsub\_vi\_i8m8}}
{\footnotesize\ttfamily \#define vrsub\+\_\+vi\+\_\+i8m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vrsub\_vi\_i8m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a584293aae1520b18fe7fc17d401d25c8}\label{riscv__vector_8h_a584293aae1520b18fe7fc17d401d25c8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrsub\_vi\_i8m8\_m@{vrsub\_vi\_i8m8\_m}}
\index{vrsub\_vi\_i8m8\_m@{vrsub\_vi\_i8m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrsub\_vi\_i8m8\_m}{vrsub\_vi\_i8m8\_m}}
{\footnotesize\ttfamily \#define vrsub\+\_\+vi\+\_\+i8m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vrsub\_vi\_i8m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a6dd848c4f133cfa8a5b616fa2e77ad6c}\label{riscv__vector_8h_a6dd848c4f133cfa8a5b616fa2e77ad6c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsadd\_vi\_i16m1@{vsadd\_vi\_i16m1}}
\index{vsadd\_vi\_i16m1@{vsadd\_vi\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsadd\_vi\_i16m1}{vsadd\_vi\_i16m1}}
{\footnotesize\ttfamily \#define vsadd\+\_\+vi\+\_\+i16m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsadd\_vi\_i16m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions

{\bfseries{vsadd\+\_\+vi\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsadd.\+vi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_aa936b4408dd98028769e2cc6493cd99c}\label{riscv__vector_8h_aa936b4408dd98028769e2cc6493cd99c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsadd\_vi\_i16m1\_m@{vsadd\_vi\_i16m1\_m}}
\index{vsadd\_vi\_i16m1\_m@{vsadd\_vi\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsadd\_vi\_i16m1\_m}{vsadd\_vi\_i16m1\_m}}
{\footnotesize\ttfamily \#define vsadd\+\_\+vi\+\_\+i16m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsadd\_vi\_i16m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions (带掩码)

{\bfseries{vsadd\+\_\+vi\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsadd.\+vx vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_acb841eb48448abc5b17a5649fa322625}\label{riscv__vector_8h_acb841eb48448abc5b17a5649fa322625}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsadd\_vi\_i16m2@{vsadd\_vi\_i16m2}}
\index{vsadd\_vi\_i16m2@{vsadd\_vi\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsadd\_vi\_i16m2}{vsadd\_vi\_i16m2}}
{\footnotesize\ttfamily \#define vsadd\+\_\+vi\+\_\+i16m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsadd\_vi\_i16m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_af141f2e409b8797b8d388bbc91799fc2}\label{riscv__vector_8h_af141f2e409b8797b8d388bbc91799fc2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsadd\_vi\_i16m2\_m@{vsadd\_vi\_i16m2\_m}}
\index{vsadd\_vi\_i16m2\_m@{vsadd\_vi\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsadd\_vi\_i16m2\_m}{vsadd\_vi\_i16m2\_m}}
{\footnotesize\ttfamily \#define vsadd\+\_\+vi\+\_\+i16m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsadd\_vi\_i16m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_af323d291bb95b94cdb13420d577c6001}\label{riscv__vector_8h_af323d291bb95b94cdb13420d577c6001}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsadd\_vi\_i16m4@{vsadd\_vi\_i16m4}}
\index{vsadd\_vi\_i16m4@{vsadd\_vi\_i16m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsadd\_vi\_i16m4}{vsadd\_vi\_i16m4}}
{\footnotesize\ttfamily \#define vsadd\+\_\+vi\+\_\+i16m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsadd\_vi\_i16m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ab8446d1132339dee1e366b20588fe3d5}\label{riscv__vector_8h_ab8446d1132339dee1e366b20588fe3d5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsadd\_vi\_i16m4\_m@{vsadd\_vi\_i16m4\_m}}
\index{vsadd\_vi\_i16m4\_m@{vsadd\_vi\_i16m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsadd\_vi\_i16m4\_m}{vsadd\_vi\_i16m4\_m}}
{\footnotesize\ttfamily \#define vsadd\+\_\+vi\+\_\+i16m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsadd\_vi\_i16m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aa0ab4f363c695b3e75e21aff66b76488}\label{riscv__vector_8h_aa0ab4f363c695b3e75e21aff66b76488}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsadd\_vi\_i16m8@{vsadd\_vi\_i16m8}}
\index{vsadd\_vi\_i16m8@{vsadd\_vi\_i16m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsadd\_vi\_i16m8}{vsadd\_vi\_i16m8}}
{\footnotesize\ttfamily \#define vsadd\+\_\+vi\+\_\+i16m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsadd\_vi\_i16m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aa41d39afda3c972f54946d5717880d35}\label{riscv__vector_8h_aa41d39afda3c972f54946d5717880d35}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsadd\_vi\_i16m8\_m@{vsadd\_vi\_i16m8\_m}}
\index{vsadd\_vi\_i16m8\_m@{vsadd\_vi\_i16m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsadd\_vi\_i16m8\_m}{vsadd\_vi\_i16m8\_m}}
{\footnotesize\ttfamily \#define vsadd\+\_\+vi\+\_\+i16m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsadd\_vi\_i16m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_afb3917a31c2b55a22d4f4426b894981b}\label{riscv__vector_8h_afb3917a31c2b55a22d4f4426b894981b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsadd\_vi\_i32m1@{vsadd\_vi\_i32m1}}
\index{vsadd\_vi\_i32m1@{vsadd\_vi\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsadd\_vi\_i32m1}{vsadd\_vi\_i32m1}}
{\footnotesize\ttfamily \#define vsadd\+\_\+vi\+\_\+i32m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsadd\_vi\_i32m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions

{\bfseries{vsadd\+\_\+vi\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsadd.\+vi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_add7d859b50646ab363021dc8b916574c}\label{riscv__vector_8h_add7d859b50646ab363021dc8b916574c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsadd\_vi\_i32m1\_m@{vsadd\_vi\_i32m1\_m}}
\index{vsadd\_vi\_i32m1\_m@{vsadd\_vi\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsadd\_vi\_i32m1\_m}{vsadd\_vi\_i32m1\_m}}
{\footnotesize\ttfamily \#define vsadd\+\_\+vi\+\_\+i32m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsadd\_vi\_i32m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions (带掩码)

{\bfseries{vsadd\+\_\+vi\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsadd.\+vx vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_a05d6dd46a688f5eabe028bd4fdc0bceb}\label{riscv__vector_8h_a05d6dd46a688f5eabe028bd4fdc0bceb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsadd\_vi\_i32m2@{vsadd\_vi\_i32m2}}
\index{vsadd\_vi\_i32m2@{vsadd\_vi\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsadd\_vi\_i32m2}{vsadd\_vi\_i32m2}}
{\footnotesize\ttfamily \#define vsadd\+\_\+vi\+\_\+i32m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsadd\_vi\_i32m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a2611797b843acf32e663a324166f31f8}\label{riscv__vector_8h_a2611797b843acf32e663a324166f31f8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsadd\_vi\_i32m2\_m@{vsadd\_vi\_i32m2\_m}}
\index{vsadd\_vi\_i32m2\_m@{vsadd\_vi\_i32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsadd\_vi\_i32m2\_m}{vsadd\_vi\_i32m2\_m}}
{\footnotesize\ttfamily \#define vsadd\+\_\+vi\+\_\+i32m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsadd\_vi\_i32m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a98b12fc222c7c714d61d18f409f77a4f}\label{riscv__vector_8h_a98b12fc222c7c714d61d18f409f77a4f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsadd\_vi\_i32m4@{vsadd\_vi\_i32m4}}
\index{vsadd\_vi\_i32m4@{vsadd\_vi\_i32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsadd\_vi\_i32m4}{vsadd\_vi\_i32m4}}
{\footnotesize\ttfamily \#define vsadd\+\_\+vi\+\_\+i32m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsadd\_vi\_i32m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a84f388e459a9c36066caa4b47cf86026}\label{riscv__vector_8h_a84f388e459a9c36066caa4b47cf86026}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsadd\_vi\_i32m4\_m@{vsadd\_vi\_i32m4\_m}}
\index{vsadd\_vi\_i32m4\_m@{vsadd\_vi\_i32m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsadd\_vi\_i32m4\_m}{vsadd\_vi\_i32m4\_m}}
{\footnotesize\ttfamily \#define vsadd\+\_\+vi\+\_\+i32m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsadd\_vi\_i32m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a8e286202819e6cbf5b25593f97dc8929}\label{riscv__vector_8h_a8e286202819e6cbf5b25593f97dc8929}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsadd\_vi\_i32m8@{vsadd\_vi\_i32m8}}
\index{vsadd\_vi\_i32m8@{vsadd\_vi\_i32m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsadd\_vi\_i32m8}{vsadd\_vi\_i32m8}}
{\footnotesize\ttfamily \#define vsadd\+\_\+vi\+\_\+i32m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsadd\_vi\_i32m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a8ab59c52254dc01ef3443c541602afe6}\label{riscv__vector_8h_a8ab59c52254dc01ef3443c541602afe6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsadd\_vi\_i32m8\_m@{vsadd\_vi\_i32m8\_m}}
\index{vsadd\_vi\_i32m8\_m@{vsadd\_vi\_i32m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsadd\_vi\_i32m8\_m}{vsadd\_vi\_i32m8\_m}}
{\footnotesize\ttfamily \#define vsadd\+\_\+vi\+\_\+i32m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsadd\_vi\_i32m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ae5404e67012401b2961f9e7b33d9ad1d}\label{riscv__vector_8h_ae5404e67012401b2961f9e7b33d9ad1d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsadd\_vi\_i8m1@{vsadd\_vi\_i8m1}}
\index{vsadd\_vi\_i8m1@{vsadd\_vi\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsadd\_vi\_i8m1}{vsadd\_vi\_i8m1}}
{\footnotesize\ttfamily \#define vsadd\+\_\+vi\+\_\+i8m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsadd\_vi\_i8m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions

{\bfseries{vsadd\+\_\+vi\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsadd.\+vi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_a7c749253272644ff1e96f073a7dcbb61}\label{riscv__vector_8h_a7c749253272644ff1e96f073a7dcbb61}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsadd\_vi\_i8m1\_m@{vsadd\_vi\_i8m1\_m}}
\index{vsadd\_vi\_i8m1\_m@{vsadd\_vi\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsadd\_vi\_i8m1\_m}{vsadd\_vi\_i8m1\_m}}
{\footnotesize\ttfamily \#define vsadd\+\_\+vi\+\_\+i8m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsadd\_vi\_i8m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions (带掩码)

{\bfseries{vsadd\+\_\+vi\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsadd.\+vx vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_a7ba136306d6e3c7ce638f3b893f86112}\label{riscv__vector_8h_a7ba136306d6e3c7ce638f3b893f86112}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsadd\_vi\_i8m2@{vsadd\_vi\_i8m2}}
\index{vsadd\_vi\_i8m2@{vsadd\_vi\_i8m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsadd\_vi\_i8m2}{vsadd\_vi\_i8m2}}
{\footnotesize\ttfamily \#define vsadd\+\_\+vi\+\_\+i8m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsadd\_vi\_i8m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_af584bd486d808c03b3bddcf887324422}\label{riscv__vector_8h_af584bd486d808c03b3bddcf887324422}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsadd\_vi\_i8m2\_m@{vsadd\_vi\_i8m2\_m}}
\index{vsadd\_vi\_i8m2\_m@{vsadd\_vi\_i8m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsadd\_vi\_i8m2\_m}{vsadd\_vi\_i8m2\_m}}
{\footnotesize\ttfamily \#define vsadd\+\_\+vi\+\_\+i8m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsadd\_vi\_i8m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a3a3e0040d274d246b7cca2d3152813fc}\label{riscv__vector_8h_a3a3e0040d274d246b7cca2d3152813fc}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsadd\_vi\_i8m4@{vsadd\_vi\_i8m4}}
\index{vsadd\_vi\_i8m4@{vsadd\_vi\_i8m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsadd\_vi\_i8m4}{vsadd\_vi\_i8m4}}
{\footnotesize\ttfamily \#define vsadd\+\_\+vi\+\_\+i8m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsadd\_vi\_i8m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ae64081238abc32d0e886e03d57e7e4bd}\label{riscv__vector_8h_ae64081238abc32d0e886e03d57e7e4bd}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsadd\_vi\_i8m4\_m@{vsadd\_vi\_i8m4\_m}}
\index{vsadd\_vi\_i8m4\_m@{vsadd\_vi\_i8m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsadd\_vi\_i8m4\_m}{vsadd\_vi\_i8m4\_m}}
{\footnotesize\ttfamily \#define vsadd\+\_\+vi\+\_\+i8m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsadd\_vi\_i8m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a2df6df0b4d3bf001f4d21d13d8883e8e}\label{riscv__vector_8h_a2df6df0b4d3bf001f4d21d13d8883e8e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsadd\_vi\_i8m8@{vsadd\_vi\_i8m8}}
\index{vsadd\_vi\_i8m8@{vsadd\_vi\_i8m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsadd\_vi\_i8m8}{vsadd\_vi\_i8m8}}
{\footnotesize\ttfamily \#define vsadd\+\_\+vi\+\_\+i8m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsadd\_vi\_i8m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a27890b06360de8943508d46d09401772}\label{riscv__vector_8h_a27890b06360de8943508d46d09401772}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsadd\_vi\_i8m8\_m@{vsadd\_vi\_i8m8\_m}}
\index{vsadd\_vi\_i8m8\_m@{vsadd\_vi\_i8m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsadd\_vi\_i8m8\_m}{vsadd\_vi\_i8m8\_m}}
{\footnotesize\ttfamily \#define vsadd\+\_\+vi\+\_\+i8m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsadd\_vi\_i8m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a7724bad8313fdafe3961df0f82a272a2}\label{riscv__vector_8h_a7724bad8313fdafe3961df0f82a272a2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsaddu\_vi\_u16m1@{vsaddu\_vi\_u16m1}}
\index{vsaddu\_vi\_u16m1@{vsaddu\_vi\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsaddu\_vi\_u16m1}{vsaddu\_vi\_u16m1}}
{\footnotesize\ttfamily \#define vsaddu\+\_\+vi\+\_\+u16m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsaddu\_vi\_u16m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions

{\bfseries{vsaddu\+\_\+vi\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsaddu.\+vi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_a564f8c02f592ca3f48521d16a1d2232e}\label{riscv__vector_8h_a564f8c02f592ca3f48521d16a1d2232e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsaddu\_vi\_u16m1\_m@{vsaddu\_vi\_u16m1\_m}}
\index{vsaddu\_vi\_u16m1\_m@{vsaddu\_vi\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsaddu\_vi\_u16m1\_m}{vsaddu\_vi\_u16m1\_m}}
{\footnotesize\ttfamily \#define vsaddu\+\_\+vi\+\_\+u16m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsaddu\_vi\_u16m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions (带掩码)

{\bfseries{vsaddu\+\_\+vi\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsaddu.\+vx vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_a1370e9bf4ffd10a12cb94033261e5d9c}\label{riscv__vector_8h_a1370e9bf4ffd10a12cb94033261e5d9c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsaddu\_vi\_u16m2@{vsaddu\_vi\_u16m2}}
\index{vsaddu\_vi\_u16m2@{vsaddu\_vi\_u16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsaddu\_vi\_u16m2}{vsaddu\_vi\_u16m2}}
{\footnotesize\ttfamily \#define vsaddu\+\_\+vi\+\_\+u16m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsaddu\_vi\_u16m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a9dcaac5cceaabaf6fb3f15ac95a488d1}\label{riscv__vector_8h_a9dcaac5cceaabaf6fb3f15ac95a488d1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsaddu\_vi\_u16m2\_m@{vsaddu\_vi\_u16m2\_m}}
\index{vsaddu\_vi\_u16m2\_m@{vsaddu\_vi\_u16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsaddu\_vi\_u16m2\_m}{vsaddu\_vi\_u16m2\_m}}
{\footnotesize\ttfamily \#define vsaddu\+\_\+vi\+\_\+u16m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsaddu\_vi\_u16m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ad2263c9e81f39c568be3c9f237796d2b}\label{riscv__vector_8h_ad2263c9e81f39c568be3c9f237796d2b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsaddu\_vi\_u16m4@{vsaddu\_vi\_u16m4}}
\index{vsaddu\_vi\_u16m4@{vsaddu\_vi\_u16m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsaddu\_vi\_u16m4}{vsaddu\_vi\_u16m4}}
{\footnotesize\ttfamily \#define vsaddu\+\_\+vi\+\_\+u16m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsaddu\_vi\_u16m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a3bef1f27c4268b12c22ef88ea3ecf85b}\label{riscv__vector_8h_a3bef1f27c4268b12c22ef88ea3ecf85b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsaddu\_vi\_u16m4\_m@{vsaddu\_vi\_u16m4\_m}}
\index{vsaddu\_vi\_u16m4\_m@{vsaddu\_vi\_u16m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsaddu\_vi\_u16m4\_m}{vsaddu\_vi\_u16m4\_m}}
{\footnotesize\ttfamily \#define vsaddu\+\_\+vi\+\_\+u16m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsaddu\_vi\_u16m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_af4320b4bfef9dcc21e214a2113d78a8f}\label{riscv__vector_8h_af4320b4bfef9dcc21e214a2113d78a8f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsaddu\_vi\_u16m8@{vsaddu\_vi\_u16m8}}
\index{vsaddu\_vi\_u16m8@{vsaddu\_vi\_u16m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsaddu\_vi\_u16m8}{vsaddu\_vi\_u16m8}}
{\footnotesize\ttfamily \#define vsaddu\+\_\+vi\+\_\+u16m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsaddu\_vi\_u16m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a0495b8c5873bdfbfbc0d28b015d4fc77}\label{riscv__vector_8h_a0495b8c5873bdfbfbc0d28b015d4fc77}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsaddu\_vi\_u16m8\_m@{vsaddu\_vi\_u16m8\_m}}
\index{vsaddu\_vi\_u16m8\_m@{vsaddu\_vi\_u16m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsaddu\_vi\_u16m8\_m}{vsaddu\_vi\_u16m8\_m}}
{\footnotesize\ttfamily \#define vsaddu\+\_\+vi\+\_\+u16m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsaddu\_vi\_u16m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a9c0e5a3d07ee234dc9f1417a65493b56}\label{riscv__vector_8h_a9c0e5a3d07ee234dc9f1417a65493b56}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsaddu\_vi\_u32m1@{vsaddu\_vi\_u32m1}}
\index{vsaddu\_vi\_u32m1@{vsaddu\_vi\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsaddu\_vi\_u32m1}{vsaddu\_vi\_u32m1}}
{\footnotesize\ttfamily \#define vsaddu\+\_\+vi\+\_\+u32m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsaddu\_vi\_u32m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions

{\bfseries{vsaddu\+\_\+vi\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsaddu.\+vi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_a1f2adcda995d88eadb0cb8989da72f95}\label{riscv__vector_8h_a1f2adcda995d88eadb0cb8989da72f95}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsaddu\_vi\_u32m1\_m@{vsaddu\_vi\_u32m1\_m}}
\index{vsaddu\_vi\_u32m1\_m@{vsaddu\_vi\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsaddu\_vi\_u32m1\_m}{vsaddu\_vi\_u32m1\_m}}
{\footnotesize\ttfamily \#define vsaddu\+\_\+vi\+\_\+u32m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsaddu\_vi\_u32m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions (带掩码)

{\bfseries{vsaddu\+\_\+vi\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsaddu.\+vx vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_aaedbdb49c8231797b196fa46db68e039}\label{riscv__vector_8h_aaedbdb49c8231797b196fa46db68e039}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsaddu\_vi\_u32m2@{vsaddu\_vi\_u32m2}}
\index{vsaddu\_vi\_u32m2@{vsaddu\_vi\_u32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsaddu\_vi\_u32m2}{vsaddu\_vi\_u32m2}}
{\footnotesize\ttfamily \#define vsaddu\+\_\+vi\+\_\+u32m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsaddu\_vi\_u32m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a8277b9b9cdd1b5c3953f3ea4f8fef302}\label{riscv__vector_8h_a8277b9b9cdd1b5c3953f3ea4f8fef302}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsaddu\_vi\_u32m2\_m@{vsaddu\_vi\_u32m2\_m}}
\index{vsaddu\_vi\_u32m2\_m@{vsaddu\_vi\_u32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsaddu\_vi\_u32m2\_m}{vsaddu\_vi\_u32m2\_m}}
{\footnotesize\ttfamily \#define vsaddu\+\_\+vi\+\_\+u32m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsaddu\_vi\_u32m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ab77c1400be03b8963ceb1ab43f877530}\label{riscv__vector_8h_ab77c1400be03b8963ceb1ab43f877530}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsaddu\_vi\_u32m4@{vsaddu\_vi\_u32m4}}
\index{vsaddu\_vi\_u32m4@{vsaddu\_vi\_u32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsaddu\_vi\_u32m4}{vsaddu\_vi\_u32m4}}
{\footnotesize\ttfamily \#define vsaddu\+\_\+vi\+\_\+u32m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsaddu\_vi\_u32m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a6834e082421659dff5edde2a72705653}\label{riscv__vector_8h_a6834e082421659dff5edde2a72705653}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsaddu\_vi\_u32m4\_m@{vsaddu\_vi\_u32m4\_m}}
\index{vsaddu\_vi\_u32m4\_m@{vsaddu\_vi\_u32m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsaddu\_vi\_u32m4\_m}{vsaddu\_vi\_u32m4\_m}}
{\footnotesize\ttfamily \#define vsaddu\+\_\+vi\+\_\+u32m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsaddu\_vi\_u32m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a383c7bf419431ecd2007de3c5338569a}\label{riscv__vector_8h_a383c7bf419431ecd2007de3c5338569a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsaddu\_vi\_u32m8@{vsaddu\_vi\_u32m8}}
\index{vsaddu\_vi\_u32m8@{vsaddu\_vi\_u32m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsaddu\_vi\_u32m8}{vsaddu\_vi\_u32m8}}
{\footnotesize\ttfamily \#define vsaddu\+\_\+vi\+\_\+u32m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsaddu\_vi\_u32m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a18787b1761972e143d6e8cb3d7aa4a03}\label{riscv__vector_8h_a18787b1761972e143d6e8cb3d7aa4a03}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsaddu\_vi\_u32m8\_m@{vsaddu\_vi\_u32m8\_m}}
\index{vsaddu\_vi\_u32m8\_m@{vsaddu\_vi\_u32m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsaddu\_vi\_u32m8\_m}{vsaddu\_vi\_u32m8\_m}}
{\footnotesize\ttfamily \#define vsaddu\+\_\+vi\+\_\+u32m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsaddu\_vi\_u32m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_af4317324b5cffb3f521384903000cbac}\label{riscv__vector_8h_af4317324b5cffb3f521384903000cbac}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsaddu\_vi\_u8m1@{vsaddu\_vi\_u8m1}}
\index{vsaddu\_vi\_u8m1@{vsaddu\_vi\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsaddu\_vi\_u8m1}{vsaddu\_vi\_u8m1}}
{\footnotesize\ttfamily \#define vsaddu\+\_\+vi\+\_\+u8m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsaddu\_vi\_u8m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions

{\bfseries{vsaddu\+\_\+vi\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsaddu.\+vi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_a51d05dd2f4c066cf99e2af46a8023959}\label{riscv__vector_8h_a51d05dd2f4c066cf99e2af46a8023959}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsaddu\_vi\_u8m1\_m@{vsaddu\_vi\_u8m1\_m}}
\index{vsaddu\_vi\_u8m1\_m@{vsaddu\_vi\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsaddu\_vi\_u8m1\_m}{vsaddu\_vi\_u8m1\_m}}
{\footnotesize\ttfamily \#define vsaddu\+\_\+vi\+\_\+u8m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsaddu\_vi\_u8m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions (带掩码)

{\bfseries{vsaddu\+\_\+vi\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsaddu.\+vx vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_a74b6635a0ede775e8e24211b2247b763}\label{riscv__vector_8h_a74b6635a0ede775e8e24211b2247b763}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsaddu\_vi\_u8m2@{vsaddu\_vi\_u8m2}}
\index{vsaddu\_vi\_u8m2@{vsaddu\_vi\_u8m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsaddu\_vi\_u8m2}{vsaddu\_vi\_u8m2}}
{\footnotesize\ttfamily \#define vsaddu\+\_\+vi\+\_\+u8m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsaddu\_vi\_u8m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_af15e9b1f492cd9d989fb146e44024fe5}\label{riscv__vector_8h_af15e9b1f492cd9d989fb146e44024fe5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsaddu\_vi\_u8m2\_m@{vsaddu\_vi\_u8m2\_m}}
\index{vsaddu\_vi\_u8m2\_m@{vsaddu\_vi\_u8m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsaddu\_vi\_u8m2\_m}{vsaddu\_vi\_u8m2\_m}}
{\footnotesize\ttfamily \#define vsaddu\+\_\+vi\+\_\+u8m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsaddu\_vi\_u8m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a4c57081a72495d24d48e73ffc0ddeac6}\label{riscv__vector_8h_a4c57081a72495d24d48e73ffc0ddeac6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsaddu\_vi\_u8m4@{vsaddu\_vi\_u8m4}}
\index{vsaddu\_vi\_u8m4@{vsaddu\_vi\_u8m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsaddu\_vi\_u8m4}{vsaddu\_vi\_u8m4}}
{\footnotesize\ttfamily \#define vsaddu\+\_\+vi\+\_\+u8m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsaddu\_vi\_u8m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a37f524ddc30b5c9ecdb0477fefe74bc5}\label{riscv__vector_8h_a37f524ddc30b5c9ecdb0477fefe74bc5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsaddu\_vi\_u8m4\_m@{vsaddu\_vi\_u8m4\_m}}
\index{vsaddu\_vi\_u8m4\_m@{vsaddu\_vi\_u8m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsaddu\_vi\_u8m4\_m}{vsaddu\_vi\_u8m4\_m}}
{\footnotesize\ttfamily \#define vsaddu\+\_\+vi\+\_\+u8m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsaddu\_vi\_u8m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a40639086013181ea3244004b6d468d4b}\label{riscv__vector_8h_a40639086013181ea3244004b6d468d4b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsaddu\_vi\_u8m8@{vsaddu\_vi\_u8m8}}
\index{vsaddu\_vi\_u8m8@{vsaddu\_vi\_u8m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsaddu\_vi\_u8m8}{vsaddu\_vi\_u8m8}}
{\footnotesize\ttfamily \#define vsaddu\+\_\+vi\+\_\+u8m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsaddu\_vi\_u8m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ada7f3474e00e360857567cf145a14c65}\label{riscv__vector_8h_ada7f3474e00e360857567cf145a14c65}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsaddu\_vi\_u8m8\_m@{vsaddu\_vi\_u8m8\_m}}
\index{vsaddu\_vi\_u8m8\_m@{vsaddu\_vi\_u8m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsaddu\_vi\_u8m8\_m}{vsaddu\_vi\_u8m8\_m}}
{\footnotesize\ttfamily \#define vsaddu\+\_\+vi\+\_\+u8m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vsaddu\_vi\_u8m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_acc49b445b8fe37b17650e2db20eb729c}\label{riscv__vector_8h_acc49b445b8fe37b17650e2db20eb729c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsetvli@{vsetvli}}
\index{vsetvli@{vsetvli}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsetvli}{vsetvli}}
{\footnotesize\ttfamily \#define vsetvli(\begin{DoxyParamCaption}\item[{}]{avl,  }\item[{}]{sew,  }\item[{}]{lmul,  }\item[{}]{ediv }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{        uint32\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = (uint32\_t) \_\_builtin\_riscv\_vsetvli(avl, ediv<<5 | sew << 2 | lmul);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Configuration-\/\+Setting}} Instructions

{\bfseries{vsetvli：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: uint32\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 op3\+: uint32\+\_\+t ~\newline
 op4\+: uint32\+\_\+t ~\newline
 返回值：uint32\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsetvli rd, rs1, vtypei \mbox{\Hypertarget{riscv__vector_8h_abb17c8a25a977519b758237081245ab2}\label{riscv__vector_8h_abb17c8a25a977519b758237081245ab2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vi\_f32m1@{vslidedown\_vi\_f32m1}}
\index{vslidedown\_vi\_f32m1@{vslidedown\_vi\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vi\_f32m1}{vslidedown\_vi\_f32m1}}
{\footnotesize\ttfamily \#define vslidedown\+\_\+vi\+\_\+f32m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vfloat32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslidedown\_vi\_f32m1(op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Slide Instructions

{\bfseries{vslidedown\+\_\+vi\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslidedown.\+vi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_a3700053046d5185a64e54fe4e3db2e4b}\label{riscv__vector_8h_a3700053046d5185a64e54fe4e3db2e4b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vi\_f32m1\_m@{vslidedown\_vi\_f32m1\_m}}
\index{vslidedown\_vi\_f32m1\_m@{vslidedown\_vi\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vi\_f32m1\_m}{vslidedown\_vi\_f32m1\_m}}
{\footnotesize\ttfamily \#define vslidedown\+\_\+vi\+\_\+f32m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vfloat32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslidedown\_vi\_f32m1\_m(mask,op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Slide Instructions (带掩码)

{\bfseries{vslidedown\+\_\+vi\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslidedown.\+vi vd, vs2, uimm, vm \mbox{\Hypertarget{riscv__vector_8h_a23f2d310714ec7d7a2760d46f87f76ec}\label{riscv__vector_8h_a23f2d310714ec7d7a2760d46f87f76ec}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vi\_f32m2@{vslidedown\_vi\_f32m2}}
\index{vslidedown\_vi\_f32m2@{vslidedown\_vi\_f32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vi\_f32m2}{vslidedown\_vi\_f32m2}}
{\footnotesize\ttfamily \#define vslidedown\+\_\+vi\+\_\+f32m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vfloat32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslidedown\_vi\_f32m2(op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a2e03c5a7ce6f9db944389897db553ebb}\label{riscv__vector_8h_a2e03c5a7ce6f9db944389897db553ebb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vi\_f32m2\_m@{vslidedown\_vi\_f32m2\_m}}
\index{vslidedown\_vi\_f32m2\_m@{vslidedown\_vi\_f32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vi\_f32m2\_m}{vslidedown\_vi\_f32m2\_m}}
{\footnotesize\ttfamily \#define vslidedown\+\_\+vi\+\_\+f32m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vfloat32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslidedown\_vi\_f32m2\_m(mask,op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a30c60d8412740a05954c4eba9616d1be}\label{riscv__vector_8h_a30c60d8412740a05954c4eba9616d1be}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vi\_f32m4@{vslidedown\_vi\_f32m4}}
\index{vslidedown\_vi\_f32m4@{vslidedown\_vi\_f32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vi\_f32m4}{vslidedown\_vi\_f32m4}}
{\footnotesize\ttfamily \#define vslidedown\+\_\+vi\+\_\+f32m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vfloat32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslidedown\_vi\_f32m4(op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a568a9994e97352c79f7f37d28f2fb928}\label{riscv__vector_8h_a568a9994e97352c79f7f37d28f2fb928}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vi\_f32m4\_m@{vslidedown\_vi\_f32m4\_m}}
\index{vslidedown\_vi\_f32m4\_m@{vslidedown\_vi\_f32m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vi\_f32m4\_m}{vslidedown\_vi\_f32m4\_m}}
{\footnotesize\ttfamily \#define vslidedown\+\_\+vi\+\_\+f32m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vfloat32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslidedown\_vi\_f32m4\_m(mask,op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a32cf8a127c1e0e39c7df36273b4f07fd}\label{riscv__vector_8h_a32cf8a127c1e0e39c7df36273b4f07fd}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vi\_f32m8@{vslidedown\_vi\_f32m8}}
\index{vslidedown\_vi\_f32m8@{vslidedown\_vi\_f32m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vi\_f32m8}{vslidedown\_vi\_f32m8}}
{\footnotesize\ttfamily \#define vslidedown\+\_\+vi\+\_\+f32m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vfloat32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslidedown\_vi\_f32m8(op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a5723d19565fbbd0e4375d6e302b4e7f1}\label{riscv__vector_8h_a5723d19565fbbd0e4375d6e302b4e7f1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vi\_f32m8\_m@{vslidedown\_vi\_f32m8\_m}}
\index{vslidedown\_vi\_f32m8\_m@{vslidedown\_vi\_f32m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vi\_f32m8\_m}{vslidedown\_vi\_f32m8\_m}}
{\footnotesize\ttfamily \#define vslidedown\+\_\+vi\+\_\+f32m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vfloat32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslidedown\_vi\_f32m8\_m(mask,op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a12590d89a6fbddd93941b66cc1673517}\label{riscv__vector_8h_a12590d89a6fbddd93941b66cc1673517}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vi\_i16m1@{vslidedown\_vi\_i16m1}}
\index{vslidedown\_vi\_i16m1@{vslidedown\_vi\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vi\_i16m1}{vslidedown\_vi\_i16m1}}
{\footnotesize\ttfamily \#define vslidedown\+\_\+vi\+\_\+i16m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslidedown\_vi\_i16m1(op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Slide Instructions

{\bfseries{vslidedown\+\_\+vi\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslidedown.\+vi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_a7e9e382538241fa4a69179d9b7c29ddb}\label{riscv__vector_8h_a7e9e382538241fa4a69179d9b7c29ddb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vi\_i16m1\_m@{vslidedown\_vi\_i16m1\_m}}
\index{vslidedown\_vi\_i16m1\_m@{vslidedown\_vi\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vi\_i16m1\_m}{vslidedown\_vi\_i16m1\_m}}
{\footnotesize\ttfamily \#define vslidedown\+\_\+vi\+\_\+i16m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslidedown\_vi\_i16m1\_m(mask,op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Slide Instructions (带掩码)

{\bfseries{vslidedown\+\_\+vi\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslidedown.\+vi vd, vs2, uimm, vm \mbox{\Hypertarget{riscv__vector_8h_ab45f6e494f9b4a1f0dd1ab2947b5ebed}\label{riscv__vector_8h_ab45f6e494f9b4a1f0dd1ab2947b5ebed}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vi\_i16m2@{vslidedown\_vi\_i16m2}}
\index{vslidedown\_vi\_i16m2@{vslidedown\_vi\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vi\_i16m2}{vslidedown\_vi\_i16m2}}
{\footnotesize\ttfamily \#define vslidedown\+\_\+vi\+\_\+i16m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslidedown\_vi\_i16m2(op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aadce8c32d6d11a729255a433456803dc}\label{riscv__vector_8h_aadce8c32d6d11a729255a433456803dc}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vi\_i16m2\_m@{vslidedown\_vi\_i16m2\_m}}
\index{vslidedown\_vi\_i16m2\_m@{vslidedown\_vi\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vi\_i16m2\_m}{vslidedown\_vi\_i16m2\_m}}
{\footnotesize\ttfamily \#define vslidedown\+\_\+vi\+\_\+i16m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslidedown\_vi\_i16m2\_m(mask,op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a0b972bbdac724661dfd4a2529d42571d}\label{riscv__vector_8h_a0b972bbdac724661dfd4a2529d42571d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vi\_i16m4@{vslidedown\_vi\_i16m4}}
\index{vslidedown\_vi\_i16m4@{vslidedown\_vi\_i16m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vi\_i16m4}{vslidedown\_vi\_i16m4}}
{\footnotesize\ttfamily \#define vslidedown\+\_\+vi\+\_\+i16m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslidedown\_vi\_i16m4(op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ad22276b1fafe015dec8ace30af12ebfb}\label{riscv__vector_8h_ad22276b1fafe015dec8ace30af12ebfb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vi\_i16m4\_m@{vslidedown\_vi\_i16m4\_m}}
\index{vslidedown\_vi\_i16m4\_m@{vslidedown\_vi\_i16m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vi\_i16m4\_m}{vslidedown\_vi\_i16m4\_m}}
{\footnotesize\ttfamily \#define vslidedown\+\_\+vi\+\_\+i16m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslidedown\_vi\_i16m4\_m(mask,op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a59d4d7452443ba7e12baf1c42d365899}\label{riscv__vector_8h_a59d4d7452443ba7e12baf1c42d365899}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vi\_i16m8@{vslidedown\_vi\_i16m8}}
\index{vslidedown\_vi\_i16m8@{vslidedown\_vi\_i16m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vi\_i16m8}{vslidedown\_vi\_i16m8}}
{\footnotesize\ttfamily \#define vslidedown\+\_\+vi\+\_\+i16m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslidedown\_vi\_i16m8(op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a186860100f46b579acc5c31a04488fab}\label{riscv__vector_8h_a186860100f46b579acc5c31a04488fab}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vi\_i16m8\_m@{vslidedown\_vi\_i16m8\_m}}
\index{vslidedown\_vi\_i16m8\_m@{vslidedown\_vi\_i16m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vi\_i16m8\_m}{vslidedown\_vi\_i16m8\_m}}
{\footnotesize\ttfamily \#define vslidedown\+\_\+vi\+\_\+i16m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslidedown\_vi\_i16m8\_m(mask,op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a6cb600527e9152786970ed12d9c6e148}\label{riscv__vector_8h_a6cb600527e9152786970ed12d9c6e148}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vi\_i32m1@{vslidedown\_vi\_i32m1}}
\index{vslidedown\_vi\_i32m1@{vslidedown\_vi\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vi\_i32m1}{vslidedown\_vi\_i32m1}}
{\footnotesize\ttfamily \#define vslidedown\+\_\+vi\+\_\+i32m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslidedown\_vi\_i32m1(op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Slide Instructions

{\bfseries{vslidedown\+\_\+vi\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslidedown.\+vi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_aea21526f8f2d280f0b62da7c6bed570f}\label{riscv__vector_8h_aea21526f8f2d280f0b62da7c6bed570f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vi\_i32m1\_m@{vslidedown\_vi\_i32m1\_m}}
\index{vslidedown\_vi\_i32m1\_m@{vslidedown\_vi\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vi\_i32m1\_m}{vslidedown\_vi\_i32m1\_m}}
{\footnotesize\ttfamily \#define vslidedown\+\_\+vi\+\_\+i32m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslidedown\_vi\_i32m1\_m(mask,op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Slide Instructions (带掩码)

{\bfseries{vslidedown\+\_\+vi\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslidedown.\+vi vd, vs2, uimm, vm \mbox{\Hypertarget{riscv__vector_8h_ad19bfc820bf39fd401692a7bae858cf4}\label{riscv__vector_8h_ad19bfc820bf39fd401692a7bae858cf4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vi\_i32m2@{vslidedown\_vi\_i32m2}}
\index{vslidedown\_vi\_i32m2@{vslidedown\_vi\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vi\_i32m2}{vslidedown\_vi\_i32m2}}
{\footnotesize\ttfamily \#define vslidedown\+\_\+vi\+\_\+i32m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslidedown\_vi\_i32m2(op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ae942ac0ed906c88a05ee66497067a315}\label{riscv__vector_8h_ae942ac0ed906c88a05ee66497067a315}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vi\_i32m2\_m@{vslidedown\_vi\_i32m2\_m}}
\index{vslidedown\_vi\_i32m2\_m@{vslidedown\_vi\_i32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vi\_i32m2\_m}{vslidedown\_vi\_i32m2\_m}}
{\footnotesize\ttfamily \#define vslidedown\+\_\+vi\+\_\+i32m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslidedown\_vi\_i32m2\_m(mask,op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a91ff7d720658f922197b32bb1af9ee18}\label{riscv__vector_8h_a91ff7d720658f922197b32bb1af9ee18}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vi\_i32m4@{vslidedown\_vi\_i32m4}}
\index{vslidedown\_vi\_i32m4@{vslidedown\_vi\_i32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vi\_i32m4}{vslidedown\_vi\_i32m4}}
{\footnotesize\ttfamily \#define vslidedown\+\_\+vi\+\_\+i32m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslidedown\_vi\_i32m4(op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ac235b75bcd0230da5d8c304723bcd418}\label{riscv__vector_8h_ac235b75bcd0230da5d8c304723bcd418}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vi\_i32m4\_m@{vslidedown\_vi\_i32m4\_m}}
\index{vslidedown\_vi\_i32m4\_m@{vslidedown\_vi\_i32m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vi\_i32m4\_m}{vslidedown\_vi\_i32m4\_m}}
{\footnotesize\ttfamily \#define vslidedown\+\_\+vi\+\_\+i32m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslidedown\_vi\_i32m4\_m(mask,op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_adc3b774cf8cbbb371848ca7189d63a99}\label{riscv__vector_8h_adc3b774cf8cbbb371848ca7189d63a99}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vi\_i32m8@{vslidedown\_vi\_i32m8}}
\index{vslidedown\_vi\_i32m8@{vslidedown\_vi\_i32m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vi\_i32m8}{vslidedown\_vi\_i32m8}}
{\footnotesize\ttfamily \#define vslidedown\+\_\+vi\+\_\+i32m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslidedown\_vi\_i32m8(op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a6491948825839acf9c9797bd89d16505}\label{riscv__vector_8h_a6491948825839acf9c9797bd89d16505}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vi\_i32m8\_m@{vslidedown\_vi\_i32m8\_m}}
\index{vslidedown\_vi\_i32m8\_m@{vslidedown\_vi\_i32m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vi\_i32m8\_m}{vslidedown\_vi\_i32m8\_m}}
{\footnotesize\ttfamily \#define vslidedown\+\_\+vi\+\_\+i32m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslidedown\_vi\_i32m8\_m(mask,op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a4fdb659756edaa0f2455e9c07ee12c27}\label{riscv__vector_8h_a4fdb659756edaa0f2455e9c07ee12c27}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vi\_i8m1@{vslidedown\_vi\_i8m1}}
\index{vslidedown\_vi\_i8m1@{vslidedown\_vi\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vi\_i8m1}{vslidedown\_vi\_i8m1}}
{\footnotesize\ttfamily \#define vslidedown\+\_\+vi\+\_\+i8m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslidedown\_vi\_i8m1(op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Slide Instructions

{\bfseries{vslidedown\+\_\+vi\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslidedown.\+vi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_aef24a1040b045362f832ef1cba18322e}\label{riscv__vector_8h_aef24a1040b045362f832ef1cba18322e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vi\_i8m1\_m@{vslidedown\_vi\_i8m1\_m}}
\index{vslidedown\_vi\_i8m1\_m@{vslidedown\_vi\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vi\_i8m1\_m}{vslidedown\_vi\_i8m1\_m}}
{\footnotesize\ttfamily \#define vslidedown\+\_\+vi\+\_\+i8m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslidedown\_vi\_i8m1\_m(mask,op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Slide Instructions (带掩码)

{\bfseries{vslidedown\+\_\+vi\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslidedown.\+vi vd, vs2, uimm, vm \mbox{\Hypertarget{riscv__vector_8h_ae08686ac5b8a1d36fbda26a1b48ab3b9}\label{riscv__vector_8h_ae08686ac5b8a1d36fbda26a1b48ab3b9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vi\_i8m2@{vslidedown\_vi\_i8m2}}
\index{vslidedown\_vi\_i8m2@{vslidedown\_vi\_i8m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vi\_i8m2}{vslidedown\_vi\_i8m2}}
{\footnotesize\ttfamily \#define vslidedown\+\_\+vi\+\_\+i8m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslidedown\_vi\_i8m2(op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_acb1e8a38ce503ba8006726115851305e}\label{riscv__vector_8h_acb1e8a38ce503ba8006726115851305e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vi\_i8m2\_m@{vslidedown\_vi\_i8m2\_m}}
\index{vslidedown\_vi\_i8m2\_m@{vslidedown\_vi\_i8m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vi\_i8m2\_m}{vslidedown\_vi\_i8m2\_m}}
{\footnotesize\ttfamily \#define vslidedown\+\_\+vi\+\_\+i8m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslidedown\_vi\_i8m2\_m(mask,op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a60a4ca23b4634733e1ddd9bc73f9311f}\label{riscv__vector_8h_a60a4ca23b4634733e1ddd9bc73f9311f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vi\_i8m4@{vslidedown\_vi\_i8m4}}
\index{vslidedown\_vi\_i8m4@{vslidedown\_vi\_i8m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vi\_i8m4}{vslidedown\_vi\_i8m4}}
{\footnotesize\ttfamily \#define vslidedown\+\_\+vi\+\_\+i8m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslidedown\_vi\_i8m4(op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a7de68ede554e19523c1332280ca7724f}\label{riscv__vector_8h_a7de68ede554e19523c1332280ca7724f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vi\_i8m4\_m@{vslidedown\_vi\_i8m4\_m}}
\index{vslidedown\_vi\_i8m4\_m@{vslidedown\_vi\_i8m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vi\_i8m4\_m}{vslidedown\_vi\_i8m4\_m}}
{\footnotesize\ttfamily \#define vslidedown\+\_\+vi\+\_\+i8m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslidedown\_vi\_i8m4\_m(mask,op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a9ebff8748e38896f2ec024c45fcc4c8b}\label{riscv__vector_8h_a9ebff8748e38896f2ec024c45fcc4c8b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vi\_i8m8@{vslidedown\_vi\_i8m8}}
\index{vslidedown\_vi\_i8m8@{vslidedown\_vi\_i8m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vi\_i8m8}{vslidedown\_vi\_i8m8}}
{\footnotesize\ttfamily \#define vslidedown\+\_\+vi\+\_\+i8m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslidedown\_vi\_i8m8(op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a187604e2a7b86b1ab366fdf5f2622166}\label{riscv__vector_8h_a187604e2a7b86b1ab366fdf5f2622166}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vi\_i8m8\_m@{vslidedown\_vi\_i8m8\_m}}
\index{vslidedown\_vi\_i8m8\_m@{vslidedown\_vi\_i8m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vi\_i8m8\_m}{vslidedown\_vi\_i8m8\_m}}
{\footnotesize\ttfamily \#define vslidedown\+\_\+vi\+\_\+i8m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslidedown\_vi\_i8m8\_m(mask,op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aabdadd712ff1228d7246c2ce589a2434}\label{riscv__vector_8h_aabdadd712ff1228d7246c2ce589a2434}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vi\_f32m1@{vslideup\_vi\_f32m1}}
\index{vslideup\_vi\_f32m1@{vslideup\_vi\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vi\_f32m1}{vslideup\_vi\_f32m1}}
{\footnotesize\ttfamily \#define vslideup\+\_\+vi\+\_\+f32m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vfloat32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslideup\_vi\_f32m1(op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Slide Instructions

{\bfseries{vslideup\+\_\+vi\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslideup.\+vi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_a7a64313cfe5a6f50e9c683a24a3dcc25}\label{riscv__vector_8h_a7a64313cfe5a6f50e9c683a24a3dcc25}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vi\_f32m1\_m@{vslideup\_vi\_f32m1\_m}}
\index{vslideup\_vi\_f32m1\_m@{vslideup\_vi\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vi\_f32m1\_m}{vslideup\_vi\_f32m1\_m}}
{\footnotesize\ttfamily \#define vslideup\+\_\+vi\+\_\+f32m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vfloat32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslideup\_vi\_f32m1\_m(mask,op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Slide Instructions (带掩码)

{\bfseries{vslideup\+\_\+vi\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslideup.\+vi vd, vs2, uimm, vm \mbox{\Hypertarget{riscv__vector_8h_ab4e9508cc7f4da3c91a5a27321c5bdf5}\label{riscv__vector_8h_ab4e9508cc7f4da3c91a5a27321c5bdf5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vi\_f32m2@{vslideup\_vi\_f32m2}}
\index{vslideup\_vi\_f32m2@{vslideup\_vi\_f32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vi\_f32m2}{vslideup\_vi\_f32m2}}
{\footnotesize\ttfamily \#define vslideup\+\_\+vi\+\_\+f32m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vfloat32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslideup\_vi\_f32m2(op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a759c39aa9a709ded0ea742ee9edb1748}\label{riscv__vector_8h_a759c39aa9a709ded0ea742ee9edb1748}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vi\_f32m2\_m@{vslideup\_vi\_f32m2\_m}}
\index{vslideup\_vi\_f32m2\_m@{vslideup\_vi\_f32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vi\_f32m2\_m}{vslideup\_vi\_f32m2\_m}}
{\footnotesize\ttfamily \#define vslideup\+\_\+vi\+\_\+f32m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vfloat32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslideup\_vi\_f32m2\_m(mask,op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a69f8f6a92f1838f72e09c8e8a72b8f3f}\label{riscv__vector_8h_a69f8f6a92f1838f72e09c8e8a72b8f3f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vi\_f32m4@{vslideup\_vi\_f32m4}}
\index{vslideup\_vi\_f32m4@{vslideup\_vi\_f32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vi\_f32m4}{vslideup\_vi\_f32m4}}
{\footnotesize\ttfamily \#define vslideup\+\_\+vi\+\_\+f32m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vfloat32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslideup\_vi\_f32m4(op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a8c40a8ed7f705eedf557a9a3d6402258}\label{riscv__vector_8h_a8c40a8ed7f705eedf557a9a3d6402258}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vi\_f32m4\_m@{vslideup\_vi\_f32m4\_m}}
\index{vslideup\_vi\_f32m4\_m@{vslideup\_vi\_f32m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vi\_f32m4\_m}{vslideup\_vi\_f32m4\_m}}
{\footnotesize\ttfamily \#define vslideup\+\_\+vi\+\_\+f32m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vfloat32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslideup\_vi\_f32m4\_m(mask,op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a9e1e8cbc0f19684ff00ae4fcad436775}\label{riscv__vector_8h_a9e1e8cbc0f19684ff00ae4fcad436775}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vi\_f32m8@{vslideup\_vi\_f32m8}}
\index{vslideup\_vi\_f32m8@{vslideup\_vi\_f32m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vi\_f32m8}{vslideup\_vi\_f32m8}}
{\footnotesize\ttfamily \#define vslideup\+\_\+vi\+\_\+f32m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vfloat32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslideup\_vi\_f32m8(op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ae1bfaafc1aeaa8c70525f0c8a5b0916c}\label{riscv__vector_8h_ae1bfaafc1aeaa8c70525f0c8a5b0916c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vi\_f32m8\_m@{vslideup\_vi\_f32m8\_m}}
\index{vslideup\_vi\_f32m8\_m@{vslideup\_vi\_f32m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vi\_f32m8\_m}{vslideup\_vi\_f32m8\_m}}
{\footnotesize\ttfamily \#define vslideup\+\_\+vi\+\_\+f32m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vfloat32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslideup\_vi\_f32m8\_m(mask,op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ae7d8999e6d8dd1c60975632a600086ef}\label{riscv__vector_8h_ae7d8999e6d8dd1c60975632a600086ef}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vi\_i16m1@{vslideup\_vi\_i16m1}}
\index{vslideup\_vi\_i16m1@{vslideup\_vi\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vi\_i16m1}{vslideup\_vi\_i16m1}}
{\footnotesize\ttfamily \#define vslideup\+\_\+vi\+\_\+i16m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslideup\_vi\_i16m1(op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Slide Instructions

{\bfseries{vslideup\+\_\+vi\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslideup.\+vi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_a1e6b4e6f8e133a56a4e4c4d597d61f59}\label{riscv__vector_8h_a1e6b4e6f8e133a56a4e4c4d597d61f59}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vi\_i16m1\_m@{vslideup\_vi\_i16m1\_m}}
\index{vslideup\_vi\_i16m1\_m@{vslideup\_vi\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vi\_i16m1\_m}{vslideup\_vi\_i16m1\_m}}
{\footnotesize\ttfamily \#define vslideup\+\_\+vi\+\_\+i16m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslideup\_vi\_i16m1\_m(mask,op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Slide Instructions (带掩码)

{\bfseries{vslideup\+\_\+vi\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslideup.\+vi vd, vs2, uimm, vm \mbox{\Hypertarget{riscv__vector_8h_a491206e8b2fbb97b84b0e75eb88bc250}\label{riscv__vector_8h_a491206e8b2fbb97b84b0e75eb88bc250}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vi\_i16m2@{vslideup\_vi\_i16m2}}
\index{vslideup\_vi\_i16m2@{vslideup\_vi\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vi\_i16m2}{vslideup\_vi\_i16m2}}
{\footnotesize\ttfamily \#define vslideup\+\_\+vi\+\_\+i16m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslideup\_vi\_i16m2(op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a895c10243b219f41fee1a2faeb63cbeb}\label{riscv__vector_8h_a895c10243b219f41fee1a2faeb63cbeb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vi\_i16m2\_m@{vslideup\_vi\_i16m2\_m}}
\index{vslideup\_vi\_i16m2\_m@{vslideup\_vi\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vi\_i16m2\_m}{vslideup\_vi\_i16m2\_m}}
{\footnotesize\ttfamily \#define vslideup\+\_\+vi\+\_\+i16m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslideup\_vi\_i16m2\_m(mask,op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a37b787ea8eee32c52ee507cb0df60bcb}\label{riscv__vector_8h_a37b787ea8eee32c52ee507cb0df60bcb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vi\_i16m4@{vslideup\_vi\_i16m4}}
\index{vslideup\_vi\_i16m4@{vslideup\_vi\_i16m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vi\_i16m4}{vslideup\_vi\_i16m4}}
{\footnotesize\ttfamily \#define vslideup\+\_\+vi\+\_\+i16m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslideup\_vi\_i16m4(op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a302681048237840de8c94dd6adfc4174}\label{riscv__vector_8h_a302681048237840de8c94dd6adfc4174}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vi\_i16m4\_m@{vslideup\_vi\_i16m4\_m}}
\index{vslideup\_vi\_i16m4\_m@{vslideup\_vi\_i16m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vi\_i16m4\_m}{vslideup\_vi\_i16m4\_m}}
{\footnotesize\ttfamily \#define vslideup\+\_\+vi\+\_\+i16m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslideup\_vi\_i16m4\_m(mask,op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a7d1e412d2ae0f2f98d4c6758cace92ba}\label{riscv__vector_8h_a7d1e412d2ae0f2f98d4c6758cace92ba}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vi\_i16m8@{vslideup\_vi\_i16m8}}
\index{vslideup\_vi\_i16m8@{vslideup\_vi\_i16m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vi\_i16m8}{vslideup\_vi\_i16m8}}
{\footnotesize\ttfamily \#define vslideup\+\_\+vi\+\_\+i16m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslideup\_vi\_i16m8(op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ae76da7862385e83e82b0ad03fb66b3b7}\label{riscv__vector_8h_ae76da7862385e83e82b0ad03fb66b3b7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vi\_i16m8\_m@{vslideup\_vi\_i16m8\_m}}
\index{vslideup\_vi\_i16m8\_m@{vslideup\_vi\_i16m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vi\_i16m8\_m}{vslideup\_vi\_i16m8\_m}}
{\footnotesize\ttfamily \#define vslideup\+\_\+vi\+\_\+i16m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslideup\_vi\_i16m8\_m(mask,op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a5fda8362a99f84bf8dffafd0ba8eec94}\label{riscv__vector_8h_a5fda8362a99f84bf8dffafd0ba8eec94}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vi\_i32m1@{vslideup\_vi\_i32m1}}
\index{vslideup\_vi\_i32m1@{vslideup\_vi\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vi\_i32m1}{vslideup\_vi\_i32m1}}
{\footnotesize\ttfamily \#define vslideup\+\_\+vi\+\_\+i32m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslideup\_vi\_i32m1(op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Slide Instructions

{\bfseries{vslideup\+\_\+vi\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslideup.\+vi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_af6f9175d975446ddf75704523f20765f}\label{riscv__vector_8h_af6f9175d975446ddf75704523f20765f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vi\_i32m1\_m@{vslideup\_vi\_i32m1\_m}}
\index{vslideup\_vi\_i32m1\_m@{vslideup\_vi\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vi\_i32m1\_m}{vslideup\_vi\_i32m1\_m}}
{\footnotesize\ttfamily \#define vslideup\+\_\+vi\+\_\+i32m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslideup\_vi\_i32m1\_m(mask,op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Slide Instructions (带掩码)

{\bfseries{vslideup\+\_\+vi\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslideup.\+vi vd, vs2, uimm, vm \mbox{\Hypertarget{riscv__vector_8h_a92ec6f62502915369383009c7cc3a408}\label{riscv__vector_8h_a92ec6f62502915369383009c7cc3a408}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vi\_i32m2@{vslideup\_vi\_i32m2}}
\index{vslideup\_vi\_i32m2@{vslideup\_vi\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vi\_i32m2}{vslideup\_vi\_i32m2}}
{\footnotesize\ttfamily \#define vslideup\+\_\+vi\+\_\+i32m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslideup\_vi\_i32m2(op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a63e4af3612af02c04f59b4a0e4d25584}\label{riscv__vector_8h_a63e4af3612af02c04f59b4a0e4d25584}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vi\_i32m2\_m@{vslideup\_vi\_i32m2\_m}}
\index{vslideup\_vi\_i32m2\_m@{vslideup\_vi\_i32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vi\_i32m2\_m}{vslideup\_vi\_i32m2\_m}}
{\footnotesize\ttfamily \#define vslideup\+\_\+vi\+\_\+i32m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslideup\_vi\_i32m2\_m(mask,op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a520dd55e78bd067ef17d6bb0176dda2d}\label{riscv__vector_8h_a520dd55e78bd067ef17d6bb0176dda2d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vi\_i32m4@{vslideup\_vi\_i32m4}}
\index{vslideup\_vi\_i32m4@{vslideup\_vi\_i32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vi\_i32m4}{vslideup\_vi\_i32m4}}
{\footnotesize\ttfamily \#define vslideup\+\_\+vi\+\_\+i32m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslideup\_vi\_i32m4(op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ac3d006f99e4add53e6618effb9c11ab4}\label{riscv__vector_8h_ac3d006f99e4add53e6618effb9c11ab4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vi\_i32m4\_m@{vslideup\_vi\_i32m4\_m}}
\index{vslideup\_vi\_i32m4\_m@{vslideup\_vi\_i32m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vi\_i32m4\_m}{vslideup\_vi\_i32m4\_m}}
{\footnotesize\ttfamily \#define vslideup\+\_\+vi\+\_\+i32m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslideup\_vi\_i32m4\_m(mask,op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ad09eedf25d37a89135164478d9bbb189}\label{riscv__vector_8h_ad09eedf25d37a89135164478d9bbb189}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vi\_i32m8@{vslideup\_vi\_i32m8}}
\index{vslideup\_vi\_i32m8@{vslideup\_vi\_i32m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vi\_i32m8}{vslideup\_vi\_i32m8}}
{\footnotesize\ttfamily \#define vslideup\+\_\+vi\+\_\+i32m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslideup\_vi\_i32m8(op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a7d53cbdcc7fa895abd5584491270b9b1}\label{riscv__vector_8h_a7d53cbdcc7fa895abd5584491270b9b1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vi\_i32m8\_m@{vslideup\_vi\_i32m8\_m}}
\index{vslideup\_vi\_i32m8\_m@{vslideup\_vi\_i32m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vi\_i32m8\_m}{vslideup\_vi\_i32m8\_m}}
{\footnotesize\ttfamily \#define vslideup\+\_\+vi\+\_\+i32m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslideup\_vi\_i32m8\_m(mask,op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aa5537132730263a66fb477a5f4834752}\label{riscv__vector_8h_aa5537132730263a66fb477a5f4834752}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vi\_i8m1@{vslideup\_vi\_i8m1}}
\index{vslideup\_vi\_i8m1@{vslideup\_vi\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vi\_i8m1}{vslideup\_vi\_i8m1}}
{\footnotesize\ttfamily \#define vslideup\+\_\+vi\+\_\+i8m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslideup\_vi\_i8m1(op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Slide Instructions

{\bfseries{vslideup\+\_\+vi\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslideup.\+vi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_a3f76032a09680ae8f05ee39df2e3974f}\label{riscv__vector_8h_a3f76032a09680ae8f05ee39df2e3974f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vi\_i8m1\_m@{vslideup\_vi\_i8m1\_m}}
\index{vslideup\_vi\_i8m1\_m@{vslideup\_vi\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vi\_i8m1\_m}{vslideup\_vi\_i8m1\_m}}
{\footnotesize\ttfamily \#define vslideup\+\_\+vi\+\_\+i8m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslideup\_vi\_i8m1\_m(mask,op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Slide Instructions (带掩码)

{\bfseries{vslideup\+\_\+vi\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 offset\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslideup.\+vi vd, vs2, uimm, vm \mbox{\Hypertarget{riscv__vector_8h_a795ec316caef00632296ac49220f1af1}\label{riscv__vector_8h_a795ec316caef00632296ac49220f1af1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vi\_i8m2@{vslideup\_vi\_i8m2}}
\index{vslideup\_vi\_i8m2@{vslideup\_vi\_i8m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vi\_i8m2}{vslideup\_vi\_i8m2}}
{\footnotesize\ttfamily \#define vslideup\+\_\+vi\+\_\+i8m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslideup\_vi\_i8m2(op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_abcd22a89d6bf0780078a6320b8fa4817}\label{riscv__vector_8h_abcd22a89d6bf0780078a6320b8fa4817}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vi\_i8m2\_m@{vslideup\_vi\_i8m2\_m}}
\index{vslideup\_vi\_i8m2\_m@{vslideup\_vi\_i8m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vi\_i8m2\_m}{vslideup\_vi\_i8m2\_m}}
{\footnotesize\ttfamily \#define vslideup\+\_\+vi\+\_\+i8m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslideup\_vi\_i8m2\_m(mask,op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a500708c989e7128afbfcb533c7230b71}\label{riscv__vector_8h_a500708c989e7128afbfcb533c7230b71}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vi\_i8m4@{vslideup\_vi\_i8m4}}
\index{vslideup\_vi\_i8m4@{vslideup\_vi\_i8m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vi\_i8m4}{vslideup\_vi\_i8m4}}
{\footnotesize\ttfamily \#define vslideup\+\_\+vi\+\_\+i8m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslideup\_vi\_i8m4(op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a9b65a216ab9c85396dfbf2740c283ee1}\label{riscv__vector_8h_a9b65a216ab9c85396dfbf2740c283ee1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vi\_i8m4\_m@{vslideup\_vi\_i8m4\_m}}
\index{vslideup\_vi\_i8m4\_m@{vslideup\_vi\_i8m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vi\_i8m4\_m}{vslideup\_vi\_i8m4\_m}}
{\footnotesize\ttfamily \#define vslideup\+\_\+vi\+\_\+i8m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslideup\_vi\_i8m4\_m(mask,op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ae906c5b58967ee7fdcd77a5c543f2ca3}\label{riscv__vector_8h_ae906c5b58967ee7fdcd77a5c543f2ca3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vi\_i8m8@{vslideup\_vi\_i8m8}}
\index{vslideup\_vi\_i8m8@{vslideup\_vi\_i8m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vi\_i8m8}{vslideup\_vi\_i8m8}}
{\footnotesize\ttfamily \#define vslideup\+\_\+vi\+\_\+i8m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslideup\_vi\_i8m8(op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a7c519d414932de93ed293dc1ff54956e}\label{riscv__vector_8h_a7c519d414932de93ed293dc1ff54956e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vi\_i8m8\_m@{vslideup\_vi\_i8m8\_m}}
\index{vslideup\_vi\_i8m8\_m@{vslideup\_vi\_i8m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vi\_i8m8\_m}{vslideup\_vi\_i8m8\_m}}
{\footnotesize\ttfamily \#define vslideup\+\_\+vi\+\_\+i8m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{offset }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vslideup\_vi\_i8m8\_m(mask,op1,offset);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aa59bf8e779c93567efd06565946ff434}\label{riscv__vector_8h_aa59bf8e779c93567efd06565946ff434}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_i16m1@{vsll\_vi\_i16m1}}
\index{vsll\_vi\_i16m1@{vsll\_vi\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_i16m1}{vsll\_vi\_i16m1}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+i16m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_i16m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions

{\bfseries{vsll\+\_\+vi\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_a8de5d8aa9dafaa738b18af0d72e510fb}\label{riscv__vector_8h_a8de5d8aa9dafaa738b18af0d72e510fb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_i16m1\_m@{vsll\_vi\_i16m1\_m}}
\index{vsll\_vi\_i16m1\_m@{vsll\_vi\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_i16m1\_m}{vsll\_vi\_i16m1\_m}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+i16m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_i16m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions (带掩码)

{\bfseries{vsll\+\_\+vi\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vx vd, vs2, uimm, vm \mbox{\Hypertarget{riscv__vector_8h_ab0f43b7ecb5b71ec3e505b058bfd1bbe}\label{riscv__vector_8h_ab0f43b7ecb5b71ec3e505b058bfd1bbe}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_i16m2@{vsll\_vi\_i16m2}}
\index{vsll\_vi\_i16m2@{vsll\_vi\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_i16m2}{vsll\_vi\_i16m2}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+i16m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_i16m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aa82f8f8594a41d5127775d5459966367}\label{riscv__vector_8h_aa82f8f8594a41d5127775d5459966367}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_i16m2\_m@{vsll\_vi\_i16m2\_m}}
\index{vsll\_vi\_i16m2\_m@{vsll\_vi\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_i16m2\_m}{vsll\_vi\_i16m2\_m}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+i16m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_i16m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a41cec405fc55e7a19af10fe3262f3bb0}\label{riscv__vector_8h_a41cec405fc55e7a19af10fe3262f3bb0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_i16m4@{vsll\_vi\_i16m4}}
\index{vsll\_vi\_i16m4@{vsll\_vi\_i16m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_i16m4}{vsll\_vi\_i16m4}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+i16m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_i16m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a71fa869f1abac4e57c88688e83179cc2}\label{riscv__vector_8h_a71fa869f1abac4e57c88688e83179cc2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_i16m4\_m@{vsll\_vi\_i16m4\_m}}
\index{vsll\_vi\_i16m4\_m@{vsll\_vi\_i16m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_i16m4\_m}{vsll\_vi\_i16m4\_m}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+i16m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_i16m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a1c73ed1561be0f76615cf637eaf09e48}\label{riscv__vector_8h_a1c73ed1561be0f76615cf637eaf09e48}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_i16m8@{vsll\_vi\_i16m8}}
\index{vsll\_vi\_i16m8@{vsll\_vi\_i16m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_i16m8}{vsll\_vi\_i16m8}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+i16m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_i16m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a9fb01820c93393a73d8197693a3d6183}\label{riscv__vector_8h_a9fb01820c93393a73d8197693a3d6183}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_i16m8\_m@{vsll\_vi\_i16m8\_m}}
\index{vsll\_vi\_i16m8\_m@{vsll\_vi\_i16m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_i16m8\_m}{vsll\_vi\_i16m8\_m}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+i16m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_i16m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a5560353a624111b576bfaa9c16ad5b88}\label{riscv__vector_8h_a5560353a624111b576bfaa9c16ad5b88}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_i32m1@{vsll\_vi\_i32m1}}
\index{vsll\_vi\_i32m1@{vsll\_vi\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_i32m1}{vsll\_vi\_i32m1}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+i32m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_i32m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions

{\bfseries{vsll\+\_\+vi\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_aff67e7fd1a0c399595085317f721d532}\label{riscv__vector_8h_aff67e7fd1a0c399595085317f721d532}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_i32m1\_m@{vsll\_vi\_i32m1\_m}}
\index{vsll\_vi\_i32m1\_m@{vsll\_vi\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_i32m1\_m}{vsll\_vi\_i32m1\_m}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+i32m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_i32m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions (带掩码)

{\bfseries{vsll\+\_\+vi\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vx vd, vs2, uimm, vm \mbox{\Hypertarget{riscv__vector_8h_abf5e2ff77022f8b7c0fc1d798535020f}\label{riscv__vector_8h_abf5e2ff77022f8b7c0fc1d798535020f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_i32m2@{vsll\_vi\_i32m2}}
\index{vsll\_vi\_i32m2@{vsll\_vi\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_i32m2}{vsll\_vi\_i32m2}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+i32m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_i32m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a40bd9f83eb10de2d3e242beb37024541}\label{riscv__vector_8h_a40bd9f83eb10de2d3e242beb37024541}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_i32m2\_m@{vsll\_vi\_i32m2\_m}}
\index{vsll\_vi\_i32m2\_m@{vsll\_vi\_i32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_i32m2\_m}{vsll\_vi\_i32m2\_m}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+i32m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_i32m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a7a56fdcc326e6bdc9e93ebaf11bd4349}\label{riscv__vector_8h_a7a56fdcc326e6bdc9e93ebaf11bd4349}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_i32m4@{vsll\_vi\_i32m4}}
\index{vsll\_vi\_i32m4@{vsll\_vi\_i32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_i32m4}{vsll\_vi\_i32m4}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+i32m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_i32m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a3ca763a88b9a7c564455a8dc6b2ed308}\label{riscv__vector_8h_a3ca763a88b9a7c564455a8dc6b2ed308}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_i32m4\_m@{vsll\_vi\_i32m4\_m}}
\index{vsll\_vi\_i32m4\_m@{vsll\_vi\_i32m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_i32m4\_m}{vsll\_vi\_i32m4\_m}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+i32m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_i32m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aaf4c6a2646fddcbf860412d23d5cd575}\label{riscv__vector_8h_aaf4c6a2646fddcbf860412d23d5cd575}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_i32m8@{vsll\_vi\_i32m8}}
\index{vsll\_vi\_i32m8@{vsll\_vi\_i32m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_i32m8}{vsll\_vi\_i32m8}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+i32m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_i32m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a426839a4cdb8f9a36e19d455a25b1582}\label{riscv__vector_8h_a426839a4cdb8f9a36e19d455a25b1582}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_i32m8\_m@{vsll\_vi\_i32m8\_m}}
\index{vsll\_vi\_i32m8\_m@{vsll\_vi\_i32m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_i32m8\_m}{vsll\_vi\_i32m8\_m}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+i32m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_i32m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a4051b0deccd8ae888031f498441eab5b}\label{riscv__vector_8h_a4051b0deccd8ae888031f498441eab5b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_i8m1@{vsll\_vi\_i8m1}}
\index{vsll\_vi\_i8m1@{vsll\_vi\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_i8m1}{vsll\_vi\_i8m1}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+i8m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_i8m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions

{\bfseries{vsll\+\_\+vi\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_a08fe58e88b2b2f91a1d340f1e0666432}\label{riscv__vector_8h_a08fe58e88b2b2f91a1d340f1e0666432}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_i8m1\_m@{vsll\_vi\_i8m1\_m}}
\index{vsll\_vi\_i8m1\_m@{vsll\_vi\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_i8m1\_m}{vsll\_vi\_i8m1\_m}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+i8m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_i8m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions (带掩码)

{\bfseries{vsll\+\_\+vi\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vx vd, vs2, uimm, vm \mbox{\Hypertarget{riscv__vector_8h_a5000170f9ff503c726d3b2a9f28d87af}\label{riscv__vector_8h_a5000170f9ff503c726d3b2a9f28d87af}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_i8m2@{vsll\_vi\_i8m2}}
\index{vsll\_vi\_i8m2@{vsll\_vi\_i8m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_i8m2}{vsll\_vi\_i8m2}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+i8m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_i8m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a52328a4f2a13849ea169b1d8339bfb21}\label{riscv__vector_8h_a52328a4f2a13849ea169b1d8339bfb21}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_i8m2\_m@{vsll\_vi\_i8m2\_m}}
\index{vsll\_vi\_i8m2\_m@{vsll\_vi\_i8m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_i8m2\_m}{vsll\_vi\_i8m2\_m}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+i8m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_i8m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a15ce045dae6cd0f4b00be72b871866cf}\label{riscv__vector_8h_a15ce045dae6cd0f4b00be72b871866cf}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_i8m4@{vsll\_vi\_i8m4}}
\index{vsll\_vi\_i8m4@{vsll\_vi\_i8m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_i8m4}{vsll\_vi\_i8m4}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+i8m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_i8m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a80da7d8eb5a7047383dd195068c5dfc8}\label{riscv__vector_8h_a80da7d8eb5a7047383dd195068c5dfc8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_i8m4\_m@{vsll\_vi\_i8m4\_m}}
\index{vsll\_vi\_i8m4\_m@{vsll\_vi\_i8m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_i8m4\_m}{vsll\_vi\_i8m4\_m}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+i8m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_i8m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a2fa44047b32e794bbac8f56bf5f590a4}\label{riscv__vector_8h_a2fa44047b32e794bbac8f56bf5f590a4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_i8m8@{vsll\_vi\_i8m8}}
\index{vsll\_vi\_i8m8@{vsll\_vi\_i8m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_i8m8}{vsll\_vi\_i8m8}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+i8m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_i8m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_afdf6a409971c45ef5b2dd936d361a0cd}\label{riscv__vector_8h_afdf6a409971c45ef5b2dd936d361a0cd}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_i8m8\_m@{vsll\_vi\_i8m8\_m}}
\index{vsll\_vi\_i8m8\_m@{vsll\_vi\_i8m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_i8m8\_m}{vsll\_vi\_i8m8\_m}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+i8m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_i8m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a8e197eff03044199d77fac86e17f49b6}\label{riscv__vector_8h_a8e197eff03044199d77fac86e17f49b6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_u16m1@{vsll\_vi\_u16m1}}
\index{vsll\_vi\_u16m1@{vsll\_vi\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_u16m1}{vsll\_vi\_u16m1}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+u16m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_u16m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions

{\bfseries{vsll\+\_\+vi\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_a771b876f48869054bbe6b5cfd03f9b01}\label{riscv__vector_8h_a771b876f48869054bbe6b5cfd03f9b01}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_u16m1\_m@{vsll\_vi\_u16m1\_m}}
\index{vsll\_vi\_u16m1\_m@{vsll\_vi\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_u16m1\_m}{vsll\_vi\_u16m1\_m}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+u16m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_u16m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions (带掩码)

{\bfseries{vsll\+\_\+vi\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vx vd, vs2, uimm, vm \mbox{\Hypertarget{riscv__vector_8h_a1e6b2c4bf7e073dd5a2651a173961016}\label{riscv__vector_8h_a1e6b2c4bf7e073dd5a2651a173961016}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_u16m2@{vsll\_vi\_u16m2}}
\index{vsll\_vi\_u16m2@{vsll\_vi\_u16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_u16m2}{vsll\_vi\_u16m2}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+u16m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_u16m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a25a6205d3e07c8d443934705f375350a}\label{riscv__vector_8h_a25a6205d3e07c8d443934705f375350a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_u16m2\_m@{vsll\_vi\_u16m2\_m}}
\index{vsll\_vi\_u16m2\_m@{vsll\_vi\_u16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_u16m2\_m}{vsll\_vi\_u16m2\_m}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+u16m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_u16m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ae007f7f2937f7d690bbe2548cc4bc9c5}\label{riscv__vector_8h_ae007f7f2937f7d690bbe2548cc4bc9c5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_u16m4@{vsll\_vi\_u16m4}}
\index{vsll\_vi\_u16m4@{vsll\_vi\_u16m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_u16m4}{vsll\_vi\_u16m4}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+u16m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_u16m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_afa91e9227db60696648adbfa7426f068}\label{riscv__vector_8h_afa91e9227db60696648adbfa7426f068}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_u16m4\_m@{vsll\_vi\_u16m4\_m}}
\index{vsll\_vi\_u16m4\_m@{vsll\_vi\_u16m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_u16m4\_m}{vsll\_vi\_u16m4\_m}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+u16m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_u16m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a6fa6b8e74d0ed1251ee4f1d7de730b43}\label{riscv__vector_8h_a6fa6b8e74d0ed1251ee4f1d7de730b43}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_u16m8@{vsll\_vi\_u16m8}}
\index{vsll\_vi\_u16m8@{vsll\_vi\_u16m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_u16m8}{vsll\_vi\_u16m8}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+u16m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_u16m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a902d33ca1cda5c30e8d5525a9e368837}\label{riscv__vector_8h_a902d33ca1cda5c30e8d5525a9e368837}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_u16m8\_m@{vsll\_vi\_u16m8\_m}}
\index{vsll\_vi\_u16m8\_m@{vsll\_vi\_u16m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_u16m8\_m}{vsll\_vi\_u16m8\_m}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+u16m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_u16m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a8fd2d6d2283f41ee18c89a0427fbcf54}\label{riscv__vector_8h_a8fd2d6d2283f41ee18c89a0427fbcf54}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_u32m1@{vsll\_vi\_u32m1}}
\index{vsll\_vi\_u32m1@{vsll\_vi\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_u32m1}{vsll\_vi\_u32m1}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+u32m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_u32m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions

{\bfseries{vsll\+\_\+vi\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_a5b05e38656235b7d559bc31ea9b50ba5}\label{riscv__vector_8h_a5b05e38656235b7d559bc31ea9b50ba5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_u32m1\_m@{vsll\_vi\_u32m1\_m}}
\index{vsll\_vi\_u32m1\_m@{vsll\_vi\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_u32m1\_m}{vsll\_vi\_u32m1\_m}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+u32m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_u32m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions (带掩码)

{\bfseries{vsll\+\_\+vi\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vx vd, vs2, uimm, vm \mbox{\Hypertarget{riscv__vector_8h_ab7d4877e6cd9675c3146db54dacbe099}\label{riscv__vector_8h_ab7d4877e6cd9675c3146db54dacbe099}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_u32m2@{vsll\_vi\_u32m2}}
\index{vsll\_vi\_u32m2@{vsll\_vi\_u32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_u32m2}{vsll\_vi\_u32m2}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+u32m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_u32m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_adeadc177455d1cd0c32f5bfa43d7aba1}\label{riscv__vector_8h_adeadc177455d1cd0c32f5bfa43d7aba1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_u32m2\_m@{vsll\_vi\_u32m2\_m}}
\index{vsll\_vi\_u32m2\_m@{vsll\_vi\_u32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_u32m2\_m}{vsll\_vi\_u32m2\_m}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+u32m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_u32m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a52663ba4ad7f29ecd1178eabf6f49460}\label{riscv__vector_8h_a52663ba4ad7f29ecd1178eabf6f49460}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_u32m4@{vsll\_vi\_u32m4}}
\index{vsll\_vi\_u32m4@{vsll\_vi\_u32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_u32m4}{vsll\_vi\_u32m4}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+u32m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_u32m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a1b66682b2697e75e1f768c2e2911a7e5}\label{riscv__vector_8h_a1b66682b2697e75e1f768c2e2911a7e5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_u32m4\_m@{vsll\_vi\_u32m4\_m}}
\index{vsll\_vi\_u32m4\_m@{vsll\_vi\_u32m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_u32m4\_m}{vsll\_vi\_u32m4\_m}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+u32m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_u32m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aa9a94ae683aa537d7e4adbba4c812cdb}\label{riscv__vector_8h_aa9a94ae683aa537d7e4adbba4c812cdb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_u32m8@{vsll\_vi\_u32m8}}
\index{vsll\_vi\_u32m8@{vsll\_vi\_u32m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_u32m8}{vsll\_vi\_u32m8}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+u32m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_u32m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ad53bc7cff7abc236ef7b81f5eb205f97}\label{riscv__vector_8h_ad53bc7cff7abc236ef7b81f5eb205f97}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_u32m8\_m@{vsll\_vi\_u32m8\_m}}
\index{vsll\_vi\_u32m8\_m@{vsll\_vi\_u32m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_u32m8\_m}{vsll\_vi\_u32m8\_m}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+u32m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_u32m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aa5a9d4ebfd391d8d6221a6b7e9a4eafe}\label{riscv__vector_8h_aa5a9d4ebfd391d8d6221a6b7e9a4eafe}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_u8m1@{vsll\_vi\_u8m1}}
\index{vsll\_vi\_u8m1@{vsll\_vi\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_u8m1}{vsll\_vi\_u8m1}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+u8m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_u8m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions

{\bfseries{vsll\+\_\+vi\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_a33f0390b76475c6518abd828c4727a6f}\label{riscv__vector_8h_a33f0390b76475c6518abd828c4727a6f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_u8m1\_m@{vsll\_vi\_u8m1\_m}}
\index{vsll\_vi\_u8m1\_m@{vsll\_vi\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_u8m1\_m}{vsll\_vi\_u8m1\_m}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+u8m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_u8m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions (带掩码)

{\bfseries{vsll\+\_\+vi\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vx vd, vs2, uimm, vm \mbox{\Hypertarget{riscv__vector_8h_a17353a07b6ba15b596e5e18f3ded901a}\label{riscv__vector_8h_a17353a07b6ba15b596e5e18f3ded901a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_u8m2@{vsll\_vi\_u8m2}}
\index{vsll\_vi\_u8m2@{vsll\_vi\_u8m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_u8m2}{vsll\_vi\_u8m2}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+u8m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_u8m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a2f7bb0e412ebb8d57ba32bb5c40fb55c}\label{riscv__vector_8h_a2f7bb0e412ebb8d57ba32bb5c40fb55c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_u8m2\_m@{vsll\_vi\_u8m2\_m}}
\index{vsll\_vi\_u8m2\_m@{vsll\_vi\_u8m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_u8m2\_m}{vsll\_vi\_u8m2\_m}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+u8m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_u8m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_abd5282eebaf43aeb4cfb09a7ff993317}\label{riscv__vector_8h_abd5282eebaf43aeb4cfb09a7ff993317}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_u8m4@{vsll\_vi\_u8m4}}
\index{vsll\_vi\_u8m4@{vsll\_vi\_u8m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_u8m4}{vsll\_vi\_u8m4}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+u8m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_u8m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a9044aa05300f7d679ea85f5f3b87c2ea}\label{riscv__vector_8h_a9044aa05300f7d679ea85f5f3b87c2ea}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_u8m4\_m@{vsll\_vi\_u8m4\_m}}
\index{vsll\_vi\_u8m4\_m@{vsll\_vi\_u8m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_u8m4\_m}{vsll\_vi\_u8m4\_m}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+u8m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_u8m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a53b1072074bb79386cd5bff0b50f5c10}\label{riscv__vector_8h_a53b1072074bb79386cd5bff0b50f5c10}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_u8m8@{vsll\_vi\_u8m8}}
\index{vsll\_vi\_u8m8@{vsll\_vi\_u8m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_u8m8}{vsll\_vi\_u8m8}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+u8m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_u8m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ab50068bf14986b9d0c56a035f1914ba4}\label{riscv__vector_8h_ab50068bf14986b9d0c56a035f1914ba4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vi\_u8m8\_m@{vsll\_vi\_u8m8\_m}}
\index{vsll\_vi\_u8m8\_m@{vsll\_vi\_u8m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vi\_u8m8\_m}{vsll\_vi\_u8m8\_m}}
{\footnotesize\ttfamily \#define vsll\+\_\+vi\+\_\+u8m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsll\_vi\_u8m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aeb0a8e9b3c81f9f50a3732efcbb4003e}\label{riscv__vector_8h_aeb0a8e9b3c81f9f50a3732efcbb4003e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsra\_vi\_i16m1@{vsra\_vi\_i16m1}}
\index{vsra\_vi\_i16m1@{vsra\_vi\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsra\_vi\_i16m1}{vsra\_vi\_i16m1}}
{\footnotesize\ttfamily \#define vsra\+\_\+vi\+\_\+i16m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsra\_vi\_i16m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions

{\bfseries{vsra\+\_\+vi\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsra.\+vi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_af0687f257daed10a451e7ef5640fc418}\label{riscv__vector_8h_af0687f257daed10a451e7ef5640fc418}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsra\_vi\_i16m1\_m@{vsra\_vi\_i16m1\_m}}
\index{vsra\_vi\_i16m1\_m@{vsra\_vi\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsra\_vi\_i16m1\_m}{vsra\_vi\_i16m1\_m}}
{\footnotesize\ttfamily \#define vsra\+\_\+vi\+\_\+i16m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsra\_vi\_i16m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions (带掩码)

{\bfseries{vsra\+\_\+vi\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsra.\+vx vd, vs2, uimm, vm \mbox{\Hypertarget{riscv__vector_8h_a5d4bd7319edb9084df288e70a7852841}\label{riscv__vector_8h_a5d4bd7319edb9084df288e70a7852841}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsra\_vi\_i16m2@{vsra\_vi\_i16m2}}
\index{vsra\_vi\_i16m2@{vsra\_vi\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsra\_vi\_i16m2}{vsra\_vi\_i16m2}}
{\footnotesize\ttfamily \#define vsra\+\_\+vi\+\_\+i16m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsra\_vi\_i16m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ae53072c37ad788723a9213b1010faf36}\label{riscv__vector_8h_ae53072c37ad788723a9213b1010faf36}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsra\_vi\_i16m2\_m@{vsra\_vi\_i16m2\_m}}
\index{vsra\_vi\_i16m2\_m@{vsra\_vi\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsra\_vi\_i16m2\_m}{vsra\_vi\_i16m2\_m}}
{\footnotesize\ttfamily \#define vsra\+\_\+vi\+\_\+i16m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsra\_vi\_i16m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a19a537d14dc50adf33ca63428e427a12}\label{riscv__vector_8h_a19a537d14dc50adf33ca63428e427a12}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsra\_vi\_i16m4@{vsra\_vi\_i16m4}}
\index{vsra\_vi\_i16m4@{vsra\_vi\_i16m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsra\_vi\_i16m4}{vsra\_vi\_i16m4}}
{\footnotesize\ttfamily \#define vsra\+\_\+vi\+\_\+i16m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsra\_vi\_i16m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_adad3ccf86bbeb5648e7345eeaf300e74}\label{riscv__vector_8h_adad3ccf86bbeb5648e7345eeaf300e74}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsra\_vi\_i16m4\_m@{vsra\_vi\_i16m4\_m}}
\index{vsra\_vi\_i16m4\_m@{vsra\_vi\_i16m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsra\_vi\_i16m4\_m}{vsra\_vi\_i16m4\_m}}
{\footnotesize\ttfamily \#define vsra\+\_\+vi\+\_\+i16m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsra\_vi\_i16m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_afb22c9140badcb4a46469102ec4357e8}\label{riscv__vector_8h_afb22c9140badcb4a46469102ec4357e8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsra\_vi\_i16m8@{vsra\_vi\_i16m8}}
\index{vsra\_vi\_i16m8@{vsra\_vi\_i16m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsra\_vi\_i16m8}{vsra\_vi\_i16m8}}
{\footnotesize\ttfamily \#define vsra\+\_\+vi\+\_\+i16m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsra\_vi\_i16m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ae176f62b4ffb49bf2c08fe4a9bc216cf}\label{riscv__vector_8h_ae176f62b4ffb49bf2c08fe4a9bc216cf}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsra\_vi\_i16m8\_m@{vsra\_vi\_i16m8\_m}}
\index{vsra\_vi\_i16m8\_m@{vsra\_vi\_i16m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsra\_vi\_i16m8\_m}{vsra\_vi\_i16m8\_m}}
{\footnotesize\ttfamily \#define vsra\+\_\+vi\+\_\+i16m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsra\_vi\_i16m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a5bf3ba1a4ced238617b89a806dc23123}\label{riscv__vector_8h_a5bf3ba1a4ced238617b89a806dc23123}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsra\_vi\_i32m1@{vsra\_vi\_i32m1}}
\index{vsra\_vi\_i32m1@{vsra\_vi\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsra\_vi\_i32m1}{vsra\_vi\_i32m1}}
{\footnotesize\ttfamily \#define vsra\+\_\+vi\+\_\+i32m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsra\_vi\_i32m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions

{\bfseries{vsra\+\_\+vi\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsra.\+vi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_a18fc34273f08f84d40b8cb62e6b9d26c}\label{riscv__vector_8h_a18fc34273f08f84d40b8cb62e6b9d26c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsra\_vi\_i32m1\_m@{vsra\_vi\_i32m1\_m}}
\index{vsra\_vi\_i32m1\_m@{vsra\_vi\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsra\_vi\_i32m1\_m}{vsra\_vi\_i32m1\_m}}
{\footnotesize\ttfamily \#define vsra\+\_\+vi\+\_\+i32m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsra\_vi\_i32m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions (带掩码)

{\bfseries{vsra\+\_\+vi\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsra.\+vx vd, vs2, uimm, vm \mbox{\Hypertarget{riscv__vector_8h_a11a583a14f9ccdf6749c1255a21fe2c0}\label{riscv__vector_8h_a11a583a14f9ccdf6749c1255a21fe2c0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsra\_vi\_i32m2@{vsra\_vi\_i32m2}}
\index{vsra\_vi\_i32m2@{vsra\_vi\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsra\_vi\_i32m2}{vsra\_vi\_i32m2}}
{\footnotesize\ttfamily \#define vsra\+\_\+vi\+\_\+i32m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsra\_vi\_i32m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a89a0594b38b27c3cb1aad8ed066c829d}\label{riscv__vector_8h_a89a0594b38b27c3cb1aad8ed066c829d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsra\_vi\_i32m2\_m@{vsra\_vi\_i32m2\_m}}
\index{vsra\_vi\_i32m2\_m@{vsra\_vi\_i32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsra\_vi\_i32m2\_m}{vsra\_vi\_i32m2\_m}}
{\footnotesize\ttfamily \#define vsra\+\_\+vi\+\_\+i32m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsra\_vi\_i32m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_adf32ead239949330793bd18b507733dd}\label{riscv__vector_8h_adf32ead239949330793bd18b507733dd}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsra\_vi\_i32m4@{vsra\_vi\_i32m4}}
\index{vsra\_vi\_i32m4@{vsra\_vi\_i32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsra\_vi\_i32m4}{vsra\_vi\_i32m4}}
{\footnotesize\ttfamily \#define vsra\+\_\+vi\+\_\+i32m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsra\_vi\_i32m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a39a9a753bda2c5d811d08a688927bc99}\label{riscv__vector_8h_a39a9a753bda2c5d811d08a688927bc99}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsra\_vi\_i32m4\_m@{vsra\_vi\_i32m4\_m}}
\index{vsra\_vi\_i32m4\_m@{vsra\_vi\_i32m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsra\_vi\_i32m4\_m}{vsra\_vi\_i32m4\_m}}
{\footnotesize\ttfamily \#define vsra\+\_\+vi\+\_\+i32m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsra\_vi\_i32m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a8da46f71e18b08bc80439b0d9cd1572c}\label{riscv__vector_8h_a8da46f71e18b08bc80439b0d9cd1572c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsra\_vi\_i32m8@{vsra\_vi\_i32m8}}
\index{vsra\_vi\_i32m8@{vsra\_vi\_i32m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsra\_vi\_i32m8}{vsra\_vi\_i32m8}}
{\footnotesize\ttfamily \#define vsra\+\_\+vi\+\_\+i32m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsra\_vi\_i32m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a6926e15e2805a3659c6ff7b8ae7457b0}\label{riscv__vector_8h_a6926e15e2805a3659c6ff7b8ae7457b0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsra\_vi\_i32m8\_m@{vsra\_vi\_i32m8\_m}}
\index{vsra\_vi\_i32m8\_m@{vsra\_vi\_i32m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsra\_vi\_i32m8\_m}{vsra\_vi\_i32m8\_m}}
{\footnotesize\ttfamily \#define vsra\+\_\+vi\+\_\+i32m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsra\_vi\_i32m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_afadb4994a4facc20999bedcb49d71757}\label{riscv__vector_8h_afadb4994a4facc20999bedcb49d71757}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsra\_vi\_i8m1@{vsra\_vi\_i8m1}}
\index{vsra\_vi\_i8m1@{vsra\_vi\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsra\_vi\_i8m1}{vsra\_vi\_i8m1}}
{\footnotesize\ttfamily \#define vsra\+\_\+vi\+\_\+i8m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsra\_vi\_i8m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions

{\bfseries{vsra\+\_\+vi\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsra.\+vi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_a109f966a6daf06b0779d58ea8cd7389c}\label{riscv__vector_8h_a109f966a6daf06b0779d58ea8cd7389c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsra\_vi\_i8m1\_m@{vsra\_vi\_i8m1\_m}}
\index{vsra\_vi\_i8m1\_m@{vsra\_vi\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsra\_vi\_i8m1\_m}{vsra\_vi\_i8m1\_m}}
{\footnotesize\ttfamily \#define vsra\+\_\+vi\+\_\+i8m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsra\_vi\_i8m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions (带掩码)

{\bfseries{vsra\+\_\+vi\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsra.\+vx vd, vs2, uimm, vm \mbox{\Hypertarget{riscv__vector_8h_a80f7d6a4ec418f2ebf8e654bd8f59c0e}\label{riscv__vector_8h_a80f7d6a4ec418f2ebf8e654bd8f59c0e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsra\_vi\_i8m2@{vsra\_vi\_i8m2}}
\index{vsra\_vi\_i8m2@{vsra\_vi\_i8m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsra\_vi\_i8m2}{vsra\_vi\_i8m2}}
{\footnotesize\ttfamily \#define vsra\+\_\+vi\+\_\+i8m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsra\_vi\_i8m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_affb68c750001bfad3be4e25499862822}\label{riscv__vector_8h_affb68c750001bfad3be4e25499862822}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsra\_vi\_i8m2\_m@{vsra\_vi\_i8m2\_m}}
\index{vsra\_vi\_i8m2\_m@{vsra\_vi\_i8m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsra\_vi\_i8m2\_m}{vsra\_vi\_i8m2\_m}}
{\footnotesize\ttfamily \#define vsra\+\_\+vi\+\_\+i8m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsra\_vi\_i8m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a166c0bce507badeb1652361d0fc13d65}\label{riscv__vector_8h_a166c0bce507badeb1652361d0fc13d65}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsra\_vi\_i8m4@{vsra\_vi\_i8m4}}
\index{vsra\_vi\_i8m4@{vsra\_vi\_i8m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsra\_vi\_i8m4}{vsra\_vi\_i8m4}}
{\footnotesize\ttfamily \#define vsra\+\_\+vi\+\_\+i8m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsra\_vi\_i8m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a485eaac42773b93f6803d8c285a17268}\label{riscv__vector_8h_a485eaac42773b93f6803d8c285a17268}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsra\_vi\_i8m4\_m@{vsra\_vi\_i8m4\_m}}
\index{vsra\_vi\_i8m4\_m@{vsra\_vi\_i8m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsra\_vi\_i8m4\_m}{vsra\_vi\_i8m4\_m}}
{\footnotesize\ttfamily \#define vsra\+\_\+vi\+\_\+i8m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsra\_vi\_i8m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aa7394dda144ddb582a57e8e18ca7157a}\label{riscv__vector_8h_aa7394dda144ddb582a57e8e18ca7157a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsra\_vi\_i8m8@{vsra\_vi\_i8m8}}
\index{vsra\_vi\_i8m8@{vsra\_vi\_i8m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsra\_vi\_i8m8}{vsra\_vi\_i8m8}}
{\footnotesize\ttfamily \#define vsra\+\_\+vi\+\_\+i8m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsra\_vi\_i8m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_abbcc4d0edf41e470e51df456cae0af76}\label{riscv__vector_8h_abbcc4d0edf41e470e51df456cae0af76}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsra\_vi\_i8m8\_m@{vsra\_vi\_i8m8\_m}}
\index{vsra\_vi\_i8m8\_m@{vsra\_vi\_i8m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsra\_vi\_i8m8\_m}{vsra\_vi\_i8m8\_m}}
{\footnotesize\ttfamily \#define vsra\+\_\+vi\+\_\+i8m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsra\_vi\_i8m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a2322a3db7863c19ad83e2e8ea9155db0}\label{riscv__vector_8h_a2322a3db7863c19ad83e2e8ea9155db0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsrl\_vi\_u16m1@{vsrl\_vi\_u16m1}}
\index{vsrl\_vi\_u16m1@{vsrl\_vi\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsrl\_vi\_u16m1}{vsrl\_vi\_u16m1}}
{\footnotesize\ttfamily \#define vsrl\+\_\+vi\+\_\+u16m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsrl\_vi\_u16m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions

{\bfseries{vsrl\+\_\+vi\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsrl.\+vi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_afa08d2e748b851c7a1a54bb1c599c889}\label{riscv__vector_8h_afa08d2e748b851c7a1a54bb1c599c889}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsrl\_vi\_u16m1\_m@{vsrl\_vi\_u16m1\_m}}
\index{vsrl\_vi\_u16m1\_m@{vsrl\_vi\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsrl\_vi\_u16m1\_m}{vsrl\_vi\_u16m1\_m}}
{\footnotesize\ttfamily \#define vsrl\+\_\+vi\+\_\+u16m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsrl\_vi\_u16m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions (带掩码)

{\bfseries{vsrl\+\_\+vi\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsrl.\+vx vd, vs2, uimm, vm \mbox{\Hypertarget{riscv__vector_8h_a08d5e7cc7f0b39b7d86cc4b5387c547f}\label{riscv__vector_8h_a08d5e7cc7f0b39b7d86cc4b5387c547f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsrl\_vi\_u16m2@{vsrl\_vi\_u16m2}}
\index{vsrl\_vi\_u16m2@{vsrl\_vi\_u16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsrl\_vi\_u16m2}{vsrl\_vi\_u16m2}}
{\footnotesize\ttfamily \#define vsrl\+\_\+vi\+\_\+u16m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsrl\_vi\_u16m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a09ebe69a7d7b199c4c8e13e8b902a433}\label{riscv__vector_8h_a09ebe69a7d7b199c4c8e13e8b902a433}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsrl\_vi\_u16m2\_m@{vsrl\_vi\_u16m2\_m}}
\index{vsrl\_vi\_u16m2\_m@{vsrl\_vi\_u16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsrl\_vi\_u16m2\_m}{vsrl\_vi\_u16m2\_m}}
{\footnotesize\ttfamily \#define vsrl\+\_\+vi\+\_\+u16m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsrl\_vi\_u16m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ad752a40c5541e522ef04ae36db7c24cc}\label{riscv__vector_8h_ad752a40c5541e522ef04ae36db7c24cc}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsrl\_vi\_u16m4@{vsrl\_vi\_u16m4}}
\index{vsrl\_vi\_u16m4@{vsrl\_vi\_u16m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsrl\_vi\_u16m4}{vsrl\_vi\_u16m4}}
{\footnotesize\ttfamily \#define vsrl\+\_\+vi\+\_\+u16m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsrl\_vi\_u16m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_af0226abc50de35144b8944ef3da70d41}\label{riscv__vector_8h_af0226abc50de35144b8944ef3da70d41}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsrl\_vi\_u16m4\_m@{vsrl\_vi\_u16m4\_m}}
\index{vsrl\_vi\_u16m4\_m@{vsrl\_vi\_u16m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsrl\_vi\_u16m4\_m}{vsrl\_vi\_u16m4\_m}}
{\footnotesize\ttfamily \#define vsrl\+\_\+vi\+\_\+u16m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsrl\_vi\_u16m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ae9d561e2255dc8542764a6cd727875cf}\label{riscv__vector_8h_ae9d561e2255dc8542764a6cd727875cf}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsrl\_vi\_u16m8@{vsrl\_vi\_u16m8}}
\index{vsrl\_vi\_u16m8@{vsrl\_vi\_u16m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsrl\_vi\_u16m8}{vsrl\_vi\_u16m8}}
{\footnotesize\ttfamily \#define vsrl\+\_\+vi\+\_\+u16m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsrl\_vi\_u16m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_acf6b2dd806625fb48c7b492918b9a0e5}\label{riscv__vector_8h_acf6b2dd806625fb48c7b492918b9a0e5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsrl\_vi\_u16m8\_m@{vsrl\_vi\_u16m8\_m}}
\index{vsrl\_vi\_u16m8\_m@{vsrl\_vi\_u16m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsrl\_vi\_u16m8\_m}{vsrl\_vi\_u16m8\_m}}
{\footnotesize\ttfamily \#define vsrl\+\_\+vi\+\_\+u16m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsrl\_vi\_u16m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a711e9773d2cbecd4d7ec999ccdf8f1ac}\label{riscv__vector_8h_a711e9773d2cbecd4d7ec999ccdf8f1ac}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsrl\_vi\_u32m1@{vsrl\_vi\_u32m1}}
\index{vsrl\_vi\_u32m1@{vsrl\_vi\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsrl\_vi\_u32m1}{vsrl\_vi\_u32m1}}
{\footnotesize\ttfamily \#define vsrl\+\_\+vi\+\_\+u32m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsrl\_vi\_u32m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a3b8b83e4e72bdc7255a4e348836ce785}\label{riscv__vector_8h_a3b8b83e4e72bdc7255a4e348836ce785}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsrl\_vi\_u32m1\_m@{vsrl\_vi\_u32m1\_m}}
\index{vsrl\_vi\_u32m1\_m@{vsrl\_vi\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsrl\_vi\_u32m1\_m}{vsrl\_vi\_u32m1\_m}}
{\footnotesize\ttfamily \#define vsrl\+\_\+vi\+\_\+u32m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsrl\_vi\_u32m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions (带掩码)

{\bfseries{vsrl\+\_\+vi\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsrl.\+vx vd, vs2, uimm, vm \mbox{\Hypertarget{riscv__vector_8h_a5f04451b76ab98528e748a0e13797a57}\label{riscv__vector_8h_a5f04451b76ab98528e748a0e13797a57}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsrl\_vi\_u32m2@{vsrl\_vi\_u32m2}}
\index{vsrl\_vi\_u32m2@{vsrl\_vi\_u32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsrl\_vi\_u32m2}{vsrl\_vi\_u32m2}}
{\footnotesize\ttfamily \#define vsrl\+\_\+vi\+\_\+u32m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsrl\_vi\_u32m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ae097a8d7be580175faac038896651d45}\label{riscv__vector_8h_ae097a8d7be580175faac038896651d45}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsrl\_vi\_u32m2\_m@{vsrl\_vi\_u32m2\_m}}
\index{vsrl\_vi\_u32m2\_m@{vsrl\_vi\_u32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsrl\_vi\_u32m2\_m}{vsrl\_vi\_u32m2\_m}}
{\footnotesize\ttfamily \#define vsrl\+\_\+vi\+\_\+u32m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsrl\_vi\_u32m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ab4080181c1dda93d29ef96f080014a08}\label{riscv__vector_8h_ab4080181c1dda93d29ef96f080014a08}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsrl\_vi\_u32m4@{vsrl\_vi\_u32m4}}
\index{vsrl\_vi\_u32m4@{vsrl\_vi\_u32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsrl\_vi\_u32m4}{vsrl\_vi\_u32m4}}
{\footnotesize\ttfamily \#define vsrl\+\_\+vi\+\_\+u32m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsrl\_vi\_u32m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ad62c716781ff2ccaccca373f960dbf2b}\label{riscv__vector_8h_ad62c716781ff2ccaccca373f960dbf2b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsrl\_vi\_u32m4\_m@{vsrl\_vi\_u32m4\_m}}
\index{vsrl\_vi\_u32m4\_m@{vsrl\_vi\_u32m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsrl\_vi\_u32m4\_m}{vsrl\_vi\_u32m4\_m}}
{\footnotesize\ttfamily \#define vsrl\+\_\+vi\+\_\+u32m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsrl\_vi\_u32m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a12a3c8a8432ca958a9efbadf79318c06}\label{riscv__vector_8h_a12a3c8a8432ca958a9efbadf79318c06}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsrl\_vi\_u32m8@{vsrl\_vi\_u32m8}}
\index{vsrl\_vi\_u32m8@{vsrl\_vi\_u32m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsrl\_vi\_u32m8}{vsrl\_vi\_u32m8}}
{\footnotesize\ttfamily \#define vsrl\+\_\+vi\+\_\+u32m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsrl\_vi\_u32m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a8b9e2ccb1eaaeb755153bab53fea4a70}\label{riscv__vector_8h_a8b9e2ccb1eaaeb755153bab53fea4a70}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsrl\_vi\_u32m8\_m@{vsrl\_vi\_u32m8\_m}}
\index{vsrl\_vi\_u32m8\_m@{vsrl\_vi\_u32m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsrl\_vi\_u32m8\_m}{vsrl\_vi\_u32m8\_m}}
{\footnotesize\ttfamily \#define vsrl\+\_\+vi\+\_\+u32m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsrl\_vi\_u32m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_af3949ec347e98e7db9db98f3e9da0fa7}\label{riscv__vector_8h_af3949ec347e98e7db9db98f3e9da0fa7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsrl\_vi\_u8m1@{vsrl\_vi\_u8m1}}
\index{vsrl\_vi\_u8m1@{vsrl\_vi\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsrl\_vi\_u8m1}{vsrl\_vi\_u8m1}}
{\footnotesize\ttfamily \#define vsrl\+\_\+vi\+\_\+u8m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsrl\_vi\_u8m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions

{\bfseries{vsrl\+\_\+vi\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsrl.\+vi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_aa31084f28885a820731546880d423771}\label{riscv__vector_8h_aa31084f28885a820731546880d423771}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsrl\_vi\_u8m1\_m@{vsrl\_vi\_u8m1\_m}}
\index{vsrl\_vi\_u8m1\_m@{vsrl\_vi\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsrl\_vi\_u8m1\_m}{vsrl\_vi\_u8m1\_m}}
{\footnotesize\ttfamily \#define vsrl\+\_\+vi\+\_\+u8m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsrl\_vi\_u8m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions (带掩码)

{\bfseries{vsrl\+\_\+vi\+\_\+u8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsrl.\+vx vd, vs2, uimm, vm \mbox{\Hypertarget{riscv__vector_8h_ab1a910e32b4739de7fefd047e1ab0f7b}\label{riscv__vector_8h_ab1a910e32b4739de7fefd047e1ab0f7b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsrl\_vi\_u8m2@{vsrl\_vi\_u8m2}}
\index{vsrl\_vi\_u8m2@{vsrl\_vi\_u8m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsrl\_vi\_u8m2}{vsrl\_vi\_u8m2}}
{\footnotesize\ttfamily \#define vsrl\+\_\+vi\+\_\+u8m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsrl\_vi\_u8m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_abbcf41c4f00c2cda820f82c28bd3f4f6}\label{riscv__vector_8h_abbcf41c4f00c2cda820f82c28bd3f4f6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsrl\_vi\_u8m2\_m@{vsrl\_vi\_u8m2\_m}}
\index{vsrl\_vi\_u8m2\_m@{vsrl\_vi\_u8m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsrl\_vi\_u8m2\_m}{vsrl\_vi\_u8m2\_m}}
{\footnotesize\ttfamily \#define vsrl\+\_\+vi\+\_\+u8m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsrl\_vi\_u8m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a3a4de1e5b0eb12a53622bddedcb73f2a}\label{riscv__vector_8h_a3a4de1e5b0eb12a53622bddedcb73f2a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsrl\_vi\_u8m4@{vsrl\_vi\_u8m4}}
\index{vsrl\_vi\_u8m4@{vsrl\_vi\_u8m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsrl\_vi\_u8m4}{vsrl\_vi\_u8m4}}
{\footnotesize\ttfamily \#define vsrl\+\_\+vi\+\_\+u8m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsrl\_vi\_u8m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ac25b9db216c748315ea4ee4427c9526e}\label{riscv__vector_8h_ac25b9db216c748315ea4ee4427c9526e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsrl\_vi\_u8m4\_m@{vsrl\_vi\_u8m4\_m}}
\index{vsrl\_vi\_u8m4\_m@{vsrl\_vi\_u8m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsrl\_vi\_u8m4\_m}{vsrl\_vi\_u8m4\_m}}
{\footnotesize\ttfamily \#define vsrl\+\_\+vi\+\_\+u8m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsrl\_vi\_u8m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ad6147cc4fc9f28b587859de3a3f2ade1}\label{riscv__vector_8h_ad6147cc4fc9f28b587859de3a3f2ade1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsrl\_vi\_u8m8@{vsrl\_vi\_u8m8}}
\index{vsrl\_vi\_u8m8@{vsrl\_vi\_u8m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsrl\_vi\_u8m8}{vsrl\_vi\_u8m8}}
{\footnotesize\ttfamily \#define vsrl\+\_\+vi\+\_\+u8m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsrl\_vi\_u8m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aff0b7721fe16c9e421c55ae5c3ac4876}\label{riscv__vector_8h_aff0b7721fe16c9e421c55ae5c3ac4876}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsrl\_vi\_u8m8\_m@{vsrl\_vi\_u8m8\_m}}
\index{vsrl\_vi\_u8m8\_m@{vsrl\_vi\_u8m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsrl\_vi\_u8m8\_m}{vsrl\_vi\_u8m8\_m}}
{\footnotesize\ttfamily \#define vsrl\+\_\+vi\+\_\+u8m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vuint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vsrl\_vi\_u8m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ae32645d3e8935d28e0f102ae33404c28}\label{riscv__vector_8h_ae32645d3e8935d28e0f102ae33404c28}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssra\_vi\_i16m1@{vssra\_vi\_i16m1}}
\index{vssra\_vi\_i16m1@{vssra\_vi\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssra\_vi\_i16m1}{vssra\_vi\_i16m1}}
{\footnotesize\ttfamily \#define vssra\+\_\+vi\+\_\+i16m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssra\_vi\_i16m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Scaling Shift Instructions

{\bfseries{vssra\+\_\+vi\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssra.\+vi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_aec534c3d1be7f9d6306e5c6464343601}\label{riscv__vector_8h_aec534c3d1be7f9d6306e5c6464343601}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssra\_vi\_i16m1\_m@{vssra\_vi\_i16m1\_m}}
\index{vssra\_vi\_i16m1\_m@{vssra\_vi\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssra\_vi\_i16m1\_m}{vssra\_vi\_i16m1\_m}}
{\footnotesize\ttfamily \#define vssra\+\_\+vi\+\_\+i16m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssra\_vi\_i16m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Scaling Shift Instructions (带掩码)

{\bfseries{vssra\+\_\+vi\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssra.\+vx vd, vs2, uimm, vm \mbox{\Hypertarget{riscv__vector_8h_a2a419cbe912339fc7e7b485c5cd76f89}\label{riscv__vector_8h_a2a419cbe912339fc7e7b485c5cd76f89}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssra\_vi\_i16m2@{vssra\_vi\_i16m2}}
\index{vssra\_vi\_i16m2@{vssra\_vi\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssra\_vi\_i16m2}{vssra\_vi\_i16m2}}
{\footnotesize\ttfamily \#define vssra\+\_\+vi\+\_\+i16m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssra\_vi\_i16m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_abcb632dd5e3cc925b83b0b83bf37135a}\label{riscv__vector_8h_abcb632dd5e3cc925b83b0b83bf37135a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssra\_vi\_i16m2\_m@{vssra\_vi\_i16m2\_m}}
\index{vssra\_vi\_i16m2\_m@{vssra\_vi\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssra\_vi\_i16m2\_m}{vssra\_vi\_i16m2\_m}}
{\footnotesize\ttfamily \#define vssra\+\_\+vi\+\_\+i16m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssra\_vi\_i16m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a3995a55fc9b9c33f06d3873f39fa1dab}\label{riscv__vector_8h_a3995a55fc9b9c33f06d3873f39fa1dab}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssra\_vi\_i16m4@{vssra\_vi\_i16m4}}
\index{vssra\_vi\_i16m4@{vssra\_vi\_i16m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssra\_vi\_i16m4}{vssra\_vi\_i16m4}}
{\footnotesize\ttfamily \#define vssra\+\_\+vi\+\_\+i16m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssra\_vi\_i16m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a9ce23e47ba9874ffae6f33c39ac6cc90}\label{riscv__vector_8h_a9ce23e47ba9874ffae6f33c39ac6cc90}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssra\_vi\_i16m4\_m@{vssra\_vi\_i16m4\_m}}
\index{vssra\_vi\_i16m4\_m@{vssra\_vi\_i16m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssra\_vi\_i16m4\_m}{vssra\_vi\_i16m4\_m}}
{\footnotesize\ttfamily \#define vssra\+\_\+vi\+\_\+i16m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssra\_vi\_i16m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a9f42884ce28a62ff32bfe8ea5106136a}\label{riscv__vector_8h_a9f42884ce28a62ff32bfe8ea5106136a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssra\_vi\_i16m8@{vssra\_vi\_i16m8}}
\index{vssra\_vi\_i16m8@{vssra\_vi\_i16m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssra\_vi\_i16m8}{vssra\_vi\_i16m8}}
{\footnotesize\ttfamily \#define vssra\+\_\+vi\+\_\+i16m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssra\_vi\_i16m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a6ec39d2e0eafa315d575ee9ff302bf27}\label{riscv__vector_8h_a6ec39d2e0eafa315d575ee9ff302bf27}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssra\_vi\_i16m8\_m@{vssra\_vi\_i16m8\_m}}
\index{vssra\_vi\_i16m8\_m@{vssra\_vi\_i16m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssra\_vi\_i16m8\_m}{vssra\_vi\_i16m8\_m}}
{\footnotesize\ttfamily \#define vssra\+\_\+vi\+\_\+i16m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssra\_vi\_i16m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a25cd65dbffbf011d4e34dfd2777f49d2}\label{riscv__vector_8h_a25cd65dbffbf011d4e34dfd2777f49d2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssra\_vi\_i32m1@{vssra\_vi\_i32m1}}
\index{vssra\_vi\_i32m1@{vssra\_vi\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssra\_vi\_i32m1}{vssra\_vi\_i32m1}}
{\footnotesize\ttfamily \#define vssra\+\_\+vi\+\_\+i32m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssra\_vi\_i32m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Scaling Shift Instructions

{\bfseries{vssra\+\_\+vi\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssra.\+vi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_a77a0df0a2d6e86abde57a136f2c1e646}\label{riscv__vector_8h_a77a0df0a2d6e86abde57a136f2c1e646}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssra\_vi\_i32m1\_m@{vssra\_vi\_i32m1\_m}}
\index{vssra\_vi\_i32m1\_m@{vssra\_vi\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssra\_vi\_i32m1\_m}{vssra\_vi\_i32m1\_m}}
{\footnotesize\ttfamily \#define vssra\+\_\+vi\+\_\+i32m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssra\_vi\_i32m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Scaling Shift Instructions (带掩码)

{\bfseries{vssra\+\_\+vi\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssra.\+vx vd, vs2, uimm, vm \mbox{\Hypertarget{riscv__vector_8h_ae030b89e0a382105cd284422043fa0d9}\label{riscv__vector_8h_ae030b89e0a382105cd284422043fa0d9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssra\_vi\_i32m2@{vssra\_vi\_i32m2}}
\index{vssra\_vi\_i32m2@{vssra\_vi\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssra\_vi\_i32m2}{vssra\_vi\_i32m2}}
{\footnotesize\ttfamily \#define vssra\+\_\+vi\+\_\+i32m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssra\_vi\_i32m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aba35a1c516179f2d4e6da48c01775fa0}\label{riscv__vector_8h_aba35a1c516179f2d4e6da48c01775fa0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssra\_vi\_i32m2\_m@{vssra\_vi\_i32m2\_m}}
\index{vssra\_vi\_i32m2\_m@{vssra\_vi\_i32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssra\_vi\_i32m2\_m}{vssra\_vi\_i32m2\_m}}
{\footnotesize\ttfamily \#define vssra\+\_\+vi\+\_\+i32m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssra\_vi\_i32m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a69d8fa3543e2d3bd35a9c2b3c2d60580}\label{riscv__vector_8h_a69d8fa3543e2d3bd35a9c2b3c2d60580}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssra\_vi\_i32m4@{vssra\_vi\_i32m4}}
\index{vssra\_vi\_i32m4@{vssra\_vi\_i32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssra\_vi\_i32m4}{vssra\_vi\_i32m4}}
{\footnotesize\ttfamily \#define vssra\+\_\+vi\+\_\+i32m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssra\_vi\_i32m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a06ec5732c0baf38c7d062f9857dd3ae3}\label{riscv__vector_8h_a06ec5732c0baf38c7d062f9857dd3ae3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssra\_vi\_i32m4\_m@{vssra\_vi\_i32m4\_m}}
\index{vssra\_vi\_i32m4\_m@{vssra\_vi\_i32m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssra\_vi\_i32m4\_m}{vssra\_vi\_i32m4\_m}}
{\footnotesize\ttfamily \#define vssra\+\_\+vi\+\_\+i32m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssra\_vi\_i32m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a7529e47da5723e0a78d46ffad009b1e9}\label{riscv__vector_8h_a7529e47da5723e0a78d46ffad009b1e9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssra\_vi\_i32m8@{vssra\_vi\_i32m8}}
\index{vssra\_vi\_i32m8@{vssra\_vi\_i32m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssra\_vi\_i32m8}{vssra\_vi\_i32m8}}
{\footnotesize\ttfamily \#define vssra\+\_\+vi\+\_\+i32m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssra\_vi\_i32m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a1eac0a4415e4f07fc3e073203ca05adf}\label{riscv__vector_8h_a1eac0a4415e4f07fc3e073203ca05adf}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssra\_vi\_i32m8\_m@{vssra\_vi\_i32m8\_m}}
\index{vssra\_vi\_i32m8\_m@{vssra\_vi\_i32m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssra\_vi\_i32m8\_m}{vssra\_vi\_i32m8\_m}}
{\footnotesize\ttfamily \#define vssra\+\_\+vi\+\_\+i32m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssra\_vi\_i32m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a91dcb07c090e26212d74c76e8d417f5f}\label{riscv__vector_8h_a91dcb07c090e26212d74c76e8d417f5f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssra\_vi\_i8m1@{vssra\_vi\_i8m1}}
\index{vssra\_vi\_i8m1@{vssra\_vi\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssra\_vi\_i8m1}{vssra\_vi\_i8m1}}
{\footnotesize\ttfamily \#define vssra\+\_\+vi\+\_\+i8m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssra\_vi\_i8m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Scaling Shift Instructions

{\bfseries{vssra\+\_\+vi\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssra.\+vi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_afa75df63a229526555b51918297e31aa}\label{riscv__vector_8h_afa75df63a229526555b51918297e31aa}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssra\_vi\_i8m1\_m@{vssra\_vi\_i8m1\_m}}
\index{vssra\_vi\_i8m1\_m@{vssra\_vi\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssra\_vi\_i8m1\_m}{vssra\_vi\_i8m1\_m}}
{\footnotesize\ttfamily \#define vssra\+\_\+vi\+\_\+i8m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssra\_vi\_i8m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Scaling Shift Instructions (带掩码)

{\bfseries{vssra\+\_\+vi\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssra.\+vx vd, vs2, uimm, vm \mbox{\Hypertarget{riscv__vector_8h_af89f867a3cc103522788c0c85abc5ee2}\label{riscv__vector_8h_af89f867a3cc103522788c0c85abc5ee2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssra\_vi\_i8m2@{vssra\_vi\_i8m2}}
\index{vssra\_vi\_i8m2@{vssra\_vi\_i8m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssra\_vi\_i8m2}{vssra\_vi\_i8m2}}
{\footnotesize\ttfamily \#define vssra\+\_\+vi\+\_\+i8m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssra\_vi\_i8m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a37664397ef8f1d4183fd03f97a5d2b36}\label{riscv__vector_8h_a37664397ef8f1d4183fd03f97a5d2b36}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssra\_vi\_i8m2\_m@{vssra\_vi\_i8m2\_m}}
\index{vssra\_vi\_i8m2\_m@{vssra\_vi\_i8m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssra\_vi\_i8m2\_m}{vssra\_vi\_i8m2\_m}}
{\footnotesize\ttfamily \#define vssra\+\_\+vi\+\_\+i8m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssra\_vi\_i8m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a0499762feccad7e2bd83f95f6f879f57}\label{riscv__vector_8h_a0499762feccad7e2bd83f95f6f879f57}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssra\_vi\_i8m4@{vssra\_vi\_i8m4}}
\index{vssra\_vi\_i8m4@{vssra\_vi\_i8m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssra\_vi\_i8m4}{vssra\_vi\_i8m4}}
{\footnotesize\ttfamily \#define vssra\+\_\+vi\+\_\+i8m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssra\_vi\_i8m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a3bdf9211eb144f849000a64b10e7b743}\label{riscv__vector_8h_a3bdf9211eb144f849000a64b10e7b743}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssra\_vi\_i8m4\_m@{vssra\_vi\_i8m4\_m}}
\index{vssra\_vi\_i8m4\_m@{vssra\_vi\_i8m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssra\_vi\_i8m4\_m}{vssra\_vi\_i8m4\_m}}
{\footnotesize\ttfamily \#define vssra\+\_\+vi\+\_\+i8m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssra\_vi\_i8m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_affe3a0220cd277cd7c0a267d7d593402}\label{riscv__vector_8h_affe3a0220cd277cd7c0a267d7d593402}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssra\_vi\_i8m8@{vssra\_vi\_i8m8}}
\index{vssra\_vi\_i8m8@{vssra\_vi\_i8m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssra\_vi\_i8m8}{vssra\_vi\_i8m8}}
{\footnotesize\ttfamily \#define vssra\+\_\+vi\+\_\+i8m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssra\_vi\_i8m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_acf362094796b63be7677f734addd7c6c}\label{riscv__vector_8h_acf362094796b63be7677f734addd7c6c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssra\_vi\_i8m8\_m@{vssra\_vi\_i8m8\_m}}
\index{vssra\_vi\_i8m8\_m@{vssra\_vi\_i8m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssra\_vi\_i8m8\_m}{vssra\_vi\_i8m8\_m}}
{\footnotesize\ttfamily \#define vssra\+\_\+vi\+\_\+i8m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssra\_vi\_i8m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a6cbb564120cd8f924030e95cf4f41bb2}\label{riscv__vector_8h_a6cbb564120cd8f924030e95cf4f41bb2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssrl\_vi\_u16m1@{vssrl\_vi\_u16m1}}
\index{vssrl\_vi\_u16m1@{vssrl\_vi\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssrl\_vi\_u16m1}{vssrl\_vi\_u16m1}}
{\footnotesize\ttfamily \#define vssrl\+\_\+vi\+\_\+u16m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssrl\_vi\_u16m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Scaling Shift Instructions

{\bfseries{vssrl\+\_\+vi\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssrl.\+vi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_a21febeaa6af32e12d228f03b6d1070c3}\label{riscv__vector_8h_a21febeaa6af32e12d228f03b6d1070c3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssrl\_vi\_u16m1\_m@{vssrl\_vi\_u16m1\_m}}
\index{vssrl\_vi\_u16m1\_m@{vssrl\_vi\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssrl\_vi\_u16m1\_m}{vssrl\_vi\_u16m1\_m}}
{\footnotesize\ttfamily \#define vssrl\+\_\+vi\+\_\+u16m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssrl\_vi\_u16m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Scaling Shift Instructions (带掩码)

{\bfseries{vssrl\+\_\+vi\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssrl.\+vx vd, vs2, uimm, vm \mbox{\Hypertarget{riscv__vector_8h_a44e60e7d75e51c0279ba76e255de4f69}\label{riscv__vector_8h_a44e60e7d75e51c0279ba76e255de4f69}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssrl\_vi\_u16m2@{vssrl\_vi\_u16m2}}
\index{vssrl\_vi\_u16m2@{vssrl\_vi\_u16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssrl\_vi\_u16m2}{vssrl\_vi\_u16m2}}
{\footnotesize\ttfamily \#define vssrl\+\_\+vi\+\_\+u16m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssrl\_vi\_u16m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a7bf59514aa488ed7801479be655053d9}\label{riscv__vector_8h_a7bf59514aa488ed7801479be655053d9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssrl\_vi\_u16m2\_m@{vssrl\_vi\_u16m2\_m}}
\index{vssrl\_vi\_u16m2\_m@{vssrl\_vi\_u16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssrl\_vi\_u16m2\_m}{vssrl\_vi\_u16m2\_m}}
{\footnotesize\ttfamily \#define vssrl\+\_\+vi\+\_\+u16m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssrl\_vi\_u16m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ad35b16819cd3b84552944e18b282dadb}\label{riscv__vector_8h_ad35b16819cd3b84552944e18b282dadb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssrl\_vi\_u16m4@{vssrl\_vi\_u16m4}}
\index{vssrl\_vi\_u16m4@{vssrl\_vi\_u16m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssrl\_vi\_u16m4}{vssrl\_vi\_u16m4}}
{\footnotesize\ttfamily \#define vssrl\+\_\+vi\+\_\+u16m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssrl\_vi\_u16m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a0cbed0c1ee03188513ca5b05b8e5daf6}\label{riscv__vector_8h_a0cbed0c1ee03188513ca5b05b8e5daf6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssrl\_vi\_u16m4\_m@{vssrl\_vi\_u16m4\_m}}
\index{vssrl\_vi\_u16m4\_m@{vssrl\_vi\_u16m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssrl\_vi\_u16m4\_m}{vssrl\_vi\_u16m4\_m}}
{\footnotesize\ttfamily \#define vssrl\+\_\+vi\+\_\+u16m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssrl\_vi\_u16m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a44003dd37a3fb7907bf14d5cf39a6d87}\label{riscv__vector_8h_a44003dd37a3fb7907bf14d5cf39a6d87}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssrl\_vi\_u16m8@{vssrl\_vi\_u16m8}}
\index{vssrl\_vi\_u16m8@{vssrl\_vi\_u16m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssrl\_vi\_u16m8}{vssrl\_vi\_u16m8}}
{\footnotesize\ttfamily \#define vssrl\+\_\+vi\+\_\+u16m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssrl\_vi\_u16m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ab988c65a3b628715ce28d38e90d7a7db}\label{riscv__vector_8h_ab988c65a3b628715ce28d38e90d7a7db}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssrl\_vi\_u16m8\_m@{vssrl\_vi\_u16m8\_m}}
\index{vssrl\_vi\_u16m8\_m@{vssrl\_vi\_u16m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssrl\_vi\_u16m8\_m}{vssrl\_vi\_u16m8\_m}}
{\footnotesize\ttfamily \#define vssrl\+\_\+vi\+\_\+u16m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssrl\_vi\_u16m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a726d79a8466de6eeed149b3599b66116}\label{riscv__vector_8h_a726d79a8466de6eeed149b3599b66116}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssrl\_vi\_u32m1@{vssrl\_vi\_u32m1}}
\index{vssrl\_vi\_u32m1@{vssrl\_vi\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssrl\_vi\_u32m1}{vssrl\_vi\_u32m1}}
{\footnotesize\ttfamily \#define vssrl\+\_\+vi\+\_\+u32m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssrl\_vi\_u32m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Scaling Shift Instructions

{\bfseries{vssrl\+\_\+vi\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssrl.\+vi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_a1803ec5b27c35699675fee8bf3f731cc}\label{riscv__vector_8h_a1803ec5b27c35699675fee8bf3f731cc}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssrl\_vi\_u32m1\_m@{vssrl\_vi\_u32m1\_m}}
\index{vssrl\_vi\_u32m1\_m@{vssrl\_vi\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssrl\_vi\_u32m1\_m}{vssrl\_vi\_u32m1\_m}}
{\footnotesize\ttfamily \#define vssrl\+\_\+vi\+\_\+u32m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssrl\_vi\_u32m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Scaling Shift Instructions (带掩码)

{\bfseries{vssrl\+\_\+vi\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssrl.\+vx vd, vs2, uimm, vm \mbox{\Hypertarget{riscv__vector_8h_a7d5bbb0472fd26c052914e3f065c20b7}\label{riscv__vector_8h_a7d5bbb0472fd26c052914e3f065c20b7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssrl\_vi\_u32m2@{vssrl\_vi\_u32m2}}
\index{vssrl\_vi\_u32m2@{vssrl\_vi\_u32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssrl\_vi\_u32m2}{vssrl\_vi\_u32m2}}
{\footnotesize\ttfamily \#define vssrl\+\_\+vi\+\_\+u32m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssrl\_vi\_u32m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_abbdb5b38d151cf68a8d303482c5be438}\label{riscv__vector_8h_abbdb5b38d151cf68a8d303482c5be438}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssrl\_vi\_u32m2\_m@{vssrl\_vi\_u32m2\_m}}
\index{vssrl\_vi\_u32m2\_m@{vssrl\_vi\_u32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssrl\_vi\_u32m2\_m}{vssrl\_vi\_u32m2\_m}}
{\footnotesize\ttfamily \#define vssrl\+\_\+vi\+\_\+u32m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssrl\_vi\_u32m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ac3f6854e9a663dbc4088f87ba76aba00}\label{riscv__vector_8h_ac3f6854e9a663dbc4088f87ba76aba00}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssrl\_vi\_u32m4@{vssrl\_vi\_u32m4}}
\index{vssrl\_vi\_u32m4@{vssrl\_vi\_u32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssrl\_vi\_u32m4}{vssrl\_vi\_u32m4}}
{\footnotesize\ttfamily \#define vssrl\+\_\+vi\+\_\+u32m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssrl\_vi\_u32m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a4e853f777056c6245cb54506158d02a7}\label{riscv__vector_8h_a4e853f777056c6245cb54506158d02a7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssrl\_vi\_u32m4\_m@{vssrl\_vi\_u32m4\_m}}
\index{vssrl\_vi\_u32m4\_m@{vssrl\_vi\_u32m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssrl\_vi\_u32m4\_m}{vssrl\_vi\_u32m4\_m}}
{\footnotesize\ttfamily \#define vssrl\+\_\+vi\+\_\+u32m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssrl\_vi\_u32m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a64143e32df81ff424a214d928e61399e}\label{riscv__vector_8h_a64143e32df81ff424a214d928e61399e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssrl\_vi\_u32m8@{vssrl\_vi\_u32m8}}
\index{vssrl\_vi\_u32m8@{vssrl\_vi\_u32m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssrl\_vi\_u32m8}{vssrl\_vi\_u32m8}}
{\footnotesize\ttfamily \#define vssrl\+\_\+vi\+\_\+u32m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssrl\_vi\_u32m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a269d2bcb140d5e862d032c4a1fc4064b}\label{riscv__vector_8h_a269d2bcb140d5e862d032c4a1fc4064b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssrl\_vi\_u32m8\_m@{vssrl\_vi\_u32m8\_m}}
\index{vssrl\_vi\_u32m8\_m@{vssrl\_vi\_u32m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssrl\_vi\_u32m8\_m}{vssrl\_vi\_u32m8\_m}}
{\footnotesize\ttfamily \#define vssrl\+\_\+vi\+\_\+u32m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssrl\_vi\_u32m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a20642f1627a7857f5f58f4d382f6d899}\label{riscv__vector_8h_a20642f1627a7857f5f58f4d382f6d899}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssrl\_vi\_u8m1@{vssrl\_vi\_u8m1}}
\index{vssrl\_vi\_u8m1@{vssrl\_vi\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssrl\_vi\_u8m1}{vssrl\_vi\_u8m1}}
{\footnotesize\ttfamily \#define vssrl\+\_\+vi\+\_\+u8m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssrl\_vi\_u8m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Scaling Shift Instructions

{\bfseries{vssrl\+\_\+vi\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssrl.\+vi vd, vs2, uimm \mbox{\Hypertarget{riscv__vector_8h_a92a71dd69876cc8f638601a76eb8310b}\label{riscv__vector_8h_a92a71dd69876cc8f638601a76eb8310b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssrl\_vi\_u8m1\_m@{vssrl\_vi\_u8m1\_m}}
\index{vssrl\_vi\_u8m1\_m@{vssrl\_vi\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssrl\_vi\_u8m1\_m}{vssrl\_vi\_u8m1\_m}}
{\footnotesize\ttfamily \#define vssrl\+\_\+vi\+\_\+u8m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssrl\_vi\_u8m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Single-\/\+Width Scaling Shift Instructions (带掩码)

{\bfseries{vssrl\+\_\+vi\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uimm \mbox{[}0,31\mbox{]} ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssrl.\+vx vd, vs2, uimm, vm \mbox{\Hypertarget{riscv__vector_8h_a7785c4a22032ce6135ff7b1acd0ff193}\label{riscv__vector_8h_a7785c4a22032ce6135ff7b1acd0ff193}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssrl\_vi\_u8m2@{vssrl\_vi\_u8m2}}
\index{vssrl\_vi\_u8m2@{vssrl\_vi\_u8m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssrl\_vi\_u8m2}{vssrl\_vi\_u8m2}}
{\footnotesize\ttfamily \#define vssrl\+\_\+vi\+\_\+u8m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssrl\_vi\_u8m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a67e117b1bb265f51fac7babd8aac2535}\label{riscv__vector_8h_a67e117b1bb265f51fac7babd8aac2535}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssrl\_vi\_u8m2\_m@{vssrl\_vi\_u8m2\_m}}
\index{vssrl\_vi\_u8m2\_m@{vssrl\_vi\_u8m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssrl\_vi\_u8m2\_m}{vssrl\_vi\_u8m2\_m}}
{\footnotesize\ttfamily \#define vssrl\+\_\+vi\+\_\+u8m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssrl\_vi\_u8m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_af856fc086b8b4e332ee0d42a1949c12f}\label{riscv__vector_8h_af856fc086b8b4e332ee0d42a1949c12f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssrl\_vi\_u8m4@{vssrl\_vi\_u8m4}}
\index{vssrl\_vi\_u8m4@{vssrl\_vi\_u8m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssrl\_vi\_u8m4}{vssrl\_vi\_u8m4}}
{\footnotesize\ttfamily \#define vssrl\+\_\+vi\+\_\+u8m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssrl\_vi\_u8m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ac99b2d8743210805f320add166e17773}\label{riscv__vector_8h_ac99b2d8743210805f320add166e17773}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssrl\_vi\_u8m4\_m@{vssrl\_vi\_u8m4\_m}}
\index{vssrl\_vi\_u8m4\_m@{vssrl\_vi\_u8m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssrl\_vi\_u8m4\_m}{vssrl\_vi\_u8m4\_m}}
{\footnotesize\ttfamily \#define vssrl\+\_\+vi\+\_\+u8m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssrl\_vi\_u8m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a1ecdb396b82bf6b055e1039812db9838}\label{riscv__vector_8h_a1ecdb396b82bf6b055e1039812db9838}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssrl\_vi\_u8m8@{vssrl\_vi\_u8m8}}
\index{vssrl\_vi\_u8m8@{vssrl\_vi\_u8m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssrl\_vi\_u8m8}{vssrl\_vi\_u8m8}}
{\footnotesize\ttfamily \#define vssrl\+\_\+vi\+\_\+u8m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssrl\_vi\_u8m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a6db1d1259298a17e2229963a720a1e86}\label{riscv__vector_8h_a6db1d1259298a17e2229963a720a1e86}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssrl\_vi\_u8m8\_m@{vssrl\_vi\_u8m8\_m}}
\index{vssrl\_vi\_u8m8\_m@{vssrl\_vi\_u8m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssrl\_vi\_u8m8\_m}{vssrl\_vi\_u8m8\_m}}
{\footnotesize\ttfamily \#define vssrl\+\_\+vi\+\_\+u8m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{    \_\_extension\_\_ (\{\(\backslash\)}
\DoxyCodeLine{    vuint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{    \_\_ret = \_\_builtin\_riscv\_vssrl\_vi\_u8m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{    \_\_ret;\(\backslash\)}
\DoxyCodeLine{\})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a0ee41bf8a750c02b96a0eb17651f182b}\label{riscv__vector_8h_a0ee41bf8a750c02b96a0eb17651f182b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vi\_i16m1@{vxor\_vi\_i16m1}}
\index{vxor\_vi\_i16m1@{vxor\_vi\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vi\_i16m1}{vxor\_vi\_i16m1}}
{\footnotesize\ttfamily \#define vxor\+\_\+vi\+\_\+i16m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vxor\_vi\_i16m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vxor\+\_\+vi\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vxor.\+vi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_a44479895d6081e70ca2f25f18e28c5fe}\label{riscv__vector_8h_a44479895d6081e70ca2f25f18e28c5fe}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vi\_i16m1\_m@{vxor\_vi\_i16m1\_m}}
\index{vxor\_vi\_i16m1\_m@{vxor\_vi\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vi\_i16m1\_m}{vxor\_vi\_i16m1\_m}}
{\footnotesize\ttfamily \#define vxor\+\_\+vi\+\_\+i16m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vxor\_vi\_i16m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vxor\+\_\+vi\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vxor.\+vi vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_a340544d4ebd041eb94107fe1e9c3f61b}\label{riscv__vector_8h_a340544d4ebd041eb94107fe1e9c3f61b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vi\_i16m2@{vxor\_vi\_i16m2}}
\index{vxor\_vi\_i16m2@{vxor\_vi\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vi\_i16m2}{vxor\_vi\_i16m2}}
{\footnotesize\ttfamily \#define vxor\+\_\+vi\+\_\+i16m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vxor\_vi\_i16m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a60001168de6fc3a3aeb96631128bf2fc}\label{riscv__vector_8h_a60001168de6fc3a3aeb96631128bf2fc}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vi\_i16m2\_m@{vxor\_vi\_i16m2\_m}}
\index{vxor\_vi\_i16m2\_m@{vxor\_vi\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vi\_i16m2\_m}{vxor\_vi\_i16m2\_m}}
{\footnotesize\ttfamily \#define vxor\+\_\+vi\+\_\+i16m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vxor\_vi\_i16m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a6772e796d8ffbe1838ca960de1cdd9c0}\label{riscv__vector_8h_a6772e796d8ffbe1838ca960de1cdd9c0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vi\_i16m4@{vxor\_vi\_i16m4}}
\index{vxor\_vi\_i16m4@{vxor\_vi\_i16m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vi\_i16m4}{vxor\_vi\_i16m4}}
{\footnotesize\ttfamily \#define vxor\+\_\+vi\+\_\+i16m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vxor\_vi\_i16m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a96549d2e77453c259fbd0c63cb07eaea}\label{riscv__vector_8h_a96549d2e77453c259fbd0c63cb07eaea}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vi\_i16m4\_m@{vxor\_vi\_i16m4\_m}}
\index{vxor\_vi\_i16m4\_m@{vxor\_vi\_i16m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vi\_i16m4\_m}{vxor\_vi\_i16m4\_m}}
{\footnotesize\ttfamily \#define vxor\+\_\+vi\+\_\+i16m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vxor\_vi\_i16m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_af25319b94f5119bf980c2dd617199401}\label{riscv__vector_8h_af25319b94f5119bf980c2dd617199401}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vi\_i16m8@{vxor\_vi\_i16m8}}
\index{vxor\_vi\_i16m8@{vxor\_vi\_i16m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vi\_i16m8}{vxor\_vi\_i16m8}}
{\footnotesize\ttfamily \#define vxor\+\_\+vi\+\_\+i16m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vxor\_vi\_i16m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a6d8fc3716119e0a5aa3c36cd394fe798}\label{riscv__vector_8h_a6d8fc3716119e0a5aa3c36cd394fe798}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vi\_i16m8\_m@{vxor\_vi\_i16m8\_m}}
\index{vxor\_vi\_i16m8\_m@{vxor\_vi\_i16m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vi\_i16m8\_m}{vxor\_vi\_i16m8\_m}}
{\footnotesize\ttfamily \#define vxor\+\_\+vi\+\_\+i16m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint16m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vxor\_vi\_i16m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a815dc21e9e334786f050c2fbab8f575b}\label{riscv__vector_8h_a815dc21e9e334786f050c2fbab8f575b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vi\_i32m1@{vxor\_vi\_i32m1}}
\index{vxor\_vi\_i32m1@{vxor\_vi\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vi\_i32m1}{vxor\_vi\_i32m1}}
{\footnotesize\ttfamily \#define vxor\+\_\+vi\+\_\+i32m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vxor\_vi\_i32m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vxor\+\_\+vi\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vxor.\+vi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_a33268c0a0b613b1c73cc05885d38a1e6}\label{riscv__vector_8h_a33268c0a0b613b1c73cc05885d38a1e6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vi\_i32m1\_m@{vxor\_vi\_i32m1\_m}}
\index{vxor\_vi\_i32m1\_m@{vxor\_vi\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vi\_i32m1\_m}{vxor\_vi\_i32m1\_m}}
{\footnotesize\ttfamily \#define vxor\+\_\+vi\+\_\+i32m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vxor\_vi\_i32m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vxor\+\_\+vi\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vxor.\+vi vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_aed33f34b0adbdf38ba287c8fcb4ca512}\label{riscv__vector_8h_aed33f34b0adbdf38ba287c8fcb4ca512}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vi\_i32m2@{vxor\_vi\_i32m2}}
\index{vxor\_vi\_i32m2@{vxor\_vi\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vi\_i32m2}{vxor\_vi\_i32m2}}
{\footnotesize\ttfamily \#define vxor\+\_\+vi\+\_\+i32m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vxor\_vi\_i32m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a1502c8484428a8f7da0c4ebf6b8bd6ee}\label{riscv__vector_8h_a1502c8484428a8f7da0c4ebf6b8bd6ee}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vi\_i32m2\_m@{vxor\_vi\_i32m2\_m}}
\index{vxor\_vi\_i32m2\_m@{vxor\_vi\_i32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vi\_i32m2\_m}{vxor\_vi\_i32m2\_m}}
{\footnotesize\ttfamily \#define vxor\+\_\+vi\+\_\+i32m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vxor\_vi\_i32m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a4ba65996b88c54d3149c04b6bb687457}\label{riscv__vector_8h_a4ba65996b88c54d3149c04b6bb687457}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vi\_i32m4@{vxor\_vi\_i32m4}}
\index{vxor\_vi\_i32m4@{vxor\_vi\_i32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vi\_i32m4}{vxor\_vi\_i32m4}}
{\footnotesize\ttfamily \#define vxor\+\_\+vi\+\_\+i32m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vxor\_vi\_i32m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a449f48c7f510e66e4366f07c3ed00567}\label{riscv__vector_8h_a449f48c7f510e66e4366f07c3ed00567}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vi\_i32m4\_m@{vxor\_vi\_i32m4\_m}}
\index{vxor\_vi\_i32m4\_m@{vxor\_vi\_i32m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vi\_i32m4\_m}{vxor\_vi\_i32m4\_m}}
{\footnotesize\ttfamily \#define vxor\+\_\+vi\+\_\+i32m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vxor\_vi\_i32m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a33dadb7f6e814a02905faa8bda6f126d}\label{riscv__vector_8h_a33dadb7f6e814a02905faa8bda6f126d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vi\_i32m8@{vxor\_vi\_i32m8}}
\index{vxor\_vi\_i32m8@{vxor\_vi\_i32m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vi\_i32m8}{vxor\_vi\_i32m8}}
{\footnotesize\ttfamily \#define vxor\+\_\+vi\+\_\+i32m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vxor\_vi\_i32m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a12e3fb024028ae8e27d33f43fe6939bf}\label{riscv__vector_8h_a12e3fb024028ae8e27d33f43fe6939bf}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vi\_i32m8\_m@{vxor\_vi\_i32m8\_m}}
\index{vxor\_vi\_i32m8\_m@{vxor\_vi\_i32m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vi\_i32m8\_m}{vxor\_vi\_i32m8\_m}}
{\footnotesize\ttfamily \#define vxor\+\_\+vi\+\_\+i32m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint32m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vxor\_vi\_i32m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a27cf1b214e448f70c232d3968ab929cf}\label{riscv__vector_8h_a27cf1b214e448f70c232d3968ab929cf}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vi\_i8m1@{vxor\_vi\_i8m1}}
\index{vxor\_vi\_i8m1@{vxor\_vi\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vi\_i8m1}{vxor\_vi\_i8m1}}
{\footnotesize\ttfamily \#define vxor\+\_\+vi\+\_\+i8m1(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vxor\_vi\_i8m1(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vxor\+\_\+vi\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vxor.\+vi vd, vs2, imm \mbox{\Hypertarget{riscv__vector_8h_a0bbc3327ed045ac27cf3842cd6a70e4c}\label{riscv__vector_8h_a0bbc3327ed045ac27cf3842cd6a70e4c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vi\_i8m1\_m@{vxor\_vi\_i8m1\_m}}
\index{vxor\_vi\_i8m1\_m@{vxor\_vi\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vi\_i8m1\_m}{vxor\_vi\_i8m1\_m}}
{\footnotesize\ttfamily \#define vxor\+\_\+vi\+\_\+i8m1\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m1\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vxor\_vi\_i8m1\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vxor\+\_\+vi\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: imm \mbox{[}-\/16,15\mbox{]} ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vxor.\+vi vd, vs2, imm, vm \mbox{\Hypertarget{riscv__vector_8h_abd58ed4a6c4913ec3b8c66a9e4f0c2f2}\label{riscv__vector_8h_abd58ed4a6c4913ec3b8c66a9e4f0c2f2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vi\_i8m2@{vxor\_vi\_i8m2}}
\index{vxor\_vi\_i8m2@{vxor\_vi\_i8m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vi\_i8m2}{vxor\_vi\_i8m2}}
{\footnotesize\ttfamily \#define vxor\+\_\+vi\+\_\+i8m2(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vxor\_vi\_i8m2(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aea48b38809e76739f99bcc9697ecc5ce}\label{riscv__vector_8h_aea48b38809e76739f99bcc9697ecc5ce}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vi\_i8m2\_m@{vxor\_vi\_i8m2\_m}}
\index{vxor\_vi\_i8m2\_m@{vxor\_vi\_i8m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vi\_i8m2\_m}{vxor\_vi\_i8m2\_m}}
{\footnotesize\ttfamily \#define vxor\+\_\+vi\+\_\+i8m2\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m2\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vxor\_vi\_i8m2\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_adf845f295b733cf17437256c1fd4e454}\label{riscv__vector_8h_adf845f295b733cf17437256c1fd4e454}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vi\_i8m4@{vxor\_vi\_i8m4}}
\index{vxor\_vi\_i8m4@{vxor\_vi\_i8m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vi\_i8m4}{vxor\_vi\_i8m4}}
{\footnotesize\ttfamily \#define vxor\+\_\+vi\+\_\+i8m4(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vxor\_vi\_i8m4(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_a9b6face6da90b3959783aede21a37090}\label{riscv__vector_8h_a9b6face6da90b3959783aede21a37090}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vi\_i8m4\_m@{vxor\_vi\_i8m4\_m}}
\index{vxor\_vi\_i8m4\_m@{vxor\_vi\_i8m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vi\_i8m4\_m}{vxor\_vi\_i8m4\_m}}
{\footnotesize\ttfamily \#define vxor\+\_\+vi\+\_\+i8m4\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m4\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vxor\_vi\_i8m4\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_aa5404444a53fdfea13ad57a301623ed6}\label{riscv__vector_8h_aa5404444a53fdfea13ad57a301623ed6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vi\_i8m8@{vxor\_vi\_i8m8}}
\index{vxor\_vi\_i8m8@{vxor\_vi\_i8m8}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vi\_i8m8}{vxor\_vi\_i8m8}}
{\footnotesize\ttfamily \#define vxor\+\_\+vi\+\_\+i8m8(\begin{DoxyParamCaption}\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vxor\_vi\_i8m8(op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}
\mbox{\Hypertarget{riscv__vector_8h_ac7cfd0737e5ee7cf655dcc8709123a99}\label{riscv__vector_8h_ac7cfd0737e5ee7cf655dcc8709123a99}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vi\_i8m8\_m@{vxor\_vi\_i8m8\_m}}
\index{vxor\_vi\_i8m8\_m@{vxor\_vi\_i8m8\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vi\_i8m8\_m}{vxor\_vi\_i8m8\_m}}
{\footnotesize\ttfamily \#define vxor\+\_\+vi\+\_\+i8m8\+\_\+m(\begin{DoxyParamCaption}\item[{}]{mask,  }\item[{}]{op1,  }\item[{}]{op2 }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{        \_\_extension\_\_(\{\(\backslash\)}
\DoxyCodeLine{        vint8m8\_t \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \_\_ret = \_\_builtin\_riscv\_vxor\_vi\_i8m8\_m(mask,op1,op2);\(\backslash\)}
\DoxyCodeLine{        \_\_ret;\(\backslash\)}
\DoxyCodeLine{        \})}

\end{DoxyCode}


\doxysubsection{函数说明}
\mbox{\Hypertarget{riscv__vector_8h_a03806c1979f5cc63ef207065b5170f77}\label{riscv__vector_8h_a03806c1979f5cc63ef207065b5170f77}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vaadd\_vv\_i16m1@{vaadd\_vv\_i16m1}}
\index{vaadd\_vv\_i16m1@{vaadd\_vv\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vaadd\_vv\_i16m1()}{vaadd\_vv\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vaadd\+\_\+vv\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions

{\bfseries{vaadd\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vaadd.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a8219b20bbbf74d118e96ef46f29622e9}\label{riscv__vector_8h_a8219b20bbbf74d118e96ef46f29622e9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vaadd\_vv\_i16m1\_m@{vaadd\_vv\_i16m1\_m}}
\index{vaadd\_vv\_i16m1\_m@{vaadd\_vv\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vaadd\_vv\_i16m1\_m()}{vaadd\_vv\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vaadd\+\_\+vv\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions (带掩码)

{\bfseries{vaadd\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vaadd.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a0f5c25f0c0d6537e8ff99fa89c5def94}\label{riscv__vector_8h_a0f5c25f0c0d6537e8ff99fa89c5def94}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vaadd\_vv\_i32m1@{vaadd\_vv\_i32m1}}
\index{vaadd\_vv\_i32m1@{vaadd\_vv\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vaadd\_vv\_i32m1()}{vaadd\_vv\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vaadd\+\_\+vv\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions

{\bfseries{vaadd\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vaadd.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ac6f738b79d61616098fc6e403cefdeba}\label{riscv__vector_8h_ac6f738b79d61616098fc6e403cefdeba}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vaadd\_vv\_i32m1\_m@{vaadd\_vv\_i32m1\_m}}
\index{vaadd\_vv\_i32m1\_m@{vaadd\_vv\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vaadd\_vv\_i32m1\_m()}{vaadd\_vv\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vaadd\+\_\+vv\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions (带掩码)

{\bfseries{vaadd\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vaadd.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a789dc1944e4685205a41f1c7792a9997}\label{riscv__vector_8h_a789dc1944e4685205a41f1c7792a9997}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vaadd\_vv\_i8m1@{vaadd\_vv\_i8m1}}
\index{vaadd\_vv\_i8m1@{vaadd\_vv\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vaadd\_vv\_i8m1()}{vaadd\_vv\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vaadd\+\_\+vv\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions

{\bfseries{vaadd\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vaadd.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a3afe7b54e2f8916491e599cb017963f6}\label{riscv__vector_8h_a3afe7b54e2f8916491e599cb017963f6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vaadd\_vv\_i8m1\_m@{vaadd\_vv\_i8m1\_m}}
\index{vaadd\_vv\_i8m1\_m@{vaadd\_vv\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vaadd\_vv\_i8m1\_m()}{vaadd\_vv\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vaadd\+\_\+vv\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions (带掩码)

{\bfseries{vaadd\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vaadd.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ace70f4a765689ce82b8988e962ecdaa9}\label{riscv__vector_8h_ace70f4a765689ce82b8988e962ecdaa9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vaadd\_vx\_i16m1@{vaadd\_vx\_i16m1}}
\index{vaadd\_vx\_i16m1@{vaadd\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vaadd\_vx\_i16m1()}{vaadd\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vaadd\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions

{\bfseries{vaadd\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vaadd.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a199444867595cdd7f834a30a8894aa2b}\label{riscv__vector_8h_a199444867595cdd7f834a30a8894aa2b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vaadd\_vx\_i16m1\_m@{vaadd\_vx\_i16m1\_m}}
\index{vaadd\_vx\_i16m1\_m@{vaadd\_vx\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vaadd\_vx\_i16m1\_m()}{vaadd\_vx\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vaadd\+\_\+vx\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions (带掩码)

{\bfseries{vaadd\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vaadd.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_aa880e0ce271e83ea08aa66115d7dd033}\label{riscv__vector_8h_aa880e0ce271e83ea08aa66115d7dd033}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vaadd\_vx\_i32m1@{vaadd\_vx\_i32m1}}
\index{vaadd\_vx\_i32m1@{vaadd\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vaadd\_vx\_i32m1()}{vaadd\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vaadd\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions

{\bfseries{vaadd\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vaadd.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a40e67e252b78e5441bc6ac259be239ed}\label{riscv__vector_8h_a40e67e252b78e5441bc6ac259be239ed}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vaadd\_vx\_i32m1\_m@{vaadd\_vx\_i32m1\_m}}
\index{vaadd\_vx\_i32m1\_m@{vaadd\_vx\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vaadd\_vx\_i32m1\_m()}{vaadd\_vx\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vaadd\+\_\+vx\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions (带掩码)

{\bfseries{vaadd\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vaadd.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a3047187fc493546d8a05ebde31573293}\label{riscv__vector_8h_a3047187fc493546d8a05ebde31573293}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vaadd\_vx\_i8m1@{vaadd\_vx\_i8m1}}
\index{vaadd\_vx\_i8m1@{vaadd\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vaadd\_vx\_i8m1()}{vaadd\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vaadd\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions

{\bfseries{vaadd\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vaadd.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ae5fd5f45dbfe11312e9b3e4428b68414}\label{riscv__vector_8h_ae5fd5f45dbfe11312e9b3e4428b68414}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vaadd\_vx\_i8m1\_m@{vaadd\_vx\_i8m1\_m}}
\index{vaadd\_vx\_i8m1\_m@{vaadd\_vx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vaadd\_vx\_i8m1\_m()}{vaadd\_vx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vaadd\+\_\+vx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions (带掩码)

{\bfseries{vaadd\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vaadd.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_af57db902596fabfb0da1bf33fd3dcfbc}\label{riscv__vector_8h_af57db902596fabfb0da1bf33fd3dcfbc}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vaaddu\_vv\_u16m1@{vaaddu\_vv\_u16m1}}
\index{vaaddu\_vv\_u16m1@{vaaddu\_vv\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vaaddu\_vv\_u16m1()}{vaaddu\_vv\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vaaddu\+\_\+vv\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions

{\bfseries{vaaddu\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vaaddu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_af7222a8f9d035a9b702bb87424873150}\label{riscv__vector_8h_af7222a8f9d035a9b702bb87424873150}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vaaddu\_vv\_u16m1\_m@{vaaddu\_vv\_u16m1\_m}}
\index{vaaddu\_vv\_u16m1\_m@{vaaddu\_vv\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vaaddu\_vv\_u16m1\_m()}{vaaddu\_vv\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vaaddu\+\_\+vv\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions (带掩码)

{\bfseries{vaaddu\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vaaddu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a975198772bc986deeb1da16ab1389e2d}\label{riscv__vector_8h_a975198772bc986deeb1da16ab1389e2d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vaaddu\_vv\_u32m1@{vaaddu\_vv\_u32m1}}
\index{vaaddu\_vv\_u32m1@{vaaddu\_vv\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vaaddu\_vv\_u32m1()}{vaaddu\_vv\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vaaddu\+\_\+vv\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions

{\bfseries{vaaddu\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vaaddu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a4524c0ebdeea944663b781f13a069b58}\label{riscv__vector_8h_a4524c0ebdeea944663b781f13a069b58}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vaaddu\_vv\_u32m1\_m@{vaaddu\_vv\_u32m1\_m}}
\index{vaaddu\_vv\_u32m1\_m@{vaaddu\_vv\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vaaddu\_vv\_u32m1\_m()}{vaaddu\_vv\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vaaddu\+\_\+vv\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions (带掩码)

{\bfseries{vaaddu\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vaaddu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_acad9bbd8ad0fec29ad376e9781349de7}\label{riscv__vector_8h_acad9bbd8ad0fec29ad376e9781349de7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vaaddu\_vv\_u8m1@{vaaddu\_vv\_u8m1}}
\index{vaaddu\_vv\_u8m1@{vaaddu\_vv\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vaaddu\_vv\_u8m1()}{vaaddu\_vv\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vaaddu\+\_\+vv\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions

{\bfseries{vaaddu\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vaaddu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_aae18186c4ebea5fa52661195877c98ed}\label{riscv__vector_8h_aae18186c4ebea5fa52661195877c98ed}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vaaddu\_vv\_u8m1\_m@{vaaddu\_vv\_u8m1\_m}}
\index{vaaddu\_vv\_u8m1\_m@{vaaddu\_vv\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vaaddu\_vv\_u8m1\_m()}{vaaddu\_vv\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vaaddu\+\_\+vv\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions (带掩码)

{\bfseries{vaaddu\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vaaddu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a3d0479b0d410a8bc2cae167f7ad51ddb}\label{riscv__vector_8h_a3d0479b0d410a8bc2cae167f7ad51ddb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vaaddu\_vx\_u16m1@{vaaddu\_vx\_u16m1}}
\index{vaaddu\_vx\_u16m1@{vaaddu\_vx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vaaddu\_vx\_u16m1()}{vaaddu\_vx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vaaddu\+\_\+vx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions

{\bfseries{vaaddu\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vaaddu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a998a171dc194cac9e1972ae04882685d}\label{riscv__vector_8h_a998a171dc194cac9e1972ae04882685d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vaaddu\_vx\_u16m1\_m@{vaaddu\_vx\_u16m1\_m}}
\index{vaaddu\_vx\_u16m1\_m@{vaaddu\_vx\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vaaddu\_vx\_u16m1\_m()}{vaaddu\_vx\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vaaddu\+\_\+vx\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions (带掩码)

{\bfseries{vaaddu\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vaaddu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a29f11d223a781a8663a878b570c77276}\label{riscv__vector_8h_a29f11d223a781a8663a878b570c77276}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vaaddu\_vx\_u32m1@{vaaddu\_vx\_u32m1}}
\index{vaaddu\_vx\_u32m1@{vaaddu\_vx\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vaaddu\_vx\_u32m1()}{vaaddu\_vx\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vaaddu\+\_\+vx\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions

{\bfseries{vaaddu\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vaaddu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_aa16e539cd0777259b40d8f7f4b38840c}\label{riscv__vector_8h_aa16e539cd0777259b40d8f7f4b38840c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vaaddu\_vx\_u32m1\_m@{vaaddu\_vx\_u32m1\_m}}
\index{vaaddu\_vx\_u32m1\_m@{vaaddu\_vx\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vaaddu\_vx\_u32m1\_m()}{vaaddu\_vx\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vaaddu\+\_\+vx\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions (带掩码)

{\bfseries{vaaddu\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vaaddu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a4d1cf5aa23367fcd893091db91e00c37}\label{riscv__vector_8h_a4d1cf5aa23367fcd893091db91e00c37}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vaaddu\_vx\_u8m1@{vaaddu\_vx\_u8m1}}
\index{vaaddu\_vx\_u8m1@{vaaddu\_vx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vaaddu\_vx\_u8m1()}{vaaddu\_vx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vaaddu\+\_\+vx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions

{\bfseries{vaaddu\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vaaddu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a8fae4be48ea2dd1e5e6cb76200f6a5db}\label{riscv__vector_8h_a8fae4be48ea2dd1e5e6cb76200f6a5db}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vaaddu\_vx\_u8m1\_m@{vaaddu\_vx\_u8m1\_m}}
\index{vaaddu\_vx\_u8m1\_m@{vaaddu\_vx\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vaaddu\_vx\_u8m1\_m()}{vaaddu\_vx\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vaaddu\+\_\+vx\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions (带掩码)

{\bfseries{vaaddu\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vaaddu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_afab5bfe2920625bb7dd8a47bc3eba1b6}\label{riscv__vector_8h_afab5bfe2920625bb7dd8a47bc3eba1b6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadc\_vvm\_i16m1@{vadc\_vvm\_i16m1}}
\index{vadc\_vvm\_i16m1@{vadc\_vvm\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadc\_vvm\_i16m1()}{vadc\_vvm\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vadc\+\_\+vvm\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{carryin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} sum with carry

{\bfseries{vadc\+\_\+vvm\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadc.\+vvm vd, vs2, vs1, v0 \mbox{\Hypertarget{riscv__vector_8h_ad12ed1e0dc45caaef193d7f31636d7d5}\label{riscv__vector_8h_ad12ed1e0dc45caaef193d7f31636d7d5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadc\_vvm\_i32m1@{vadc\_vvm\_i32m1}}
\index{vadc\_vvm\_i32m1@{vadc\_vvm\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadc\_vvm\_i32m1()}{vadc\_vvm\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vadc\+\_\+vvm\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{carryin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} sum with carry

{\bfseries{vadc\+\_\+vvm\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadc.\+vvm vd, vs2, vs1, v0 \mbox{\Hypertarget{riscv__vector_8h_a70a8467ac31f013080ff82933071c585}\label{riscv__vector_8h_a70a8467ac31f013080ff82933071c585}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadc\_vvm\_i8m1@{vadc\_vvm\_i8m1}}
\index{vadc\_vvm\_i8m1@{vadc\_vvm\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadc\_vvm\_i8m1()}{vadc\_vvm\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vadc\+\_\+vvm\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{carryin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} sum with carry

{\bfseries{vadc\+\_\+vvm\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadc.\+vvm vd, vs2, vs1, v0 \mbox{\Hypertarget{riscv__vector_8h_afb4d9164824313a78c99da141a4ad844}\label{riscv__vector_8h_afb4d9164824313a78c99da141a4ad844}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadc\_vvm\_u16m1@{vadc\_vvm\_u16m1}}
\index{vadc\_vvm\_u16m1@{vadc\_vvm\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadc\_vvm\_u16m1()}{vadc\_vvm\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vadc\+\_\+vvm\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{carryin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} sum with carry

{\bfseries{vadc\+\_\+vvm\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadc.\+vvm vd, vs2, vs1, v0 \mbox{\Hypertarget{riscv__vector_8h_a51dc5241d204ce4597362e79cf18a701}\label{riscv__vector_8h_a51dc5241d204ce4597362e79cf18a701}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadc\_vvm\_u32m1@{vadc\_vvm\_u32m1}}
\index{vadc\_vvm\_u32m1@{vadc\_vvm\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadc\_vvm\_u32m1()}{vadc\_vvm\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vadc\+\_\+vvm\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{carryin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} sum with carry

{\bfseries{vadc\+\_\+vvm\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadc.\+vvm vd, vs2, vs1, v0 \mbox{\Hypertarget{riscv__vector_8h_ae52616b18e254e41d0075c7cbec58059}\label{riscv__vector_8h_ae52616b18e254e41d0075c7cbec58059}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadc\_vvm\_u8m1@{vadc\_vvm\_u8m1}}
\index{vadc\_vvm\_u8m1@{vadc\_vvm\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadc\_vvm\_u8m1()}{vadc\_vvm\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vadc\+\_\+vvm\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{carryin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} sum with carry

{\bfseries{vadc\+\_\+vvm\+\_\+u8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadc.\+vvm vd, vs2, vs1, v0 \mbox{\Hypertarget{riscv__vector_8h_a195d21272486347c239c3ec04648319b}\label{riscv__vector_8h_a195d21272486347c239c3ec04648319b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadc\_vxm\_i16m1@{vadc\_vxm\_i16m1}}
\index{vadc\_vxm\_i16m1@{vadc\_vxm\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadc\_vxm\_i16m1()}{vadc\_vxm\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vadc\+\_\+vxm\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{carryin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} sum with carry

{\bfseries{vadc\+\_\+vxm\+\_\+i16}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadc.\+vxm vd, vs2, rs1, v0 \mbox{\Hypertarget{riscv__vector_8h_a59301b8b3d7ce509db7dba77d6492dd7}\label{riscv__vector_8h_a59301b8b3d7ce509db7dba77d6492dd7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadc\_vxm\_i32m1@{vadc\_vxm\_i32m1}}
\index{vadc\_vxm\_i32m1@{vadc\_vxm\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadc\_vxm\_i32m1()}{vadc\_vxm\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vadc\+\_\+vxm\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{carryin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} sum with carry

{\bfseries{vadc\+\_\+vxm\+\_\+i8}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadc.\+vxm vd, vs2, rs1, v0 \mbox{\Hypertarget{riscv__vector_8h_a395688c0790e75969df35475a71d7da1}\label{riscv__vector_8h_a395688c0790e75969df35475a71d7da1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadc\_vxm\_i8m1@{vadc\_vxm\_i8m1}}
\index{vadc\_vxm\_i8m1@{vadc\_vxm\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadc\_vxm\_i8m1()}{vadc\_vxm\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vadc\+\_\+vxm\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{carryin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} sum with carry

{\bfseries{vadc\+\_\+vxm\+\_\+i8}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadc.\+vxm vd, vs2, rs1, v0 \mbox{\Hypertarget{riscv__vector_8h_a4a788c16c2f1c49c2def344b6faac4d4}\label{riscv__vector_8h_a4a788c16c2f1c49c2def344b6faac4d4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadc\_vxm\_u16m1@{vadc\_vxm\_u16m1}}
\index{vadc\_vxm\_u16m1@{vadc\_vxm\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadc\_vxm\_u16m1()}{vadc\_vxm\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vadc\+\_\+vxm\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{carryin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} sum with carry

{\bfseries{vadc\+\_\+vxm\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadc.\+vxm vd, vs2, rs1, v0 \mbox{\Hypertarget{riscv__vector_8h_a24ba79b75757ef80182c429f69f5568b}\label{riscv__vector_8h_a24ba79b75757ef80182c429f69f5568b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadc\_vxm\_u32m1@{vadc\_vxm\_u32m1}}
\index{vadc\_vxm\_u32m1@{vadc\_vxm\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadc\_vxm\_u32m1()}{vadc\_vxm\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vadc\+\_\+vxm\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{carryin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} sum with carry

{\bfseries{vadc\+\_\+vxm\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadc.\+vxm vd, vs2, rs1, v0 \mbox{\Hypertarget{riscv__vector_8h_a32a09edc5506c3d898b40821635aa74b}\label{riscv__vector_8h_a32a09edc5506c3d898b40821635aa74b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadc\_vxm\_u8m1@{vadc\_vxm\_u8m1}}
\index{vadc\_vxm\_u8m1@{vadc\_vxm\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadc\_vxm\_u8m1()}{vadc\_vxm\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vadc\+\_\+vxm\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{carryin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} sum with carry

{\bfseries{vadc\+\_\+vxm\+\_\+u8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadc.\+vxm vd, vs2, rs1, v0 \mbox{\Hypertarget{riscv__vector_8h_ae48b1f8aca3c10f634efbab5b4a3eb07}\label{riscv__vector_8h_ae48b1f8aca3c10f634efbab5b4a3eb07}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vv\_i16m1@{vadd\_vv\_i16m1}}
\index{vadd\_vv\_i16m1@{vadd\_vv\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vv\_i16m1()}{vadd\_vv\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vadd\+\_\+vv\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} adds

{\bfseries{vadd\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadd.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a86d411bcb5e5c783068dd89d5fba7def}\label{riscv__vector_8h_a86d411bcb5e5c783068dd89d5fba7def}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vv\_i16m1\_m@{vadd\_vv\_i16m1\_m}}
\index{vadd\_vv\_i16m1\_m@{vadd\_vv\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vv\_i16m1\_m()}{vadd\_vv\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vadd\+\_\+vv\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} adds(带掩码)

{\bfseries{vadd\+\_\+vv\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值： vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadd.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a145e38be28a0a8b6a068cff6f4f35ba8}\label{riscv__vector_8h_a145e38be28a0a8b6a068cff6f4f35ba8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vv\_i32m1@{vadd\_vv\_i32m1}}
\index{vadd\_vv\_i32m1@{vadd\_vv\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vv\_i32m1()}{vadd\_vv\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vadd\+\_\+vv\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} adds

{\bfseries{vadd\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadd.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a61b677eed41807725a4fed2262c00f4a}\label{riscv__vector_8h_a61b677eed41807725a4fed2262c00f4a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vv\_i32m1\_m@{vadd\_vv\_i32m1\_m}}
\index{vadd\_vv\_i32m1\_m@{vadd\_vv\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vv\_i32m1\_m()}{vadd\_vv\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vadd\+\_\+vv\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} adds(带掩码)

{\bfseries{vadd\+\_\+vv\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值： vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadd.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a4ed3cf818851b078411dba59eac0a049}\label{riscv__vector_8h_a4ed3cf818851b078411dba59eac0a049}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vv\_i8m1@{vadd\_vv\_i8m1}}
\index{vadd\_vv\_i8m1@{vadd\_vv\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vv\_i8m1()}{vadd\_vv\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vadd\+\_\+vv\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} adds

{\bfseries{vadd\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadd.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a6b5892a7485a8cc779491309905e3c27}\label{riscv__vector_8h_a6b5892a7485a8cc779491309905e3c27}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vv\_i8m1\_m@{vadd\_vv\_i8m1\_m}}
\index{vadd\_vv\_i8m1\_m@{vadd\_vv\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vv\_i8m1\_m()}{vadd\_vv\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vadd\+\_\+vv\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} adds(带掩码)

{\bfseries{vadd\+\_\+vv\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值： vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值： vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值： vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值： vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadd.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_afd4a9c1fcbd8eba24a405a1b7b75c8d4}\label{riscv__vector_8h_afd4a9c1fcbd8eba24a405a1b7b75c8d4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vv\_u16m1@{vadd\_vv\_u16m1}}
\index{vadd\_vv\_u16m1@{vadd\_vv\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vv\_u16m1()}{vadd\_vv\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vadd\+\_\+vv\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} adds

{\bfseries{vadd\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadd.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a263f855f2241a537c157d3e7c5a9524b}\label{riscv__vector_8h_a263f855f2241a537c157d3e7c5a9524b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vv\_u16m1\_m@{vadd\_vv\_u16m1\_m}}
\index{vadd\_vv\_u16m1\_m@{vadd\_vv\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vv\_u16m1\_m()}{vadd\_vv\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vadd\+\_\+vv\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} adds(带掩码)

{\bfseries{vadd\+\_\+vv\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值： vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadd.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_adead5d90f177ed24686f54728dff5b6d}\label{riscv__vector_8h_adead5d90f177ed24686f54728dff5b6d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vv\_u32m1@{vadd\_vv\_u32m1}}
\index{vadd\_vv\_u32m1@{vadd\_vv\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vv\_u32m1()}{vadd\_vv\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vadd\+\_\+vv\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} adds

{\bfseries{vadd\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadd.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a086f4b4fbe9a2676df80e1faaee1132c}\label{riscv__vector_8h_a086f4b4fbe9a2676df80e1faaee1132c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vv\_u32m1\_m@{vadd\_vv\_u32m1\_m}}
\index{vadd\_vv\_u32m1\_m@{vadd\_vv\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vv\_u32m1\_m()}{vadd\_vv\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vadd\+\_\+vv\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} adds(带掩码)

{\bfseries{vadd\+\_\+vv\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值： vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadd.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_aa64c7d5fe29dd1df623fc2de2df9ce52}\label{riscv__vector_8h_aa64c7d5fe29dd1df623fc2de2df9ce52}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vv\_u8m1@{vadd\_vv\_u8m1}}
\index{vadd\_vv\_u8m1@{vadd\_vv\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vv\_u8m1()}{vadd\_vv\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vadd\+\_\+vv\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} adds

{\bfseries{vadd\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadd.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a40fcca71b33ae1f6cc1f2b97aff81ca5}\label{riscv__vector_8h_a40fcca71b33ae1f6cc1f2b97aff81ca5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vv\_u8m1\_m@{vadd\_vv\_u8m1\_m}}
\index{vadd\_vv\_u8m1\_m@{vadd\_vv\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vv\_u8m1\_m()}{vadd\_vv\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vadd\+\_\+vv\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} adds(带掩码)

{\bfseries{vadd\+\_\+vv\+\_\+u8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值： vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值： vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值： vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值： vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadd.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a006ce5e5507b4d2945fe20a7ee2000da}\label{riscv__vector_8h_a006ce5e5507b4d2945fe20a7ee2000da}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vx\_i16m1@{vadd\_vx\_i16m1}}
\index{vadd\_vx\_i16m1@{vadd\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vx\_i16m1()}{vadd\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vadd\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} adds

{\bfseries{vadd\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadd.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ad1982c72b410688d45804a05518c4de9}\label{riscv__vector_8h_ad1982c72b410688d45804a05518c4de9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vx\_i16m1\_m@{vadd\_vx\_i16m1\_m}}
\index{vadd\_vx\_i16m1\_m@{vadd\_vx\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vx\_i16m1\_m()}{vadd\_vx\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vadd\+\_\+vx\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} adds(带掩码)

{\bfseries{vadd\+\_\+vx\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadd.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a391e16308e1d34d62755b854ff9def74}\label{riscv__vector_8h_a391e16308e1d34d62755b854ff9def74}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vx\_i32m1@{vadd\_vx\_i32m1}}
\index{vadd\_vx\_i32m1@{vadd\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vx\_i32m1()}{vadd\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vadd\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} adds

{\bfseries{vadd\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadd.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a6ed4ec288c8f2d787f825926ff28da78}\label{riscv__vector_8h_a6ed4ec288c8f2d787f825926ff28da78}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vx\_i32m1\_m@{vadd\_vx\_i32m1\_m}}
\index{vadd\_vx\_i32m1\_m@{vadd\_vx\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vx\_i32m1\_m()}{vadd\_vx\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vadd\+\_\+vx\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} adds(带掩码)

{\bfseries{vadd\+\_\+vx\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadd.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a895c8a465add1a911080cec735071d10}\label{riscv__vector_8h_a895c8a465add1a911080cec735071d10}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vx\_i8m1@{vadd\_vx\_i8m1}}
\index{vadd\_vx\_i8m1@{vadd\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vx\_i8m1()}{vadd\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vadd\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} adds

{\bfseries{vadd\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadd.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a69e0f20e95b347980693ee3834c767ba}\label{riscv__vector_8h_a69e0f20e95b347980693ee3834c767ba}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vx\_i8m1\_m@{vadd\_vx\_i8m1\_m}}
\index{vadd\_vx\_i8m1\_m@{vadd\_vx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vx\_i8m1\_m()}{vadd\_vx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vadd\+\_\+vx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} adds(带掩码)

{\bfseries{vadd\+\_\+vx\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadd.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_ab2ca362dccaa23dea81005ca8ef01772}\label{riscv__vector_8h_ab2ca362dccaa23dea81005ca8ef01772}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vx\_u16m1@{vadd\_vx\_u16m1}}
\index{vadd\_vx\_u16m1@{vadd\_vx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vx\_u16m1()}{vadd\_vx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vadd\+\_\+vx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} adds

{\bfseries{vadd\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadd.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ab9393e469a19627ded3934a7923860da}\label{riscv__vector_8h_ab9393e469a19627ded3934a7923860da}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vx\_u16m1\_m@{vadd\_vx\_u16m1\_m}}
\index{vadd\_vx\_u16m1\_m@{vadd\_vx\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vx\_u16m1\_m()}{vadd\_vx\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vadd\+\_\+vx\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} adds(带掩码)

{\bfseries{vadd\+\_\+vx\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadd.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_ace019f462ba141ed07047c8aaebf4652}\label{riscv__vector_8h_ace019f462ba141ed07047c8aaebf4652}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vx\_u32m1@{vadd\_vx\_u32m1}}
\index{vadd\_vx\_u32m1@{vadd\_vx\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vx\_u32m1()}{vadd\_vx\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vadd\+\_\+vx\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} adds

{\bfseries{vadd\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值： vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadd.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_af669dbc82a0771964a50fc8b61d53008}\label{riscv__vector_8h_af669dbc82a0771964a50fc8b61d53008}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vx\_u32m1\_m@{vadd\_vx\_u32m1\_m}}
\index{vadd\_vx\_u32m1\_m@{vadd\_vx\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vx\_u32m1\_m()}{vadd\_vx\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vadd\+\_\+vx\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} adds(带掩码)

{\bfseries{vadd\+\_\+vx\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值： vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadd.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a21ad2978abae7b76a6dd68754af2d826}\label{riscv__vector_8h_a21ad2978abae7b76a6dd68754af2d826}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vx\_u8m1@{vadd\_vx\_u8m1}}
\index{vadd\_vx\_u8m1@{vadd\_vx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vx\_u8m1()}{vadd\_vx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vadd\+\_\+vx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} adds

{\bfseries{vadd\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadd.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a2df2ec73914e3bd387fbd5705bc246fe}\label{riscv__vector_8h_a2df2ec73914e3bd387fbd5705bc246fe}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vadd\_vx\_u8m1\_m@{vadd\_vx\_u8m1\_m}}
\index{vadd\_vx\_u8m1\_m@{vadd\_vx\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vadd\_vx\_u8m1\_m()}{vadd\_vx\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vadd\+\_\+vx\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} adds(带掩码)

{\bfseries{vadd\+\_\+vx\+\_\+u8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vadd.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a59b6db30ec56b3d79ec248c7c334266e}\label{riscv__vector_8h_a59b6db30ec56b3d79ec248c7c334266e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vv\_i16m1@{vand\_vv\_i16m1}}
\index{vand\_vv\_i16m1@{vand\_vv\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vv\_i16m1()}{vand\_vv\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vand\+\_\+vv\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vand\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vand.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a35ab21143a7493423d6ded093104adba}\label{riscv__vector_8h_a35ab21143a7493423d6ded093104adba}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vv\_i16m1\_m@{vand\_vv\_i16m1\_m}}
\index{vand\_vv\_i16m1\_m@{vand\_vv\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vv\_i16m1\_m()}{vand\_vv\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vand\+\_\+vv\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vand\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vand.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ac904b7d7432440d0619abd9ce903d09e}\label{riscv__vector_8h_ac904b7d7432440d0619abd9ce903d09e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vv\_i32m1@{vand\_vv\_i32m1}}
\index{vand\_vv\_i32m1@{vand\_vv\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vv\_i32m1()}{vand\_vv\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vand\+\_\+vv\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vand\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vand.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_addefe8dcaa3ab156e74cd7d6544b0530}\label{riscv__vector_8h_addefe8dcaa3ab156e74cd7d6544b0530}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vv\_i32m1\_m@{vand\_vv\_i32m1\_m}}
\index{vand\_vv\_i32m1\_m@{vand\_vv\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vv\_i32m1\_m()}{vand\_vv\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vand\+\_\+vv\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vand\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vand.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ac0e97cbb3d4c6ca15c1dd7605f56d950}\label{riscv__vector_8h_ac0e97cbb3d4c6ca15c1dd7605f56d950}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vv\_i8m1@{vand\_vv\_i8m1}}
\index{vand\_vv\_i8m1@{vand\_vv\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vv\_i8m1()}{vand\_vv\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vand\+\_\+vv\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vand\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vand.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a3e212254c78bb99d4682263f93f2ac71}\label{riscv__vector_8h_a3e212254c78bb99d4682263f93f2ac71}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vv\_i8m1\_m@{vand\_vv\_i8m1\_m}}
\index{vand\_vv\_i8m1\_m@{vand\_vv\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vv\_i8m1\_m()}{vand\_vv\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vand\+\_\+vv\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vand\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vand.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_aea529f7a42ef5016f0be64bc44a4ca50}\label{riscv__vector_8h_aea529f7a42ef5016f0be64bc44a4ca50}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vv\_u16m1@{vand\_vv\_u16m1}}
\index{vand\_vv\_u16m1@{vand\_vv\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vv\_u16m1()}{vand\_vv\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vand\+\_\+vv\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vand\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vand.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a49d95c396ea907cb4e33a9136265c2ba}\label{riscv__vector_8h_a49d95c396ea907cb4e33a9136265c2ba}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vv\_u16m1\_m@{vand\_vv\_u16m1\_m}}
\index{vand\_vv\_u16m1\_m@{vand\_vv\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vv\_u16m1\_m()}{vand\_vv\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vand\+\_\+vv\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vand\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vand.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a975d20d0ffffdc24bdfb6fa7688b4776}\label{riscv__vector_8h_a975d20d0ffffdc24bdfb6fa7688b4776}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vv\_u32m1@{vand\_vv\_u32m1}}
\index{vand\_vv\_u32m1@{vand\_vv\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vv\_u32m1()}{vand\_vv\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vand\+\_\+vv\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vand\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vand.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ab0ee19c1ea21724feea0cd5608afe4b5}\label{riscv__vector_8h_ab0ee19c1ea21724feea0cd5608afe4b5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vv\_u32m1\_m@{vand\_vv\_u32m1\_m}}
\index{vand\_vv\_u32m1\_m@{vand\_vv\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vv\_u32m1\_m()}{vand\_vv\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vand\+\_\+vv\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vand\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vand.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a5761d397a000b3ee98fc96e77c98e352}\label{riscv__vector_8h_a5761d397a000b3ee98fc96e77c98e352}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vv\_u8m1@{vand\_vv\_u8m1}}
\index{vand\_vv\_u8m1@{vand\_vv\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vv\_u8m1()}{vand\_vv\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vand\+\_\+vv\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vand\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vand.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_af2c92803364eacffd3d4cd933d79b6b6}\label{riscv__vector_8h_af2c92803364eacffd3d4cd933d79b6b6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vv\_u8m1\_m@{vand\_vv\_u8m1\_m}}
\index{vand\_vv\_u8m1\_m@{vand\_vv\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vv\_u8m1\_m()}{vand\_vv\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vand\+\_\+vv\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vand\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vand.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_afba56201ab0bd85bd310ac7629a19f21}\label{riscv__vector_8h_afba56201ab0bd85bd310ac7629a19f21}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vx\_i16m1@{vand\_vx\_i16m1}}
\index{vand\_vx\_i16m1@{vand\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vx\_i16m1()}{vand\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vand\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vand\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vand.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a711b762cc2000bc5fc8f0617274fe3ff}\label{riscv__vector_8h_a711b762cc2000bc5fc8f0617274fe3ff}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vx\_i16m1\_m@{vand\_vx\_i16m1\_m}}
\index{vand\_vx\_i16m1\_m@{vand\_vx\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vx\_i16m1\_m()}{vand\_vx\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vand\+\_\+vx\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vand\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vand.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a7c5f070877adfa3faa5d60ab14065776}\label{riscv__vector_8h_a7c5f070877adfa3faa5d60ab14065776}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vx\_i32m1@{vand\_vx\_i32m1}}
\index{vand\_vx\_i32m1@{vand\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vx\_i32m1()}{vand\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vand\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vand\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vand.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_aa2720128b809837179b67d54c18b01f5}\label{riscv__vector_8h_aa2720128b809837179b67d54c18b01f5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vx\_i32m1\_m@{vand\_vx\_i32m1\_m}}
\index{vand\_vx\_i32m1\_m@{vand\_vx\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vx\_i32m1\_m()}{vand\_vx\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vand\+\_\+vx\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vand\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vand.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a6e1fff5351ed6969ab1503fc68af7ef0}\label{riscv__vector_8h_a6e1fff5351ed6969ab1503fc68af7ef0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vx\_i8m1@{vand\_vx\_i8m1}}
\index{vand\_vx\_i8m1@{vand\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vx\_i8m1()}{vand\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vand\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vand\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vand.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a80aa52fba1544f85bf720b45c2df7dd8}\label{riscv__vector_8h_a80aa52fba1544f85bf720b45c2df7dd8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vx\_i8m1\_m@{vand\_vx\_i8m1\_m}}
\index{vand\_vx\_i8m1\_m@{vand\_vx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vx\_i8m1\_m()}{vand\_vx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vand\+\_\+vx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vand\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vand.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a20cd2f6756bacc57cdcd279229c04402}\label{riscv__vector_8h_a20cd2f6756bacc57cdcd279229c04402}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vx\_u16m1@{vand\_vx\_u16m1}}
\index{vand\_vx\_u16m1@{vand\_vx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vx\_u16m1()}{vand\_vx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vand\+\_\+vx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vand\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vand.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_aeb0061b961ce9ee52f66ceb319b392c6}\label{riscv__vector_8h_aeb0061b961ce9ee52f66ceb319b392c6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vx\_u16m1\_m@{vand\_vx\_u16m1\_m}}
\index{vand\_vx\_u16m1\_m@{vand\_vx\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vx\_u16m1\_m()}{vand\_vx\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vand\+\_\+vx\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vand\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vand.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a26b2e17eeebfa330926ab33b23c048ec}\label{riscv__vector_8h_a26b2e17eeebfa330926ab33b23c048ec}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vx\_u32m1@{vand\_vx\_u32m1}}
\index{vand\_vx\_u32m1@{vand\_vx\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vx\_u32m1()}{vand\_vx\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vand\+\_\+vx\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vand\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vand.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_aca96169c44f69d9d64ae42f1e69051b7}\label{riscv__vector_8h_aca96169c44f69d9d64ae42f1e69051b7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vx\_u32m1\_m@{vand\_vx\_u32m1\_m}}
\index{vand\_vx\_u32m1\_m@{vand\_vx\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vx\_u32m1\_m()}{vand\_vx\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vand\+\_\+vx\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vand\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vand.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_adcbf82e5922655501d7aa51d77c9cc12}\label{riscv__vector_8h_adcbf82e5922655501d7aa51d77c9cc12}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vx\_u8m1@{vand\_vx\_u8m1}}
\index{vand\_vx\_u8m1@{vand\_vx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vx\_u8m1()}{vand\_vx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vand\+\_\+vx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vand\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vand.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a99d5bb9934ef408885b54fbe5fa69627}\label{riscv__vector_8h_a99d5bb9934ef408885b54fbe5fa69627}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vand\_vx\_u8m1\_m@{vand\_vx\_u8m1\_m}}
\index{vand\_vx\_u8m1\_m@{vand\_vx\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vand\_vx\_u8m1\_m()}{vand\_vx\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vand\+\_\+vx\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vand\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vand.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_ad722f78ab473a56008fe06609ce7f5bb}\label{riscv__vector_8h_ad722f78ab473a56008fe06609ce7f5bb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vasub\_vv\_i16m1@{vasub\_vv\_i16m1}}
\index{vasub\_vv\_i16m1@{vasub\_vv\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vasub\_vv\_i16m1()}{vasub\_vv\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vasub\+\_\+vv\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions

{\bfseries{vasub\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vasub.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_aa4b1b684d217ca8cfdaa9dfcd63dfeea}\label{riscv__vector_8h_aa4b1b684d217ca8cfdaa9dfcd63dfeea}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vasub\_vv\_i16m1\_m@{vasub\_vv\_i16m1\_m}}
\index{vasub\_vv\_i16m1\_m@{vasub\_vv\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vasub\_vv\_i16m1\_m()}{vasub\_vv\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vasub\+\_\+vv\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions (带掩码)

{\bfseries{vasub\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vasub.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a26fc81ca95308ed37e90b8e58efb0684}\label{riscv__vector_8h_a26fc81ca95308ed37e90b8e58efb0684}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vasub\_vv\_i32m1@{vasub\_vv\_i32m1}}
\index{vasub\_vv\_i32m1@{vasub\_vv\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vasub\_vv\_i32m1()}{vasub\_vv\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vasub\+\_\+vv\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions

{\bfseries{vasub\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vasub.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_adfe8e85ffdf3d396df6daf07cb767d96}\label{riscv__vector_8h_adfe8e85ffdf3d396df6daf07cb767d96}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vasub\_vv\_i32m1\_m@{vasub\_vv\_i32m1\_m}}
\index{vasub\_vv\_i32m1\_m@{vasub\_vv\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vasub\_vv\_i32m1\_m()}{vasub\_vv\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vasub\+\_\+vv\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions (带掩码)

{\bfseries{vasub\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vasub.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ad1967d56c792892ba7caf7ff3061dc18}\label{riscv__vector_8h_ad1967d56c792892ba7caf7ff3061dc18}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vasub\_vv\_i8m1@{vasub\_vv\_i8m1}}
\index{vasub\_vv\_i8m1@{vasub\_vv\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vasub\_vv\_i8m1()}{vasub\_vv\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vasub\+\_\+vv\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions

{\bfseries{vasub\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vasub.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a5629a98a3d0a18a373f32885a52178fc}\label{riscv__vector_8h_a5629a98a3d0a18a373f32885a52178fc}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vasub\_vv\_i8m1\_m@{vasub\_vv\_i8m1\_m}}
\index{vasub\_vv\_i8m1\_m@{vasub\_vv\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vasub\_vv\_i8m1\_m()}{vasub\_vv\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vasub\+\_\+vv\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions (带掩码)

{\bfseries{vasub\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vasub.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a3ab4a97282a7588d363d0bb62d20ad14}\label{riscv__vector_8h_a3ab4a97282a7588d363d0bb62d20ad14}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vasub\_vx\_i16m1@{vasub\_vx\_i16m1}}
\index{vasub\_vx\_i16m1@{vasub\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vasub\_vx\_i16m1()}{vasub\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vasub\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions

{\bfseries{vasub\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vasub.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ae4785bcd31bef652a179bb02de2fa2ec}\label{riscv__vector_8h_ae4785bcd31bef652a179bb02de2fa2ec}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vasub\_vx\_i16m1\_m@{vasub\_vx\_i16m1\_m}}
\index{vasub\_vx\_i16m1\_m@{vasub\_vx\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vasub\_vx\_i16m1\_m()}{vasub\_vx\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vasub\+\_\+vx\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions (带掩码)

{\bfseries{vasub\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vasub.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_af097ba933b7d40ece838880e8db3e4bb}\label{riscv__vector_8h_af097ba933b7d40ece838880e8db3e4bb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vasub\_vx\_i32m1@{vasub\_vx\_i32m1}}
\index{vasub\_vx\_i32m1@{vasub\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vasub\_vx\_i32m1()}{vasub\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vasub\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions

{\bfseries{vasub\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vasub.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a40a007381e8a70df213221cab9733bd8}\label{riscv__vector_8h_a40a007381e8a70df213221cab9733bd8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vasub\_vx\_i32m1\_m@{vasub\_vx\_i32m1\_m}}
\index{vasub\_vx\_i32m1\_m@{vasub\_vx\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vasub\_vx\_i32m1\_m()}{vasub\_vx\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vasub\+\_\+vx\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions (带掩码)

{\bfseries{vasub\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vasub.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a2933dc4d0e87b5984d73719f8b2feb76}\label{riscv__vector_8h_a2933dc4d0e87b5984d73719f8b2feb76}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vasub\_vx\_i8m1@{vasub\_vx\_i8m1}}
\index{vasub\_vx\_i8m1@{vasub\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vasub\_vx\_i8m1()}{vasub\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vasub\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions

{\bfseries{vasub\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vasub.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a8c8fae5a0b8959ea1df45b9c1c344b5e}\label{riscv__vector_8h_a8c8fae5a0b8959ea1df45b9c1c344b5e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vasub\_vx\_i8m1\_m@{vasub\_vx\_i8m1\_m}}
\index{vasub\_vx\_i8m1\_m@{vasub\_vx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vasub\_vx\_i8m1\_m()}{vasub\_vx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vasub\+\_\+vx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions (带掩码)

{\bfseries{vasub\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vasub.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a65c22433841a8589fb0180d38d062d34}\label{riscv__vector_8h_a65c22433841a8589fb0180d38d062d34}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vasubu\_vv\_u16m1@{vasubu\_vv\_u16m1}}
\index{vasubu\_vv\_u16m1@{vasubu\_vv\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vasubu\_vv\_u16m1()}{vasubu\_vv\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vasubu\+\_\+vv\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions

{\bfseries{vasubu\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vasubu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ad18d569ba7ffe2e8e00ed47a9ddd1754}\label{riscv__vector_8h_ad18d569ba7ffe2e8e00ed47a9ddd1754}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vasubu\_vv\_u16m1\_m@{vasubu\_vv\_u16m1\_m}}
\index{vasubu\_vv\_u16m1\_m@{vasubu\_vv\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vasubu\_vv\_u16m1\_m()}{vasubu\_vv\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vasubu\+\_\+vv\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions (带掩码)

{\bfseries{vasubu\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vasubu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_af289b1d7bdcb4349bef73efa71a057ca}\label{riscv__vector_8h_af289b1d7bdcb4349bef73efa71a057ca}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vasubu\_vv\_u32m1@{vasubu\_vv\_u32m1}}
\index{vasubu\_vv\_u32m1@{vasubu\_vv\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vasubu\_vv\_u32m1()}{vasubu\_vv\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vasubu\+\_\+vv\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions

{\bfseries{vasubu\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vasubu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a6b73f9863194847314ba25627cf61564}\label{riscv__vector_8h_a6b73f9863194847314ba25627cf61564}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vasubu\_vv\_u32m1\_m@{vasubu\_vv\_u32m1\_m}}
\index{vasubu\_vv\_u32m1\_m@{vasubu\_vv\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vasubu\_vv\_u32m1\_m()}{vasubu\_vv\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vasubu\+\_\+vv\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions (带掩码)

{\bfseries{vasubu\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vasubu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a4caefbd903909e41de4766bb51620a4d}\label{riscv__vector_8h_a4caefbd903909e41de4766bb51620a4d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vasubu\_vv\_u8m1@{vasubu\_vv\_u8m1}}
\index{vasubu\_vv\_u8m1@{vasubu\_vv\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vasubu\_vv\_u8m1()}{vasubu\_vv\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vasubu\+\_\+vv\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions

{\bfseries{vasubu\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vasubu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_aa8e54861f8b884e3dea06c7b83e6f9f1}\label{riscv__vector_8h_aa8e54861f8b884e3dea06c7b83e6f9f1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vasubu\_vv\_u8m1\_m@{vasubu\_vv\_u8m1\_m}}
\index{vasubu\_vv\_u8m1\_m@{vasubu\_vv\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vasubu\_vv\_u8m1\_m()}{vasubu\_vv\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vasubu\+\_\+vv\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions (带掩码)

{\bfseries{vasubu\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vasubu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a5054c5f1cb3fccd2379f75fd86d9fad8}\label{riscv__vector_8h_a5054c5f1cb3fccd2379f75fd86d9fad8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vasubu\_vx\_u16m1@{vasubu\_vx\_u16m1}}
\index{vasubu\_vx\_u16m1@{vasubu\_vx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vasubu\_vx\_u16m1()}{vasubu\_vx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vasubu\+\_\+vx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions

{\bfseries{vasubu\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vasubu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a1fafb4cfb825a1f156ae1ff0c4989854}\label{riscv__vector_8h_a1fafb4cfb825a1f156ae1ff0c4989854}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vasubu\_vx\_u16m1\_m@{vasubu\_vx\_u16m1\_m}}
\index{vasubu\_vx\_u16m1\_m@{vasubu\_vx\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vasubu\_vx\_u16m1\_m()}{vasubu\_vx\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vasubu\+\_\+vx\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions (带掩码)

{\bfseries{vasubu\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vasubu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a89b2855c81a092d818e9cc1a5b203fac}\label{riscv__vector_8h_a89b2855c81a092d818e9cc1a5b203fac}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vasubu\_vx\_u32m1@{vasubu\_vx\_u32m1}}
\index{vasubu\_vx\_u32m1@{vasubu\_vx\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vasubu\_vx\_u32m1()}{vasubu\_vx\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vasubu\+\_\+vx\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions

{\bfseries{vasubu\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vasubu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a3cfa65feec9bb2c23656a818a57c4f74}\label{riscv__vector_8h_a3cfa65feec9bb2c23656a818a57c4f74}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vasubu\_vx\_u32m1\_m@{vasubu\_vx\_u32m1\_m}}
\index{vasubu\_vx\_u32m1\_m@{vasubu\_vx\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vasubu\_vx\_u32m1\_m()}{vasubu\_vx\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vasubu\+\_\+vx\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions (带掩码)

{\bfseries{vasubu\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vasubu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a5a158ed0985d8328cc3818fde693bb00}\label{riscv__vector_8h_a5a158ed0985d8328cc3818fde693bb00}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vasubu\_vx\_u8m1@{vasubu\_vx\_u8m1}}
\index{vasubu\_vx\_u8m1@{vasubu\_vx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vasubu\_vx\_u8m1()}{vasubu\_vx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vasubu\+\_\+vx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions

{\bfseries{vasubu\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vasubu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a4b90cfc37e251661b263324d0e406c9e}\label{riscv__vector_8h_a4b90cfc37e251661b263324d0e406c9e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vasubu\_vx\_u8m1\_m@{vasubu\_vx\_u8m1\_m}}
\index{vasubu\_vx\_u8m1\_m@{vasubu\_vx\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vasubu\_vx\_u8m1\_m()}{vasubu\_vx\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vasubu\+\_\+vx\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Averaging Add and Subtract Instructions (带掩码)

{\bfseries{vasubu\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vasubu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a6b3f39ece5064d1e4342f6425ed0505e}\label{riscv__vector_8h_a6b3f39ece5064d1e4342f6425ed0505e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vcompress\_vm\_f32m1@{vcompress\_vm\_f32m1}}
\index{vcompress\_vm\_f32m1@{vcompress\_vm\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vcompress\_vm\_f32m1()}{vcompress\_vm\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vcompress\+\_\+vm\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Compress Instruction

{\bfseries{vcompress\+\_\+vm\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 返回值\+: vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 返回值\+: vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 返回值\+: vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 返回值\+: vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vcompress.\+vm vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_acb16ecd230e555cfe4818cadde541208}\label{riscv__vector_8h_acb16ecd230e555cfe4818cadde541208}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vcompress\_vm\_i16m1@{vcompress\_vm\_i16m1}}
\index{vcompress\_vm\_i16m1@{vcompress\_vm\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vcompress\_vm\_i16m1()}{vcompress\_vm\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vcompress\+\_\+vm\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Compress Instruction

{\bfseries{vcompress\+\_\+vm\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 返回值\+: vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 返回值\+: vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 返回值\+: vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 返回值\+: vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vcompress.\+vm vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a1f238e0a2702b40b56dd114d3acf9c0b}\label{riscv__vector_8h_a1f238e0a2702b40b56dd114d3acf9c0b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vcompress\_vm\_i32m1@{vcompress\_vm\_i32m1}}
\index{vcompress\_vm\_i32m1@{vcompress\_vm\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vcompress\_vm\_i32m1()}{vcompress\_vm\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vcompress\+\_\+vm\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Compress Instruction

{\bfseries{vcompress\+\_\+vm\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 返回值\+: vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 返回值\+: vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 返回值\+: vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 返回值\+: vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vcompress.\+vm vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a52627ef32f26e0b07aad8aa524b0b0fb}\label{riscv__vector_8h_a52627ef32f26e0b07aad8aa524b0b0fb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vcompress\_vm\_i8m1@{vcompress\_vm\_i8m1}}
\index{vcompress\_vm\_i8m1@{vcompress\_vm\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vcompress\_vm\_i8m1()}{vcompress\_vm\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vcompress\+\_\+vm\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Compress Instruction

{\bfseries{vcompress\+\_\+vm\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 返回值\+: vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 返回值\+: vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 返回值\+: vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 返回值\+: vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vcompress.\+vm vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_abb2e86f8b91c35761cdd32a9adf6db51}\label{riscv__vector_8h_abb2e86f8b91c35761cdd32a9adf6db51}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vcompress\_vm\_u16m1@{vcompress\_vm\_u16m1}}
\index{vcompress\_vm\_u16m1@{vcompress\_vm\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vcompress\_vm\_u16m1()}{vcompress\_vm\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vcompress\+\_\+vm\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Compress Instruction

{\bfseries{vcompress\+\_\+vm\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 返回值\+: vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 返回值\+: vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 返回值\+: vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 返回值\+: vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vcompress.\+vm vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_adda66458de78e001c1a96e492c6c0667}\label{riscv__vector_8h_adda66458de78e001c1a96e492c6c0667}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vcompress\_vm\_u32m1@{vcompress\_vm\_u32m1}}
\index{vcompress\_vm\_u32m1@{vcompress\_vm\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vcompress\_vm\_u32m1()}{vcompress\_vm\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vcompress\+\_\+vm\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Compress Instruction

{\bfseries{vcompress\+\_\+vm\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 返回值\+: vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 返回值\+: vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 返回值\+: vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 返回值\+: vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vcompress.\+vm vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a3243f13e8fb54e075cb36fc27101806e}\label{riscv__vector_8h_a3243f13e8fb54e075cb36fc27101806e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vcompress\_vm\_u8m1@{vcompress\_vm\_u8m1}}
\index{vcompress\_vm\_u8m1@{vcompress\_vm\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vcompress\_vm\_u8m1()}{vcompress\_vm\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vcompress\+\_\+vm\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Compress Instruction

{\bfseries{vcompress\+\_\+vm\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 返回值\+: vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 返回值\+: vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 返回值\+: vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 返回值\+: vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vcompress.\+vm vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a6e657836615b3c4c474690f64e0938d3}\label{riscv__vector_8h_a6e657836615b3c4c474690f64e0938d3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vdiv\_vv\_i16m1@{vdiv\_vv\_i16m1}}
\index{vdiv\_vv\_i16m1@{vdiv\_vv\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vdiv\_vv\_i16m1()}{vdiv\_vv\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vdiv\+\_\+vv\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions signed divide

{\bfseries{vdiv\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vdiv.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a4933dcfb42d6f7aa5bbaacdc66ab8b83}\label{riscv__vector_8h_a4933dcfb42d6f7aa5bbaacdc66ab8b83}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vdiv\_vv\_i16m1\_m@{vdiv\_vv\_i16m1\_m}}
\index{vdiv\_vv\_i16m1\_m@{vdiv\_vv\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vdiv\_vv\_i16m1\_m()}{vdiv\_vv\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vdiv\+\_\+vv\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions signed divide（带掩码）

{\bfseries{vdiv\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 op3\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 op3\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 op3\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 op3\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vdiv.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_aee39d1d242a2cef38c26c22882282cc3}\label{riscv__vector_8h_aee39d1d242a2cef38c26c22882282cc3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vdiv\_vv\_i32m1@{vdiv\_vv\_i32m1}}
\index{vdiv\_vv\_i32m1@{vdiv\_vv\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vdiv\_vv\_i32m1()}{vdiv\_vv\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vdiv\+\_\+vv\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions signed divide

{\bfseries{vdiv\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vdiv.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a85916bc8f598e7ad6c8aa14a62afa8f6}\label{riscv__vector_8h_a85916bc8f598e7ad6c8aa14a62afa8f6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vdiv\_vv\_i32m1\_m@{vdiv\_vv\_i32m1\_m}}
\index{vdiv\_vv\_i32m1\_m@{vdiv\_vv\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vdiv\_vv\_i32m1\_m()}{vdiv\_vv\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vdiv\+\_\+vv\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions signed divide（带掩码）

{\bfseries{vdiv\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 op3\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 op3\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 op3\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 op3\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vdiv.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a05eaf6f65a9b886f8c86f4677a520121}\label{riscv__vector_8h_a05eaf6f65a9b886f8c86f4677a520121}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vdiv\_vv\_i8m1@{vdiv\_vv\_i8m1}}
\index{vdiv\_vv\_i8m1@{vdiv\_vv\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vdiv\_vv\_i8m1()}{vdiv\_vv\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vdiv\+\_\+vv\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions signed divide

{\bfseries{vdiv\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vdiv.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_aee03421677504ce7032e8846216edb62}\label{riscv__vector_8h_aee03421677504ce7032e8846216edb62}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vdiv\_vv\_i8m1\_m@{vdiv\_vv\_i8m1\_m}}
\index{vdiv\_vv\_i8m1\_m@{vdiv\_vv\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vdiv\_vv\_i8m1\_m()}{vdiv\_vv\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vdiv\+\_\+vv\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions signed divide（带掩码）

{\bfseries{vdiv\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 op3\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 op3\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 op3\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 op3\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vdiv.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a6306b37ac5dbb7664bb014ca87e49ada}\label{riscv__vector_8h_a6306b37ac5dbb7664bb014ca87e49ada}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vdiv\_vx\_i16m1@{vdiv\_vx\_i16m1}}
\index{vdiv\_vx\_i16m1@{vdiv\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vdiv\_vx\_i16m1()}{vdiv\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vdiv\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions signed divide

{\bfseries{vdiv\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vdiv.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a9255fa2f2374e69f0151c9cdd8ee7955}\label{riscv__vector_8h_a9255fa2f2374e69f0151c9cdd8ee7955}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vdiv\_vx\_i16m1\_m@{vdiv\_vx\_i16m1\_m}}
\index{vdiv\_vx\_i16m1\_m@{vdiv\_vx\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vdiv\_vx\_i16m1\_m()}{vdiv\_vx\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vdiv\+\_\+vx\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions signed divide（带掩码）

{\bfseries{vdiv\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 op3\+: int16\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 op3\+: int16\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 op3\+: int16\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 op3\+: int16\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vdiv.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a3085bf006fd38a333656fdd5ef0611db}\label{riscv__vector_8h_a3085bf006fd38a333656fdd5ef0611db}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vdiv\_vx\_i32m1@{vdiv\_vx\_i32m1}}
\index{vdiv\_vx\_i32m1@{vdiv\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vdiv\_vx\_i32m1()}{vdiv\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vdiv\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions signed divide

{\bfseries{vdiv\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vdiv.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a0b9c09577550adc1ad09a2c867f9cd9c}\label{riscv__vector_8h_a0b9c09577550adc1ad09a2c867f9cd9c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vdiv\_vx\_i32m1\_m@{vdiv\_vx\_i32m1\_m}}
\index{vdiv\_vx\_i32m1\_m@{vdiv\_vx\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vdiv\_vx\_i32m1\_m()}{vdiv\_vx\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vdiv\+\_\+vx\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions signed divide（带掩码）

{\bfseries{vdiv\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 op3\+: int32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 op3\+: int32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 op3\+: int32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 op3\+: int32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vdiv.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a9b8aa8bf079657a48040bf8484c270f5}\label{riscv__vector_8h_a9b8aa8bf079657a48040bf8484c270f5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vdiv\_vx\_i8m1@{vdiv\_vx\_i8m1}}
\index{vdiv\_vx\_i8m1@{vdiv\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vdiv\_vx\_i8m1()}{vdiv\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vdiv\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions signed divide

{\bfseries{vdiv\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vdiv.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_aadb688f4693692cba21ded4ff223f9f5}\label{riscv__vector_8h_aadb688f4693692cba21ded4ff223f9f5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vdiv\_vx\_i8m1\_m@{vdiv\_vx\_i8m1\_m}}
\index{vdiv\_vx\_i8m1\_m@{vdiv\_vx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vdiv\_vx\_i8m1\_m()}{vdiv\_vx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vdiv\+\_\+vx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions signed divide（带掩码）

{\bfseries{vdiv\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 op3\+: int8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 op3\+: int8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 op3\+: int8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 op3\+: int8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vdiv.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a96b485aa6e141457362f4ee399fa5120}\label{riscv__vector_8h_a96b485aa6e141457362f4ee399fa5120}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vdivu\_vv\_u16m1@{vdivu\_vv\_u16m1}}
\index{vdivu\_vv\_u16m1@{vdivu\_vv\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vdivu\_vv\_u16m1()}{vdivu\_vv\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vdivu\+\_\+vv\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions unsigned divide

{\bfseries{vdivu\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vdivu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a70ecc1eea40cfb0aa00a6a0c0812f5aa}\label{riscv__vector_8h_a70ecc1eea40cfb0aa00a6a0c0812f5aa}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vdivu\_vv\_u16m1\_m@{vdivu\_vv\_u16m1\_m}}
\index{vdivu\_vv\_u16m1\_m@{vdivu\_vv\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vdivu\_vv\_u16m1\_m()}{vdivu\_vv\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vdivu\+\_\+vv\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions unsigned divide（带掩码）

{\bfseries{vdivu\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 op3\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 op3\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 op3\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 op3\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vdivu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a66e76773f3831783525faf0f53e4d702}\label{riscv__vector_8h_a66e76773f3831783525faf0f53e4d702}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vdivu\_vv\_u32m1@{vdivu\_vv\_u32m1}}
\index{vdivu\_vv\_u32m1@{vdivu\_vv\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vdivu\_vv\_u32m1()}{vdivu\_vv\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vdivu\+\_\+vv\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions unsigned divide

{\bfseries{vdivu\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vdivu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_af558f40d465f5191ca306e03dc34665d}\label{riscv__vector_8h_af558f40d465f5191ca306e03dc34665d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vdivu\_vv\_u32m1\_m@{vdivu\_vv\_u32m1\_m}}
\index{vdivu\_vv\_u32m1\_m@{vdivu\_vv\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vdivu\_vv\_u32m1\_m()}{vdivu\_vv\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vdivu\+\_\+vv\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions unsigned divide（带掩码）

{\bfseries{vdivu\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 op3\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 op3\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 op3\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 op3\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vdivu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ae5b239267c283dbdded98fd27c33fb7a}\label{riscv__vector_8h_ae5b239267c283dbdded98fd27c33fb7a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vdivu\_vv\_u8m1@{vdivu\_vv\_u8m1}}
\index{vdivu\_vv\_u8m1@{vdivu\_vv\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vdivu\_vv\_u8m1()}{vdivu\_vv\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vdivu\+\_\+vv\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions unsigned divide

{\bfseries{vdivu\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vdivu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_af52b735f968b93e5ce70d96c2873435d}\label{riscv__vector_8h_af52b735f968b93e5ce70d96c2873435d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vdivu\_vv\_u8m1\_m@{vdivu\_vv\_u8m1\_m}}
\index{vdivu\_vv\_u8m1\_m@{vdivu\_vv\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vdivu\_vv\_u8m1\_m()}{vdivu\_vv\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vdivu\+\_\+vv\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions unsigned divide（带掩码）

{\bfseries{vdivu\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 op3\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 op3\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 op3\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 op3\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vdivu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a9307da07d0d7ad673bc6dc4bc17fb026}\label{riscv__vector_8h_a9307da07d0d7ad673bc6dc4bc17fb026}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vdivu\_vx\_u16m1@{vdivu\_vx\_u16m1}}
\index{vdivu\_vx\_u16m1@{vdivu\_vx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vdivu\_vx\_u16m1()}{vdivu\_vx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vdivu\+\_\+vx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions unsigned divide

{\bfseries{vdivu\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vdivu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a13a72cd50f4df9f0ca8b88a603341000}\label{riscv__vector_8h_a13a72cd50f4df9f0ca8b88a603341000}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vdivu\_vx\_u16m1\_m@{vdivu\_vx\_u16m1\_m}}
\index{vdivu\_vx\_u16m1\_m@{vdivu\_vx\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vdivu\_vx\_u16m1\_m()}{vdivu\_vx\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vdivu\+\_\+vx\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions unsigned divide（带掩码）

{\bfseries{vdivu\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 op3\+: uint16\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 op3\+: uint16\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 op3\+: uint16\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 op3\+: uint16\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vdivu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_afff56d84b0b98bd5f71878d732d021f1}\label{riscv__vector_8h_afff56d84b0b98bd5f71878d732d021f1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vdivu\_vx\_u32m1@{vdivu\_vx\_u32m1}}
\index{vdivu\_vx\_u32m1@{vdivu\_vx\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vdivu\_vx\_u32m1()}{vdivu\_vx\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vdivu\+\_\+vx\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions unsigned divide

{\bfseries{vdivu\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vdivu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a2193586469df32e60767e7a3e07493dd}\label{riscv__vector_8h_a2193586469df32e60767e7a3e07493dd}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vdivu\_vx\_u32m1\_m@{vdivu\_vx\_u32m1\_m}}
\index{vdivu\_vx\_u32m1\_m@{vdivu\_vx\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vdivu\_vx\_u32m1\_m()}{vdivu\_vx\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vdivu\+\_\+vx\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions unsigned divide（带掩码）

{\bfseries{vdivu\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 op3\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 op3\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 op3\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 op3\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vdivu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a60a14e41229d2577125f841ed18a7cf9}\label{riscv__vector_8h_a60a14e41229d2577125f841ed18a7cf9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vdivu\_vx\_u8m1@{vdivu\_vx\_u8m1}}
\index{vdivu\_vx\_u8m1@{vdivu\_vx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vdivu\_vx\_u8m1()}{vdivu\_vx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vdivu\+\_\+vx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions unsigned divide

{\bfseries{vdivu\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vdivu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a52a013401843a7536c0b911efe6a87a1}\label{riscv__vector_8h_a52a013401843a7536c0b911efe6a87a1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vdivu\_vx\_u8m1\_m@{vdivu\_vx\_u8m1\_m}}
\index{vdivu\_vx\_u8m1\_m@{vdivu\_vx\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vdivu\_vx\_u8m1\_m()}{vdivu\_vx\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vdivu\+\_\+vx\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions unsigned divide（带掩码）

{\bfseries{vdivu\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vdivu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a32c599d3b1df450e89f6b93b2fb86125}\label{riscv__vector_8h_a32c599d3b1df450e89f6b93b2fb86125}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfadd\_vf\_f32m1@{vfadd\_vf\_f32m1}}
\index{vfadd\_vf\_f32m1@{vfadd\_vf\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfadd\_vf\_f32m1()}{vfadd\_vf\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfadd\+\_\+vf\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{float32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Adds

{\bfseries{vfadd\+\_\+vf\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值：vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值：vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值：vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值：vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfadd.\+vf vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a45fee276ac3c2a9e59271c053bc17250}\label{riscv__vector_8h_a45fee276ac3c2a9e59271c053bc17250}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfadd\_vf\_f32m1\_m@{vfadd\_vf\_f32m1\_m}}
\index{vfadd\_vf\_f32m1\_m@{vfadd\_vf\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfadd\_vf\_f32m1\_m()}{vfadd\_vf\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfadd\+\_\+vf\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{float32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/point Adds(带掩码)

{\bfseries{vfadd\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfadd.\+vf vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_aabd619be1f74baa1a983bebbba54c323}\label{riscv__vector_8h_aabd619be1f74baa1a983bebbba54c323}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfadd\_vv\_f32m1@{vfadd\_vv\_f32m1}}
\index{vfadd\_vv\_f32m1@{vfadd\_vv\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfadd\_vv\_f32m1()}{vfadd\_vv\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfadd\+\_\+vv\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Adds

{\bfseries{vfadd\+\_\+vv\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值：vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值：vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值：vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值：vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfadd.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_adcde34bf460a4da1de7f8a92e17f472a}\label{riscv__vector_8h_adcde34bf460a4da1de7f8a92e17f472a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfadd\_vv\_f32m1\_m@{vfadd\_vv\_f32m1\_m}}
\index{vfadd\_vv\_f32m1\_m@{vfadd\_vv\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfadd\_vv\_f32m1\_m()}{vfadd\_vv\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfadd\+\_\+vv\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/point Adds(带掩码)

{\bfseries{vfadd\+\_\+vv\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfadd.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_aa4692008f1943f4505d37bdb60a0ef9e}\label{riscv__vector_8h_aa4692008f1943f4505d37bdb60a0ef9e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfclass\_v\_f32m1@{vfclass\_v\_f32m1}}
\index{vfclass\_v\_f32m1@{vfclass\_v\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfclass\_v\_f32m1()}{vfclass\_v\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vfclass\+\_\+v\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Classify

{\bfseries{vfclass\+\_\+v\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 返回值： vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 返回值： vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 返回值： vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 返回值： vuint32m1\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfclass.\+v vd, vs1 \mbox{\Hypertarget{riscv__vector_8h_abdc9a986504020bd5654ab696eeb97c5}\label{riscv__vector_8h_abdc9a986504020bd5654ab696eeb97c5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfclass\_v\_f32m1\_m@{vfclass\_v\_f32m1\_m}}
\index{vfclass\_v\_f32m1\_m@{vfclass\_v\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfclass\_v\_f32m1\_m()}{vfclass\_v\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vfclass\+\_\+v\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Classify(带掩码)

{\bfseries{vfclass\+\_\+v\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 返回值： vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 返回值： vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 返回值： vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 返回值： vuint32m1\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfclass.\+v vd, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a6be35950841347fac055dfe3328d42ae}\label{riscv__vector_8h_a6be35950841347fac055dfe3328d42ae}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfcvt\_f\_x\_v\_i32m1@{vfcvt\_f\_x\_v\_i32m1}}
\index{vfcvt\_f\_x\_v\_i32m1@{vfcvt\_f\_x\_v\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfcvt\_f\_x\_v\_i32m1()}{vfcvt\_f\_x\_v\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfcvt\+\_\+f\+\_\+x\+\_\+v\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Convert}} signed integer to float

{\bfseries{vfcvt\+\_\+f\+\_\+x\+\_\+v\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfcvt.\+f.\+x.\+v vd, vs2 \mbox{\Hypertarget{riscv__vector_8h_adadf5457eb97d986ee599fdced470949}\label{riscv__vector_8h_adadf5457eb97d986ee599fdced470949}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfcvt\_f\_x\_v\_i32m1\_m@{vfcvt\_f\_x\_v\_i32m1\_m}}
\index{vfcvt\_f\_x\_v\_i32m1\_m@{vfcvt\_f\_x\_v\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfcvt\_f\_x\_v\_i32m1\_m()}{vfcvt\_f\_x\_v\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfcvt\+\_\+f\+\_\+x\+\_\+v\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Convert}} signed integer to float(带掩码)

{\bfseries{vfcvt\+\_\+f\+\_\+x\+\_\+v\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask = vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask = vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask = vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask = vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfcvt.\+f.\+x.\+v vd, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_adaa449e87816d23630a50a19a54d4312}\label{riscv__vector_8h_adaa449e87816d23630a50a19a54d4312}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfcvt\_f\_xu\_v\_u32m1@{vfcvt\_f\_xu\_v\_u32m1}}
\index{vfcvt\_f\_xu\_v\_u32m1@{vfcvt\_f\_xu\_v\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfcvt\_f\_xu\_v\_u32m1()}{vfcvt\_f\_xu\_v\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfcvt\+\_\+f\+\_\+xu\+\_\+v\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Convert}} unsigned integer to float

{\bfseries{vfcvt\+\_\+f\+\_\+xu\+\_\+v\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfcvt.\+f.\+xu.\+v vd, vs2 \mbox{\Hypertarget{riscv__vector_8h_aa19b736988620c9396f23461c95a111f}\label{riscv__vector_8h_aa19b736988620c9396f23461c95a111f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfcvt\_f\_xu\_v\_u32m1\_m@{vfcvt\_f\_xu\_v\_u32m1\_m}}
\index{vfcvt\_f\_xu\_v\_u32m1\_m@{vfcvt\_f\_xu\_v\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfcvt\_f\_xu\_v\_u32m1\_m()}{vfcvt\_f\_xu\_v\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfcvt\+\_\+f\+\_\+xu\+\_\+v\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Convert}} unsigned integer to float(带掩码)

{\bfseries{vfcvt\+\_\+f\+\_\+xu\+\_\+v\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfcvt.\+f.\+xu.\+v vd, vs2 \mbox{\Hypertarget{riscv__vector_8h_a6d7b1aab9bc84940b97b18b76513a78a}\label{riscv__vector_8h_a6d7b1aab9bc84940b97b18b76513a78a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfcvt\_x\_f\_v\_f32m1@{vfcvt\_x\_f\_v\_f32m1}}
\index{vfcvt\_x\_f\_v\_f32m1@{vfcvt\_x\_f\_v\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfcvt\_x\_f\_v\_f32m1()}{vfcvt\_x\_f\_v\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vfcvt\+\_\+x\+\_\+f\+\_\+v\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Convert}} float to signed integer

{\bfseries{vfcvt\+\_\+x\+\_\+f\+\_\+v\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 返回值： vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfcvt.\+x.\+f.\+v vd, vs2 \mbox{\Hypertarget{riscv__vector_8h_a616bbad715a9cde0475b78bf057cdd91}\label{riscv__vector_8h_a616bbad715a9cde0475b78bf057cdd91}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfcvt\_x\_f\_v\_f32m1\_m@{vfcvt\_x\_f\_v\_f32m1\_m}}
\index{vfcvt\_x\_f\_v\_f32m1\_m@{vfcvt\_x\_f\_v\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfcvt\_x\_f\_v\_f32m1\_m()}{vfcvt\_x\_f\_v\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vfcvt\+\_\+x\+\_\+f\+\_\+v\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Convert}} float to signed integer(带掩码)

{\bfseries{vfcvt\+\_\+x\+\_\+f\+\_\+v\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 返回值： vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfcvt.\+x.\+f.\+v vd, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_ae7ab0d487cf9beae338e923df7072d1c}\label{riscv__vector_8h_ae7ab0d487cf9beae338e923df7072d1c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfcvt\_xu\_f\_v\_f32m1@{vfcvt\_xu\_f\_v\_f32m1}}
\index{vfcvt\_xu\_f\_v\_f32m1@{vfcvt\_xu\_f\_v\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfcvt\_xu\_f\_v\_f32m1()}{vfcvt\_xu\_f\_v\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vfcvt\+\_\+xu\+\_\+f\+\_\+v\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Convert}} float to unsigned integer

{\bfseries{vfcvt\+\_\+xu\+\_\+f\+\_\+v\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 返回值： vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfcvt.\+xu.\+f.\+v vd, vs2 \mbox{\Hypertarget{riscv__vector_8h_ab0ef91a0adfc53b728cb65733011ac8f}\label{riscv__vector_8h_ab0ef91a0adfc53b728cb65733011ac8f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfcvt\_xu\_f\_v\_f32m1\_m@{vfcvt\_xu\_f\_v\_f32m1\_m}}
\index{vfcvt\_xu\_f\_v\_f32m1\_m@{vfcvt\_xu\_f\_v\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfcvt\_xu\_f\_v\_f32m1\_m()}{vfcvt\_xu\_f\_v\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vfcvt\+\_\+xu\+\_\+f\+\_\+v\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Convert}} float to unsigned integer(带掩码)

{\bfseries{vfcvt\+\_\+xu\+\_\+f\+\_\+v\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 返回值： vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfcvt.\+xu.\+f.\+v vd, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_ac1399e02c912d85ae3be7a21324cc52f}\label{riscv__vector_8h_ac1399e02c912d85ae3be7a21324cc52f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfdiv\_vf\_f32m1@{vfdiv\_vf\_f32m1}}
\index{vfdiv\_vf\_f32m1@{vfdiv\_vf\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfdiv\_vf\_f32m1()}{vfdiv\_vf\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfdiv\+\_\+vf\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{float32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Divide

{\bfseries{vfdiv\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfdiv.\+vf vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a289b33773955cfb6c9f8e8a2f2bba560}\label{riscv__vector_8h_a289b33773955cfb6c9f8e8a2f2bba560}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfdiv\_vf\_f32m1\_m@{vfdiv\_vf\_f32m1\_m}}
\index{vfdiv\_vf\_f32m1\_m@{vfdiv\_vf\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfdiv\_vf\_f32m1\_m()}{vfdiv\_vf\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfdiv\+\_\+vf\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{float32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Divide(带掩码)

{\bfseries{vfdiv\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfdiv.\+vf vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a4cb4dc4e4d500a9d5f288d20ab627101}\label{riscv__vector_8h_a4cb4dc4e4d500a9d5f288d20ab627101}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfdiv\_vv\_f32m1@{vfdiv\_vv\_f32m1}}
\index{vfdiv\_vv\_f32m1@{vfdiv\_vv\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfdiv\_vv\_f32m1()}{vfdiv\_vv\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfdiv\+\_\+vv\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Divide

{\bfseries{vfdiv\+\_\+vv\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfdiv.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a267934dc448da630f29dfacf30574f35}\label{riscv__vector_8h_a267934dc448da630f29dfacf30574f35}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfdiv\_vv\_f32m1\_m@{vfdiv\_vv\_f32m1\_m}}
\index{vfdiv\_vv\_f32m1\_m@{vfdiv\_vv\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfdiv\_vv\_f32m1\_m()}{vfdiv\_vv\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfdiv\+\_\+vv\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Divide(带掩码)

{\bfseries{vfdiv\+\_\+vv\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfdiv.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a8ed5c3ea9f273284cce9d5b4d5f4bc93}\label{riscv__vector_8h_a8ed5c3ea9f273284cce9d5b4d5f4bc93}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfirst\_m@{vfirst\_m}}
\index{vfirst\_m@{vfirst\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfirst\_m()}{vfirst\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 uint32\+\_\+t vfirst\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{vfirst}} nd-\/rst-\/set mask bit ~\newline


{\bfseries{vfirst\+\_\+m\+:}} 

~\newline
 op1\+: vmask\+\_\+t ~\newline
 返回值： uint32\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfirst.\+m rd, vs2 \mbox{\Hypertarget{riscv__vector_8h_ae7ba6db28d32f262ebbc4f136222e8bb}\label{riscv__vector_8h_ae7ba6db28d32f262ebbc4f136222e8bb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfirst\_m\_m@{vfirst\_m\_m}}
\index{vfirst\_m\_m@{vfirst\_m\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfirst\_m\_m()}{vfirst\_m\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 uint32\+\_\+t vfirst\+\_\+m\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vmask\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{vfirst}} nd-\/rst-\/set mask bit ~\newline


{\bfseries{vfirst\+\_\+m\+\_\+m\+:}} 

{\bfseries{mask\+:}} vmask\+\_\+t ~\newline
 op1\+: vmask\+\_\+t ~\newline
 返回值： uint32\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfirst.\+m rd, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_af4429d0de2bea4b1436caca433e6385e}\label{riscv__vector_8h_af4429d0de2bea4b1436caca433e6385e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfmacc\_vf\_f32m1@{vfmacc\_vf\_f32m1}}
\index{vfmacc\_vf\_f32m1@{vfmacc\_vf\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfmacc\_vf\_f32m1()}{vfmacc\_vf\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfmacc\+\_\+vf\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{acc,  }\item[{float32\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{FP}} multiply-\/accumulate, overwrites addend ~\newline


{\bfseries{vfmacc\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vfloat32m1\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vfloat32m2\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vfloat32m4\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vfloat32m8\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfmacc.\+vf vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a1603f1e726cd7464564f40b7ad8a6411}\label{riscv__vector_8h_a1603f1e726cd7464564f40b7ad8a6411}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfmacc\_vf\_f32m1\_m@{vfmacc\_vf\_f32m1\_m}}
\index{vfmacc\_vf\_f32m1\_m@{vfmacc\_vf\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfmacc\_vf\_f32m1\_m()}{vfmacc\_vf\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfmacc\+\_\+vf\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{acc,  }\item[{float32\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{FP}} multiply-\/accumulate, overwrites addend(带掩码) ~\newline


{\bfseries{vfmacc\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m1\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m2\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m4\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m8\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfmacc.\+vf vd, rs1, vs2, vm ~\newline
 \mbox{\Hypertarget{riscv__vector_8h_ab764e077313df7ff340fca5577fd1b79}\label{riscv__vector_8h_ab764e077313df7ff340fca5577fd1b79}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfmacc\_vv\_f32m1@{vfmacc\_vv\_f32m1}}
\index{vfmacc\_vv\_f32m1@{vfmacc\_vv\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfmacc\_vv\_f32m1()}{vfmacc\_vv\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfmacc\+\_\+vv\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{acc,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{FP}} multiply-\/accumulate, overwrites addend ~\newline


{\bfseries{vfmacc\+\_\+vv\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vfloat32m1\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vfloat32m2\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vfloat32m4\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vfloat32m8\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfmacc.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a7584eda6bfe935b24961240440360f2b}\label{riscv__vector_8h_a7584eda6bfe935b24961240440360f2b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfmacc\_vv\_f32m1\_m@{vfmacc\_vv\_f32m1\_m}}
\index{vfmacc\_vv\_f32m1\_m@{vfmacc\_vv\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfmacc\_vv\_f32m1\_m()}{vfmacc\_vv\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfmacc\+\_\+vv\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{acc,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{FP}} multiply-\/accumulate, overwrites addend(带掩码)

{\bfseries{vfmacc\+\_\+vv\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m1\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m2\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m4\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m8\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfmacc.\+vv vd, vs1, vs2, vm ~\newline
 \mbox{\Hypertarget{riscv__vector_8h_ad339d774d55075a3d4d14a91b2a6a240}\label{riscv__vector_8h_ad339d774d55075a3d4d14a91b2a6a240}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfmadd\_vf\_f32m1@{vfmadd\_vf\_f32m1}}
\index{vfmadd\_vf\_f32m1@{vfmadd\_vf\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfmadd\_vf\_f32m1()}{vfmadd\_vf\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfmadd\+\_\+vf\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{acc,  }\item[{float32\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{FP}} multiply-\/add, overwrites multiplicand ~\newline


{\bfseries{vfmadd\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vfloat32m1\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vfloat32m2\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vfloat32m4\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vfloat32m8\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfmadd.\+vf vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a53ef7338d5160d44a64bc068c8bb6c40}\label{riscv__vector_8h_a53ef7338d5160d44a64bc068c8bb6c40}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfmadd\_vf\_f32m1\_m@{vfmadd\_vf\_f32m1\_m}}
\index{vfmadd\_vf\_f32m1\_m@{vfmadd\_vf\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfmadd\_vf\_f32m1\_m()}{vfmadd\_vf\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfmadd\+\_\+vf\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{acc,  }\item[{float32\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{FP}} multiply-\/add, overwrites multiplicand(带掩码) ~\newline


{\bfseries{vfmadd\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m1\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m2\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m4\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m8\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfmadd.\+vf vd, rs1, vs2, vm ~\newline
 \mbox{\Hypertarget{riscv__vector_8h_a640ab16490a7dc221d135ccbc2d75a20}\label{riscv__vector_8h_a640ab16490a7dc221d135ccbc2d75a20}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfmadd\_vv\_f32m1@{vfmadd\_vv\_f32m1}}
\index{vfmadd\_vv\_f32m1@{vfmadd\_vv\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfmadd\_vv\_f32m1()}{vfmadd\_vv\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfmadd\+\_\+vv\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{acc,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{FP}} multiply-\/add, overwrites multiplicand ~\newline


{\bfseries{vfmadd\+\_\+vv\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vfloat32m1\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vfloat32m2\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vfloat32m4\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vfloat32m8\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfmadd.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_af6afe9b7430d41f2141522267efc835d}\label{riscv__vector_8h_af6afe9b7430d41f2141522267efc835d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfmadd\_vv\_f32m1\_m@{vfmadd\_vv\_f32m1\_m}}
\index{vfmadd\_vv\_f32m1\_m@{vfmadd\_vv\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfmadd\_vv\_f32m1\_m()}{vfmadd\_vv\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfmadd\+\_\+vv\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{acc,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{FP}} multiply-\/add, overwrites multiplicand(带掩码) ~\newline


{\bfseries{vfmadd\+\_\+vv\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m1\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m2\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m4\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m8\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfmadd.\+vv vd, vs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_ac41c3799543102c38210f291a2cf07a6}\label{riscv__vector_8h_ac41c3799543102c38210f291a2cf07a6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfmax\_vf\_f32m1@{vfmax\_vf\_f32m1}}
\index{vfmax\_vf\_f32m1@{vfmax\_vf\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfmax\_vf\_f32m1()}{vfmax\_vf\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfmax\+\_\+vf\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{float32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point M\+I\+N/\+M\+AX Instructions

{\bfseries{vfmax\+\_\+vf\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfmax.\+vf vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_af967f397dfc2a4f7e7b9303bb64bdcf3}\label{riscv__vector_8h_af967f397dfc2a4f7e7b9303bb64bdcf3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfmax\_vf\_f32m1\_m@{vfmax\_vf\_f32m1\_m}}
\index{vfmax\_vf\_f32m1\_m@{vfmax\_vf\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfmax\_vf\_f32m1\_m()}{vfmax\_vf\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfmax\+\_\+vf\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{float32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point M\+I\+N/\+M\+AX Instructions(带掩码)

{\bfseries{vfmax\+\_\+vf\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 op3\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 op3\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 op3\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 op3\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfmax.\+vf vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a943849b4364401bde7056520f8dd8ad5}\label{riscv__vector_8h_a943849b4364401bde7056520f8dd8ad5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfmax\_vv\_f32m1@{vfmax\_vv\_f32m1}}
\index{vfmax\_vv\_f32m1@{vfmax\_vv\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfmax\_vv\_f32m1()}{vfmax\_vv\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfmax\+\_\+vv\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point M\+I\+N/\+M\+AX Instructions

{\bfseries{vfmax\+\_\+vv\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfmax.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a53866c14172b4e6f91f9b53c6d6e6f8c}\label{riscv__vector_8h_a53866c14172b4e6f91f9b53c6d6e6f8c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfmax\_vv\_f32m1\_m@{vfmax\_vv\_f32m1\_m}}
\index{vfmax\_vv\_f32m1\_m@{vfmax\_vv\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfmax\_vv\_f32m1\_m()}{vfmax\_vv\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfmax\+\_\+vv\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point M\+I\+N/\+M\+AX Instructions(带掩码)

{\bfseries{vfmax\+\_\+vv\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 op3\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 op3\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 op3\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 op3\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfmax.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a6438142ad58bb13224c82c7bf5003577}\label{riscv__vector_8h_a6438142ad58bb13224c82c7bf5003577}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfmerge\_vfm\_f32m1@{vfmerge\_vfm\_f32m1}}
\index{vfmerge\_vfm\_f32m1@{vfmerge\_vfm\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfmerge\_vfm\_f32m1()}{vfmerge\_vfm\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfmerge\+\_\+vfm\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{float32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Merge

{\bfseries{vfmerge\+\_\+vfm\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfmerge.\+vfm vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a9a24735262979fb6de144421b038ae47}\label{riscv__vector_8h_a9a24735262979fb6de144421b038ae47}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfmin\_vf\_f32m1@{vfmin\_vf\_f32m1}}
\index{vfmin\_vf\_f32m1@{vfmin\_vf\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfmin\_vf\_f32m1()}{vfmin\_vf\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfmin\+\_\+vf\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{float32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point M\+I\+N/\+M\+AX Instructions

{\bfseries{vfmin\+\_\+vf\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfmin.\+vf vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a7b8ef8f2dca607bfc92db582ccfcf628}\label{riscv__vector_8h_a7b8ef8f2dca607bfc92db582ccfcf628}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfmin\_vf\_f32m1\_m@{vfmin\_vf\_f32m1\_m}}
\index{vfmin\_vf\_f32m1\_m@{vfmin\_vf\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfmin\_vf\_f32m1\_m()}{vfmin\_vf\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfmin\+\_\+vf\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{float32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point M\+I\+N/\+M\+AX Instructions(带掩码)

{\bfseries{vfmin\+\_\+vf\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 op3\+: float32\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 op3\+: float32\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 op3\+: float32\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 op3\+: float32\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfmin.\+vf vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_ae97f54eb39b029f78a18549597d6c6b9}\label{riscv__vector_8h_ae97f54eb39b029f78a18549597d6c6b9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfmin\_vv\_f32m1@{vfmin\_vv\_f32m1}}
\index{vfmin\_vv\_f32m1@{vfmin\_vv\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfmin\_vv\_f32m1()}{vfmin\_vv\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfmin\+\_\+vv\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point M\+I\+N/\+M\+AX Instructions

{\bfseries{vfmin\+\_\+vv\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfmin.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a44e027b74adf4bc302e6bd3811c27960}\label{riscv__vector_8h_a44e027b74adf4bc302e6bd3811c27960}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfmin\_vv\_f32m1\_m@{vfmin\_vv\_f32m1\_m}}
\index{vfmin\_vv\_f32m1\_m@{vfmin\_vv\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfmin\_vv\_f32m1\_m()}{vfmin\_vv\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfmin\+\_\+vv\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point M\+I\+N/\+M\+AX Instructions(带掩码)

{\bfseries{vfmin\+\_\+vv\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 op3\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 op3\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 op3\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 op3\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfmin.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_af86b241a5a5118986fa51cffd30d6114}\label{riscv__vector_8h_af86b241a5a5118986fa51cffd30d6114}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfmsac\_vf\_f32m1@{vfmsac\_vf\_f32m1}}
\index{vfmsac\_vf\_f32m1@{vfmsac\_vf\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfmsac\_vf\_f32m1()}{vfmsac\_vf\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfmsac\+\_\+vf\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{acc,  }\item[{float32\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{FP}} multiply-\/subtract-\/accumulator, overwrites subtrahend ~\newline


{\bfseries{vfmsac\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vfloat32m1\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vfloat32m2\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vfloat32m4\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vfloat32m8\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfmsac.\+vf vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_af3e484b4e582d81cc4a6a518cd547819}\label{riscv__vector_8h_af3e484b4e582d81cc4a6a518cd547819}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfmsac\_vf\_f32m1\_m@{vfmsac\_vf\_f32m1\_m}}
\index{vfmsac\_vf\_f32m1\_m@{vfmsac\_vf\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfmsac\_vf\_f32m1\_m()}{vfmsac\_vf\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfmsac\+\_\+vf\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{acc,  }\item[{float32\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{FP}} multiply-\/subtract-\/accumulator, overwrites subtrahend(带掩码) ~\newline


{\bfseries{vfmsac\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m1\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m2\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m4\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m8\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfmsac.\+vf vd, rs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_aaf87a6f3f6df6c10b0b4c97fd2ff9b06}\label{riscv__vector_8h_aaf87a6f3f6df6c10b0b4c97fd2ff9b06}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfmsac\_vv\_f32m1@{vfmsac\_vv\_f32m1}}
\index{vfmsac\_vv\_f32m1@{vfmsac\_vv\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfmsac\_vv\_f32m1()}{vfmsac\_vv\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfmsac\+\_\+vv\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{acc,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{FP}} multiply-\/subtract-\/accumulator, overwrites subtrahend ~\newline


{\bfseries{vfmsac\+\_\+vv\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vfloat32m1\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vfloat32m2\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vfloat32m4\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vfloat32m8\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfmsac.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a7459dbc2b24e21835b575bc679998634}\label{riscv__vector_8h_a7459dbc2b24e21835b575bc679998634}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfmsac\_vv\_f32m1\_m@{vfmsac\_vv\_f32m1\_m}}
\index{vfmsac\_vv\_f32m1\_m@{vfmsac\_vv\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfmsac\_vv\_f32m1\_m()}{vfmsac\_vv\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfmsac\+\_\+vv\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{acc,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{FP}} multiply-\/subtract-\/accumulator, overwrites subtrahend(带掩码) ~\newline


{\bfseries{vfmsac\+\_\+vv\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m1\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m2\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m4\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m8\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfmsac.\+vv vd, vs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a797d3e66d64bb80a5aba0329a74bae16}\label{riscv__vector_8h_a797d3e66d64bb80a5aba0329a74bae16}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfmsub\_vf\_f32m1@{vfmsub\_vf\_f32m1}}
\index{vfmsub\_vf\_f32m1@{vfmsub\_vf\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfmsub\_vf\_f32m1()}{vfmsub\_vf\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfmsub\+\_\+vf\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{acc,  }\item[{float32\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{FP}} multiply-\/sub, overwrites multiplicand ~\newline


{\bfseries{vfmsub\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vfloat32m1\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vfloat32m2\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vfloat32m4\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vfloat32m8\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfmsub.\+vf vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a8279f2f61da564017c952caf4993903e}\label{riscv__vector_8h_a8279f2f61da564017c952caf4993903e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfmsub\_vf\_f32m1\_m@{vfmsub\_vf\_f32m1\_m}}
\index{vfmsub\_vf\_f32m1\_m@{vfmsub\_vf\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfmsub\_vf\_f32m1\_m()}{vfmsub\_vf\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfmsub\+\_\+vf\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{acc,  }\item[{float32\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{FP}} multiply-\/sub, overwrites multiplicand(带掩码) ~\newline


{\bfseries{vfmsub\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m1\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m2\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m4\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m8\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfmsub.\+vf vd, rs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a27dbcf4e6c326d03474dd73610116d5b}\label{riscv__vector_8h_a27dbcf4e6c326d03474dd73610116d5b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfmsub\_vv\_f32m1@{vfmsub\_vv\_f32m1}}
\index{vfmsub\_vv\_f32m1@{vfmsub\_vv\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfmsub\_vv\_f32m1()}{vfmsub\_vv\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfmsub\+\_\+vv\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{acc,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{FP}} multiply-\/sub, overwrites multiplicand ~\newline


{\bfseries{vfmsub\+\_\+vv\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vfloat32m1\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vfloat32m2\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vfloat32m4\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vfloat32m8\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfmsub.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a001a5d19459c6b85ac8654cb2eb256f2}\label{riscv__vector_8h_a001a5d19459c6b85ac8654cb2eb256f2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfmsub\_vv\_f32m1\_m@{vfmsub\_vv\_f32m1\_m}}
\index{vfmsub\_vv\_f32m1\_m@{vfmsub\_vv\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfmsub\_vv\_f32m1\_m()}{vfmsub\_vv\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfmsub\+\_\+vv\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{acc,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{FP}} multiply-\/sub, overwrites multiplicand(带掩码) ~\newline


{\bfseries{vfmsub\+\_\+vv\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m1\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m2\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m4\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m8\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfmsub.\+vv vd, vs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_aab10724311cc791c7bc67968bcfc53b4}\label{riscv__vector_8h_aab10724311cc791c7bc67968bcfc53b4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfmul\_vf\_f32m1@{vfmul\_vf\_f32m1}}
\index{vfmul\_vf\_f32m1@{vfmul\_vf\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfmul\_vf\_f32m1()}{vfmul\_vf\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfmul\+\_\+vf\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{float32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Multiply

{\bfseries{vfmul\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfmul.\+vf vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a85b0ab51f23c630dc6e26f8f8b858b70}\label{riscv__vector_8h_a85b0ab51f23c630dc6e26f8f8b858b70}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfmul\_vf\_f32m1\_m@{vfmul\_vf\_f32m1\_m}}
\index{vfmul\_vf\_f32m1\_m@{vfmul\_vf\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfmul\_vf\_f32m1\_m()}{vfmul\_vf\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfmul\+\_\+vf\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{float32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Multiply(带掩码)

{\bfseries{vfmul\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfmul.\+vf vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_aefaaf656979b043d9ca36e82bfffdc8d}\label{riscv__vector_8h_aefaaf656979b043d9ca36e82bfffdc8d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfmul\_vv\_f32m1@{vfmul\_vv\_f32m1}}
\index{vfmul\_vv\_f32m1@{vfmul\_vv\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfmul\_vv\_f32m1()}{vfmul\_vv\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfmul\+\_\+vv\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Multiply Instructions

{\bfseries{vfmul\+\_\+vv\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfmul.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a3ee7a42c6b9f84b8b303ed9f05a9dfc9}\label{riscv__vector_8h_a3ee7a42c6b9f84b8b303ed9f05a9dfc9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfmul\_vv\_f32m1\_m@{vfmul\_vv\_f32m1\_m}}
\index{vfmul\_vv\_f32m1\_m@{vfmul\_vv\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfmul\_vv\_f32m1\_m()}{vfmul\_vv\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfmul\+\_\+vv\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Multiply(带掩码)

{\bfseries{vfmul\+\_\+vv\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfmul.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a5a59df5843e5c71925e6b5dfba4be2d6}\label{riscv__vector_8h_a5a59df5843e5c71925e6b5dfba4be2d6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfmv\_f\_s\_f32m1@{vfmv\_f\_s\_f32m1}}
\index{vfmv\_f\_s\_f32m1@{vfmv\_f\_s\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfmv\_f\_s\_f32m1()}{vfmv\_f\_s\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 float32\+\_\+t vfmv\+\_\+f\+\_\+s\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Scalar Move Instructions

{\bfseries{vfmv\+\_\+f\+\_\+s\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 返回值：float32\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 返回值：float32\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 返回值：float32\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 返回值：float32\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfmv.\+f.\+s rd, vs2 \mbox{\Hypertarget{riscv__vector_8h_a8d65cdcdd89073a045fec1aac07d00fc}\label{riscv__vector_8h_a8d65cdcdd89073a045fec1aac07d00fc}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfmv\_s\_f\_f32m1@{vfmv\_s\_f\_f32m1}}
\index{vfmv\_s\_f\_f32m1@{vfmv\_s\_f\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfmv\_s\_f\_f32m1()}{vfmv\_s\_f\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfmv\+\_\+s\+\_\+f\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{float32\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Scalar Move Instructions

{\bfseries{vfmv\+\_\+s\+\_\+f\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: float32\+\_\+t ~\newline
 返回值：vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: float32\+\_\+t ~\newline
 返回值：vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: float32\+\_\+t ~\newline
 返回值：vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: float32\+\_\+t ~\newline
 返回值：vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfmv.\+s.\+f vd, rs2 \mbox{\Hypertarget{riscv__vector_8h_a38d1fb8b9d59d8a046f3c6dddad2c577}\label{riscv__vector_8h_a38d1fb8b9d59d8a046f3c6dddad2c577}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfmv\_v\_f32m1@{vfmv\_v\_f32m1}}
\index{vfmv\_v\_f32m1@{vfmv\_v\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfmv\_v\_f32m1()}{vfmv\_v\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfmv\+\_\+v\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{float32\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Move

{\bfseries{vfmv\+\_\+v\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 返回值： vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfmv.\+v.\+f vd, rs1 \mbox{\Hypertarget{riscv__vector_8h_a48b6a3bc794aa21330239c30aab070af}\label{riscv__vector_8h_a48b6a3bc794aa21330239c30aab070af}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfncvt\_x\_f\_w\_f32m2@{vfncvt\_x\_f\_w\_f32m2}}
\index{vfncvt\_x\_f\_w\_f32m2@{vfncvt\_x\_f\_w\_f32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfncvt\_x\_f\_w\_f32m2()}{vfncvt\_x\_f\_w\_f32m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vfncvt\+\_\+x\+\_\+f\+\_\+w\+\_\+f32m2 (\begin{DoxyParamCaption}\item[{vfloat32m2\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Narrowing Floating-\/\+Point/\+Integer Type-\/\+Convert Instructions

{\bfseries{vfncvt\+\_\+x\+\_\+f\+\_\+w\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4 ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfncvt.\+x.\+f.\+w vd, vs2 \mbox{\Hypertarget{riscv__vector_8h_a8030ac06891e2e78c937043d6005a8d7}\label{riscv__vector_8h_a8030ac06891e2e78c937043d6005a8d7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfncvt\_x\_f\_w\_f32m2\_m@{vfncvt\_x\_f\_w\_f32m2\_m}}
\index{vfncvt\_x\_f\_w\_f32m2\_m@{vfncvt\_x\_f\_w\_f32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfncvt\_x\_f\_w\_f32m2\_m()}{vfncvt\_x\_f\_w\_f32m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vfncvt\+\_\+x\+\_\+f\+\_\+w\+\_\+f32m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m2\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Narrowing Floating-\/\+Point/\+Integer Type-\/\+Convert Instructions (带掩码)

{\bfseries{vfncvt\+\_\+x\+\_\+f\+\_\+w\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m4 ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfncvt.\+x.\+f.\+w vd, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a7443ac3f41b5fccaf342c2bd2f26d603}\label{riscv__vector_8h_a7443ac3f41b5fccaf342c2bd2f26d603}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfncvt\_xu\_f\_w\_f32m2@{vfncvt\_xu\_f\_w\_f32m2}}
\index{vfncvt\_xu\_f\_w\_f32m2@{vfncvt\_xu\_f\_w\_f32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfncvt\_xu\_f\_w\_f32m2()}{vfncvt\_xu\_f\_w\_f32m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vfncvt\+\_\+xu\+\_\+f\+\_\+w\+\_\+f32m2 (\begin{DoxyParamCaption}\item[{vfloat32m2\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Narrowing Floating-\/\+Point/\+Integer Type-\/\+Convert Instructions

{\bfseries{vfncvt\+\_\+xu\+\_\+f\+\_\+w\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4 ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfncvt.\+xu.\+f.\+w vd, vs2 \mbox{\Hypertarget{riscv__vector_8h_a700378aa96a395dd75a8a2f577122353}\label{riscv__vector_8h_a700378aa96a395dd75a8a2f577122353}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfncvt\_xu\_f\_w\_f32m2\_m@{vfncvt\_xu\_f\_w\_f32m2\_m}}
\index{vfncvt\_xu\_f\_w\_f32m2\_m@{vfncvt\_xu\_f\_w\_f32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfncvt\_xu\_f\_w\_f32m2\_m()}{vfncvt\_xu\_f\_w\_f32m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vfncvt\+\_\+xu\+\_\+f\+\_\+w\+\_\+f32m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m2\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Narrowing Floating-\/\+Point/\+Integer Type-\/\+Convert Instructions (带掩码)

{\bfseries{vfncvt\+\_\+xu\+\_\+f\+\_\+w\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m4 ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfncvt.\+xu.\+f.\+w vd, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_aac2b98981253480318fa4f6890f6e27c}\label{riscv__vector_8h_aac2b98981253480318fa4f6890f6e27c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfnmacc\_vf\_f32m1@{vfnmacc\_vf\_f32m1}}
\index{vfnmacc\_vf\_f32m1@{vfnmacc\_vf\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfnmacc\_vf\_f32m1()}{vfnmacc\_vf\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfnmacc\+\_\+vf\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{acc,  }\item[{float32\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{FP}} negate-\/(multiply-\/accumulate), overwrites subtrahend ~\newline


{\bfseries{vfnmacc\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vfloat32m1\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vfloat32m2\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vfloat32m4\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vfloat32m8\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfnmacc.\+vf vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a7cdffaec30949ebfbdce68edb1aa2181}\label{riscv__vector_8h_a7cdffaec30949ebfbdce68edb1aa2181}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfnmacc\_vf\_f32m1\_m@{vfnmacc\_vf\_f32m1\_m}}
\index{vfnmacc\_vf\_f32m1\_m@{vfnmacc\_vf\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfnmacc\_vf\_f32m1\_m()}{vfnmacc\_vf\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfnmacc\+\_\+vf\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{acc,  }\item[{float32\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{FP}} negate-\/(multiply-\/accumulate), overwrites subtrahend(带掩码) ~\newline


{\bfseries{vfnmacc\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m1\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m2\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m4\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m8\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfnmacc.\+vf vd, rs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a6182a666c11ac793866ec8a5af24e166}\label{riscv__vector_8h_a6182a666c11ac793866ec8a5af24e166}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfnmacc\_vv\_f32m1@{vfnmacc\_vv\_f32m1}}
\index{vfnmacc\_vv\_f32m1@{vfnmacc\_vv\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfnmacc\_vv\_f32m1()}{vfnmacc\_vv\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfnmacc\+\_\+vv\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{acc,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{FP}} negate-\/(multiply-\/accumulate), overwrites subtrahend ~\newline


{\bfseries{vfnmacc\+\_\+vv\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vfloat32m1\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vfloat32m2\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vfloat32m4\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vfloat32m8\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfnmacc.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_aa7c39d5fe783b14720e7b8f81ac88710}\label{riscv__vector_8h_aa7c39d5fe783b14720e7b8f81ac88710}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfnmacc\_vv\_f32m1\_m@{vfnmacc\_vv\_f32m1\_m}}
\index{vfnmacc\_vv\_f32m1\_m@{vfnmacc\_vv\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfnmacc\_vv\_f32m1\_m()}{vfnmacc\_vv\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfnmacc\+\_\+vv\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{acc,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{FP}} negate-\/(multiply-\/accumulate), overwrites subtrahend(带掩码) ~\newline


{\bfseries{vfnmacc\+\_\+vv\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m1\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m2\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m4\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m8\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfnmacc.\+vv vd, vs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_abbd96845d6364ec448a3cecc4e766a16}\label{riscv__vector_8h_abbd96845d6364ec448a3cecc4e766a16}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfnmadd\_vf\_f32m1@{vfnmadd\_vf\_f32m1}}
\index{vfnmadd\_vf\_f32m1@{vfnmadd\_vf\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfnmadd\_vf\_f32m1()}{vfnmadd\_vf\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfnmadd\+\_\+vf\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{acc,  }\item[{float32\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{FP}} negate-\/(multiply-\/add), overwrites multiplicand ~\newline


{\bfseries{vfnmadd\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vfloat32m1\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vfloat32m2\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vfloat32m4\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vfloat32m8\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfnmadd.\+vf vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_ab29156e8171d818c1fc5b2825d27df7c}\label{riscv__vector_8h_ab29156e8171d818c1fc5b2825d27df7c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfnmadd\_vf\_f32m1\_m@{vfnmadd\_vf\_f32m1\_m}}
\index{vfnmadd\_vf\_f32m1\_m@{vfnmadd\_vf\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfnmadd\_vf\_f32m1\_m()}{vfnmadd\_vf\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfnmadd\+\_\+vf\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{acc,  }\item[{float32\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{FP}} negate-\/(multiply-\/add), overwrites multiplicand(带掩码) ~\newline


{\bfseries{vfnmadd\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m1\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m2\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m4\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m8\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfnmadd.\+vf vd, rs1, vs2, vm ~\newline
 \mbox{\Hypertarget{riscv__vector_8h_a4f64d0001a5b5bca28edec01350e0d9a}\label{riscv__vector_8h_a4f64d0001a5b5bca28edec01350e0d9a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfnmadd\_vv\_f32m1@{vfnmadd\_vv\_f32m1}}
\index{vfnmadd\_vv\_f32m1@{vfnmadd\_vv\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfnmadd\_vv\_f32m1()}{vfnmadd\_vv\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfnmadd\+\_\+vv\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{acc,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{FP}} negate-\/(multiply-\/add), overwrites multiplicand ~\newline


{\bfseries{vfnmadd\+\_\+vv\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vfloat32m1\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vfloat32m2\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vfloat32m4\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vfloat32m8\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfnmadd.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_adc694f3309969c96bd77d6dd8c95a573}\label{riscv__vector_8h_adc694f3309969c96bd77d6dd8c95a573}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfnmadd\_vv\_f32m1\_m@{vfnmadd\_vv\_f32m1\_m}}
\index{vfnmadd\_vv\_f32m1\_m@{vfnmadd\_vv\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfnmadd\_vv\_f32m1\_m()}{vfnmadd\_vv\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfnmadd\+\_\+vv\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{acc,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{FP}} negate-\/(multiply-\/add), overwrites multiplicand(带掩码) ~\newline


{\bfseries{vfnmadd\+\_\+vv\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m1\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m2\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m4\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m8\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfnmadd.\+vv vd, vs1, vs2, vm ~\newline
 \mbox{\Hypertarget{riscv__vector_8h_afd52169b5a2924a972b21e9ff78b1345}\label{riscv__vector_8h_afd52169b5a2924a972b21e9ff78b1345}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfnmsac\_vf\_f32m1@{vfnmsac\_vf\_f32m1}}
\index{vfnmsac\_vf\_f32m1@{vfnmsac\_vf\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfnmsac\_vf\_f32m1()}{vfnmsac\_vf\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfnmsac\+\_\+vf\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{acc,  }\item[{float32\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{FP}} negate-\/(multiply-\/subtract-\/accumulator), overwrites minuend ~\newline


{\bfseries{vfnmsac\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vfloat32m1\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vfloat32m2\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vfloat32m4\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vfloat32m8\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfnmsac.\+vf vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_adde70f661af105f573e857ff01ecb697}\label{riscv__vector_8h_adde70f661af105f573e857ff01ecb697}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfnmsac\_vf\_f32m1\_m@{vfnmsac\_vf\_f32m1\_m}}
\index{vfnmsac\_vf\_f32m1\_m@{vfnmsac\_vf\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfnmsac\_vf\_f32m1\_m()}{vfnmsac\_vf\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfnmsac\+\_\+vf\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{acc,  }\item[{float32\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{FP}} negate-\/(multiply-\/subtract-\/accumulator), overwrites minuend(带掩码) ~\newline


{\bfseries{vfnmsac\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m1\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m2\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m4\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m8\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfnmsac.\+vf vd, rs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_aaff4c3278186b47c9bbab622a2c091c2}\label{riscv__vector_8h_aaff4c3278186b47c9bbab622a2c091c2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfnmsac\_vv\_f32m1@{vfnmsac\_vv\_f32m1}}
\index{vfnmsac\_vv\_f32m1@{vfnmsac\_vv\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfnmsac\_vv\_f32m1()}{vfnmsac\_vv\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfnmsac\+\_\+vv\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{acc,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{FP}} negate-\/(multiply-\/subtract-\/accumulator), overwrites minuend ~\newline


{\bfseries{vfnmsac\+\_\+vv\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vfloat32m1\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vfloat32m2\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vfloat32m4\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vfloat32m8\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfnmsac.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a5ad38370985328094b622ff0454f99b7}\label{riscv__vector_8h_a5ad38370985328094b622ff0454f99b7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfnmsac\_vv\_f32m1\_m@{vfnmsac\_vv\_f32m1\_m}}
\index{vfnmsac\_vv\_f32m1\_m@{vfnmsac\_vv\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfnmsac\_vv\_f32m1\_m()}{vfnmsac\_vv\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfnmsac\+\_\+vv\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{acc,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{FP}} negate-\/(multiply-\/subtract-\/accumulator), overwrites minuend(带掩码) ~\newline


{\bfseries{vfnmsac\+\_\+vv\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m1\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m2\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m4\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m8\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfnmsac.\+vv vd, vs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_ad769b9a4fac70eaf36706a8e0d2e6ec8}\label{riscv__vector_8h_ad769b9a4fac70eaf36706a8e0d2e6ec8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfnmsub\_vf\_f32m1@{vfnmsub\_vf\_f32m1}}
\index{vfnmsub\_vf\_f32m1@{vfnmsub\_vf\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfnmsub\_vf\_f32m1()}{vfnmsub\_vf\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfnmsub\+\_\+vf\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{acc,  }\item[{float32\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{FP}} negate-\/(multiply-\/sub), overwrites multiplicand ~\newline


{\bfseries{vfnmsub\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vfloat32m1\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vfloat32m2\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vfloat32m4\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vfloat32m8\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfnmsub.\+vf vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a05e36779d16d3179dbb6f0487157062b}\label{riscv__vector_8h_a05e36779d16d3179dbb6f0487157062b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfnmsub\_vf\_f32m1\_m@{vfnmsub\_vf\_f32m1\_m}}
\index{vfnmsub\_vf\_f32m1\_m@{vfnmsub\_vf\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfnmsub\_vf\_f32m1\_m()}{vfnmsub\_vf\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfnmsub\+\_\+vf\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{acc,  }\item[{float32\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{FP}} negate-\/(multiply-\/sub), overwrites multiplicand(带掩码) ~\newline


{\bfseries{vfnmsub\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m1\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m2\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m4\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m8\+\_\+t ~\newline
 op1\+: float32\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfnmsub.\+vf vd, rs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_ad310ae5a7358149e0810d96949ec5c24}\label{riscv__vector_8h_ad310ae5a7358149e0810d96949ec5c24}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfnmsub\_vv\_f32m1@{vfnmsub\_vv\_f32m1}}
\index{vfnmsub\_vv\_f32m1@{vfnmsub\_vv\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfnmsub\_vv\_f32m1()}{vfnmsub\_vv\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfnmsub\+\_\+vv\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{acc,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{FP}} negate-\/(multiply-\/sub), overwrites multiplicand ~\newline


{\bfseries{vfnmsub\+\_\+vv\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vfloat32m1\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vfloat32m2\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vfloat32m4\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vfloat32m8\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfnmsub.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_ab8d6368233193976ced721cb7dd95505}\label{riscv__vector_8h_ab8d6368233193976ced721cb7dd95505}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfnmsub\_vv\_f32m1\_m@{vfnmsub\_vv\_f32m1\_m}}
\index{vfnmsub\_vv\_f32m1\_m@{vfnmsub\_vv\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfnmsub\_vv\_f32m1\_m()}{vfnmsub\_vv\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfnmsub\+\_\+vv\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{acc,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{FP}} negate-\/(multiply-\/sub), overwrites multiplicand(带掩码) ~\newline


{\bfseries{vfnmsub\+\_\+vv\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m1\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m2\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m4\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vfloat32m8\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfnmsub.\+vv vd, vs1, vs2, vm ~\newline
 \mbox{\Hypertarget{riscv__vector_8h_a3b17663deec2706df1b4faee49474fae}\label{riscv__vector_8h_a3b17663deec2706df1b4faee49474fae}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfrdiv\_vf\_f32m1@{vfrdiv\_vf\_f32m1}}
\index{vfrdiv\_vf\_f32m1@{vfrdiv\_vf\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfrdiv\_vf\_f32m1()}{vfrdiv\_vf\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfrdiv\+\_\+vf\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{float32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Divide

{\bfseries{vfdiv\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfrdiv.\+vf vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_afb48f1c4c68c67caca24875e9868d86a}\label{riscv__vector_8h_afb48f1c4c68c67caca24875e9868d86a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfrdiv\_vf\_f32m1\_m@{vfrdiv\_vf\_f32m1\_m}}
\index{vfrdiv\_vf\_f32m1\_m@{vfrdiv\_vf\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfrdiv\_vf\_f32m1\_m()}{vfrdiv\_vf\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfrdiv\+\_\+vf\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{float32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Reverse Floating-\/point Divide(带掩码)

{\bfseries{vfrdiv\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfrdiv.\+vf vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a271163bb77ba23bea29d8ec996759f5d}\label{riscv__vector_8h_a271163bb77ba23bea29d8ec996759f5d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfredmax\_vs\_f32m1@{vfredmax\_vs\_f32m1}}
\index{vfredmax\_vs\_f32m1@{vfredmax\_vs\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfredmax\_vs\_f32m1()}{vfredmax\_vs\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfredmax\+\_\+vs\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Maximum}} value

{\bfseries{vfredmax\+\_\+vs\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfredmax.\+vs vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a466eee99863102b9b282286cf081bbc9}\label{riscv__vector_8h_a466eee99863102b9b282286cf081bbc9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfredmax\_vs\_f32m1\_m@{vfredmax\_vs\_f32m1\_m}}
\index{vfredmax\_vs\_f32m1\_m@{vfredmax\_vs\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfredmax\_vs\_f32m1\_m()}{vfredmax\_vs\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfredmax\+\_\+vs\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Maximum}} value (带掩码)

{\bfseries{vfredmax\+\_\+vs\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfredmax.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ab80fa1f10e733a72985584642f31629b}\label{riscv__vector_8h_ab80fa1f10e733a72985584642f31629b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfredmin\_vs\_f32m1@{vfredmin\_vs\_f32m1}}
\index{vfredmin\_vs\_f32m1@{vfredmin\_vs\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfredmin\_vs\_f32m1()}{vfredmin\_vs\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfredmin\+\_\+vs\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Minimum}} value

{\bfseries{vfredmin\+\_\+vs\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfredmin.\+vs vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_afeeaba8e4bac66079909fbf8859c8410}\label{riscv__vector_8h_afeeaba8e4bac66079909fbf8859c8410}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfredmin\_vs\_f32m1\_m@{vfredmin\_vs\_f32m1\_m}}
\index{vfredmin\_vs\_f32m1\_m@{vfredmin\_vs\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfredmin\_vs\_f32m1\_m()}{vfredmin\_vs\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfredmin\+\_\+vs\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Minimum}} value (带掩码)

{\bfseries{vfredmax\+\_\+vs\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfredmin.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_af7240628a9b5ac21850ad2bcbdb6f3a1}\label{riscv__vector_8h_af7240628a9b5ac21850ad2bcbdb6f3a1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfredosum\_vs\_f32m1@{vfredosum\_vs\_f32m1}}
\index{vfredosum\_vs\_f32m1@{vfredosum\_vs\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfredosum\_vs\_f32m1()}{vfredosum\_vs\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfredosum\+\_\+vs\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Ordered}} sum

{\bfseries{vfredosum\+\_\+vs\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfredosum.\+vs vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a6784bc0ac7f47789ea582eee8dbd65b1}\label{riscv__vector_8h_a6784bc0ac7f47789ea582eee8dbd65b1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfredosum\_vs\_f32m1\_m@{vfredosum\_vs\_f32m1\_m}}
\index{vfredosum\_vs\_f32m1\_m@{vfredosum\_vs\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfredosum\_vs\_f32m1\_m()}{vfredosum\_vs\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfredosum\+\_\+vs\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Ordered}} sum (带掩码)

{\bfseries{vfredosum\+\_\+vs\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfredosum.\+vs vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_ac73a88c463367c915954c070141e0dcc}\label{riscv__vector_8h_ac73a88c463367c915954c070141e0dcc}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfredsum\_vs\_f32m1@{vfredsum\_vs\_f32m1}}
\index{vfredsum\_vs\_f32m1@{vfredsum\_vs\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfredsum\_vs\_f32m1()}{vfredsum\_vs\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfredsum\+\_\+vs\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Unordered}} sum

{\bfseries{vfredsum\+\_\+vs\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfredsum.\+vs vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ad944fde9a94377bfb5e4813ca9fb958e}\label{riscv__vector_8h_ad944fde9a94377bfb5e4813ca9fb958e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfredsum\_vs\_f32m1\_m@{vfredsum\_vs\_f32m1\_m}}
\index{vfredsum\_vs\_f32m1\_m@{vfredsum\_vs\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfredsum\_vs\_f32m1\_m()}{vfredsum\_vs\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfredsum\+\_\+vs\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Unordered}} sum (带掩码)

{\bfseries{vfredmax\+\_\+vs\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfredosum.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a5845c54572a9b93ad1969c8d98c4e523}\label{riscv__vector_8h_a5845c54572a9b93ad1969c8d98c4e523}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfrsub\_vf\_f32m1@{vfrsub\_vf\_f32m1}}
\index{vfrsub\_vf\_f32m1@{vfrsub\_vf\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfrsub\_vf\_f32m1()}{vfrsub\_vf\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfrsub\+\_\+vf\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{float32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Reverse Subtract

{\bfseries{vfrsub\+\_\+vf\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值：vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值：vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值：vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值：vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfrsub.\+vf vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_acb0e346a7b2c3fa0348f64323e6e20ca}\label{riscv__vector_8h_acb0e346a7b2c3fa0348f64323e6e20ca}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfrsub\_vf\_f32m1\_m@{vfrsub\_vf\_f32m1\_m}}
\index{vfrsub\_vf\_f32m1\_m@{vfrsub\_vf\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfrsub\_vf\_f32m1\_m()}{vfrsub\_vf\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfrsub\+\_\+vf\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{float32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/point Reverse Subtract(带掩码)

{\bfseries{vfrsub\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfrsub.\+vf vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a4473d29fa685a9064c8eae1dd0985188}\label{riscv__vector_8h_a4473d29fa685a9064c8eae1dd0985188}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfsgnj\_vf\_f32m1@{vfsgnj\_vf\_f32m1}}
\index{vfsgnj\_vf\_f32m1@{vfsgnj\_vf\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfsgnj\_vf\_f32m1()}{vfsgnj\_vf\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfsgnj\+\_\+vf\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{float32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Sign-\/\+Injection Instructions

{\bfseries{vfsgnj\+\_\+vf\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfsgnj.\+vf vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a18ce87f44533c0214ad5296d37285998}\label{riscv__vector_8h_a18ce87f44533c0214ad5296d37285998}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfsgnj\_vf\_f32m1\_m@{vfsgnj\_vf\_f32m1\_m}}
\index{vfsgnj\_vf\_f32m1\_m@{vfsgnj\_vf\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfsgnj\_vf\_f32m1\_m()}{vfsgnj\_vf\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfsgnj\+\_\+vf\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{float32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Sign-\/\+Injection Instructions(带掩码)

{\bfseries{vfsgnj\+\_\+vf\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 op3\+: float32\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 op3\+: float32\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 op3\+: float32\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 op3\+: float32\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfsgnj.\+vf vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a282bc946f7a11c610d1aaf3f1fa16f61}\label{riscv__vector_8h_a282bc946f7a11c610d1aaf3f1fa16f61}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfsgnj\_vv\_f32m1@{vfsgnj\_vv\_f32m1}}
\index{vfsgnj\_vv\_f32m1@{vfsgnj\_vv\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfsgnj\_vv\_f32m1()}{vfsgnj\_vv\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfsgnj\+\_\+vv\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Sign-\/\+Injection Instructions

{\bfseries{vfsgnj\+\_\+vv\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfsgnj.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_aaecd570c8a4d7235cb3d98c0fd597092}\label{riscv__vector_8h_aaecd570c8a4d7235cb3d98c0fd597092}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfsgnj\_vv\_f32m1\_m@{vfsgnj\_vv\_f32m1\_m}}
\index{vfsgnj\_vv\_f32m1\_m@{vfsgnj\_vv\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfsgnj\_vv\_f32m1\_m()}{vfsgnj\_vv\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfsgnj\+\_\+vv\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Sign-\/\+Injection Instructions(带掩码)

{\bfseries{vfsgnj\+\_\+vv\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 op3\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 op3\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 op3\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 op3\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfsgnj.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_af64d3d3d9445dd7c9c776fdaeadbf6b2}\label{riscv__vector_8h_af64d3d3d9445dd7c9c776fdaeadbf6b2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfsgnjn\_vf\_f32m1@{vfsgnjn\_vf\_f32m1}}
\index{vfsgnjn\_vf\_f32m1@{vfsgnjn\_vf\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfsgnjn\_vf\_f32m1()}{vfsgnjn\_vf\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfsgnjn\+\_\+vf\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{float32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Sign-\/\+Injection Instructions

{\bfseries{vfsgnjn\+\_\+vf\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfsgnjn.\+vf vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_aef27dc4bb1bd7b88b4373b3246cd8007}\label{riscv__vector_8h_aef27dc4bb1bd7b88b4373b3246cd8007}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfsgnjn\_vf\_f32m1\_m@{vfsgnjn\_vf\_f32m1\_m}}
\index{vfsgnjn\_vf\_f32m1\_m@{vfsgnjn\_vf\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfsgnjn\_vf\_f32m1\_m()}{vfsgnjn\_vf\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfsgnjn\+\_\+vf\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{float32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Sign-\/\+Injection Instructions(带掩码)

{\bfseries{vfsgnjn\+\_\+vf\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 op3\+: float32\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 op3\+: float32\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 op3\+: float32\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 op3\+: float32\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfsgnjn.\+vf vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a181e0529525cd457f03a2c60a99f2c72}\label{riscv__vector_8h_a181e0529525cd457f03a2c60a99f2c72}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfsgnjn\_vv\_f32m1@{vfsgnjn\_vv\_f32m1}}
\index{vfsgnjn\_vv\_f32m1@{vfsgnjn\_vv\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfsgnjn\_vv\_f32m1()}{vfsgnjn\_vv\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfsgnjn\+\_\+vv\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Sign-\/\+Injection Instructions

{\bfseries{vfsgnjn\+\_\+vv\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfsgnjn.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_aa29c7e9832751fd1f42e1a2c61a25376}\label{riscv__vector_8h_aa29c7e9832751fd1f42e1a2c61a25376}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfsgnjn\_vv\_f32m1\_m@{vfsgnjn\_vv\_f32m1\_m}}
\index{vfsgnjn\_vv\_f32m1\_m@{vfsgnjn\_vv\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfsgnjn\_vv\_f32m1\_m()}{vfsgnjn\_vv\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfsgnjn\+\_\+vv\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Sign-\/\+Injection Instructions(带掩码)

{\bfseries{vfsgnjn\+\_\+vv\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 op3\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 op3\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 op3\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 op3\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfsgnjn.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a48eb2bf0ba8be4413ec2202e02eb2af0}\label{riscv__vector_8h_a48eb2bf0ba8be4413ec2202e02eb2af0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfsgnjx\_vf\_f32m1@{vfsgnjx\_vf\_f32m1}}
\index{vfsgnjx\_vf\_f32m1@{vfsgnjx\_vf\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfsgnjx\_vf\_f32m1()}{vfsgnjx\_vf\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfsgnjx\+\_\+vf\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{float32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Sign-\/\+Injection Instructions

{\bfseries{vfsgnjx\+\_\+vf\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfsgnjx.\+vf vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_aeccc2f7615bca36a0fee95d6292f4647}\label{riscv__vector_8h_aeccc2f7615bca36a0fee95d6292f4647}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfsgnjx\_vf\_f32m1\_m@{vfsgnjx\_vf\_f32m1\_m}}
\index{vfsgnjx\_vf\_f32m1\_m@{vfsgnjx\_vf\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfsgnjx\_vf\_f32m1\_m()}{vfsgnjx\_vf\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfsgnjx\+\_\+vf\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{float32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Sign-\/\+Injection Instructions(带掩码)

{\bfseries{vfsgnjx\+\_\+vf\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 op3\+: float32\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 op3\+: float32\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 op3\+: float32\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 op3\+: float32\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfsgnjx.\+vf vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a9000041793f2ab5e4d20e2411e25e04d}\label{riscv__vector_8h_a9000041793f2ab5e4d20e2411e25e04d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfsgnjx\_vv\_f32m1@{vfsgnjx\_vv\_f32m1}}
\index{vfsgnjx\_vv\_f32m1@{vfsgnjx\_vv\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfsgnjx\_vv\_f32m1()}{vfsgnjx\_vv\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfsgnjx\+\_\+vv\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Sign-\/\+Injection Instructions

{\bfseries{vfsgnjx\+\_\+vv\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfsgnjx.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a15f3ab0ed42ca4b9e145a42ef2ae77de}\label{riscv__vector_8h_a15f3ab0ed42ca4b9e145a42ef2ae77de}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfsgnjx\_vv\_f32m1\_m@{vfsgnjx\_vv\_f32m1\_m}}
\index{vfsgnjx\_vv\_f32m1\_m@{vfsgnjx\_vv\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfsgnjx\_vv\_f32m1\_m()}{vfsgnjx\_vv\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfsgnjx\+\_\+vv\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Sign-\/\+Injection Instructions(带掩码)

{\bfseries{vfsgnjx\+\_\+vv\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 op3\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 op3\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 op3\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 op3\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfsgnjx.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a2e2c53a2d75eae68d49dd4653b01b9a7}\label{riscv__vector_8h_a2e2c53a2d75eae68d49dd4653b01b9a7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfsqrt\_v\_f32m1@{vfsqrt\_v\_f32m1}}
\index{vfsqrt\_v\_f32m1@{vfsqrt\_v\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfsqrt\_v\_f32m1()}{vfsqrt\_v\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfsqrt\+\_\+v\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Square-\/\+Root Instruction

{\bfseries{vfsqrt\+\_\+v\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfsqrt.\+v vd, vs2 \mbox{\Hypertarget{riscv__vector_8h_a1c3ab6918736982a8c4a7507202e7aa5}\label{riscv__vector_8h_a1c3ab6918736982a8c4a7507202e7aa5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfsqrt\_v\_f32m1\_m@{vfsqrt\_v\_f32m1\_m}}
\index{vfsqrt\_v\_f32m1\_m@{vfsqrt\_v\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfsqrt\_v\_f32m1\_m()}{vfsqrt\_v\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfsqrt\+\_\+v\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Square-\/\+Root Instruction(带掩码)

{\bfseries{vfsqrt\+\_\+v\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfsqrt.\+v vd, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_ade7af21e01db2c4d0599fa1cb0b7ee0f}\label{riscv__vector_8h_ade7af21e01db2c4d0599fa1cb0b7ee0f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfsub\_vf\_f32m1@{vfsub\_vf\_f32m1}}
\index{vfsub\_vf\_f32m1@{vfsub\_vf\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfsub\_vf\_f32m1()}{vfsub\_vf\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfsub\+\_\+vf\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{float32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Subtract

{\bfseries{vfsub\+\_\+vf\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值：vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值：vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值：vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值：vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfsub.\+vf vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a7b2fdeb4359229e779ac4a6f498247a3}\label{riscv__vector_8h_a7b2fdeb4359229e779ac4a6f498247a3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfsub\_vf\_f32m1\_m@{vfsub\_vf\_f32m1\_m}}
\index{vfsub\_vf\_f32m1\_m@{vfsub\_vf\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfsub\_vf\_f32m1\_m()}{vfsub\_vf\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfsub\+\_\+vf\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{float32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Subtract(带掩码)

{\bfseries{vfsub\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfsub.\+vf vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a2d159053c51314c8f3588be492c3991b}\label{riscv__vector_8h_a2d159053c51314c8f3588be492c3991b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfsub\_vv\_f32m1@{vfsub\_vv\_f32m1}}
\index{vfsub\_vv\_f32m1@{vfsub\_vv\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfsub\_vv\_f32m1()}{vfsub\_vv\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfsub\+\_\+vv\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Subtract

{\bfseries{vfsub\+\_\+vv\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值：vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值：vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值：vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值：vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfsub.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a79fbf3acb45f58ee51dcfc786c2e8365}\label{riscv__vector_8h_a79fbf3acb45f58ee51dcfc786c2e8365}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfsub\_vv\_f32m1\_m@{vfsub\_vv\_f32m1\_m}}
\index{vfsub\_vv\_f32m1\_m@{vfsub\_vv\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfsub\_vv\_f32m1\_m()}{vfsub\_vv\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vfsub\+\_\+vv\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/point Subtract(带掩码)

{\bfseries{vfsub\+\_\+vv\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfsub.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_aedcbfb7c6977c3c89fcadbc1e7e0df07}\label{riscv__vector_8h_aedcbfb7c6977c3c89fcadbc1e7e0df07}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfwcvt\_f\_x\_v\_i16m1@{vfwcvt\_f\_x\_v\_i16m1}}
\index{vfwcvt\_f\_x\_v\_i16m1@{vfwcvt\_f\_x\_v\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfwcvt\_f\_x\_v\_i16m1()}{vfwcvt\_f\_x\_v\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m2\+\_\+t vfwcvt\+\_\+f\+\_\+x\+\_\+v\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} Floating-\/\+Point/\+Integer Type-\/\+Convert Instructions ~\newline


{\bfseries{vfwcvt\+\_\+f\+\_\+xu\+\_\+v\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfwcvt.\+f.\+x.\+v vd, vs2 \mbox{\Hypertarget{riscv__vector_8h_ad93fe11a5772989dc2c97c09c1127607}\label{riscv__vector_8h_ad93fe11a5772989dc2c97c09c1127607}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfwcvt\_f\_x\_v\_i16m1\_m@{vfwcvt\_f\_x\_v\_i16m1\_m}}
\index{vfwcvt\_f\_x\_v\_i16m1\_m@{vfwcvt\_f\_x\_v\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfwcvt\_f\_x\_v\_i16m1\_m()}{vfwcvt\_f\_x\_v\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m2\+\_\+t vfwcvt\+\_\+f\+\_\+x\+\_\+v\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} Floating-\/\+Point/\+Integer Type-\/\+Convert Instructions(带掩码) ~\newline


{\bfseries{vfwcvt\+\_\+f\+\_\+x\+\_\+v\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfwcvt.\+f.\+x.\+v vd, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_ab174a0cf1603f4ea088f260e22a72cad}\label{riscv__vector_8h_ab174a0cf1603f4ea088f260e22a72cad}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfwcvt\_f\_xu\_v\_u16m1@{vfwcvt\_f\_xu\_v\_u16m1}}
\index{vfwcvt\_f\_xu\_v\_u16m1@{vfwcvt\_f\_xu\_v\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfwcvt\_f\_xu\_v\_u16m1()}{vfwcvt\_f\_xu\_v\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m2\+\_\+t vfwcvt\+\_\+f\+\_\+xu\+\_\+v\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} Floating-\/\+Point/\+Integer Type-\/\+Convert Instructions ~\newline


{\bfseries{vfwcvt\+\_\+f\+\_\+xu\+\_\+v\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfcvt.\+f.\+x.\+v vd, vs2 \mbox{\Hypertarget{riscv__vector_8h_a52a831b2dd3d1eb9b92954fd1ba6f8dc}\label{riscv__vector_8h_a52a831b2dd3d1eb9b92954fd1ba6f8dc}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vfwcvt\_f\_xu\_v\_u16m1\_m@{vfwcvt\_f\_xu\_v\_u16m1\_m}}
\index{vfwcvt\_f\_xu\_v\_u16m1\_m@{vfwcvt\_f\_xu\_v\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vfwcvt\_f\_xu\_v\_u16m1\_m()}{vfwcvt\_f\_xu\_v\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m2\+\_\+t vfwcvt\+\_\+f\+\_\+xu\+\_\+v\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} Floating-\/\+Pouint/uinteger Type-\/\+Convert Instructions(带掩码) ~\newline


{\bfseries{vfwcvt\+\_\+f\+\_\+xu\+\_\+v\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 返回值： vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 返回值： vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 返回值： vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vfwcvt.\+f.\+xu.\+v vd, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a45a0b94a5f32428497dec730c69a6006}\label{riscv__vector_8h_a45a0b94a5f32428497dec730c69a6006}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vid\_v\_u16m1@{vid\_v\_u16m1}}
\index{vid\_v\_u16m1@{vid\_v\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vid\_v\_u16m1()}{vid\_v\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vid\+\_\+v\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Element Index Instructions ~\newline


{\bfseries{vid\+\_\+v\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 返回值： vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vid.\+v vd \mbox{\Hypertarget{riscv__vector_8h_a403f088a6f47964b9bc7cf8ba235c6ee}\label{riscv__vector_8h_a403f088a6f47964b9bc7cf8ba235c6ee}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vid\_v\_u16m1\_m@{vid\_v\_u16m1\_m}}
\index{vid\_v\_u16m1\_m@{vid\_v\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vid\_v\_u16m1\_m()}{vid\_v\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vid\+\_\+v\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Element Index Instruction ~\newline


{\bfseries{vid\+\_\+v\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 {\bfseries{mask\+:}} vmask\+\_\+t ~\newline
 返回值： vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 {\bfseries{mask\+:}} vmask\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 {\bfseries{mask\+:}} vmask\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 {\bfseries{mask\+:}} vmask\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vid.\+v vd, vm \mbox{\Hypertarget{riscv__vector_8h_a6395306944b3528ee2d0e17718b6f7b8}\label{riscv__vector_8h_a6395306944b3528ee2d0e17718b6f7b8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vid\_v\_u32m1@{vid\_v\_u32m1}}
\index{vid\_v\_u32m1@{vid\_v\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vid\_v\_u32m1()}{vid\_v\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vid\+\_\+v\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Element Index Instruction ~\newline


{\bfseries{vid\+\_\+v\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 返回值： vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vid.\+v vd \mbox{\Hypertarget{riscv__vector_8h_a19b33bf9c85f32d5e0a23e33c6ba50fd}\label{riscv__vector_8h_a19b33bf9c85f32d5e0a23e33c6ba50fd}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vid\_v\_u32m1\_m@{vid\_v\_u32m1\_m}}
\index{vid\_v\_u32m1\_m@{vid\_v\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vid\_v\_u32m1\_m()}{vid\_v\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vid\+\_\+v\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Element Index Instruction ~\newline


{\bfseries{vid\+\_\+v\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 {\bfseries{mask\+:}} vmask\+\_\+t ~\newline
 返回值： vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 {\bfseries{mask\+:}} vmask\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 {\bfseries{mask\+:}} vmask\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 {\bfseries{mask\+:}} vmask\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vid.\+v vd, vm \mbox{\Hypertarget{riscv__vector_8h_a5d8e979e8089b5cdc3114ffd25f658a8}\label{riscv__vector_8h_a5d8e979e8089b5cdc3114ffd25f658a8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vid\_v\_u8m1@{vid\_v\_u8m1}}
\index{vid\_v\_u8m1@{vid\_v\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vid\_v\_u8m1()}{vid\_v\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vid\+\_\+v\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Element Index Instruction ~\newline


{\bfseries{vid\+\_\+v\+\_\+u8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 返回值： vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 返回值： vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 返回值： vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 返回值： vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vid.\+v vd \mbox{\Hypertarget{riscv__vector_8h_af963f22b2f0700505ce5763968d9f179}\label{riscv__vector_8h_af963f22b2f0700505ce5763968d9f179}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vid\_v\_u8m1\_m@{vid\_v\_u8m1\_m}}
\index{vid\_v\_u8m1\_m@{vid\_v\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vid\_v\_u8m1\_m()}{vid\_v\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vid\+\_\+v\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Element Index Instruction ~\newline


{\bfseries{vid\+\_\+v\+\_\+u8\+:}} 

{\bfseries{L\+M\+UL}} = 1 {\bfseries{mask\+:}} vmask\+\_\+t ~\newline
 返回值： vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 {\bfseries{mask\+:}} vmask\+\_\+t ~\newline
 返回值： vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 {\bfseries{mask\+:}} vmask\+\_\+t ~\newline
 返回值： vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 {\bfseries{mask\+:}} vmask\+\_\+t ~\newline
 返回值： vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vid.\+v vd, vm \mbox{\Hypertarget{riscv__vector_8h_a8dd0674358a6225e8cb40d40a92b55a1}\label{riscv__vector_8h_a8dd0674358a6225e8cb40d40a92b55a1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!viota\_m@{viota\_m}}
\index{viota\_m@{viota\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{viota\_m()}{viota\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t viota\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{vmsif.\+m}} set-\/including-\/rst mask bit ~\newline


{\bfseries{viota\+\_\+m\+:}} 

~\newline
 op1\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 viota.\+m vd, vs2 \mbox{\Hypertarget{riscv__vector_8h_a167fc19d8873caa9e41511a66d2569b9}\label{riscv__vector_8h_a167fc19d8873caa9e41511a66d2569b9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!viota\_m\_m@{viota\_m\_m}}
\index{viota\_m\_m@{viota\_m\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{viota\_m\_m()}{viota\_m\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t viota\+\_\+m\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vmask\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{vmsif.\+m}} set-\/including-\/rst mask bit ~\newline


{\bfseries{viota\+\_\+m\+\_\+m\+:}} 

~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 viota.\+m vd, vs2, vm ~\newline
 \mbox{\Hypertarget{riscv__vector_8h_a72efc88bb5901f7dde8a56ebd7517de3}\label{riscv__vector_8h_a72efc88bb5901f7dde8a56ebd7517de3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vle\_v\_f32m1@{vle\_v\_f32m1}}
\index{vle\_v\_f32m1@{vle\_v\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vle\_v\_f32m1()}{vle\_v\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vle\+\_\+v\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{const float32\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{单位步长}}(unit-\/stride)load指令

{\bfseries{vle\+\_\+v\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: const float32\+\_\+t$\ast$ ~\newline
 返回值：vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: const float32\+\_\+t$\ast$ ~\newline
 返回值：vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: const float32\+\_\+t$\ast$ ~\newline
 返回值：vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: const float32\+\_\+t$\ast$ ~\newline
 返回值：vfloat32m1\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vle.\+v vd, (rs1) \mbox{\Hypertarget{riscv__vector_8h_aa897005fc1585ca144c3ad5be7994114}\label{riscv__vector_8h_aa897005fc1585ca144c3ad5be7994114}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vle\_v\_f32m1\_m@{vle\_v\_f32m1\_m}}
\index{vle\_v\_f32m1\_m@{vle\_v\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vle\_v\_f32m1\_m()}{vle\_v\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vle\+\_\+v\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{const float32\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{单位步长}}(unit-\/stride)load指令(带掩码)

{\bfseries{vle\+\_\+v\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const float32\+\_\+t$\ast$ ~\newline
 返回值：vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const float32\+\_\+t$\ast$ ~\newline
 返回值：vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const float32\+\_\+t$\ast$ ~\newline
 返回值：vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const float32\+\_\+t$\ast$ ~\newline
 返回值：vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vle.\+v vd, (rs1), vm \mbox{\Hypertarget{riscv__vector_8h_a2bc4681b9d62c9b6ac3b8582a76a188a}\label{riscv__vector_8h_a2bc4681b9d62c9b6ac3b8582a76a188a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vle\_v\_i16m1@{vle\_v\_i16m1}}
\index{vle\_v\_i16m1@{vle\_v\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vle\_v\_i16m1()}{vle\_v\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vle\+\_\+v\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{const int16\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{单位步长}}(unit-\/stride)load指令

{\bfseries{vle\+\_\+v\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: const int16\+\_\+t$\ast$ ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: const int16\+\_\+t$\ast$ ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: const int16\+\_\+t$\ast$ ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: const int16\+\_\+t$\ast$ ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vle.\+v vd, (rs1) \mbox{\Hypertarget{riscv__vector_8h_a7a76cf78695a508838083e346ccb8d9c}\label{riscv__vector_8h_a7a76cf78695a508838083e346ccb8d9c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vle\_v\_i16m1\_m@{vle\_v\_i16m1\_m}}
\index{vle\_v\_i16m1\_m@{vle\_v\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vle\_v\_i16m1\_m()}{vle\_v\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vle\+\_\+v\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{const int16\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{单位步长}}(unit-\/stride)load指令(带掩码)

{\bfseries{vle\+\_\+v\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int16\+\_\+t$\ast$ ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int16\+\_\+t$\ast$ ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int16\+\_\+t$\ast$ ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int16\+\_\+t$\ast$ ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vle.\+v vd, (rs1), vm \mbox{\Hypertarget{riscv__vector_8h_a1f03e9b0f4ec6a363eb2fc8edcc0a63f}\label{riscv__vector_8h_a1f03e9b0f4ec6a363eb2fc8edcc0a63f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vle\_v\_i32m1@{vle\_v\_i32m1}}
\index{vle\_v\_i32m1@{vle\_v\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vle\_v\_i32m1()}{vle\_v\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vle\+\_\+v\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{const int32\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{单位步长}}(unit-\/stride)load指令

{\bfseries{vle\+\_\+v\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: const int32\+\_\+t$\ast$ ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: const int32\+\_\+t$\ast$ ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: const int32\+\_\+t$\ast$ ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: const int32\+\_\+t$\ast$ ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vle.\+v vd, (rs1) \mbox{\Hypertarget{riscv__vector_8h_afd213f03341956cb001a8a503f67d61b}\label{riscv__vector_8h_afd213f03341956cb001a8a503f67d61b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vle\_v\_i32m1\_m@{vle\_v\_i32m1\_m}}
\index{vle\_v\_i32m1\_m@{vle\_v\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vle\_v\_i32m1\_m()}{vle\_v\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vle\+\_\+v\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{const int32\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{单位步长}}(unit-\/stride)load指令(带掩码)

{\bfseries{vle\+\_\+v\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int32\+\_\+t$\ast$ ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int32\+\_\+t$\ast$ ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int32\+\_\+t$\ast$ ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int32\+\_\+t$\ast$ ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vle.\+v vd, (rs1), vm \mbox{\Hypertarget{riscv__vector_8h_a996d01c0e161e5eead1d6094f2e23328}\label{riscv__vector_8h_a996d01c0e161e5eead1d6094f2e23328}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vle\_v\_i8m1@{vle\_v\_i8m1}}
\index{vle\_v\_i8m1@{vle\_v\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vle\_v\_i8m1()}{vle\_v\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vle\+\_\+v\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{const int8\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{单位步长}}(unit-\/stride)load指令

{\bfseries{vle\+\_\+v\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: const int8\+\_\+t$\ast$ ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: const int8\+\_\+t$\ast$ ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: const int8\+\_\+t$\ast$ ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: const int8\+\_\+t$\ast$ ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vle.\+v vd, (rs1) \mbox{\Hypertarget{riscv__vector_8h_a8d924b65d8f59a7dae36b2cfd536910b}\label{riscv__vector_8h_a8d924b65d8f59a7dae36b2cfd536910b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vle\_v\_i8m1\_m@{vle\_v\_i8m1\_m}}
\index{vle\_v\_i8m1\_m@{vle\_v\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vle\_v\_i8m1\_m()}{vle\_v\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vle\+\_\+v\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{const int8\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{单位步长}}(unit-\/stride)load指令(带掩码)

{\bfseries{vle\+\_\+v\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int8\+\_\+t$\ast$ ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int8\+\_\+t$\ast$ ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int8\+\_\+t$\ast$ ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int8\+\_\+t$\ast$ ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vle.\+v vd, (rs1), vm \mbox{\Hypertarget{riscv__vector_8h_a6c778c1b09c61669a819d3a18fc41e70}\label{riscv__vector_8h_a6c778c1b09c61669a819d3a18fc41e70}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vle\_v\_u16m1@{vle\_v\_u16m1}}
\index{vle\_v\_u16m1@{vle\_v\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vle\_v\_u16m1()}{vle\_v\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vle\+\_\+v\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{const uint16\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{单位步长}}(unit-\/stride)load指令

{\bfseries{vle\+\_\+v\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: const uint16\+\_\+t$\ast$ ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: const uint16\+\_\+t$\ast$ ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: const uint16\+\_\+t$\ast$ ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: const uint16\+\_\+t$\ast$ ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vle.\+v vd, (rs1) \mbox{\Hypertarget{riscv__vector_8h_ae9c614b6df8090813ab71535c93c2568}\label{riscv__vector_8h_ae9c614b6df8090813ab71535c93c2568}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vle\_v\_u16m1\_m@{vle\_v\_u16m1\_m}}
\index{vle\_v\_u16m1\_m@{vle\_v\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vle\_v\_u16m1\_m()}{vle\_v\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vle\+\_\+v\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{const uint16\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{单位步长}}(unit-\/stride)load指令(带掩码)

{\bfseries{vle\+\_\+v\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint16\+\_\+t$\ast$ ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint16\+\_\+t$\ast$ ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint16\+\_\+t$\ast$ ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint16\+\_\+t$\ast$ ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vle.\+v vd, (rs1), vm \mbox{\Hypertarget{riscv__vector_8h_af0a00b1c5dd4ae761b381bf0e4814060}\label{riscv__vector_8h_af0a00b1c5dd4ae761b381bf0e4814060}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vle\_v\_u32m1@{vle\_v\_u32m1}}
\index{vle\_v\_u32m1@{vle\_v\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vle\_v\_u32m1()}{vle\_v\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vle\+\_\+v\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{const uint32\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{单位步长}}(unit-\/stride)load指令

{\bfseries{vle\+\_\+v\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: const uint32\+\_\+t$\ast$ ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: const uint32\+\_\+t$\ast$ ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: const uint32\+\_\+t$\ast$ ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: const uint32\+\_\+t$\ast$ ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vle.\+v vd, (rs1) \mbox{\Hypertarget{riscv__vector_8h_a6b1de5dc2bbd2d6eac5bca4abc6c9f5b}\label{riscv__vector_8h_a6b1de5dc2bbd2d6eac5bca4abc6c9f5b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vle\_v\_u32m1\_m@{vle\_v\_u32m1\_m}}
\index{vle\_v\_u32m1\_m@{vle\_v\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vle\_v\_u32m1\_m()}{vle\_v\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vle\+\_\+v\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{const uint32\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{单位步长}}(unit-\/stride)load指令(带掩码)

{\bfseries{vle\+\_\+v\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint32\+\_\+t$\ast$ ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint32\+\_\+t$\ast$ ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint32\+\_\+t$\ast$ ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint32\+\_\+t$\ast$ ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vle.\+v vd, (rs1), vm \mbox{\Hypertarget{riscv__vector_8h_a72ae96bfe0c2aeb6311ddd4f98e78d3d}\label{riscv__vector_8h_a72ae96bfe0c2aeb6311ddd4f98e78d3d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vle\_v\_u8m1@{vle\_v\_u8m1}}
\index{vle\_v\_u8m1@{vle\_v\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vle\_v\_u8m1()}{vle\_v\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vle\+\_\+v\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{const uint8\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{单位步长}}(unit-\/stride)load指令

{\bfseries{vle\+\_\+v\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: const uint8\+\_\+t$\ast$ ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: const uint8\+\_\+t$\ast$ ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: const uint8\+\_\+t$\ast$ ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: const uint8\+\_\+t$\ast$ ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vle.\+v vd, (rs1) \mbox{\Hypertarget{riscv__vector_8h_a466a73bcb65dc4f186fca38a2f9431c6}\label{riscv__vector_8h_a466a73bcb65dc4f186fca38a2f9431c6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vle\_v\_u8m1\_m@{vle\_v\_u8m1\_m}}
\index{vle\_v\_u8m1\_m@{vle\_v\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vle\_v\_u8m1\_m()}{vle\_v\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vle\+\_\+v\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{const uint8\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{单位步长}}(unit-\/stride)load指令(带掩码)

{\bfseries{vle\+\_\+v\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint8\+\_\+t$\ast$ ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint8\+\_\+t$\ast$ ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint8\+\_\+t$\ast$ ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint8\+\_\+t$\ast$ ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vle.\+v vd, (rs1), vm \mbox{\Hypertarget{riscv__vector_8h_a301f523a36fa95f9c25697f61ac36e71}\label{riscv__vector_8h_a301f523a36fa95f9c25697f61ac36e71}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vleff\_v\_f32m1@{vleff\_v\_f32m1}}
\index{vleff\_v\_f32m1@{vleff\_v\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vleff\_v\_f32m1()}{vleff\_v\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vleff\+\_\+v\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{const float32\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{Unit-\/stride}} Fault-\/\+Only-\/\+First Loads

{\bfseries{vleff\+\_\+v\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: const float32\+\_\+t $\ast$ ~\newline
 返回值：vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: const float32\+\_\+t $\ast$ ~\newline
 返回值：vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: const float32\+\_\+t $\ast$ ~\newline
 返回值：vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: const float32\+\_\+t $\ast$ ~\newline
 返回值：vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vleff.\+v vd, (rs1) \mbox{\Hypertarget{riscv__vector_8h_a1cc9d127344906ed5267ea2e79ed2afc}\label{riscv__vector_8h_a1cc9d127344906ed5267ea2e79ed2afc}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vleff\_v\_f32m1\_m@{vleff\_v\_f32m1\_m}}
\index{vleff\_v\_f32m1\_m@{vleff\_v\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vleff\_v\_f32m1\_m()}{vleff\_v\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vleff\+\_\+v\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{const float32\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{Unit-\/stride}} Fault-\/\+Only-\/\+First Loads(带掩码)

{\bfseries{vleff\+\_\+v\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const float32\+\_\+t $\ast$ ~\newline
 返回值：vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const float32\+\_\+t $\ast$ ~\newline
 返回值：vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const float32\+\_\+t $\ast$ ~\newline
 返回值：vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const float32\+\_\+t $\ast$ ~\newline
 返回值：vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vleff.\+v vd, (rs1), vm \mbox{\Hypertarget{riscv__vector_8h_a04b3b657024caa63de3a19e979ae3a83}\label{riscv__vector_8h_a04b3b657024caa63de3a19e979ae3a83}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vleff\_v\_i16m1@{vleff\_v\_i16m1}}
\index{vleff\_v\_i16m1@{vleff\_v\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vleff\_v\_i16m1()}{vleff\_v\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vleff\+\_\+v\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{const int16\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{Unit-\/stride}} Fault-\/\+Only-\/\+First Loads

{\bfseries{vleff\+\_\+v\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: const int16\+\_\+t $\ast$ ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: const int16\+\_\+t $\ast$ ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: const int16\+\_\+t $\ast$ ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: const int16\+\_\+t $\ast$ ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vleff.\+v vd, (rs1) \mbox{\Hypertarget{riscv__vector_8h_a16f37fe3d3f8bc4322140d37f4bcb289}\label{riscv__vector_8h_a16f37fe3d3f8bc4322140d37f4bcb289}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vleff\_v\_i16m1\_m@{vleff\_v\_i16m1\_m}}
\index{vleff\_v\_i16m1\_m@{vleff\_v\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vleff\_v\_i16m1\_m()}{vleff\_v\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vleff\+\_\+v\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{const int16\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{Unit-\/stride}} Fault-\/\+Only-\/\+First Loads(带掩码)

{\bfseries{vleff\+\_\+v\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int16\+\_\+t $\ast$ ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int16\+\_\+t $\ast$ ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int16\+\_\+t $\ast$ ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int16\+\_\+t $\ast$ ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vleff.\+v vd, (rs1), vm \mbox{\Hypertarget{riscv__vector_8h_af12f73a2d1ec12418579c64911a93854}\label{riscv__vector_8h_af12f73a2d1ec12418579c64911a93854}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vleff\_v\_i32m1@{vleff\_v\_i32m1}}
\index{vleff\_v\_i32m1@{vleff\_v\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vleff\_v\_i32m1()}{vleff\_v\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vleff\+\_\+v\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{const int32\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{Unit-\/stride}} Fault-\/\+Only-\/\+First Loads

{\bfseries{vleff\+\_\+v\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: const int32\+\_\+t $\ast$ ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: const int32\+\_\+t $\ast$ ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: const int32\+\_\+t $\ast$ ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: const int32\+\_\+t $\ast$ ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vleff.\+v vd, (rs1) \mbox{\Hypertarget{riscv__vector_8h_a54513528669963f30ba0523dfbaae85e}\label{riscv__vector_8h_a54513528669963f30ba0523dfbaae85e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vleff\_v\_i32m1\_m@{vleff\_v\_i32m1\_m}}
\index{vleff\_v\_i32m1\_m@{vleff\_v\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vleff\_v\_i32m1\_m()}{vleff\_v\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vleff\+\_\+v\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{const int32\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{Unit-\/stride}} Fault-\/\+Only-\/\+First Loads(带掩码)

{\bfseries{vleff\+\_\+v\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int32\+\_\+t $\ast$ ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int32\+\_\+t $\ast$ ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int32\+\_\+t $\ast$ ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int32\+\_\+t $\ast$ ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vleff.\+v vd, (rs1), vm \mbox{\Hypertarget{riscv__vector_8h_a6bd12bbec366f58430c61d0b61149fd0}\label{riscv__vector_8h_a6bd12bbec366f58430c61d0b61149fd0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vleff\_v\_i8m1@{vleff\_v\_i8m1}}
\index{vleff\_v\_i8m1@{vleff\_v\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vleff\_v\_i8m1()}{vleff\_v\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vleff\+\_\+v\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{const int8\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{Unit-\/stride}} Fault-\/\+Only-\/\+First Loads

{\bfseries{vleff\+\_\+v\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: const int8\+\_\+t $\ast$ ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: const int8\+\_\+t $\ast$ ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: const int8\+\_\+t $\ast$ ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: const int8\+\_\+t $\ast$ ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vleff.\+v vd, (rs1) \mbox{\Hypertarget{riscv__vector_8h_a1ed8a42faea522e77e839398137b965d}\label{riscv__vector_8h_a1ed8a42faea522e77e839398137b965d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vleff\_v\_i8m1\_m@{vleff\_v\_i8m1\_m}}
\index{vleff\_v\_i8m1\_m@{vleff\_v\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vleff\_v\_i8m1\_m()}{vleff\_v\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vleff\+\_\+v\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{const int8\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{Unit-\/stride}} Fault-\/\+Only-\/\+First Loads(带掩码)

{\bfseries{vleff\+\_\+v\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int8\+\_\+t $\ast$ ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int8\+\_\+t $\ast$ ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int8\+\_\+t $\ast$ ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int8\+\_\+t $\ast$ ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vleff.\+v vd, (rs1), vm \mbox{\Hypertarget{riscv__vector_8h_a099e1d9416dce286c0077a01eb948b45}\label{riscv__vector_8h_a099e1d9416dce286c0077a01eb948b45}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vleff\_v\_u16m1@{vleff\_v\_u16m1}}
\index{vleff\_v\_u16m1@{vleff\_v\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vleff\_v\_u16m1()}{vleff\_v\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vleff\+\_\+v\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{const uint16\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{Unit-\/stride}} Fault-\/\+Only-\/\+First Loads

{\bfseries{vleff\+\_\+v\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: const uint16\+\_\+t $\ast$ ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: const uint16\+\_\+t $\ast$ ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: const uint16\+\_\+t $\ast$ ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: const uint16\+\_\+t $\ast$ ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vleff.\+v vd, (rs1) \mbox{\Hypertarget{riscv__vector_8h_a6f65762cba7cdd9661f0377274e8b605}\label{riscv__vector_8h_a6f65762cba7cdd9661f0377274e8b605}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vleff\_v\_u16m1\_m@{vleff\_v\_u16m1\_m}}
\index{vleff\_v\_u16m1\_m@{vleff\_v\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vleff\_v\_u16m1\_m()}{vleff\_v\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vleff\+\_\+v\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{const uint16\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{Unit-\/stride}} Fault-\/\+Only-\/\+First Loads(带掩码)

{\bfseries{vleff\+\_\+v\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint16\+\_\+t $\ast$ ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint16\+\_\+t $\ast$ ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint16\+\_\+t $\ast$ ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint16\+\_\+t $\ast$ ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vleff.\+v vd, (rs1), vm \mbox{\Hypertarget{riscv__vector_8h_a55a1e0375aa15692d36d3d7be014cc11}\label{riscv__vector_8h_a55a1e0375aa15692d36d3d7be014cc11}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vleff\_v\_u32m1@{vleff\_v\_u32m1}}
\index{vleff\_v\_u32m1@{vleff\_v\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vleff\_v\_u32m1()}{vleff\_v\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vleff\+\_\+v\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{const uint32\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{Unit-\/stride}} Fault-\/\+Only-\/\+First Loads

{\bfseries{vleff\+\_\+v\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: const uint32\+\_\+t $\ast$ ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: const uint32\+\_\+t $\ast$ ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: const uint32\+\_\+t $\ast$ ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: const uint32\+\_\+t $\ast$ ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vleff.\+v vd, (rs1) \mbox{\Hypertarget{riscv__vector_8h_a5a6aa88775100993a80e6ebd4206c7c0}\label{riscv__vector_8h_a5a6aa88775100993a80e6ebd4206c7c0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vleff\_v\_u32m1\_m@{vleff\_v\_u32m1\_m}}
\index{vleff\_v\_u32m1\_m@{vleff\_v\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vleff\_v\_u32m1\_m()}{vleff\_v\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vleff\+\_\+v\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{const uint32\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{Unit-\/stride}} Fault-\/\+Only-\/\+First Loads(带掩码)

{\bfseries{vleff\+\_\+v\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint32\+\_\+t $\ast$ ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint32\+\_\+t $\ast$ ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint32\+\_\+t $\ast$ ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint32\+\_\+t $\ast$ ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vleff.\+v vd, (rs1), vm \mbox{\Hypertarget{riscv__vector_8h_a746bb78b3c4ea11eb8ac44a910459193}\label{riscv__vector_8h_a746bb78b3c4ea11eb8ac44a910459193}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vleff\_v\_u8m1@{vleff\_v\_u8m1}}
\index{vleff\_v\_u8m1@{vleff\_v\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vleff\_v\_u8m1()}{vleff\_v\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vleff\+\_\+v\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{const uint8\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{Unit-\/stride}} Fault-\/\+Only-\/\+First Loads

{\bfseries{vleff\+\_\+v\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: const uint8\+\_\+t $\ast$ ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: const uint8\+\_\+t $\ast$ ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: const uint8\+\_\+t $\ast$ ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: const uint8\+\_\+t $\ast$ ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vleff.\+v vd, (rs1) \mbox{\Hypertarget{riscv__vector_8h_ad21e6b896266528b0a9ca0f028bda4d9}\label{riscv__vector_8h_ad21e6b896266528b0a9ca0f028bda4d9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vleff\_v\_u8m1\_m@{vleff\_v\_u8m1\_m}}
\index{vleff\_v\_u8m1\_m@{vleff\_v\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vleff\_v\_u8m1\_m()}{vleff\_v\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vleff\+\_\+v\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{const uint8\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{Unit-\/stride}} Fault-\/\+Only-\/\+First Loads(带掩码)

{\bfseries{vleff\+\_\+v\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint8\+\_\+t $\ast$ ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint8\+\_\+t $\ast$ ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint8\+\_\+t $\ast$ ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint8\+\_\+t $\ast$ ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vleff.\+v vd, (rs1), vm \mbox{\Hypertarget{riscv__vector_8h_a23cf328873b7c04ae68f99c53f3b2cd8}\label{riscv__vector_8h_a23cf328873b7c04ae68f99c53f3b2cd8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vlse\_v\_f32m1@{vlse\_v\_f32m1}}
\index{vlse\_v\_f32m1@{vlse\_v\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vlse\_v\_f32m1()}{vlse\_v\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vlse\+\_\+v\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{const float32\+\_\+t $\ast$}]{base,  }\item[{const int32\+\_\+t}]{stride }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} strided loads and stores

{\bfseries{vlse\+\_\+v\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: const float32\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 返回值：vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: const float32\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 返回值：vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: const float32\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 返回值：vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: const float32\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 返回值：vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vlse.\+v vd, (rs1), rs2 \mbox{\Hypertarget{riscv__vector_8h_a5f19eeec0ff4e91b1ca9d989d44955ae}\label{riscv__vector_8h_a5f19eeec0ff4e91b1ca9d989d44955ae}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vlse\_v\_f32m1\_m@{vlse\_v\_f32m1\_m}}
\index{vlse\_v\_f32m1\_m@{vlse\_v\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vlse\_v\_f32m1\_m()}{vlse\_v\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vlse\+\_\+v\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{const float32\+\_\+t $\ast$}]{base,  }\item[{const int32\+\_\+t}]{stride }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} strided loads and stores(带掩码)

{\bfseries{vlse\+\_\+v\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const float32\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 返回值：vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const float32\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 返回值：vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const float32\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 返回值：vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const float32\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 返回值：vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vlse.\+v vd, (rs1), rs2, vm \mbox{\Hypertarget{riscv__vector_8h_ae53a281322c644b200e09f147b98aa19}\label{riscv__vector_8h_ae53a281322c644b200e09f147b98aa19}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vlse\_v\_i16m1@{vlse\_v\_i16m1}}
\index{vlse\_v\_i16m1@{vlse\_v\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vlse\_v\_i16m1()}{vlse\_v\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vlse\+\_\+v\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{const int16\+\_\+t $\ast$}]{base,  }\item[{const int32\+\_\+t}]{stride }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} strided loads and stores

{\bfseries{vlse\+\_\+v\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: const int16\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: const int16\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: const int16\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: const int16\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vlse.\+v vd, (rs1), rs2 \mbox{\Hypertarget{riscv__vector_8h_a56b5d1a5792aac2c82e9b20fc9a0a307}\label{riscv__vector_8h_a56b5d1a5792aac2c82e9b20fc9a0a307}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vlse\_v\_i16m1\_m@{vlse\_v\_i16m1\_m}}
\index{vlse\_v\_i16m1\_m@{vlse\_v\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vlse\_v\_i16m1\_m()}{vlse\_v\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vlse\+\_\+v\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{const int16\+\_\+t $\ast$}]{base,  }\item[{const int32\+\_\+t}]{stride }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} strided loads and stores(带掩码)

{\bfseries{vlse\+\_\+v\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int16\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int16\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int16\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int16\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vlse.\+v vd, (rs1), rs2, vm \mbox{\Hypertarget{riscv__vector_8h_aafc7b7fae2811402c015117fb5c91446}\label{riscv__vector_8h_aafc7b7fae2811402c015117fb5c91446}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vlse\_v\_i32m1@{vlse\_v\_i32m1}}
\index{vlse\_v\_i32m1@{vlse\_v\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vlse\_v\_i32m1()}{vlse\_v\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vlse\+\_\+v\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{const int32\+\_\+t $\ast$}]{base,  }\item[{const int32\+\_\+t}]{stride }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} strided loads and stores

{\bfseries{vlse\+\_\+v\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: const int32\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: const int32\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: const int32\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: const int32\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vlse.\+v vd, (rs1), rs2 \mbox{\Hypertarget{riscv__vector_8h_a2777238128378e67c9f6022d241042e1}\label{riscv__vector_8h_a2777238128378e67c9f6022d241042e1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vlse\_v\_i32m1\_m@{vlse\_v\_i32m1\_m}}
\index{vlse\_v\_i32m1\_m@{vlse\_v\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vlse\_v\_i32m1\_m()}{vlse\_v\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vlse\+\_\+v\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{const int32\+\_\+t $\ast$}]{base,  }\item[{const int32\+\_\+t}]{stride }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} strided loads and stores(带掩码)

{\bfseries{vlse\+\_\+v\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int32\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int32\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int32\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int32\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vlse.\+v vd, (rs1), rs2, vm \mbox{\Hypertarget{riscv__vector_8h_a0b2e1d41183237831dc1b5df19964cfa}\label{riscv__vector_8h_a0b2e1d41183237831dc1b5df19964cfa}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vlse\_v\_i8m1@{vlse\_v\_i8m1}}
\index{vlse\_v\_i8m1@{vlse\_v\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vlse\_v\_i8m1()}{vlse\_v\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vlse\+\_\+v\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{const int8\+\_\+t $\ast$}]{base,  }\item[{const int32\+\_\+t}]{stride }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} strided loads and stores

{\bfseries{vlse\+\_\+v\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: const int8\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: const int8\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: const int8\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: const int8\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vlse.\+v vd, (rs1), rs2 \mbox{\Hypertarget{riscv__vector_8h_a7a9937d1449d100528a1a97eb7a13391}\label{riscv__vector_8h_a7a9937d1449d100528a1a97eb7a13391}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vlse\_v\_i8m1\_m@{vlse\_v\_i8m1\_m}}
\index{vlse\_v\_i8m1\_m@{vlse\_v\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vlse\_v\_i8m1\_m()}{vlse\_v\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vlse\+\_\+v\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{const int8\+\_\+t $\ast$}]{base,  }\item[{const int32\+\_\+t}]{stride }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} strided loads and stores(带掩码)

{\bfseries{vlse\+\_\+v\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int8\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int8\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int8\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int8\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vlse.\+v vd, (rs1), rs2, vm \mbox{\Hypertarget{riscv__vector_8h_a2e30abb26db64a379107879e1e0b9585}\label{riscv__vector_8h_a2e30abb26db64a379107879e1e0b9585}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vlse\_v\_u16m1@{vlse\_v\_u16m1}}
\index{vlse\_v\_u16m1@{vlse\_v\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vlse\_v\_u16m1()}{vlse\_v\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vlse\+\_\+v\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{const uint16\+\_\+t $\ast$}]{base,  }\item[{const int32\+\_\+t}]{stride }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} strided loads and stores

{\bfseries{vlse\+\_\+v\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: const uint16\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: const uint16\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: const uint16\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: const uint16\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vlse.\+v vd, (rs1), rs2 \mbox{\Hypertarget{riscv__vector_8h_ab3d6b75780b1883c600c357182294256}\label{riscv__vector_8h_ab3d6b75780b1883c600c357182294256}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vlse\_v\_u16m1\_m@{vlse\_v\_u16m1\_m}}
\index{vlse\_v\_u16m1\_m@{vlse\_v\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vlse\_v\_u16m1\_m()}{vlse\_v\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vlse\+\_\+v\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{const uint16\+\_\+t $\ast$}]{base,  }\item[{const int32\+\_\+t}]{stride }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} strided loads and stores(带掩码)

{\bfseries{vlse\+\_\+v\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint16\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint16\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint16\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint16\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vlse.\+v vd, (rs1), rs2, vm \mbox{\Hypertarget{riscv__vector_8h_a42fa35092349bf60d92dc9dd3e7a7cea}\label{riscv__vector_8h_a42fa35092349bf60d92dc9dd3e7a7cea}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vlse\_v\_u32m1@{vlse\_v\_u32m1}}
\index{vlse\_v\_u32m1@{vlse\_v\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vlse\_v\_u32m1()}{vlse\_v\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vlse\+\_\+v\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{const uint32\+\_\+t $\ast$}]{base,  }\item[{const int32\+\_\+t}]{stride }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} strided loads and stores

{\bfseries{vlse\+\_\+v\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: const uint32\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: const uint32\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: const uint32\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: const uint32\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vlse.\+v vd, (rs1), rs2 \mbox{\Hypertarget{riscv__vector_8h_a76b0043481744483b0e153cb78dbde67}\label{riscv__vector_8h_a76b0043481744483b0e153cb78dbde67}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vlse\_v\_u32m1\_m@{vlse\_v\_u32m1\_m}}
\index{vlse\_v\_u32m1\_m@{vlse\_v\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vlse\_v\_u32m1\_m()}{vlse\_v\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vlse\+\_\+v\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{const uint32\+\_\+t $\ast$}]{base,  }\item[{const int32\+\_\+t}]{stride }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} strided loads and stores(带掩码)

{\bfseries{vlse\+\_\+v\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint32\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint32\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint32\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint32\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vlse.\+v vd, (rs1), rs2, vm \mbox{\Hypertarget{riscv__vector_8h_a7dd9166e9a3c5e5985b0dc6c9de3ae92}\label{riscv__vector_8h_a7dd9166e9a3c5e5985b0dc6c9de3ae92}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vlse\_v\_u8m1@{vlse\_v\_u8m1}}
\index{vlse\_v\_u8m1@{vlse\_v\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vlse\_v\_u8m1()}{vlse\_v\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vlse\+\_\+v\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{const uint8\+\_\+t $\ast$}]{base,  }\item[{const int32\+\_\+t}]{stride }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} strided loads and stores

{\bfseries{vlse\+\_\+v\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: const uint8\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: const uint8\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: const uint8\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: const uint8\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vlse.\+v vd, (rs1), rs2 \mbox{\Hypertarget{riscv__vector_8h_a6f73d006d368477df30c2c2831544c4e}\label{riscv__vector_8h_a6f73d006d368477df30c2c2831544c4e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vlse\_v\_u8m1\_m@{vlse\_v\_u8m1\_m}}
\index{vlse\_v\_u8m1\_m@{vlse\_v\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vlse\_v\_u8m1\_m()}{vlse\_v\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vlse\+\_\+v\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{const uint8\+\_\+t $\ast$}]{base,  }\item[{const int32\+\_\+t}]{stride }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} strided loads and stores(带掩码)

{\bfseries{vlse\+\_\+v\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint8\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint8\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint8\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint8\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vlse.\+v vd, (rs1), rs2, vm \mbox{\Hypertarget{riscv__vector_8h_a8cefe21be22d9f3ceae03ba6ae821f5c}\label{riscv__vector_8h_a8cefe21be22d9f3ceae03ba6ae821f5c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vlxe\_v\_f32m1@{vlxe\_v\_f32m1}}
\index{vlxe\_v\_f32m1@{vlxe\_v\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vlxe\_v\_f32m1()}{vlxe\_v\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vlxe\+\_\+v\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{const float32\+\_\+t $\ast$}]{base,  }\item[{vuint32m1\+\_\+t}]{index }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} indexed loads and stores

{\bfseries{vlxe\+\_\+v\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: const float32\+\_\+t$\ast$ ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: const float32\+\_\+t$\ast$ ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: const float32\+\_\+t$\ast$ ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: const float32\+\_\+t$\ast$ ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vlxe.\+v vd, (rs1), vs2 \mbox{\Hypertarget{riscv__vector_8h_a943716302bc35030e0b4a638ecac60fe}\label{riscv__vector_8h_a943716302bc35030e0b4a638ecac60fe}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vlxe\_v\_f32m1\_m@{vlxe\_v\_f32m1\_m}}
\index{vlxe\_v\_f32m1\_m@{vlxe\_v\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vlxe\_v\_f32m1\_m()}{vlxe\_v\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vlxe\+\_\+v\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{const float32\+\_\+t $\ast$}]{base,  }\item[{vuint32m1\+\_\+t}]{index }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} indexed loads and stores(带掩码)

{\bfseries{vlxe\+\_\+v\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const float32\+\_\+t$\ast$ ~\newline
 op3\+: vuint32m1\+\_\+t ~\newline
 返回值：vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const float32\+\_\+t$\ast$ ~\newline
 op3\+: vuint32m2\+\_\+t ~\newline
 返回值：vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const float32\+\_\+t$\ast$ ~\newline
 op3\+: vuint32m4\+\_\+t ~\newline
 返回值：vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const float32\+\_\+t$\ast$ ~\newline
 op3\+: vuint32m8\+\_\+t ~\newline
 返回值：vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vlxe.\+v vd, (rs1), vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a623d88b1335aeb21d8d63ca251804dfe}\label{riscv__vector_8h_a623d88b1335aeb21d8d63ca251804dfe}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vlxe\_v\_i16m1@{vlxe\_v\_i16m1}}
\index{vlxe\_v\_i16m1@{vlxe\_v\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vlxe\_v\_i16m1()}{vlxe\_v\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vlxe\+\_\+v\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{const int16\+\_\+t $\ast$}]{base,  }\item[{vuint16m1\+\_\+t}]{index }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} indexed loads and stores

{\bfseries{vlxe\+\_\+v\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: const int16\+\_\+t$\ast$ ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: const int8\+\_\+t$\ast$ ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: const int8\+\_\+t$\ast$ ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: const int8\+\_\+t$\ast$ ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vlxe.\+v vd, (rs1), vs2 \mbox{\Hypertarget{riscv__vector_8h_af520a0429b37ae299f23880a08f9825a}\label{riscv__vector_8h_af520a0429b37ae299f23880a08f9825a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vlxe\_v\_i16m1\_m@{vlxe\_v\_i16m1\_m}}
\index{vlxe\_v\_i16m1\_m@{vlxe\_v\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vlxe\_v\_i16m1\_m()}{vlxe\_v\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vlxe\+\_\+v\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{const int16\+\_\+t $\ast$}]{base,  }\item[{vuint16m1\+\_\+t}]{index }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} indexed loads and stores(带掩码)

{\bfseries{vlxe\+\_\+v\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int16\+\_\+t$\ast$ ~\newline
 op3\+: vuint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int16\+\_\+t$\ast$ ~\newline
 op3\+: vuint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int16\+\_\+t$\ast$ ~\newline
 op3\+: vuint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int16\+\_\+t$\ast$ ~\newline
 op3\+: vuint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vlxe.\+v vd, (rs1), vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a7c3cc1fe50459b9c84c6542f48930b6b}\label{riscv__vector_8h_a7c3cc1fe50459b9c84c6542f48930b6b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vlxe\_v\_i32m1@{vlxe\_v\_i32m1}}
\index{vlxe\_v\_i32m1@{vlxe\_v\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vlxe\_v\_i32m1()}{vlxe\_v\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vlxe\+\_\+v\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{const int32\+\_\+t $\ast$}]{base,  }\item[{vuint32m1\+\_\+t}]{index }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} indexed loads and stores

{\bfseries{vlxe\+\_\+v\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: const int32\+\_\+t$\ast$ ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: const int32\+\_\+t$\ast$ ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: const int32\+\_\+t$\ast$ ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: const int32\+\_\+t$\ast$ ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vlxe.\+v vd, (rs1), vs2 \mbox{\Hypertarget{riscv__vector_8h_ac6915c443a0638e8ad72a769fd72d3a7}\label{riscv__vector_8h_ac6915c443a0638e8ad72a769fd72d3a7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vlxe\_v\_i32m1\_m@{vlxe\_v\_i32m1\_m}}
\index{vlxe\_v\_i32m1\_m@{vlxe\_v\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vlxe\_v\_i32m1\_m()}{vlxe\_v\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vlxe\+\_\+v\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{const int32\+\_\+t $\ast$}]{base,  }\item[{vuint32m1\+\_\+t}]{index }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} indexed loads and stores(带掩码)

{\bfseries{vlxe\+\_\+v\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int32\+\_\+t$\ast$ ~\newline
 op3\+: vuint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int32\+\_\+t$\ast$ ~\newline
 op3\+: vuint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int32\+\_\+t$\ast$ ~\newline
 op3\+: vuint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int32\+\_\+t$\ast$ ~\newline
 op3\+: vuint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vlxe.\+v vd, (rs1), vs2, vm \mbox{\Hypertarget{riscv__vector_8h_ac35e12d52daec3869d1a0390a9d9be24}\label{riscv__vector_8h_ac35e12d52daec3869d1a0390a9d9be24}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vlxe\_v\_i8m1@{vlxe\_v\_i8m1}}
\index{vlxe\_v\_i8m1@{vlxe\_v\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vlxe\_v\_i8m1()}{vlxe\_v\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vlxe\+\_\+v\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{const int8\+\_\+t $\ast$}]{base,  }\item[{vuint8m1\+\_\+t}]{index }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} indexed loads and stores

{\bfseries{vlxe\+\_\+v\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: const int8\+\_\+t$\ast$ ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: const int8\+\_\+t$\ast$ ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: const int8\+\_\+t$\ast$ ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: const int8\+\_\+t$\ast$ ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vlxe.\+v vd, (rs1), vs2 \mbox{\Hypertarget{riscv__vector_8h_aad5181afb475e87cca6a5c579b6993b9}\label{riscv__vector_8h_aad5181afb475e87cca6a5c579b6993b9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vlxe\_v\_i8m1\_m@{vlxe\_v\_i8m1\_m}}
\index{vlxe\_v\_i8m1\_m@{vlxe\_v\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vlxe\_v\_i8m1\_m()}{vlxe\_v\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vlxe\+\_\+v\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{const int8\+\_\+t $\ast$}]{base,  }\item[{vuint8m1\+\_\+t}]{index }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} indexed loads and stores(带掩码)

{\bfseries{vlxe\+\_\+v\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int8\+\_\+t$\ast$ ~\newline
 op3\+: vuint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int8\+\_\+t$\ast$ ~\newline
 op3\+: vuint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int8\+\_\+t$\ast$ ~\newline
 op3\+: vuint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const int8\+\_\+t$\ast$ ~\newline
 op3\+: vuint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vlxe.\+v vd, (rs1), vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a5b85e494528b840c464b55a41a0cdd43}\label{riscv__vector_8h_a5b85e494528b840c464b55a41a0cdd43}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vlxe\_v\_u16m1@{vlxe\_v\_u16m1}}
\index{vlxe\_v\_u16m1@{vlxe\_v\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vlxe\_v\_u16m1()}{vlxe\_v\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vlxe\+\_\+v\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{const uint16\+\_\+t $\ast$}]{base,  }\item[{vuint16m1\+\_\+t}]{index }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} indexed loads and stores

{\bfseries{vlxe\+\_\+v\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: const uint16\+\_\+t$\ast$ ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: const uint16\+\_\+t$\ast$ ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: const uint16\+\_\+t$\ast$ ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: const uint16\+\_\+t$\ast$ ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vlxe.\+v vd, (rs1), vs2 \mbox{\Hypertarget{riscv__vector_8h_a63a31d7723ec45357d1f7273e493e8a2}\label{riscv__vector_8h_a63a31d7723ec45357d1f7273e493e8a2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vlxe\_v\_u16m1\_m@{vlxe\_v\_u16m1\_m}}
\index{vlxe\_v\_u16m1\_m@{vlxe\_v\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vlxe\_v\_u16m1\_m()}{vlxe\_v\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vlxe\+\_\+v\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{const uint16\+\_\+t $\ast$}]{base,  }\item[{vuint16m1\+\_\+t}]{index }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} indexed loads and stores(带掩码)

{\bfseries{vlxe\+\_\+v\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint16\+\_\+t$\ast$ ~\newline
 op3\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint16\+\_\+t$\ast$ ~\newline
 op3\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint16\+\_\+t$\ast$ ~\newline
 op3\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint16\+\_\+t$\ast$ ~\newline
 op3\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vlxe.\+v vd, (rs1), vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a65aaa9ec20af2eaf95384a4df6ac0f3e}\label{riscv__vector_8h_a65aaa9ec20af2eaf95384a4df6ac0f3e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vlxe\_v\_u32m1@{vlxe\_v\_u32m1}}
\index{vlxe\_v\_u32m1@{vlxe\_v\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vlxe\_v\_u32m1()}{vlxe\_v\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vlxe\+\_\+v\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{const uint32\+\_\+t $\ast$}]{base,  }\item[{vuint32m1\+\_\+t}]{index }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} indexed loads and stores

{\bfseries{vlxe\+\_\+v\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: const uint32\+\_\+t$\ast$ ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: const uint32\+\_\+t$\ast$ ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: const uint32\+\_\+t$\ast$ ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: const uint32\+\_\+t$\ast$ ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vlxe.\+v vd, (rs1), vs2 \mbox{\Hypertarget{riscv__vector_8h_abf93dbb19f8f1aa88cc1c4fb0f30be41}\label{riscv__vector_8h_abf93dbb19f8f1aa88cc1c4fb0f30be41}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vlxe\_v\_u32m1\_m@{vlxe\_v\_u32m1\_m}}
\index{vlxe\_v\_u32m1\_m@{vlxe\_v\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vlxe\_v\_u32m1\_m()}{vlxe\_v\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vlxe\+\_\+v\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{const uint32\+\_\+t $\ast$}]{base,  }\item[{vuint32m1\+\_\+t}]{index }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} indexed loads and stores(带掩码)

{\bfseries{vlxe\+\_\+v\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint32\+\_\+t$\ast$ ~\newline
 op3\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint32\+\_\+t$\ast$ ~\newline
 op3\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint32\+\_\+t$\ast$ ~\newline
 op3\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint32\+\_\+t$\ast$ ~\newline
 op3\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vlxe.\+v vd, (rs1), vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a9314a527dd77a729efabec194c55dacd}\label{riscv__vector_8h_a9314a527dd77a729efabec194c55dacd}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vlxe\_v\_u8m1@{vlxe\_v\_u8m1}}
\index{vlxe\_v\_u8m1@{vlxe\_v\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vlxe\_v\_u8m1()}{vlxe\_v\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vlxe\+\_\+v\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{const uint8\+\_\+t $\ast$}]{base,  }\item[{vuint8m1\+\_\+t}]{index }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} indexed loads and stores

{\bfseries{vlxe\+\_\+v\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: const uint8\+\_\+t$\ast$ ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: const uint8\+\_\+t$\ast$ ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: const uint8\+\_\+t$\ast$ ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: const uint8\+\_\+t$\ast$ ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vlxe.\+v vd, (rs1), vs2 \mbox{\Hypertarget{riscv__vector_8h_a0fc219ed74e2be8695c86982fd771bda}\label{riscv__vector_8h_a0fc219ed74e2be8695c86982fd771bda}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vlxe\_v\_u8m1\_m@{vlxe\_v\_u8m1\_m}}
\index{vlxe\_v\_u8m1\_m@{vlxe\_v\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vlxe\_v\_u8m1\_m()}{vlxe\_v\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vlxe\+\_\+v\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{const uint8\+\_\+t $\ast$}]{base,  }\item[{vuint8m1\+\_\+t}]{index }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} indexed loads and stores(带掩码)

{\bfseries{vlxe\+\_\+v\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint8\+\_\+t$\ast$ ~\newline
 op3\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint8\+\_\+t$\ast$ ~\newline
 op3\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint8\+\_\+t$\ast$ ~\newline
 op3\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: const uint8\+\_\+t$\ast$ ~\newline
 op3\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vlxe.\+v vd, (rs1), vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a3c10ea7c3baa611aad4030972be813cf}\label{riscv__vector_8h_a3c10ea7c3baa611aad4030972be813cf}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmacc\_vv\_i16m1@{vmacc\_vv\_i16m1}}
\index{vmacc\_vv\_i16m1@{vmacc\_vv\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmacc\_vv\_i16m1()}{vmacc\_vv\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vmacc\+\_\+vv\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{acc,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vmacc\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vint16m1\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vint16m2\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vint16m4\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vint16m8\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmacc.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_ac688a62b94c2e8994f1cc62ab1ce8b1e}\label{riscv__vector_8h_ac688a62b94c2e8994f1cc62ab1ce8b1e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmacc\_vv\_i16m1\_m@{vmacc\_vv\_i16m1\_m}}
\index{vmacc\_vv\_i16m1\_m@{vmacc\_vv\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmacc\_vv\_i16m1\_m()}{vmacc\_vv\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vmacc\+\_\+vv\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{acc,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vmacc\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m1\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m2\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m4\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m8\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmacc.\+vv vd, vs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a7957b97a234503da6e3f0ba46e8e6fb4}\label{riscv__vector_8h_a7957b97a234503da6e3f0ba46e8e6fb4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmacc\_vv\_i32m1@{vmacc\_vv\_i32m1}}
\index{vmacc\_vv\_i32m1@{vmacc\_vv\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmacc\_vv\_i32m1()}{vmacc\_vv\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vmacc\+\_\+vv\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{acc,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vmacc\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vint32m1\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vint32m2\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vint32m4\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vint32m8\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmacc.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_aaa614a137800158175c9436650a7532e}\label{riscv__vector_8h_aaa614a137800158175c9436650a7532e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmacc\_vv\_i32m1\_m@{vmacc\_vv\_i32m1\_m}}
\index{vmacc\_vv\_i32m1\_m@{vmacc\_vv\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmacc\_vv\_i32m1\_m()}{vmacc\_vv\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vmacc\+\_\+vv\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{acc,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vmacc\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m1\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m2\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m4\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m8\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmacc.\+vv vd, vs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a8768af1d13c5806ad1276e6a7729d9d4}\label{riscv__vector_8h_a8768af1d13c5806ad1276e6a7729d9d4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmacc\_vv\_i8m1@{vmacc\_vv\_i8m1}}
\index{vmacc\_vv\_i8m1@{vmacc\_vv\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmacc\_vv\_i8m1()}{vmacc\_vv\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vmacc\+\_\+vv\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{acc,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vmacc\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vint8m1\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vint8m2\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vint8m4\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vint8m8\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmacc.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a5189cd675746c579645a4c5fe471fb5f}\label{riscv__vector_8h_a5189cd675746c579645a4c5fe471fb5f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmacc\_vv\_i8m1\_m@{vmacc\_vv\_i8m1\_m}}
\index{vmacc\_vv\_i8m1\_m@{vmacc\_vv\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmacc\_vv\_i8m1\_m()}{vmacc\_vv\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vmacc\+\_\+vv\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{acc,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vmacc\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint8m1\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint8m2\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint8m4\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint8m8\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmacc.\+vv vd, vs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a00a0fb9b4d370633cb41403fb0c5448a}\label{riscv__vector_8h_a00a0fb9b4d370633cb41403fb0c5448a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmacc\_vv\_u16m1@{vmacc\_vv\_u16m1}}
\index{vmacc\_vv\_u16m1@{vmacc\_vv\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmacc\_vv\_u16m1()}{vmacc\_vv\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vmacc\+\_\+vv\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{acc,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vmacc\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vuint16m1\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vuint16m2\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vuint16m4\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vuint16m8\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmacc.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_ae44470102199f279d54e714c32e6c3d7}\label{riscv__vector_8h_ae44470102199f279d54e714c32e6c3d7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmacc\_vv\_u16m1\_m@{vmacc\_vv\_u16m1\_m}}
\index{vmacc\_vv\_u16m1\_m@{vmacc\_vv\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmacc\_vv\_u16m1\_m()}{vmacc\_vv\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vmacc\+\_\+vv\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{acc,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vmacc\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m1\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m2\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m4\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m8\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmacc.\+vv vd, vs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_ac2945f9c8d9f066f5ec778018e485250}\label{riscv__vector_8h_ac2945f9c8d9f066f5ec778018e485250}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmacc\_vv\_u32m1@{vmacc\_vv\_u32m1}}
\index{vmacc\_vv\_u32m1@{vmacc\_vv\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmacc\_vv\_u32m1()}{vmacc\_vv\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vmacc\+\_\+vv\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{acc,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vmacc\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vuint32m1\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vuint32m2\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vuint32m4\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vuint32m8\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmacc.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_aef00ce72237b24ade439aab6510c583c}\label{riscv__vector_8h_aef00ce72237b24ade439aab6510c583c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmacc\_vv\_u32m1\_m@{vmacc\_vv\_u32m1\_m}}
\index{vmacc\_vv\_u32m1\_m@{vmacc\_vv\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmacc\_vv\_u32m1\_m()}{vmacc\_vv\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vmacc\+\_\+vv\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{acc,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vmacc\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m1\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m2\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m4\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m8\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmacc.\+vv vd, vs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_afe244838fb8992bc675ae4f033daab14}\label{riscv__vector_8h_afe244838fb8992bc675ae4f033daab14}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmacc\_vv\_u8m1@{vmacc\_vv\_u8m1}}
\index{vmacc\_vv\_u8m1@{vmacc\_vv\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmacc\_vv\_u8m1()}{vmacc\_vv\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vmacc\+\_\+vv\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{acc,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vmacc\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vuint8m1\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vuint8m2\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vuint8m4\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vuint8m8\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmacc.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_ae3d25a1d2619bfe6affdc2068bd44396}\label{riscv__vector_8h_ae3d25a1d2619bfe6affdc2068bd44396}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmacc\_vv\_u8m1\_m@{vmacc\_vv\_u8m1\_m}}
\index{vmacc\_vv\_u8m1\_m@{vmacc\_vv\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmacc\_vv\_u8m1\_m()}{vmacc\_vv\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vmacc\+\_\+vv\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{acc,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vmacc\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint8m1\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint8m2\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint8m4\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint8m8\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmacc.\+vv vd, vs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a8d641ea81582f938f96c8a662b663585}\label{riscv__vector_8h_a8d641ea81582f938f96c8a662b663585}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmacc\_vx\_i16m1@{vmacc\_vx\_i16m1}}
\index{vmacc\_vx\_i16m1@{vmacc\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmacc\_vx\_i16m1()}{vmacc\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vmacc\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{acc,  }\item[{int16\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vmacc\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vint16m1\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vint16m2\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vint16m4\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vint16m8\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmacc.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_aef5e4dacbf73cee23b75f8efe9b8b3c3}\label{riscv__vector_8h_aef5e4dacbf73cee23b75f8efe9b8b3c3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmacc\_vx\_i16m1\_m@{vmacc\_vx\_i16m1\_m}}
\index{vmacc\_vx\_i16m1\_m@{vmacc\_vx\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmacc\_vx\_i16m1\_m()}{vmacc\_vx\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vmacc\+\_\+vx\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{acc,  }\item[{int16\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vmacc\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m1\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m2\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m4\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m8\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmacc.\+vx vd, rs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a047a1008745f041e854ab33b90e96a43}\label{riscv__vector_8h_a047a1008745f041e854ab33b90e96a43}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmacc\_vx\_i32m1@{vmacc\_vx\_i32m1}}
\index{vmacc\_vx\_i32m1@{vmacc\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmacc\_vx\_i32m1()}{vmacc\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vmacc\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{acc,  }\item[{int32\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vmacc\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vint32m1\+\_\+t ~\newline
 op1\+: int32\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vint32m2\+\_\+t ~\newline
 op1\+: int32\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vint32m4\+\_\+t ~\newline
 op1\+: int32\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vint32m8\+\_\+t ~\newline
 op1\+: int32\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmacc.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a29601ae30f6760512a546349bd4a4673}\label{riscv__vector_8h_a29601ae30f6760512a546349bd4a4673}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmacc\_vx\_i32m1\_m@{vmacc\_vx\_i32m1\_m}}
\index{vmacc\_vx\_i32m1\_m@{vmacc\_vx\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmacc\_vx\_i32m1\_m()}{vmacc\_vx\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vmacc\+\_\+vx\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{acc,  }\item[{int32\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vmacc\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m1\+\_\+t ~\newline
 op1\+: int32\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m2\+\_\+t ~\newline
 op1\+: int32\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m4\+\_\+t ~\newline
 op1\+: int32\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m8\+\_\+t ~\newline
 op1\+: int32\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmacc.\+vx vd, rs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_ad2d984a527fb2816991d28df9283c011}\label{riscv__vector_8h_ad2d984a527fb2816991d28df9283c011}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmacc\_vx\_i8m1@{vmacc\_vx\_i8m1}}
\index{vmacc\_vx\_i8m1@{vmacc\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmacc\_vx\_i8m1()}{vmacc\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vmacc\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{acc,  }\item[{int8\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vmacc\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vint8m1\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vint8m2\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vint8m4\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vint8m8\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmacc.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_af2914cb338d11086dc43006764704f36}\label{riscv__vector_8h_af2914cb338d11086dc43006764704f36}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmacc\_vx\_i8m1\_m@{vmacc\_vx\_i8m1\_m}}
\index{vmacc\_vx\_i8m1\_m@{vmacc\_vx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmacc\_vx\_i8m1\_m()}{vmacc\_vx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vmacc\+\_\+vx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{acc,  }\item[{int8\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vmacc\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint8m1\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint8m2\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint8m4\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint8m8\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmacc.\+vx vd, rs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_accd1e1278cb54278ab34001f2c789cf8}\label{riscv__vector_8h_accd1e1278cb54278ab34001f2c789cf8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmacc\_vx\_u16m1@{vmacc\_vx\_u16m1}}
\index{vmacc\_vx\_u16m1@{vmacc\_vx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmacc\_vx\_u16m1()}{vmacc\_vx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vmacc\+\_\+vx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{acc,  }\item[{uint16\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vmacc\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vuint16m1\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vuint16m2\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vuint16m4\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vuint16m8\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmacc.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a37d475b03c69d54a0c562eed362efb28}\label{riscv__vector_8h_a37d475b03c69d54a0c562eed362efb28}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmacc\_vx\_u16m1\_m@{vmacc\_vx\_u16m1\_m}}
\index{vmacc\_vx\_u16m1\_m@{vmacc\_vx\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmacc\_vx\_u16m1\_m()}{vmacc\_vx\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vmacc\+\_\+vx\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{acc,  }\item[{uint16\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vmacc\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m1\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m2\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m4\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m8\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmacc.\+vx vd, rs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_ae64c5def12f5f2106c660121fb84053c}\label{riscv__vector_8h_ae64c5def12f5f2106c660121fb84053c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmacc\_vx\_u32m1@{vmacc\_vx\_u32m1}}
\index{vmacc\_vx\_u32m1@{vmacc\_vx\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmacc\_vx\_u32m1()}{vmacc\_vx\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vmacc\+\_\+vx\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{acc,  }\item[{uint32\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vmacc\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vuint32m1\+\_\+t ~\newline
 op1\+: uint32\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vuint32m2\+\_\+t ~\newline
 op1\+: uint32\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vuint32m4\+\_\+t ~\newline
 op1\+: uint32\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vuint32m8\+\_\+t ~\newline
 op1\+: uint32\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmacc.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a738f071e84aa53f87424ec3f02e93b04}\label{riscv__vector_8h_a738f071e84aa53f87424ec3f02e93b04}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmacc\_vx\_u32m1\_m@{vmacc\_vx\_u32m1\_m}}
\index{vmacc\_vx\_u32m1\_m@{vmacc\_vx\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmacc\_vx\_u32m1\_m()}{vmacc\_vx\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vmacc\+\_\+vx\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{acc,  }\item[{uint32\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vmacc\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m1\+\_\+t ~\newline
 op1\+: uint32\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m2\+\_\+t ~\newline
 op1\+: uint32\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m4\+\_\+t ~\newline
 op1\+: uint32\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m8\+\_\+t ~\newline
 op1\+: uint32\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmacc.\+vx vd, rs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_aabdf3f58c72ee956ed41d8d32dd3c692}\label{riscv__vector_8h_aabdf3f58c72ee956ed41d8d32dd3c692}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmacc\_vx\_u8m1@{vmacc\_vx\_u8m1}}
\index{vmacc\_vx\_u8m1@{vmacc\_vx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmacc\_vx\_u8m1()}{vmacc\_vx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vmacc\+\_\+vx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{acc,  }\item[{uint8\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vmacc\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vuint8m1\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vuint8m2\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vuint8m4\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vuint8m8\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmacc.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_ada88a8672897f607c01c7e9b1c7738bf}\label{riscv__vector_8h_ada88a8672897f607c01c7e9b1c7738bf}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmacc\_vx\_u8m1\_m@{vmacc\_vx\_u8m1\_m}}
\index{vmacc\_vx\_u8m1\_m@{vmacc\_vx\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmacc\_vx\_u8m1\_m()}{vmacc\_vx\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vmacc\+\_\+vx\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{acc,  }\item[{uint8\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vmacc\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint8m1\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint8m2\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint8m4\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint8m8\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmacc.\+vx vd, rs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_aee117b48017f6bb70088282538425adf}\label{riscv__vector_8h_aee117b48017f6bb70088282538425adf}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vv\_i16m1@{vmadc\_vv\_i16m1}}
\index{vmadc\_vv\_i16m1@{vmadc\_vv\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vv\_i16m1()}{vmadc\_vv\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmadc\+\_\+vv\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} carry out in mask register format

{\bfseries{vmadc\+\_\+vv\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadc.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a78925e9f1fba2c13d21c39328ae7481b}\label{riscv__vector_8h_a78925e9f1fba2c13d21c39328ae7481b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vv\_i32m1@{vmadc\_vv\_i32m1}}
\index{vmadc\_vv\_i32m1@{vmadc\_vv\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vv\_i32m1()}{vmadc\_vv\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmadc\+\_\+vv\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} carry out in mask register format

{\bfseries{vmadc\+\_\+vv\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadc.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a35fa50e6c84365f343141748c1ab0ddd}\label{riscv__vector_8h_a35fa50e6c84365f343141748c1ab0ddd}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vv\_i8m1@{vmadc\_vv\_i8m1}}
\index{vmadc\_vv\_i8m1@{vmadc\_vv\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vv\_i8m1()}{vmadc\_vv\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmadc\+\_\+vv\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} carry out in mask register format

{\bfseries{vmadc\+\_\+vv\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadc.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ac6c24f273af83eb9d3cb2dc8b4d699e9}\label{riscv__vector_8h_ac6c24f273af83eb9d3cb2dc8b4d699e9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vv\_u16m1@{vmadc\_vv\_u16m1}}
\index{vmadc\_vv\_u16m1@{vmadc\_vv\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vv\_u16m1()}{vmadc\_vv\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmadc\+\_\+vv\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} carry out in mask register format

{\bfseries{vmadc\+\_\+vv\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadc.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ab3f5f514068dfefeac5f20d8e0390cfd}\label{riscv__vector_8h_ab3f5f514068dfefeac5f20d8e0390cfd}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vv\_u32m1@{vmadc\_vv\_u32m1}}
\index{vmadc\_vv\_u32m1@{vmadc\_vv\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vv\_u32m1()}{vmadc\_vv\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmadc\+\_\+vv\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} carry out in mask register format

{\bfseries{vmadc\+\_\+vv\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadc.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_aa3e64de4f895096d770a088eaeb51712}\label{riscv__vector_8h_aa3e64de4f895096d770a088eaeb51712}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vv\_u8m1@{vmadc\_vv\_u8m1}}
\index{vmadc\_vv\_u8m1@{vmadc\_vv\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vv\_u8m1()}{vmadc\_vv\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmadc\+\_\+vv\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} carry out in mask register format

{\bfseries{vmadc\+\_\+vv\+\_\+u8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadc.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a4761b1f097a1a2e412745280be96e6fd}\label{riscv__vector_8h_a4761b1f097a1a2e412745280be96e6fd}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vvm\_i16m1@{vmadc\_vvm\_i16m1}}
\index{vmadc\_vvm\_i16m1@{vmadc\_vvm\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vvm\_i16m1()}{vmadc\_vvm\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmadc\+\_\+vvm\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{carryin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} carry out in mask register format

{\bfseries{vmadc\+\_\+vvm\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadc.\+vvm vd, vs2, vs1, v0 \mbox{\Hypertarget{riscv__vector_8h_abca99e621e72234899b6330d60e0f364}\label{riscv__vector_8h_abca99e621e72234899b6330d60e0f364}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vvm\_i32m1@{vmadc\_vvm\_i32m1}}
\index{vmadc\_vvm\_i32m1@{vmadc\_vvm\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vvm\_i32m1()}{vmadc\_vvm\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmadc\+\_\+vvm\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{carryin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} carry out in mask register format

{\bfseries{vmadc\+\_\+vvm\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadc.\+vvm vd, vs2, vs1, v0 \mbox{\Hypertarget{riscv__vector_8h_a821def19350ecf7bfb4176b0366ef665}\label{riscv__vector_8h_a821def19350ecf7bfb4176b0366ef665}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vvm\_i8m1@{vmadc\_vvm\_i8m1}}
\index{vmadc\_vvm\_i8m1@{vmadc\_vvm\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vvm\_i8m1()}{vmadc\_vvm\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmadc\+\_\+vvm\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{carryin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} carry out in mask register format

{\bfseries{vmadc\+\_\+vvm\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadc.\+vvm vd, vs2, vs1, v0 \mbox{\Hypertarget{riscv__vector_8h_a7cf4952769a8a0a3cc66dc9db009c024}\label{riscv__vector_8h_a7cf4952769a8a0a3cc66dc9db009c024}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vvm\_u16m1@{vmadc\_vvm\_u16m1}}
\index{vmadc\_vvm\_u16m1@{vmadc\_vvm\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vvm\_u16m1()}{vmadc\_vvm\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmadc\+\_\+vvm\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{carryin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} carry out in mask register format

{\bfseries{vmadc\+\_\+vvm\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadc.\+vvm vd, vs2, vs1, v0 \mbox{\Hypertarget{riscv__vector_8h_ac7ef6f217f7d0d7915f0d3a12fb717f1}\label{riscv__vector_8h_ac7ef6f217f7d0d7915f0d3a12fb717f1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vvm\_u32m1@{vmadc\_vvm\_u32m1}}
\index{vmadc\_vvm\_u32m1@{vmadc\_vvm\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vvm\_u32m1()}{vmadc\_vvm\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmadc\+\_\+vvm\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{carryin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} carry out in mask register format

{\bfseries{vmadc\+\_\+vvm\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadc.\+vvm vd, vs2, vs1, v0 \mbox{\Hypertarget{riscv__vector_8h_a7e4c4dde31374259a5230af01ee3387f}\label{riscv__vector_8h_a7e4c4dde31374259a5230af01ee3387f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vvm\_u8m1@{vmadc\_vvm\_u8m1}}
\index{vmadc\_vvm\_u8m1@{vmadc\_vvm\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vvm\_u8m1()}{vmadc\_vvm\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmadc\+\_\+vvm\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{carryin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} carry out in mask register format

{\bfseries{vmadc\+\_\+vvm\+\_\+u8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadc.\+vvm vd, vs2, vs1, v0 \mbox{\Hypertarget{riscv__vector_8h_a0afc1643e7bad4bae75b7ad6e2962102}\label{riscv__vector_8h_a0afc1643e7bad4bae75b7ad6e2962102}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vx\_i16m1@{vmadc\_vx\_i16m1}}
\index{vmadc\_vx\_i16m1@{vmadc\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vx\_i16m1()}{vmadc\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmadc\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} carry out in mask register format

{\bfseries{vmadc\+\_\+vx\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadc.\+vx vd, vs2, rs1 ~\newline
 \mbox{\Hypertarget{riscv__vector_8h_a22299dc5033774b51487400d3d115c95}\label{riscv__vector_8h_a22299dc5033774b51487400d3d115c95}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vx\_i32m1@{vmadc\_vx\_i32m1}}
\index{vmadc\_vx\_i32m1@{vmadc\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vx\_i32m1()}{vmadc\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmadc\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} carry out in mask register format

{\bfseries{vmadc\+\_\+vx\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadc.\+vx vd, vs2, rs1 ~\newline
 \mbox{\Hypertarget{riscv__vector_8h_a5d03f41344baa3d1688f0d145bdec486}\label{riscv__vector_8h_a5d03f41344baa3d1688f0d145bdec486}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vx\_i8m1@{vmadc\_vx\_i8m1}}
\index{vmadc\_vx\_i8m1@{vmadc\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vx\_i8m1()}{vmadc\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmadc\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} carry out in mask register format

{\bfseries{vmadc\+\_\+vx\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadc.\+vx vd, vs2, rs1 ~\newline
 \mbox{\Hypertarget{riscv__vector_8h_aa3c542f25bf305421a37c965301c9b91}\label{riscv__vector_8h_aa3c542f25bf305421a37c965301c9b91}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vx\_u16m1@{vmadc\_vx\_u16m1}}
\index{vmadc\_vx\_u16m1@{vmadc\_vx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vx\_u16m1()}{vmadc\_vx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmadc\+\_\+vx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} carry out in mask register format

{\bfseries{vmadc\+\_\+vx\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadc.\+vx vd, vs2, rs1 ~\newline
 \mbox{\Hypertarget{riscv__vector_8h_a4c52340091571c4934109bbbdd734d89}\label{riscv__vector_8h_a4c52340091571c4934109bbbdd734d89}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vx\_u32m1@{vmadc\_vx\_u32m1}}
\index{vmadc\_vx\_u32m1@{vmadc\_vx\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vx\_u32m1()}{vmadc\_vx\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmadc\+\_\+vx\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} carry out in mask register format

{\bfseries{vmadc\+\_\+vx\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadc.\+vx vd, vs2, rs1 ~\newline
 \mbox{\Hypertarget{riscv__vector_8h_a0247691c89b59ed79f446f0ff7f91c85}\label{riscv__vector_8h_a0247691c89b59ed79f446f0ff7f91c85}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vx\_u8m1@{vmadc\_vx\_u8m1}}
\index{vmadc\_vx\_u8m1@{vmadc\_vx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vx\_u8m1()}{vmadc\_vx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmadc\+\_\+vx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} carry out in mask register format

{\bfseries{vmadc\+\_\+vx\+\_\+u8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadc.\+vx vd, vs2, rs1 ~\newline
 \mbox{\Hypertarget{riscv__vector_8h_af73670afd6285b010b06b54b1fef15fd}\label{riscv__vector_8h_af73670afd6285b010b06b54b1fef15fd}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vxm\_i16m1@{vmadc\_vxm\_i16m1}}
\index{vmadc\_vxm\_i16m1@{vmadc\_vxm\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vxm\_i16m1()}{vmadc\_vxm\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmadc\+\_\+vxm\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{carryin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} carry out in mask register format

{\bfseries{vmadc\+\_\+vxm\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadc.\+vxm vd, vs2, rs1, v0 \mbox{\Hypertarget{riscv__vector_8h_a27e997e8ed3f075cf98781ffc9e3af55}\label{riscv__vector_8h_a27e997e8ed3f075cf98781ffc9e3af55}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vxm\_i32m1@{vmadc\_vxm\_i32m1}}
\index{vmadc\_vxm\_i32m1@{vmadc\_vxm\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vxm\_i32m1()}{vmadc\_vxm\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmadc\+\_\+vxm\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{carryin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} carry out in mask register format

{\bfseries{vmadc\+\_\+vxm\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadc.\+vxm vd, vs2, rs1, v0 \mbox{\Hypertarget{riscv__vector_8h_af1f8275d32dad78f1b81c601ce70a434}\label{riscv__vector_8h_af1f8275d32dad78f1b81c601ce70a434}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vxm\_i8m1@{vmadc\_vxm\_i8m1}}
\index{vmadc\_vxm\_i8m1@{vmadc\_vxm\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vxm\_i8m1()}{vmadc\_vxm\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmadc\+\_\+vxm\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{carryin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} carry out in mask register format

{\bfseries{vmadc\+\_\+vxm\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadc.\+vxm vd, vs2, rs1, v0 \mbox{\Hypertarget{riscv__vector_8h_ade294b2f75ef9a312f5adbc67744d957}\label{riscv__vector_8h_ade294b2f75ef9a312f5adbc67744d957}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vxm\_u16m1@{vmadc\_vxm\_u16m1}}
\index{vmadc\_vxm\_u16m1@{vmadc\_vxm\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vxm\_u16m1()}{vmadc\_vxm\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmadc\+\_\+vxm\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{carryin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} carry out in mask register format

{\bfseries{vmadc\+\_\+vxm\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadc.\+vxm vd, vs2, rs1, v0 \mbox{\Hypertarget{riscv__vector_8h_aba7faee345b389e80e91609a1778aa94}\label{riscv__vector_8h_aba7faee345b389e80e91609a1778aa94}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vxm\_u32m1@{vmadc\_vxm\_u32m1}}
\index{vmadc\_vxm\_u32m1@{vmadc\_vxm\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vxm\_u32m1()}{vmadc\_vxm\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmadc\+\_\+vxm\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{carryin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} carry out in mask register format

{\bfseries{vmadc\+\_\+vxm\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadc.\+vxm vd, vs2, rs1, v0 \mbox{\Hypertarget{riscv__vector_8h_a1e6c047559ec4b0710d8fbf3867ec6f1}\label{riscv__vector_8h_a1e6c047559ec4b0710d8fbf3867ec6f1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadc\_vxm\_u8m1@{vmadc\_vxm\_u8m1}}
\index{vmadc\_vxm\_u8m1@{vmadc\_vxm\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadc\_vxm\_u8m1()}{vmadc\_vxm\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmadc\+\_\+vxm\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{carryin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} carry out in mask register format

{\bfseries{vmadc\+\_\+vxm\+\_\+u8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 carryin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadc.\+vxm vd, vs2, rs1, v0 \mbox{\Hypertarget{riscv__vector_8h_aff1f16f737a3c093f26e2196c440b82f}\label{riscv__vector_8h_aff1f16f737a3c093f26e2196c440b82f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadd\_vv\_i16m1@{vmadd\_vv\_i16m1}}
\index{vmadd\_vv\_i16m1@{vmadd\_vv\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadd\_vv\_i16m1()}{vmadd\_vv\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vmadd\+\_\+vv\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{acc,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vmadd\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vint16m1\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vint16m2\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vint16m4\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vint16m8\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadd.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_ab11e616e22ce6964c38ee17f5c676e6b}\label{riscv__vector_8h_ab11e616e22ce6964c38ee17f5c676e6b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadd\_vv\_i16m1\_m@{vmadd\_vv\_i16m1\_m}}
\index{vmadd\_vv\_i16m1\_m@{vmadd\_vv\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadd\_vv\_i16m1\_m()}{vmadd\_vv\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vmadd\+\_\+vv\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{acc,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vmadd\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m1\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m2\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m4\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m8\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadd.\+vv vd, vs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_afaf36c6ea8953c7bc98f070110502c18}\label{riscv__vector_8h_afaf36c6ea8953c7bc98f070110502c18}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadd\_vv\_i32m1@{vmadd\_vv\_i32m1}}
\index{vmadd\_vv\_i32m1@{vmadd\_vv\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadd\_vv\_i32m1()}{vmadd\_vv\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vmadd\+\_\+vv\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{acc,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vmadd\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vint32m1\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vint32m2\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vint32m4\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vint32m8\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadd.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_ab067e87354f7d1efa18b9dc3058a9f05}\label{riscv__vector_8h_ab067e87354f7d1efa18b9dc3058a9f05}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadd\_vv\_i32m1\_m@{vmadd\_vv\_i32m1\_m}}
\index{vmadd\_vv\_i32m1\_m@{vmadd\_vv\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadd\_vv\_i32m1\_m()}{vmadd\_vv\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vmadd\+\_\+vv\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{acc,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vmadd\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m1\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m2\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m4\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m8\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadd.\+vv vd, vs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a692907c899670d6e1b74bc8c7ce7396a}\label{riscv__vector_8h_a692907c899670d6e1b74bc8c7ce7396a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadd\_vv\_i8m1@{vmadd\_vv\_i8m1}}
\index{vmadd\_vv\_i8m1@{vmadd\_vv\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadd\_vv\_i8m1()}{vmadd\_vv\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vmadd\+\_\+vv\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{acc,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vmadd\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vint8m1\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vint8m2\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vint8m4\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vint8m8\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadd.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_aa56f5f2554750e9969b4e62f9f02f032}\label{riscv__vector_8h_aa56f5f2554750e9969b4e62f9f02f032}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadd\_vv\_i8m1\_m@{vmadd\_vv\_i8m1\_m}}
\index{vmadd\_vv\_i8m1\_m@{vmadd\_vv\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadd\_vv\_i8m1\_m()}{vmadd\_vv\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vmadd\+\_\+vv\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{acc,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vmadd\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint8m1\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint8m2\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint8m4\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint8m8\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadd.\+vv vd, vs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a5a96aac8cfb7b4d6c1257c038ec656c4}\label{riscv__vector_8h_a5a96aac8cfb7b4d6c1257c038ec656c4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadd\_vv\_u16m1@{vmadd\_vv\_u16m1}}
\index{vmadd\_vv\_u16m1@{vmadd\_vv\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadd\_vv\_u16m1()}{vmadd\_vv\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vmadd\+\_\+vv\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{acc,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vmadd\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vuint16m1\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vuint16m2\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vuint16m4\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vuint16m8\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadd.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a6af80f617d4708466908f0f79e7c7f97}\label{riscv__vector_8h_a6af80f617d4708466908f0f79e7c7f97}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadd\_vv\_u16m1\_m@{vmadd\_vv\_u16m1\_m}}
\index{vmadd\_vv\_u16m1\_m@{vmadd\_vv\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadd\_vv\_u16m1\_m()}{vmadd\_vv\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vmadd\+\_\+vv\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{acc,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vmadd\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m1\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m2\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m4\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m8\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadd.\+vv vd, vs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a6e9cd169ccb4d2f60dc54f9525830754}\label{riscv__vector_8h_a6e9cd169ccb4d2f60dc54f9525830754}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadd\_vv\_u32m1@{vmadd\_vv\_u32m1}}
\index{vmadd\_vv\_u32m1@{vmadd\_vv\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadd\_vv\_u32m1()}{vmadd\_vv\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vmadd\+\_\+vv\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{acc,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vmadd\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vuint32m1\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vuint32m2\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vuint32m4\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vuint32m8\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadd.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_ab0059054d5dcad4cef95e9cba3b12374}\label{riscv__vector_8h_ab0059054d5dcad4cef95e9cba3b12374}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadd\_vv\_u32m1\_m@{vmadd\_vv\_u32m1\_m}}
\index{vmadd\_vv\_u32m1\_m@{vmadd\_vv\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadd\_vv\_u32m1\_m()}{vmadd\_vv\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vmadd\+\_\+vv\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{acc,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vmadd\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m1\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m2\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m4\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m8\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadd.\+vv vd, vs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a1b3367a7681f82ebe626c74128effc02}\label{riscv__vector_8h_a1b3367a7681f82ebe626c74128effc02}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadd\_vv\_u8m1@{vmadd\_vv\_u8m1}}
\index{vmadd\_vv\_u8m1@{vmadd\_vv\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadd\_vv\_u8m1()}{vmadd\_vv\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vmadd\+\_\+vv\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{acc,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vmadd\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vuint8m1\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vuint8m2\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vuint8m4\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vuint8m8\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadd.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a0640feaf76c66a25a6729b97353bbfb1}\label{riscv__vector_8h_a0640feaf76c66a25a6729b97353bbfb1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadd\_vv\_u8m1\_m@{vmadd\_vv\_u8m1\_m}}
\index{vmadd\_vv\_u8m1\_m@{vmadd\_vv\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadd\_vv\_u8m1\_m()}{vmadd\_vv\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vmadd\+\_\+vv\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{acc,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vmadd\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint8m1\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint8m2\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint8m4\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint8m8\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadd.\+vv vd, vs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a7d28e47f60e99da84dff0a91bc62d48a}\label{riscv__vector_8h_a7d28e47f60e99da84dff0a91bc62d48a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadd\_vx\_i16m1@{vmadd\_vx\_i16m1}}
\index{vmadd\_vx\_i16m1@{vmadd\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadd\_vx\_i16m1()}{vmadd\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vmadd\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{acc,  }\item[{int16\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vmadd\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vint16m1\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vint16m2\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vint16m4\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vint16m8\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadd.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a9f3abf79d92e54b1ee3e7b9854e33dc8}\label{riscv__vector_8h_a9f3abf79d92e54b1ee3e7b9854e33dc8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadd\_vx\_i16m1\_m@{vmadd\_vx\_i16m1\_m}}
\index{vmadd\_vx\_i16m1\_m@{vmadd\_vx\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadd\_vx\_i16m1\_m()}{vmadd\_vx\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vmadd\+\_\+vx\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{acc,  }\item[{int16\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vmadd\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m1\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m2\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m4\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m8\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadd.\+vx vd, rs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_aeb21985c272fe8c8e707be5efc8e79f7}\label{riscv__vector_8h_aeb21985c272fe8c8e707be5efc8e79f7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadd\_vx\_i32m1@{vmadd\_vx\_i32m1}}
\index{vmadd\_vx\_i32m1@{vmadd\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadd\_vx\_i32m1()}{vmadd\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vmadd\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{acc,  }\item[{int32\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vmadd\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vint32m1\+\_\+t ~\newline
 op1\+: int32\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vint32m2\+\_\+t ~\newline
 op1\+: int32\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vint32m4\+\_\+t ~\newline
 op1\+: int32\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vint32m8\+\_\+t ~\newline
 op1\+: int32\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadd.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a83510702553ae73ec601865ea9475da6}\label{riscv__vector_8h_a83510702553ae73ec601865ea9475da6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadd\_vx\_i32m1\_m@{vmadd\_vx\_i32m1\_m}}
\index{vmadd\_vx\_i32m1\_m@{vmadd\_vx\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadd\_vx\_i32m1\_m()}{vmadd\_vx\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vmadd\+\_\+vx\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{acc,  }\item[{int32\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vmadd\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m1\+\_\+t ~\newline
 op1\+: int32\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m2\+\_\+t ~\newline
 op1\+: int32\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m4\+\_\+t ~\newline
 op1\+: int32\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m8\+\_\+t ~\newline
 op1\+: int32\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadd.\+vx vd, rs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_abe33e5512195f099a1e8d4f33cebdd25}\label{riscv__vector_8h_abe33e5512195f099a1e8d4f33cebdd25}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadd\_vx\_i8m1@{vmadd\_vx\_i8m1}}
\index{vmadd\_vx\_i8m1@{vmadd\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadd\_vx\_i8m1()}{vmadd\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vmadd\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{acc,  }\item[{int8\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vmadd\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vint8m1\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vint8m2\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vint8m4\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vint8m8\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadd.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_abc1cf969e50049ac32c3b447b85107ea}\label{riscv__vector_8h_abc1cf969e50049ac32c3b447b85107ea}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadd\_vx\_i8m1\_m@{vmadd\_vx\_i8m1\_m}}
\index{vmadd\_vx\_i8m1\_m@{vmadd\_vx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadd\_vx\_i8m1\_m()}{vmadd\_vx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vmadd\+\_\+vx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{acc,  }\item[{int8\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vmadd\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint8m1\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint8m2\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint8m4\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint8m8\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadd.\+vx vd, rs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a8271b0594e9ff3ef50f9886c30a09506}\label{riscv__vector_8h_a8271b0594e9ff3ef50f9886c30a09506}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadd\_vx\_u16m1@{vmadd\_vx\_u16m1}}
\index{vmadd\_vx\_u16m1@{vmadd\_vx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadd\_vx\_u16m1()}{vmadd\_vx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vmadd\+\_\+vx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{acc,  }\item[{uint16\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vmadd\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vuint16m1\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vuint16m2\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vuint16m4\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vuint16m8\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadd.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_ac6f650c0635248b7413bf82696b66cac}\label{riscv__vector_8h_ac6f650c0635248b7413bf82696b66cac}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadd\_vx\_u16m1\_m@{vmadd\_vx\_u16m1\_m}}
\index{vmadd\_vx\_u16m1\_m@{vmadd\_vx\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadd\_vx\_u16m1\_m()}{vmadd\_vx\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vmadd\+\_\+vx\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{acc,  }\item[{uint16\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vmadd\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m1\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m2\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m4\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m8\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadd.\+vx vd, rs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_ac70ff9343419892fd005454e73fd6604}\label{riscv__vector_8h_ac70ff9343419892fd005454e73fd6604}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadd\_vx\_u32m1@{vmadd\_vx\_u32m1}}
\index{vmadd\_vx\_u32m1@{vmadd\_vx\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadd\_vx\_u32m1()}{vmadd\_vx\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vmadd\+\_\+vx\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{acc,  }\item[{uint32\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vmadd\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vuint32m1\+\_\+t ~\newline
 op1\+: uint32\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vuint32m2\+\_\+t ~\newline
 op1\+: uint32\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vuint32m4\+\_\+t ~\newline
 op1\+: uint32\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vuint32m8\+\_\+t ~\newline
 op1\+: uint32\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadd.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_af06fecfd541d8aeeeda3cdaed9486eac}\label{riscv__vector_8h_af06fecfd541d8aeeeda3cdaed9486eac}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadd\_vx\_u32m1\_m@{vmadd\_vx\_u32m1\_m}}
\index{vmadd\_vx\_u32m1\_m@{vmadd\_vx\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadd\_vx\_u32m1\_m()}{vmadd\_vx\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vmadd\+\_\+vx\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{acc,  }\item[{uint32\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vmadd\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m1\+\_\+t ~\newline
 op1\+: uint32\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m2\+\_\+t ~\newline
 op1\+: uint32\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m4\+\_\+t ~\newline
 op1\+: uint32\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m8\+\_\+t ~\newline
 op1\+: uint32\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadd.\+vx vd, rs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_aa89fffc63ecfc998ce8a768f1d04c423}\label{riscv__vector_8h_aa89fffc63ecfc998ce8a768f1d04c423}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadd\_vx\_u8m1@{vmadd\_vx\_u8m1}}
\index{vmadd\_vx\_u8m1@{vmadd\_vx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadd\_vx\_u8m1()}{vmadd\_vx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vmadd\+\_\+vx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{acc,  }\item[{uint8\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vmadd\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vuint8m1\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vuint8m2\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vuint8m4\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vuint8m8\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadd.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a8830d524514098edfd2bf02809dffcfb}\label{riscv__vector_8h_a8830d524514098edfd2bf02809dffcfb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmadd\_vx\_u8m1\_m@{vmadd\_vx\_u8m1\_m}}
\index{vmadd\_vx\_u8m1\_m@{vmadd\_vx\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmadd\_vx\_u8m1\_m()}{vmadd\_vx\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vmadd\+\_\+vx\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{acc,  }\item[{uint8\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vmadd\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint8m1\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint8m2\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint8m4\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint8m8\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmadd.\+vx vd, rs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a6b91ed01b96fc3a49f9e188e1d4d2512}\label{riscv__vector_8h_a6b91ed01b96fc3a49f9e188e1d4d2512}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmand\_mm@{vmand\_mm}}
\index{vmand\_mm@{vmand\_mm}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmand\_mm()}{vmand\_mm()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmand\+\_\+mm (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{op1,  }\item[{vmask\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Mask-\/\+Register Logical Instructions ~\newline


{\bfseries{vmand\+\_\+mm\+:}} 

~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmand.\+mm vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a794f0677c4db1b78a4d6c58787bf49fb}\label{riscv__vector_8h_a794f0677c4db1b78a4d6c58787bf49fb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmandnot\_mm@{vmandnot\_mm}}
\index{vmandnot\_mm@{vmandnot\_mm}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmandnot\_mm()}{vmandnot\_mm()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmandnot\+\_\+mm (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{op1,  }\item[{vmask\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Mask-\/\+Register Logical Instructions ~\newline


{\bfseries{vmandnot\+\_\+mm\+:}} 

~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmandnot.\+mm vd, vs2, vs1 ~\newline
 \mbox{\Hypertarget{riscv__vector_8h_acbc76d771b2a5dc52a9474ab5e9b5eba}\label{riscv__vector_8h_acbc76d771b2a5dc52a9474ab5e9b5eba}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmax\_vv\_i16m1@{vmax\_vv\_i16m1}}
\index{vmax\_vv\_i16m1@{vmax\_vv\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmax\_vv\_i16m1()}{vmax\_vv\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vmax\+\_\+vv\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions

{\bfseries{vmax\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmax.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_aab1e37a32b334c7c368c2f1d7838d0fa}\label{riscv__vector_8h_aab1e37a32b334c7c368c2f1d7838d0fa}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmax\_vv\_i16m1\_m@{vmax\_vv\_i16m1\_m}}
\index{vmax\_vv\_i16m1\_m@{vmax\_vv\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmax\_vv\_i16m1\_m()}{vmax\_vv\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vmax\+\_\+vv\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions (带掩码)

{\bfseries{vmax\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmax.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a34967bcf1d52b19f24d25373c5fc0439}\label{riscv__vector_8h_a34967bcf1d52b19f24d25373c5fc0439}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmax\_vv\_i32m1@{vmax\_vv\_i32m1}}
\index{vmax\_vv\_i32m1@{vmax\_vv\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmax\_vv\_i32m1()}{vmax\_vv\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vmax\+\_\+vv\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions

{\bfseries{vmax\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmax.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a7d62ca95a653479b7b82a1be70074eec}\label{riscv__vector_8h_a7d62ca95a653479b7b82a1be70074eec}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmax\_vv\_i32m1\_m@{vmax\_vv\_i32m1\_m}}
\index{vmax\_vv\_i32m1\_m@{vmax\_vv\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmax\_vv\_i32m1\_m()}{vmax\_vv\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vmax\+\_\+vv\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions (带掩码)

{\bfseries{vmax\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmax.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a67d754bdf03e2f203ec2af96fcfff38a}\label{riscv__vector_8h_a67d754bdf03e2f203ec2af96fcfff38a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmax\_vv\_i8m1@{vmax\_vv\_i8m1}}
\index{vmax\_vv\_i8m1@{vmax\_vv\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmax\_vv\_i8m1()}{vmax\_vv\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vmax\+\_\+vv\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions

{\bfseries{vmax\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmax.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a26d8a5f0e51604f50b589759c0270092}\label{riscv__vector_8h_a26d8a5f0e51604f50b589759c0270092}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmax\_vv\_i8m1\_m@{vmax\_vv\_i8m1\_m}}
\index{vmax\_vv\_i8m1\_m@{vmax\_vv\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmax\_vv\_i8m1\_m()}{vmax\_vv\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vmax\+\_\+vv\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions (带掩码)

{\bfseries{vmax\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmax.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_aaf04386c8c7ba7ea36f00d39d84429d1}\label{riscv__vector_8h_aaf04386c8c7ba7ea36f00d39d84429d1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmax\_vx\_i16m1@{vmax\_vx\_i16m1}}
\index{vmax\_vx\_i16m1@{vmax\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmax\_vx\_i16m1()}{vmax\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vmax\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions

{\bfseries{vmax\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmax.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_af26e28d0105b3989c643acf270dc306a}\label{riscv__vector_8h_af26e28d0105b3989c643acf270dc306a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmax\_vx\_i16m1\_m@{vmax\_vx\_i16m1\_m}}
\index{vmax\_vx\_i16m1\_m@{vmax\_vx\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmax\_vx\_i16m1\_m()}{vmax\_vx\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vmax\+\_\+vx\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions (带掩码)

{\bfseries{vmax\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmax.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a1e5cb29000a66e1939ccc267f6d40d06}\label{riscv__vector_8h_a1e5cb29000a66e1939ccc267f6d40d06}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmax\_vx\_i32m1@{vmax\_vx\_i32m1}}
\index{vmax\_vx\_i32m1@{vmax\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmax\_vx\_i32m1()}{vmax\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vmax\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions

{\bfseries{vmax\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmax.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a2ada840a9ec2bad2767a1397a1c5ef00}\label{riscv__vector_8h_a2ada840a9ec2bad2767a1397a1c5ef00}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmax\_vx\_i32m1\_m@{vmax\_vx\_i32m1\_m}}
\index{vmax\_vx\_i32m1\_m@{vmax\_vx\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmax\_vx\_i32m1\_m()}{vmax\_vx\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vmax\+\_\+vx\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions (带掩码)

{\bfseries{vmax\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmax.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a9a63ca0b94f977624432779304c8e03a}\label{riscv__vector_8h_a9a63ca0b94f977624432779304c8e03a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmax\_vx\_i8m1@{vmax\_vx\_i8m1}}
\index{vmax\_vx\_i8m1@{vmax\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmax\_vx\_i8m1()}{vmax\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vmax\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions

{\bfseries{vmax\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmax.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_aab21fc892230cee4e1a2dd706b131dfa}\label{riscv__vector_8h_aab21fc892230cee4e1a2dd706b131dfa}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmax\_vx\_i8m1\_m@{vmax\_vx\_i8m1\_m}}
\index{vmax\_vx\_i8m1\_m@{vmax\_vx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmax\_vx\_i8m1\_m()}{vmax\_vx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vmax\+\_\+vx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions (带掩码)

{\bfseries{vmax\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmax.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a357e4e696953dab8a1e85e64cd5a94f7}\label{riscv__vector_8h_a357e4e696953dab8a1e85e64cd5a94f7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmaxu\_vv\_u16m1@{vmaxu\_vv\_u16m1}}
\index{vmaxu\_vv\_u16m1@{vmaxu\_vv\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmaxu\_vv\_u16m1()}{vmaxu\_vv\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vmaxu\+\_\+vv\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions

{\bfseries{vmaxu\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmaxu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a6316c16ed93a4772c6a5e8fc5a40fa4f}\label{riscv__vector_8h_a6316c16ed93a4772c6a5e8fc5a40fa4f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmaxu\_vv\_u16m1\_m@{vmaxu\_vv\_u16m1\_m}}
\index{vmaxu\_vv\_u16m1\_m@{vmaxu\_vv\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmaxu\_vv\_u16m1\_m()}{vmaxu\_vv\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vmaxu\+\_\+vv\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions (带掩码)

{\bfseries{vmaxu\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmaxu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a889903012ed119796a14332be7d92e5a}\label{riscv__vector_8h_a889903012ed119796a14332be7d92e5a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmaxu\_vv\_u32m1@{vmaxu\_vv\_u32m1}}
\index{vmaxu\_vv\_u32m1@{vmaxu\_vv\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmaxu\_vv\_u32m1()}{vmaxu\_vv\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vmaxu\+\_\+vv\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions

{\bfseries{vmaxu\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmaxu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a3d1efa17898baa90b69615f6c1c41d5b}\label{riscv__vector_8h_a3d1efa17898baa90b69615f6c1c41d5b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmaxu\_vv\_u32m1\_m@{vmaxu\_vv\_u32m1\_m}}
\index{vmaxu\_vv\_u32m1\_m@{vmaxu\_vv\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmaxu\_vv\_u32m1\_m()}{vmaxu\_vv\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vmaxu\+\_\+vv\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions (带掩码)

{\bfseries{vmaxu\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmaxu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a680ce25cf1837a77d7e341d11ea80505}\label{riscv__vector_8h_a680ce25cf1837a77d7e341d11ea80505}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmaxu\_vv\_u8m1@{vmaxu\_vv\_u8m1}}
\index{vmaxu\_vv\_u8m1@{vmaxu\_vv\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmaxu\_vv\_u8m1()}{vmaxu\_vv\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vmaxu\+\_\+vv\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions

{\bfseries{vmaxu\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmaxu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_adb8bdee754579271fc9744ee69973691}\label{riscv__vector_8h_adb8bdee754579271fc9744ee69973691}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmaxu\_vv\_u8m1\_m@{vmaxu\_vv\_u8m1\_m}}
\index{vmaxu\_vv\_u8m1\_m@{vmaxu\_vv\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmaxu\_vv\_u8m1\_m()}{vmaxu\_vv\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vmaxu\+\_\+vv\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions (带掩码)

{\bfseries{vmaxu\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmaxu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_aac42eba18e9c9a6e0b820cd683713c67}\label{riscv__vector_8h_aac42eba18e9c9a6e0b820cd683713c67}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmaxu\_vx\_u16m1@{vmaxu\_vx\_u16m1}}
\index{vmaxu\_vx\_u16m1@{vmaxu\_vx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmaxu\_vx\_u16m1()}{vmaxu\_vx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vmaxu\+\_\+vx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions

{\bfseries{vmaxu\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmaxu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_af895e5a888e33f380e12719b78ef0a6f}\label{riscv__vector_8h_af895e5a888e33f380e12719b78ef0a6f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmaxu\_vx\_u16m1\_m@{vmaxu\_vx\_u16m1\_m}}
\index{vmaxu\_vx\_u16m1\_m@{vmaxu\_vx\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmaxu\_vx\_u16m1\_m()}{vmaxu\_vx\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vmaxu\+\_\+vx\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions (带掩码)

{\bfseries{vmaxu\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmaxu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a3046e3ef8f65d0e86e753d0b3dd3b72b}\label{riscv__vector_8h_a3046e3ef8f65d0e86e753d0b3dd3b72b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmaxu\_vx\_u32m1@{vmaxu\_vx\_u32m1}}
\index{vmaxu\_vx\_u32m1@{vmaxu\_vx\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmaxu\_vx\_u32m1()}{vmaxu\_vx\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vmaxu\+\_\+vx\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions

{\bfseries{vmaxu\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmaxu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_aba9a4f5087a6198adb43b9165ad076d1}\label{riscv__vector_8h_aba9a4f5087a6198adb43b9165ad076d1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmaxu\_vx\_u32m1\_m@{vmaxu\_vx\_u32m1\_m}}
\index{vmaxu\_vx\_u32m1\_m@{vmaxu\_vx\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmaxu\_vx\_u32m1\_m()}{vmaxu\_vx\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vmaxu\+\_\+vx\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions (带掩码)

{\bfseries{vmaxu\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmaxu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_aeeda3ff443d39b48d964b35f3ab477b0}\label{riscv__vector_8h_aeeda3ff443d39b48d964b35f3ab477b0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmaxu\_vx\_u8m1@{vmaxu\_vx\_u8m1}}
\index{vmaxu\_vx\_u8m1@{vmaxu\_vx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmaxu\_vx\_u8m1()}{vmaxu\_vx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vmaxu\+\_\+vx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions

{\bfseries{vmaxu\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmaxu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_aecdd4b5b13a814d99eb3d15ff29718a2}\label{riscv__vector_8h_aecdd4b5b13a814d99eb3d15ff29718a2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmaxu\_vx\_u8m1\_m@{vmaxu\_vx\_u8m1\_m}}
\index{vmaxu\_vx\_u8m1\_m@{vmaxu\_vx\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmaxu\_vx\_u8m1\_m()}{vmaxu\_vx\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vmaxu\+\_\+vx\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions (带掩码)

{\bfseries{vmaxu\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmaxu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_aa9386e7b3493d27678150efa1b293973}\label{riscv__vector_8h_aa9386e7b3493d27678150efa1b293973}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmerge\_vvm\_i16m1\_m@{vmerge\_vvm\_i16m1\_m}}
\index{vmerge\_vvm\_i16m1\_m@{vmerge\_vvm\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmerge\_vvm\_i16m1\_m()}{vmerge\_vvm\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vmerge\+\_\+vvm\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Merge Instructions ~\newline


{\bfseries{vmerge\+\_\+vvm\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值： vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmerge.\+vvm vd, vs2, vs1, v0 \mbox{\Hypertarget{riscv__vector_8h_abd1667ac13d7a874784783c87fdb0bd4}\label{riscv__vector_8h_abd1667ac13d7a874784783c87fdb0bd4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmerge\_vvm\_i32m1\_m@{vmerge\_vvm\_i32m1\_m}}
\index{vmerge\_vvm\_i32m1\_m@{vmerge\_vvm\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmerge\_vvm\_i32m1\_m()}{vmerge\_vvm\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vmerge\+\_\+vvm\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Merge Instructions ~\newline


{\bfseries{vmerge\+\_\+vvm\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值： vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmerge.\+vvm vd, vs2, vs1, v0 \mbox{\Hypertarget{riscv__vector_8h_a28931d1986fa847173eaec2d54c80f15}\label{riscv__vector_8h_a28931d1986fa847173eaec2d54c80f15}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmerge\_vvm\_i8m1\_m@{vmerge\_vvm\_i8m1\_m}}
\index{vmerge\_vvm\_i8m1\_m@{vmerge\_vvm\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmerge\_vvm\_i8m1\_m()}{vmerge\_vvm\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vmerge\+\_\+vvm\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Merge Instructions ~\newline


{\bfseries{vmerge\+\_\+vvm\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值： vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值： vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值： vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值： vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmerge.\+vvm vd, vs2, vs1, v0 \mbox{\Hypertarget{riscv__vector_8h_ae9c0ccf1a8b7ef2fdd6662efc1ce76fe}\label{riscv__vector_8h_ae9c0ccf1a8b7ef2fdd6662efc1ce76fe}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmerge\_vxm\_i16m1\_m@{vmerge\_vxm\_i16m1\_m}}
\index{vmerge\_vxm\_i16m1\_m@{vmerge\_vxm\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmerge\_vxm\_i16m1\_m()}{vmerge\_vxm\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vmerge\+\_\+vxm\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Merge Instructions ~\newline


{\bfseries{vmerge\+\_\+vxm\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmerge.\+vxm vd, vs2, rs1, v0 \mbox{\Hypertarget{riscv__vector_8h_a76c598457b1ff0e3c84343ea4db0a983}\label{riscv__vector_8h_a76c598457b1ff0e3c84343ea4db0a983}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmerge\_vxm\_i32m1\_m@{vmerge\_vxm\_i32m1\_m}}
\index{vmerge\_vxm\_i32m1\_m@{vmerge\_vxm\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmerge\_vxm\_i32m1\_m()}{vmerge\_vxm\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vmerge\+\_\+vxm\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Merge Instructions ~\newline


{\bfseries{vmerge\+\_\+vxm\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmerge.\+vxm vd, vs2, rs1, v0 \mbox{\Hypertarget{riscv__vector_8h_a3a66c179fd906959a1efbd9b203336a8}\label{riscv__vector_8h_a3a66c179fd906959a1efbd9b203336a8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmerge\_vxm\_i8m1\_m@{vmerge\_vxm\_i8m1\_m}}
\index{vmerge\_vxm\_i8m1\_m@{vmerge\_vxm\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmerge\_vxm\_i8m1\_m()}{vmerge\_vxm\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vmerge\+\_\+vxm\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Merge Instructions ~\newline


{\bfseries{vmerge\+\_\+vxm\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmerge.\+vxm vd, vs2, rs1, v0 \mbox{\Hypertarget{riscv__vector_8h_a07ea10438533cc97b65d7ff648647801}\label{riscv__vector_8h_a07ea10438533cc97b65d7ff648647801}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmfeq\_vf\_f32m1@{vmfeq\_vf\_f32m1}}
\index{vmfeq\_vf\_f32m1@{vmfeq\_vf\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmfeq\_vf\_f32m1()}{vmfeq\_vf\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmfeq\+\_\+vf\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{float32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Compare Equal ~\newline


{\bfseries{vmfeq\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmfeq.\+vf vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a367d872d18229f180053fcb18fe78dc8}\label{riscv__vector_8h_a367d872d18229f180053fcb18fe78dc8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmfeq\_vf\_f32m1\_m@{vmfeq\_vf\_f32m1\_m}}
\index{vmfeq\_vf\_f32m1\_m@{vmfeq\_vf\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmfeq\_vf\_f32m1\_m()}{vmfeq\_vf\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmfeq\+\_\+vf\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{float32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Equal(带掩码)

{\bfseries{vmfeq\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmfeq.\+vf vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_aae734b059db8893ecb4750beae84d639}\label{riscv__vector_8h_aae734b059db8893ecb4750beae84d639}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmfeq\_vv\_f32m1@{vmfeq\_vv\_f32m1}}
\index{vmfeq\_vv\_f32m1@{vmfeq\_vv\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmfeq\_vv\_f32m1()}{vmfeq\_vv\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmfeq\+\_\+vv\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Compare Equal ~\newline


{\bfseries{vmfeq\+\_\+vv\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmfeq.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a1f45999fcf89a4fb54c6c2af0643f1db}\label{riscv__vector_8h_a1f45999fcf89a4fb54c6c2af0643f1db}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmfeq\_vv\_f32m1\_m@{vmfeq\_vv\_f32m1\_m}}
\index{vmfeq\_vv\_f32m1\_m@{vmfeq\_vv\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmfeq\_vv\_f32m1\_m()}{vmfeq\_vv\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmfeq\+\_\+vv\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Equal(带掩码)

{\bfseries{vmfeq\+\_\+vv\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmfeq.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a46c8eaad5273d7cb3fee397ba7c02670}\label{riscv__vector_8h_a46c8eaad5273d7cb3fee397ba7c02670}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmfge\_vf\_f32m1@{vmfge\_vf\_f32m1}}
\index{vmfge\_vf\_f32m1@{vmfge\_vf\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmfge\_vf\_f32m1()}{vmfge\_vf\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmfge\+\_\+vf\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{float32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Compare Greater Than or Equal

{\bfseries{vmfge\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmfge.\+vf vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_abc369784f44aaa8ee4c50784118174b0}\label{riscv__vector_8h_abc369784f44aaa8ee4c50784118174b0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmfge\_vf\_f32m1\_m@{vmfge\_vf\_f32m1\_m}}
\index{vmfge\_vf\_f32m1\_m@{vmfge\_vf\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmfge\_vf\_f32m1\_m()}{vmfge\_vf\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmfge\+\_\+vf\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{float32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Greater Than or Equal(带掩码)

{\bfseries{vmfgt\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmfgt.\+vf vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_add182ae7c52de4a2d7296366470bbbb0}\label{riscv__vector_8h_add182ae7c52de4a2d7296366470bbbb0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmfgt\_vf\_f32m1@{vmfgt\_vf\_f32m1}}
\index{vmfgt\_vf\_f32m1@{vmfgt\_vf\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmfgt\_vf\_f32m1()}{vmfgt\_vf\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmfgt\+\_\+vf\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{float32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Compare Greater Than

{\bfseries{vmfgt\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmfgt.\+vf vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a4724158b6b957c1116ada3400e1335a4}\label{riscv__vector_8h_a4724158b6b957c1116ada3400e1335a4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmfgt\_vf\_f32m1\_m@{vmfgt\_vf\_f32m1\_m}}
\index{vmfgt\_vf\_f32m1\_m@{vmfgt\_vf\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmfgt\_vf\_f32m1\_m()}{vmfgt\_vf\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmfgt\+\_\+vf\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{float32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Greater Than(带掩码)

{\bfseries{vmfgt\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmfgt.\+vf vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a11b8996835c85603add4790270f347af}\label{riscv__vector_8h_a11b8996835c85603add4790270f347af}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmfle\_vf\_f32m1@{vmfle\_vf\_f32m1}}
\index{vmfle\_vf\_f32m1@{vmfle\_vf\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmfle\_vf\_f32m1()}{vmfle\_vf\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmfle\+\_\+vf\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{float32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Compare Less Than or Equal

{\bfseries{vmflt\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmflt.\+vf vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_adc4652aa92623dfdbb53447a0b808e65}\label{riscv__vector_8h_adc4652aa92623dfdbb53447a0b808e65}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmfle\_vf\_f32m1\_m@{vmfle\_vf\_f32m1\_m}}
\index{vmfle\_vf\_f32m1\_m@{vmfle\_vf\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmfle\_vf\_f32m1\_m()}{vmfle\_vf\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmfle\+\_\+vf\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{float32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Less Than or Equal(带掩码)

{\bfseries{vmfle\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmfle.\+vf vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a3ac150972eb2533182de439d424c5912}\label{riscv__vector_8h_a3ac150972eb2533182de439d424c5912}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmfle\_vv\_f32m1@{vmfle\_vv\_f32m1}}
\index{vmfle\_vv\_f32m1@{vmfle\_vv\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmfle\_vv\_f32m1()}{vmfle\_vv\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmfle\+\_\+vv\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Compare Less Than or Equal

{\bfseries{vmfle\+\_\+vv\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmfle.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_abf6bc36d1e823c723a40edb953976f8a}\label{riscv__vector_8h_abf6bc36d1e823c723a40edb953976f8a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmfle\_vv\_f32m1\_m@{vmfle\_vv\_f32m1\_m}}
\index{vmfle\_vv\_f32m1\_m@{vmfle\_vv\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmfle\_vv\_f32m1\_m()}{vmfle\_vv\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmfle\+\_\+vv\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Less Than or Equal(带掩码)

{\bfseries{vmfle\+\_\+vv\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmfle.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ad3e1228f8cec7b8eb0e3b925ec0908cb}\label{riscv__vector_8h_ad3e1228f8cec7b8eb0e3b925ec0908cb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmflt\_vf\_f32m1@{vmflt\_vf\_f32m1}}
\index{vmflt\_vf\_f32m1@{vmflt\_vf\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmflt\_vf\_f32m1()}{vmflt\_vf\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmflt\+\_\+vf\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{float32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Compare Less Than

{\bfseries{vmflt\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmflt.\+vf vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a6ac925934fa527095b31f7d6f37e718d}\label{riscv__vector_8h_a6ac925934fa527095b31f7d6f37e718d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmflt\_vf\_f32m1\_m@{vmflt\_vf\_f32m1\_m}}
\index{vmflt\_vf\_f32m1\_m@{vmflt\_vf\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmflt\_vf\_f32m1\_m()}{vmflt\_vf\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmflt\+\_\+vf\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{float32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Less Than(带掩码)

{\bfseries{vmflt\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmflt.\+vf vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a429f5b380709f1069bb85768e1c81108}\label{riscv__vector_8h_a429f5b380709f1069bb85768e1c81108}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmflt\_vv\_f32m1@{vmflt\_vv\_f32m1}}
\index{vmflt\_vv\_f32m1@{vmflt\_vv\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmflt\_vv\_f32m1()}{vmflt\_vv\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmflt\+\_\+vv\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Compare Less Than

{\bfseries{vmflt\+\_\+vv\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmflt.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a3ade726be069b4b8634028ecfee3fea8}\label{riscv__vector_8h_a3ade726be069b4b8634028ecfee3fea8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmflt\_vv\_f32m1\_m@{vmflt\_vv\_f32m1\_m}}
\index{vmflt\_vv\_f32m1\_m@{vmflt\_vv\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmflt\_vv\_f32m1\_m()}{vmflt\_vv\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmflt\+\_\+vv\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Less Than(带掩码)

{\bfseries{vmflt\+\_\+vv\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmflt.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a3c695b204f52730e6cd84e2d891aaf54}\label{riscv__vector_8h_a3c695b204f52730e6cd84e2d891aaf54}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmfne\_vf\_f32m1@{vmfne\_vf\_f32m1}}
\index{vmfne\_vf\_f32m1@{vmfne\_vf\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmfne\_vf\_f32m1()}{vmfne\_vf\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmfne\+\_\+vf\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{float32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Compare Not Equal

{\bfseries{vmfne\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmfne.\+vf vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a6d68addcb81ec1be9c6ca17450aa8db2}\label{riscv__vector_8h_a6d68addcb81ec1be9c6ca17450aa8db2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmfne\_vf\_f32m1\_m@{vmfne\_vf\_f32m1\_m}}
\index{vmfne\_vf\_f32m1\_m@{vmfne\_vf\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmfne\_vf\_f32m1\_m()}{vmfne\_vf\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmfne\+\_\+vf\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{float32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Not Equal(带掩码)

{\bfseries{vmfne\+\_\+vf\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmfne.\+vf vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_abb1a709ea449d386ec7059e1dfcf8c61}\label{riscv__vector_8h_abb1a709ea449d386ec7059e1dfcf8c61}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmfne\_vv\_f32m1@{vmfne\_vv\_f32m1}}
\index{vmfne\_vv\_f32m1@{vmfne\_vv\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmfne\_vv\_f32m1()}{vmfne\_vv\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmfne\+\_\+vv\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Compare Not Equal

{\bfseries{vmfne\+\_\+vv\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmfne.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a14d5da30689ce0b33b96971dd6fde024}\label{riscv__vector_8h_a14d5da30689ce0b33b96971dd6fde024}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmfne\_vv\_f32m1\_m@{vmfne\_vv\_f32m1\_m}}
\index{vmfne\_vv\_f32m1\_m@{vmfne\_vv\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmfne\_vv\_f32m1\_m()}{vmfne\_vv\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmfne\+\_\+vv\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vfloat32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Floating-\/\+Point Not Equal(带掩码)

{\bfseries{vmfne\+\_\+vv\+\_\+f32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmfne.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ac45c833ae33953a9391cfb8205fdb19c}\label{riscv__vector_8h_ac45c833ae33953a9391cfb8205fdb19c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmin\_vv\_i16m1@{vmin\_vv\_i16m1}}
\index{vmin\_vv\_i16m1@{vmin\_vv\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmin\_vv\_i16m1()}{vmin\_vv\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vmin\+\_\+vv\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions

{\bfseries{vmin\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmin.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a8bc85a876ec81f1ccde4d5d651382466}\label{riscv__vector_8h_a8bc85a876ec81f1ccde4d5d651382466}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmin\_vv\_i16m1\_m@{vmin\_vv\_i16m1\_m}}
\index{vmin\_vv\_i16m1\_m@{vmin\_vv\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmin\_vv\_i16m1\_m()}{vmin\_vv\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vmin\+\_\+vv\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions (带掩码)

{\bfseries{vmin\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmin.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a834f61afab1a3177e299f79113d24687}\label{riscv__vector_8h_a834f61afab1a3177e299f79113d24687}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmin\_vv\_i32m1@{vmin\_vv\_i32m1}}
\index{vmin\_vv\_i32m1@{vmin\_vv\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmin\_vv\_i32m1()}{vmin\_vv\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vmin\+\_\+vv\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions

{\bfseries{vmin\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmin.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a95ba7aa123ddc42fc31d142c6e3b252d}\label{riscv__vector_8h_a95ba7aa123ddc42fc31d142c6e3b252d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmin\_vv\_i32m1\_m@{vmin\_vv\_i32m1\_m}}
\index{vmin\_vv\_i32m1\_m@{vmin\_vv\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmin\_vv\_i32m1\_m()}{vmin\_vv\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vmin\+\_\+vv\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions (带掩码)

{\bfseries{vmin\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmin.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a11afb892ebcff0c0990d0ee5a94eaf2e}\label{riscv__vector_8h_a11afb892ebcff0c0990d0ee5a94eaf2e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmin\_vv\_i8m1@{vmin\_vv\_i8m1}}
\index{vmin\_vv\_i8m1@{vmin\_vv\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmin\_vv\_i8m1()}{vmin\_vv\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vmin\+\_\+vv\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions

{\bfseries{vmin\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmin.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ad53bb9ceb88dbc31a5658522f96327f0}\label{riscv__vector_8h_ad53bb9ceb88dbc31a5658522f96327f0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmin\_vv\_i8m1\_m@{vmin\_vv\_i8m1\_m}}
\index{vmin\_vv\_i8m1\_m@{vmin\_vv\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmin\_vv\_i8m1\_m()}{vmin\_vv\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vmin\+\_\+vv\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions (带掩码)

{\bfseries{vmin\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmin.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a350d0ba604652e9dd1a3803bb9fc9cdd}\label{riscv__vector_8h_a350d0ba604652e9dd1a3803bb9fc9cdd}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmin\_vx\_i16m1@{vmin\_vx\_i16m1}}
\index{vmin\_vx\_i16m1@{vmin\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmin\_vx\_i16m1()}{vmin\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vmin\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions

{\bfseries{vmin\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmin.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_aa639efeae37a3353f833834c24fb24da}\label{riscv__vector_8h_aa639efeae37a3353f833834c24fb24da}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmin\_vx\_i16m1\_m@{vmin\_vx\_i16m1\_m}}
\index{vmin\_vx\_i16m1\_m@{vmin\_vx\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmin\_vx\_i16m1\_m()}{vmin\_vx\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vmin\+\_\+vx\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions (带掩码)

{\bfseries{vmin\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmin.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_aac068f2855ba5a219ce04c28a7e44e85}\label{riscv__vector_8h_aac068f2855ba5a219ce04c28a7e44e85}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmin\_vx\_i32m1@{vmin\_vx\_i32m1}}
\index{vmin\_vx\_i32m1@{vmin\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmin\_vx\_i32m1()}{vmin\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vmin\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions

{\bfseries{vmin\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmin.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a226f7f2890404d9b30ea2d25b6a8f87d}\label{riscv__vector_8h_a226f7f2890404d9b30ea2d25b6a8f87d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmin\_vx\_i32m1\_m@{vmin\_vx\_i32m1\_m}}
\index{vmin\_vx\_i32m1\_m@{vmin\_vx\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmin\_vx\_i32m1\_m()}{vmin\_vx\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vmin\+\_\+vx\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions (带掩码)

{\bfseries{vmin\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmin.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_aa5e05628649c7a9b8091d18af66cd6b3}\label{riscv__vector_8h_aa5e05628649c7a9b8091d18af66cd6b3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmin\_vx\_i8m1@{vmin\_vx\_i8m1}}
\index{vmin\_vx\_i8m1@{vmin\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmin\_vx\_i8m1()}{vmin\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vmin\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions

{\bfseries{vmin\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmin.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a34799e8bf6a65efdc5fd5d595e3d6cb8}\label{riscv__vector_8h_a34799e8bf6a65efdc5fd5d595e3d6cb8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmin\_vx\_i8m1\_m@{vmin\_vx\_i8m1\_m}}
\index{vmin\_vx\_i8m1\_m@{vmin\_vx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmin\_vx\_i8m1\_m()}{vmin\_vx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vmin\+\_\+vx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions (带掩码)

{\bfseries{vmin\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmin.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a43674a90d6ee3da42ec8fb272c7ed90b}\label{riscv__vector_8h_a43674a90d6ee3da42ec8fb272c7ed90b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vminu\_vv\_u16m1@{vminu\_vv\_u16m1}}
\index{vminu\_vv\_u16m1@{vminu\_vv\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vminu\_vv\_u16m1()}{vminu\_vv\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vminu\+\_\+vv\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions

{\bfseries{vminu\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vminu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_af408fb09eb0b7baa6ba73ad804fa8cdd}\label{riscv__vector_8h_af408fb09eb0b7baa6ba73ad804fa8cdd}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vminu\_vv\_u16m1\_m@{vminu\_vv\_u16m1\_m}}
\index{vminu\_vv\_u16m1\_m@{vminu\_vv\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vminu\_vv\_u16m1\_m()}{vminu\_vv\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vminu\+\_\+vv\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions (带掩码)

{\bfseries{vminu\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vminu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a2c9807ccfcc08378d885a9ea1211d979}\label{riscv__vector_8h_a2c9807ccfcc08378d885a9ea1211d979}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vminu\_vv\_u32m1@{vminu\_vv\_u32m1}}
\index{vminu\_vv\_u32m1@{vminu\_vv\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vminu\_vv\_u32m1()}{vminu\_vv\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vminu\+\_\+vv\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions

{\bfseries{vminu\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vminu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a06b6b277c64e6cd9a86f22a6d73129b5}\label{riscv__vector_8h_a06b6b277c64e6cd9a86f22a6d73129b5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vminu\_vv\_u32m1\_m@{vminu\_vv\_u32m1\_m}}
\index{vminu\_vv\_u32m1\_m@{vminu\_vv\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vminu\_vv\_u32m1\_m()}{vminu\_vv\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vminu\+\_\+vv\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions (带掩码)

{\bfseries{vminu\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vminu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_af01f81f1db67f0500433361db61f3e12}\label{riscv__vector_8h_af01f81f1db67f0500433361db61f3e12}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vminu\_vv\_u8m1@{vminu\_vv\_u8m1}}
\index{vminu\_vv\_u8m1@{vminu\_vv\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vminu\_vv\_u8m1()}{vminu\_vv\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vminu\+\_\+vv\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions

{\bfseries{vminu\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vminu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a7589111d9b7a49eb9c671b93b001cdfe}\label{riscv__vector_8h_a7589111d9b7a49eb9c671b93b001cdfe}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vminu\_vv\_u8m1\_m@{vminu\_vv\_u8m1\_m}}
\index{vminu\_vv\_u8m1\_m@{vminu\_vv\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vminu\_vv\_u8m1\_m()}{vminu\_vv\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vminu\+\_\+vv\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions (带掩码)

{\bfseries{vminu\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vminu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a87881ddf2345824f19689de108fc72bd}\label{riscv__vector_8h_a87881ddf2345824f19689de108fc72bd}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vminu\_vx\_u16m1@{vminu\_vx\_u16m1}}
\index{vminu\_vx\_u16m1@{vminu\_vx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vminu\_vx\_u16m1()}{vminu\_vx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vminu\+\_\+vx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions

{\bfseries{vminu\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vminu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a68f3de620189ec2a7ffafb29885bf5db}\label{riscv__vector_8h_a68f3de620189ec2a7ffafb29885bf5db}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vminu\_vx\_u16m1\_m@{vminu\_vx\_u16m1\_m}}
\index{vminu\_vx\_u16m1\_m@{vminu\_vx\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vminu\_vx\_u16m1\_m()}{vminu\_vx\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vminu\+\_\+vx\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions (带掩码)

{\bfseries{vminu\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vminu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a5e29be7c45335ceb90a79dc6beaf9778}\label{riscv__vector_8h_a5e29be7c45335ceb90a79dc6beaf9778}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vminu\_vx\_u32m1@{vminu\_vx\_u32m1}}
\index{vminu\_vx\_u32m1@{vminu\_vx\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vminu\_vx\_u32m1()}{vminu\_vx\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vminu\+\_\+vx\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions

{\bfseries{vminu\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vminu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_af157a52e8d2154fd7945cfb54e9a6095}\label{riscv__vector_8h_af157a52e8d2154fd7945cfb54e9a6095}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vminu\_vx\_u32m1\_m@{vminu\_vx\_u32m1\_m}}
\index{vminu\_vx\_u32m1\_m@{vminu\_vx\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vminu\_vx\_u32m1\_m()}{vminu\_vx\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vminu\+\_\+vx\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions (带掩码)

{\bfseries{vminu\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vminu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a687c09ed54eddb9e85ac485214e43036}\label{riscv__vector_8h_a687c09ed54eddb9e85ac485214e43036}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vminu\_vx\_u8m1@{vminu\_vx\_u8m1}}
\index{vminu\_vx\_u8m1@{vminu\_vx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vminu\_vx\_u8m1()}{vminu\_vx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vminu\+\_\+vx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions

{\bfseries{vminu\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vminu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a1c37c57dea216ee8d0e1d940852accbf}\label{riscv__vector_8h_a1c37c57dea216ee8d0e1d940852accbf}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vminu\_vx\_u8m1\_m@{vminu\_vx\_u8m1\_m}}
\index{vminu\_vx\_u8m1\_m@{vminu\_vx\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vminu\_vx\_u8m1\_m()}{vminu\_vx\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vminu\+\_\+vx\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Min/\+Max Instructions (带掩码)

{\bfseries{vminu\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vminu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a57377dd91268e4530bd216f1542123a7}\label{riscv__vector_8h_a57377dd91268e4530bd216f1542123a7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmnand\_mm@{vmnand\_mm}}
\index{vmnand\_mm@{vmnand\_mm}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmnand\_mm()}{vmnand\_mm()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmnand\+\_\+mm (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{op1,  }\item[{vmask\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Mask-\/\+Register Logical Instructions ~\newline


{\bfseries{vmnand\+\_\+mm\+:}} 

~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmnand.\+mm vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ae667c7796b2a7b4ac0bdb804d85186c6}\label{riscv__vector_8h_ae667c7796b2a7b4ac0bdb804d85186c6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmnor\_mm@{vmnor\_mm}}
\index{vmnor\_mm@{vmnor\_mm}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmnor\_mm()}{vmnor\_mm()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmnor\+\_\+mm (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{op1,  }\item[{vmask\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Mask-\/\+Register Logical Instructions ~\newline


{\bfseries{vmnor\+\_\+mm\+:}} 

~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmnor.\+mm vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_adcfef01c864053401999521476e6aa69}\label{riscv__vector_8h_adcfef01c864053401999521476e6aa69}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmor\_mm@{vmor\_mm}}
\index{vmor\_mm@{vmor\_mm}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmor\_mm()}{vmor\_mm()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmor\+\_\+mm (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{op1,  }\item[{vmask\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Mask-\/\+Register Logical Instructions ~\newline


{\bfseries{vmor\+\_\+mm\+:}} 

~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmor.\+mm vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a1cf96c5fc52cc51f7277833480a4f337}\label{riscv__vector_8h_a1cf96c5fc52cc51f7277833480a4f337}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmornot\_mm@{vmornot\_mm}}
\index{vmornot\_mm@{vmornot\_mm}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmornot\_mm()}{vmornot\_mm()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmornot\+\_\+mm (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{op1,  }\item[{vmask\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Mask-\/\+Register Logical Instructions ~\newline


{\bfseries{vmornot\+\_\+mm\+:}} 

~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmornot.\+mm vd, vs2, vs1 ~\newline
 \mbox{\Hypertarget{riscv__vector_8h_ac00fc648f39d8bb76abe26ba57a3b47d}\label{riscv__vector_8h_ac00fc648f39d8bb76abe26ba57a3b47d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsbc\_vv\_i16m1@{vmsbc\_vv\_i16m1}}
\index{vmsbc\_vv\_i16m1@{vmsbc\_vv\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsbc\_vv\_i16m1()}{vmsbc\_vv\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsbc\+\_\+vv\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} borrow out in mask register format ~\newline


{\bfseries{vmsbc\+\_\+vv\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsbc.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_aee2859d094615e742e329a6f0d9cde55}\label{riscv__vector_8h_aee2859d094615e742e329a6f0d9cde55}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsbc\_vv\_i32m1@{vmsbc\_vv\_i32m1}}
\index{vmsbc\_vv\_i32m1@{vmsbc\_vv\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsbc\_vv\_i32m1()}{vmsbc\_vv\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsbc\+\_\+vv\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} borrow out in mask register format ~\newline


{\bfseries{vmsbc\+\_\+vv\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsbc.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a5330c16ee9d5ee2ab6457aae34954a18}\label{riscv__vector_8h_a5330c16ee9d5ee2ab6457aae34954a18}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsbc\_vv\_i8m1@{vmsbc\_vv\_i8m1}}
\index{vmsbc\_vv\_i8m1@{vmsbc\_vv\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsbc\_vv\_i8m1()}{vmsbc\_vv\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsbc\+\_\+vv\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} borrow out in mask register format ~\newline


{\bfseries{vmsbc\+\_\+vv\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsbc.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a03e4386d81e4a7fb1e90ad9cc1513fb9}\label{riscv__vector_8h_a03e4386d81e4a7fb1e90ad9cc1513fb9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsbc\_vv\_u16m1@{vmsbc\_vv\_u16m1}}
\index{vmsbc\_vv\_u16m1@{vmsbc\_vv\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsbc\_vv\_u16m1()}{vmsbc\_vv\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsbc\+\_\+vv\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} borrow out in mask register format ~\newline


{\bfseries{vmsbc\+\_\+vv\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsbc.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a40db78e71caf77914358a4d7d1c29dd0}\label{riscv__vector_8h_a40db78e71caf77914358a4d7d1c29dd0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsbc\_vv\_u32m1@{vmsbc\_vv\_u32m1}}
\index{vmsbc\_vv\_u32m1@{vmsbc\_vv\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsbc\_vv\_u32m1()}{vmsbc\_vv\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsbc\+\_\+vv\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} borrow out in mask register format ~\newline


{\bfseries{vmsbc\+\_\+vv\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsbc.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a47db0d446d892024e021529576f1fc28}\label{riscv__vector_8h_a47db0d446d892024e021529576f1fc28}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsbc\_vv\_u8m1@{vmsbc\_vv\_u8m1}}
\index{vmsbc\_vv\_u8m1@{vmsbc\_vv\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsbc\_vv\_u8m1()}{vmsbc\_vv\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsbc\+\_\+vv\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} borrow out in mask register format ~\newline


{\bfseries{vmsbc\+\_\+vv\+\_\+u8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsbc.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a8c6e02944a4cd76e05fc87abfd7509d6}\label{riscv__vector_8h_a8c6e02944a4cd76e05fc87abfd7509d6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsbc\_vvm\_i16m1@{vmsbc\_vvm\_i16m1}}
\index{vmsbc\_vvm\_i16m1@{vmsbc\_vvm\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsbc\_vvm\_i16m1()}{vmsbc\_vvm\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsbc\+\_\+vvm\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{borrowin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} borrow out in mask register format

{\bfseries{vmsbc\+\_\+vvm\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsbc.\+vvm vd, vs2, vs1, v0 \mbox{\Hypertarget{riscv__vector_8h_abcc237e35917e865fc89143cfb13a692}\label{riscv__vector_8h_abcc237e35917e865fc89143cfb13a692}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsbc\_vvm\_i32m1@{vmsbc\_vvm\_i32m1}}
\index{vmsbc\_vvm\_i32m1@{vmsbc\_vvm\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsbc\_vvm\_i32m1()}{vmsbc\_vvm\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsbc\+\_\+vvm\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{borrowin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} borrow out in mask register format

{\bfseries{vmsbc\+\_\+vvm\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsbc.\+vvm vd, vs2, vs1, v0 \mbox{\Hypertarget{riscv__vector_8h_a15a74d9bd92c1aea48ed626456210370}\label{riscv__vector_8h_a15a74d9bd92c1aea48ed626456210370}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsbc\_vvm\_i8m1@{vmsbc\_vvm\_i8m1}}
\index{vmsbc\_vvm\_i8m1@{vmsbc\_vvm\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsbc\_vvm\_i8m1()}{vmsbc\_vvm\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsbc\+\_\+vvm\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{borrowin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} borrow out in mask register format

{\bfseries{vmsbc\+\_\+vvm\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsbc.\+vvm vd, vs2, vs1, v0 \mbox{\Hypertarget{riscv__vector_8h_a71ac2b7544299841b054d5e33f5a423e}\label{riscv__vector_8h_a71ac2b7544299841b054d5e33f5a423e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsbc\_vvm\_u16m1@{vmsbc\_vvm\_u16m1}}
\index{vmsbc\_vvm\_u16m1@{vmsbc\_vvm\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsbc\_vvm\_u16m1()}{vmsbc\_vvm\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsbc\+\_\+vvm\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{borrowin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} borrow out in mask register format

{\bfseries{vmsbc\+\_\+vvm\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsbc.\+vvm vd, vs2, vs1, v0 \mbox{\Hypertarget{riscv__vector_8h_a85a457f85346ed368afc36a2970b398f}\label{riscv__vector_8h_a85a457f85346ed368afc36a2970b398f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsbc\_vvm\_u32m1@{vmsbc\_vvm\_u32m1}}
\index{vmsbc\_vvm\_u32m1@{vmsbc\_vvm\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsbc\_vvm\_u32m1()}{vmsbc\_vvm\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsbc\+\_\+vvm\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{borrowin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} borrow out in mask register format

{\bfseries{vmsbc\+\_\+vvm\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsbc.\+vvm vd, vs2, vs1, v0 \mbox{\Hypertarget{riscv__vector_8h_a12420e4281278a5c2e587b91723f7b2d}\label{riscv__vector_8h_a12420e4281278a5c2e587b91723f7b2d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsbc\_vvm\_u8m1@{vmsbc\_vvm\_u8m1}}
\index{vmsbc\_vvm\_u8m1@{vmsbc\_vvm\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsbc\_vvm\_u8m1()}{vmsbc\_vvm\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsbc\+\_\+vvm\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{borrowin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} borrow out in mask register format

{\bfseries{vmsbc\+\_\+vvm\+\_\+u8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsbc.\+vvm vd, vs2, vs1, v0 \mbox{\Hypertarget{riscv__vector_8h_afa18bb76606e8856e153b3a1a8c14ffd}\label{riscv__vector_8h_afa18bb76606e8856e153b3a1a8c14ffd}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsbc\_vx\_i16m1@{vmsbc\_vx\_i16m1}}
\index{vmsbc\_vx\_i16m1@{vmsbc\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsbc\_vx\_i16m1()}{vmsbc\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsbc\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} borrow out in mask register format ~\newline


{\bfseries{vmsbc\+\_\+vx\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsbc.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a699c2257916f005a75f75c2f6e1e1ba9}\label{riscv__vector_8h_a699c2257916f005a75f75c2f6e1e1ba9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsbc\_vx\_i32m1@{vmsbc\_vx\_i32m1}}
\index{vmsbc\_vx\_i32m1@{vmsbc\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsbc\_vx\_i32m1()}{vmsbc\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsbc\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} borrow out in mask register format ~\newline


{\bfseries{vmsbc\+\_\+vx\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsbc.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a34e027ac259d09dc26a6bb563a45d1e7}\label{riscv__vector_8h_a34e027ac259d09dc26a6bb563a45d1e7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsbc\_vx\_i8m1@{vmsbc\_vx\_i8m1}}
\index{vmsbc\_vx\_i8m1@{vmsbc\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsbc\_vx\_i8m1()}{vmsbc\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsbc\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} borrow out in mask register format ~\newline


{\bfseries{vmsbc\+\_\+vx\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsbc.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a7ec1523e8387137fb7d2e82847331a6f}\label{riscv__vector_8h_a7ec1523e8387137fb7d2e82847331a6f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsbc\_vx\_u16m1@{vmsbc\_vx\_u16m1}}
\index{vmsbc\_vx\_u16m1@{vmsbc\_vx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsbc\_vx\_u16m1()}{vmsbc\_vx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsbc\+\_\+vx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} borrow out in mask register format ~\newline


{\bfseries{vmsbc\+\_\+vx\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsbc.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_aef8a8830d14a6d8868f6b1109a8fe7f3}\label{riscv__vector_8h_aef8a8830d14a6d8868f6b1109a8fe7f3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsbc\_vx\_u32m1@{vmsbc\_vx\_u32m1}}
\index{vmsbc\_vx\_u32m1@{vmsbc\_vx\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsbc\_vx\_u32m1()}{vmsbc\_vx\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsbc\+\_\+vx\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} borrow out in mask register format ~\newline


{\bfseries{vmsbc\+\_\+vx\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsbc.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a399b2669676bbaa44c2c129f4cbf93d8}\label{riscv__vector_8h_a399b2669676bbaa44c2c129f4cbf93d8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsbc\_vx\_u8m1@{vmsbc\_vx\_u8m1}}
\index{vmsbc\_vx\_u8m1@{vmsbc\_vx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsbc\_vx\_u8m1()}{vmsbc\_vx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsbc\+\_\+vx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} borrow out in mask register format ~\newline


{\bfseries{vmsbc\+\_\+vx\+\_\+u8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsbc.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_abdf126d66ce95622edc6d37e363a3e4f}\label{riscv__vector_8h_abdf126d66ce95622edc6d37e363a3e4f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsbc\_vxm\_i16m1@{vmsbc\_vxm\_i16m1}}
\index{vmsbc\_vxm\_i16m1@{vmsbc\_vxm\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsbc\_vxm\_i16m1()}{vmsbc\_vxm\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsbc\+\_\+vxm\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{borrowin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} borrow out in mask register format ~\newline


{\bfseries{vmsbc\+\_\+vxm\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsbc.\+vxm vd, vs2, rs1, v0 \mbox{\Hypertarget{riscv__vector_8h_a01547d9fb95ae99a9cb2f9db10690fff}\label{riscv__vector_8h_a01547d9fb95ae99a9cb2f9db10690fff}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsbc\_vxm\_i32m1@{vmsbc\_vxm\_i32m1}}
\index{vmsbc\_vxm\_i32m1@{vmsbc\_vxm\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsbc\_vxm\_i32m1()}{vmsbc\_vxm\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsbc\+\_\+vxm\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{borrowin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} borrow out in mask register format ~\newline


{\bfseries{vmsbc\+\_\+vxm\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsbc.\+vxm vd, vs2, rs1, v0 \mbox{\Hypertarget{riscv__vector_8h_a0fc54843838e118f9018569fa6cd33d0}\label{riscv__vector_8h_a0fc54843838e118f9018569fa6cd33d0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsbc\_vxm\_i8m1@{vmsbc\_vxm\_i8m1}}
\index{vmsbc\_vxm\_i8m1@{vmsbc\_vxm\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsbc\_vxm\_i8m1()}{vmsbc\_vxm\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsbc\+\_\+vxm\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{borrowin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} borrow out in mask register format ~\newline


{\bfseries{vmsbc\+\_\+vxm\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsbc.\+vxm vd, vs2, rs1, v0 \mbox{\Hypertarget{riscv__vector_8h_a00a89ea456d652cf44b065a031ec5b55}\label{riscv__vector_8h_a00a89ea456d652cf44b065a031ec5b55}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsbc\_vxm\_u16m1@{vmsbc\_vxm\_u16m1}}
\index{vmsbc\_vxm\_u16m1@{vmsbc\_vxm\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsbc\_vxm\_u16m1()}{vmsbc\_vxm\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsbc\+\_\+vxm\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{borrowin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} borrow out in mask register format ~\newline


{\bfseries{vmsbc\+\_\+vxm\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsbc.\+vxm vd, vs2, rs1, v0 \mbox{\Hypertarget{riscv__vector_8h_a0280b7583f980e42ff89cfe43acc4a69}\label{riscv__vector_8h_a0280b7583f980e42ff89cfe43acc4a69}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsbc\_vxm\_u32m1@{vmsbc\_vxm\_u32m1}}
\index{vmsbc\_vxm\_u32m1@{vmsbc\_vxm\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsbc\_vxm\_u32m1()}{vmsbc\_vxm\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsbc\+\_\+vxm\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{borrowin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} borrow out in mask register format ~\newline


{\bfseries{vmsbc\+\_\+vxm\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsbc.\+vxm vd, vs2, rs1, v0 \mbox{\Hypertarget{riscv__vector_8h_a83acdb1c3dfada8597c04541e737e57f}\label{riscv__vector_8h_a83acdb1c3dfada8597c04541e737e57f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsbc\_vxm\_u8m1@{vmsbc\_vxm\_u8m1}}
\index{vmsbc\_vxm\_u8m1@{vmsbc\_vxm\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsbc\_vxm\_u8m1()}{vmsbc\_vxm\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsbc\+\_\+vxm\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{borrowin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} borrow out in mask register format ~\newline


{\bfseries{vmsbc\+\_\+vxm\+\_\+u8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsbc.\+vxm vd, vs2, rs1, v0 \mbox{\Hypertarget{riscv__vector_8h_abe66ff4052cae10871e085b68ecc3895}\label{riscv__vector_8h_abe66ff4052cae10871e085b68ecc3895}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsbf\_m@{vmsbf\_m}}
\index{vmsbf\_m@{vmsbf\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsbf\_m()}{vmsbf\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsbf\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{vmsbf.\+m}} set-\/before-\/rst mask bit ~\newline


{\bfseries{vmsbf\+\_\+m\+:}} 

~\newline
 op1\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsbf.\+m vd, vs2 \mbox{\Hypertarget{riscv__vector_8h_a66c0a2f36af033a280b43f63ed36b8a2}\label{riscv__vector_8h_a66c0a2f36af033a280b43f63ed36b8a2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsbf\_m\_m@{vmsbf\_m\_m}}
\index{vmsbf\_m\_m@{vmsbf\_m\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsbf\_m\_m()}{vmsbf\_m\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsbf\+\_\+m\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vmask\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{vmsbf.\+m}} set-\/before-\/rst mask bit ~\newline


{\bfseries{vmsbf\+\_\+m\+\_\+m\+:}} 

~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsbf.\+m vd, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_afda636ff8214841178cb95a510a8967f}\label{riscv__vector_8h_afda636ff8214841178cb95a510a8967f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vv\_i16m1@{vmseq\_vv\_i16m1}}
\index{vmseq\_vv\_i16m1@{vmseq\_vv\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vv\_i16m1()}{vmseq\_vv\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmseq\+\_\+vv\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions equal

{\bfseries{vmseq\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmseq.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a6af6d1bb951247260f11db2cbbc420c2}\label{riscv__vector_8h_a6af6d1bb951247260f11db2cbbc420c2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vv\_i16m1\_m@{vmseq\_vv\_i16m1\_m}}
\index{vmseq\_vv\_i16m1\_m@{vmseq\_vv\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vv\_i16m1\_m()}{vmseq\_vv\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmseq\+\_\+vv\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions equal（带掩码）

{\bfseries{vmseq\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 op3\+: vint16m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 op3\+: vint16m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 op3\+: vint16m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 op3\+: vint16m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmseq.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ab5a695214764931e8a28aa2e80b7c085}\label{riscv__vector_8h_ab5a695214764931e8a28aa2e80b7c085}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vv\_i32m1@{vmseq\_vv\_i32m1}}
\index{vmseq\_vv\_i32m1@{vmseq\_vv\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vv\_i32m1()}{vmseq\_vv\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmseq\+\_\+vv\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions equal

{\bfseries{vmseq\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmseq.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ac6add964013e008db26b3812fd285926}\label{riscv__vector_8h_ac6add964013e008db26b3812fd285926}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vv\_i32m1\_m@{vmseq\_vv\_i32m1\_m}}
\index{vmseq\_vv\_i32m1\_m@{vmseq\_vv\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vv\_i32m1\_m()}{vmseq\_vv\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmseq\+\_\+vv\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions equal（带掩码）

{\bfseries{vmseq\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 op3\+: vint32m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 op3\+: vint32m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 op3\+: vint32m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 op3\+: vint32m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmseq.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a6258c2e3cca19782a04018a51df826d2}\label{riscv__vector_8h_a6258c2e3cca19782a04018a51df826d2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vv\_i8m1@{vmseq\_vv\_i8m1}}
\index{vmseq\_vv\_i8m1@{vmseq\_vv\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vv\_i8m1()}{vmseq\_vv\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmseq\+\_\+vv\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions equal

{\bfseries{vmseq\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmseq.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a78e8caceeec9022ef41d2b75f35290dd}\label{riscv__vector_8h_a78e8caceeec9022ef41d2b75f35290dd}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vv\_i8m1\_m@{vmseq\_vv\_i8m1\_m}}
\index{vmseq\_vv\_i8m1\_m@{vmseq\_vv\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vv\_i8m1\_m()}{vmseq\_vv\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmseq\+\_\+vv\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions equal（带掩码）

{\bfseries{vmseq\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 op3\+: vint8m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 op3\+: vint8m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 op3\+: vint8m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 op3\+: vint8m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmseq.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a324a329cece918de1896d5087290e321}\label{riscv__vector_8h_a324a329cece918de1896d5087290e321}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vv\_u16m1@{vmseq\_vv\_u16m1}}
\index{vmseq\_vv\_u16m1@{vmseq\_vv\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vv\_u16m1()}{vmseq\_vv\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmseq\+\_\+vv\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions equal

{\bfseries{vmseq\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmseq.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a53899d53cc8145d603c12ea87dd7c495}\label{riscv__vector_8h_a53899d53cc8145d603c12ea87dd7c495}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vv\_u16m1\_m@{vmseq\_vv\_u16m1\_m}}
\index{vmseq\_vv\_u16m1\_m@{vmseq\_vv\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vv\_u16m1\_m()}{vmseq\_vv\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmseq\+\_\+vv\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions equal（带掩码）

{\bfseries{vmseq\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 op3\+: vuint16m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 op3\+: vuint16m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 op3\+: vuint16m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 op3\+: vuint16m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmseq.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a06a202cd21b17b8039e68e903f39bb4e}\label{riscv__vector_8h_a06a202cd21b17b8039e68e903f39bb4e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vv\_u32m1@{vmseq\_vv\_u32m1}}
\index{vmseq\_vv\_u32m1@{vmseq\_vv\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vv\_u32m1()}{vmseq\_vv\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmseq\+\_\+vv\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions equal

{\bfseries{vmseq\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmseq.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a9320fac61ae234b55145744cc41d1d74}\label{riscv__vector_8h_a9320fac61ae234b55145744cc41d1d74}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vv\_u32m1\_m@{vmseq\_vv\_u32m1\_m}}
\index{vmseq\_vv\_u32m1\_m@{vmseq\_vv\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vv\_u32m1\_m()}{vmseq\_vv\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmseq\+\_\+vv\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions equal（带掩码）

{\bfseries{vmseq\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 op3\+: vuint32m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 op3\+: vuint32m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 op3\+: vuint32m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 op3\+: vuint32m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmseq.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a822ade635a5132e2fe4db6c7a59ed375}\label{riscv__vector_8h_a822ade635a5132e2fe4db6c7a59ed375}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vv\_u8m1@{vmseq\_vv\_u8m1}}
\index{vmseq\_vv\_u8m1@{vmseq\_vv\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vv\_u8m1()}{vmseq\_vv\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmseq\+\_\+vv\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions equal

{\bfseries{vmseq\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmseq.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ad8d68b72083e099524a7d1895d7ccd49}\label{riscv__vector_8h_ad8d68b72083e099524a7d1895d7ccd49}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vv\_u8m1\_m@{vmseq\_vv\_u8m1\_m}}
\index{vmseq\_vv\_u8m1\_m@{vmseq\_vv\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vv\_u8m1\_m()}{vmseq\_vv\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmseq\+\_\+vv\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions equal（带掩码）

{\bfseries{vmseq\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 op3\+: vuint8m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 op3\+: vuint8m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 op3\+: vuint8m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 op3\+: vuint8m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmseq.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a19d006f72f9a38784cfedba9416635e2}\label{riscv__vector_8h_a19d006f72f9a38784cfedba9416635e2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vx\_i16m1@{vmseq\_vx\_i16m1}}
\index{vmseq\_vx\_i16m1@{vmseq\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vx\_i16m1()}{vmseq\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmseq\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions equal

{\bfseries{vmseq\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmseq.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_aedf4c50b5dfc59d82a74f30c80ac6277}\label{riscv__vector_8h_aedf4c50b5dfc59d82a74f30c80ac6277}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vx\_i16m1\_m@{vmseq\_vx\_i16m1\_m}}
\index{vmseq\_vx\_i16m1\_m@{vmseq\_vx\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vx\_i16m1\_m()}{vmseq\_vx\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmseq\+\_\+vx\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions equal（带掩码）

{\bfseries{vmseq\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 op3\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 op3\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 op3\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 op3\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmseq.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_aa71fcb9722a62aceb60180232695c7bf}\label{riscv__vector_8h_aa71fcb9722a62aceb60180232695c7bf}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vx\_i32m1@{vmseq\_vx\_i32m1}}
\index{vmseq\_vx\_i32m1@{vmseq\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vx\_i32m1()}{vmseq\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmseq\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions equal

{\bfseries{vmseq\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmseq.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_aa2408b4b456776ae7275707b71f356c3}\label{riscv__vector_8h_aa2408b4b456776ae7275707b71f356c3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vx\_i32m1\_m@{vmseq\_vx\_i32m1\_m}}
\index{vmseq\_vx\_i32m1\_m@{vmseq\_vx\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vx\_i32m1\_m()}{vmseq\_vx\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmseq\+\_\+vx\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions equal（带掩码）

{\bfseries{vmseq\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 op3\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 op3\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 op3\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 op3\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmseq.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a2f0765c0918c703c01f3e9b3d0ca8679}\label{riscv__vector_8h_a2f0765c0918c703c01f3e9b3d0ca8679}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vx\_i8m1@{vmseq\_vx\_i8m1}}
\index{vmseq\_vx\_i8m1@{vmseq\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vx\_i8m1()}{vmseq\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmseq\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions equal

{\bfseries{vmseq\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmseq.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a239a4db082ab7364e6bb1e44facd378b}\label{riscv__vector_8h_a239a4db082ab7364e6bb1e44facd378b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vx\_i8m1\_m@{vmseq\_vx\_i8m1\_m}}
\index{vmseq\_vx\_i8m1\_m@{vmseq\_vx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vx\_i8m1\_m()}{vmseq\_vx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmseq\+\_\+vx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions equal（带掩码）

{\bfseries{vmseq\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 op3\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 op3\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 op3\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 op3\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmseq.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_ad7e3c0b3c7451059d767062b78c350e8}\label{riscv__vector_8h_ad7e3c0b3c7451059d767062b78c350e8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vx\_u16m1@{vmseq\_vx\_u16m1}}
\index{vmseq\_vx\_u16m1@{vmseq\_vx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vx\_u16m1()}{vmseq\_vx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmseq\+\_\+vx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions equal

{\bfseries{vmseq\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmseq.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a98903da5f22073dd896074357f1b86ad}\label{riscv__vector_8h_a98903da5f22073dd896074357f1b86ad}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vx\_u16m1\_m@{vmseq\_vx\_u16m1\_m}}
\index{vmseq\_vx\_u16m1\_m@{vmseq\_vx\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vx\_u16m1\_m()}{vmseq\_vx\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmseq\+\_\+vx\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions equal（带掩码）

{\bfseries{vmseq\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 op3\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 op3\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 op3\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 op3\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmseq.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a42711ebc4809b1dbae52c4187db80360}\label{riscv__vector_8h_a42711ebc4809b1dbae52c4187db80360}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vx\_u32m1@{vmseq\_vx\_u32m1}}
\index{vmseq\_vx\_u32m1@{vmseq\_vx\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vx\_u32m1()}{vmseq\_vx\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmseq\+\_\+vx\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions equal

{\bfseries{vmseq\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmseq.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a3396009651affdf8249c571d71385b9b}\label{riscv__vector_8h_a3396009651affdf8249c571d71385b9b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vx\_u32m1\_m@{vmseq\_vx\_u32m1\_m}}
\index{vmseq\_vx\_u32m1\_m@{vmseq\_vx\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vx\_u32m1\_m()}{vmseq\_vx\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmseq\+\_\+vx\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions equal（带掩码）

{\bfseries{vmseq\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 op3\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 op3\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 op3\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 op3\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmseq.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a76dfbec57925bb666f44b3312bfc6544}\label{riscv__vector_8h_a76dfbec57925bb666f44b3312bfc6544}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vx\_u8m1@{vmseq\_vx\_u8m1}}
\index{vmseq\_vx\_u8m1@{vmseq\_vx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vx\_u8m1()}{vmseq\_vx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmseq\+\_\+vx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions equal

{\bfseries{vmseq\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmseq.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_adb8706382ccc574d04db2449ef0a631f}\label{riscv__vector_8h_adb8706382ccc574d04db2449ef0a631f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmseq\_vx\_u8m1\_m@{vmseq\_vx\_u8m1\_m}}
\index{vmseq\_vx\_u8m1\_m@{vmseq\_vx\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmseq\_vx\_u8m1\_m()}{vmseq\_vx\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmseq\+\_\+vx\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions equal（带掩码）

{\bfseries{vmseq\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmseq.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_ad9657733e17423f20282743bff60431b}\label{riscv__vector_8h_ad9657733e17423f20282743bff60431b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgt\_vx\_i16m1@{vmsgt\_vx\_i16m1}}
\index{vmsgt\_vx\_i16m1@{vmsgt\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgt\_vx\_i16m1()}{vmsgt\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsgt\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions greater than, signed

{\bfseries{vmsgt\+\_\+vx\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsgt.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a511487982bdf020e736fa04473c58922}\label{riscv__vector_8h_a511487982bdf020e736fa04473c58922}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgt\_vx\_i16m1\_m@{vmsgt\_vx\_i16m1\_m}}
\index{vmsgt\_vx\_i16m1\_m@{vmsgt\_vx\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgt\_vx\_i16m1\_m()}{vmsgt\_vx\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsgt\+\_\+vx\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions greater than, signed（带掩码）

{\bfseries{vmsgt\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 op3\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 op3\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 op3\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 op3\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsgt.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a49ce4c5ccd2508df3b6a62d7c37e9fc9}\label{riscv__vector_8h_a49ce4c5ccd2508df3b6a62d7c37e9fc9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgt\_vx\_i32m1@{vmsgt\_vx\_i32m1}}
\index{vmsgt\_vx\_i32m1@{vmsgt\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgt\_vx\_i32m1()}{vmsgt\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsgt\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions greater than, signed

{\bfseries{vmsgt\+\_\+vx\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsgt.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a23a867074ab2514b90aab860792d8975}\label{riscv__vector_8h_a23a867074ab2514b90aab860792d8975}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgt\_vx\_i32m1\_m@{vmsgt\_vx\_i32m1\_m}}
\index{vmsgt\_vx\_i32m1\_m@{vmsgt\_vx\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgt\_vx\_i32m1\_m()}{vmsgt\_vx\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsgt\+\_\+vx\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions greater than, signed（带掩码）

{\bfseries{vmsgt\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 op3\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 op3\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 op3\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 op3\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsgt.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a0c3ef491da6c2b1fa32854e2501e85bf}\label{riscv__vector_8h_a0c3ef491da6c2b1fa32854e2501e85bf}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgt\_vx\_i8m1@{vmsgt\_vx\_i8m1}}
\index{vmsgt\_vx\_i8m1@{vmsgt\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgt\_vx\_i8m1()}{vmsgt\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsgt\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions greater than, signed

{\bfseries{vmsgt\+\_\+vx\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsgt.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a809e1ee7896acf45b448c8619f515278}\label{riscv__vector_8h_a809e1ee7896acf45b448c8619f515278}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgt\_vx\_i8m1\_m@{vmsgt\_vx\_i8m1\_m}}
\index{vmsgt\_vx\_i8m1\_m@{vmsgt\_vx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgt\_vx\_i8m1\_m()}{vmsgt\_vx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsgt\+\_\+vx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions greater than, signed（带掩码）

{\bfseries{vmsgt\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 op3\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 op3\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 op3\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 op3\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsgt.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a89dcc18650ecb2757f4c3b41a1905f56}\label{riscv__vector_8h_a89dcc18650ecb2757f4c3b41a1905f56}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgtu\_vx\_u16m1@{vmsgtu\_vx\_u16m1}}
\index{vmsgtu\_vx\_u16m1@{vmsgtu\_vx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgtu\_vx\_u16m1()}{vmsgtu\_vx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsgtu\+\_\+vx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions greater than, unsigned

{\bfseries{vmsgtu\+\_\+vx\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsgtu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a5c6f5534e1e7200e624b52f744a7c618}\label{riscv__vector_8h_a5c6f5534e1e7200e624b52f744a7c618}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgtu\_vx\_u16m1\_m@{vmsgtu\_vx\_u16m1\_m}}
\index{vmsgtu\_vx\_u16m1\_m@{vmsgtu\_vx\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgtu\_vx\_u16m1\_m()}{vmsgtu\_vx\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsgtu\+\_\+vx\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions greater than, unsigned（带掩码）

{\bfseries{vmsgtu\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 op3\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 op3\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 op3\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 op3\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsgtu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_ae21b42ae0b89cf7985cd38c3a1877e4f}\label{riscv__vector_8h_ae21b42ae0b89cf7985cd38c3a1877e4f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgtu\_vx\_u32m1@{vmsgtu\_vx\_u32m1}}
\index{vmsgtu\_vx\_u32m1@{vmsgtu\_vx\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgtu\_vx\_u32m1()}{vmsgtu\_vx\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsgtu\+\_\+vx\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions greater than, unsigned

{\bfseries{vmsgtu\+\_\+vx\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsgtu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a7a36e3254f917fe197e7ea4039a5c6a1}\label{riscv__vector_8h_a7a36e3254f917fe197e7ea4039a5c6a1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgtu\_vx\_u32m1\_m@{vmsgtu\_vx\_u32m1\_m}}
\index{vmsgtu\_vx\_u32m1\_m@{vmsgtu\_vx\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgtu\_vx\_u32m1\_m()}{vmsgtu\_vx\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsgtu\+\_\+vx\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions greater than, unsigned（带掩码）

{\bfseries{vmsgtu\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 op3\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 op3\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 op3\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 op3\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsgtu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a1645231e31200ef04760de1b31baf792}\label{riscv__vector_8h_a1645231e31200ef04760de1b31baf792}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgtu\_vx\_u8m1@{vmsgtu\_vx\_u8m1}}
\index{vmsgtu\_vx\_u8m1@{vmsgtu\_vx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgtu\_vx\_u8m1()}{vmsgtu\_vx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsgtu\+\_\+vx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions greater than, unsigned

{\bfseries{vmsgtu\+\_\+vx\+\_\+u8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsgtu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a6f54a0dfc3294989241c4321dda84223}\label{riscv__vector_8h_a6f54a0dfc3294989241c4321dda84223}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsgtu\_vx\_u8m1\_m@{vmsgtu\_vx\_u8m1\_m}}
\index{vmsgtu\_vx\_u8m1\_m@{vmsgtu\_vx\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsgtu\_vx\_u8m1\_m()}{vmsgtu\_vx\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsgtu\+\_\+vx\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions greater than, unsigned（带掩码）

{\bfseries{vmsgtu\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsgtu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a864908382b54a4d5ebaa8ad7e9bf0f18}\label{riscv__vector_8h_a864908382b54a4d5ebaa8ad7e9bf0f18}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsif\_m@{vmsif\_m}}
\index{vmsif\_m@{vmsif\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsif\_m()}{vmsif\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsif\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{vmsif.\+m}} set-\/including-\/rst mask bit ~\newline


{\bfseries{vmsif\+\_\+m\+:}} 

~\newline
 op1\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsif.\+m vd, vs2 \mbox{\Hypertarget{riscv__vector_8h_a1e109754df07b5ced10e12d1ccaf0101}\label{riscv__vector_8h_a1e109754df07b5ced10e12d1ccaf0101}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsif\_m\_m@{vmsif\_m\_m}}
\index{vmsif\_m\_m@{vmsif\_m\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsif\_m\_m()}{vmsif\_m\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsif\+\_\+m\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vmask\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{vmsif.\+m}} set-\/including-\/rst mask bit ~\newline


{\bfseries{vmsif\+\_\+m\+\_\+m\+:}} 

~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsif.\+m vd, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a2cae01a2a902328b7e9aa0713064695a}\label{riscv__vector_8h_a2cae01a2a902328b7e9aa0713064695a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsle\_vv\_i16m1@{vmsle\_vv\_i16m1}}
\index{vmsle\_vv\_i16m1@{vmsle\_vv\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsle\_vv\_i16m1()}{vmsle\_vv\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsle\+\_\+vv\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than or equal, signed

{\bfseries{vmsle\+\_\+vv\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsle.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a5db13468c3e89ef39ca46c712610d96a}\label{riscv__vector_8h_a5db13468c3e89ef39ca46c712610d96a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsle\_vv\_i16m1\_m@{vmsle\_vv\_i16m1\_m}}
\index{vmsle\_vv\_i16m1\_m@{vmsle\_vv\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsle\_vv\_i16m1\_m()}{vmsle\_vv\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsle\+\_\+vv\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than or equal, signed（带掩码）

{\bfseries{vmsle\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 op3\+: vint16m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 op3\+: vint16m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 op3\+: vint16m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 op3\+: vint16m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsle.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a0d387402760f178af2316ecf2cee1ef4}\label{riscv__vector_8h_a0d387402760f178af2316ecf2cee1ef4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsle\_vv\_i32m1@{vmsle\_vv\_i32m1}}
\index{vmsle\_vv\_i32m1@{vmsle\_vv\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsle\_vv\_i32m1()}{vmsle\_vv\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsle\+\_\+vv\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than or equal, signed

{\bfseries{vmsle\+\_\+vv\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsle.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a50cae5d62642db93fec70e44fd181bf3}\label{riscv__vector_8h_a50cae5d62642db93fec70e44fd181bf3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsle\_vv\_i32m1\_m@{vmsle\_vv\_i32m1\_m}}
\index{vmsle\_vv\_i32m1\_m@{vmsle\_vv\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsle\_vv\_i32m1\_m()}{vmsle\_vv\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsle\+\_\+vv\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than or equal, signed（带掩码）

{\bfseries{vmsle\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 op3\+: vint32m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 op3\+: vint32m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 op3\+: vint32m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 op3\+: vint32m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsle.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a432fa1c1635049beff162426fb1f4b5c}\label{riscv__vector_8h_a432fa1c1635049beff162426fb1f4b5c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsle\_vv\_i8m1@{vmsle\_vv\_i8m1}}
\index{vmsle\_vv\_i8m1@{vmsle\_vv\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsle\_vv\_i8m1()}{vmsle\_vv\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsle\+\_\+vv\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than or equal, signed

{\bfseries{vmsle\+\_\+vv\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsle.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a735de6e4ada37a7d1217469f373ca5db}\label{riscv__vector_8h_a735de6e4ada37a7d1217469f373ca5db}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsle\_vv\_i8m1\_m@{vmsle\_vv\_i8m1\_m}}
\index{vmsle\_vv\_i8m1\_m@{vmsle\_vv\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsle\_vv\_i8m1\_m()}{vmsle\_vv\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsle\+\_\+vv\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than or equal, signed（带掩码）

{\bfseries{vmsle\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 op3\+: vint8m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 op3\+: vint8m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 op3\+: vint8m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 op3\+: vint8m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsle.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a1b3af122deefa8138790eeea923a7a4b}\label{riscv__vector_8h_a1b3af122deefa8138790eeea923a7a4b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsle\_vx\_i16m1@{vmsle\_vx\_i16m1}}
\index{vmsle\_vx\_i16m1@{vmsle\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsle\_vx\_i16m1()}{vmsle\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsle\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than or equal, signed

{\bfseries{vmsle\+\_\+vx\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsle.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ad5adba1603e97a5b03d2488bb5ef0990}\label{riscv__vector_8h_ad5adba1603e97a5b03d2488bb5ef0990}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsle\_vx\_i16m1\_m@{vmsle\_vx\_i16m1\_m}}
\index{vmsle\_vx\_i16m1\_m@{vmsle\_vx\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsle\_vx\_i16m1\_m()}{vmsle\_vx\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsle\+\_\+vx\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than or equal, signed（带掩码）

{\bfseries{vmsle\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 op3\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 op3\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 op3\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 op3\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsle.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a8607de66a5aba6245bcde55efc1ede4e}\label{riscv__vector_8h_a8607de66a5aba6245bcde55efc1ede4e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsle\_vx\_i32m1@{vmsle\_vx\_i32m1}}
\index{vmsle\_vx\_i32m1@{vmsle\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsle\_vx\_i32m1()}{vmsle\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsle\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than or equal, signed

{\bfseries{vmsle\+\_\+vx\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsle.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a24b64941ad403faf92cdc296e31c7488}\label{riscv__vector_8h_a24b64941ad403faf92cdc296e31c7488}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsle\_vx\_i32m1\_m@{vmsle\_vx\_i32m1\_m}}
\index{vmsle\_vx\_i32m1\_m@{vmsle\_vx\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsle\_vx\_i32m1\_m()}{vmsle\_vx\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsle\+\_\+vx\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than or equal, signed（带掩码）

{\bfseries{vmsle\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 op3\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 op3\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 op3\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 op3\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsle.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a2a807973efabeb0461e1ba5633ca50f3}\label{riscv__vector_8h_a2a807973efabeb0461e1ba5633ca50f3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsle\_vx\_i8m1@{vmsle\_vx\_i8m1}}
\index{vmsle\_vx\_i8m1@{vmsle\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsle\_vx\_i8m1()}{vmsle\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsle\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than or equal, signed

{\bfseries{vmsle\+\_\+vx\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsle.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a2fd691b2302f221d26fb482b103fecb1}\label{riscv__vector_8h_a2fd691b2302f221d26fb482b103fecb1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsle\_vx\_i8m1\_m@{vmsle\_vx\_i8m1\_m}}
\index{vmsle\_vx\_i8m1\_m@{vmsle\_vx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsle\_vx\_i8m1\_m()}{vmsle\_vx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsle\+\_\+vx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than or equal, signed（带掩码）

{\bfseries{vmsle\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 op3\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 op3\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 op3\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 op3\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsle.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a2c8f57c9187a7e38b4686504c807100a}\label{riscv__vector_8h_a2c8f57c9187a7e38b4686504c807100a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsleu\_vv\_u16m1@{vmsleu\_vv\_u16m1}}
\index{vmsleu\_vv\_u16m1@{vmsleu\_vv\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsleu\_vv\_u16m1()}{vmsleu\_vv\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsleu\+\_\+vv\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than or equal, unsigned

{\bfseries{vmsleu\+\_\+vv\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsleu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_aecba70083eea29c5bd5cb3e708d68863}\label{riscv__vector_8h_aecba70083eea29c5bd5cb3e708d68863}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsleu\_vv\_u16m1\_m@{vmsleu\_vv\_u16m1\_m}}
\index{vmsleu\_vv\_u16m1\_m@{vmsleu\_vv\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsleu\_vv\_u16m1\_m()}{vmsleu\_vv\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsleu\+\_\+vv\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than or equal, unsigned（带掩码）

{\bfseries{vmsleu\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 op3\+: vuint16m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 op3\+: vuint16m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 op3\+: vuint16m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 op3\+: vuint16m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsleu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a5862cfa3f6f8733b2677d21bf4fd1c8c}\label{riscv__vector_8h_a5862cfa3f6f8733b2677d21bf4fd1c8c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsleu\_vv\_u32m1@{vmsleu\_vv\_u32m1}}
\index{vmsleu\_vv\_u32m1@{vmsleu\_vv\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsleu\_vv\_u32m1()}{vmsleu\_vv\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsleu\+\_\+vv\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than or equal, unsigned

{\bfseries{vmsleu\+\_\+vv\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsleu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a288fed8993bbbaa34278000f483501d8}\label{riscv__vector_8h_a288fed8993bbbaa34278000f483501d8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsleu\_vv\_u32m1\_m@{vmsleu\_vv\_u32m1\_m}}
\index{vmsleu\_vv\_u32m1\_m@{vmsleu\_vv\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsleu\_vv\_u32m1\_m()}{vmsleu\_vv\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsleu\+\_\+vv\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than or equal, unsigned（带掩码）

{\bfseries{vmsleu\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 op3\+: vuint32m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 op3\+: vuint32m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 op3\+: vuint32m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 op3\+: vuint32m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsleu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a66cf704c717e3fd1c0601f1c50601d39}\label{riscv__vector_8h_a66cf704c717e3fd1c0601f1c50601d39}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsleu\_vv\_u8m1@{vmsleu\_vv\_u8m1}}
\index{vmsleu\_vv\_u8m1@{vmsleu\_vv\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsleu\_vv\_u8m1()}{vmsleu\_vv\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsleu\+\_\+vv\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than or equal, unsigned

{\bfseries{vmsleu\+\_\+vv\+\_\+u8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsleu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a1733f9759bc0ec083e976b7808b6f996}\label{riscv__vector_8h_a1733f9759bc0ec083e976b7808b6f996}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsleu\_vv\_u8m1\_m@{vmsleu\_vv\_u8m1\_m}}
\index{vmsleu\_vv\_u8m1\_m@{vmsleu\_vv\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsleu\_vv\_u8m1\_m()}{vmsleu\_vv\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsleu\+\_\+vv\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than or equal, unsigned（带掩码）

{\bfseries{vmsleu\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 op3\+: vuint8m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 op3\+: vuint8m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 op3\+: vuint8m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 op3\+: vuint8m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsleu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_aa1cf477f27dba0ff17ec00f1854be633}\label{riscv__vector_8h_aa1cf477f27dba0ff17ec00f1854be633}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsleu\_vx\_u16m1@{vmsleu\_vx\_u16m1}}
\index{vmsleu\_vx\_u16m1@{vmsleu\_vx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsleu\_vx\_u16m1()}{vmsleu\_vx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsleu\+\_\+vx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than or equal, unsigned

{\bfseries{vmsleu\+\_\+vx\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsleu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a5804a44ed5f35e28680fdba997564512}\label{riscv__vector_8h_a5804a44ed5f35e28680fdba997564512}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsleu\_vx\_u16m1\_m@{vmsleu\_vx\_u16m1\_m}}
\index{vmsleu\_vx\_u16m1\_m@{vmsleu\_vx\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsleu\_vx\_u16m1\_m()}{vmsleu\_vx\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsleu\+\_\+vx\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than or equal, unsigned（带掩码）

{\bfseries{vmsleu\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 op3\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 op3\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 op3\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 op3\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsleu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a26a8c4bbbb2a45d213740bc314c93fbd}\label{riscv__vector_8h_a26a8c4bbbb2a45d213740bc314c93fbd}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsleu\_vx\_u32m1@{vmsleu\_vx\_u32m1}}
\index{vmsleu\_vx\_u32m1@{vmsleu\_vx\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsleu\_vx\_u32m1()}{vmsleu\_vx\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsleu\+\_\+vx\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than or equal, unsigned

{\bfseries{vmsleu\+\_\+vx\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsleu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a6b84eb3fafc226539914c2d357f52389}\label{riscv__vector_8h_a6b84eb3fafc226539914c2d357f52389}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsleu\_vx\_u32m1\_m@{vmsleu\_vx\_u32m1\_m}}
\index{vmsleu\_vx\_u32m1\_m@{vmsleu\_vx\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsleu\_vx\_u32m1\_m()}{vmsleu\_vx\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsleu\+\_\+vx\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than or equal, unsigned（带掩码）

{\bfseries{vmsleu\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 op3\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 op3\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 op3\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 op3\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsleu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a3dd8cb3e8642f38789bb276772a99cdb}\label{riscv__vector_8h_a3dd8cb3e8642f38789bb276772a99cdb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsleu\_vx\_u8m1@{vmsleu\_vx\_u8m1}}
\index{vmsleu\_vx\_u8m1@{vmsleu\_vx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsleu\_vx\_u8m1()}{vmsleu\_vx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsleu\+\_\+vx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than or equal, unsigned

{\bfseries{vmsleu\+\_\+vx\+\_\+u8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsleu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ac4799321296f76b240563fe5343cc456}\label{riscv__vector_8h_ac4799321296f76b240563fe5343cc456}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsleu\_vx\_u8m1\_m@{vmsleu\_vx\_u8m1\_m}}
\index{vmsleu\_vx\_u8m1\_m@{vmsleu\_vx\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsleu\_vx\_u8m1\_m()}{vmsleu\_vx\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsleu\+\_\+vx\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than or equal, unsigned（带掩码）

{\bfseries{vmsleu\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsleu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_aafe559d3d920ab3cb175bc2306eb09e7}\label{riscv__vector_8h_aafe559d3d920ab3cb175bc2306eb09e7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmslt\_vv\_i16m1@{vmslt\_vv\_i16m1}}
\index{vmslt\_vv\_i16m1@{vmslt\_vv\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmslt\_vv\_i16m1()}{vmslt\_vv\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmslt\+\_\+vv\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than, signed

{\bfseries{vmslt\+\_\+vv\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmslt.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ae993c893cd372c1f7a609ceaceaf8985}\label{riscv__vector_8h_ae993c893cd372c1f7a609ceaceaf8985}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmslt\_vv\_i16m1\_m@{vmslt\_vv\_i16m1\_m}}
\index{vmslt\_vv\_i16m1\_m@{vmslt\_vv\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmslt\_vv\_i16m1\_m()}{vmslt\_vv\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmslt\+\_\+vv\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than, signed（带掩码）

{\bfseries{vmslt\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 op3\+: vint16m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 op3\+: vint16m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 op3\+: vint16m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 op3\+: vint16m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmslt.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a29ebff6f5f00595fcfbf27f5c2c957fa}\label{riscv__vector_8h_a29ebff6f5f00595fcfbf27f5c2c957fa}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmslt\_vv\_i32m1@{vmslt\_vv\_i32m1}}
\index{vmslt\_vv\_i32m1@{vmslt\_vv\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmslt\_vv\_i32m1()}{vmslt\_vv\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmslt\+\_\+vv\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than, signed

{\bfseries{vmslt\+\_\+vv\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmslt.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a2765398c0e3d1c47a4600ecd1013850d}\label{riscv__vector_8h_a2765398c0e3d1c47a4600ecd1013850d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmslt\_vv\_i32m1\_m@{vmslt\_vv\_i32m1\_m}}
\index{vmslt\_vv\_i32m1\_m@{vmslt\_vv\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmslt\_vv\_i32m1\_m()}{vmslt\_vv\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmslt\+\_\+vv\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than, signed（带掩码）

{\bfseries{vmslt\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 op3\+: vint32m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 op3\+: vint32m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 op3\+: vint32m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 op3\+: vint32m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmslt.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a88b6c8ebf0a80406c5109748f2f2261e}\label{riscv__vector_8h_a88b6c8ebf0a80406c5109748f2f2261e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmslt\_vv\_i8m1@{vmslt\_vv\_i8m1}}
\index{vmslt\_vv\_i8m1@{vmslt\_vv\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmslt\_vv\_i8m1()}{vmslt\_vv\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmslt\+\_\+vv\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than, signed

{\bfseries{vmslt\+\_\+vv\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmslt.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a7b43e58206e0ce879b5b186212e1215d}\label{riscv__vector_8h_a7b43e58206e0ce879b5b186212e1215d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmslt\_vv\_i8m1\_m@{vmslt\_vv\_i8m1\_m}}
\index{vmslt\_vv\_i8m1\_m@{vmslt\_vv\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmslt\_vv\_i8m1\_m()}{vmslt\_vv\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmslt\+\_\+vv\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than, signed（带掩码）

{\bfseries{vmslt\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 op3\+: vint8m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 op3\+: vint8m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 op3\+: vint8m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 op3\+: vint8m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmslt.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a913d7e7c130a0a191a0afba611e700eb}\label{riscv__vector_8h_a913d7e7c130a0a191a0afba611e700eb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmslt\_vx\_i16m1@{vmslt\_vx\_i16m1}}
\index{vmslt\_vx\_i16m1@{vmslt\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmslt\_vx\_i16m1()}{vmslt\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmslt\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than, signed

{\bfseries{vmslt\+\_\+vx\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmslt.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a880fd08fac1e965dc1bc363992887cdb}\label{riscv__vector_8h_a880fd08fac1e965dc1bc363992887cdb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmslt\_vx\_i16m1\_m@{vmslt\_vx\_i16m1\_m}}
\index{vmslt\_vx\_i16m1\_m@{vmslt\_vx\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmslt\_vx\_i16m1\_m()}{vmslt\_vx\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmslt\+\_\+vx\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than, signed（带掩码）

{\bfseries{vmslt\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 op3\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 op3\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 op3\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 op3\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmslt.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a552218165c5c3c4afe184139c006b172}\label{riscv__vector_8h_a552218165c5c3c4afe184139c006b172}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmslt\_vx\_i32m1@{vmslt\_vx\_i32m1}}
\index{vmslt\_vx\_i32m1@{vmslt\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmslt\_vx\_i32m1()}{vmslt\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmslt\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than

{\bfseries{vmslt\+\_\+vx\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmslt.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a66cea741b850d18b63d4c5e13a859721}\label{riscv__vector_8h_a66cea741b850d18b63d4c5e13a859721}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmslt\_vx\_i32m1\_m@{vmslt\_vx\_i32m1\_m}}
\index{vmslt\_vx\_i32m1\_m@{vmslt\_vx\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmslt\_vx\_i32m1\_m()}{vmslt\_vx\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmslt\+\_\+vx\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than, signed（带掩码）

{\bfseries{vmslt\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 op3\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 op3\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 op3\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 op3\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmslt.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a1055c83923f6e35327c88b63d8ce3962}\label{riscv__vector_8h_a1055c83923f6e35327c88b63d8ce3962}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmslt\_vx\_i8m1@{vmslt\_vx\_i8m1}}
\index{vmslt\_vx\_i8m1@{vmslt\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmslt\_vx\_i8m1()}{vmslt\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmslt\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than, signed

{\bfseries{vmslt\+\_\+vx\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmslt.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_aea76494dc1b23d22306d11b5a4104742}\label{riscv__vector_8h_aea76494dc1b23d22306d11b5a4104742}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmslt\_vx\_i8m1\_m@{vmslt\_vx\_i8m1\_m}}
\index{vmslt\_vx\_i8m1\_m@{vmslt\_vx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmslt\_vx\_i8m1\_m()}{vmslt\_vx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmslt\+\_\+vx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than, signed（带掩码）

{\bfseries{vmslt\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 op3\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 op3\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 op3\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 op3\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmslt.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a8cc77527d87efd39a10303bb89f37d5a}\label{riscv__vector_8h_a8cc77527d87efd39a10303bb89f37d5a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsltu\_vv\_u16m1@{vmsltu\_vv\_u16m1}}
\index{vmsltu\_vv\_u16m1@{vmsltu\_vv\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsltu\_vv\_u16m1()}{vmsltu\_vv\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsltu\+\_\+vv\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than, unsigned

{\bfseries{vmsltu\+\_\+vv\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsltu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_aa4f54a69aabe4174a050532c96ba495e}\label{riscv__vector_8h_aa4f54a69aabe4174a050532c96ba495e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsltu\_vv\_u16m1\_m@{vmsltu\_vv\_u16m1\_m}}
\index{vmsltu\_vv\_u16m1\_m@{vmsltu\_vv\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsltu\_vv\_u16m1\_m()}{vmsltu\_vv\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsltu\+\_\+vv\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than, unsigned（带掩码）

{\bfseries{vmsltu\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 op3\+: vuint16m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 op3\+: vuint16m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 op3\+: vuint16m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 op3\+: vuint16m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsltu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ae9d26279bc8dbfc6eba4d9ca463ff2d1}\label{riscv__vector_8h_ae9d26279bc8dbfc6eba4d9ca463ff2d1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsltu\_vv\_u32m1@{vmsltu\_vv\_u32m1}}
\index{vmsltu\_vv\_u32m1@{vmsltu\_vv\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsltu\_vv\_u32m1()}{vmsltu\_vv\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsltu\+\_\+vv\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than, unsigned

{\bfseries{vmsltu\+\_\+vv\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsltu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a0662583b726da485b4b54773e15f6a3b}\label{riscv__vector_8h_a0662583b726da485b4b54773e15f6a3b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsltu\_vv\_u32m1\_m@{vmsltu\_vv\_u32m1\_m}}
\index{vmsltu\_vv\_u32m1\_m@{vmsltu\_vv\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsltu\_vv\_u32m1\_m()}{vmsltu\_vv\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsltu\+\_\+vv\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than, unsigned（带掩码）

{\bfseries{vmsltu\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 op3\+: vuint32m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 op3\+: vuint32m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 op3\+: vuint32m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 op3\+: vuint32m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsltu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a025fb833d1b123d1cc9a455d8d6ef275}\label{riscv__vector_8h_a025fb833d1b123d1cc9a455d8d6ef275}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsltu\_vv\_u8m1@{vmsltu\_vv\_u8m1}}
\index{vmsltu\_vv\_u8m1@{vmsltu\_vv\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsltu\_vv\_u8m1()}{vmsltu\_vv\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsltu\+\_\+vv\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than, unsigned

{\bfseries{vmsltu\+\_\+vv\+\_\+u8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsltu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a0407a34c4acf6b69a33dfef23c97418a}\label{riscv__vector_8h_a0407a34c4acf6b69a33dfef23c97418a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsltu\_vv\_u8m1\_m@{vmsltu\_vv\_u8m1\_m}}
\index{vmsltu\_vv\_u8m1\_m@{vmsltu\_vv\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsltu\_vv\_u8m1\_m()}{vmsltu\_vv\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsltu\+\_\+vv\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than, unsigned（带掩码）

{\bfseries{vmsltu\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 op3\+: vuint8m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 op3\+: vuint8m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 op3\+: vuint8m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 op3\+: vuint8m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsltu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a39ca8aae07b068a996a54de4122c15d9}\label{riscv__vector_8h_a39ca8aae07b068a996a54de4122c15d9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsltu\_vx\_u16m1@{vmsltu\_vx\_u16m1}}
\index{vmsltu\_vx\_u16m1@{vmsltu\_vx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsltu\_vx\_u16m1()}{vmsltu\_vx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsltu\+\_\+vx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than, unsigned

{\bfseries{vmsltu\+\_\+vx\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsltu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_aec0bfcfdbc891a224d07608b42b8a06c}\label{riscv__vector_8h_aec0bfcfdbc891a224d07608b42b8a06c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsltu\_vx\_u16m1\_m@{vmsltu\_vx\_u16m1\_m}}
\index{vmsltu\_vx\_u16m1\_m@{vmsltu\_vx\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsltu\_vx\_u16m1\_m()}{vmsltu\_vx\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsltu\+\_\+vx\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than, unsigned（带掩码）

{\bfseries{vmsltu\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 op3\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 op3\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 op3\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 op3\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsltu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a6c95e8f8fe016b3f505c8bf79612948a}\label{riscv__vector_8h_a6c95e8f8fe016b3f505c8bf79612948a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsltu\_vx\_u32m1@{vmsltu\_vx\_u32m1}}
\index{vmsltu\_vx\_u32m1@{vmsltu\_vx\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsltu\_vx\_u32m1()}{vmsltu\_vx\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsltu\+\_\+vx\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than, unsigned

{\bfseries{vmsltu\+\_\+vx\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsltu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a62be63e1443ee02f6dc6bea845e2bc95}\label{riscv__vector_8h_a62be63e1443ee02f6dc6bea845e2bc95}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsltu\_vx\_u32m1\_m@{vmsltu\_vx\_u32m1\_m}}
\index{vmsltu\_vx\_u32m1\_m@{vmsltu\_vx\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsltu\_vx\_u32m1\_m()}{vmsltu\_vx\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsltu\+\_\+vx\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than, unsigned（带掩码）

{\bfseries{vmsltu\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 op3\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 op3\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 op3\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 op3\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsltu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a7c4785ee144a6969c1207cc1279b5998}\label{riscv__vector_8h_a7c4785ee144a6969c1207cc1279b5998}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsltu\_vx\_u8m1@{vmsltu\_vx\_u8m1}}
\index{vmsltu\_vx\_u8m1@{vmsltu\_vx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsltu\_vx\_u8m1()}{vmsltu\_vx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsltu\+\_\+vx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than, unsigned

{\bfseries{vmsltu\+\_\+vx\+\_\+u8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsltu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a84a86209618bd7150f030b04d9bf3818}\label{riscv__vector_8h_a84a86209618bd7150f030b04d9bf3818}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsltu\_vx\_u8m1\_m@{vmsltu\_vx\_u8m1\_m}}
\index{vmsltu\_vx\_u8m1\_m@{vmsltu\_vx\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsltu\_vx\_u8m1\_m()}{vmsltu\_vx\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsltu\+\_\+vx\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions less than, unsigned（带掩码）

{\bfseries{vmsltu\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsltu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_aeac698741c8b360f26bc8b68f21e50e4}\label{riscv__vector_8h_aeac698741c8b360f26bc8b68f21e50e4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vv\_i16m1@{vmsne\_vv\_i16m1}}
\index{vmsne\_vv\_i16m1@{vmsne\_vv\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vv\_i16m1()}{vmsne\_vv\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsne\+\_\+vv\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions not equal

{\bfseries{vmsne\+\_\+vv\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsne.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a8f3c3949116829050477d5d7877455ed}\label{riscv__vector_8h_a8f3c3949116829050477d5d7877455ed}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vv\_i16m1\_m@{vmsne\_vv\_i16m1\_m}}
\index{vmsne\_vv\_i16m1\_m@{vmsne\_vv\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vv\_i16m1\_m()}{vmsne\_vv\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsne\+\_\+vv\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions not equal（带掩码）

{\bfseries{vmsne\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 op3\+: vint16m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 op3\+: vint16m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 op3\+: vint16m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 op3\+: vint16m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsne.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a17fd276a5810e45a91a0b801fba68e4a}\label{riscv__vector_8h_a17fd276a5810e45a91a0b801fba68e4a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vv\_i32m1@{vmsne\_vv\_i32m1}}
\index{vmsne\_vv\_i32m1@{vmsne\_vv\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vv\_i32m1()}{vmsne\_vv\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsne\+\_\+vv\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions not equal

{\bfseries{vmsne\+\_\+vv\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsne.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ab0ae91dd5a8428799e1f5e3f4f9691a6}\label{riscv__vector_8h_ab0ae91dd5a8428799e1f5e3f4f9691a6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vv\_i32m1\_m@{vmsne\_vv\_i32m1\_m}}
\index{vmsne\_vv\_i32m1\_m@{vmsne\_vv\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vv\_i32m1\_m()}{vmsne\_vv\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsne\+\_\+vv\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions not equal（带掩码）

{\bfseries{vmsne\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 op3\+: vint32m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 op3\+: vint32m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 op3\+: vint32m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 op3\+: vint32m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsne.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_aa4aff871fb6acd6167c5eb712eeb274f}\label{riscv__vector_8h_aa4aff871fb6acd6167c5eb712eeb274f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vv\_i8m1@{vmsne\_vv\_i8m1}}
\index{vmsne\_vv\_i8m1@{vmsne\_vv\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vv\_i8m1()}{vmsne\_vv\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsne\+\_\+vv\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions not equal

{\bfseries{vmsne\+\_\+vv\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsne.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ac982630834178b1bd1a25ea53392c1c9}\label{riscv__vector_8h_ac982630834178b1bd1a25ea53392c1c9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vv\_i8m1\_m@{vmsne\_vv\_i8m1\_m}}
\index{vmsne\_vv\_i8m1\_m@{vmsne\_vv\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vv\_i8m1\_m()}{vmsne\_vv\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsne\+\_\+vv\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions not equal（带掩码）

{\bfseries{vmsne\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 op3\+: vint8m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 op3\+: vint8m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 op3\+: vint8m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 op3\+: vint8m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsne.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ad6ddbe3782dd6d39f02a2c3babf0eb50}\label{riscv__vector_8h_ad6ddbe3782dd6d39f02a2c3babf0eb50}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vv\_u16m1@{vmsne\_vv\_u16m1}}
\index{vmsne\_vv\_u16m1@{vmsne\_vv\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vv\_u16m1()}{vmsne\_vv\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsne\+\_\+vv\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions not equal

{\bfseries{vmsne\+\_\+vv\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsne.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a3ead84ab7a9c874fe98522b1807bb7ce}\label{riscv__vector_8h_a3ead84ab7a9c874fe98522b1807bb7ce}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vv\_u16m1\_m@{vmsne\_vv\_u16m1\_m}}
\index{vmsne\_vv\_u16m1\_m@{vmsne\_vv\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vv\_u16m1\_m()}{vmsne\_vv\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsne\+\_\+vv\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions not equal（带掩码）

{\bfseries{vmsne\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 op3\+: vuint16m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 op3\+: vuint16m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 op3\+: vuint16m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 op3\+: vuint16m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsne.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a189bafaa02a15e0ab9ff459761431464}\label{riscv__vector_8h_a189bafaa02a15e0ab9ff459761431464}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vv\_u32m1@{vmsne\_vv\_u32m1}}
\index{vmsne\_vv\_u32m1@{vmsne\_vv\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vv\_u32m1()}{vmsne\_vv\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsne\+\_\+vv\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions not equal

{\bfseries{vmsne\+\_\+vv\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsne.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a8f2978252f771dd0a4fd36f4933210b5}\label{riscv__vector_8h_a8f2978252f771dd0a4fd36f4933210b5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vv\_u32m1\_m@{vmsne\_vv\_u32m1\_m}}
\index{vmsne\_vv\_u32m1\_m@{vmsne\_vv\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vv\_u32m1\_m()}{vmsne\_vv\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsne\+\_\+vv\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions not equal（带掩码）

{\bfseries{vmsne\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 op3\+: vuint32m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 op3\+: vuint32m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 op3\+: vuint32m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 op3\+: vuint32m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsne.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_aab32b309eadf928be42ef3c557406b1e}\label{riscv__vector_8h_aab32b309eadf928be42ef3c557406b1e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vv\_u8m1@{vmsne\_vv\_u8m1}}
\index{vmsne\_vv\_u8m1@{vmsne\_vv\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vv\_u8m1()}{vmsne\_vv\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsne\+\_\+vv\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions not equal

{\bfseries{vmsne\+\_\+vv\+\_\+u8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsne.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a6d7e5f5ffa0a34c7a6e6424ed480b195}\label{riscv__vector_8h_a6d7e5f5ffa0a34c7a6e6424ed480b195}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vv\_u8m1\_m@{vmsne\_vv\_u8m1\_m}}
\index{vmsne\_vv\_u8m1\_m@{vmsne\_vv\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vv\_u8m1\_m()}{vmsne\_vv\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsne\+\_\+vv\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions not equal（带掩码）

{\bfseries{vmsne\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 op3\+: vuint8m1\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 op3\+: vuint8m2\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 op3\+: vuint8m4\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 op3\+: vuint8m8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsne.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ad2c3c1d688a822b00a4d9e4de2a9bc61}\label{riscv__vector_8h_ad2c3c1d688a822b00a4d9e4de2a9bc61}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vx\_i16m1@{vmsne\_vx\_i16m1}}
\index{vmsne\_vx\_i16m1@{vmsne\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vx\_i16m1()}{vmsne\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsne\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions not equal

{\bfseries{vmsne\+\_\+vx\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsne.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a57bde884da686247c5b8c697997dd21b}\label{riscv__vector_8h_a57bde884da686247c5b8c697997dd21b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vx\_i16m1\_m@{vmsne\_vx\_i16m1\_m}}
\index{vmsne\_vx\_i16m1\_m@{vmsne\_vx\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vx\_i16m1\_m()}{vmsne\_vx\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsne\+\_\+vx\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions not equal（带掩码）

{\bfseries{vmsne\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 op3\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 op3\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 op3\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 op3\+: int16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsne.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a0e246be5da7f878906dbaf1ea795ec9d}\label{riscv__vector_8h_a0e246be5da7f878906dbaf1ea795ec9d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vx\_i32m1@{vmsne\_vx\_i32m1}}
\index{vmsne\_vx\_i32m1@{vmsne\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vx\_i32m1()}{vmsne\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsne\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions not equal

{\bfseries{vmsne\+\_\+vx\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsne.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ace155f2971b4b0c7013a82b755e50f8c}\label{riscv__vector_8h_ace155f2971b4b0c7013a82b755e50f8c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vx\_i32m1\_m@{vmsne\_vx\_i32m1\_m}}
\index{vmsne\_vx\_i32m1\_m@{vmsne\_vx\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vx\_i32m1\_m()}{vmsne\_vx\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsne\+\_\+vx\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions not equal（带掩码）

{\bfseries{vmsne\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 op3\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 op3\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 op3\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 op3\+: int32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsne.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_af739aed226cc8e0cf821ce3cb12c11cc}\label{riscv__vector_8h_af739aed226cc8e0cf821ce3cb12c11cc}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vx\_i8m1@{vmsne\_vx\_i8m1}}
\index{vmsne\_vx\_i8m1@{vmsne\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vx\_i8m1()}{vmsne\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsne\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions not equal

{\bfseries{vmsne\+\_\+vx\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsne.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a0c8e1263b3baa6309b531035f6c98c5a}\label{riscv__vector_8h_a0c8e1263b3baa6309b531035f6c98c5a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vx\_i8m1\_m@{vmsne\_vx\_i8m1\_m}}
\index{vmsne\_vx\_i8m1\_m@{vmsne\_vx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vx\_i8m1\_m()}{vmsne\_vx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsne\+\_\+vx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions not equal（带掩码）

{\bfseries{vmsne\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 op3\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 op3\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 op3\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 op3\+: int8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsne.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_acd494b848a203f38ad98bf6e1dfeb5f4}\label{riscv__vector_8h_acd494b848a203f38ad98bf6e1dfeb5f4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vx\_u16m1@{vmsne\_vx\_u16m1}}
\index{vmsne\_vx\_u16m1@{vmsne\_vx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vx\_u16m1()}{vmsne\_vx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsne\+\_\+vx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions not equal

{\bfseries{vmsne\+\_\+vx\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsne.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ac6c3f2ef1538b8cf4e51c93431dc59ff}\label{riscv__vector_8h_ac6c3f2ef1538b8cf4e51c93431dc59ff}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vx\_u16m1\_m@{vmsne\_vx\_u16m1\_m}}
\index{vmsne\_vx\_u16m1\_m@{vmsne\_vx\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vx\_u16m1\_m()}{vmsne\_vx\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsne\+\_\+vx\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions not equal（带掩码）

{\bfseries{vmsne\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 op3\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 op3\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 op3\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 op3\+: uint16\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsne.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_aa74b05e35ef96dd18e78c33ccb1ada7f}\label{riscv__vector_8h_aa74b05e35ef96dd18e78c33ccb1ada7f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vx\_u32m1@{vmsne\_vx\_u32m1}}
\index{vmsne\_vx\_u32m1@{vmsne\_vx\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vx\_u32m1()}{vmsne\_vx\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsne\+\_\+vx\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions not equal

{\bfseries{vmsne\+\_\+vx\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsne.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a28bc62bfd73919f247837894bcb7519c}\label{riscv__vector_8h_a28bc62bfd73919f247837894bcb7519c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vx\_u32m1\_m@{vmsne\_vx\_u32m1\_m}}
\index{vmsne\_vx\_u32m1\_m@{vmsne\_vx\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vx\_u32m1\_m()}{vmsne\_vx\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsne\+\_\+vx\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions not equal（带掩码）

{\bfseries{vmsne\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 op3\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 op3\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 op3\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 op3\+: uint32\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsne.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a97911c3e6c819430f38e6122f04030f5}\label{riscv__vector_8h_a97911c3e6c819430f38e6122f04030f5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vx\_u8m1@{vmsne\_vx\_u8m1}}
\index{vmsne\_vx\_u8m1@{vmsne\_vx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vx\_u8m1()}{vmsne\_vx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsne\+\_\+vx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions not equal

{\bfseries{vmsne\+\_\+vx\+\_\+u8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsne.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a72bec25f71a3c5a0ef792b4f30ccfbce}\label{riscv__vector_8h_a72bec25f71a3c5a0ef792b4f30ccfbce}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsne\_vx\_u8m1\_m@{vmsne\_vx\_u8m1\_m}}
\index{vmsne\_vx\_u8m1\_m@{vmsne\_vx\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsne\_vx\_u8m1\_m()}{vmsne\_vx\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsne\+\_\+vx\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Comparison Instructions not equal（带掩码）

{\bfseries{vmsne\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 返回值：vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsne.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a7212b5c310b1822f2bc353eb4c2f3663}\label{riscv__vector_8h_a7212b5c310b1822f2bc353eb4c2f3663}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsof\_m@{vmsof\_m}}
\index{vmsof\_m@{vmsof\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsof\_m()}{vmsof\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsof\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{vmsif.\+m}} set-\/including-\/rst mask bit ~\newline


{\bfseries{vmsof\+\_\+m\+:}} 

~\newline
 op1\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsof.\+m vd, vs2 \mbox{\Hypertarget{riscv__vector_8h_aa7e10bb6a7e4cd6a164d976c4c857c89}\label{riscv__vector_8h_aa7e10bb6a7e4cd6a164d976c4c857c89}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmsof\_m\_m@{vmsof\_m\_m}}
\index{vmsof\_m\_m@{vmsof\_m\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmsof\_m\_m()}{vmsof\_m\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmsof\+\_\+m\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vmask\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{vmsif.\+m}} set-\/including-\/rst mask bit ~\newline


{\bfseries{vmsof\+\_\+m\+\_\+m\+:}} 

~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmsof.\+m vd, vs2, vm ~\newline
 \mbox{\Hypertarget{riscv__vector_8h_ac891c8fd2d79fbeba0777eb9cc5fb95c}\label{riscv__vector_8h_ac891c8fd2d79fbeba0777eb9cc5fb95c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmul\_vv\_i16m1@{vmul\_vv\_i16m1}}
\index{vmul\_vv\_i16m1@{vmul\_vv\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmul\_vv\_i16m1()}{vmul\_vv\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vmul\+\_\+vv\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions

{\bfseries{vmul\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmul.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a8d31eb586cb8f007b81adb3440029980}\label{riscv__vector_8h_a8d31eb586cb8f007b81adb3440029980}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmul\_vv\_i16m1\_m@{vmul\_vv\_i16m1\_m}}
\index{vmul\_vv\_i16m1\_m@{vmul\_vv\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmul\_vv\_i16m1\_m()}{vmul\_vv\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vmul\+\_\+vv\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions (带掩码)

{\bfseries{vmul\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmul.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ab064a858587c73b185c3f8dc351df5e8}\label{riscv__vector_8h_ab064a858587c73b185c3f8dc351df5e8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmul\_vv\_i32m1@{vmul\_vv\_i32m1}}
\index{vmul\_vv\_i32m1@{vmul\_vv\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmul\_vv\_i32m1()}{vmul\_vv\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vmul\+\_\+vv\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions

{\bfseries{vmul\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmul.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_aa31b3e7b55abdfb71dae4ab3c73ab2c0}\label{riscv__vector_8h_aa31b3e7b55abdfb71dae4ab3c73ab2c0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmul\_vv\_i32m1\_m@{vmul\_vv\_i32m1\_m}}
\index{vmul\_vv\_i32m1\_m@{vmul\_vv\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmul\_vv\_i32m1\_m()}{vmul\_vv\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vmul\+\_\+vv\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions (带掩码)

{\bfseries{vmul\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmul.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a0b4123d9eb2cd69aabb220c92c9c964d}\label{riscv__vector_8h_a0b4123d9eb2cd69aabb220c92c9c964d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmul\_vv\_i8m1@{vmul\_vv\_i8m1}}
\index{vmul\_vv\_i8m1@{vmul\_vv\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmul\_vv\_i8m1()}{vmul\_vv\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vmul\+\_\+vv\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions

{\bfseries{vmul\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmul.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a1129ddc14f834537f0f35e22894ea274}\label{riscv__vector_8h_a1129ddc14f834537f0f35e22894ea274}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmul\_vv\_i8m1\_m@{vmul\_vv\_i8m1\_m}}
\index{vmul\_vv\_i8m1\_m@{vmul\_vv\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmul\_vv\_i8m1\_m()}{vmul\_vv\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vmul\+\_\+vv\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions (带掩码)

{\bfseries{vmul\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmul.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ad96f8654c26cbfa14d7a6b7d4e09e289}\label{riscv__vector_8h_ad96f8654c26cbfa14d7a6b7d4e09e289}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmul\_vv\_u16m1@{vmul\_vv\_u16m1}}
\index{vmul\_vv\_u16m1@{vmul\_vv\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmul\_vv\_u16m1()}{vmul\_vv\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vmul\+\_\+vv\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions

{\bfseries{vmul\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmul.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ac377e4f0388e05ff0a333325242397d8}\label{riscv__vector_8h_ac377e4f0388e05ff0a333325242397d8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmul\_vv\_u16m1\_m@{vmul\_vv\_u16m1\_m}}
\index{vmul\_vv\_u16m1\_m@{vmul\_vv\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmul\_vv\_u16m1\_m()}{vmul\_vv\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vmul\+\_\+vv\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions (带掩码)

{\bfseries{vmul\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmul.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_aa17369da41443a942139ca9514e870e7}\label{riscv__vector_8h_aa17369da41443a942139ca9514e870e7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmul\_vv\_u32m1@{vmul\_vv\_u32m1}}
\index{vmul\_vv\_u32m1@{vmul\_vv\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmul\_vv\_u32m1()}{vmul\_vv\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vmul\+\_\+vv\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions

{\bfseries{vmul\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmul.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a55d1bb5f703dfdb20b5e9e2a697bbb01}\label{riscv__vector_8h_a55d1bb5f703dfdb20b5e9e2a697bbb01}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmul\_vv\_u32m1\_m@{vmul\_vv\_u32m1\_m}}
\index{vmul\_vv\_u32m1\_m@{vmul\_vv\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmul\_vv\_u32m1\_m()}{vmul\_vv\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vmul\+\_\+vv\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions (带掩码)

{\bfseries{vmul\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmul.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_afda97b2fb222bf79881c31377a3eb7d5}\label{riscv__vector_8h_afda97b2fb222bf79881c31377a3eb7d5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmul\_vv\_u8m1@{vmul\_vv\_u8m1}}
\index{vmul\_vv\_u8m1@{vmul\_vv\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmul\_vv\_u8m1()}{vmul\_vv\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vmul\+\_\+vv\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions

{\bfseries{vmul\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmul.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_afd7a68d666c0ab75d89a7868d9b267d3}\label{riscv__vector_8h_afd7a68d666c0ab75d89a7868d9b267d3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmul\_vv\_u8m1\_m@{vmul\_vv\_u8m1\_m}}
\index{vmul\_vv\_u8m1\_m@{vmul\_vv\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmul\_vv\_u8m1\_m()}{vmul\_vv\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vmul\+\_\+vv\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions (带掩码)

{\bfseries{vmul\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmul.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_abfac193550b881a57eec0f14bad45811}\label{riscv__vector_8h_abfac193550b881a57eec0f14bad45811}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmul\_vx\_i16m1@{vmul\_vx\_i16m1}}
\index{vmul\_vx\_i16m1@{vmul\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmul\_vx\_i16m1()}{vmul\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vmul\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions

{\bfseries{vmul\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmul.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a8cdee608d3f6917b636d07d10a05bc2e}\label{riscv__vector_8h_a8cdee608d3f6917b636d07d10a05bc2e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmul\_vx\_i16m1\_m@{vmul\_vx\_i16m1\_m}}
\index{vmul\_vx\_i16m1\_m@{vmul\_vx\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmul\_vx\_i16m1\_m()}{vmul\_vx\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vmul\+\_\+vx\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions (带掩码)

{\bfseries{vmul\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmul.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a03344ed3c8839b905f6f84d03a5bfb1c}\label{riscv__vector_8h_a03344ed3c8839b905f6f84d03a5bfb1c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmul\_vx\_i32m1@{vmul\_vx\_i32m1}}
\index{vmul\_vx\_i32m1@{vmul\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmul\_vx\_i32m1()}{vmul\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vmul\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions

{\bfseries{vmul\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmul.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a030ff7cbf80f10a276d162669bab12b0}\label{riscv__vector_8h_a030ff7cbf80f10a276d162669bab12b0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmul\_vx\_i32m1\_m@{vmul\_vx\_i32m1\_m}}
\index{vmul\_vx\_i32m1\_m@{vmul\_vx\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmul\_vx\_i32m1\_m()}{vmul\_vx\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vmul\+\_\+vx\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions (带掩码)

{\bfseries{vmul\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmul.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a717002ed498a730efa917a190fa74a93}\label{riscv__vector_8h_a717002ed498a730efa917a190fa74a93}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmul\_vx\_i8m1@{vmul\_vx\_i8m1}}
\index{vmul\_vx\_i8m1@{vmul\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmul\_vx\_i8m1()}{vmul\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vmul\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions

{\bfseries{vmul\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmul.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a8f15b81e5c10da6006bba5d11cfbcbcd}\label{riscv__vector_8h_a8f15b81e5c10da6006bba5d11cfbcbcd}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmul\_vx\_i8m1\_m@{vmul\_vx\_i8m1\_m}}
\index{vmul\_vx\_i8m1\_m@{vmul\_vx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmul\_vx\_i8m1\_m()}{vmul\_vx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vmul\+\_\+vx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions (带掩码)

{\bfseries{vmul\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmul.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a13e01fa76ff85a6a0dabec73a48e4c85}\label{riscv__vector_8h_a13e01fa76ff85a6a0dabec73a48e4c85}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmul\_vx\_u16m1@{vmul\_vx\_u16m1}}
\index{vmul\_vx\_u16m1@{vmul\_vx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmul\_vx\_u16m1()}{vmul\_vx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vmul\+\_\+vx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions

{\bfseries{vmul\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmul.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_aca82541f13e43e9cf14264545aa8216b}\label{riscv__vector_8h_aca82541f13e43e9cf14264545aa8216b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmul\_vx\_u16m1\_m@{vmul\_vx\_u16m1\_m}}
\index{vmul\_vx\_u16m1\_m@{vmul\_vx\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmul\_vx\_u16m1\_m()}{vmul\_vx\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vmul\+\_\+vx\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions (带掩码)

{\bfseries{vmul\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmul.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a4f7e89746bd47af4c46aabcc3c6b2c1d}\label{riscv__vector_8h_a4f7e89746bd47af4c46aabcc3c6b2c1d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmul\_vx\_u32m1@{vmul\_vx\_u32m1}}
\index{vmul\_vx\_u32m1@{vmul\_vx\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmul\_vx\_u32m1()}{vmul\_vx\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vmul\+\_\+vx\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions

{\bfseries{vmul\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmul.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ac4513fa6fb7b3831a3246e6d84e32ea9}\label{riscv__vector_8h_ac4513fa6fb7b3831a3246e6d84e32ea9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmul\_vx\_u32m1\_m@{vmul\_vx\_u32m1\_m}}
\index{vmul\_vx\_u32m1\_m@{vmul\_vx\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmul\_vx\_u32m1\_m()}{vmul\_vx\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vmul\+\_\+vx\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions (带掩码)

{\bfseries{vmul\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmul.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_ae7df8491d004551cec3e78b326b7a7e6}\label{riscv__vector_8h_ae7df8491d004551cec3e78b326b7a7e6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmul\_vx\_u8m1@{vmul\_vx\_u8m1}}
\index{vmul\_vx\_u8m1@{vmul\_vx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmul\_vx\_u8m1()}{vmul\_vx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vmul\+\_\+vx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions

{\bfseries{vmul\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmul.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a5c83f4dfa343c7b4610db1a092584e8d}\label{riscv__vector_8h_a5c83f4dfa343c7b4610db1a092584e8d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmul\_vx\_u8m1\_m@{vmul\_vx\_u8m1\_m}}
\index{vmul\_vx\_u8m1\_m@{vmul\_vx\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmul\_vx\_u8m1\_m()}{vmul\_vx\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vmul\+\_\+vx\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions (带掩码)

{\bfseries{vmul\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmul.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a61cb79b5f042d31a01a6e5d42d127ac8}\label{riscv__vector_8h_a61cb79b5f042d31a01a6e5d42d127ac8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmulh\_vv\_i16m1@{vmulh\_vv\_i16m1}}
\index{vmulh\_vv\_i16m1@{vmulh\_vv\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmulh\_vv\_i16m1()}{vmulh\_vv\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vmulh\+\_\+vv\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions

{\bfseries{vmulh\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmulh.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a5dfa03eb2639e67614bb1d78f553d26d}\label{riscv__vector_8h_a5dfa03eb2639e67614bb1d78f553d26d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmulh\_vv\_i16m1\_m@{vmulh\_vv\_i16m1\_m}}
\index{vmulh\_vv\_i16m1\_m@{vmulh\_vv\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmulh\_vv\_i16m1\_m()}{vmulh\_vv\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vmulh\+\_\+vv\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions (带掩码)

{\bfseries{vmulh\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmulh.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a96c7a5fb11a349765d76e68998260525}\label{riscv__vector_8h_a96c7a5fb11a349765d76e68998260525}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmulh\_vv\_i32m1@{vmulh\_vv\_i32m1}}
\index{vmulh\_vv\_i32m1@{vmulh\_vv\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmulh\_vv\_i32m1()}{vmulh\_vv\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vmulh\+\_\+vv\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions

{\bfseries{vmulh\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmulh.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a90e45cc92f0bb1dd9d685fa5970c4863}\label{riscv__vector_8h_a90e45cc92f0bb1dd9d685fa5970c4863}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmulh\_vv\_i32m1\_m@{vmulh\_vv\_i32m1\_m}}
\index{vmulh\_vv\_i32m1\_m@{vmulh\_vv\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmulh\_vv\_i32m1\_m()}{vmulh\_vv\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vmulh\+\_\+vv\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions (带掩码)

{\bfseries{vmulh\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmulh.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a807df1b3060775ec77b5407b6c3a345b}\label{riscv__vector_8h_a807df1b3060775ec77b5407b6c3a345b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmulh\_vv\_i8m1@{vmulh\_vv\_i8m1}}
\index{vmulh\_vv\_i8m1@{vmulh\_vv\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmulh\_vv\_i8m1()}{vmulh\_vv\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vmulh\+\_\+vv\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions

{\bfseries{vmulh\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmulh.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_aad95b853556c7dcc8e606cc028746939}\label{riscv__vector_8h_aad95b853556c7dcc8e606cc028746939}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmulh\_vv\_i8m1\_m@{vmulh\_vv\_i8m1\_m}}
\index{vmulh\_vv\_i8m1\_m@{vmulh\_vv\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmulh\_vv\_i8m1\_m()}{vmulh\_vv\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vmulh\+\_\+vv\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions (带掩码)

{\bfseries{vmulh\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmulh.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_aad09a661eeb0225e9ec9a91cf15f4417}\label{riscv__vector_8h_aad09a661eeb0225e9ec9a91cf15f4417}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmulh\_vx\_i16m1@{vmulh\_vx\_i16m1}}
\index{vmulh\_vx\_i16m1@{vmulh\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmulh\_vx\_i16m1()}{vmulh\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vmulh\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions

{\bfseries{vmulh\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmulh.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_adbaa0b3c5c1a788e6a915eb046893ed1}\label{riscv__vector_8h_adbaa0b3c5c1a788e6a915eb046893ed1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmulh\_vx\_i16m1\_m@{vmulh\_vx\_i16m1\_m}}
\index{vmulh\_vx\_i16m1\_m@{vmulh\_vx\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmulh\_vx\_i16m1\_m()}{vmulh\_vx\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vmulh\+\_\+vx\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions (带掩码)

{\bfseries{vmulh\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmulh.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a202372d3b2e9816adfacdbd3a0318c1e}\label{riscv__vector_8h_a202372d3b2e9816adfacdbd3a0318c1e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmulh\_vx\_i32m1@{vmulh\_vx\_i32m1}}
\index{vmulh\_vx\_i32m1@{vmulh\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmulh\_vx\_i32m1()}{vmulh\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vmulh\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions

{\bfseries{vmulh\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmulh.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ae0add82118fd2345c001a600dd54f5b6}\label{riscv__vector_8h_ae0add82118fd2345c001a600dd54f5b6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmulh\_vx\_i32m1\_m@{vmulh\_vx\_i32m1\_m}}
\index{vmulh\_vx\_i32m1\_m@{vmulh\_vx\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmulh\_vx\_i32m1\_m()}{vmulh\_vx\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vmulh\+\_\+vx\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions (带掩码)

{\bfseries{vmulh\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmulh.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a8d5ba798149e93c724196aac5dcb7caa}\label{riscv__vector_8h_a8d5ba798149e93c724196aac5dcb7caa}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmulh\_vx\_i8m1@{vmulh\_vx\_i8m1}}
\index{vmulh\_vx\_i8m1@{vmulh\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmulh\_vx\_i8m1()}{vmulh\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vmulh\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions

{\bfseries{vmulh\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmulh.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_aec3cd94022c805643840807430f91169}\label{riscv__vector_8h_aec3cd94022c805643840807430f91169}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmulh\_vx\_i8m1\_m@{vmulh\_vx\_i8m1\_m}}
\index{vmulh\_vx\_i8m1\_m@{vmulh\_vx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmulh\_vx\_i8m1\_m()}{vmulh\_vx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vmulh\+\_\+vx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions (带掩码)

{\bfseries{vmulh\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmulh.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_aa887435afa8225977956bac830a6bd75}\label{riscv__vector_8h_aa887435afa8225977956bac830a6bd75}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmulhsu\_vv\_i16m1@{vmulhsu\_vv\_i16m1}}
\index{vmulhsu\_vv\_i16m1@{vmulhsu\_vv\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmulhsu\_vv\_i16m1()}{vmulhsu\_vv\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vmulhsu\+\_\+vv\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions

{\bfseries{vmulhsu\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmulhsu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ae2ce6e5b7301f526411a9a06109e41c4}\label{riscv__vector_8h_ae2ce6e5b7301f526411a9a06109e41c4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmulhsu\_vv\_i16m1\_m@{vmulhsu\_vv\_i16m1\_m}}
\index{vmulhsu\_vv\_i16m1\_m@{vmulhsu\_vv\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmulhsu\_vv\_i16m1\_m()}{vmulhsu\_vv\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vmulhsu\+\_\+vv\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions (带掩码)

{\bfseries{vmulhsu\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmulhsu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a53616b75fa3785eb6ff59a94b8de8a59}\label{riscv__vector_8h_a53616b75fa3785eb6ff59a94b8de8a59}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmulhsu\_vv\_i32m1@{vmulhsu\_vv\_i32m1}}
\index{vmulhsu\_vv\_i32m1@{vmulhsu\_vv\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmulhsu\_vv\_i32m1()}{vmulhsu\_vv\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vmulhsu\+\_\+vv\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions

{\bfseries{vmulhsu\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmulhsu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a35ab79bbac8ce1849da7c3fd8ac9e66e}\label{riscv__vector_8h_a35ab79bbac8ce1849da7c3fd8ac9e66e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmulhsu\_vv\_i32m1\_m@{vmulhsu\_vv\_i32m1\_m}}
\index{vmulhsu\_vv\_i32m1\_m@{vmulhsu\_vv\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmulhsu\_vv\_i32m1\_m()}{vmulhsu\_vv\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vmulhsu\+\_\+vv\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions (带掩码)

{\bfseries{vmulhsu\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmulhsu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a88bb2cd2d860fc83c3f4a0798ba73777}\label{riscv__vector_8h_a88bb2cd2d860fc83c3f4a0798ba73777}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmulhsu\_vv\_i8m1@{vmulhsu\_vv\_i8m1}}
\index{vmulhsu\_vv\_i8m1@{vmulhsu\_vv\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmulhsu\_vv\_i8m1()}{vmulhsu\_vv\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vmulhsu\+\_\+vv\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions

{\bfseries{vmulhsu\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmulhsu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a89dc361faef92d85255ad402233a20e3}\label{riscv__vector_8h_a89dc361faef92d85255ad402233a20e3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmulhsu\_vv\_i8m1\_m@{vmulhsu\_vv\_i8m1\_m}}
\index{vmulhsu\_vv\_i8m1\_m@{vmulhsu\_vv\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmulhsu\_vv\_i8m1\_m()}{vmulhsu\_vv\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vmulhsu\+\_\+vv\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions (带掩码)

{\bfseries{vmulhsu\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmulhsu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a89bbe919bcb1c65c558681a293fabb22}\label{riscv__vector_8h_a89bbe919bcb1c65c558681a293fabb22}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmulhsu\_vx\_i16m1@{vmulhsu\_vx\_i16m1}}
\index{vmulhsu\_vx\_i16m1@{vmulhsu\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmulhsu\_vx\_i16m1()}{vmulhsu\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vmulhsu\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions

{\bfseries{vmulhsu\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmulhsu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_aff5de4709d14d9486cc1d96b997f7eed}\label{riscv__vector_8h_aff5de4709d14d9486cc1d96b997f7eed}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmulhsu\_vx\_i16m1\_m@{vmulhsu\_vx\_i16m1\_m}}
\index{vmulhsu\_vx\_i16m1\_m@{vmulhsu\_vx\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmulhsu\_vx\_i16m1\_m()}{vmulhsu\_vx\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vmulhsu\+\_\+vx\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions (带掩码)

{\bfseries{vmulhsu\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmulhsu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_af3ce65937f5c2dd8aa466dd99a43204d}\label{riscv__vector_8h_af3ce65937f5c2dd8aa466dd99a43204d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmulhsu\_vx\_i32m1@{vmulhsu\_vx\_i32m1}}
\index{vmulhsu\_vx\_i32m1@{vmulhsu\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmulhsu\_vx\_i32m1()}{vmulhsu\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vmulhsu\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions

{\bfseries{vmulhsu\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmulhsu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a3c3e9ed672344d2033f210b5a21de1b0}\label{riscv__vector_8h_a3c3e9ed672344d2033f210b5a21de1b0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmulhsu\_vx\_i32m1\_m@{vmulhsu\_vx\_i32m1\_m}}
\index{vmulhsu\_vx\_i32m1\_m@{vmulhsu\_vx\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmulhsu\_vx\_i32m1\_m()}{vmulhsu\_vx\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vmulhsu\+\_\+vx\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions (带掩码)

{\bfseries{vmulhsu\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmulhsu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_aba83f625befb4ec85ce7f09c95e70d03}\label{riscv__vector_8h_aba83f625befb4ec85ce7f09c95e70d03}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmulhsu\_vx\_i8m1@{vmulhsu\_vx\_i8m1}}
\index{vmulhsu\_vx\_i8m1@{vmulhsu\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmulhsu\_vx\_i8m1()}{vmulhsu\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vmulhsu\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions

{\bfseries{vmulhsu\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmulhsu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ab20329318156f8a4e7d8c095a696bd6e}\label{riscv__vector_8h_ab20329318156f8a4e7d8c095a696bd6e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmulhsu\_vx\_i8m1\_m@{vmulhsu\_vx\_i8m1\_m}}
\index{vmulhsu\_vx\_i8m1\_m@{vmulhsu\_vx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmulhsu\_vx\_i8m1\_m()}{vmulhsu\_vx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vmulhsu\+\_\+vx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions (带掩码)

{\bfseries{vmulhsu\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmulhsu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a2195384faffd485fd655a9bec9745308}\label{riscv__vector_8h_a2195384faffd485fd655a9bec9745308}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmulhu\_vv\_u16m1@{vmulhu\_vv\_u16m1}}
\index{vmulhu\_vv\_u16m1@{vmulhu\_vv\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmulhu\_vv\_u16m1()}{vmulhu\_vv\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vmulhu\+\_\+vv\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions

{\bfseries{vmulhu\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmulhu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a8cc3c9d4ce967d9f5e61ceeb760a7810}\label{riscv__vector_8h_a8cc3c9d4ce967d9f5e61ceeb760a7810}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmulhu\_vv\_u16m1\_m@{vmulhu\_vv\_u16m1\_m}}
\index{vmulhu\_vv\_u16m1\_m@{vmulhu\_vv\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmulhu\_vv\_u16m1\_m()}{vmulhu\_vv\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vmulhu\+\_\+vv\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions (带掩码)

{\bfseries{vmulhu\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmulhu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a763b2db995a361da4678dfa4c286bd25}\label{riscv__vector_8h_a763b2db995a361da4678dfa4c286bd25}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmulhu\_vv\_u32m1@{vmulhu\_vv\_u32m1}}
\index{vmulhu\_vv\_u32m1@{vmulhu\_vv\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmulhu\_vv\_u32m1()}{vmulhu\_vv\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vmulhu\+\_\+vv\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions

{\bfseries{vmulhu\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmulhu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ae091ff924d81af16bf68562f83efc69b}\label{riscv__vector_8h_ae091ff924d81af16bf68562f83efc69b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmulhu\_vv\_u32m1\_m@{vmulhu\_vv\_u32m1\_m}}
\index{vmulhu\_vv\_u32m1\_m@{vmulhu\_vv\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmulhu\_vv\_u32m1\_m()}{vmulhu\_vv\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vmulhu\+\_\+vv\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions (带掩码)

{\bfseries{vmulhu\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmulhu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ae3142a60c92b744a99459283b36e65c5}\label{riscv__vector_8h_ae3142a60c92b744a99459283b36e65c5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmulhu\_vv\_u8m1@{vmulhu\_vv\_u8m1}}
\index{vmulhu\_vv\_u8m1@{vmulhu\_vv\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmulhu\_vv\_u8m1()}{vmulhu\_vv\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vmulhu\+\_\+vv\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions

{\bfseries{vmulhu\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmulhu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ab96abdce7e7a35a03d04a4a5bc8fd744}\label{riscv__vector_8h_ab96abdce7e7a35a03d04a4a5bc8fd744}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmulhu\_vv\_u8m1\_m@{vmulhu\_vv\_u8m1\_m}}
\index{vmulhu\_vv\_u8m1\_m@{vmulhu\_vv\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmulhu\_vv\_u8m1\_m()}{vmulhu\_vv\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vmulhu\+\_\+vv\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions (带掩码)

{\bfseries{vmulhu\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmulhu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a6874d19ea0caf7abb5bc78206be26da8}\label{riscv__vector_8h_a6874d19ea0caf7abb5bc78206be26da8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmulhu\_vx\_u16m1@{vmulhu\_vx\_u16m1}}
\index{vmulhu\_vx\_u16m1@{vmulhu\_vx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmulhu\_vx\_u16m1()}{vmulhu\_vx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vmulhu\+\_\+vx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions

{\bfseries{vmulhu\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmulhu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a29afed551e904b50593b0a1c6ca943ae}\label{riscv__vector_8h_a29afed551e904b50593b0a1c6ca943ae}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmulhu\_vx\_u16m1\_m@{vmulhu\_vx\_u16m1\_m}}
\index{vmulhu\_vx\_u16m1\_m@{vmulhu\_vx\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmulhu\_vx\_u16m1\_m()}{vmulhu\_vx\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vmulhu\+\_\+vx\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions (带掩码)

{\bfseries{vmulhu\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmulhu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_af811f9abc54f54d8641f3e1e6688acd6}\label{riscv__vector_8h_af811f9abc54f54d8641f3e1e6688acd6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmulhu\_vx\_u32m1@{vmulhu\_vx\_u32m1}}
\index{vmulhu\_vx\_u32m1@{vmulhu\_vx\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmulhu\_vx\_u32m1()}{vmulhu\_vx\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vmulhu\+\_\+vx\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions

{\bfseries{vmulhu\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmulhu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a57c9eab779a40e1a48eae9e59c5ff73c}\label{riscv__vector_8h_a57c9eab779a40e1a48eae9e59c5ff73c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmulhu\_vx\_u32m1\_m@{vmulhu\_vx\_u32m1\_m}}
\index{vmulhu\_vx\_u32m1\_m@{vmulhu\_vx\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmulhu\_vx\_u32m1\_m()}{vmulhu\_vx\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vmulhu\+\_\+vx\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions (带掩码)

{\bfseries{vmulhu\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmulhu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a5dbf3953307a531d1745468ea82df54e}\label{riscv__vector_8h_a5dbf3953307a531d1745468ea82df54e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmulhu\_vx\_u8m1@{vmulhu\_vx\_u8m1}}
\index{vmulhu\_vx\_u8m1@{vmulhu\_vx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmulhu\_vx\_u8m1()}{vmulhu\_vx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vmulhu\+\_\+vx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions

{\bfseries{vmulhu\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmulhu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a1480b84f120a4ff892c6fe7deb65d09f}\label{riscv__vector_8h_a1480b84f120a4ff892c6fe7deb65d09f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmulhu\_vx\_u8m1\_m@{vmulhu\_vx\_u8m1\_m}}
\index{vmulhu\_vx\_u8m1\_m@{vmulhu\_vx\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmulhu\_vx\_u8m1\_m()}{vmulhu\_vx\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vmulhu\+\_\+vx\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply Instructions (带掩码)

{\bfseries{vmulhu\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmulhu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_ade80b6cb24d7ae2c4db61b459d5e1809}\label{riscv__vector_8h_ade80b6cb24d7ae2c4db61b459d5e1809}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmv\_v\_v\_i16m1@{vmv\_v\_v\_i16m1}}
\index{vmv\_v\_v\_i16m1@{vmv\_v\_v\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmv\_v\_v\_i16m1()}{vmv\_v\_v\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vmv\+\_\+v\+\_\+v\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{src }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Move Instructions ~\newline


{\bfseries{vmv\+\_\+v\+\_\+v\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 返回值： vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmv.\+v.\+v vd, vs1 \mbox{\Hypertarget{riscv__vector_8h_a98cf04381613e74677ca38b6203850f8}\label{riscv__vector_8h_a98cf04381613e74677ca38b6203850f8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmv\_v\_v\_i32m1@{vmv\_v\_v\_i32m1}}
\index{vmv\_v\_v\_i32m1@{vmv\_v\_v\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmv\_v\_v\_i32m1()}{vmv\_v\_v\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vmv\+\_\+v\+\_\+v\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{src }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Move Instructions ~\newline


{\bfseries{vmv\+\_\+v\+\_\+v\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 返回值： vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmv.\+v.\+v vd, vs1 \mbox{\Hypertarget{riscv__vector_8h_aac22c050de0fbcc82aad36b3d87b44cc}\label{riscv__vector_8h_aac22c050de0fbcc82aad36b3d87b44cc}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmv\_v\_v\_i8m1@{vmv\_v\_v\_i8m1}}
\index{vmv\_v\_v\_i8m1@{vmv\_v\_v\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmv\_v\_v\_i8m1()}{vmv\_v\_v\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vmv\+\_\+v\+\_\+v\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{src }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Move Instructions ~\newline


{\bfseries{vmv\+\_\+v\+\_\+v\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 返回值： vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 返回值： vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 返回值： vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 返回值： vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmv.\+v.\+v vd, vs1 \mbox{\Hypertarget{riscv__vector_8h_a13355e979fbb41c2af2b15fa519639ff}\label{riscv__vector_8h_a13355e979fbb41c2af2b15fa519639ff}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmv\_v\_v\_u16m1@{vmv\_v\_v\_u16m1}}
\index{vmv\_v\_v\_u16m1@{vmv\_v\_v\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmv\_v\_v\_u16m1()}{vmv\_v\_v\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vmv\+\_\+v\+\_\+v\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{src }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Move Instructions ~\newline


{\bfseries{vmv\+\_\+v\+\_\+v\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 返回值： vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmv.\+v.\+v vd, vs1 \mbox{\Hypertarget{riscv__vector_8h_a92b1df41d5702f9c8bb1ae4c3f59c832}\label{riscv__vector_8h_a92b1df41d5702f9c8bb1ae4c3f59c832}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmv\_v\_v\_u32m1@{vmv\_v\_v\_u32m1}}
\index{vmv\_v\_v\_u32m1@{vmv\_v\_v\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmv\_v\_v\_u32m1()}{vmv\_v\_v\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vmv\+\_\+v\+\_\+v\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{src }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Move Instructions ~\newline


{\bfseries{vmv\+\_\+v\+\_\+v\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 返回值： vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmv.\+v.\+v vd, vs1 \mbox{\Hypertarget{riscv__vector_8h_a13ea716c1d65877b9ee13ab80b17a2d9}\label{riscv__vector_8h_a13ea716c1d65877b9ee13ab80b17a2d9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmv\_v\_v\_u8m1@{vmv\_v\_v\_u8m1}}
\index{vmv\_v\_v\_u8m1@{vmv\_v\_v\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmv\_v\_v\_u8m1()}{vmv\_v\_v\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vmv\+\_\+v\+\_\+v\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{src }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Move Instructions ~\newline


{\bfseries{vmv\+\_\+v\+\_\+v\+\_\+u8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 返回值： vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 返回值： vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 返回值： vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 返回值： vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmv.\+v.\+v vd, vs1 \mbox{\Hypertarget{riscv__vector_8h_a81ac023d33c4e2d5ce2e7f8d6f187237}\label{riscv__vector_8h_a81ac023d33c4e2d5ce2e7f8d6f187237}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmv\_v\_x\_i16m1@{vmv\_v\_x\_i16m1}}
\index{vmv\_v\_x\_i16m1@{vmv\_v\_x\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmv\_v\_x\_i16m1()}{vmv\_v\_x\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vmv\+\_\+v\+\_\+x\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{int16\+\_\+t}]{src }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Move Instructions ~\newline


{\bfseries{vmv\+\_\+v\+\_\+x\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: int16\+\_\+t ~\newline
 返回值： vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: int16\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: int16\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: int16\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmv.\+v.\+x vd, rs1 \mbox{\Hypertarget{riscv__vector_8h_a3122c85e2e4b534d5396dff590070aa4}\label{riscv__vector_8h_a3122c85e2e4b534d5396dff590070aa4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmv\_v\_x\_i32m1@{vmv\_v\_x\_i32m1}}
\index{vmv\_v\_x\_i32m1@{vmv\_v\_x\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmv\_v\_x\_i32m1()}{vmv\_v\_x\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vmv\+\_\+v\+\_\+x\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{int32\+\_\+t}]{src }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Move Instructions ~\newline


{\bfseries{vmv\+\_\+v\+\_\+x\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: int32\+\_\+t ~\newline
 返回值： vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: int32\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: int32\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: int32\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmv.\+v.\+x vd, rs1 \mbox{\Hypertarget{riscv__vector_8h_af7945346956cc8ce2d81ede909c656a9}\label{riscv__vector_8h_af7945346956cc8ce2d81ede909c656a9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmv\_v\_x\_i8m1@{vmv\_v\_x\_i8m1}}
\index{vmv\_v\_x\_i8m1@{vmv\_v\_x\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmv\_v\_x\_i8m1()}{vmv\_v\_x\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vmv\+\_\+v\+\_\+x\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{int8\+\_\+t}]{src }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Move Instructions ~\newline


{\bfseries{vmv\+\_\+v\+\_\+x\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: int8\+\_\+t ~\newline
 返回值： vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: int8\+\_\+t ~\newline
 返回值： vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: int8\+\_\+t ~\newline
 返回值： vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: int8\+\_\+t ~\newline
 返回值： vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmv.\+v.\+x vd, rs1 \mbox{\Hypertarget{riscv__vector_8h_a9e262e5739633fb20cd751bab129bdfb}\label{riscv__vector_8h_a9e262e5739633fb20cd751bab129bdfb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmv\_v\_x\_u16m1@{vmv\_v\_x\_u16m1}}
\index{vmv\_v\_x\_u16m1@{vmv\_v\_x\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmv\_v\_x\_u16m1()}{vmv\_v\_x\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vmv\+\_\+v\+\_\+x\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{uint16\+\_\+t}]{src }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Move Instructions ~\newline


{\bfseries{vmv\+\_\+v\+\_\+x\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: uint16\+\_\+t ~\newline
 返回值： vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: uint16\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: uint16\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: uint16\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmv.\+v.\+x vd, rs1 \mbox{\Hypertarget{riscv__vector_8h_a0acf194366e8dd6b97e0aea8dca6c054}\label{riscv__vector_8h_a0acf194366e8dd6b97e0aea8dca6c054}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmv\_v\_x\_u32m1@{vmv\_v\_x\_u32m1}}
\index{vmv\_v\_x\_u32m1@{vmv\_v\_x\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmv\_v\_x\_u32m1()}{vmv\_v\_x\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vmv\+\_\+v\+\_\+x\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{src }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Move Instructions ~\newline


{\bfseries{vmv\+\_\+v\+\_\+x\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: uint32\+\_\+t ~\newline
 返回值： vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: uint32\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: uint32\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: uint32\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmv.\+v.\+x vd, rs1 \mbox{\Hypertarget{riscv__vector_8h_a78dac04a5c36cb7f6f6c33fb8cb42a02}\label{riscv__vector_8h_a78dac04a5c36cb7f6f6c33fb8cb42a02}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmv\_v\_x\_u8m1@{vmv\_v\_x\_u8m1}}
\index{vmv\_v\_x\_u8m1@{vmv\_v\_x\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmv\_v\_x\_u8m1()}{vmv\_v\_x\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vmv\+\_\+v\+\_\+x\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{src }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Move Instructions ~\newline


{\bfseries{vmv\+\_\+v\+\_\+x\+\_\+u8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: uint8\+\_\+t ~\newline
 返回值： vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: uint8\+\_\+t ~\newline
 返回值： vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: uint8\+\_\+t ~\newline
 返回值： vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: uint8\+\_\+t ~\newline
 返回值： vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmv.\+v.\+x vd, rs1 \mbox{\Hypertarget{riscv__vector_8h_add4f860430c8ab4f502d4e28fc4f4ef2}\label{riscv__vector_8h_add4f860430c8ab4f502d4e28fc4f4ef2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmxnor\_mm@{vmxnor\_mm}}
\index{vmxnor\_mm@{vmxnor\_mm}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmxnor\_mm()}{vmxnor\_mm()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmxnor\+\_\+mm (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{op1,  }\item[{vmask\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Mask-\/\+Register Logical Instructions ~\newline


{\bfseries{vmxnor\+\_\+mm\+:}} 

~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmxnor.\+mm vd, vs2, vs1 ~\newline
 \mbox{\Hypertarget{riscv__vector_8h_a5396217a03104c4a9f470ccafc40d7f7}\label{riscv__vector_8h_a5396217a03104c4a9f470ccafc40d7f7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vmxor\_mm@{vmxor\_mm}}
\index{vmxor\_mm@{vmxor\_mm}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vmxor\_mm()}{vmxor\_mm()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vmask\+\_\+t vmxor\+\_\+mm (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{op1,  }\item[{vmask\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Mask-\/\+Register Logical Instructions ~\newline


{\bfseries{vmxor\+\_\+mm\+:}} 

~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vmask\+\_\+t ~\newline
 返回值： vmask\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vmxor.\+mm vd, vs2, vs1 ~\newline
 \mbox{\Hypertarget{riscv__vector_8h_a63d8d661e727691a3023fafe2446fb2e}\label{riscv__vector_8h_a63d8d661e727691a3023fafe2446fb2e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclip\_wv\_i16m1@{vnclip\_wv\_i16m1}}
\index{vnclip\_wv\_i16m1@{vnclip\_wv\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclip\_wv\_i16m1()}{vnclip\_wv\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vnclip\+\_\+wv\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint32m2\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Narrowing Fixed-\/\+Point Clip Instructions

{\bfseries{vnclip\+\_\+wv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnclip.\+wv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a80fe8c0b1eee4195f4fe5080db78df50}\label{riscv__vector_8h_a80fe8c0b1eee4195f4fe5080db78df50}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclip\_wv\_i16m1\_m@{vnclip\_wv\_i16m1\_m}}
\index{vnclip\_wv\_i16m1\_m@{vnclip\_wv\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclip\_wv\_i16m1\_m()}{vnclip\_wv\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vnclip\+\_\+wv\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m2\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Narrowing Fixed-\/\+Point Clip Instructions (带掩码)

{\bfseries{vns\+\_\+wv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnclip.\+wv vd, vs2, vs1,vm \mbox{\Hypertarget{riscv__vector_8h_aaea529dacc10fcb7de7b3bc077c5b02e}\label{riscv__vector_8h_aaea529dacc10fcb7de7b3bc077c5b02e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclip\_wv\_i8m1@{vnclip\_wv\_i8m1}}
\index{vnclip\_wv\_i8m1@{vnclip\_wv\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclip\_wv\_i8m1()}{vnclip\_wv\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vnclip\+\_\+wv\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint16m2\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Narrowing Fixed-\/\+Point Clip Instructions

{\bfseries{vnclip\+\_\+wv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnclip.\+wv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ac4739630d823cb5145d4771c18d3bb08}\label{riscv__vector_8h_ac4739630d823cb5145d4771c18d3bb08}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclip\_wv\_i8m1\_m@{vnclip\_wv\_i8m1\_m}}
\index{vnclip\_wv\_i8m1\_m@{vnclip\_wv\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclip\_wv\_i8m1\_m()}{vnclip\_wv\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vnclip\+\_\+wv\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m2\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Narrowing Fixed-\/\+Point Clip Instructions (带掩码)

{\bfseries{vnclip\+\_\+wv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnclip.\+wv vd, vs2, vs1,vm \mbox{\Hypertarget{riscv__vector_8h_aaf527e52e44316b7ed23c1255209fce6}\label{riscv__vector_8h_aaf527e52e44316b7ed23c1255209fce6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclip\_wx\_i16m1@{vnclip\_wx\_i16m1}}
\index{vnclip\_wx\_i16m1@{vnclip\_wx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclip\_wx\_i16m1()}{vnclip\_wx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vnclip\+\_\+wx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint32m2\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Narrowing Fixed-\/\+Point Clip Instructions

{\bfseries{vnclip\+\_\+wx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnclip.\+wx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a711bba1401b314d79ea891ad57009a5c}\label{riscv__vector_8h_a711bba1401b314d79ea891ad57009a5c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclip\_wx\_i16m1\_m@{vnclip\_wx\_i16m1\_m}}
\index{vnclip\_wx\_i16m1\_m@{vnclip\_wx\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclip\_wx\_i16m1\_m()}{vnclip\_wx\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vnclip\+\_\+wx\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m2\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Narrowing Fixed-\/\+Point Clip Instructions (带掩码)

{\bfseries{vnclip\+\_\+wx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnclip.\+wx vd, vs2, rs1,vm \mbox{\Hypertarget{riscv__vector_8h_ae4d5389d6ac53fb2c02053c11bb4f232}\label{riscv__vector_8h_ae4d5389d6ac53fb2c02053c11bb4f232}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclip\_wx\_i8m1@{vnclip\_wx\_i8m1}}
\index{vnclip\_wx\_i8m1@{vnclip\_wx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclip\_wx\_i8m1()}{vnclip\_wx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vnclip\+\_\+wx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint16m2\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Narrowing Fixed-\/\+Point Clip Instructions

{\bfseries{vnclip\+\_\+wx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnclip.\+wx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_acbda9af83a8eaa267ec305ef9537d203}\label{riscv__vector_8h_acbda9af83a8eaa267ec305ef9537d203}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclip\_wx\_i8m1\_m@{vnclip\_wx\_i8m1\_m}}
\index{vnclip\_wx\_i8m1\_m@{vnclip\_wx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclip\_wx\_i8m1\_m()}{vnclip\_wx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vnclip\+\_\+wx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m2\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Narrowing Fixed-\/\+Point Clip Instructions (带掩码)

{\bfseries{vnclip\+\_\+wx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnclip.\+wx vd, vs2, rs1,vm \mbox{\Hypertarget{riscv__vector_8h_a9511493cf226f012fff1a25e298e8720}\label{riscv__vector_8h_a9511493cf226f012fff1a25e298e8720}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclipu\_wv\_u16m1@{vnclipu\_wv\_u16m1}}
\index{vnclipu\_wv\_u16m1@{vnclipu\_wv\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclipu\_wv\_u16m1()}{vnclipu\_wv\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vnclipu\+\_\+wv\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint32m2\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Narrowing Fixed-\/\+Point Clip Instructions

{\bfseries{vnclipu\+\_\+wv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnclipu.\+wv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ac871ca5efb8fd966797ade2dfb9207e6}\label{riscv__vector_8h_ac871ca5efb8fd966797ade2dfb9207e6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclipu\_wv\_u16m1\_m@{vnclipu\_wv\_u16m1\_m}}
\index{vnclipu\_wv\_u16m1\_m@{vnclipu\_wv\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclipu\_wv\_u16m1\_m()}{vnclipu\_wv\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vnclipu\+\_\+wv\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m2\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Narrowing Fixed-\/\+Point Clip Instructions (带掩码)

{\bfseries{vnclipu\+\_\+wv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnclipu.\+wv vd, vs2, vs1,vm \mbox{\Hypertarget{riscv__vector_8h_a0973cb5f944c4756a39d2fd891e72ab4}\label{riscv__vector_8h_a0973cb5f944c4756a39d2fd891e72ab4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclipu\_wv\_u8m1@{vnclipu\_wv\_u8m1}}
\index{vnclipu\_wv\_u8m1@{vnclipu\_wv\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclipu\_wv\_u8m1()}{vnclipu\_wv\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vnclipu\+\_\+wv\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint16m2\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Narrowing Fixed-\/\+Point Clip Instructions

{\bfseries{vnclipu\+\_\+wv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnclipu.\+wv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_acf8f329b47ba74d69baa7aeb30fed9cc}\label{riscv__vector_8h_acf8f329b47ba74d69baa7aeb30fed9cc}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclipu\_wv\_u8m1\_m@{vnclipu\_wv\_u8m1\_m}}
\index{vnclipu\_wv\_u8m1\_m@{vnclipu\_wv\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclipu\_wv\_u8m1\_m()}{vnclipu\_wv\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vnclipu\+\_\+wv\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m2\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Narrowing Fixed-\/\+Point Clip Instructions (带掩码)

{\bfseries{vnclipu\+\_\+wv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnclipu.\+wv vd, vs2, vs1,vm \mbox{\Hypertarget{riscv__vector_8h_abf0d9dacf6829bdd9fa3bd0ca8b54485}\label{riscv__vector_8h_abf0d9dacf6829bdd9fa3bd0ca8b54485}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclipu\_wx\_u16m1@{vnclipu\_wx\_u16m1}}
\index{vnclipu\_wx\_u16m1@{vnclipu\_wx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclipu\_wx\_u16m1()}{vnclipu\_wx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vnclipu\+\_\+wx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint32m2\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Narrowing Fixed-\/\+Point Clip Instructions

{\bfseries{vnclipu\+\_\+wx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnclipu.\+wx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a1ac3ccb39b6c066668799e228a9b7df7}\label{riscv__vector_8h_a1ac3ccb39b6c066668799e228a9b7df7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclipu\_wx\_u16m1\_m@{vnclipu\_wx\_u16m1\_m}}
\index{vnclipu\_wx\_u16m1\_m@{vnclipu\_wx\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclipu\_wx\_u16m1\_m()}{vnclipu\_wx\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vnclipu\+\_\+wx\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m2\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Narrowing Fixed-\/\+Point Clip Instructions (带掩码)

{\bfseries{vnclipu\+\_\+wx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnclipu.\+wx vd, vs2, rs1,vm \mbox{\Hypertarget{riscv__vector_8h_a15398ef12e3395c65b68debd531c022e}\label{riscv__vector_8h_a15398ef12e3395c65b68debd531c022e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclipu\_wx\_u8m1@{vnclipu\_wx\_u8m1}}
\index{vnclipu\_wx\_u8m1@{vnclipu\_wx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclipu\_wx\_u8m1()}{vnclipu\_wx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vnclipu\+\_\+wx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint16m2\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Narrowing Fixed-\/\+Point Clip Instructions

{\bfseries{vnclipu\+\_\+wx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnclipu.\+wx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ad2d3e18404c551aa156ee2b0562ad155}\label{riscv__vector_8h_ad2d3e18404c551aa156ee2b0562ad155}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnclipu\_wx\_u8m1\_m@{vnclipu\_wx\_u8m1\_m}}
\index{vnclipu\_wx\_u8m1\_m@{vnclipu\_wx\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnclipu\_wx\_u8m1\_m()}{vnclipu\_wx\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vnclipu\+\_\+wx\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m2\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Narrowing Fixed-\/\+Point Clip Instructions (带掩码)

{\bfseries{vnclipu\+\_\+wx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnclipu.\+wx vd, vs2, rs1,vm \mbox{\Hypertarget{riscv__vector_8h_a84683ec9b359a33ba6b7d1cfed800acc}\label{riscv__vector_8h_a84683ec9b359a33ba6b7d1cfed800acc}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsac\_vv\_i16m1@{vnmsac\_vv\_i16m1}}
\index{vnmsac\_vv\_i16m1@{vnmsac\_vv\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsac\_vv\_i16m1()}{vnmsac\_vv\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vnmsac\+\_\+vv\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{acc,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vnmsac\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vint16m1\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vint16m2\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vint16m4\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vint16m8\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsac.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a318f96cc6b859cb5cbbd3aaadfdd8081}\label{riscv__vector_8h_a318f96cc6b859cb5cbbd3aaadfdd8081}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsac\_vv\_i16m1\_m@{vnmsac\_vv\_i16m1\_m}}
\index{vnmsac\_vv\_i16m1\_m@{vnmsac\_vv\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsac\_vv\_i16m1\_m()}{vnmsac\_vv\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vnmsac\+\_\+vv\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{acc,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vnmsac\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m1\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m2\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m4\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m8\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsac.\+vv vd, vs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a9c4d4b825395251d79370b4ed4fe1789}\label{riscv__vector_8h_a9c4d4b825395251d79370b4ed4fe1789}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsac\_vv\_i32m1@{vnmsac\_vv\_i32m1}}
\index{vnmsac\_vv\_i32m1@{vnmsac\_vv\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsac\_vv\_i32m1()}{vnmsac\_vv\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vnmsac\+\_\+vv\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{acc,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vnmsac\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vint32m1\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vint32m2\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vint32m4\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vint32m8\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsac.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_ad2f6c8228ffbd40a18b6b7f19b933da0}\label{riscv__vector_8h_ad2f6c8228ffbd40a18b6b7f19b933da0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsac\_vv\_i32m1\_m@{vnmsac\_vv\_i32m1\_m}}
\index{vnmsac\_vv\_i32m1\_m@{vnmsac\_vv\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsac\_vv\_i32m1\_m()}{vnmsac\_vv\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vnmsac\+\_\+vv\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{acc,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vnmsac\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m1\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m2\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m4\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m8\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsac.\+vv vd, vs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a14b467bb11fc740e0f8c642a2b9e048d}\label{riscv__vector_8h_a14b467bb11fc740e0f8c642a2b9e048d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsac\_vv\_i8m1@{vnmsac\_vv\_i8m1}}
\index{vnmsac\_vv\_i8m1@{vnmsac\_vv\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsac\_vv\_i8m1()}{vnmsac\_vv\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vnmsac\+\_\+vv\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{acc,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vnmsac\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vint8m1\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vint8m2\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vint8m4\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vint8m8\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsac.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a80a6ab56283306d6c9953fc64e697021}\label{riscv__vector_8h_a80a6ab56283306d6c9953fc64e697021}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsac\_vv\_i8m1\_m@{vnmsac\_vv\_i8m1\_m}}
\index{vnmsac\_vv\_i8m1\_m@{vnmsac\_vv\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsac\_vv\_i8m1\_m()}{vnmsac\_vv\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vnmsac\+\_\+vv\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{acc,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vnmsac\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint8m1\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint8m2\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint8m4\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint8m8\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsac.\+vv vd, vs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a9a0c92144b5481415fcd6edc589210b6}\label{riscv__vector_8h_a9a0c92144b5481415fcd6edc589210b6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsac\_vv\_u16m1@{vnmsac\_vv\_u16m1}}
\index{vnmsac\_vv\_u16m1@{vnmsac\_vv\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsac\_vv\_u16m1()}{vnmsac\_vv\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vnmsac\+\_\+vv\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{acc,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vnmsac\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vuint16m1\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vuint16m2\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vuint16m4\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vuint16m8\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsac.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_ad4238c4e74478bd959f22620d68020e6}\label{riscv__vector_8h_ad4238c4e74478bd959f22620d68020e6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsac\_vv\_u16m1\_m@{vnmsac\_vv\_u16m1\_m}}
\index{vnmsac\_vv\_u16m1\_m@{vnmsac\_vv\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsac\_vv\_u16m1\_m()}{vnmsac\_vv\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vnmsac\+\_\+vv\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{acc,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vnmsac\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m1\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m2\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m4\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m8\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsac.\+vv vd, vs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a7d867ced917db577a4585e2aa3c776b5}\label{riscv__vector_8h_a7d867ced917db577a4585e2aa3c776b5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsac\_vv\_u32m1@{vnmsac\_vv\_u32m1}}
\index{vnmsac\_vv\_u32m1@{vnmsac\_vv\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsac\_vv\_u32m1()}{vnmsac\_vv\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vnmsac\+\_\+vv\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{acc,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vnmsac\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vuint32m1\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vuint32m2\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vuint32m4\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vuint32m8\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsac.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a63ae3e91ef31444092e1bdfb014549fb}\label{riscv__vector_8h_a63ae3e91ef31444092e1bdfb014549fb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsac\_vv\_u32m1\_m@{vnmsac\_vv\_u32m1\_m}}
\index{vnmsac\_vv\_u32m1\_m@{vnmsac\_vv\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsac\_vv\_u32m1\_m()}{vnmsac\_vv\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vnmsac\+\_\+vv\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{acc,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vnmsac\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m1\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m2\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m4\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m8\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsac.\+vv vd, vs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a2ef783feb089bda2088dbe5ec29d787b}\label{riscv__vector_8h_a2ef783feb089bda2088dbe5ec29d787b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsac\_vv\_u8m1@{vnmsac\_vv\_u8m1}}
\index{vnmsac\_vv\_u8m1@{vnmsac\_vv\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsac\_vv\_u8m1()}{vnmsac\_vv\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vnmsac\+\_\+vv\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{acc,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vnmsac\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vuint8m1\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vuint8m2\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vuint8m4\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vuint8m8\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsac.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a10ad5cd43cf34fd7922a70023002cda3}\label{riscv__vector_8h_a10ad5cd43cf34fd7922a70023002cda3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsac\_vv\_u8m1\_m@{vnmsac\_vv\_u8m1\_m}}
\index{vnmsac\_vv\_u8m1\_m@{vnmsac\_vv\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsac\_vv\_u8m1\_m()}{vnmsac\_vv\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vnmsac\+\_\+vv\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{acc,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vnmsac\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint8m1\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint8m2\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint8m4\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint8m8\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsac.\+vv vd, vs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a0863592c33f1cd40590e6a791851161b}\label{riscv__vector_8h_a0863592c33f1cd40590e6a791851161b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsac\_vx\_i16m1@{vnmsac\_vx\_i16m1}}
\index{vnmsac\_vx\_i16m1@{vnmsac\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsac\_vx\_i16m1()}{vnmsac\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vnmsac\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{acc,  }\item[{int16\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vnmsac\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vint16m1\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vint16m2\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vint16m4\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vint16m8\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsac.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_ad671d19dba42d5b976fd57497b098fcb}\label{riscv__vector_8h_ad671d19dba42d5b976fd57497b098fcb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsac\_vx\_i16m1\_m@{vnmsac\_vx\_i16m1\_m}}
\index{vnmsac\_vx\_i16m1\_m@{vnmsac\_vx\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsac\_vx\_i16m1\_m()}{vnmsac\_vx\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vnmsac\+\_\+vx\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{acc,  }\item[{int16\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vnmsac\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m1\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m2\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m4\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m8\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsac.\+vx vd, rs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a2ce9fa45a096ebceb7e4ae97e85f9758}\label{riscv__vector_8h_a2ce9fa45a096ebceb7e4ae97e85f9758}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsac\_vx\_i32m1@{vnmsac\_vx\_i32m1}}
\index{vnmsac\_vx\_i32m1@{vnmsac\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsac\_vx\_i32m1()}{vnmsac\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vnmsac\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{acc,  }\item[{int32\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vnmsac\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vint32m1\+\_\+t ~\newline
 op1\+: int32\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vint32m2\+\_\+t ~\newline
 op1\+: int32\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vint32m4\+\_\+t ~\newline
 op1\+: int32\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vint32m8\+\_\+t ~\newline
 op1\+: int32\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsac.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_af8fa101d20a6671b793a3c18d6c0090c}\label{riscv__vector_8h_af8fa101d20a6671b793a3c18d6c0090c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsac\_vx\_i32m1\_m@{vnmsac\_vx\_i32m1\_m}}
\index{vnmsac\_vx\_i32m1\_m@{vnmsac\_vx\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsac\_vx\_i32m1\_m()}{vnmsac\_vx\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vnmsac\+\_\+vx\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{acc,  }\item[{int32\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vnmsac\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m1\+\_\+t ~\newline
 op1\+: int32\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m2\+\_\+t ~\newline
 op1\+: int32\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m4\+\_\+t ~\newline
 op1\+: int32\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m8\+\_\+t ~\newline
 op1\+: int32\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsac.\+vx vd, rs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a286eed172de2cd6e52483189cca2992a}\label{riscv__vector_8h_a286eed172de2cd6e52483189cca2992a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsac\_vx\_i8m1@{vnmsac\_vx\_i8m1}}
\index{vnmsac\_vx\_i8m1@{vnmsac\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsac\_vx\_i8m1()}{vnmsac\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vnmsac\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{acc,  }\item[{int8\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vnmsac\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vint8m1\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vint8m2\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vint8m4\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vint8m8\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsac.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a68b6ac64fe77378c850cb3b686c27cd3}\label{riscv__vector_8h_a68b6ac64fe77378c850cb3b686c27cd3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsac\_vx\_i8m1\_m@{vnmsac\_vx\_i8m1\_m}}
\index{vnmsac\_vx\_i8m1\_m@{vnmsac\_vx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsac\_vx\_i8m1\_m()}{vnmsac\_vx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vnmsac\+\_\+vx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{acc,  }\item[{int8\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vnmsac\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint8m1\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint8m2\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint8m4\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint8m8\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsac.\+vx vd, rs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a58b1296a72c832048da4be530fb1abd8}\label{riscv__vector_8h_a58b1296a72c832048da4be530fb1abd8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsac\_vx\_u16m1@{vnmsac\_vx\_u16m1}}
\index{vnmsac\_vx\_u16m1@{vnmsac\_vx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsac\_vx\_u16m1()}{vnmsac\_vx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vnmsac\+\_\+vx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{acc,  }\item[{uint16\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vnmsac\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vuint16m1\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vuint16m2\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vuint16m4\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vuint16m8\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsac.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a582c84f0bb6261549d4b02f1f690c2bc}\label{riscv__vector_8h_a582c84f0bb6261549d4b02f1f690c2bc}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsac\_vx\_u16m1\_m@{vnmsac\_vx\_u16m1\_m}}
\index{vnmsac\_vx\_u16m1\_m@{vnmsac\_vx\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsac\_vx\_u16m1\_m()}{vnmsac\_vx\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vnmsac\+\_\+vx\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{acc,  }\item[{uint16\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vnmsac\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m1\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m2\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m4\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m8\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsac.\+vx vd, rs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_acde9c8d312245493fca90c7681cf0480}\label{riscv__vector_8h_acde9c8d312245493fca90c7681cf0480}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsac\_vx\_u32m1@{vnmsac\_vx\_u32m1}}
\index{vnmsac\_vx\_u32m1@{vnmsac\_vx\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsac\_vx\_u32m1()}{vnmsac\_vx\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vnmsac\+\_\+vx\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{acc,  }\item[{uint32\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vnmsac\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vuint32m1\+\_\+t ~\newline
 op1\+: uint32\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vuint32m2\+\_\+t ~\newline
 op1\+: uint32\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vuint32m4\+\_\+t ~\newline
 op1\+: uint32\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vuint32m8\+\_\+t ~\newline
 op1\+: uint32\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsac.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_add241fd97af7f7241c14e90cdbfbc422}\label{riscv__vector_8h_add241fd97af7f7241c14e90cdbfbc422}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsac\_vx\_u32m1\_m@{vnmsac\_vx\_u32m1\_m}}
\index{vnmsac\_vx\_u32m1\_m@{vnmsac\_vx\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsac\_vx\_u32m1\_m()}{vnmsac\_vx\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vnmsac\+\_\+vx\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{acc,  }\item[{uint32\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vnmsac\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m1\+\_\+t ~\newline
 op1\+: uint32\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m2\+\_\+t ~\newline
 op1\+: uint32\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m4\+\_\+t ~\newline
 op1\+: uint32\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m8\+\_\+t ~\newline
 op1\+: uint32\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsac.\+vx vd, rs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_afe00394c669c26d3a6d1379986faabb7}\label{riscv__vector_8h_afe00394c669c26d3a6d1379986faabb7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsac\_vx\_u8m1@{vnmsac\_vx\_u8m1}}
\index{vnmsac\_vx\_u8m1@{vnmsac\_vx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsac\_vx\_u8m1()}{vnmsac\_vx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vnmsac\+\_\+vx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{acc,  }\item[{uint8\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vnmsac\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vuint8m1\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vuint8m2\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vuint8m4\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vuint8m8\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsac.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_aef105e0fa6896d521df48bd4ffd544e7}\label{riscv__vector_8h_aef105e0fa6896d521df48bd4ffd544e7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsac\_vx\_u8m1\_m@{vnmsac\_vx\_u8m1\_m}}
\index{vnmsac\_vx\_u8m1\_m@{vnmsac\_vx\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsac\_vx\_u8m1\_m()}{vnmsac\_vx\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vnmsac\+\_\+vx\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{acc,  }\item[{uint8\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vnmsac\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint8m1\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint8m2\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint8m4\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint8m8\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsac.\+vx vd, rs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_aec22718e5d441908697c83ee04aeb9c6}\label{riscv__vector_8h_aec22718e5d441908697c83ee04aeb9c6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsub\_vv\_i16m1@{vnmsub\_vv\_i16m1}}
\index{vnmsub\_vv\_i16m1@{vnmsub\_vv\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsub\_vv\_i16m1()}{vnmsub\_vv\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vnmsub\+\_\+vv\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{acc,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vnmsub\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vint16m1\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vint16m2\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vint16m4\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vint16m8\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsub.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a3efe27283124d5939f304e3ca1904531}\label{riscv__vector_8h_a3efe27283124d5939f304e3ca1904531}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsub\_vv\_i16m1\_m@{vnmsub\_vv\_i16m1\_m}}
\index{vnmsub\_vv\_i16m1\_m@{vnmsub\_vv\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsub\_vv\_i16m1\_m()}{vnmsub\_vv\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vnmsub\+\_\+vv\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{acc,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vnmsub\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m1\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m2\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m4\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m8\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsub.\+vv vd, vs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_affa35116a18e043afe30c260585f27e0}\label{riscv__vector_8h_affa35116a18e043afe30c260585f27e0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsub\_vv\_i32m1@{vnmsub\_vv\_i32m1}}
\index{vnmsub\_vv\_i32m1@{vnmsub\_vv\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsub\_vv\_i32m1()}{vnmsub\_vv\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vnmsub\+\_\+vv\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{acc,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vnmsub\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vint32m1\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vint32m2\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vint32m4\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vint32m8\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsub.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a42a2dbd8a00ce950b3cc649a9c2f3439}\label{riscv__vector_8h_a42a2dbd8a00ce950b3cc649a9c2f3439}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsub\_vv\_i32m1\_m@{vnmsub\_vv\_i32m1\_m}}
\index{vnmsub\_vv\_i32m1\_m@{vnmsub\_vv\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsub\_vv\_i32m1\_m()}{vnmsub\_vv\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vnmsub\+\_\+vv\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{acc,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vnmsub\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m1\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m2\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m4\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m8\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsub.\+vv vd, vs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a07142299363e6f0118aaee780f60f29a}\label{riscv__vector_8h_a07142299363e6f0118aaee780f60f29a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsub\_vv\_i8m1@{vnmsub\_vv\_i8m1}}
\index{vnmsub\_vv\_i8m1@{vnmsub\_vv\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsub\_vv\_i8m1()}{vnmsub\_vv\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vnmsub\+\_\+vv\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{acc,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vnmsub\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vint8m1\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vint8m2\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vint8m4\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vint8m8\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsub.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a80ba84ff4f640b78b214b818dc8b76af}\label{riscv__vector_8h_a80ba84ff4f640b78b214b818dc8b76af}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsub\_vv\_i8m1\_m@{vnmsub\_vv\_i8m1\_m}}
\index{vnmsub\_vv\_i8m1\_m@{vnmsub\_vv\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsub\_vv\_i8m1\_m()}{vnmsub\_vv\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vnmsub\+\_\+vv\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{acc,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vnmsub\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint8m1\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint8m2\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint8m4\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint8m8\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsub.\+vv vd, vs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_ac2f0951f4a2cd56b4f33fa2a5a01bb93}\label{riscv__vector_8h_ac2f0951f4a2cd56b4f33fa2a5a01bb93}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsub\_vv\_u16m1@{vnmsub\_vv\_u16m1}}
\index{vnmsub\_vv\_u16m1@{vnmsub\_vv\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsub\_vv\_u16m1()}{vnmsub\_vv\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vnmsub\+\_\+vv\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{acc,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vnmsub\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vuint16m1\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vuint16m2\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vuint16m4\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vuint16m8\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsub.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a9cbdca3256a0501c2746f02ac6196f31}\label{riscv__vector_8h_a9cbdca3256a0501c2746f02ac6196f31}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsub\_vv\_u16m1\_m@{vnmsub\_vv\_u16m1\_m}}
\index{vnmsub\_vv\_u16m1\_m@{vnmsub\_vv\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsub\_vv\_u16m1\_m()}{vnmsub\_vv\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vnmsub\+\_\+vv\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{acc,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vnmsub\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m1\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m2\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m4\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m8\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsub.\+vv vd, vs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a480a7ad4ac4dedbabcfe250c78215a5a}\label{riscv__vector_8h_a480a7ad4ac4dedbabcfe250c78215a5a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsub\_vv\_u32m1@{vnmsub\_vv\_u32m1}}
\index{vnmsub\_vv\_u32m1@{vnmsub\_vv\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsub\_vv\_u32m1()}{vnmsub\_vv\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vnmsub\+\_\+vv\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{acc,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vnmsub\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vuint32m1\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vuint32m2\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vuint32m4\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vuint32m8\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsub.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a615ba2aeb74d62138224e6ecc50c738d}\label{riscv__vector_8h_a615ba2aeb74d62138224e6ecc50c738d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsub\_vv\_u32m1\_m@{vnmsub\_vv\_u32m1\_m}}
\index{vnmsub\_vv\_u32m1\_m@{vnmsub\_vv\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsub\_vv\_u32m1\_m()}{vnmsub\_vv\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vnmsub\+\_\+vv\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{acc,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vnmsub\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m1\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m2\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m4\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m8\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsub.\+vv vd, vs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a1144120f745a15aa9c4abdb52b0474ca}\label{riscv__vector_8h_a1144120f745a15aa9c4abdb52b0474ca}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsub\_vv\_u8m1@{vnmsub\_vv\_u8m1}}
\index{vnmsub\_vv\_u8m1@{vnmsub\_vv\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsub\_vv\_u8m1()}{vnmsub\_vv\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vnmsub\+\_\+vv\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{acc,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vnmsub\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vuint8m1\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vuint8m2\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vuint8m4\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vuint8m8\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsub.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a158319f7f160b51c8da555bb291e22e1}\label{riscv__vector_8h_a158319f7f160b51c8da555bb291e22e1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsub\_vv\_u8m1\_m@{vnmsub\_vv\_u8m1\_m}}
\index{vnmsub\_vv\_u8m1\_m@{vnmsub\_vv\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsub\_vv\_u8m1\_m()}{vnmsub\_vv\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vnmsub\+\_\+vv\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{acc,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vnmsub\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint8m1\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint8m2\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint8m4\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint8m8\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsub.\+vv vd, vs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_af81219fbe6210d2a4e2ccb2f4254da8f}\label{riscv__vector_8h_af81219fbe6210d2a4e2ccb2f4254da8f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsub\_vx\_i16m1@{vnmsub\_vx\_i16m1}}
\index{vnmsub\_vx\_i16m1@{vnmsub\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsub\_vx\_i16m1()}{vnmsub\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vnmsub\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{acc,  }\item[{int16\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vnmsub\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vint16m1\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vint16m2\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vint16m4\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vint16m8\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsub.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a0cf163161c1e6d86d35b13d290db5c13}\label{riscv__vector_8h_a0cf163161c1e6d86d35b13d290db5c13}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsub\_vx\_i16m1\_m@{vnmsub\_vx\_i16m1\_m}}
\index{vnmsub\_vx\_i16m1\_m@{vnmsub\_vx\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsub\_vx\_i16m1\_m()}{vnmsub\_vx\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vnmsub\+\_\+vx\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{acc,  }\item[{int16\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vnmsub\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m1\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m2\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m4\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m8\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsub.\+vx vd, rs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a66c8576f7f52b16b78dbad03fedfd2a0}\label{riscv__vector_8h_a66c8576f7f52b16b78dbad03fedfd2a0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsub\_vx\_i32m1@{vnmsub\_vx\_i32m1}}
\index{vnmsub\_vx\_i32m1@{vnmsub\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsub\_vx\_i32m1()}{vnmsub\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vnmsub\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{acc,  }\item[{int32\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vnmsub\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vint32m1\+\_\+t ~\newline
 op1\+: int32\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vint32m2\+\_\+t ~\newline
 op1\+: int32\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vint32m4\+\_\+t ~\newline
 op1\+: int32\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vint32m8\+\_\+t ~\newline
 op1\+: int32\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsub.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_aaf16cfafad488af89fcc27f70b3be901}\label{riscv__vector_8h_aaf16cfafad488af89fcc27f70b3be901}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsub\_vx\_i32m1\_m@{vnmsub\_vx\_i32m1\_m}}
\index{vnmsub\_vx\_i32m1\_m@{vnmsub\_vx\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsub\_vx\_i32m1\_m()}{vnmsub\_vx\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vnmsub\+\_\+vx\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{acc,  }\item[{int32\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vnmsub\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m1\+\_\+t ~\newline
 op1\+: int32\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m2\+\_\+t ~\newline
 op1\+: int32\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m4\+\_\+t ~\newline
 op1\+: int32\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m8\+\_\+t ~\newline
 op1\+: int32\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsub.\+vx vd, rs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_ab812aeb579b6319d3a38010c37a1567d}\label{riscv__vector_8h_ab812aeb579b6319d3a38010c37a1567d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsub\_vx\_i8m1@{vnmsub\_vx\_i8m1}}
\index{vnmsub\_vx\_i8m1@{vnmsub\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsub\_vx\_i8m1()}{vnmsub\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vnmsub\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{acc,  }\item[{int8\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vnmsub\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vint8m1\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vint8m2\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vint8m4\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vint8m8\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsub.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_ac9a46cc594f5630704a4b601248bf659}\label{riscv__vector_8h_ac9a46cc594f5630704a4b601248bf659}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsub\_vx\_i8m1\_m@{vnmsub\_vx\_i8m1\_m}}
\index{vnmsub\_vx\_i8m1\_m@{vnmsub\_vx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsub\_vx\_i8m1\_m()}{vnmsub\_vx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vnmsub\+\_\+vx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{acc,  }\item[{int8\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vnmsub\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint8m1\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint8m2\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint8m4\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint8m8\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsub.\+vx vd, rs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_afbdda2ae21a362b03aa840d4c327ca67}\label{riscv__vector_8h_afbdda2ae21a362b03aa840d4c327ca67}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsub\_vx\_u16m1@{vnmsub\_vx\_u16m1}}
\index{vnmsub\_vx\_u16m1@{vnmsub\_vx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsub\_vx\_u16m1()}{vnmsub\_vx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vnmsub\+\_\+vx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{acc,  }\item[{uint16\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vnmsub\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vuint16m1\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vuint16m2\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vuint16m4\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vuint16m8\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsub.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a6b0991836253ff641b9b2ad1de0f705f}\label{riscv__vector_8h_a6b0991836253ff641b9b2ad1de0f705f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsub\_vx\_u16m1\_m@{vnmsub\_vx\_u16m1\_m}}
\index{vnmsub\_vx\_u16m1\_m@{vnmsub\_vx\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsub\_vx\_u16m1\_m()}{vnmsub\_vx\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vnmsub\+\_\+vx\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{acc,  }\item[{uint16\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vnmsub\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m1\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m2\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m4\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m8\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsub.\+vx vd, rs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a19bc6882f153d8150945bad937ffe052}\label{riscv__vector_8h_a19bc6882f153d8150945bad937ffe052}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsub\_vx\_u32m1@{vnmsub\_vx\_u32m1}}
\index{vnmsub\_vx\_u32m1@{vnmsub\_vx\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsub\_vx\_u32m1()}{vnmsub\_vx\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vnmsub\+\_\+vx\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{acc,  }\item[{uint32\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vnmsub\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vuint32m1\+\_\+t ~\newline
 op1\+: uint32\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vuint32m2\+\_\+t ~\newline
 op1\+: uint32\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vuint32m4\+\_\+t ~\newline
 op1\+: uint32\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vuint32m8\+\_\+t ~\newline
 op1\+: uint32\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsub.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a944d6fa6a040fe356daaf6bb4046a4ae}\label{riscv__vector_8h_a944d6fa6a040fe356daaf6bb4046a4ae}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsub\_vx\_u32m1\_m@{vnmsub\_vx\_u32m1\_m}}
\index{vnmsub\_vx\_u32m1\_m@{vnmsub\_vx\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsub\_vx\_u32m1\_m()}{vnmsub\_vx\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vnmsub\+\_\+vx\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{acc,  }\item[{uint32\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vnmsub\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m1\+\_\+t ~\newline
 op1\+: uint32\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m2\+\_\+t ~\newline
 op1\+: uint32\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m4\+\_\+t ~\newline
 op1\+: uint32\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m8\+\_\+t ~\newline
 op1\+: uint32\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsub.\+vx vd, rs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a1216cdc18971e461de565e46c6019568}\label{riscv__vector_8h_a1216cdc18971e461de565e46c6019568}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsub\_vx\_u8m1@{vnmsub\_vx\_u8m1}}
\index{vnmsub\_vx\_u8m1@{vnmsub\_vx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsub\_vx\_u8m1()}{vnmsub\_vx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vnmsub\+\_\+vx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{acc,  }\item[{uint8\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions

{\bfseries{vnmsub\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vuint8m1\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vuint8m2\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vuint8m4\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 acc\+: vuint8m8\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsub.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_ab4567e619e93ef3b9bdce7686077f5d0}\label{riscv__vector_8h_ab4567e619e93ef3b9bdce7686077f5d0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnmsub\_vx\_u8m1\_m@{vnmsub\_vx\_u8m1\_m}}
\index{vnmsub\_vx\_u8m1\_m@{vnmsub\_vx\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnmsub\_vx\_u8m1\_m()}{vnmsub\_vx\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vnmsub\+\_\+vx\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{acc,  }\item[{uint8\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Multiply-\/\+Add Instructions (带掩码)

{\bfseries{vnmsub\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint8m1\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint8m2\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint8m4\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint8m8\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnmsub.\+vx vd, rs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a2d593c0520f95f7cf4b22ed419bca0c6}\label{riscv__vector_8h_a2d593c0520f95f7cf4b22ed419bca0c6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsra\_wv\_i16m1@{vnsra\_wv\_i16m1}}
\index{vnsra\_wv\_i16m1@{vnsra\_wv\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsra\_wv\_i16m1()}{vnsra\_wv\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vnsra\+\_\+wv\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint32m2\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Narrowing Integer Right Shift Instructions

{\bfseries{vnsra\+\_\+wv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnsra.\+wv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a6448c120403f576ff8a52ae4f47943d8}\label{riscv__vector_8h_a6448c120403f576ff8a52ae4f47943d8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsra\_wv\_i16m1\_m@{vnsra\_wv\_i16m1\_m}}
\index{vnsra\_wv\_i16m1\_m@{vnsra\_wv\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsra\_wv\_i16m1\_m()}{vnsra\_wv\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vnsra\+\_\+wv\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m2\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Narrowing Integer Right Shift Instructions (带掩码)

{\bfseries{vnsra\+\_\+wv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnsra.\+wv vd, vs2, vs1,vm \mbox{\Hypertarget{riscv__vector_8h_a3b3f362c75f0553ba19d0f603703b6a7}\label{riscv__vector_8h_a3b3f362c75f0553ba19d0f603703b6a7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsra\_wv\_i8m1@{vnsra\_wv\_i8m1}}
\index{vnsra\_wv\_i8m1@{vnsra\_wv\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsra\_wv\_i8m1()}{vnsra\_wv\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vnsra\+\_\+wv\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint16m2\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Narrowing Integer Right Shift Instructions

{\bfseries{vnsra\+\_\+wv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnsra.\+wv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a043dada8c91b600402bb058416d1a445}\label{riscv__vector_8h_a043dada8c91b600402bb058416d1a445}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsra\_wv\_i8m1\_m@{vnsra\_wv\_i8m1\_m}}
\index{vnsra\_wv\_i8m1\_m@{vnsra\_wv\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsra\_wv\_i8m1\_m()}{vnsra\_wv\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vnsra\+\_\+wv\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m2\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Narrowing Integer Right Shift Instructions (带掩码)

{\bfseries{vnsra\+\_\+wv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnsra.\+wv vd, vs2, vs1,vm \mbox{\Hypertarget{riscv__vector_8h_ae012114a06cf6691f6d884ff39ca0907}\label{riscv__vector_8h_ae012114a06cf6691f6d884ff39ca0907}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsra\_wx\_i16m1@{vnsra\_wx\_i16m1}}
\index{vnsra\_wx\_i16m1@{vnsra\_wx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsra\_wx\_i16m1()}{vnsra\_wx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vnsra\+\_\+wx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint32m2\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Narrowing Integer Right Shift Instructions

{\bfseries{vnsra\+\_\+wx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnsra.\+wx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a8e93ecc1a5cb364f7620b44b11151811}\label{riscv__vector_8h_a8e93ecc1a5cb364f7620b44b11151811}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsra\_wx\_i16m1\_m@{vnsra\_wx\_i16m1\_m}}
\index{vnsra\_wx\_i16m1\_m@{vnsra\_wx\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsra\_wx\_i16m1\_m()}{vnsra\_wx\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vnsra\+\_\+wx\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m2\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Narrowing Integer Right Shift Instructions (带掩码)

{\bfseries{vnsra\+\_\+wx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnsra.\+wx vd, vs2, rs1,vm \mbox{\Hypertarget{riscv__vector_8h_a92eab09710256640713675fb1c7a6c25}\label{riscv__vector_8h_a92eab09710256640713675fb1c7a6c25}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsra\_wx\_i8m1@{vnsra\_wx\_i8m1}}
\index{vnsra\_wx\_i8m1@{vnsra\_wx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsra\_wx\_i8m1()}{vnsra\_wx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vnsra\+\_\+wx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint16m2\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Narrowing Integer Right Shift Instructions

{\bfseries{vnsra\+\_\+wx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnsra.\+wx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_aadf1574cd319e7d6dce0a0894e639671}\label{riscv__vector_8h_aadf1574cd319e7d6dce0a0894e639671}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsra\_wx\_i8m1\_m@{vnsra\_wx\_i8m1\_m}}
\index{vnsra\_wx\_i8m1\_m@{vnsra\_wx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsra\_wx\_i8m1\_m()}{vnsra\_wx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vnsra\+\_\+wx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m2\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Narrowing Integer Right Shift Instructions (带掩码)

{\bfseries{vnsra\+\_\+wx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnsra.\+wx vd, vs2, rs1,vm \mbox{\Hypertarget{riscv__vector_8h_a4eca7e27c37654432d08cdcc222e89af}\label{riscv__vector_8h_a4eca7e27c37654432d08cdcc222e89af}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsrl\_wv\_u16m1@{vnsrl\_wv\_u16m1}}
\index{vnsrl\_wv\_u16m1@{vnsrl\_wv\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsrl\_wv\_u16m1()}{vnsrl\_wv\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vnsrl\+\_\+wv\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint32m2\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Narrowing Integer Right Shift Instructions

{\bfseries{vnsrl\+\_\+wv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnsrl.\+wv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a012abb95ba42519799484a902e1ffb62}\label{riscv__vector_8h_a012abb95ba42519799484a902e1ffb62}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsrl\_wv\_u16m1\_m@{vnsrl\_wv\_u16m1\_m}}
\index{vnsrl\_wv\_u16m1\_m@{vnsrl\_wv\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsrl\_wv\_u16m1\_m()}{vnsrl\_wv\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vnsrl\+\_\+wv\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m2\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Narrowing Integer Right Shift Instructions (带掩码)

{\bfseries{vnsrl\+\_\+wv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnsrl.\+wv vd, vs2, vs1,vm \mbox{\Hypertarget{riscv__vector_8h_a0d6ecafa4aa918d36eefe67930f9f19c}\label{riscv__vector_8h_a0d6ecafa4aa918d36eefe67930f9f19c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsrl\_wv\_u8m1@{vnsrl\_wv\_u8m1}}
\index{vnsrl\_wv\_u8m1@{vnsrl\_wv\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsrl\_wv\_u8m1()}{vnsrl\_wv\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vnsrl\+\_\+wv\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint16m2\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Narrowing Integer Right Shift Instructions

{\bfseries{vnsrl\+\_\+wv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnsrl.\+wv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_aa95467899456de70595cd7dc864a4417}\label{riscv__vector_8h_aa95467899456de70595cd7dc864a4417}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsrl\_wv\_u8m1\_m@{vnsrl\_wv\_u8m1\_m}}
\index{vnsrl\_wv\_u8m1\_m@{vnsrl\_wv\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsrl\_wv\_u8m1\_m()}{vnsrl\_wv\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vnsrl\+\_\+wv\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m2\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Narrowing Integer Right Shift Instructions (带掩码)

{\bfseries{vnsrl\+\_\+wv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnsrl.\+wv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a8965af98d9f05bd53a2f114a31b67e52}\label{riscv__vector_8h_a8965af98d9f05bd53a2f114a31b67e52}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsrl\_wx\_u16m1@{vnsrl\_wx\_u16m1}}
\index{vnsrl\_wx\_u16m1@{vnsrl\_wx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsrl\_wx\_u16m1()}{vnsrl\_wx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vnsrl\+\_\+wx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint32m2\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Narrowing Integer Right Shift Instructions

{\bfseries{vnsrl\+\_\+wx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnsrl.\+wx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a7328f96a0b2db89f0dbfa2ec519af4fd}\label{riscv__vector_8h_a7328f96a0b2db89f0dbfa2ec519af4fd}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsrl\_wx\_u16m1\_m@{vnsrl\_wx\_u16m1\_m}}
\index{vnsrl\_wx\_u16m1\_m@{vnsrl\_wx\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsrl\_wx\_u16m1\_m()}{vnsrl\_wx\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vnsrl\+\_\+wx\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m2\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Narrowing Integer Right Shift Instructions (带掩码)

{\bfseries{vnsrl\+\_\+wx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnsrl.\+wx vd, vs2, rs1,vm \mbox{\Hypertarget{riscv__vector_8h_a1be0f1a9fd68eea333e914a2f2c33081}\label{riscv__vector_8h_a1be0f1a9fd68eea333e914a2f2c33081}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsrl\_wx\_u8m1@{vnsrl\_wx\_u8m1}}
\index{vnsrl\_wx\_u8m1@{vnsrl\_wx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsrl\_wx\_u8m1()}{vnsrl\_wx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vnsrl\+\_\+wx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint16m2\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Narrowing Integer Right Shift Instructions

{\bfseries{vnsrl\+\_\+wx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnsrl.\+wx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_af3a210ecc43624df5a6cfc088e3436ab}\label{riscv__vector_8h_af3a210ecc43624df5a6cfc088e3436ab}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vnsrl\_wx\_u8m1\_m@{vnsrl\_wx\_u8m1\_m}}
\index{vnsrl\_wx\_u8m1\_m@{vnsrl\_wx\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vnsrl\_wx\_u8m1\_m()}{vnsrl\_wx\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vnsrl\+\_\+wx\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m2\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Narrowing Integer Right Shift Instructions (带掩码)

{\bfseries{vnsrl\+\_\+wx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vnsrl.\+wx vd, vs2, rs1,vm \mbox{\Hypertarget{riscv__vector_8h_a3b9c832516baaf0f5ad36136c30f3da1}\label{riscv__vector_8h_a3b9c832516baaf0f5ad36136c30f3da1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vv\_i16m1@{vor\_vv\_i16m1}}
\index{vor\_vv\_i16m1@{vor\_vv\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vv\_i16m1()}{vor\_vv\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vor\+\_\+vv\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vor\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vor.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_acc3628f016237fb5894c1fbac0f2d314}\label{riscv__vector_8h_acc3628f016237fb5894c1fbac0f2d314}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vv\_i16m1\_m@{vor\_vv\_i16m1\_m}}
\index{vor\_vv\_i16m1\_m@{vor\_vv\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vv\_i16m1\_m()}{vor\_vv\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vor\+\_\+vv\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vor\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vor.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_aff63f0f82c10d63edc4e78e1f0b4342d}\label{riscv__vector_8h_aff63f0f82c10d63edc4e78e1f0b4342d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vv\_i32m1@{vor\_vv\_i32m1}}
\index{vor\_vv\_i32m1@{vor\_vv\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vv\_i32m1()}{vor\_vv\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vor\+\_\+vv\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vor\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vor.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a686e150ba699fa86537cb00c4a542016}\label{riscv__vector_8h_a686e150ba699fa86537cb00c4a542016}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vv\_i32m1\_m@{vor\_vv\_i32m1\_m}}
\index{vor\_vv\_i32m1\_m@{vor\_vv\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vv\_i32m1\_m()}{vor\_vv\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vor\+\_\+vv\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vor\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vor.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a19eeb6c8ccf93c8c316558ee45366f64}\label{riscv__vector_8h_a19eeb6c8ccf93c8c316558ee45366f64}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vv\_i8m1@{vor\_vv\_i8m1}}
\index{vor\_vv\_i8m1@{vor\_vv\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vv\_i8m1()}{vor\_vv\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vor\+\_\+vv\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vor\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vor.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a6ea10af178fac00a302c745151edad32}\label{riscv__vector_8h_a6ea10af178fac00a302c745151edad32}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vv\_i8m1\_m@{vor\_vv\_i8m1\_m}}
\index{vor\_vv\_i8m1\_m@{vor\_vv\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vv\_i8m1\_m()}{vor\_vv\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vor\+\_\+vv\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vor\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vor.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ae5f699448942bc1826a013a1d830b7fc}\label{riscv__vector_8h_ae5f699448942bc1826a013a1d830b7fc}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vv\_u16m1@{vor\_vv\_u16m1}}
\index{vor\_vv\_u16m1@{vor\_vv\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vv\_u16m1()}{vor\_vv\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vor\+\_\+vv\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vor\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vor.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a1a7052ffb71aff37ef969b3239ca27c0}\label{riscv__vector_8h_a1a7052ffb71aff37ef969b3239ca27c0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vv\_u16m1\_m@{vor\_vv\_u16m1\_m}}
\index{vor\_vv\_u16m1\_m@{vor\_vv\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vv\_u16m1\_m()}{vor\_vv\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vor\+\_\+vv\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vor\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vor.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a3762711bbe11e42fe0e1d2ac43e891e4}\label{riscv__vector_8h_a3762711bbe11e42fe0e1d2ac43e891e4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vv\_u32m1@{vor\_vv\_u32m1}}
\index{vor\_vv\_u32m1@{vor\_vv\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vv\_u32m1()}{vor\_vv\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vor\+\_\+vv\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vor\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vor.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a9473a244e75312097ff29e7d4199bc4f}\label{riscv__vector_8h_a9473a244e75312097ff29e7d4199bc4f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vv\_u32m1\_m@{vor\_vv\_u32m1\_m}}
\index{vor\_vv\_u32m1\_m@{vor\_vv\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vv\_u32m1\_m()}{vor\_vv\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vor\+\_\+vv\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vor\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vor.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a8a66b9ccdfae546752351a1a0ffdde51}\label{riscv__vector_8h_a8a66b9ccdfae546752351a1a0ffdde51}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vv\_u8m1@{vor\_vv\_u8m1}}
\index{vor\_vv\_u8m1@{vor\_vv\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vv\_u8m1()}{vor\_vv\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vor\+\_\+vv\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vor\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vor.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a323f6cdad9ce454e9512fbc9f617187f}\label{riscv__vector_8h_a323f6cdad9ce454e9512fbc9f617187f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vv\_u8m1\_m@{vor\_vv\_u8m1\_m}}
\index{vor\_vv\_u8m1\_m@{vor\_vv\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vv\_u8m1\_m()}{vor\_vv\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vor\+\_\+vv\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vor\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vor.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ad7d363f40d6fcf1d2a2d161fe55ef564}\label{riscv__vector_8h_ad7d363f40d6fcf1d2a2d161fe55ef564}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vx\_i16m1@{vor\_vx\_i16m1}}
\index{vor\_vx\_i16m1@{vor\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vx\_i16m1()}{vor\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vor\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vor\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vor.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ac86d2cb24ea5579ae4580591e073eaf1}\label{riscv__vector_8h_ac86d2cb24ea5579ae4580591e073eaf1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vx\_i16m1\_m@{vor\_vx\_i16m1\_m}}
\index{vor\_vx\_i16m1\_m@{vor\_vx\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vx\_i16m1\_m()}{vor\_vx\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vor\+\_\+vx\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vor\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vor.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_ada5895970653e509f176015b4f88c991}\label{riscv__vector_8h_ada5895970653e509f176015b4f88c991}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vx\_i32m1@{vor\_vx\_i32m1}}
\index{vor\_vx\_i32m1@{vor\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vx\_i32m1()}{vor\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vor\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vor\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vor.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ae9d31c257b0a79164481cc1017502558}\label{riscv__vector_8h_ae9d31c257b0a79164481cc1017502558}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vx\_i32m1\_m@{vor\_vx\_i32m1\_m}}
\index{vor\_vx\_i32m1\_m@{vor\_vx\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vx\_i32m1\_m()}{vor\_vx\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vor\+\_\+vx\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vor\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vor.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a57fa8a818092bc9baaa7daa2335421b4}\label{riscv__vector_8h_a57fa8a818092bc9baaa7daa2335421b4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vx\_i8m1@{vor\_vx\_i8m1}}
\index{vor\_vx\_i8m1@{vor\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vx\_i8m1()}{vor\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vor\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vor\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vor.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a43dae8696b5a48fadfc5e0da754bbf22}\label{riscv__vector_8h_a43dae8696b5a48fadfc5e0da754bbf22}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vx\_i8m1\_m@{vor\_vx\_i8m1\_m}}
\index{vor\_vx\_i8m1\_m@{vor\_vx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vx\_i8m1\_m()}{vor\_vx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vor\+\_\+vx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vor\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vor.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_abbe5b93c19e35c2b6750ad7bcf7b69b0}\label{riscv__vector_8h_abbe5b93c19e35c2b6750ad7bcf7b69b0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vx\_u16m1@{vor\_vx\_u16m1}}
\index{vor\_vx\_u16m1@{vor\_vx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vx\_u16m1()}{vor\_vx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vor\+\_\+vx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vor\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vor.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a0272b4c0dbfbc61c49bc1ece13574000}\label{riscv__vector_8h_a0272b4c0dbfbc61c49bc1ece13574000}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vx\_u16m1\_m@{vor\_vx\_u16m1\_m}}
\index{vor\_vx\_u16m1\_m@{vor\_vx\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vx\_u16m1\_m()}{vor\_vx\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vor\+\_\+vx\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vor\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vor.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_ab9ccfed8834b57ef41343c0137e2bce9}\label{riscv__vector_8h_ab9ccfed8834b57ef41343c0137e2bce9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vx\_u32m1@{vor\_vx\_u32m1}}
\index{vor\_vx\_u32m1@{vor\_vx\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vx\_u32m1()}{vor\_vx\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vor\+\_\+vx\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vor\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vor.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a0d493e78d4ae0cce867ffe3f090bb047}\label{riscv__vector_8h_a0d493e78d4ae0cce867ffe3f090bb047}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vx\_u32m1\_m@{vor\_vx\_u32m1\_m}}
\index{vor\_vx\_u32m1\_m@{vor\_vx\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vx\_u32m1\_m()}{vor\_vx\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vor\+\_\+vx\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vor\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vor.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a53af3ffee37215aeb12c4c906f0346b5}\label{riscv__vector_8h_a53af3ffee37215aeb12c4c906f0346b5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vx\_u8m1@{vor\_vx\_u8m1}}
\index{vor\_vx\_u8m1@{vor\_vx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vx\_u8m1()}{vor\_vx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vor\+\_\+vx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vor\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vor.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_abd013553396927690987662a13965ed2}\label{riscv__vector_8h_abd013553396927690987662a13965ed2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vor\_vx\_u8m1\_m@{vor\_vx\_u8m1\_m}}
\index{vor\_vx\_u8m1\_m@{vor\_vx\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vor\_vx\_u8m1\_m()}{vor\_vx\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vor\+\_\+vx\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vor\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vor.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a2dca6249abbce525159055d59c207ab5}\label{riscv__vector_8h_a2dca6249abbce525159055d59c207ab5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vpopc\_m@{vpopc\_m}}
\index{vpopc\_m@{vpopc\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vpopc\_m()}{vpopc\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 uint32\+\_\+t vpopc\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Mask-\/\+Register Logical Instructions ~\newline


{\bfseries{vpopc\+\_\+m\+:}} 

~\newline
 op1\+: vmask\+\_\+t ~\newline
 返回值： uint32\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vpopc.\+m rd, vs2 \mbox{\Hypertarget{riscv__vector_8h_acef11f3096272c513260d21a3aa0c7dc}\label{riscv__vector_8h_acef11f3096272c513260d21a3aa0c7dc}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vpopc\_m\_m@{vpopc\_m\_m}}
\index{vpopc\_m\_m@{vpopc\_m\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vpopc\_m\_m()}{vpopc\_m\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 uint32\+\_\+t vpopc\+\_\+m\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vmask\+\_\+t}]{op1 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Mask-\/\+Register Logical Instructions ~\newline


{\bfseries{vpopc\+\_\+m\+\_\+m\+:}} 

{\bfseries{mask\+:}} vmask\+\_\+t ~\newline
 op1\+: vmask\+\_\+t ~\newline
 返回值： uint32\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vpopc.\+m rd, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a6ae86d6fd411a4cee7ce7268a03d1cbb}\label{riscv__vector_8h_a6ae86d6fd411a4cee7ce7268a03d1cbb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vqmacc\_vv\_i32m4@{vqmacc\_vv\_i32m4}}
\index{vqmacc\_vv\_i32m4@{vqmacc\_vv\_i32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vqmacc\_vv\_i32m4()}{vqmacc\_vv\_i32m4()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m4\+\_\+t vqmacc\+\_\+vv\+\_\+i32m4 (\begin{DoxyParamCaption}\item[{vint32m4\+\_\+t}]{acc,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Quad-\/\+Widening Integer Multiply-\/\+Add Instructions signed

{\bfseries{vqmacc\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 op3\+: vint8m1\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 op3\+: vint8m2\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vqmacc.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a118d1e217c688aa4fe0200389962abd6}\label{riscv__vector_8h_a118d1e217c688aa4fe0200389962abd6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vqmacc\_vv\_i32m4\_m@{vqmacc\_vv\_i32m4\_m}}
\index{vqmacc\_vv\_i32m4\_m@{vqmacc\_vv\_i32m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vqmacc\_vv\_i32m4\_m()}{vqmacc\_vv\_i32m4\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m4\+\_\+t vqmacc\+\_\+vv\+\_\+i32m4\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m4\+\_\+t}]{acc,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Quad-\/\+Widening Integer Multiply-\/\+Add Instructions signed（带掩码）

{\bfseries{vqmacc\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 op3\+: vint8m1\+\_\+t ~\newline
 op4\+: vint8m1\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 op3\+: vint8m2\+\_\+t ~\newline
 op4\+: vint8m2\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vqmacc.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_aedb713605cc885ced29061aef1f14714}\label{riscv__vector_8h_aedb713605cc885ced29061aef1f14714}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vqmacc\_vx\_i32m4@{vqmacc\_vx\_i32m4}}
\index{vqmacc\_vx\_i32m4@{vqmacc\_vx\_i32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vqmacc\_vx\_i32m4()}{vqmacc\_vx\_i32m4()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m4\+\_\+t vqmacc\+\_\+vx\+\_\+i32m4 (\begin{DoxyParamCaption}\item[{vint32m4\+\_\+t}]{acc,  }\item[{int8\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Quad-\/\+Widening Integer Multiply-\/\+Add Instructions signed

{\bfseries{vqmacc\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 op3\+: vint8m1\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 op3\+: vint8m2\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vqmacc.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_aba627b910a98dbe0a259957874079590}\label{riscv__vector_8h_aba627b910a98dbe0a259957874079590}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vqmacc\_vx\_i32m4\_m@{vqmacc\_vx\_i32m4\_m}}
\index{vqmacc\_vx\_i32m4\_m@{vqmacc\_vx\_i32m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vqmacc\_vx\_i32m4\_m()}{vqmacc\_vx\_i32m4\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m4\+\_\+t vqmacc\+\_\+vx\+\_\+i32m4\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m4\+\_\+t}]{acc,  }\item[{int8\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Quad-\/\+Widening Integer Multiply-\/\+Add Instructions signed（带掩码）

{\bfseries{vqmacc\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 op3\+: int8\+\_\+t ~\newline
 op4\+: vint8m1\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 op3\+: int8\+\_\+t ~\newline
 op4\+: vint8m2\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vqmacc.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_abd3f5bb1a33c03db2a3bfe6b3b784d60}\label{riscv__vector_8h_abd3f5bb1a33c03db2a3bfe6b3b784d60}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vqmaccsu\_vv\_i32m4@{vqmaccsu\_vv\_i32m4}}
\index{vqmaccsu\_vv\_i32m4@{vqmaccsu\_vv\_i32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vqmaccsu\_vv\_i32m4()}{vqmaccsu\_vv\_i32m4()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m4\+\_\+t vqmaccsu\+\_\+vv\+\_\+i32m4 (\begin{DoxyParamCaption}\item[{vint32m4\+\_\+t}]{acc,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Quad-\/\+Widening Integer Multiply-\/\+Add Instructions signed-\/unsigned

{\bfseries{vqmaccsu\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 op3\+: vuint8m1\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 op3\+: vuint8m2\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vqmaccsu.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a503c988d31a8369e405c16a1dbca77c4}\label{riscv__vector_8h_a503c988d31a8369e405c16a1dbca77c4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vqmaccsu\_vv\_i32m4\_m@{vqmaccsu\_vv\_i32m4\_m}}
\index{vqmaccsu\_vv\_i32m4\_m@{vqmaccsu\_vv\_i32m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vqmaccsu\_vv\_i32m4\_m()}{vqmaccsu\_vv\_i32m4\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m4\+\_\+t vqmaccsu\+\_\+vv\+\_\+i32m4\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m4\+\_\+t}]{acc,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Quad-\/\+Widening Integer Multiply-\/\+Add Instructions signed-\/unsigned（带掩码）

{\bfseries{vqmaccsu\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 op3\+: vint8m1\+\_\+t ~\newline
 op4\+: vuint8m1\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 op3\+: vint8m2\+\_\+t ~\newline
 op4\+: vuint8m2\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vqmaccsu.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_ab1fd5dc69139fe929c983d4e7f99db24}\label{riscv__vector_8h_ab1fd5dc69139fe929c983d4e7f99db24}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vqmaccsu\_vx\_i32m4@{vqmaccsu\_vx\_i32m4}}
\index{vqmaccsu\_vx\_i32m4@{vqmaccsu\_vx\_i32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vqmaccsu\_vx\_i32m4()}{vqmaccsu\_vx\_i32m4()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m4\+\_\+t vqmaccsu\+\_\+vx\+\_\+i32m4 (\begin{DoxyParamCaption}\item[{vint32m4\+\_\+t}]{acc,  }\item[{int8\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Quad-\/\+Widening Integer Multiply-\/\+Add Instructions signed-\/unsigned

{\bfseries{vqmaccsu\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 op3\+: vuint8m1\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 op3\+: vuint8m2\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vqmaccsu.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_aabf5e7dc9ce4bbe17e361af020f1b993}\label{riscv__vector_8h_aabf5e7dc9ce4bbe17e361af020f1b993}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vqmaccsu\_vx\_i32m4\_m@{vqmaccsu\_vx\_i32m4\_m}}
\index{vqmaccsu\_vx\_i32m4\_m@{vqmaccsu\_vx\_i32m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vqmaccsu\_vx\_i32m4\_m()}{vqmaccsu\_vx\_i32m4\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m4\+\_\+t vqmaccsu\+\_\+vx\+\_\+i32m4\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m4\+\_\+t}]{acc,  }\item[{int8\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Quad-\/\+Widening Integer Multiply-\/\+Add Instructions signed-\/unsigned（带掩码）

{\bfseries{vqmaccsu\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 op3\+: int8\+\_\+t ~\newline
 op4\+: vuint8m1\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 op3\+: int8\+\_\+t ~\newline
 op4\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vqmaccsu.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a5571ecccecc96f79d8765824fb8a6271}\label{riscv__vector_8h_a5571ecccecc96f79d8765824fb8a6271}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vqmaccu\_vv\_u32m4@{vqmaccu\_vv\_u32m4}}
\index{vqmaccu\_vv\_u32m4@{vqmaccu\_vv\_u32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vqmaccu\_vv\_u32m4()}{vqmaccu\_vv\_u32m4()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m4\+\_\+t vqmaccu\+\_\+vv\+\_\+u32m4 (\begin{DoxyParamCaption}\item[{vuint32m4\+\_\+t}]{acc,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Quad-\/\+Widening Integer Multiply-\/\+Add Instructions unsigned

{\bfseries{vqmaccu\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 op3\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 op3\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vqmaccu.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_ae7e14d04d5439109be68776aa24b0e51}\label{riscv__vector_8h_ae7e14d04d5439109be68776aa24b0e51}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vqmaccu\_vv\_u32m4\_m@{vqmaccu\_vv\_u32m4\_m}}
\index{vqmaccu\_vv\_u32m4\_m@{vqmaccu\_vv\_u32m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vqmaccu\_vv\_u32m4\_m()}{vqmaccu\_vv\_u32m4\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m4\+\_\+t vqmaccu\+\_\+vv\+\_\+u32m4\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m4\+\_\+t}]{acc,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Quad-\/\+Widening Integer Multiply-\/\+Add Instructions unsigned（带掩码）

{\bfseries{vqmaccu\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 op3\+: vuint8m1\+\_\+t ~\newline
 op4\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 op3\+: vuint8m2\+\_\+t ~\newline
 op4\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vqmaccu.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_adadd5eb2fc8b9c4e6f4b25b8ba425436}\label{riscv__vector_8h_adadd5eb2fc8b9c4e6f4b25b8ba425436}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vqmaccu\_vx\_u32m4@{vqmaccu\_vx\_u32m4}}
\index{vqmaccu\_vx\_u32m4@{vqmaccu\_vx\_u32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vqmaccu\_vx\_u32m4()}{vqmaccu\_vx\_u32m4()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m4\+\_\+t vqmaccu\+\_\+vx\+\_\+u32m4 (\begin{DoxyParamCaption}\item[{vuint32m4\+\_\+t}]{acc,  }\item[{uint8\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Quad-\/\+Widening Integer Multiply-\/\+Add Instructions unsigned

{\bfseries{vqmaccu\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 op3\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 op3\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vqmaccu.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a6bf463f6ac9d1305815c4d1d541afa03}\label{riscv__vector_8h_a6bf463f6ac9d1305815c4d1d541afa03}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vqmaccu\_vx\_u32m4\_m@{vqmaccu\_vx\_u32m4\_m}}
\index{vqmaccu\_vx\_u32m4\_m@{vqmaccu\_vx\_u32m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vqmaccu\_vx\_u32m4\_m()}{vqmaccu\_vx\_u32m4\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m4\+\_\+t vqmaccu\+\_\+vx\+\_\+u32m4\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m4\+\_\+t}]{acc,  }\item[{uint8\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Quad-\/\+Widening Integer Multiply-\/\+Add Instructions unsigned（带掩码）

{\bfseries{vqmaccu\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 op4\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 op4\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vqmaccu.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_aa3cbaeb6ecf92bc5037a61736e9dca36}\label{riscv__vector_8h_aa3cbaeb6ecf92bc5037a61736e9dca36}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vqmaccus\_vx\_i32m4@{vqmaccus\_vx\_i32m4}}
\index{vqmaccus\_vx\_i32m4@{vqmaccus\_vx\_i32m4}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vqmaccus\_vx\_i32m4()}{vqmaccus\_vx\_i32m4()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m4\+\_\+t vqmaccus\+\_\+vx\+\_\+i32m4 (\begin{DoxyParamCaption}\item[{vint32m4\+\_\+t}]{acc,  }\item[{uint8\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Quad-\/\+Widening Integer Multiply-\/\+Add Instructions unsigned-\/signed

{\bfseries{vqmaccus\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 op3\+: vint8m1\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 op3\+: vint8m2\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vqmaccus.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a9c11a63a57c2895c5f39c05c84025624}\label{riscv__vector_8h_a9c11a63a57c2895c5f39c05c84025624}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vqmaccus\_vx\_i32m4\_m@{vqmaccus\_vx\_i32m4\_m}}
\index{vqmaccus\_vx\_i32m4\_m@{vqmaccus\_vx\_i32m4\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vqmaccus\_vx\_i32m4\_m()}{vqmaccus\_vx\_i32m4\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m4\+\_\+t vqmaccus\+\_\+vx\+\_\+i32m4\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m4\+\_\+t}]{acc,  }\item[{uint8\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Quad-\/\+Widening Integer Multiply-\/\+Add Instructions unsigned-\/signed（带掩码）

{\bfseries{vqmaccus\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 op4\+: vint8m1\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 op4\+: vint8m2\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vqmaccus.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_aef1816199656df67886dc860a637250a}\label{riscv__vector_8h_aef1816199656df67886dc860a637250a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredand\_vs\_i16m1@{vredand\_vs\_i16m1}}
\index{vredand\_vs\_i16m1@{vredand\_vs\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredand\_vs\_i16m1()}{vredand\_vs\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vredand\+\_\+vs\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions

{\bfseries{vredand\+\_\+vs\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredand.\+vs vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_aeeca932475f2caea46e2ae2d18a671bd}\label{riscv__vector_8h_aeeca932475f2caea46e2ae2d18a671bd}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredand\_vs\_i16m1\_m@{vredand\_vs\_i16m1\_m}}
\index{vredand\_vs\_i16m1\_m@{vredand\_vs\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredand\_vs\_i16m1\_m()}{vredand\_vs\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vredand\+\_\+vs\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions (带掩码)

{\bfseries{vredand\+\_\+vs\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredand.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a39282c9637509b27f1255f4244407564}\label{riscv__vector_8h_a39282c9637509b27f1255f4244407564}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredand\_vs\_i32m1@{vredand\_vs\_i32m1}}
\index{vredand\_vs\_i32m1@{vredand\_vs\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredand\_vs\_i32m1()}{vredand\_vs\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vredand\+\_\+vs\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions

{\bfseries{vredand\+\_\+vs\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredand.\+vs vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ae7b35f3c21087fa6792a4e3bd34415eb}\label{riscv__vector_8h_ae7b35f3c21087fa6792a4e3bd34415eb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredand\_vs\_i32m1\_m@{vredand\_vs\_i32m1\_m}}
\index{vredand\_vs\_i32m1\_m@{vredand\_vs\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredand\_vs\_i32m1\_m()}{vredand\_vs\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vredand\+\_\+vs\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions (带掩码)

{\bfseries{vredand\+\_\+vs\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredand.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a05c19e3086fc29c8c8e21c0e2674b167}\label{riscv__vector_8h_a05c19e3086fc29c8c8e21c0e2674b167}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredand\_vs\_i8m1@{vredand\_vs\_i8m1}}
\index{vredand\_vs\_i8m1@{vredand\_vs\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredand\_vs\_i8m1()}{vredand\_vs\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vredand\+\_\+vs\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions

{\bfseries{vredand\+\_\+vs\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredand.\+vs vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a2fd725667f0a4b718e8d556357161afa}\label{riscv__vector_8h_a2fd725667f0a4b718e8d556357161afa}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredand\_vs\_i8m1\_m@{vredand\_vs\_i8m1\_m}}
\index{vredand\_vs\_i8m1\_m@{vredand\_vs\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredand\_vs\_i8m1\_m()}{vredand\_vs\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vredand\+\_\+vs\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions (带掩码)

{\bfseries{vredand\+\_\+vs\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredand.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ad0183627e4a71084c41f619c8ed0bec1}\label{riscv__vector_8h_ad0183627e4a71084c41f619c8ed0bec1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredand\_vs\_u16m1@{vredand\_vs\_u16m1}}
\index{vredand\_vs\_u16m1@{vredand\_vs\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredand\_vs\_u16m1()}{vredand\_vs\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vredand\+\_\+vs\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions

{\bfseries{vredand\+\_\+vs\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredand.\+vs vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_aeefe5046cdc4527849c9bf6d66fc7220}\label{riscv__vector_8h_aeefe5046cdc4527849c9bf6d66fc7220}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredand\_vs\_u16m1\_m@{vredand\_vs\_u16m1\_m}}
\index{vredand\_vs\_u16m1\_m@{vredand\_vs\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredand\_vs\_u16m1\_m()}{vredand\_vs\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vredand\+\_\+vs\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions (带掩码)

{\bfseries{vredand\+\_\+vs\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredand.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a385946d811a9762ae85652c6c87da42f}\label{riscv__vector_8h_a385946d811a9762ae85652c6c87da42f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredand\_vs\_u32m1@{vredand\_vs\_u32m1}}
\index{vredand\_vs\_u32m1@{vredand\_vs\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredand\_vs\_u32m1()}{vredand\_vs\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vredand\+\_\+vs\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions

{\bfseries{vredand\+\_\+vs\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredand.\+vs vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ad39385affcc203bb05dce3778f139ffc}\label{riscv__vector_8h_ad39385affcc203bb05dce3778f139ffc}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredand\_vs\_u32m1\_m@{vredand\_vs\_u32m1\_m}}
\index{vredand\_vs\_u32m1\_m@{vredand\_vs\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredand\_vs\_u32m1\_m()}{vredand\_vs\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vredand\+\_\+vs\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions (带掩码)

{\bfseries{vredand\+\_\+vs\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredand.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a1eb273c33d722157a82f12d12c29cb14}\label{riscv__vector_8h_a1eb273c33d722157a82f12d12c29cb14}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredand\_vs\_u8m1@{vredand\_vs\_u8m1}}
\index{vredand\_vs\_u8m1@{vredand\_vs\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredand\_vs\_u8m1()}{vredand\_vs\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vredand\+\_\+vs\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions

{\bfseries{vredand\+\_\+vs\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredand.\+vs vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a6856c6a5021f15d86a9d6a92f8cb19bc}\label{riscv__vector_8h_a6856c6a5021f15d86a9d6a92f8cb19bc}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredand\_vs\_u8m1\_m@{vredand\_vs\_u8m1\_m}}
\index{vredand\_vs\_u8m1\_m@{vredand\_vs\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredand\_vs\_u8m1\_m()}{vredand\_vs\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vredand\+\_\+vs\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions (带掩码)

{\bfseries{vredand\+\_\+vs\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredand.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a73fc6f28ed0537ba69e231f0258c5ff8}\label{riscv__vector_8h_a73fc6f28ed0537ba69e231f0258c5ff8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredmax\_vs\_i16m1@{vredmax\_vs\_i16m1}}
\index{vredmax\_vs\_i16m1@{vredmax\_vs\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredmax\_vs\_i16m1()}{vredmax\_vs\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vredmax\+\_\+vs\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions

{\bfseries{vredmax\+\_\+vs\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredmax.\+vs vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a58b0074a84afacc00ac79812b2299dea}\label{riscv__vector_8h_a58b0074a84afacc00ac79812b2299dea}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredmax\_vs\_i16m1\_m@{vredmax\_vs\_i16m1\_m}}
\index{vredmax\_vs\_i16m1\_m@{vredmax\_vs\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredmax\_vs\_i16m1\_m()}{vredmax\_vs\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vredmax\+\_\+vs\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions (带掩码)

{\bfseries{vredmax\+\_\+vs\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredmax.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_afcd246f0a286286061328ef61f1ebbb4}\label{riscv__vector_8h_afcd246f0a286286061328ef61f1ebbb4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredmax\_vs\_i32m1@{vredmax\_vs\_i32m1}}
\index{vredmax\_vs\_i32m1@{vredmax\_vs\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredmax\_vs\_i32m1()}{vredmax\_vs\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vredmax\+\_\+vs\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions

{\bfseries{vredmax\+\_\+vs\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredmax.\+vs vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a9d4dd3343c435d63426816ef03556406}\label{riscv__vector_8h_a9d4dd3343c435d63426816ef03556406}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredmax\_vs\_i32m1\_m@{vredmax\_vs\_i32m1\_m}}
\index{vredmax\_vs\_i32m1\_m@{vredmax\_vs\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredmax\_vs\_i32m1\_m()}{vredmax\_vs\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vredmax\+\_\+vs\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions (带掩码)

{\bfseries{vredmax\+\_\+vs\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredmax.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a54a8022ca9ea1f354ed11ad8d2c68215}\label{riscv__vector_8h_a54a8022ca9ea1f354ed11ad8d2c68215}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredmax\_vs\_i8m1@{vredmax\_vs\_i8m1}}
\index{vredmax\_vs\_i8m1@{vredmax\_vs\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredmax\_vs\_i8m1()}{vredmax\_vs\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vredmax\+\_\+vs\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions

{\bfseries{vredmax\+\_\+vs\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredmax.\+vs vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a43a0adf615780dff03b42bde0383a0a9}\label{riscv__vector_8h_a43a0adf615780dff03b42bde0383a0a9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredmax\_vs\_i8m1\_m@{vredmax\_vs\_i8m1\_m}}
\index{vredmax\_vs\_i8m1\_m@{vredmax\_vs\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredmax\_vs\_i8m1\_m()}{vredmax\_vs\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vredmax\+\_\+vs\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions (带掩码)

{\bfseries{vredmax\+\_\+vs\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredmax.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a89fe0a2b38bc22579fe476f7fb3dad4d}\label{riscv__vector_8h_a89fe0a2b38bc22579fe476f7fb3dad4d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredmaxu\_vs\_u16m1@{vredmaxu\_vs\_u16m1}}
\index{vredmaxu\_vs\_u16m1@{vredmaxu\_vs\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredmaxu\_vs\_u16m1()}{vredmaxu\_vs\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vredmaxu\+\_\+vs\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions

{\bfseries{vredmaxu\+\_\+vs\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredmaxu.\+vs vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a87712483998c929b79d6b6117edc3ace}\label{riscv__vector_8h_a87712483998c929b79d6b6117edc3ace}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredmaxu\_vs\_u16m1\_m@{vredmaxu\_vs\_u16m1\_m}}
\index{vredmaxu\_vs\_u16m1\_m@{vredmaxu\_vs\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredmaxu\_vs\_u16m1\_m()}{vredmaxu\_vs\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vredmaxu\+\_\+vs\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions (带掩码)

{\bfseries{vredmaxu\+\_\+vs\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredmaxu.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_af40a0050d523985f27e2ca29101254fe}\label{riscv__vector_8h_af40a0050d523985f27e2ca29101254fe}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredmaxu\_vs\_u32m1@{vredmaxu\_vs\_u32m1}}
\index{vredmaxu\_vs\_u32m1@{vredmaxu\_vs\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredmaxu\_vs\_u32m1()}{vredmaxu\_vs\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vredmaxu\+\_\+vs\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions

{\bfseries{vredmaxu\+\_\+vs\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredmaxu.\+vs vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a6bda1819ca3efad7f1b0eeec691cd566}\label{riscv__vector_8h_a6bda1819ca3efad7f1b0eeec691cd566}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredmaxu\_vs\_u32m1\_m@{vredmaxu\_vs\_u32m1\_m}}
\index{vredmaxu\_vs\_u32m1\_m@{vredmaxu\_vs\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredmaxu\_vs\_u32m1\_m()}{vredmaxu\_vs\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vredmaxu\+\_\+vs\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions (带掩码)

{\bfseries{vredmaxu\+\_\+vs\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredmaxu.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ad1b6e48a83e2efdaaa6881937d09b963}\label{riscv__vector_8h_ad1b6e48a83e2efdaaa6881937d09b963}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredmaxu\_vs\_u8m1@{vredmaxu\_vs\_u8m1}}
\index{vredmaxu\_vs\_u8m1@{vredmaxu\_vs\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredmaxu\_vs\_u8m1()}{vredmaxu\_vs\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vredmaxu\+\_\+vs\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions

{\bfseries{vredmaxu\+\_\+vs\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredmaxu.\+vs vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a7319ce41c3bd536210ae182b9666adb4}\label{riscv__vector_8h_a7319ce41c3bd536210ae182b9666adb4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredmaxu\_vs\_u8m1\_m@{vredmaxu\_vs\_u8m1\_m}}
\index{vredmaxu\_vs\_u8m1\_m@{vredmaxu\_vs\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredmaxu\_vs\_u8m1\_m()}{vredmaxu\_vs\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vredmaxu\+\_\+vs\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions (带掩码)

{\bfseries{vredmaxu\+\_\+vs\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredmaxu.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ad23d05d4f60ca91253105ef923ca800b}\label{riscv__vector_8h_ad23d05d4f60ca91253105ef923ca800b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredmin\_vs\_i16m1@{vredmin\_vs\_i16m1}}
\index{vredmin\_vs\_i16m1@{vredmin\_vs\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredmin\_vs\_i16m1()}{vredmin\_vs\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vredmin\+\_\+vs\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions

{\bfseries{vredmin\+\_\+vs\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredmin.\+vs vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a7c14381f2d6c1e259921894683fe11b0}\label{riscv__vector_8h_a7c14381f2d6c1e259921894683fe11b0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredmin\_vs\_i16m1\_m@{vredmin\_vs\_i16m1\_m}}
\index{vredmin\_vs\_i16m1\_m@{vredmin\_vs\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredmin\_vs\_i16m1\_m()}{vredmin\_vs\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vredmin\+\_\+vs\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions (带掩码)

{\bfseries{vredmin\+\_\+vs\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredmin.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_acac781f8a54dea6f01e91b133e2aa753}\label{riscv__vector_8h_acac781f8a54dea6f01e91b133e2aa753}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredmin\_vs\_i32m1@{vredmin\_vs\_i32m1}}
\index{vredmin\_vs\_i32m1@{vredmin\_vs\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredmin\_vs\_i32m1()}{vredmin\_vs\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vredmin\+\_\+vs\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions

{\bfseries{vredmin\+\_\+vs\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredmin.\+vs vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a892576e98a29db6d115fcd05bc916224}\label{riscv__vector_8h_a892576e98a29db6d115fcd05bc916224}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredmin\_vs\_i32m1\_m@{vredmin\_vs\_i32m1\_m}}
\index{vredmin\_vs\_i32m1\_m@{vredmin\_vs\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredmin\_vs\_i32m1\_m()}{vredmin\_vs\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vredmin\+\_\+vs\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions (带掩码)

{\bfseries{vredmin\+\_\+vs\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredmin.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ae12d48ac794e66794a231fb339c26bd1}\label{riscv__vector_8h_ae12d48ac794e66794a231fb339c26bd1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredmin\_vs\_i8m1@{vredmin\_vs\_i8m1}}
\index{vredmin\_vs\_i8m1@{vredmin\_vs\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredmin\_vs\_i8m1()}{vredmin\_vs\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vredmin\+\_\+vs\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions

{\bfseries{vredmin\+\_\+vs\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredmin.\+vs vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a4c513bfa063c809073fb1a7dd52639ba}\label{riscv__vector_8h_a4c513bfa063c809073fb1a7dd52639ba}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredmin\_vs\_i8m1\_m@{vredmin\_vs\_i8m1\_m}}
\index{vredmin\_vs\_i8m1\_m@{vredmin\_vs\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredmin\_vs\_i8m1\_m()}{vredmin\_vs\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vredmin\+\_\+vs\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions (带掩码)

{\bfseries{vredmin\+\_\+vs\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredmin.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a06d2eea7b8d7c70b3254b9f020d4c063}\label{riscv__vector_8h_a06d2eea7b8d7c70b3254b9f020d4c063}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredminu\_vs\_u16m1@{vredminu\_vs\_u16m1}}
\index{vredminu\_vs\_u16m1@{vredminu\_vs\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredminu\_vs\_u16m1()}{vredminu\_vs\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vredminu\+\_\+vs\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions

{\bfseries{vredminu\+\_\+vs\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredminu.\+vs vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a8dea5176958d9c07b66174cb8917f171}\label{riscv__vector_8h_a8dea5176958d9c07b66174cb8917f171}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredminu\_vs\_u16m1\_m@{vredminu\_vs\_u16m1\_m}}
\index{vredminu\_vs\_u16m1\_m@{vredminu\_vs\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredminu\_vs\_u16m1\_m()}{vredminu\_vs\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vredminu\+\_\+vs\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions (带掩码)

{\bfseries{vredminu\+\_\+vs\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredminu.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a4ec643cc4235c593dd3184f00c5c37f9}\label{riscv__vector_8h_a4ec643cc4235c593dd3184f00c5c37f9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredminu\_vs\_u32m1@{vredminu\_vs\_u32m1}}
\index{vredminu\_vs\_u32m1@{vredminu\_vs\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredminu\_vs\_u32m1()}{vredminu\_vs\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vredminu\+\_\+vs\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions

{\bfseries{vredminu\+\_\+vs\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredminu.\+vs vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a61225269eee8511271aba52f69538053}\label{riscv__vector_8h_a61225269eee8511271aba52f69538053}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredminu\_vs\_u32m1\_m@{vredminu\_vs\_u32m1\_m}}
\index{vredminu\_vs\_u32m1\_m@{vredminu\_vs\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredminu\_vs\_u32m1\_m()}{vredminu\_vs\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vredminu\+\_\+vs\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions (带掩码)

{\bfseries{vredminu\+\_\+vs\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredminu.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a48f5a512cfed235c5f6bd836daa4ff35}\label{riscv__vector_8h_a48f5a512cfed235c5f6bd836daa4ff35}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredminu\_vs\_u8m1@{vredminu\_vs\_u8m1}}
\index{vredminu\_vs\_u8m1@{vredminu\_vs\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredminu\_vs\_u8m1()}{vredminu\_vs\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vredminu\+\_\+vs\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions

{\bfseries{vredminu\+\_\+vs\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredminu.\+vs vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a3dbff145828ad1c196de2a3e3fabacd5}\label{riscv__vector_8h_a3dbff145828ad1c196de2a3e3fabacd5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredminu\_vs\_u8m1\_m@{vredminu\_vs\_u8m1\_m}}
\index{vredminu\_vs\_u8m1\_m@{vredminu\_vs\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredminu\_vs\_u8m1\_m()}{vredminu\_vs\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vredminu\+\_\+vs\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions (带掩码)

{\bfseries{vredminu\+\_\+vs\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredminu.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a804d301d3a7123dad466579ee30a0d29}\label{riscv__vector_8h_a804d301d3a7123dad466579ee30a0d29}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredor\_vs\_i16m1@{vredor\_vs\_i16m1}}
\index{vredor\_vs\_i16m1@{vredor\_vs\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredor\_vs\_i16m1()}{vredor\_vs\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vredor\+\_\+vs\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions

{\bfseries{vredor\+\_\+vs\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredor.\+vs vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a8842b19de8e87d41277c6e63a6610912}\label{riscv__vector_8h_a8842b19de8e87d41277c6e63a6610912}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredor\_vs\_i16m1\_m@{vredor\_vs\_i16m1\_m}}
\index{vredor\_vs\_i16m1\_m@{vredor\_vs\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredor\_vs\_i16m1\_m()}{vredor\_vs\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vredor\+\_\+vs\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions (带掩码)

{\bfseries{vredor\+\_\+vs\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredor.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ad5203a3761968227533033fd6eb047bf}\label{riscv__vector_8h_ad5203a3761968227533033fd6eb047bf}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredor\_vs\_i32m1@{vredor\_vs\_i32m1}}
\index{vredor\_vs\_i32m1@{vredor\_vs\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredor\_vs\_i32m1()}{vredor\_vs\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vredor\+\_\+vs\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions

{\bfseries{vredor\+\_\+vs\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredor.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a45806c74562b9f0354bf023b90815d55}\label{riscv__vector_8h_a45806c74562b9f0354bf023b90815d55}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredor\_vs\_i32m1\_m@{vredor\_vs\_i32m1\_m}}
\index{vredor\_vs\_i32m1\_m@{vredor\_vs\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredor\_vs\_i32m1\_m()}{vredor\_vs\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vredor\+\_\+vs\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions (带掩码)

{\bfseries{vredor\+\_\+vs\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredor.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a9037cc747b045e95aebbfb6f77ee809c}\label{riscv__vector_8h_a9037cc747b045e95aebbfb6f77ee809c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredor\_vs\_i8m1@{vredor\_vs\_i8m1}}
\index{vredor\_vs\_i8m1@{vredor\_vs\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredor\_vs\_i8m1()}{vredor\_vs\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vredor\+\_\+vs\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions

{\bfseries{vredor\+\_\+vs\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredor.\+vs vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a3192a9e2c4833af0be262da63d0ed600}\label{riscv__vector_8h_a3192a9e2c4833af0be262da63d0ed600}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredor\_vs\_i8m1\_m@{vredor\_vs\_i8m1\_m}}
\index{vredor\_vs\_i8m1\_m@{vredor\_vs\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredor\_vs\_i8m1\_m()}{vredor\_vs\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vredor\+\_\+vs\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions (带掩码)

{\bfseries{vredor\+\_\+vs\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredor.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a235ec6ec6b36422bdb9fbf5903f0c12b}\label{riscv__vector_8h_a235ec6ec6b36422bdb9fbf5903f0c12b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredor\_vs\_u16m1@{vredor\_vs\_u16m1}}
\index{vredor\_vs\_u16m1@{vredor\_vs\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredor\_vs\_u16m1()}{vredor\_vs\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vredor\+\_\+vs\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions

{\bfseries{vredor\+\_\+vs\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredor.\+vs vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ad48e7723e9a5fae1ca14d5883f590e68}\label{riscv__vector_8h_ad48e7723e9a5fae1ca14d5883f590e68}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredor\_vs\_u16m1\_m@{vredor\_vs\_u16m1\_m}}
\index{vredor\_vs\_u16m1\_m@{vredor\_vs\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredor\_vs\_u16m1\_m()}{vredor\_vs\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vredor\+\_\+vs\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions (带掩码)

{\bfseries{vredor\+\_\+vs\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredor.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_affa261ff5187e9828353b6e9b5934a3e}\label{riscv__vector_8h_affa261ff5187e9828353b6e9b5934a3e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredor\_vs\_u32m1@{vredor\_vs\_u32m1}}
\index{vredor\_vs\_u32m1@{vredor\_vs\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredor\_vs\_u32m1()}{vredor\_vs\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vredor\+\_\+vs\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions

{\bfseries{vredor\+\_\+vs\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredor.\+vs vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ada49759fdb3f59bbd4fd9e8464c6d947}\label{riscv__vector_8h_ada49759fdb3f59bbd4fd9e8464c6d947}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredor\_vs\_u32m1\_m@{vredor\_vs\_u32m1\_m}}
\index{vredor\_vs\_u32m1\_m@{vredor\_vs\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredor\_vs\_u32m1\_m()}{vredor\_vs\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vredor\+\_\+vs\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions (带掩码)

{\bfseries{vredor\+\_\+vs\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredor.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a5cd5528b58d04eb6a5d5f1427ebc238f}\label{riscv__vector_8h_a5cd5528b58d04eb6a5d5f1427ebc238f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredor\_vs\_u8m1@{vredor\_vs\_u8m1}}
\index{vredor\_vs\_u8m1@{vredor\_vs\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredor\_vs\_u8m1()}{vredor\_vs\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vredor\+\_\+vs\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions

{\bfseries{vredor\+\_\+vs\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredor.\+vs vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_aa429a864398798113464e46d972962a9}\label{riscv__vector_8h_aa429a864398798113464e46d972962a9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredor\_vs\_u8m1\_m@{vredor\_vs\_u8m1\_m}}
\index{vredor\_vs\_u8m1\_m@{vredor\_vs\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredor\_vs\_u8m1\_m()}{vredor\_vs\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vredor\+\_\+vs\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions (带掩码)

{\bfseries{vredor\+\_\+vs\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredor.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a03cf1ad20d33b3b36ee6ed956c369a59}\label{riscv__vector_8h_a03cf1ad20d33b3b36ee6ed956c369a59}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredsum\_vs\_i16m1@{vredsum\_vs\_i16m1}}
\index{vredsum\_vs\_i16m1@{vredsum\_vs\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredsum\_vs\_i16m1()}{vredsum\_vs\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vredsum\+\_\+vs\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions

{\bfseries{vredsum\+\_\+vs\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredsum.\+vs vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a57d919be47b3644eec2114b3ac4a7d1f}\label{riscv__vector_8h_a57d919be47b3644eec2114b3ac4a7d1f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredsum\_vs\_i16m1\_m@{vredsum\_vs\_i16m1\_m}}
\index{vredsum\_vs\_i16m1\_m@{vredsum\_vs\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredsum\_vs\_i16m1\_m()}{vredsum\_vs\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vredsum\+\_\+vs\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions (带掩码)

{\bfseries{vredsum\+\_\+vs\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredsum.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ae2ca65cf535f2f6b0bd489bd646d1da5}\label{riscv__vector_8h_ae2ca65cf535f2f6b0bd489bd646d1da5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredsum\_vs\_i32m1@{vredsum\_vs\_i32m1}}
\index{vredsum\_vs\_i32m1@{vredsum\_vs\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredsum\_vs\_i32m1()}{vredsum\_vs\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vredsum\+\_\+vs\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions

{\bfseries{vredsum\+\_\+vs\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredsum.\+vs vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ad57a7582a0681de999735f9825a4f1fe}\label{riscv__vector_8h_ad57a7582a0681de999735f9825a4f1fe}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredsum\_vs\_i32m1\_m@{vredsum\_vs\_i32m1\_m}}
\index{vredsum\_vs\_i32m1\_m@{vredsum\_vs\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredsum\_vs\_i32m1\_m()}{vredsum\_vs\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vredsum\+\_\+vs\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions (带掩码)

{\bfseries{vredsum\+\_\+vs\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredsum.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a6e6f6e19baca41fbed1605814f4558ef}\label{riscv__vector_8h_a6e6f6e19baca41fbed1605814f4558ef}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredsum\_vs\_i8m1@{vredsum\_vs\_i8m1}}
\index{vredsum\_vs\_i8m1@{vredsum\_vs\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredsum\_vs\_i8m1()}{vredsum\_vs\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vredsum\+\_\+vs\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions

{\bfseries{vredsum\+\_\+vs\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredsum.\+vs vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a516d183984a09f4a7916fb7488cbacc7}\label{riscv__vector_8h_a516d183984a09f4a7916fb7488cbacc7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredsum\_vs\_i8m1\_m@{vredsum\_vs\_i8m1\_m}}
\index{vredsum\_vs\_i8m1\_m@{vredsum\_vs\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredsum\_vs\_i8m1\_m()}{vredsum\_vs\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vredsum\+\_\+vs\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions (带掩码)

{\bfseries{vredsum\+\_\+vs\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredsum.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_aa3deae49e6965fbff756af88bd24a032}\label{riscv__vector_8h_aa3deae49e6965fbff756af88bd24a032}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredsum\_vs\_u16m1@{vredsum\_vs\_u16m1}}
\index{vredsum\_vs\_u16m1@{vredsum\_vs\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredsum\_vs\_u16m1()}{vredsum\_vs\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vredsum\+\_\+vs\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions

{\bfseries{vredsum\+\_\+vs\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredsum.\+vs vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a8e3a1c71d918a645b3c4c94b9453fc3f}\label{riscv__vector_8h_a8e3a1c71d918a645b3c4c94b9453fc3f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredsum\_vs\_u16m1\_m@{vredsum\_vs\_u16m1\_m}}
\index{vredsum\_vs\_u16m1\_m@{vredsum\_vs\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredsum\_vs\_u16m1\_m()}{vredsum\_vs\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vredsum\+\_\+vs\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions (带掩码)

{\bfseries{vredsum\+\_\+vs\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredsum.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_aef3567d4637e8aa99277284346bce7a0}\label{riscv__vector_8h_aef3567d4637e8aa99277284346bce7a0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredsum\_vs\_u32m1@{vredsum\_vs\_u32m1}}
\index{vredsum\_vs\_u32m1@{vredsum\_vs\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredsum\_vs\_u32m1()}{vredsum\_vs\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vredsum\+\_\+vs\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions

{\bfseries{vredsum\+\_\+vs\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredsum.\+vs vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a043f4ab7b41ec550287e74170b12af57}\label{riscv__vector_8h_a043f4ab7b41ec550287e74170b12af57}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredsum\_vs\_u32m1\_m@{vredsum\_vs\_u32m1\_m}}
\index{vredsum\_vs\_u32m1\_m@{vredsum\_vs\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredsum\_vs\_u32m1\_m()}{vredsum\_vs\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vredsum\+\_\+vs\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions (带掩码)

{\bfseries{vredsum\+\_\+vs\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredsum.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ae0db765b8ee6fe54fe444651cae993d1}\label{riscv__vector_8h_ae0db765b8ee6fe54fe444651cae993d1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredsum\_vs\_u8m1@{vredsum\_vs\_u8m1}}
\index{vredsum\_vs\_u8m1@{vredsum\_vs\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredsum\_vs\_u8m1()}{vredsum\_vs\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vredsum\+\_\+vs\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions

{\bfseries{vredsum\+\_\+vs\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredsum.\+vs vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_aac5d7ea3d2772c6b0d7eee1f462bb770}\label{riscv__vector_8h_aac5d7ea3d2772c6b0d7eee1f462bb770}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredsum\_vs\_u8m1\_m@{vredsum\_vs\_u8m1\_m}}
\index{vredsum\_vs\_u8m1\_m@{vredsum\_vs\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredsum\_vs\_u8m1\_m()}{vredsum\_vs\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vredsum\+\_\+vs\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions (带掩码)

{\bfseries{vredsum\+\_\+vs\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredsum.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ab2f304476a8b95e671be34e5324e0a87}\label{riscv__vector_8h_ab2f304476a8b95e671be34e5324e0a87}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredxor\_vs\_i16m1@{vredxor\_vs\_i16m1}}
\index{vredxor\_vs\_i16m1@{vredxor\_vs\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredxor\_vs\_i16m1()}{vredxor\_vs\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vredxor\+\_\+vs\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions

{\bfseries{vredxor\+\_\+vs\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredxor.\+vs vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_acc43c347f3c04d4c841d20175a9e5483}\label{riscv__vector_8h_acc43c347f3c04d4c841d20175a9e5483}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredxor\_vs\_i16m1\_m@{vredxor\_vs\_i16m1\_m}}
\index{vredxor\_vs\_i16m1\_m@{vredxor\_vs\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredxor\_vs\_i16m1\_m()}{vredxor\_vs\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vredxor\+\_\+vs\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions (带掩码)

{\bfseries{vredxor\+\_\+vs\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredxor.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a78190c91869b9f55c86209f6113f082e}\label{riscv__vector_8h_a78190c91869b9f55c86209f6113f082e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredxor\_vs\_i32m1@{vredxor\_vs\_i32m1}}
\index{vredxor\_vs\_i32m1@{vredxor\_vs\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredxor\_vs\_i32m1()}{vredxor\_vs\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vredxor\+\_\+vs\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions

{\bfseries{vredxor\+\_\+vs\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredxor.\+vs vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a627e04b3f1de48fa6d4da32dd1af0598}\label{riscv__vector_8h_a627e04b3f1de48fa6d4da32dd1af0598}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredxor\_vs\_i32m1\_m@{vredxor\_vs\_i32m1\_m}}
\index{vredxor\_vs\_i32m1\_m@{vredxor\_vs\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredxor\_vs\_i32m1\_m()}{vredxor\_vs\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vredxor\+\_\+vs\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions (带掩码)

{\bfseries{vredxor\+\_\+vs\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredxor.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a053cfa1ef3e11dbaa84bea37ecb29fa5}\label{riscv__vector_8h_a053cfa1ef3e11dbaa84bea37ecb29fa5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredxor\_vs\_i8m1@{vredxor\_vs\_i8m1}}
\index{vredxor\_vs\_i8m1@{vredxor\_vs\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredxor\_vs\_i8m1()}{vredxor\_vs\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vredxor\+\_\+vs\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions

{\bfseries{vredxor\+\_\+vs\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredxor.\+vs vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a0d215b02aad7b79eebc3dffeaaebdb3c}\label{riscv__vector_8h_a0d215b02aad7b79eebc3dffeaaebdb3c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredxor\_vs\_i8m1\_m@{vredxor\_vs\_i8m1\_m}}
\index{vredxor\_vs\_i8m1\_m@{vredxor\_vs\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredxor\_vs\_i8m1\_m()}{vredxor\_vs\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vredxor\+\_\+vs\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions (带掩码)

{\bfseries{vredxor\+\_\+vs\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredxor.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a345f27f6c40df3fcf29caa3040d8c8c7}\label{riscv__vector_8h_a345f27f6c40df3fcf29caa3040d8c8c7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredxor\_vs\_u16m1@{vredxor\_vs\_u16m1}}
\index{vredxor\_vs\_u16m1@{vredxor\_vs\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredxor\_vs\_u16m1()}{vredxor\_vs\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vredxor\+\_\+vs\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions

{\bfseries{vredxor\+\_\+vs\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredxor.\+vs vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a7c0a5925fb70f20f3d0b32f4892db7b3}\label{riscv__vector_8h_a7c0a5925fb70f20f3d0b32f4892db7b3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredxor\_vs\_u16m1\_m@{vredxor\_vs\_u16m1\_m}}
\index{vredxor\_vs\_u16m1\_m@{vredxor\_vs\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredxor\_vs\_u16m1\_m()}{vredxor\_vs\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vredxor\+\_\+vs\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions (带掩码)

{\bfseries{vredxor\+\_\+vs\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredxor.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_aa7c1fdf7b5b76ebd93a5bfbdef314a95}\label{riscv__vector_8h_aa7c1fdf7b5b76ebd93a5bfbdef314a95}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredxor\_vs\_u32m1@{vredxor\_vs\_u32m1}}
\index{vredxor\_vs\_u32m1@{vredxor\_vs\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredxor\_vs\_u32m1()}{vredxor\_vs\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vredxor\+\_\+vs\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions

{\bfseries{vredxor\+\_\+vs\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredxor.\+vs vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a585bc1c823fdc41a463a165217f5ac12}\label{riscv__vector_8h_a585bc1c823fdc41a463a165217f5ac12}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredxor\_vs\_u32m1\_m@{vredxor\_vs\_u32m1\_m}}
\index{vredxor\_vs\_u32m1\_m@{vredxor\_vs\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredxor\_vs\_u32m1\_m()}{vredxor\_vs\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vredxor\+\_\+vs\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions (带掩码)

{\bfseries{vredxor\+\_\+vs\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredxor.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_adef2644e5bc31eef7303d4b8c5b14308}\label{riscv__vector_8h_adef2644e5bc31eef7303d4b8c5b14308}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredxor\_vs\_u8m1@{vredxor\_vs\_u8m1}}
\index{vredxor\_vs\_u8m1@{vredxor\_vs\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredxor\_vs\_u8m1()}{vredxor\_vs\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vredxor\+\_\+vs\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions

{\bfseries{vredxor\+\_\+vs\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredxor.\+vs vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a80486fa2fdb9d3c93c7083af23532172}\label{riscv__vector_8h_a80486fa2fdb9d3c93c7083af23532172}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vredxor\_vs\_u8m1\_m@{vredxor\_vs\_u8m1\_m}}
\index{vredxor\_vs\_u8m1\_m@{vredxor\_vs\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vredxor\_vs\_u8m1\_m()}{vredxor\_vs\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vredxor\+\_\+vs\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Integer Reduction Instructions (带掩码)

{\bfseries{vredxor\+\_\+vs\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vredxor.\+vs vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ab8e2c9ae55b6fd177d24fbe2f88c32b1}\label{riscv__vector_8h_ab8e2c9ae55b6fd177d24fbe2f88c32b1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrem\_vv\_i16m1@{vrem\_vv\_i16m1}}
\index{vrem\_vv\_i16m1@{vrem\_vv\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrem\_vv\_i16m1()}{vrem\_vv\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vrem\+\_\+vv\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions signed remainder

{\bfseries{vrem\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrem.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a7053d86392758aa38b7dfe74fdb87b0a}\label{riscv__vector_8h_a7053d86392758aa38b7dfe74fdb87b0a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrem\_vv\_i16m1\_m@{vrem\_vv\_i16m1\_m}}
\index{vrem\_vv\_i16m1\_m@{vrem\_vv\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrem\_vv\_i16m1\_m()}{vrem\_vv\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vrem\+\_\+vv\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions signed remainder（带掩码）

{\bfseries{vrem\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 op3\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 op3\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 op3\+: vint16m4\+\_\+t ~\newline
 返回值：vint61m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 op3\+: vint16m8\+\_\+t ~\newline
 返回值：vint61m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrem.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a209d3aa65f1dfa45b2587447a8891f24}\label{riscv__vector_8h_a209d3aa65f1dfa45b2587447a8891f24}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrem\_vv\_i32m1@{vrem\_vv\_i32m1}}
\index{vrem\_vv\_i32m1@{vrem\_vv\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrem\_vv\_i32m1()}{vrem\_vv\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vrem\+\_\+vv\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions signed remainder

{\bfseries{vrem\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrem.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_aad52724deba126b295fbdef02dc39951}\label{riscv__vector_8h_aad52724deba126b295fbdef02dc39951}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrem\_vv\_i32m1\_m@{vrem\_vv\_i32m1\_m}}
\index{vrem\_vv\_i32m1\_m@{vrem\_vv\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrem\_vv\_i32m1\_m()}{vrem\_vv\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vrem\+\_\+vv\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions signed remainder（带掩码）

{\bfseries{vrem\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 op3\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 op3\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 op3\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 op3\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrem.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a4440fc89dcac0807cc157bd0a5629954}\label{riscv__vector_8h_a4440fc89dcac0807cc157bd0a5629954}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrem\_vv\_i8m1@{vrem\_vv\_i8m1}}
\index{vrem\_vv\_i8m1@{vrem\_vv\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrem\_vv\_i8m1()}{vrem\_vv\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vrem\+\_\+vv\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions signed remainder

{\bfseries{vrem\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrem.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a2a102a1d9a153b4addfef3fcc59c0bc4}\label{riscv__vector_8h_a2a102a1d9a153b4addfef3fcc59c0bc4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrem\_vv\_i8m1\_m@{vrem\_vv\_i8m1\_m}}
\index{vrem\_vv\_i8m1\_m@{vrem\_vv\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrem\_vv\_i8m1\_m()}{vrem\_vv\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vrem\+\_\+vv\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions signed remainder（带掩码）

{\bfseries{vrem\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 op3\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 op3\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 op3\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 op3\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrem.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a2183653ddfe65d4693bb0901b54fead1}\label{riscv__vector_8h_a2183653ddfe65d4693bb0901b54fead1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrem\_vx\_i16m1@{vrem\_vx\_i16m1}}
\index{vrem\_vx\_i16m1@{vrem\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrem\_vx\_i16m1()}{vrem\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vrem\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions signed remainder

{\bfseries{vrem\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrem.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_aa26e88056b7033ec2dbd8aeb9453ca28}\label{riscv__vector_8h_aa26e88056b7033ec2dbd8aeb9453ca28}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrem\_vx\_i16m1\_m@{vrem\_vx\_i16m1\_m}}
\index{vrem\_vx\_i16m1\_m@{vrem\_vx\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrem\_vx\_i16m1\_m()}{vrem\_vx\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vrem\+\_\+vx\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions signed remainder（带掩码）

{\bfseries{vrem\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 op3\+: int16\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 op3\+: int16\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 op3\+: int16\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 op3\+: int16\+\_\+t ~\newline
 返回值：vint61m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrem.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a1e2605cb0382a2776f6173bd2ec0d1ea}\label{riscv__vector_8h_a1e2605cb0382a2776f6173bd2ec0d1ea}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrem\_vx\_i32m1@{vrem\_vx\_i32m1}}
\index{vrem\_vx\_i32m1@{vrem\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrem\_vx\_i32m1()}{vrem\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vrem\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions signed remainder

{\bfseries{vrem\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrem.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a7584d03997105276c694d81aa185e766}\label{riscv__vector_8h_a7584d03997105276c694d81aa185e766}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrem\_vx\_i32m1\_m@{vrem\_vx\_i32m1\_m}}
\index{vrem\_vx\_i32m1\_m@{vrem\_vx\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrem\_vx\_i32m1\_m()}{vrem\_vx\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vrem\+\_\+vx\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions signed remainder（带掩码）

{\bfseries{vrem\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 op3\+: int32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 op3\+: int32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 op3\+: int32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 op3\+: int32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrem.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_ad3d0ad4f22946c5bb2150aedef719a17}\label{riscv__vector_8h_ad3d0ad4f22946c5bb2150aedef719a17}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrem\_vx\_i8m1@{vrem\_vx\_i8m1}}
\index{vrem\_vx\_i8m1@{vrem\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrem\_vx\_i8m1()}{vrem\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vrem\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions signed remainder

{\bfseries{vrem\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrem.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ad7d71a8e0fae826fb70d2e56384421f2}\label{riscv__vector_8h_ad7d71a8e0fae826fb70d2e56384421f2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrem\_vx\_i8m1\_m@{vrem\_vx\_i8m1\_m}}
\index{vrem\_vx\_i8m1\_m@{vrem\_vx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrem\_vx\_i8m1\_m()}{vrem\_vx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vrem\+\_\+vx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions signed remainder（带掩码）

{\bfseries{vrem\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 op3\+: int8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 op3\+: int8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 op3\+: int8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 op3\+: int8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrem.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a2bfec1803a02c64c5a36b9a881bc76ff}\label{riscv__vector_8h_a2bfec1803a02c64c5a36b9a881bc76ff}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vremu\_vv\_u16m1@{vremu\_vv\_u16m1}}
\index{vremu\_vv\_u16m1@{vremu\_vv\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vremu\_vv\_u16m1()}{vremu\_vv\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vremu\+\_\+vv\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions unsigned remainder

{\bfseries{vremu\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vremu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a54f5cb64b8ccc6d13e6cbab30e310210}\label{riscv__vector_8h_a54f5cb64b8ccc6d13e6cbab30e310210}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vremu\_vv\_u16m1\_m@{vremu\_vv\_u16m1\_m}}
\index{vremu\_vv\_u16m1\_m@{vremu\_vv\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vremu\_vv\_u16m1\_m()}{vremu\_vv\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vremu\+\_\+vv\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions unsigned remainder（带掩码）

{\bfseries{vremu\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 op3\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 op3\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 op3\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 op3\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vremu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a8d7493ad8d133066510ac5e809375a91}\label{riscv__vector_8h_a8d7493ad8d133066510ac5e809375a91}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vremu\_vv\_u32m1@{vremu\_vv\_u32m1}}
\index{vremu\_vv\_u32m1@{vremu\_vv\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vremu\_vv\_u32m1()}{vremu\_vv\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vremu\+\_\+vv\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions unsigned remainder

{\bfseries{vremu\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vremu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a07ee8012d9e9345f5b12705de716e7f3}\label{riscv__vector_8h_a07ee8012d9e9345f5b12705de716e7f3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vremu\_vv\_u32m1\_m@{vremu\_vv\_u32m1\_m}}
\index{vremu\_vv\_u32m1\_m@{vremu\_vv\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vremu\_vv\_u32m1\_m()}{vremu\_vv\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vremu\+\_\+vv\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions unsigned remainder（带掩码）

{\bfseries{vremu\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 op3\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 op3\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 op3\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 op3\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vremu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ae8e2769855335804aada182bf6653915}\label{riscv__vector_8h_ae8e2769855335804aada182bf6653915}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vremu\_vv\_u8m1@{vremu\_vv\_u8m1}}
\index{vremu\_vv\_u8m1@{vremu\_vv\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vremu\_vv\_u8m1()}{vremu\_vv\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vremu\+\_\+vv\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions unsigned remainder

{\bfseries{vremu\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vremu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a6158a2cb01f5aaaf8452da8744d36827}\label{riscv__vector_8h_a6158a2cb01f5aaaf8452da8744d36827}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vremu\_vv\_u8m1\_m@{vremu\_vv\_u8m1\_m}}
\index{vremu\_vv\_u8m1\_m@{vremu\_vv\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vremu\_vv\_u8m1\_m()}{vremu\_vv\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vremu\+\_\+vv\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions unsigned remainder（带掩码）

{\bfseries{vremu\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 op3\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 op3\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 op3\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 op3\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vremu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_aaeec7930287137609d95e0e7bc1411b3}\label{riscv__vector_8h_aaeec7930287137609d95e0e7bc1411b3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vremu\_vx\_u16m1@{vremu\_vx\_u16m1}}
\index{vremu\_vx\_u16m1@{vremu\_vx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vremu\_vx\_u16m1()}{vremu\_vx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vremu\+\_\+vx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions unsigned remainder

{\bfseries{vremu\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vremu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_aa28e9fd0a3889419f754744be82d1a94}\label{riscv__vector_8h_aa28e9fd0a3889419f754744be82d1a94}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vremu\_vx\_u16m1\_m@{vremu\_vx\_u16m1\_m}}
\index{vremu\_vx\_u16m1\_m@{vremu\_vx\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vremu\_vx\_u16m1\_m()}{vremu\_vx\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vremu\+\_\+vx\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions unsigned remainder（带掩码）

{\bfseries{vremu\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 op3\+: uint16\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 op3\+: uint16\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 op3\+: uint16\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 op3\+: uint16\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vremu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a22292d6d0f4ea9893cce807041b4940f}\label{riscv__vector_8h_a22292d6d0f4ea9893cce807041b4940f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vremu\_vx\_u32m1@{vremu\_vx\_u32m1}}
\index{vremu\_vx\_u32m1@{vremu\_vx\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vremu\_vx\_u32m1()}{vremu\_vx\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vremu\+\_\+vx\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions unsigned remainder

{\bfseries{vremu\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vremu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a001fdba23a01d1f996e240a4351d3357}\label{riscv__vector_8h_a001fdba23a01d1f996e240a4351d3357}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vremu\_vx\_u32m1\_m@{vremu\_vx\_u32m1\_m}}
\index{vremu\_vx\_u32m1\_m@{vremu\_vx\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vremu\_vx\_u32m1\_m()}{vremu\_vx\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vremu\+\_\+vx\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions unsigned remainder（带掩码）

{\bfseries{vremu\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 op3\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 op3\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 op3\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 op3\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vremu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a828e8e8ea0cad0a5fcf238b6ea064adf}\label{riscv__vector_8h_a828e8e8ea0cad0a5fcf238b6ea064adf}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vremu\_vx\_u8m1@{vremu\_vx\_u8m1}}
\index{vremu\_vx\_u8m1@{vremu\_vx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vremu\_vx\_u8m1()}{vremu\_vx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vremu\+\_\+vx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions unsigned remainder

{\bfseries{vremu\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vremu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a2914669811948a80d51b79f972d347b1}\label{riscv__vector_8h_a2914669811948a80d51b79f972d347b1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vremu\_vx\_u8m1\_m@{vremu\_vx\_u8m1\_m}}
\index{vremu\_vx\_u8m1\_m@{vremu\_vx\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vremu\_vx\_u8m1\_m()}{vremu\_vx\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vremu\+\_\+vx\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Integer Divide Instructions unsigned remainder（带掩码）

{\bfseries{vremu\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vremu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_ae11125b93eeabcbbfc5499326a238ca9}\label{riscv__vector_8h_ae11125b93eeabcbbfc5499326a238ca9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vv\_f32m1@{vrgather\_vv\_f32m1}}
\index{vrgather\_vv\_f32m1@{vrgather\_vv\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vv\_f32m1()}{vrgather\_vv\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vrgather\+\_\+vv\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Register Gather Instructions

{\bfseries{vsll\+\_\+vv\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a81fc0efad8975206d0f982007fba6fd0}\label{riscv__vector_8h_a81fc0efad8975206d0f982007fba6fd0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vv\_f32m1\_m@{vrgather\_vv\_f32m1\_m}}
\index{vrgather\_vv\_f32m1\_m@{vrgather\_vv\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vv\_f32m1\_m()}{vrgather\_vv\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vrgather\+\_\+vv\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Register Gather Instructions (带掩码)

{\bfseries{vsll\+\_\+vv\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a28bd901ac0c4f2b30adad821d022ed5b}\label{riscv__vector_8h_a28bd901ac0c4f2b30adad821d022ed5b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vv\_i16m1@{vrgather\_vv\_i16m1}}
\index{vrgather\_vv\_i16m1@{vrgather\_vv\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vv\_i16m1()}{vrgather\_vv\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vrgather\+\_\+vv\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Register Gather Instructions

{\bfseries{vrgather\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrgather.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a8480e8f6ce288105902f9469116fbac1}\label{riscv__vector_8h_a8480e8f6ce288105902f9469116fbac1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vv\_i16m1\_m@{vrgather\_vv\_i16m1\_m}}
\index{vrgather\_vv\_i16m1\_m@{vrgather\_vv\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vv\_i16m1\_m()}{vrgather\_vv\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vrgather\+\_\+vv\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Register Gather Instructions (带掩码)

{\bfseries{vrgather\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrgather.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_aca6efe056f9471974fcfcd89f64dab2c}\label{riscv__vector_8h_aca6efe056f9471974fcfcd89f64dab2c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vv\_i32m1@{vrgather\_vv\_i32m1}}
\index{vrgather\_vv\_i32m1@{vrgather\_vv\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vv\_i32m1()}{vrgather\_vv\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vrgather\+\_\+vv\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Register Gather Instructions

{\bfseries{vrgather\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrgather.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a189d100726f7acc3e16d055865c6688d}\label{riscv__vector_8h_a189d100726f7acc3e16d055865c6688d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vv\_i32m1\_m@{vrgather\_vv\_i32m1\_m}}
\index{vrgather\_vv\_i32m1\_m@{vrgather\_vv\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vv\_i32m1\_m()}{vrgather\_vv\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vrgather\+\_\+vv\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Register Gather Instructions (带掩码)

{\bfseries{vrgather\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrgather.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a33b69d36c9ac9b54543f95fc564f4c75}\label{riscv__vector_8h_a33b69d36c9ac9b54543f95fc564f4c75}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vv\_i8m1@{vrgather\_vv\_i8m1}}
\index{vrgather\_vv\_i8m1@{vrgather\_vv\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vv\_i8m1()}{vrgather\_vv\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vrgather\+\_\+vv\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Register Gather Instructions

{\bfseries{vrgather\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrgather.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a858dfc1ee58b97d32cde2d0f65a414f6}\label{riscv__vector_8h_a858dfc1ee58b97d32cde2d0f65a414f6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vv\_i8m1\_m@{vrgather\_vv\_i8m1\_m}}
\index{vrgather\_vv\_i8m1\_m@{vrgather\_vv\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vv\_i8m1\_m()}{vrgather\_vv\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vrgather\+\_\+vv\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Register Gather Instructions (带掩码)

{\bfseries{vrgather\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrgather.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_aaf157dcbcbaef97f2ad6de31244d2df0}\label{riscv__vector_8h_aaf157dcbcbaef97f2ad6de31244d2df0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vv\_u16m1@{vrgather\_vv\_u16m1}}
\index{vrgather\_vv\_u16m1@{vrgather\_vv\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vv\_u16m1()}{vrgather\_vv\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vrgather\+\_\+vv\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Register Gather Instructions

{\bfseries{vrgather\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrgather.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_affe01617684725847310f2ef9834b102}\label{riscv__vector_8h_affe01617684725847310f2ef9834b102}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vv\_u16m1\_m@{vrgather\_vv\_u16m1\_m}}
\index{vrgather\_vv\_u16m1\_m@{vrgather\_vv\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vv\_u16m1\_m()}{vrgather\_vv\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vrgather\+\_\+vv\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Register Gather Instructions (带掩码)

{\bfseries{vrgather\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrgather.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a04261f5c9270a4cf00066ad2921ca2bb}\label{riscv__vector_8h_a04261f5c9270a4cf00066ad2921ca2bb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vv\_u32m1@{vrgather\_vv\_u32m1}}
\index{vrgather\_vv\_u32m1@{vrgather\_vv\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vv\_u32m1()}{vrgather\_vv\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vrgather\+\_\+vv\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Register Gather Instructions

{\bfseries{vrgather\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrgather.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a75f2632a69e60f7df104716635456838}\label{riscv__vector_8h_a75f2632a69e60f7df104716635456838}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vv\_u32m1\_m@{vrgather\_vv\_u32m1\_m}}
\index{vrgather\_vv\_u32m1\_m@{vrgather\_vv\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vv\_u32m1\_m()}{vrgather\_vv\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vrgather\+\_\+vv\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Register Gather Instructions (带掩码)

{\bfseries{vrgather\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrgather.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_afe8339aacd0a04b642697bf23dfe4d2a}\label{riscv__vector_8h_afe8339aacd0a04b642697bf23dfe4d2a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vv\_u8m1@{vrgather\_vv\_u8m1}}
\index{vrgather\_vv\_u8m1@{vrgather\_vv\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vv\_u8m1()}{vrgather\_vv\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vrgather\+\_\+vv\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Register Gather Instructions

{\bfseries{vrgather\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrgather.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_aa318d1fc39c1ea51aeabd94f4cb4abf2}\label{riscv__vector_8h_aa318d1fc39c1ea51aeabd94f4cb4abf2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vv\_u8m1\_m@{vrgather\_vv\_u8m1\_m}}
\index{vrgather\_vv\_u8m1\_m@{vrgather\_vv\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vv\_u8m1\_m()}{vrgather\_vv\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vrgather\+\_\+vv\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Register Gather Instructions (带掩码)

{\bfseries{vrgather\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrgather.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_aa8dc2201367ed2808674a049972b6097}\label{riscv__vector_8h_aa8dc2201367ed2808674a049972b6097}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vx\_f32m1@{vrgather\_vx\_f32m1}}
\index{vrgather\_vx\_f32m1@{vrgather\_vx\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vx\_f32m1()}{vrgather\_vx\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vrgather\+\_\+vx\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Register Gather Instructions

{\bfseries{vrgather\+\_\+vx\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrgather.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_acecbd453e3d14a3462fc6ea4ca923ab2}\label{riscv__vector_8h_acecbd453e3d14a3462fc6ea4ca923ab2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vx\_f32m1\_m@{vrgather\_vx\_f32m1\_m}}
\index{vrgather\_vx\_f32m1\_m@{vrgather\_vx\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vx\_f32m1\_m()}{vrgather\_vx\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vrgather\+\_\+vx\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Register Gather Instructions (带掩码)

{\bfseries{vrgather\+\_\+vx\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrgather.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a0bb335e4288a922be22506add5380392}\label{riscv__vector_8h_a0bb335e4288a922be22506add5380392}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vx\_i16m1@{vrgather\_vx\_i16m1}}
\index{vrgather\_vx\_i16m1@{vrgather\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vx\_i16m1()}{vrgather\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vrgather\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Register Gather Instructions

{\bfseries{vrgather\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrgather.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ae0672ef7441625bac991533e51d62288}\label{riscv__vector_8h_ae0672ef7441625bac991533e51d62288}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vx\_i16m1\_m@{vrgather\_vx\_i16m1\_m}}
\index{vrgather\_vx\_i16m1\_m@{vrgather\_vx\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vx\_i16m1\_m()}{vrgather\_vx\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vrgather\+\_\+vx\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Register Gather Instructions (带掩码)

{\bfseries{vrgather\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrgather.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_acd173a434c77c53fe973e3c471ab70b7}\label{riscv__vector_8h_acd173a434c77c53fe973e3c471ab70b7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vx\_i32m1@{vrgather\_vx\_i32m1}}
\index{vrgather\_vx\_i32m1@{vrgather\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vx\_i32m1()}{vrgather\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vrgather\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Register Gather Instructions

{\bfseries{vrgather\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrgather.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_aaf04227e558c616c68d14c25c5c3c196}\label{riscv__vector_8h_aaf04227e558c616c68d14c25c5c3c196}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vx\_i32m1\_m@{vrgather\_vx\_i32m1\_m}}
\index{vrgather\_vx\_i32m1\_m@{vrgather\_vx\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vx\_i32m1\_m()}{vrgather\_vx\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vrgather\+\_\+vx\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Register Gather Instructions (带掩码)

{\bfseries{vrgather\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrgather.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_ad5fa954f7ac51a271b31bd766dbd6e6c}\label{riscv__vector_8h_ad5fa954f7ac51a271b31bd766dbd6e6c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vx\_i8m1@{vrgather\_vx\_i8m1}}
\index{vrgather\_vx\_i8m1@{vrgather\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vx\_i8m1()}{vrgather\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vrgather\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Register Gather Instructions

{\bfseries{vrgather\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrgather.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ab12ff530cfeebfbc30c6e6e0128a5335}\label{riscv__vector_8h_ab12ff530cfeebfbc30c6e6e0128a5335}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vx\_i8m1\_m@{vrgather\_vx\_i8m1\_m}}
\index{vrgather\_vx\_i8m1\_m@{vrgather\_vx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vx\_i8m1\_m()}{vrgather\_vx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vrgather\+\_\+vx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Register Gather Instructions (带掩码)

{\bfseries{vrgather\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrgather.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a2fd3916bd65d00227dbda3d09c339d3f}\label{riscv__vector_8h_a2fd3916bd65d00227dbda3d09c339d3f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vx\_u16m1@{vrgather\_vx\_u16m1}}
\index{vrgather\_vx\_u16m1@{vrgather\_vx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vx\_u16m1()}{vrgather\_vx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vrgather\+\_\+vx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Register Gather Instructions

{\bfseries{vrgather\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrgather.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a53fe51a127901ab966d8547d365c2c4f}\label{riscv__vector_8h_a53fe51a127901ab966d8547d365c2c4f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vx\_u16m1\_m@{vrgather\_vx\_u16m1\_m}}
\index{vrgather\_vx\_u16m1\_m@{vrgather\_vx\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vx\_u16m1\_m()}{vrgather\_vx\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vrgather\+\_\+vx\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Register Gather Instructions (带掩码)

{\bfseries{vrgather\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrgather.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a5d63f5ecd72ab9b872e5505c2f9503b9}\label{riscv__vector_8h_a5d63f5ecd72ab9b872e5505c2f9503b9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vx\_u32m1@{vrgather\_vx\_u32m1}}
\index{vrgather\_vx\_u32m1@{vrgather\_vx\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vx\_u32m1()}{vrgather\_vx\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vrgather\+\_\+vx\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Register Gather Instructions

{\bfseries{vrgather\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrgather.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a6110cc32156b1165afd4651a4a0c4758}\label{riscv__vector_8h_a6110cc32156b1165afd4651a4a0c4758}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vx\_u32m1\_m@{vrgather\_vx\_u32m1\_m}}
\index{vrgather\_vx\_u32m1\_m@{vrgather\_vx\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vx\_u32m1\_m()}{vrgather\_vx\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vrgather\+\_\+vx\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Register Gather Instructions (带掩码)

{\bfseries{vrgather\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrgather.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a540af70cda40b566332a0ca8f96470e0}\label{riscv__vector_8h_a540af70cda40b566332a0ca8f96470e0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vx\_u8m1@{vrgather\_vx\_u8m1}}
\index{vrgather\_vx\_u8m1@{vrgather\_vx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vx\_u8m1()}{vrgather\_vx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vrgather\+\_\+vx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Register Gather Instructions

{\bfseries{vrgather\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrgather.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a85682ecde70f75a22401bfc3569ef8d2}\label{riscv__vector_8h_a85682ecde70f75a22401bfc3569ef8d2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrgather\_vx\_u8m1\_m@{vrgather\_vx\_u8m1\_m}}
\index{vrgather\_vx\_u8m1\_m@{vrgather\_vx\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrgather\_vx\_u8m1\_m()}{vrgather\_vx\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vrgather\+\_\+vx\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Register Gather Instructions (带掩码)

{\bfseries{vrgather\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrgather.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a4be4cb8a5255f26be3a36a6d69019535}\label{riscv__vector_8h_a4be4cb8a5255f26be3a36a6d69019535}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrsub\_vx\_i16m1@{vrsub\_vx\_i16m1}}
\index{vrsub\_vx\_i16m1@{vrsub\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrsub\_vx\_i16m1()}{vrsub\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vrsub\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} reverse subtract

{\bfseries{vrsub\+\_\+vx\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrsub.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_aa0209c89f90a5ca5ebf8c6a0d28a7ead}\label{riscv__vector_8h_aa0209c89f90a5ca5ebf8c6a0d28a7ead}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrsub\_vx\_i16m1\_m@{vrsub\_vx\_i16m1\_m}}
\index{vrsub\_vx\_i16m1\_m@{vrsub\_vx\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrsub\_vx\_i16m1\_m()}{vrsub\_vx\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vrsub\+\_\+vx\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} reverse subtract(带掩码)

{\bfseries{vrsub\+\_\+vx\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrsub.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a22b6813668fb67f13416ca1697577ab2}\label{riscv__vector_8h_a22b6813668fb67f13416ca1697577ab2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrsub\_vx\_i32m1@{vrsub\_vx\_i32m1}}
\index{vrsub\_vx\_i32m1@{vrsub\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrsub\_vx\_i32m1()}{vrsub\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vrsub\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} reverse subtract

{\bfseries{vrsub\+\_\+vx\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrsub.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a07a2aeb107d19bf561b47f90f7b397e1}\label{riscv__vector_8h_a07a2aeb107d19bf561b47f90f7b397e1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrsub\_vx\_i32m1\_m@{vrsub\_vx\_i32m1\_m}}
\index{vrsub\_vx\_i32m1\_m@{vrsub\_vx\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrsub\_vx\_i32m1\_m()}{vrsub\_vx\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vrsub\+\_\+vx\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} reverse subtract(带掩码)

{\bfseries{vrsub\+\_\+vx\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrsub.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a80dca9cb18165d5ccaffde7cfdf42874}\label{riscv__vector_8h_a80dca9cb18165d5ccaffde7cfdf42874}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrsub\_vx\_i8m1@{vrsub\_vx\_i8m1}}
\index{vrsub\_vx\_i8m1@{vrsub\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrsub\_vx\_i8m1()}{vrsub\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vrsub\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} reverse subtract

{\bfseries{vrsub\+\_\+vx\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrsub.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a71c90644f501ace7f29ee5f1c1d21e61}\label{riscv__vector_8h_a71c90644f501ace7f29ee5f1c1d21e61}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrsub\_vx\_i8m1\_m@{vrsub\_vx\_i8m1\_m}}
\index{vrsub\_vx\_i8m1\_m@{vrsub\_vx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrsub\_vx\_i8m1\_m()}{vrsub\_vx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vrsub\+\_\+vx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} reverse subtract(带掩码)

{\bfseries{vrsub\+\_\+vx\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrsub.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a4ea18aa9f76fe85554532d1595a761d7}\label{riscv__vector_8h_a4ea18aa9f76fe85554532d1595a761d7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrsub\_vx\_u16m1@{vrsub\_vx\_u16m1}}
\index{vrsub\_vx\_u16m1@{vrsub\_vx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrsub\_vx\_u16m1()}{vrsub\_vx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vrsub\+\_\+vx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} reverse subtract

{\bfseries{vrsub\+\_\+vx\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrsub.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a4f2f8c23d18d2689fb438edf8c99cf71}\label{riscv__vector_8h_a4f2f8c23d18d2689fb438edf8c99cf71}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrsub\_vx\_u16m1\_m@{vrsub\_vx\_u16m1\_m}}
\index{vrsub\_vx\_u16m1\_m@{vrsub\_vx\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrsub\_vx\_u16m1\_m()}{vrsub\_vx\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vrsub\+\_\+vx\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} reverse subtract(带掩码)

{\bfseries{vrsub\+\_\+vx\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrsub.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_ac3068268d6d276ae1ba7580dd31f5896}\label{riscv__vector_8h_ac3068268d6d276ae1ba7580dd31f5896}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrsub\_vx\_u32m1@{vrsub\_vx\_u32m1}}
\index{vrsub\_vx\_u32m1@{vrsub\_vx\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrsub\_vx\_u32m1()}{vrsub\_vx\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vrsub\+\_\+vx\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} reverse subtract

{\bfseries{vrsub\+\_\+vx\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值： vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrsub.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_abbe4de4b762318ce11ae64bfef51204a}\label{riscv__vector_8h_abbe4de4b762318ce11ae64bfef51204a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrsub\_vx\_u32m1\_m@{vrsub\_vx\_u32m1\_m}}
\index{vrsub\_vx\_u32m1\_m@{vrsub\_vx\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrsub\_vx\_u32m1\_m()}{vrsub\_vx\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vrsub\+\_\+vx\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} reverse subtract(带掩码)

{\bfseries{vrsub\+\_\+vx\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值： vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrsub.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a645c49ed39fd9cc82689c3dab2f50f92}\label{riscv__vector_8h_a645c49ed39fd9cc82689c3dab2f50f92}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrsub\_vx\_u8m1@{vrsub\_vx\_u8m1}}
\index{vrsub\_vx\_u8m1@{vrsub\_vx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrsub\_vx\_u8m1()}{vrsub\_vx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vrsub\+\_\+vx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} reverse subtract

{\bfseries{vrsub\+\_\+vx\+\_\+u8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrsub.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a18fc3209b899f4f5262775c5fc959ae6}\label{riscv__vector_8h_a18fc3209b899f4f5262775c5fc959ae6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vrsub\_vx\_u8m1\_m@{vrsub\_vx\_u8m1\_m}}
\index{vrsub\_vx\_u8m1\_m@{vrsub\_vx\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vrsub\_vx\_u8m1\_m()}{vrsub\_vx\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vrsub\+\_\+vx\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} reverse subtract(带掩码)

{\bfseries{vrsub\+\_\+vx\+\_\+u8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vrsub.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_ad53650a68e43b183229a7adf89a670aa}\label{riscv__vector_8h_ad53650a68e43b183229a7adf89a670aa}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsadd\_vv\_i16m1@{vsadd\_vv\_i16m1}}
\index{vsadd\_vv\_i16m1@{vsadd\_vv\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsadd\_vv\_i16m1()}{vsadd\_vv\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vsadd\+\_\+vv\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions

{\bfseries{vsadd\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsadd.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a99bdd5c69c14817c1211168f1bf234a3}\label{riscv__vector_8h_a99bdd5c69c14817c1211168f1bf234a3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsadd\_vv\_i16m1\_m@{vsadd\_vv\_i16m1\_m}}
\index{vsadd\_vv\_i16m1\_m@{vsadd\_vv\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsadd\_vv\_i16m1\_m()}{vsadd\_vv\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vsadd\+\_\+vv\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions (带掩码)

{\bfseries{vsadd\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsadd.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a9bfdb84e2f5c2ce55be69d883152861d}\label{riscv__vector_8h_a9bfdb84e2f5c2ce55be69d883152861d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsadd\_vv\_i32m1@{vsadd\_vv\_i32m1}}
\index{vsadd\_vv\_i32m1@{vsadd\_vv\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsadd\_vv\_i32m1()}{vsadd\_vv\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vsadd\+\_\+vv\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions

{\bfseries{vsadd\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsadd.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a5bf3dab03f494ab4da22c2acd1bdf383}\label{riscv__vector_8h_a5bf3dab03f494ab4da22c2acd1bdf383}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsadd\_vv\_i32m1\_m@{vsadd\_vv\_i32m1\_m}}
\index{vsadd\_vv\_i32m1\_m@{vsadd\_vv\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsadd\_vv\_i32m1\_m()}{vsadd\_vv\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vsadd\+\_\+vv\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions (带掩码)

{\bfseries{vsadd\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsadd.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_aa4b9f41f6f8a2c93c0574d2b85c2977f}\label{riscv__vector_8h_aa4b9f41f6f8a2c93c0574d2b85c2977f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsadd\_vv\_i8m1@{vsadd\_vv\_i8m1}}
\index{vsadd\_vv\_i8m1@{vsadd\_vv\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsadd\_vv\_i8m1()}{vsadd\_vv\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vsadd\+\_\+vv\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions

{\bfseries{vsadd\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsadd.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a2e12d9f6385ff33231556b6d7a4f06f9}\label{riscv__vector_8h_a2e12d9f6385ff33231556b6d7a4f06f9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsadd\_vv\_i8m1\_m@{vsadd\_vv\_i8m1\_m}}
\index{vsadd\_vv\_i8m1\_m@{vsadd\_vv\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsadd\_vv\_i8m1\_m()}{vsadd\_vv\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vsadd\+\_\+vv\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions (带掩码)

{\bfseries{vsadd\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsadd.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a2843cc4233341a3565b6e445b9d45f27}\label{riscv__vector_8h_a2843cc4233341a3565b6e445b9d45f27}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsadd\_vx\_i16m1@{vsadd\_vx\_i16m1}}
\index{vsadd\_vx\_i16m1@{vsadd\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsadd\_vx\_i16m1()}{vsadd\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vsadd\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions

{\bfseries{vsadd\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsadd.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a78199230d9b4a92c567c01b4320d1473}\label{riscv__vector_8h_a78199230d9b4a92c567c01b4320d1473}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsadd\_vx\_i16m1\_m@{vsadd\_vx\_i16m1\_m}}
\index{vsadd\_vx\_i16m1\_m@{vsadd\_vx\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsadd\_vx\_i16m1\_m()}{vsadd\_vx\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vsadd\+\_\+vx\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions (带掩码)

{\bfseries{vsadd\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsadd.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_af2a4140cc915b62d3778539145b1d7c1}\label{riscv__vector_8h_af2a4140cc915b62d3778539145b1d7c1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsadd\_vx\_i32m1@{vsadd\_vx\_i32m1}}
\index{vsadd\_vx\_i32m1@{vsadd\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsadd\_vx\_i32m1()}{vsadd\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vsadd\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions

{\bfseries{vsadd\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsadd.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ae3a63811e77cbcbbf3c54d5fab3a2376}\label{riscv__vector_8h_ae3a63811e77cbcbbf3c54d5fab3a2376}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsadd\_vx\_i32m1\_m@{vsadd\_vx\_i32m1\_m}}
\index{vsadd\_vx\_i32m1\_m@{vsadd\_vx\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsadd\_vx\_i32m1\_m()}{vsadd\_vx\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vsadd\+\_\+vx\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions (带掩码)

{\bfseries{vsadd\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsadd.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a1c7d9d8a02f0154d1ecf83ce4b0488a1}\label{riscv__vector_8h_a1c7d9d8a02f0154d1ecf83ce4b0488a1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsadd\_vx\_i8m1@{vsadd\_vx\_i8m1}}
\index{vsadd\_vx\_i8m1@{vsadd\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsadd\_vx\_i8m1()}{vsadd\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vsadd\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions

{\bfseries{vsadd\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsadd.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ac37ece75d6f8d8e01fe1cde25213a4ce}\label{riscv__vector_8h_ac37ece75d6f8d8e01fe1cde25213a4ce}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsadd\_vx\_i8m1\_m@{vsadd\_vx\_i8m1\_m}}
\index{vsadd\_vx\_i8m1\_m@{vsadd\_vx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsadd\_vx\_i8m1\_m()}{vsadd\_vx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vsadd\+\_\+vx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions (带掩码)

{\bfseries{vsadd\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsadd.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_ac6b7f79822735c49bcbf0a6230a74261}\label{riscv__vector_8h_ac6b7f79822735c49bcbf0a6230a74261}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsaddu\_vv\_u16m1@{vsaddu\_vv\_u16m1}}
\index{vsaddu\_vv\_u16m1@{vsaddu\_vv\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsaddu\_vv\_u16m1()}{vsaddu\_vv\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vsaddu\+\_\+vv\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions

{\bfseries{vsaddu\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsaddu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_afe645da14fea01e8d29f5171bc38e59b}\label{riscv__vector_8h_afe645da14fea01e8d29f5171bc38e59b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsaddu\_vv\_u16m1\_m@{vsaddu\_vv\_u16m1\_m}}
\index{vsaddu\_vv\_u16m1\_m@{vsaddu\_vv\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsaddu\_vv\_u16m1\_m()}{vsaddu\_vv\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vsaddu\+\_\+vv\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions (带掩码)

{\bfseries{vsaddu\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsaddu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_af7390af0fb4aecf0112c4ca1ad64e80d}\label{riscv__vector_8h_af7390af0fb4aecf0112c4ca1ad64e80d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsaddu\_vv\_u32m1@{vsaddu\_vv\_u32m1}}
\index{vsaddu\_vv\_u32m1@{vsaddu\_vv\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsaddu\_vv\_u32m1()}{vsaddu\_vv\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vsaddu\+\_\+vv\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions

{\bfseries{vsaddu\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsaddu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a0bb92c194c3e2ff9c26b2da9f430a3e5}\label{riscv__vector_8h_a0bb92c194c3e2ff9c26b2da9f430a3e5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsaddu\_vv\_u32m1\_m@{vsaddu\_vv\_u32m1\_m}}
\index{vsaddu\_vv\_u32m1\_m@{vsaddu\_vv\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsaddu\_vv\_u32m1\_m()}{vsaddu\_vv\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vsaddu\+\_\+vv\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions (带掩码)

{\bfseries{vsaddu\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsaddu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a8f422b6e9166baaef227ae2f13ebd691}\label{riscv__vector_8h_a8f422b6e9166baaef227ae2f13ebd691}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsaddu\_vv\_u8m1@{vsaddu\_vv\_u8m1}}
\index{vsaddu\_vv\_u8m1@{vsaddu\_vv\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsaddu\_vv\_u8m1()}{vsaddu\_vv\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vsaddu\+\_\+vv\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions

{\bfseries{vsaddu\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsaddu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a94543af1afcf0b36e0aaa982a2e77eec}\label{riscv__vector_8h_a94543af1afcf0b36e0aaa982a2e77eec}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsaddu\_vv\_u8m1\_m@{vsaddu\_vv\_u8m1\_m}}
\index{vsaddu\_vv\_u8m1\_m@{vsaddu\_vv\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsaddu\_vv\_u8m1\_m()}{vsaddu\_vv\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vsaddu\+\_\+vv\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions (带掩码)

{\bfseries{vsaddu\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsaddu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a9285fcc6a246833694150c3519531273}\label{riscv__vector_8h_a9285fcc6a246833694150c3519531273}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsaddu\_vx\_u16m1@{vsaddu\_vx\_u16m1}}
\index{vsaddu\_vx\_u16m1@{vsaddu\_vx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsaddu\_vx\_u16m1()}{vsaddu\_vx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vsaddu\+\_\+vx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions

{\bfseries{vsaddu\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsaddu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_af207d3fce0593d6660291055809a4bc2}\label{riscv__vector_8h_af207d3fce0593d6660291055809a4bc2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsaddu\_vx\_u16m1\_m@{vsaddu\_vx\_u16m1\_m}}
\index{vsaddu\_vx\_u16m1\_m@{vsaddu\_vx\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsaddu\_vx\_u16m1\_m()}{vsaddu\_vx\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vsaddu\+\_\+vx\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions (带掩码)

{\bfseries{vsaddu\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsaddu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_ac2d9c607a057e22c8a95c7b520f6c7b4}\label{riscv__vector_8h_ac2d9c607a057e22c8a95c7b520f6c7b4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsaddu\_vx\_u32m1@{vsaddu\_vx\_u32m1}}
\index{vsaddu\_vx\_u32m1@{vsaddu\_vx\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsaddu\_vx\_u32m1()}{vsaddu\_vx\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vsaddu\+\_\+vx\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions

{\bfseries{vsaddu\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsaddu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_aa69ea3f2f347d746897a3de544189a9e}\label{riscv__vector_8h_aa69ea3f2f347d746897a3de544189a9e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsaddu\_vx\_u32m1\_m@{vsaddu\_vx\_u32m1\_m}}
\index{vsaddu\_vx\_u32m1\_m@{vsaddu\_vx\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsaddu\_vx\_u32m1\_m()}{vsaddu\_vx\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vsaddu\+\_\+vx\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions (带掩码)

{\bfseries{vsaddu\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsaddu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a863fc8653a31377d892e67fe2014bf68}\label{riscv__vector_8h_a863fc8653a31377d892e67fe2014bf68}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsaddu\_vx\_u8m1@{vsaddu\_vx\_u8m1}}
\index{vsaddu\_vx\_u8m1@{vsaddu\_vx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsaddu\_vx\_u8m1()}{vsaddu\_vx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vsaddu\+\_\+vx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions

{\bfseries{vsaddu\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsaddu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a6ca91729ff7159c5439b4316ab25d61e}\label{riscv__vector_8h_a6ca91729ff7159c5439b4316ab25d61e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsaddu\_vx\_u8m1\_m@{vsaddu\_vx\_u8m1\_m}}
\index{vsaddu\_vx\_u8m1\_m@{vsaddu\_vx\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsaddu\_vx\_u8m1\_m()}{vsaddu\_vx\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vsaddu\+\_\+vx\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions (带掩码)

{\bfseries{vsaddu\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsaddu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_ab8613fea1843a793c6b905e7ea9c82f6}\label{riscv__vector_8h_ab8613fea1843a793c6b905e7ea9c82f6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsbc\_vvm\_i16m1@{vsbc\_vvm\_i16m1}}
\index{vsbc\_vvm\_i16m1@{vsbc\_vvm\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsbc\_vvm\_i16m1()}{vsbc\_vvm\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vsbc\+\_\+vvm\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{borrowin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} difference with borrow

{\bfseries{vsbc\+\_\+vvm\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsbc.\+vvm vd, vs2, vs1, v0 \mbox{\Hypertarget{riscv__vector_8h_aee1dca68faa1c5f23cf2e356765af9b2}\label{riscv__vector_8h_aee1dca68faa1c5f23cf2e356765af9b2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsbc\_vvm\_i32m1@{vsbc\_vvm\_i32m1}}
\index{vsbc\_vvm\_i32m1@{vsbc\_vvm\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsbc\_vvm\_i32m1()}{vsbc\_vvm\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vsbc\+\_\+vvm\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{borrowin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} difference with borrow

{\bfseries{vsbc\+\_\+vvm\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsbc.\+vvm vd, vs2, vs1, v0 \mbox{\Hypertarget{riscv__vector_8h_a77eeb7a183116d45c965dbd10f428946}\label{riscv__vector_8h_a77eeb7a183116d45c965dbd10f428946}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsbc\_vvm\_i8m1@{vsbc\_vvm\_i8m1}}
\index{vsbc\_vvm\_i8m1@{vsbc\_vvm\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsbc\_vvm\_i8m1()}{vsbc\_vvm\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vsbc\+\_\+vvm\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{borrowin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} difference with borrow

{\bfseries{vsbc\+\_\+vvm\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsbc.\+vvm vd, vs2, vs1, v0 \mbox{\Hypertarget{riscv__vector_8h_a2afb1869bce03c18b72a038c3dd2ca2b}\label{riscv__vector_8h_a2afb1869bce03c18b72a038c3dd2ca2b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsbc\_vvm\_u16m1@{vsbc\_vvm\_u16m1}}
\index{vsbc\_vvm\_u16m1@{vsbc\_vvm\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsbc\_vvm\_u16m1()}{vsbc\_vvm\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vsbc\+\_\+vvm\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{borrowin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} difference with borrow

{\bfseries{vsbc\+\_\+vvm\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsbc.\+vvm vd, vs2, vs1, v0 \mbox{\Hypertarget{riscv__vector_8h_ab8f283d40a2e39514b4befaffaa801af}\label{riscv__vector_8h_ab8f283d40a2e39514b4befaffaa801af}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsbc\_vvm\_u32m1@{vsbc\_vvm\_u32m1}}
\index{vsbc\_vvm\_u32m1@{vsbc\_vvm\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsbc\_vvm\_u32m1()}{vsbc\_vvm\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vsbc\+\_\+vvm\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{borrowin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} difference with borrow

{\bfseries{vsbc\+\_\+vvm\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsbc.\+vvm vd, vs2, vs1, v0 \mbox{\Hypertarget{riscv__vector_8h_a869fb4e0a192d8ef87712ba7099792f2}\label{riscv__vector_8h_a869fb4e0a192d8ef87712ba7099792f2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsbc\_vvm\_u8m1@{vsbc\_vvm\_u8m1}}
\index{vsbc\_vvm\_u8m1@{vsbc\_vvm\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsbc\_vvm\_u8m1()}{vsbc\_vvm\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vsbc\+\_\+vvm\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{borrowin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} difference with borrow

{\bfseries{vsbc\+\_\+vvm\+\_\+u8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsbc.\+vvm vd, vs2, vs1, v0 \mbox{\Hypertarget{riscv__vector_8h_a5422ac76603b398f81941f5487401273}\label{riscv__vector_8h_a5422ac76603b398f81941f5487401273}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsbc\_vxm\_i16m1@{vsbc\_vxm\_i16m1}}
\index{vsbc\_vxm\_i16m1@{vsbc\_vxm\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsbc\_vxm\_i16m1()}{vsbc\_vxm\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vsbc\+\_\+vxm\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{borrowin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} difference with borrow

{\bfseries{vsbc\+\_\+vxm\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsbc.\+vxm vd, vs2, rs1, v0 \mbox{\Hypertarget{riscv__vector_8h_a540f9fa0302bbbca7ee6a4b4ac381749}\label{riscv__vector_8h_a540f9fa0302bbbca7ee6a4b4ac381749}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsbc\_vxm\_i32m1@{vsbc\_vxm\_i32m1}}
\index{vsbc\_vxm\_i32m1@{vsbc\_vxm\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsbc\_vxm\_i32m1()}{vsbc\_vxm\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vsbc\+\_\+vxm\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{borrowin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} difference with borrow

{\bfseries{vsbc\+\_\+vxm\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsbc.\+vxm vd, vs2, rs1, v0 \mbox{\Hypertarget{riscv__vector_8h_a7a6be948a8b8bcad35eff77efa2cc67c}\label{riscv__vector_8h_a7a6be948a8b8bcad35eff77efa2cc67c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsbc\_vxm\_i8m1@{vsbc\_vxm\_i8m1}}
\index{vsbc\_vxm\_i8m1@{vsbc\_vxm\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsbc\_vxm\_i8m1()}{vsbc\_vxm\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vsbc\+\_\+vxm\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{borrowin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} difference with borrow

{\bfseries{vsbc\+\_\+vxm\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsbc.\+vxm vd, vs2, rs1, v0 \mbox{\Hypertarget{riscv__vector_8h_a5143be7a05504b074637b6a5d6b367cb}\label{riscv__vector_8h_a5143be7a05504b074637b6a5d6b367cb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsbc\_vxm\_u16m1@{vsbc\_vxm\_u16m1}}
\index{vsbc\_vxm\_u16m1@{vsbc\_vxm\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsbc\_vxm\_u16m1()}{vsbc\_vxm\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vsbc\+\_\+vxm\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{borrowin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} difference with borrow

{\bfseries{vsbc\+\_\+vxm\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsbc.\+vxm vd, vs2, rs1, v0 \mbox{\Hypertarget{riscv__vector_8h_a739582ec9732af4d9534295259ee0557}\label{riscv__vector_8h_a739582ec9732af4d9534295259ee0557}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsbc\_vxm\_u32m1@{vsbc\_vxm\_u32m1}}
\index{vsbc\_vxm\_u32m1@{vsbc\_vxm\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsbc\_vxm\_u32m1()}{vsbc\_vxm\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vsbc\+\_\+vxm\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{borrowin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} difference with borrow

{\bfseries{vsbc\+\_\+vxm\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsbc.\+vxm vd, vs2, rs1, v0 \mbox{\Hypertarget{riscv__vector_8h_abf61b1bf35342acd08fc6770da227ea1}\label{riscv__vector_8h_abf61b1bf35342acd08fc6770da227ea1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsbc\_vxm\_u8m1@{vsbc\_vxm\_u8m1}}
\index{vsbc\_vxm\_u8m1@{vsbc\_vxm\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsbc\_vxm\_u8m1()}{vsbc\_vxm\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vsbc\+\_\+vxm\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2,  }\item[{vmask\+\_\+t}]{borrowin }\end{DoxyParamCaption})}

~\newline
{\bfseries{Produce}} difference with borrow

{\bfseries{vsbc\+\_\+vxm\+\_\+u8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 borrowin\+: vmask\+\_\+t ~\newline
 返回值： vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsbc.\+vxm vd, vs2, rs1, v0 \mbox{\Hypertarget{riscv__vector_8h_ab9f10859d38841dbe8205878eba8434b}\label{riscv__vector_8h_ab9f10859d38841dbe8205878eba8434b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vse\_v\_f32m1@{vse\_v\_f32m1}}
\index{vse\_v\_f32m1@{vse\_v\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vse\_v\_f32m1()}{vse\_v\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vse\+\_\+v\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{value,  }\item[{float32\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} unit-\/stride loads and stores

{\bfseries{vse\+\_\+v\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: float32\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vse.\+v vs3, (rs1) \mbox{\Hypertarget{riscv__vector_8h_a71c032d9374675f309f4d9214cccda2d}\label{riscv__vector_8h_a71c032d9374675f309f4d9214cccda2d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vse\_v\_f32m1\_m@{vse\_v\_f32m1\_m}}
\index{vse\_v\_f32m1\_m@{vse\_v\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vse\_v\_f32m1\_m()}{vse\_v\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vse\+\_\+v\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{value,  }\item[{float32\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} unit-\/stride loads and stores(带掩码)

{\bfseries{vse\+\_\+v\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m1\+\_\+t ~\newline
 op3\+: float32\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m2\+\_\+t ~\newline
 op3\+: float32\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m4\+\_\+t ~\newline
 op3\+: float32\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vfloat32m8\+\_\+t ~\newline
 op3\+: float32\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vse.\+v vs3, (rs1), vm \mbox{\Hypertarget{riscv__vector_8h_a1c5154ef8a018f41785d9972d09b05eb}\label{riscv__vector_8h_a1c5154ef8a018f41785d9972d09b05eb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vse\_v\_i16m1@{vse\_v\_i16m1}}
\index{vse\_v\_i16m1@{vse\_v\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vse\_v\_i16m1()}{vse\_v\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vse\+\_\+v\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{value,  }\item[{int16\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} unit-\/stride loads and stores

{\bfseries{vse\+\_\+v\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vse.\+v vs3, (rs1) \mbox{\Hypertarget{riscv__vector_8h_a5fecb67ecb4266588a15006fcffcfdef}\label{riscv__vector_8h_a5fecb67ecb4266588a15006fcffcfdef}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vse\_v\_i16m1\_m@{vse\_v\_i16m1\_m}}
\index{vse\_v\_i16m1\_m@{vse\_v\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vse\_v\_i16m1\_m()}{vse\_v\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vse\+\_\+v\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{value,  }\item[{int16\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} unit-\/stride loads and stores(带掩码)

{\bfseries{vse\+\_\+v\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 op3\+: int16\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 op3\+: int16\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 op3\+: int16\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 op3\+: int16\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vse.\+v vs3, (rs1), vm \mbox{\Hypertarget{riscv__vector_8h_a1f70ca3b5dc737b17bacce1aca8ac34f}\label{riscv__vector_8h_a1f70ca3b5dc737b17bacce1aca8ac34f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vse\_v\_i32m1@{vse\_v\_i32m1}}
\index{vse\_v\_i32m1@{vse\_v\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vse\_v\_i32m1()}{vse\_v\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vse\+\_\+v\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{value,  }\item[{int32\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} unit-\/stride loads and stores

{\bfseries{vse\+\_\+v\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vse.\+v vs3, (rs1) \mbox{\Hypertarget{riscv__vector_8h_a6dbde0c18dc2a587712ce6139c79b570}\label{riscv__vector_8h_a6dbde0c18dc2a587712ce6139c79b570}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vse\_v\_i32m1\_m@{vse\_v\_i32m1\_m}}
\index{vse\_v\_i32m1\_m@{vse\_v\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vse\_v\_i32m1\_m()}{vse\_v\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vse\+\_\+v\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{value,  }\item[{int32\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} unit-\/stride loads and stores(带掩码)

{\bfseries{vse\+\_\+v\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 op3\+: int32\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 op3\+: int32\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 op3\+: int32\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 op3\+: int32\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vse.\+v vs3, (rs1), vm \mbox{\Hypertarget{riscv__vector_8h_a2481af51d8ac25c00b751c975fa4a3a4}\label{riscv__vector_8h_a2481af51d8ac25c00b751c975fa4a3a4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vse\_v\_i8m1@{vse\_v\_i8m1}}
\index{vse\_v\_i8m1@{vse\_v\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vse\_v\_i8m1()}{vse\_v\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vse\+\_\+v\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{value,  }\item[{int8\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} unit-\/stride loads and stores

{\bfseries{vse\+\_\+v\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vse.\+v vs3, (rs1) \mbox{\Hypertarget{riscv__vector_8h_a41c1741302b07ac41c0b8c2ef99decb5}\label{riscv__vector_8h_a41c1741302b07ac41c0b8c2ef99decb5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vse\_v\_i8m1\_m@{vse\_v\_i8m1\_m}}
\index{vse\_v\_i8m1\_m@{vse\_v\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vse\_v\_i8m1\_m()}{vse\_v\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vse\+\_\+v\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{value,  }\item[{int8\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} unit-\/stride loads and stores(带掩码)

{\bfseries{vse\+\_\+v\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 op3\+: int8\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 op3\+: int8\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 op3\+: int8\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 op3\+: int8\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vse.\+v vs3, (rs1), vm \mbox{\Hypertarget{riscv__vector_8h_ab8ee2b0d6701658098fc4c327c6bf178}\label{riscv__vector_8h_ab8ee2b0d6701658098fc4c327c6bf178}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vse\_v\_u16m1@{vse\_v\_u16m1}}
\index{vse\_v\_u16m1@{vse\_v\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vse\_v\_u16m1()}{vse\_v\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vse\+\_\+v\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{value,  }\item[{uint16\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} unit-\/stride loads and stores

{\bfseries{vse\+\_\+v\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vse.\+v vs3, (rs1) \mbox{\Hypertarget{riscv__vector_8h_aa77bb3a7b2e0c3446b9cd29808b03869}\label{riscv__vector_8h_aa77bb3a7b2e0c3446b9cd29808b03869}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vse\_v\_u16m1\_m@{vse\_v\_u16m1\_m}}
\index{vse\_v\_u16m1\_m@{vse\_v\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vse\_v\_u16m1\_m()}{vse\_v\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vse\+\_\+v\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{value,  }\item[{uint16\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} unit-\/stride loads and stores(带掩码)

{\bfseries{vse\+\_\+v\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 op3\+: uint16\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 op3\+: uint16\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 op3\+: uint16\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 op3\+: uint16\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vse.\+v vs3, (rs1), vm \mbox{\Hypertarget{riscv__vector_8h_a15b06ddbe2f0016603f95bf290e74938}\label{riscv__vector_8h_a15b06ddbe2f0016603f95bf290e74938}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vse\_v\_u32m1@{vse\_v\_u32m1}}
\index{vse\_v\_u32m1@{vse\_v\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vse\_v\_u32m1()}{vse\_v\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vse\+\_\+v\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{value,  }\item[{uint32\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} unit-\/stride loads and stores

{\bfseries{vse\+\_\+v\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vse.\+v vs3, (rs1) \mbox{\Hypertarget{riscv__vector_8h_aa2700baaa9294118ee8695bf8617e942}\label{riscv__vector_8h_aa2700baaa9294118ee8695bf8617e942}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vse\_v\_u32m1\_m@{vse\_v\_u32m1\_m}}
\index{vse\_v\_u32m1\_m@{vse\_v\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vse\_v\_u32m1\_m()}{vse\_v\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vse\+\_\+v\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{value,  }\item[{uint32\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} unit-\/stride loads and stores(带掩码)

{\bfseries{vse\+\_\+v\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 op3\+: uint32\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 op3\+: uint32\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 op3\+: uint32\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 op3\+: uint32\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vse.\+v vs3, (rs1), vm \mbox{\Hypertarget{riscv__vector_8h_a118f6dbf76623ff9d1ea1d6cb626d414}\label{riscv__vector_8h_a118f6dbf76623ff9d1ea1d6cb626d414}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vse\_v\_u8m1@{vse\_v\_u8m1}}
\index{vse\_v\_u8m1@{vse\_v\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vse\_v\_u8m1()}{vse\_v\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vse\+\_\+v\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{value,  }\item[{uint8\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} unit-\/stride loads and stores

{\bfseries{vse\+\_\+v\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vse.\+v vs3, (rs1) \mbox{\Hypertarget{riscv__vector_8h_a87e748bd2e83ed8e0fdd8cb80a4689ff}\label{riscv__vector_8h_a87e748bd2e83ed8e0fdd8cb80a4689ff}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vse\_v\_u8m1\_m@{vse\_v\_u8m1\_m}}
\index{vse\_v\_u8m1\_m@{vse\_v\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vse\_v\_u8m1\_m()}{vse\_v\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vse\+\_\+v\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{value,  }\item[{uint8\+\_\+t $\ast$}]{base }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} unit-\/stride loads and stores(带掩码)

{\bfseries{vse\+\_\+v\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 op3\+: uint8\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 op3\+: uint8\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 op3\+: uint8\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 op3\+: uint8\+\_\+t$\ast$ ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vse.\+v vs3, (rs1), vm \mbox{\Hypertarget{riscv__vector_8h_ad96b8c59bb31e6bbeaa073d0f987b634}\label{riscv__vector_8h_ad96b8c59bb31e6bbeaa073d0f987b634}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsetvl@{vsetvl}}
\index{vsetvl@{vsetvl}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsetvl()}{vsetvl()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 uint32\+\_\+t vsetvl (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{avl,  }\item[{uint32\+\_\+t}]{vtypei }\end{DoxyParamCaption})}

~\newline
{\bfseries{Configuration-\/\+Setting}} Instructions

{\bfseries{vsetvl：}} 

~\newline
 op1\+: uint32\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：uint32\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsetvl rd, rs1, rs2 \mbox{\Hypertarget{riscv__vector_8h_aaf345b30f97c27babdd2071ccf579223}\label{riscv__vector_8h_aaf345b30f97c27babdd2071ccf579223}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslide1down\_vx\_f32m1@{vslide1down\_vx\_f32m1}}
\index{vslide1down\_vx\_f32m1@{vslide1down\_vx\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslide1down\_vx\_f32m1()}{vslide1down\_vx\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vslide1down\+\_\+vx\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions

{\bfseries{vslide1down\+\_\+vx\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslide1down.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_aa99177b0873885f78cf92e7664378438}\label{riscv__vector_8h_aa99177b0873885f78cf92e7664378438}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslide1down\_vx\_f32m1\_m@{vslide1down\_vx\_f32m1\_m}}
\index{vslide1down\_vx\_f32m1\_m@{vslide1down\_vx\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslide1down\_vx\_f32m1\_m()}{vslide1down\_vx\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vslide1down\+\_\+vx\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions (带掩码)

{\bfseries{vslide1down\+\_\+vx\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslide1down.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a850462e77218970e0e791cf2f2b6c5cf}\label{riscv__vector_8h_a850462e77218970e0e791cf2f2b6c5cf}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslide1down\_vx\_i16m1@{vslide1down\_vx\_i16m1}}
\index{vslide1down\_vx\_i16m1@{vslide1down\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslide1down\_vx\_i16m1()}{vslide1down\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vslide1down\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions

{\bfseries{vslide1down\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslide1down.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a88452e88140077f24b7c71e20fc0d4cb}\label{riscv__vector_8h_a88452e88140077f24b7c71e20fc0d4cb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslide1down\_vx\_i16m2\_m@{vslide1down\_vx\_i16m2\_m}}
\index{vslide1down\_vx\_i16m2\_m@{vslide1down\_vx\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslide1down\_vx\_i16m2\_m()}{vslide1down\_vx\_i16m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m2\+\_\+t vslide1down\+\_\+vx\+\_\+i16m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m2\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions (带掩码)

{\bfseries{vslide1down\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslide1down.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_afe3c995475c6714fdb671856c586d29c}\label{riscv__vector_8h_afe3c995475c6714fdb671856c586d29c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslide1down\_vx\_i32m1@{vslide1down\_vx\_i32m1}}
\index{vslide1down\_vx\_i32m1@{vslide1down\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslide1down\_vx\_i32m1()}{vslide1down\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vslide1down\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions

{\bfseries{vslide1down\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslide1down.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a10be0189f6f660f3f257fe16524d8f2c}\label{riscv__vector_8h_a10be0189f6f660f3f257fe16524d8f2c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslide1down\_vx\_i32m1\_m@{vslide1down\_vx\_i32m1\_m}}
\index{vslide1down\_vx\_i32m1\_m@{vslide1down\_vx\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslide1down\_vx\_i32m1\_m()}{vslide1down\_vx\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vslide1down\+\_\+vx\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions (带掩码)

{\bfseries{vslide1down\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslide1down.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_ad8d6bc57e6d15face6b69886714123ab}\label{riscv__vector_8h_ad8d6bc57e6d15face6b69886714123ab}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslide1down\_vx\_i8m1@{vslide1down\_vx\_i8m1}}
\index{vslide1down\_vx\_i8m1@{vslide1down\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslide1down\_vx\_i8m1()}{vslide1down\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vslide1down\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions

{\bfseries{vslide1down\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslide1down.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a11e903afc8c3369c26fa1c09a60efffb}\label{riscv__vector_8h_a11e903afc8c3369c26fa1c09a60efffb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslide1down\_vx\_i8m1\_m@{vslide1down\_vx\_i8m1\_m}}
\index{vslide1down\_vx\_i8m1\_m@{vslide1down\_vx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslide1down\_vx\_i8m1\_m()}{vslide1down\_vx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vslide1down\+\_\+vx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions (带掩码)

{\bfseries{vslide1down\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslide1down.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a2718853be48eb0c136e4639adecb96ff}\label{riscv__vector_8h_a2718853be48eb0c136e4639adecb96ff}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslide1down\_vx\_u16m1@{vslide1down\_vx\_u16m1}}
\index{vslide1down\_vx\_u16m1@{vslide1down\_vx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslide1down\_vx\_u16m1()}{vslide1down\_vx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vslide1down\+\_\+vx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions

{\bfseries{vslide1down\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslide1down.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ae0aa156779857ec8e89c4e1def933483}\label{riscv__vector_8h_ae0aa156779857ec8e89c4e1def933483}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslide1down\_vx\_u16m1\_m@{vslide1down\_vx\_u16m1\_m}}
\index{vslide1down\_vx\_u16m1\_m@{vslide1down\_vx\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslide1down\_vx\_u16m1\_m()}{vslide1down\_vx\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vslide1down\+\_\+vx\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions (带掩码)

{\bfseries{vslide1down\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslide1down.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_af1bd6e2beab114c2a4e8c8c2856bd3f8}\label{riscv__vector_8h_af1bd6e2beab114c2a4e8c8c2856bd3f8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslide1down\_vx\_u32m1@{vslide1down\_vx\_u32m1}}
\index{vslide1down\_vx\_u32m1@{vslide1down\_vx\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslide1down\_vx\_u32m1()}{vslide1down\_vx\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vslide1down\+\_\+vx\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions

{\bfseries{vslide1down\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslide1down.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a6521d67c6f6f5fbc1c9f1e26b09bda91}\label{riscv__vector_8h_a6521d67c6f6f5fbc1c9f1e26b09bda91}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslide1down\_vx\_u32m1\_m@{vslide1down\_vx\_u32m1\_m}}
\index{vslide1down\_vx\_u32m1\_m@{vslide1down\_vx\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslide1down\_vx\_u32m1\_m()}{vslide1down\_vx\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vslide1down\+\_\+vx\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions (带掩码)

{\bfseries{vslide1down\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslide1down.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_af7f6105418d23f2d0c4fde693fa1a792}\label{riscv__vector_8h_af7f6105418d23f2d0c4fde693fa1a792}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslide1down\_vx\_u8m1@{vslide1down\_vx\_u8m1}}
\index{vslide1down\_vx\_u8m1@{vslide1down\_vx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslide1down\_vx\_u8m1()}{vslide1down\_vx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vslide1down\+\_\+vx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions

{\bfseries{vslide1down\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslide1down.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a25b825f2fea409be53f5834d279e227a}\label{riscv__vector_8h_a25b825f2fea409be53f5834d279e227a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslide1down\_vx\_u8m1\_m@{vslide1down\_vx\_u8m1\_m}}
\index{vslide1down\_vx\_u8m1\_m@{vslide1down\_vx\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslide1down\_vx\_u8m1\_m()}{vslide1down\_vx\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vslide1down\+\_\+vx\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions (带掩码)

{\bfseries{vslide1down\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslide1down.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_ad8cbc2de30b7f3c2448a484ec9bdb4af}\label{riscv__vector_8h_ad8cbc2de30b7f3c2448a484ec9bdb4af}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslide1up\_vx\_f32m1@{vslide1up\_vx\_f32m1}}
\index{vslide1up\_vx\_f32m1@{vslide1up\_vx\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslide1up\_vx\_f32m1()}{vslide1up\_vx\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vslide1up\+\_\+vx\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions

{\bfseries{vslide1up\+\_\+vx\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslide1up.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ab883c811f57d7e0eeb77099b6d9c0260}\label{riscv__vector_8h_ab883c811f57d7e0eeb77099b6d9c0260}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslide1up\_vx\_f32m1\_m@{vslide1up\_vx\_f32m1\_m}}
\index{vslide1up\_vx\_f32m1\_m@{vslide1up\_vx\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslide1up\_vx\_f32m1\_m()}{vslide1up\_vx\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vslide1up\+\_\+vx\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions (带掩码)

{\bfseries{vslide1up\+\_\+vx\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslide1up.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_aa4573340c304251bb37d15056112d1fa}\label{riscv__vector_8h_aa4573340c304251bb37d15056112d1fa}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslide1up\_vx\_i16m1@{vslide1up\_vx\_i16m1}}
\index{vslide1up\_vx\_i16m1@{vslide1up\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslide1up\_vx\_i16m1()}{vslide1up\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vslide1up\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions

{\bfseries{vslide1up\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslide1up.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a6922289f83440f5fd30e59f3cfcf0a95}\label{riscv__vector_8h_a6922289f83440f5fd30e59f3cfcf0a95}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslide1up\_vx\_i16m1\_m@{vslide1up\_vx\_i16m1\_m}}
\index{vslide1up\_vx\_i16m1\_m@{vslide1up\_vx\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslide1up\_vx\_i16m1\_m()}{vslide1up\_vx\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vslide1up\+\_\+vx\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions (带掩码)

{\bfseries{vslide1up\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslide1up.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a039d9159abeb83e7766198f113ccafa2}\label{riscv__vector_8h_a039d9159abeb83e7766198f113ccafa2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslide1up\_vx\_i32m1@{vslide1up\_vx\_i32m1}}
\index{vslide1up\_vx\_i32m1@{vslide1up\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslide1up\_vx\_i32m1()}{vslide1up\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vslide1up\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions

{\bfseries{vslide1up\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslide1up.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ac5ed0ce023e036ab036c3df89f0626b5}\label{riscv__vector_8h_ac5ed0ce023e036ab036c3df89f0626b5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslide1up\_vx\_i32m1\_m@{vslide1up\_vx\_i32m1\_m}}
\index{vslide1up\_vx\_i32m1\_m@{vslide1up\_vx\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslide1up\_vx\_i32m1\_m()}{vslide1up\_vx\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vslide1up\+\_\+vx\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions (带掩码)

{\bfseries{vslide1up\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslide1up.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a9da3f9d779d391f8337f16c955401895}\label{riscv__vector_8h_a9da3f9d779d391f8337f16c955401895}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslide1up\_vx\_i8m1@{vslide1up\_vx\_i8m1}}
\index{vslide1up\_vx\_i8m1@{vslide1up\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslide1up\_vx\_i8m1()}{vslide1up\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vslide1up\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions

{\bfseries{vslide1up\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslide1up.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a11f79631dbd65798c013c59ed7c47cec}\label{riscv__vector_8h_a11f79631dbd65798c013c59ed7c47cec}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslide1up\_vx\_i8m1\_m@{vslide1up\_vx\_i8m1\_m}}
\index{vslide1up\_vx\_i8m1\_m@{vslide1up\_vx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslide1up\_vx\_i8m1\_m()}{vslide1up\_vx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vslide1up\+\_\+vx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions (带掩码)

{\bfseries{vslide1up\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslide1up.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a3faf075cc1c91456305b48ab2383d4d4}\label{riscv__vector_8h_a3faf075cc1c91456305b48ab2383d4d4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslide1up\_vx\_u16m1@{vslide1up\_vx\_u16m1}}
\index{vslide1up\_vx\_u16m1@{vslide1up\_vx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslide1up\_vx\_u16m1()}{vslide1up\_vx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vslide1up\+\_\+vx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions

{\bfseries{vslide1up\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslide1up.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a6bca3c542f80fd98eb5613ec156ae0e0}\label{riscv__vector_8h_a6bca3c542f80fd98eb5613ec156ae0e0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslide1up\_vx\_u16m1\_m@{vslide1up\_vx\_u16m1\_m}}
\index{vslide1up\_vx\_u16m1\_m@{vslide1up\_vx\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslide1up\_vx\_u16m1\_m()}{vslide1up\_vx\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vslide1up\+\_\+vx\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions (带掩码)

{\bfseries{vslide1up\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslide1up.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_ab1f15e895e24a4f2c14a142b5984ba38}\label{riscv__vector_8h_ab1f15e895e24a4f2c14a142b5984ba38}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslide1up\_vx\_u32m1@{vslide1up\_vx\_u32m1}}
\index{vslide1up\_vx\_u32m1@{vslide1up\_vx\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslide1up\_vx\_u32m1()}{vslide1up\_vx\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vslide1up\+\_\+vx\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions

{\bfseries{vslide1up\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslide1up.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a648f86817f0b65ed4470edbcf54a48fc}\label{riscv__vector_8h_a648f86817f0b65ed4470edbcf54a48fc}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslide1up\_vx\_u32m1\_m@{vslide1up\_vx\_u32m1\_m}}
\index{vslide1up\_vx\_u32m1\_m@{vslide1up\_vx\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslide1up\_vx\_u32m1\_m()}{vslide1up\_vx\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vslide1up\+\_\+vx\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions (带掩码)

{\bfseries{vslide1up\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslide1up.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a0e3e6f5f63a64920648b2df36efabae1}\label{riscv__vector_8h_a0e3e6f5f63a64920648b2df36efabae1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslide1up\_vx\_u8m1@{vslide1up\_vx\_u8m1}}
\index{vslide1up\_vx\_u8m1@{vslide1up\_vx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslide1up\_vx\_u8m1()}{vslide1up\_vx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vslide1up\+\_\+vx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions

{\bfseries{vslide1up\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslide1up.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_abe7715d86324857dc1ff3b4246162b9f}\label{riscv__vector_8h_abe7715d86324857dc1ff3b4246162b9f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslide1up\_vx\_u8m1\_m@{vslide1up\_vx\_u8m1\_m}}
\index{vslide1up\_vx\_u8m1\_m@{vslide1up\_vx\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslide1up\_vx\_u8m1\_m()}{vslide1up\_vx\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vslide1up\+\_\+vx\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions (带掩码)

{\bfseries{vslide1up\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslide1up.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_aae8c7d1767fac8d2c68c1a18c5052ff5}\label{riscv__vector_8h_aae8c7d1767fac8d2c68c1a18c5052ff5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vx\_f32m1@{vslidedown\_vx\_f32m1}}
\index{vslidedown\_vx\_f32m1@{vslidedown\_vx\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vx\_f32m1()}{vslidedown\_vx\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vslidedown\+\_\+vx\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions

{\bfseries{vslidedown\+\_\+vx\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslidedown.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a2afcfeffa62fa23a71a2c5fb41a4919c}\label{riscv__vector_8h_a2afcfeffa62fa23a71a2c5fb41a4919c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vx\_f32m1\_m@{vslidedown\_vx\_f32m1\_m}}
\index{vslidedown\_vx\_f32m1\_m@{vslidedown\_vx\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vx\_f32m1\_m()}{vslidedown\_vx\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vslidedown\+\_\+vx\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions (带掩码)

{\bfseries{vslidedown\+\_\+vx\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslidedown.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a33fe59ae56729a8b5da864032950c895}\label{riscv__vector_8h_a33fe59ae56729a8b5da864032950c895}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vx\_i16m1@{vslidedown\_vx\_i16m1}}
\index{vslidedown\_vx\_i16m1@{vslidedown\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vx\_i16m1()}{vslidedown\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vslidedown\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions

{\bfseries{vslidedown\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslidedown.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a42c9597bf281f3f36f940a13fc48e531}\label{riscv__vector_8h_a42c9597bf281f3f36f940a13fc48e531}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vx\_i16m1\_m@{vslidedown\_vx\_i16m1\_m}}
\index{vslidedown\_vx\_i16m1\_m@{vslidedown\_vx\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vx\_i16m1\_m()}{vslidedown\_vx\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vslidedown\+\_\+vx\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions (带掩码)

{\bfseries{vslidedown\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslidedown.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a746a174233927def593d97d3c7091f8c}\label{riscv__vector_8h_a746a174233927def593d97d3c7091f8c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vx\_i32m1@{vslidedown\_vx\_i32m1}}
\index{vslidedown\_vx\_i32m1@{vslidedown\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vx\_i32m1()}{vslidedown\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vslidedown\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions

{\bfseries{vslidedown\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslidedown.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a4a9e84d096ba6b77b12cfaaa794dea45}\label{riscv__vector_8h_a4a9e84d096ba6b77b12cfaaa794dea45}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vx\_i32m1\_m@{vslidedown\_vx\_i32m1\_m}}
\index{vslidedown\_vx\_i32m1\_m@{vslidedown\_vx\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vx\_i32m1\_m()}{vslidedown\_vx\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vslidedown\+\_\+vx\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions (带掩码)

{\bfseries{vslidedown\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vand.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a641a1248ce6a9a9e490477b81be5f936}\label{riscv__vector_8h_a641a1248ce6a9a9e490477b81be5f936}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vx\_i8m1@{vslidedown\_vx\_i8m1}}
\index{vslidedown\_vx\_i8m1@{vslidedown\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vx\_i8m1()}{vslidedown\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vslidedown\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions

{\bfseries{vslidedown\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslidedown.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a440f52890a0329924e79a4d046b46938}\label{riscv__vector_8h_a440f52890a0329924e79a4d046b46938}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vx\_i8m1\_m@{vslidedown\_vx\_i8m1\_m}}
\index{vslidedown\_vx\_i8m1\_m@{vslidedown\_vx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vx\_i8m1\_m()}{vslidedown\_vx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vslidedown\+\_\+vx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions (带掩码)

{\bfseries{vslidedown\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslidedown.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_ac44d29f693ffbc3db53728db1399136b}\label{riscv__vector_8h_ac44d29f693ffbc3db53728db1399136b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vx\_u16m1@{vslidedown\_vx\_u16m1}}
\index{vslidedown\_vx\_u16m1@{vslidedown\_vx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vx\_u16m1()}{vslidedown\_vx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vslidedown\+\_\+vx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions

{\bfseries{vslidedown\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslidedown.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ad041d8238269c52470c671514ee9f4e4}\label{riscv__vector_8h_ad041d8238269c52470c671514ee9f4e4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vx\_u16m1\_m@{vslidedown\_vx\_u16m1\_m}}
\index{vslidedown\_vx\_u16m1\_m@{vslidedown\_vx\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vx\_u16m1\_m()}{vslidedown\_vx\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vslidedown\+\_\+vx\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions (带掩码)

{\bfseries{vslidedown\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslidedown.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a06dd51fa752dbbe41a0f377d1cfc14b6}\label{riscv__vector_8h_a06dd51fa752dbbe41a0f377d1cfc14b6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vx\_u32m1@{vslidedown\_vx\_u32m1}}
\index{vslidedown\_vx\_u32m1@{vslidedown\_vx\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vx\_u32m1()}{vslidedown\_vx\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vslidedown\+\_\+vx\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions

{\bfseries{vslidedown\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslidedown.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a34088dbc846d9737a819d37efa601522}\label{riscv__vector_8h_a34088dbc846d9737a819d37efa601522}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vx\_u32m1\_m@{vslidedown\_vx\_u32m1\_m}}
\index{vslidedown\_vx\_u32m1\_m@{vslidedown\_vx\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vx\_u32m1\_m()}{vslidedown\_vx\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vslidedown\+\_\+vx\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions (带掩码)

{\bfseries{vslidedown\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslidedown.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_adffc51162bdd8c85cf8f8903cd13e006}\label{riscv__vector_8h_adffc51162bdd8c85cf8f8903cd13e006}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vx\_u8m1@{vslidedown\_vx\_u8m1}}
\index{vslidedown\_vx\_u8m1@{vslidedown\_vx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vx\_u8m1()}{vslidedown\_vx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vslidedown\+\_\+vx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions

{\bfseries{vslidedown\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslidedown.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a63c06cd174c25ea1606ed58079abf4e3}\label{riscv__vector_8h_a63c06cd174c25ea1606ed58079abf4e3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslidedown\_vx\_u8m1\_m@{vslidedown\_vx\_u8m1\_m}}
\index{vslidedown\_vx\_u8m1\_m@{vslidedown\_vx\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslidedown\_vx\_u8m1\_m()}{vslidedown\_vx\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vslidedown\+\_\+vx\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions (带掩码)

{\bfseries{vslidedown\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslidedown.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a450cf188c798d752ef03944fc04b0911}\label{riscv__vector_8h_a450cf188c798d752ef03944fc04b0911}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vx\_f32m1@{vslideup\_vx\_f32m1}}
\index{vslideup\_vx\_f32m1@{vslideup\_vx\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vx\_f32m1()}{vslideup\_vx\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vslideup\+\_\+vx\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions

{\bfseries{vslideup\+\_\+vx\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslideup.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a5fb71af9bd066a0715c034581fc7c845}\label{riscv__vector_8h_a5fb71af9bd066a0715c034581fc7c845}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vx\_f32m1\_m@{vslideup\_vx\_f32m1\_m}}
\index{vslideup\_vx\_f32m1\_m@{vslideup\_vx\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vx\_f32m1\_m()}{vslideup\_vx\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vfloat32m1\+\_\+t vslideup\+\_\+vx\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vfloat32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions (带掩码)

{\bfseries{vslideup\+\_\+vx\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vfloat32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m2\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vfloat32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m4\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vfloat32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m8\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vfloat32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslideup.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_ad10b51db7a496481b19e88e790c80d9e}\label{riscv__vector_8h_ad10b51db7a496481b19e88e790c80d9e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vx\_i16m1@{vslideup\_vx\_i16m1}}
\index{vslideup\_vx\_i16m1@{vslideup\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vx\_i16m1()}{vslideup\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vslideup\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions

{\bfseries{vslideup\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslideup.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a8fedfe2db9d49fc08e6133a7be0082cd}\label{riscv__vector_8h_a8fedfe2db9d49fc08e6133a7be0082cd}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vx\_i16m1\_m@{vslideup\_vx\_i16m1\_m}}
\index{vslideup\_vx\_i16m1\_m@{vslideup\_vx\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vx\_i16m1\_m()}{vslideup\_vx\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vslideup\+\_\+vx\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions (带掩码)

{\bfseries{vslideup\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslideup.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a74d2332c873bc44bdf20458e81f87461}\label{riscv__vector_8h_a74d2332c873bc44bdf20458e81f87461}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vx\_i32m1@{vslideup\_vx\_i32m1}}
\index{vslideup\_vx\_i32m1@{vslideup\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vx\_i32m1()}{vslideup\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vslideup\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions

{\bfseries{vslideup\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslideup.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ac3246404c93a9413b25b5199a7f62b36}\label{riscv__vector_8h_ac3246404c93a9413b25b5199a7f62b36}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vx\_i32m1\_m@{vslideup\_vx\_i32m1\_m}}
\index{vslideup\_vx\_i32m1\_m@{vslideup\_vx\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vx\_i32m1\_m()}{vslideup\_vx\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vslideup\+\_\+vx\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions (带掩码)

{\bfseries{vslideup\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vand.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_af8af6ef672f32a0c5e9b93a7169179c7}\label{riscv__vector_8h_af8af6ef672f32a0c5e9b93a7169179c7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vx\_i8m1@{vslideup\_vx\_i8m1}}
\index{vslideup\_vx\_i8m1@{vslideup\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vx\_i8m1()}{vslideup\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vslideup\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions

{\bfseries{vslideup\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslideup.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_aee9e4ebf114f4eb1a5c3faf7a1d5506e}\label{riscv__vector_8h_aee9e4ebf114f4eb1a5c3faf7a1d5506e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vx\_i8m1\_m@{vslideup\_vx\_i8m1\_m}}
\index{vslideup\_vx\_i8m1\_m@{vslideup\_vx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vx\_i8m1\_m()}{vslideup\_vx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vslideup\+\_\+vx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions (带掩码)

{\bfseries{vslideup\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 offset\+: int32\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslideup.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_ac3083e44f7a845d9bed0c2616f2ccfbc}\label{riscv__vector_8h_ac3083e44f7a845d9bed0c2616f2ccfbc}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vx\_u16m1@{vslideup\_vx\_u16m1}}
\index{vslideup\_vx\_u16m1@{vslideup\_vx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vx\_u16m1()}{vslideup\_vx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vslideup\+\_\+vx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions

{\bfseries{vslideup\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslideup.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ad3df9a6081e030aa27619b9017696d71}\label{riscv__vector_8h_ad3df9a6081e030aa27619b9017696d71}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vx\_u16m1\_m@{vslideup\_vx\_u16m1\_m}}
\index{vslideup\_vx\_u16m1\_m@{vslideup\_vx\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vx\_u16m1\_m()}{vslideup\_vx\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vslideup\+\_\+vx\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions (带掩码)

{\bfseries{vslideup\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslideup.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a36959769cb0c82a2dc4fa22d95d75255}\label{riscv__vector_8h_a36959769cb0c82a2dc4fa22d95d75255}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vx\_u32m1@{vslideup\_vx\_u32m1}}
\index{vslideup\_vx\_u32m1@{vslideup\_vx\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vx\_u32m1()}{vslideup\_vx\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vslideup\+\_\+vx\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions

{\bfseries{vslideup\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslideup.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a3b4b0f2b8e2cdd2a6dd297d797d8dbac}\label{riscv__vector_8h_a3b4b0f2b8e2cdd2a6dd297d797d8dbac}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vx\_u32m1\_m@{vslideup\_vx\_u32m1\_m}}
\index{vslideup\_vx\_u32m1\_m@{vslideup\_vx\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vx\_u32m1\_m()}{vslideup\_vx\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vslideup\+\_\+vx\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions (带掩码)

{\bfseries{vslideup\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslideup.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_acb1fdcf6b6e023fa80f0fcb7775ac4e3}\label{riscv__vector_8h_acb1fdcf6b6e023fa80f0fcb7775ac4e3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vx\_u8m1@{vslideup\_vx\_u8m1}}
\index{vslideup\_vx\_u8m1@{vslideup\_vx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vx\_u8m1()}{vslideup\_vx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vslideup\+\_\+vx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions

{\bfseries{vslideup\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslideup.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a2bd8313487f0404ba83e2163bcfbc19e}\label{riscv__vector_8h_a2bd8313487f0404ba83e2163bcfbc19e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vslideup\_vx\_u8m1\_m@{vslideup\_vx\_u8m1\_m}}
\index{vslideup\_vx\_u8m1\_m@{vslideup\_vx\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vslideup\_vx\_u8m1\_m()}{vslideup\_vx\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vslideup\+\_\+vx\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{offset }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Slide Instructions (带掩码)

{\bfseries{vslideup\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 offset\+: uint32\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vslideup.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_aa572799bbfd819feb63b4e861c23ead5}\label{riscv__vector_8h_aa572799bbfd819feb63b4e861c23ead5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vv\_i16m1@{vsll\_vv\_i16m1}}
\index{vsll\_vv\_i16m1@{vsll\_vv\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vv\_i16m1()}{vsll\_vv\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vsll\+\_\+vv\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions

{\bfseries{vsll\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a18fb8dfc5965be42b88a182a46294923}\label{riscv__vector_8h_a18fb8dfc5965be42b88a182a46294923}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vv\_i16m1\_m@{vsll\_vv\_i16m1\_m}}
\index{vsll\_vv\_i16m1\_m@{vsll\_vv\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vv\_i16m1\_m()}{vsll\_vv\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vsll\+\_\+vv\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions (带掩码)

{\bfseries{vsll\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_aaa993db39d339c5c26d665b797139d14}\label{riscv__vector_8h_aaa993db39d339c5c26d665b797139d14}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vv\_i32m1@{vsll\_vv\_i32m1}}
\index{vsll\_vv\_i32m1@{vsll\_vv\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vv\_i32m1()}{vsll\_vv\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vsll\+\_\+vv\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions

{\bfseries{vsll\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a7cbd82d12d8a2f7dcb3a6a4d1ed2cb07}\label{riscv__vector_8h_a7cbd82d12d8a2f7dcb3a6a4d1ed2cb07}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vv\_i32m1\_m@{vsll\_vv\_i32m1\_m}}
\index{vsll\_vv\_i32m1\_m@{vsll\_vv\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vv\_i32m1\_m()}{vsll\_vv\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vsll\+\_\+vv\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions (带掩码)

{\bfseries{vsll\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ace6f5cf6bc7cf68d07811290e15facbb}\label{riscv__vector_8h_ace6f5cf6bc7cf68d07811290e15facbb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vv\_i8m1@{vsll\_vv\_i8m1}}
\index{vsll\_vv\_i8m1@{vsll\_vv\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vv\_i8m1()}{vsll\_vv\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vsll\+\_\+vv\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions

{\bfseries{vsll\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a2e29ce41f52fd67c16a56a81cd9c1f3b}\label{riscv__vector_8h_a2e29ce41f52fd67c16a56a81cd9c1f3b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vv\_i8m1\_m@{vsll\_vv\_i8m1\_m}}
\index{vsll\_vv\_i8m1\_m@{vsll\_vv\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vv\_i8m1\_m()}{vsll\_vv\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vsll\+\_\+vv\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions (带掩码)

{\bfseries{vsll\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_aeb56ec0caae27498b049f1d04c83b6f1}\label{riscv__vector_8h_aeb56ec0caae27498b049f1d04c83b6f1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vv\_u16m1@{vsll\_vv\_u16m1}}
\index{vsll\_vv\_u16m1@{vsll\_vv\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vv\_u16m1()}{vsll\_vv\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vsll\+\_\+vv\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions

{\bfseries{vsll\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ab2bda7fc229486ec14b938a82138f637}\label{riscv__vector_8h_ab2bda7fc229486ec14b938a82138f637}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vv\_u16m1\_m@{vsll\_vv\_u16m1\_m}}
\index{vsll\_vv\_u16m1\_m@{vsll\_vv\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vv\_u16m1\_m()}{vsll\_vv\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vsll\+\_\+vv\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions (带掩码)

{\bfseries{vsll\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a4fc4a3100b0b5a7bd3cd9a73862b02e0}\label{riscv__vector_8h_a4fc4a3100b0b5a7bd3cd9a73862b02e0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vv\_u32m1@{vsll\_vv\_u32m1}}
\index{vsll\_vv\_u32m1@{vsll\_vv\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vv\_u32m1()}{vsll\_vv\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vsll\+\_\+vv\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions

{\bfseries{vsll\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ac5292453827f87521413a14cd7ff435b}\label{riscv__vector_8h_ac5292453827f87521413a14cd7ff435b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vv\_u32m1\_m@{vsll\_vv\_u32m1\_m}}
\index{vsll\_vv\_u32m1\_m@{vsll\_vv\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vv\_u32m1\_m()}{vsll\_vv\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vsll\+\_\+vv\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions (带掩码)

{\bfseries{vsll\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a9e9934151170e618236e71818cc38c6e}\label{riscv__vector_8h_a9e9934151170e618236e71818cc38c6e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vv\_u8m1@{vsll\_vv\_u8m1}}
\index{vsll\_vv\_u8m1@{vsll\_vv\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vv\_u8m1()}{vsll\_vv\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vsll\+\_\+vv\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions

{\bfseries{vsll\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ac1a6aedf47b1fe9ff79a4a90a2f9dabc}\label{riscv__vector_8h_ac1a6aedf47b1fe9ff79a4a90a2f9dabc}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vv\_u8m1\_m@{vsll\_vv\_u8m1\_m}}
\index{vsll\_vv\_u8m1\_m@{vsll\_vv\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vv\_u8m1\_m()}{vsll\_vv\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vsll\+\_\+vv\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions (带掩码)

{\bfseries{vsll\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_abf94a8c26d099a9078d9b23fac401392}\label{riscv__vector_8h_abf94a8c26d099a9078d9b23fac401392}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vx\_i16m1@{vsll\_vx\_i16m1}}
\index{vsll\_vx\_i16m1@{vsll\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vx\_i16m1()}{vsll\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vsll\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions

{\bfseries{vsll\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a91c29934b6b41e3074c50d6702e887ae}\label{riscv__vector_8h_a91c29934b6b41e3074c50d6702e887ae}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vx\_i16m1\_m@{vsll\_vx\_i16m1\_m}}
\index{vsll\_vx\_i16m1\_m@{vsll\_vx\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vx\_i16m1\_m()}{vsll\_vx\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vsll\+\_\+vx\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions (带掩码)

{\bfseries{vsll\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a8f75f13507d98a7015f2a912cb1ed642}\label{riscv__vector_8h_a8f75f13507d98a7015f2a912cb1ed642}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vx\_i32m1@{vsll\_vx\_i32m1}}
\index{vsll\_vx\_i32m1@{vsll\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vx\_i32m1()}{vsll\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vsll\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions

{\bfseries{vsll\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_abe9645bbe84581168c3397c15a37fce1}\label{riscv__vector_8h_abe9645bbe84581168c3397c15a37fce1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vx\_i32m1\_m@{vsll\_vx\_i32m1\_m}}
\index{vsll\_vx\_i32m1\_m@{vsll\_vx\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vx\_i32m1\_m()}{vsll\_vx\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vsll\+\_\+vx\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions (带掩码)

{\bfseries{vsll\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_abb0d712a3129d5342cc697e34822ec2d}\label{riscv__vector_8h_abb0d712a3129d5342cc697e34822ec2d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vx\_i8m1@{vsll\_vx\_i8m1}}
\index{vsll\_vx\_i8m1@{vsll\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vx\_i8m1()}{vsll\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vsll\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions

{\bfseries{vsll\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_afa1d975848576386122671d1c6671df5}\label{riscv__vector_8h_afa1d975848576386122671d1c6671df5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vx\_i8m1\_m@{vsll\_vx\_i8m1\_m}}
\index{vsll\_vx\_i8m1\_m@{vsll\_vx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vx\_i8m1\_m()}{vsll\_vx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vsll\+\_\+vx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions (带掩码)

{\bfseries{vsll\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a1d082b9eca1224eb0ef1e6ef5cfca7b7}\label{riscv__vector_8h_a1d082b9eca1224eb0ef1e6ef5cfca7b7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vx\_u16m1@{vsll\_vx\_u16m1}}
\index{vsll\_vx\_u16m1@{vsll\_vx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vx\_u16m1()}{vsll\_vx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vsll\+\_\+vx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions

{\bfseries{vsll\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ab94edd75f070f7c6a0d61a8464eb8b4e}\label{riscv__vector_8h_ab94edd75f070f7c6a0d61a8464eb8b4e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vx\_u16m1\_m@{vsll\_vx\_u16m1\_m}}
\index{vsll\_vx\_u16m1\_m@{vsll\_vx\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vx\_u16m1\_m()}{vsll\_vx\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vsll\+\_\+vx\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions (带掩码)

{\bfseries{vsll\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a1c9b9d0af733b6a1f21f786eed6b6fd3}\label{riscv__vector_8h_a1c9b9d0af733b6a1f21f786eed6b6fd3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vx\_u32m1@{vsll\_vx\_u32m1}}
\index{vsll\_vx\_u32m1@{vsll\_vx\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vx\_u32m1()}{vsll\_vx\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vsll\+\_\+vx\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions

{\bfseries{vsll\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a3acf543094f3ca8203ce27d9d0bacc45}\label{riscv__vector_8h_a3acf543094f3ca8203ce27d9d0bacc45}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vx\_u32m1\_m@{vsll\_vx\_u32m1\_m}}
\index{vsll\_vx\_u32m1\_m@{vsll\_vx\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vx\_u32m1\_m()}{vsll\_vx\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vsll\+\_\+vx\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions (带掩码)

{\bfseries{vsll\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_aee3326dcedb26a840627652787b6be15}\label{riscv__vector_8h_aee3326dcedb26a840627652787b6be15}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vx\_u8m1@{vsll\_vx\_u8m1}}
\index{vsll\_vx\_u8m1@{vsll\_vx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vx\_u8m1()}{vsll\_vx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vsll\+\_\+vx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions

{\bfseries{vsll\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ab97896d617f64a940585d23f13d78aa1}\label{riscv__vector_8h_ab97896d617f64a940585d23f13d78aa1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsll\_vx\_u8m1\_m@{vsll\_vx\_u8m1\_m}}
\index{vsll\_vx\_u8m1\_m@{vsll\_vx\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsll\_vx\_u8m1\_m()}{vsll\_vx\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vsll\+\_\+vx\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions (带掩码)

{\bfseries{vsll\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsll.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a633c0bf655a3650f5782a9513f53686e}\label{riscv__vector_8h_a633c0bf655a3650f5782a9513f53686e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsmul\_vv\_i16m1@{vsmul\_vv\_i16m1}}
\index{vsmul\_vv\_i16m1@{vsmul\_vv\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsmul\_vv\_i16m1()}{vsmul\_vv\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vsmul\+\_\+vv\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Fractional Multiply with Rounding and Saturation Instructions

{\bfseries{vsmul\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsmul.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a021797efc37afd1549c921ff48edb52a}\label{riscv__vector_8h_a021797efc37afd1549c921ff48edb52a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsmul\_vv\_i16m1\_m@{vsmul\_vv\_i16m1\_m}}
\index{vsmul\_vv\_i16m1\_m@{vsmul\_vv\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsmul\_vv\_i16m1\_m()}{vsmul\_vv\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vsmul\+\_\+vv\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Fractional Multiply with Rounding and Saturation Instructions (带掩码)

{\bfseries{vsmul\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsmul.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_af48fee4e085726c96c0289cd8869c785}\label{riscv__vector_8h_af48fee4e085726c96c0289cd8869c785}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsmul\_vv\_i32m1@{vsmul\_vv\_i32m1}}
\index{vsmul\_vv\_i32m1@{vsmul\_vv\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsmul\_vv\_i32m1()}{vsmul\_vv\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vsmul\+\_\+vv\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Fractional Multiply with Rounding and Saturation Instructions

{\bfseries{vsmul\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsmul.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a48f1f837642655382c631af8c9b8de54}\label{riscv__vector_8h_a48f1f837642655382c631af8c9b8de54}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsmul\_vv\_i32m1\_m@{vsmul\_vv\_i32m1\_m}}
\index{vsmul\_vv\_i32m1\_m@{vsmul\_vv\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsmul\_vv\_i32m1\_m()}{vsmul\_vv\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vsmul\+\_\+vv\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Fractional Multiply with Rounding and Saturation Instructions (带掩码)

{\bfseries{vsmul\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsmul.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a9b25368fa09800cb7c10eebf9665cd73}\label{riscv__vector_8h_a9b25368fa09800cb7c10eebf9665cd73}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsmul\_vv\_i8m1@{vsmul\_vv\_i8m1}}
\index{vsmul\_vv\_i8m1@{vsmul\_vv\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsmul\_vv\_i8m1()}{vsmul\_vv\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vsmul\+\_\+vv\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Fractional Multiply with Rounding and Saturation Instructions

{\bfseries{vsmul\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsmul.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a7b9083c4280ccc4c8c58a25df564a7b2}\label{riscv__vector_8h_a7b9083c4280ccc4c8c58a25df564a7b2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsmul\_vv\_i8m1\_m@{vsmul\_vv\_i8m1\_m}}
\index{vsmul\_vv\_i8m1\_m@{vsmul\_vv\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsmul\_vv\_i8m1\_m()}{vsmul\_vv\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vsmul\+\_\+vv\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Fractional Multiply with Rounding and Saturation Instructions (带掩码)

{\bfseries{vsmul\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsmul.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a69a69be5604fc3fb0ec28e6a6dc6c204}\label{riscv__vector_8h_a69a69be5604fc3fb0ec28e6a6dc6c204}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsmul\_vx\_i16m1@{vsmul\_vx\_i16m1}}
\index{vsmul\_vx\_i16m1@{vsmul\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsmul\_vx\_i16m1()}{vsmul\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vsmul\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Fractional Multiply with Rounding and Saturation Instructions

{\bfseries{vsmul\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsmul.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_abb7e5893017b7b18c42abf8957f19fbb}\label{riscv__vector_8h_abb7e5893017b7b18c42abf8957f19fbb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsmul\_vx\_i16m1\_m@{vsmul\_vx\_i16m1\_m}}
\index{vsmul\_vx\_i16m1\_m@{vsmul\_vx\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsmul\_vx\_i16m1\_m()}{vsmul\_vx\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vsmul\+\_\+vx\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Fractional Multiply with Rounding and Saturation Instructions (带掩码)

{\bfseries{vsmul\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsmul.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a729400bca3746553461268c0b35b5389}\label{riscv__vector_8h_a729400bca3746553461268c0b35b5389}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsmul\_vx\_i32m1@{vsmul\_vx\_i32m1}}
\index{vsmul\_vx\_i32m1@{vsmul\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsmul\_vx\_i32m1()}{vsmul\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vsmul\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Fractional Multiply with Rounding and Saturation Instructions

{\bfseries{vsmul\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsmul.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a4fd3cbe83cf4d87c30f984eb19c35368}\label{riscv__vector_8h_a4fd3cbe83cf4d87c30f984eb19c35368}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsmul\_vx\_i32m1\_m@{vsmul\_vx\_i32m1\_m}}
\index{vsmul\_vx\_i32m1\_m@{vsmul\_vx\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsmul\_vx\_i32m1\_m()}{vsmul\_vx\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vsmul\+\_\+vx\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Fractional Multiply with Rounding and Saturation Instructions (带掩码)

{\bfseries{vsmul\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsmul.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_ab89e2cffc6c3296d6e93e415779da69e}\label{riscv__vector_8h_ab89e2cffc6c3296d6e93e415779da69e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsmul\_vx\_i8m1@{vsmul\_vx\_i8m1}}
\index{vsmul\_vx\_i8m1@{vsmul\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsmul\_vx\_i8m1()}{vsmul\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vsmul\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Fractional Multiply with Rounding and Saturation Instructions

{\bfseries{vsmul\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsmul.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a000e5969aa362ca4ff8495c4f258bffd}\label{riscv__vector_8h_a000e5969aa362ca4ff8495c4f258bffd}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsmul\_vx\_i8m1\_m@{vsmul\_vx\_i8m1\_m}}
\index{vsmul\_vx\_i8m1\_m@{vsmul\_vx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsmul\_vx\_i8m1\_m()}{vsmul\_vx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vsmul\+\_\+vx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Fractional Multiply with Rounding and Saturation Instructions (带掩码)

{\bfseries{vsmul\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsmul.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_abccdc57be8d66d6518eb771c36863963}\label{riscv__vector_8h_abccdc57be8d66d6518eb771c36863963}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsra\_vv\_i16m1@{vsra\_vv\_i16m1}}
\index{vsra\_vv\_i16m1@{vsra\_vv\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsra\_vv\_i16m1()}{vsra\_vv\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vsra\+\_\+vv\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions

{\bfseries{vsra\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsra.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_abfdb83acc7fc308f8f34d09f060b2b40}\label{riscv__vector_8h_abfdb83acc7fc308f8f34d09f060b2b40}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsra\_vv\_i16m1\_m@{vsra\_vv\_i16m1\_m}}
\index{vsra\_vv\_i16m1\_m@{vsra\_vv\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsra\_vv\_i16m1\_m()}{vsra\_vv\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vsra\+\_\+vv\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions (带掩码)

{\bfseries{vsra\+\_\+vv\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsra.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a254ce09738311415ce7df1d01bbf62b1}\label{riscv__vector_8h_a254ce09738311415ce7df1d01bbf62b1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsra\_vv\_i32m1@{vsra\_vv\_i32m1}}
\index{vsra\_vv\_i32m1@{vsra\_vv\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsra\_vv\_i32m1()}{vsra\_vv\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vsra\+\_\+vv\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions

{\bfseries{vsra\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsra.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ae664d50ab221acb80db33106dfd15560}\label{riscv__vector_8h_ae664d50ab221acb80db33106dfd15560}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsra\_vv\_i32m1\_m@{vsra\_vv\_i32m1\_m}}
\index{vsra\_vv\_i32m1\_m@{vsra\_vv\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsra\_vv\_i32m1\_m()}{vsra\_vv\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vsra\+\_\+vv\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions (带掩码)

{\bfseries{vsra\+\_\+vv\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsra.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a293b4e2de63d65244ccde57656cb93da}\label{riscv__vector_8h_a293b4e2de63d65244ccde57656cb93da}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsra\_vv\_i8m1@{vsra\_vv\_i8m1}}
\index{vsra\_vv\_i8m1@{vsra\_vv\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsra\_vv\_i8m1()}{vsra\_vv\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vsra\+\_\+vv\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions

{\bfseries{vsra\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsra.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a7ca66e770733490e13b10b403bc85674}\label{riscv__vector_8h_a7ca66e770733490e13b10b403bc85674}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsra\_vv\_i8m1\_m@{vsra\_vv\_i8m1\_m}}
\index{vsra\_vv\_i8m1\_m@{vsra\_vv\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsra\_vv\_i8m1\_m()}{vsra\_vv\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vsra\+\_\+vv\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions (带掩码)

{\bfseries{vsra\+\_\+vv\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsra.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ad8e7215e5737aa87d9d394e419031453}\label{riscv__vector_8h_ad8e7215e5737aa87d9d394e419031453}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsra\_vx\_i16m1@{vsra\_vx\_i16m1}}
\index{vsra\_vx\_i16m1@{vsra\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsra\_vx\_i16m1()}{vsra\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vsra\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions

{\bfseries{vsra\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsra.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a8c0fe75607db5ef8af54b9c501ebd5e1}\label{riscv__vector_8h_a8c0fe75607db5ef8af54b9c501ebd5e1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsra\_vx\_i16m1\_m@{vsra\_vx\_i16m1\_m}}
\index{vsra\_vx\_i16m1\_m@{vsra\_vx\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsra\_vx\_i16m1\_m()}{vsra\_vx\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vsra\+\_\+vx\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions (带掩码)

{\bfseries{vsra\+\_\+vx\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsra.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_afa2f6f4cdd789a82deb0c8c5c280b1d4}\label{riscv__vector_8h_afa2f6f4cdd789a82deb0c8c5c280b1d4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsra\_vx\_i32m1@{vsra\_vx\_i32m1}}
\index{vsra\_vx\_i32m1@{vsra\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsra\_vx\_i32m1()}{vsra\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vsra\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions

{\bfseries{vsra\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsra.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a9cb04c27e92cb2bcc66f20afcf89c040}\label{riscv__vector_8h_a9cb04c27e92cb2bcc66f20afcf89c040}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsra\_vx\_i32m1\_m@{vsra\_vx\_i32m1\_m}}
\index{vsra\_vx\_i32m1\_m@{vsra\_vx\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsra\_vx\_i32m1\_m()}{vsra\_vx\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vsra\+\_\+vx\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions (带掩码)

{\bfseries{vsra\+\_\+vx\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsra.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a9ca1e817ec6d17563c1cef7bbbaa0fba}\label{riscv__vector_8h_a9ca1e817ec6d17563c1cef7bbbaa0fba}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsra\_vx\_i8m1@{vsra\_vx\_i8m1}}
\index{vsra\_vx\_i8m1@{vsra\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsra\_vx\_i8m1()}{vsra\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vsra\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions

{\bfseries{vsra\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsra.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a58c535087d418e09394e9a1d72b90c1f}\label{riscv__vector_8h_a58c535087d418e09394e9a1d72b90c1f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsra\_vx\_i8m1\_m@{vsra\_vx\_i8m1\_m}}
\index{vsra\_vx\_i8m1\_m@{vsra\_vx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsra\_vx\_i8m1\_m()}{vsra\_vx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vsra\+\_\+vx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions (带掩码)

{\bfseries{vsra\+\_\+vx\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsra.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_aaf295dc9a241464de042f326f772f683}\label{riscv__vector_8h_aaf295dc9a241464de042f326f772f683}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsrl\_vv\_u16m1@{vsrl\_vv\_u16m1}}
\index{vsrl\_vv\_u16m1@{vsrl\_vv\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsrl\_vv\_u16m1()}{vsrl\_vv\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vsrl\+\_\+vv\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions

{\bfseries{vsrl\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsrl.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_aac2341eebc9a68582524dee5e1361888}\label{riscv__vector_8h_aac2341eebc9a68582524dee5e1361888}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsrl\_vv\_u16m1\_m@{vsrl\_vv\_u16m1\_m}}
\index{vsrl\_vv\_u16m1\_m@{vsrl\_vv\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsrl\_vv\_u16m1\_m()}{vsrl\_vv\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vsrl\+\_\+vv\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions (带掩码)

{\bfseries{vsrl\+\_\+vv\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsrl.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_aa823909dca60d9b80d61198054785f5a}\label{riscv__vector_8h_aa823909dca60d9b80d61198054785f5a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsrl\_vv\_u32m1@{vsrl\_vv\_u32m1}}
\index{vsrl\_vv\_u32m1@{vsrl\_vv\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsrl\_vv\_u32m1()}{vsrl\_vv\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vsrl\+\_\+vv\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions

{\bfseries{vsrl\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsrl.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ad06d6b5f442a6651d4545db35298748a}\label{riscv__vector_8h_ad06d6b5f442a6651d4545db35298748a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsrl\_vv\_u32m1\_m@{vsrl\_vv\_u32m1\_m}}
\index{vsrl\_vv\_u32m1\_m@{vsrl\_vv\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsrl\_vv\_u32m1\_m()}{vsrl\_vv\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vsrl\+\_\+vv\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions (带掩码)

{\bfseries{vsrl\+\_\+vv\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsrl.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_af4551e4f19bd4624433eba2fc0348f8b}\label{riscv__vector_8h_af4551e4f19bd4624433eba2fc0348f8b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsrl\_vv\_u8m1@{vsrl\_vv\_u8m1}}
\index{vsrl\_vv\_u8m1@{vsrl\_vv\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsrl\_vv\_u8m1()}{vsrl\_vv\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vsrl\+\_\+vv\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions

{\bfseries{vsrl\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsrl.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ab246837d60788083d6a14f0e15c9d1b3}\label{riscv__vector_8h_ab246837d60788083d6a14f0e15c9d1b3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsrl\_vv\_u8m1\_m@{vsrl\_vv\_u8m1\_m}}
\index{vsrl\_vv\_u8m1\_m@{vsrl\_vv\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsrl\_vv\_u8m1\_m()}{vsrl\_vv\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vsrl\+\_\+vv\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions (带掩码)

{\bfseries{vsrl\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsrl.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a4a49fd8cbc93dc25e65338369e02a6cf}\label{riscv__vector_8h_a4a49fd8cbc93dc25e65338369e02a6cf}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsrl\_vx\_u16m1@{vsrl\_vx\_u16m1}}
\index{vsrl\_vx\_u16m1@{vsrl\_vx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsrl\_vx\_u16m1()}{vsrl\_vx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vsrl\+\_\+vx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions

{\bfseries{vsrl\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsrl.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a76d83277a4f2935ace2d10c8d81a14aa}\label{riscv__vector_8h_a76d83277a4f2935ace2d10c8d81a14aa}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsrl\_vx\_u16m1\_m@{vsrl\_vx\_u16m1\_m}}
\index{vsrl\_vx\_u16m1\_m@{vsrl\_vx\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsrl\_vx\_u16m1\_m()}{vsrl\_vx\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vsrl\+\_\+vx\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions (带掩码)

{\bfseries{vsrl\+\_\+vx\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsrl.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_ad0e2962c74c1be1429b350f98ad03930}\label{riscv__vector_8h_ad0e2962c74c1be1429b350f98ad03930}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsrl\_vx\_u32m1@{vsrl\_vx\_u32m1}}
\index{vsrl\_vx\_u32m1@{vsrl\_vx\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsrl\_vx\_u32m1()}{vsrl\_vx\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vsrl\+\_\+vx\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions

{\bfseries{vsrl\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsrl.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_afee65e5cca4361d6dfc48ee97b746cd7}\label{riscv__vector_8h_afee65e5cca4361d6dfc48ee97b746cd7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsrl\_vx\_u32m1\_m@{vsrl\_vx\_u32m1\_m}}
\index{vsrl\_vx\_u32m1\_m@{vsrl\_vx\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsrl\_vx\_u32m1\_m()}{vsrl\_vx\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vsrl\+\_\+vx\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions (带掩码)

{\bfseries{vsrl\+\_\+vx\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsrl.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a0ada024265521938a6a96ac8ad85f1e2}\label{riscv__vector_8h_a0ada024265521938a6a96ac8ad85f1e2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsrl\_vx\_u8m1@{vsrl\_vx\_u8m1}}
\index{vsrl\_vx\_u8m1@{vsrl\_vx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsrl\_vx\_u8m1()}{vsrl\_vx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vsrl\+\_\+vx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions

{\bfseries{vsrl\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsrl.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ae6340ddac10eb7d124c83dda0c40121e}\label{riscv__vector_8h_ae6340ddac10eb7d124c83dda0c40121e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsrl\_vx\_u8m1\_m@{vsrl\_vx\_u8m1\_m}}
\index{vsrl\_vx\_u8m1\_m@{vsrl\_vx\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsrl\_vx\_u8m1\_m()}{vsrl\_vx\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vsrl\+\_\+vx\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Bit Shift Instructions (带掩码)

{\bfseries{vsrl\+\_\+vx\+\_\+u8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsrl.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_ad32cacafe61d11b46541291ac5e9e476}\label{riscv__vector_8h_ad32cacafe61d11b46541291ac5e9e476}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsse\_v\_f32m1@{vsse\_v\_f32m1}}
\index{vsse\_v\_f32m1@{vsse\_v\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsse\_v\_f32m1()}{vsse\_v\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsse\+\_\+v\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{float32\+\_\+t $\ast$}]{base,  }\item[{const int32\+\_\+t}]{stride,  }\item[{vfloat32m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} strided loads and stores

{\bfseries{vsse\+\_\+v\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: float32\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 op3\+: vfloat32m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: float32\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 op3\+: vfloat32m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: float32\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 op3\+: vfloat32m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: float32\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 op3\+: vfloat32m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsse.\+v vs3, (rs1), rs2 \mbox{\Hypertarget{riscv__vector_8h_a1a93dc47d01b65897bb9cfaec669231e}\label{riscv__vector_8h_a1a93dc47d01b65897bb9cfaec669231e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsse\_v\_f32m1\_m@{vsse\_v\_f32m1\_m}}
\index{vsse\_v\_f32m1\_m@{vsse\_v\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsse\_v\_f32m1\_m()}{vsse\_v\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsse\+\_\+v\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{float32\+\_\+t $\ast$}]{base,  }\item[{const int32\+\_\+t}]{stride,  }\item[{vfloat32m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} strided loads and stores(带掩码)

{\bfseries{vsse\+\_\+v\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: float32\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 op4\+: vfloat32m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: float32\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 op4\+: vfloat32m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: float32\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 op4\+: vfloat32m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: float32\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 op4\+: vfloat32m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsse.\+v vs3, (rs1), rs2, vm \mbox{\Hypertarget{riscv__vector_8h_a814b60754f6d0e9c9f8ca581125b82b6}\label{riscv__vector_8h_a814b60754f6d0e9c9f8ca581125b82b6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsse\_v\_i16m1@{vsse\_v\_i16m1}}
\index{vsse\_v\_i16m1@{vsse\_v\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsse\_v\_i16m1()}{vsse\_v\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsse\+\_\+v\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{int16\+\_\+t $\ast$}]{base,  }\item[{const int32\+\_\+t}]{stride,  }\item[{vint16m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} strided loads and stores

{\bfseries{vsse\+\_\+v\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: int16\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 op3\+: vint16m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: int16\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 op3\+: vint16m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: int16\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 op3\+: vint16m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: int16\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 op3\+: vint16m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsse.\+v vs3, (rs1), rs2 \mbox{\Hypertarget{riscv__vector_8h_a537065660a36c622088e78a2afd636af}\label{riscv__vector_8h_a537065660a36c622088e78a2afd636af}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsse\_v\_i16m1\_m@{vsse\_v\_i16m1\_m}}
\index{vsse\_v\_i16m1\_m@{vsse\_v\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsse\_v\_i16m1\_m()}{vsse\_v\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsse\+\_\+v\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{int16\+\_\+t $\ast$}]{base,  }\item[{const int32\+\_\+t}]{stride,  }\item[{vint16m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} strided loads and stores(带掩码)

{\bfseries{vsse\+\_\+v\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: int16\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 op4\+: vint16m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: int16\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 op4\+: vint16m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: int16\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 op4\+: vint16m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: int16\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 op4\+: vint16m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsse.\+v vs3, (rs1), rs2, vm \mbox{\Hypertarget{riscv__vector_8h_aabaaf74ad022d5311f9c6b93ad17a2ab}\label{riscv__vector_8h_aabaaf74ad022d5311f9c6b93ad17a2ab}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsse\_v\_i32m1@{vsse\_v\_i32m1}}
\index{vsse\_v\_i32m1@{vsse\_v\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsse\_v\_i32m1()}{vsse\_v\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsse\+\_\+v\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{int32\+\_\+t $\ast$}]{base,  }\item[{const int32\+\_\+t}]{stride,  }\item[{vint32m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} strided loads and stores

{\bfseries{vsse\+\_\+v\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: int32\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 op3\+: vint32m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: int32\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 op3\+: vint32m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: int32\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 op3\+: vint32m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: int32\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 op3\+: vint32m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsse.\+v vs3, (rs1), rs2 \mbox{\Hypertarget{riscv__vector_8h_a4f9c3c900b7a825a2d2de5d644be6622}\label{riscv__vector_8h_a4f9c3c900b7a825a2d2de5d644be6622}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsse\_v\_i32m1\_m@{vsse\_v\_i32m1\_m}}
\index{vsse\_v\_i32m1\_m@{vsse\_v\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsse\_v\_i32m1\_m()}{vsse\_v\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsse\+\_\+v\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{int32\+\_\+t $\ast$}]{base,  }\item[{const int32\+\_\+t}]{stride,  }\item[{vint32m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} strided loads and stores(带掩码)

{\bfseries{vsse\+\_\+v\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: int32\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 op4\+: vint32m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: int32\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 op4\+: vint32m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: int32\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 op4\+: vint32m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: int32\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 op4\+: vint32m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsse.\+v vs3, (rs1), rs2, vm \mbox{\Hypertarget{riscv__vector_8h_ae805fa127802555f860490c66d04b5e7}\label{riscv__vector_8h_ae805fa127802555f860490c66d04b5e7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsse\_v\_i8m1@{vsse\_v\_i8m1}}
\index{vsse\_v\_i8m1@{vsse\_v\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsse\_v\_i8m1()}{vsse\_v\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsse\+\_\+v\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{int8\+\_\+t $\ast$}]{base,  }\item[{const int32\+\_\+t}]{stride,  }\item[{vint8m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} strided loads and stores

{\bfseries{vsse\+\_\+v\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: int8\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 op3\+: vint8m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: int8\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 op3\+: vint8m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: int8\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 op3\+: vint8m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: int8\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 op3\+: vint8m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsse.\+v vs3, (rs1), rs2 \mbox{\Hypertarget{riscv__vector_8h_ae79397f96b5a6d07e6a785ef1f07ecf9}\label{riscv__vector_8h_ae79397f96b5a6d07e6a785ef1f07ecf9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsse\_v\_i8m1\_m@{vsse\_v\_i8m1\_m}}
\index{vsse\_v\_i8m1\_m@{vsse\_v\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsse\_v\_i8m1\_m()}{vsse\_v\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsse\+\_\+v\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{int8\+\_\+t $\ast$}]{base,  }\item[{const int32\+\_\+t}]{stride,  }\item[{vint8m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} strided loads and stores(带掩码)

{\bfseries{vsse\+\_\+v\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: int8\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 op4\+: vint8m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: int8\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 op4\+: vint8m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: int8\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 op4\+: vint8m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: int8\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 op4\+: vint8m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsse.\+v vs3, (rs1), rs2, vm \mbox{\Hypertarget{riscv__vector_8h_a95f405f09dcd1d9b1b1e5b4e6e1bd7da}\label{riscv__vector_8h_a95f405f09dcd1d9b1b1e5b4e6e1bd7da}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsse\_v\_u16m1@{vsse\_v\_u16m1}}
\index{vsse\_v\_u16m1@{vsse\_v\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsse\_v\_u16m1()}{vsse\_v\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsse\+\_\+v\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{uint16\+\_\+t $\ast$}]{base,  }\item[{const int32\+\_\+t}]{stride,  }\item[{vuint16m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} strided loads and stores

{\bfseries{vsse\+\_\+v\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: uint16\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 op3\+: vuint16m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: uint16\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 op3\+: vuint16m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: uint16\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 op3\+: vuint16m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: uint16\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 op3\+: vuint16m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsse.\+v vs3, (rs1), rs2 \mbox{\Hypertarget{riscv__vector_8h_a79cff6c8b8527098e62f9f7c362f90d9}\label{riscv__vector_8h_a79cff6c8b8527098e62f9f7c362f90d9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsse\_v\_u16m1\_m@{vsse\_v\_u16m1\_m}}
\index{vsse\_v\_u16m1\_m@{vsse\_v\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsse\_v\_u16m1\_m()}{vsse\_v\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsse\+\_\+v\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{uint16\+\_\+t $\ast$}]{base,  }\item[{const int32\+\_\+t}]{stride,  }\item[{vuint16m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} strided loads and stores(带掩码)

{\bfseries{vsse\+\_\+v\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: uint16\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 op4\+: vuint16m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: uint16\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 op4\+: vuint16m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: uint16\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 op4\+: vuint16m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: uint16\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 op4\+: vuint16m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsse.\+v vs3, (rs1), rs2, vm \mbox{\Hypertarget{riscv__vector_8h_a6ef0a95be002f12aae08425db43ac235}\label{riscv__vector_8h_a6ef0a95be002f12aae08425db43ac235}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsse\_v\_u32m1@{vsse\_v\_u32m1}}
\index{vsse\_v\_u32m1@{vsse\_v\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsse\_v\_u32m1()}{vsse\_v\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsse\+\_\+v\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{uint32\+\_\+t $\ast$}]{base,  }\item[{const int32\+\_\+t}]{stride,  }\item[{vuint32m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} strided loads and stores

{\bfseries{vsse\+\_\+v\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: uint32\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 op3\+: vuint32m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: uint32\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 op3\+: vuint32m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: uint32\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 op3\+: vuint32m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: uint32\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 op3\+: vuint32m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsse.\+v vs3, (rs1), rs2 \mbox{\Hypertarget{riscv__vector_8h_a66b57e8fdd18b9244bb660d2e08fe7cc}\label{riscv__vector_8h_a66b57e8fdd18b9244bb660d2e08fe7cc}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsse\_v\_u32m1\_m@{vsse\_v\_u32m1\_m}}
\index{vsse\_v\_u32m1\_m@{vsse\_v\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsse\_v\_u32m1\_m()}{vsse\_v\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsse\+\_\+v\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{uint32\+\_\+t $\ast$}]{base,  }\item[{const int32\+\_\+t}]{stride,  }\item[{vuint32m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} strided loads and stores(带掩码)

{\bfseries{vsse\+\_\+v\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: uint32\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 op4\+: vuint32m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: uint32\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 op4\+: vuint32m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: uint32\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 op4\+: vuint32m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: uint32\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 op4\+: vuint32m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsse.\+v vs3, (rs1), rs2, vm \mbox{\Hypertarget{riscv__vector_8h_a55912a525c015c871953b4556234ad5c}\label{riscv__vector_8h_a55912a525c015c871953b4556234ad5c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsse\_v\_u8m1@{vsse\_v\_u8m1}}
\index{vsse\_v\_u8m1@{vsse\_v\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsse\_v\_u8m1()}{vsse\_v\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsse\+\_\+v\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{uint8\+\_\+t $\ast$}]{base,  }\item[{const int32\+\_\+t}]{stride,  }\item[{vuint8m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} strided loads and stores

{\bfseries{vsse\+\_\+v\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: uint8\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 op3\+: vuint8m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: uint8\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 op3\+: vuint8m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: uint8\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 op3\+: vuint8m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: uint8\+\_\+t$\ast$ ~\newline
 op2\+: const int32\+\_\+t ~\newline
 op3\+: vuint8m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsse.\+v vs3, (rs1), rs2 \mbox{\Hypertarget{riscv__vector_8h_a32c639b425d9cf87d43a2f0d8323559e}\label{riscv__vector_8h_a32c639b425d9cf87d43a2f0d8323559e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsse\_v\_u8m1\_m@{vsse\_v\_u8m1\_m}}
\index{vsse\_v\_u8m1\_m@{vsse\_v\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsse\_v\_u8m1\_m()}{vsse\_v\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsse\+\_\+v\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{uint8\+\_\+t $\ast$}]{base,  }\item[{const int32\+\_\+t}]{stride,  }\item[{vuint8m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} strided loads and stores(带掩码)

{\bfseries{vsse\+\_\+v\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: uint8\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 op4\+: vuint8m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: uint8\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 op4\+: vuint8m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: uint8\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 op4\+: vuint8m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: uint8\+\_\+t$\ast$ ~\newline
 op3\+: const int32\+\_\+t ~\newline
 op4\+: vuint8m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsse.\+v vs3, (rs1), rs2, vm \mbox{\Hypertarget{riscv__vector_8h_ae65c0a530cb7329dc705fb4dc7a82dd9}\label{riscv__vector_8h_ae65c0a530cb7329dc705fb4dc7a82dd9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssra\_vv\_i16m1@{vssra\_vv\_i16m1}}
\index{vssra\_vv\_i16m1@{vssra\_vv\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssra\_vv\_i16m1()}{vssra\_vv\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vssra\+\_\+vv\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Scaling Shift Instructions

{\bfseries{vssra\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssra.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ad5e411c876fb2fc733cd476a403f803b}\label{riscv__vector_8h_ad5e411c876fb2fc733cd476a403f803b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssra\_vv\_i16m1\_m@{vssra\_vv\_i16m1\_m}}
\index{vssra\_vv\_i16m1\_m@{vssra\_vv\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssra\_vv\_i16m1\_m()}{vssra\_vv\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vssra\+\_\+vv\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Scaling Shift Instructions (带掩码)

{\bfseries{vssra\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssra.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_afbabc314b901f28e1db5203b12544cb6}\label{riscv__vector_8h_afbabc314b901f28e1db5203b12544cb6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssra\_vv\_i32m1@{vssra\_vv\_i32m1}}
\index{vssra\_vv\_i32m1@{vssra\_vv\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssra\_vv\_i32m1()}{vssra\_vv\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vssra\+\_\+vv\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Scaling Shift Instructions

{\bfseries{vssra\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssra.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a4fff38b96e330c1555ca1b546bda6c0f}\label{riscv__vector_8h_a4fff38b96e330c1555ca1b546bda6c0f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssra\_vv\_i32m1\_m@{vssra\_vv\_i32m1\_m}}
\index{vssra\_vv\_i32m1\_m@{vssra\_vv\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssra\_vv\_i32m1\_m()}{vssra\_vv\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vssra\+\_\+vv\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Scaling Shift Instructions (带掩码)

{\bfseries{vssra\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssra.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a5173d531977a905cff47d4aa028e65a6}\label{riscv__vector_8h_a5173d531977a905cff47d4aa028e65a6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssra\_vv\_i8m1@{vssra\_vv\_i8m1}}
\index{vssra\_vv\_i8m1@{vssra\_vv\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssra\_vv\_i8m1()}{vssra\_vv\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vssra\+\_\+vv\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Scaling Shift Instructions

{\bfseries{vssra\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssra.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ad19d34a1fcfb20b068de80b4b0c5244e}\label{riscv__vector_8h_ad19d34a1fcfb20b068de80b4b0c5244e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssra\_vv\_i8m1\_m@{vssra\_vv\_i8m1\_m}}
\index{vssra\_vv\_i8m1\_m@{vssra\_vv\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssra\_vv\_i8m1\_m()}{vssra\_vv\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vssra\+\_\+vv\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Scaling Shift Instructions (带掩码)

{\bfseries{vssra\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssra.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a557e66b07a35b2152c058cf7c8d42acf}\label{riscv__vector_8h_a557e66b07a35b2152c058cf7c8d42acf}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssra\_vx\_i16m1@{vssra\_vx\_i16m1}}
\index{vssra\_vx\_i16m1@{vssra\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssra\_vx\_i16m1()}{vssra\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vssra\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Scaling Shift Instructions

{\bfseries{vssra\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssra.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ade4d1fa1de251aa492e9fd34067ba548}\label{riscv__vector_8h_ade4d1fa1de251aa492e9fd34067ba548}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssra\_vx\_i16m1\_m@{vssra\_vx\_i16m1\_m}}
\index{vssra\_vx\_i16m1\_m@{vssra\_vx\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssra\_vx\_i16m1\_m()}{vssra\_vx\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vssra\+\_\+vx\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Scaling Shift Instructions (带掩码)

{\bfseries{vssra\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssra.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a2adbeaed824c6f6570ff171abab48149}\label{riscv__vector_8h_a2adbeaed824c6f6570ff171abab48149}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssra\_vx\_i32m1@{vssra\_vx\_i32m1}}
\index{vssra\_vx\_i32m1@{vssra\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssra\_vx\_i32m1()}{vssra\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vssra\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Scaling Shift Instructions

{\bfseries{vssra\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssra.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_aedcfefd2ffc958ebe2c55f78f35e116f}\label{riscv__vector_8h_aedcfefd2ffc958ebe2c55f78f35e116f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssra\_vx\_i32m1\_m@{vssra\_vx\_i32m1\_m}}
\index{vssra\_vx\_i32m1\_m@{vssra\_vx\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssra\_vx\_i32m1\_m()}{vssra\_vx\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vssra\+\_\+vx\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Scaling Shift Instructions (带掩码)

{\bfseries{vssra\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssra.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a091920c5c07a2c026eb7d6bc109eae25}\label{riscv__vector_8h_a091920c5c07a2c026eb7d6bc109eae25}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssra\_vx\_i8m1@{vssra\_vx\_i8m1}}
\index{vssra\_vx\_i8m1@{vssra\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssra\_vx\_i8m1()}{vssra\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vssra\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Scaling Shift Instructions

{\bfseries{vssra\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssra.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_af3bda2e84751642dc226bf8d1dc853d0}\label{riscv__vector_8h_af3bda2e84751642dc226bf8d1dc853d0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssra\_vx\_i8m1\_m@{vssra\_vx\_i8m1\_m}}
\index{vssra\_vx\_i8m1\_m@{vssra\_vx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssra\_vx\_i8m1\_m()}{vssra\_vx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vssra\+\_\+vx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Scaling Shift Instructions (带掩码)

{\bfseries{vssra\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssra.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_af639e566ce07ff06b5bb69d64f566972}\label{riscv__vector_8h_af639e566ce07ff06b5bb69d64f566972}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssrl\_vv\_u16m1@{vssrl\_vv\_u16m1}}
\index{vssrl\_vv\_u16m1@{vssrl\_vv\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssrl\_vv\_u16m1()}{vssrl\_vv\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vssrl\+\_\+vv\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Scaling Shift Instructions

{\bfseries{vssrl\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssrl.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_aa9af25387e5d29f19426ea9e263b6992}\label{riscv__vector_8h_aa9af25387e5d29f19426ea9e263b6992}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssrl\_vv\_u16m1\_m@{vssrl\_vv\_u16m1\_m}}
\index{vssrl\_vv\_u16m1\_m@{vssrl\_vv\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssrl\_vv\_u16m1\_m()}{vssrl\_vv\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vssrl\+\_\+vv\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Scaling Shift Instructions (带掩码)

{\bfseries{vssrl\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssrl.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a807f6951ef318cf2076640a49538caf3}\label{riscv__vector_8h_a807f6951ef318cf2076640a49538caf3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssrl\_vv\_u32m1@{vssrl\_vv\_u32m1}}
\index{vssrl\_vv\_u32m1@{vssrl\_vv\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssrl\_vv\_u32m1()}{vssrl\_vv\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vssrl\+\_\+vv\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Scaling Shift Instructions

{\bfseries{vssrl\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssrl.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_aa87a73670feb63bc11e9e0f90e4031a5}\label{riscv__vector_8h_aa87a73670feb63bc11e9e0f90e4031a5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssrl\_vv\_u32m1\_m@{vssrl\_vv\_u32m1\_m}}
\index{vssrl\_vv\_u32m1\_m@{vssrl\_vv\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssrl\_vv\_u32m1\_m()}{vssrl\_vv\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vssrl\+\_\+vv\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Scaling Shift Instructions (带掩码)

{\bfseries{vssrl\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssrl.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a20ef2cdaa610a3d96194094e3a7e0130}\label{riscv__vector_8h_a20ef2cdaa610a3d96194094e3a7e0130}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssrl\_vv\_u8m1@{vssrl\_vv\_u8m1}}
\index{vssrl\_vv\_u8m1@{vssrl\_vv\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssrl\_vv\_u8m1()}{vssrl\_vv\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vssrl\+\_\+vv\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Scaling Shift Instructions

{\bfseries{vssrl\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssrl.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ab910e885b40da7a32ea007de0ca3972b}\label{riscv__vector_8h_ab910e885b40da7a32ea007de0ca3972b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssrl\_vv\_u8m1\_m@{vssrl\_vv\_u8m1\_m}}
\index{vssrl\_vv\_u8m1\_m@{vssrl\_vv\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssrl\_vv\_u8m1\_m()}{vssrl\_vv\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vssrl\+\_\+vv\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Scaling Shift Instructions (带掩码)

{\bfseries{vssrl\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssrl.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a32ac76bd2b6bc72de28f6183fcfc9273}\label{riscv__vector_8h_a32ac76bd2b6bc72de28f6183fcfc9273}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssrl\_vx\_u16m1@{vssrl\_vx\_u16m1}}
\index{vssrl\_vx\_u16m1@{vssrl\_vx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssrl\_vx\_u16m1()}{vssrl\_vx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vssrl\+\_\+vx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Scaling Shift Instructions

{\bfseries{vssrl\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssrl.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a7e684ab2526efcaa64f3c4b2fb77839e}\label{riscv__vector_8h_a7e684ab2526efcaa64f3c4b2fb77839e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssrl\_vx\_u16m1\_m@{vssrl\_vx\_u16m1\_m}}
\index{vssrl\_vx\_u16m1\_m@{vssrl\_vx\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssrl\_vx\_u16m1\_m()}{vssrl\_vx\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vssrl\+\_\+vx\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Scaling Shift Instructions (带掩码)

{\bfseries{vssrl\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssrl.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_af779afaefd5eeb63c0e47d0270e33cc3}\label{riscv__vector_8h_af779afaefd5eeb63c0e47d0270e33cc3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssrl\_vx\_u32m1@{vssrl\_vx\_u32m1}}
\index{vssrl\_vx\_u32m1@{vssrl\_vx\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssrl\_vx\_u32m1()}{vssrl\_vx\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vssrl\+\_\+vx\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Scaling Shift Instructions

{\bfseries{vssrl\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssrl.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a04fa7f4e09d9f100b763655bc80574db}\label{riscv__vector_8h_a04fa7f4e09d9f100b763655bc80574db}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssrl\_vx\_u32m1\_m@{vssrl\_vx\_u32m1\_m}}
\index{vssrl\_vx\_u32m1\_m@{vssrl\_vx\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssrl\_vx\_u32m1\_m()}{vssrl\_vx\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vssrl\+\_\+vx\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Scaling Shift Instructions (带掩码)

{\bfseries{vssrl\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssrl.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a943cdb0e86f956820d66816582243e0b}\label{riscv__vector_8h_a943cdb0e86f956820d66816582243e0b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssrl\_vx\_u8m1@{vssrl\_vx\_u8m1}}
\index{vssrl\_vx\_u8m1@{vssrl\_vx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssrl\_vx\_u8m1()}{vssrl\_vx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vssrl\+\_\+vx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Scaling Shift Instructions

{\bfseries{vssrl\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssrl.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_aa6876ea9458c069d5b989f4975d780fd}\label{riscv__vector_8h_aa6876ea9458c069d5b989f4975d780fd}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssrl\_vx\_u8m1\_m@{vssrl\_vx\_u8m1\_m}}
\index{vssrl\_vx\_u8m1\_m@{vssrl\_vx\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssrl\_vx\_u8m1\_m()}{vssrl\_vx\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vssrl\+\_\+vx\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Scaling Shift Instructions (带掩码)

{\bfseries{vssrl\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssrl.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a843ca17a6f633cb28d3beac99b120ed6}\label{riscv__vector_8h_a843ca17a6f633cb28d3beac99b120ed6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssub\_vv\_i16m1@{vssub\_vv\_i16m1}}
\index{vssub\_vv\_i16m1@{vssub\_vv\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssub\_vv\_i16m1()}{vssub\_vv\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vssub\+\_\+vv\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions

{\bfseries{vssub\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssub.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_aca869419a7ab294b0822f61225fed150}\label{riscv__vector_8h_aca869419a7ab294b0822f61225fed150}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssub\_vv\_i16m1\_m@{vssub\_vv\_i16m1\_m}}
\index{vssub\_vv\_i16m1\_m@{vssub\_vv\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssub\_vv\_i16m1\_m()}{vssub\_vv\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vssub\+\_\+vv\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions (带掩码)

{\bfseries{vssub\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssub.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ae2d48b2c02a12c238ad13acef33048ed}\label{riscv__vector_8h_ae2d48b2c02a12c238ad13acef33048ed}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssub\_vv\_i32m1@{vssub\_vv\_i32m1}}
\index{vssub\_vv\_i32m1@{vssub\_vv\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssub\_vv\_i32m1()}{vssub\_vv\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vssub\+\_\+vv\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions

{\bfseries{vssub\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssub.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_af6336304a26a4f73d40db99f35f452e7}\label{riscv__vector_8h_af6336304a26a4f73d40db99f35f452e7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssub\_vv\_i32m1\_m@{vssub\_vv\_i32m1\_m}}
\index{vssub\_vv\_i32m1\_m@{vssub\_vv\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssub\_vv\_i32m1\_m()}{vssub\_vv\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vssub\+\_\+vv\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions (带掩码)

{\bfseries{vssub\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssub.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_aa2551fc20990ed97fb778e8a7275230f}\label{riscv__vector_8h_aa2551fc20990ed97fb778e8a7275230f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssub\_vv\_i8m1@{vssub\_vv\_i8m1}}
\index{vssub\_vv\_i8m1@{vssub\_vv\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssub\_vv\_i8m1()}{vssub\_vv\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vssub\+\_\+vv\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions

{\bfseries{vssub\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssub.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a5843a1937f4f1b95aa03d34e818ae8da}\label{riscv__vector_8h_a5843a1937f4f1b95aa03d34e818ae8da}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssub\_vv\_i8m1\_m@{vssub\_vv\_i8m1\_m}}
\index{vssub\_vv\_i8m1\_m@{vssub\_vv\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssub\_vv\_i8m1\_m()}{vssub\_vv\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vssub\+\_\+vv\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions (带掩码)

{\bfseries{vssub\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssub.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a1c8c0a35291f1363c8221b24a0ab1298}\label{riscv__vector_8h_a1c8c0a35291f1363c8221b24a0ab1298}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssub\_vx\_i16m1@{vssub\_vx\_i16m1}}
\index{vssub\_vx\_i16m1@{vssub\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssub\_vx\_i16m1()}{vssub\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vssub\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions

{\bfseries{vssub\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssub.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a8697d21171047e8f8f42fb2a37974211}\label{riscv__vector_8h_a8697d21171047e8f8f42fb2a37974211}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssub\_vx\_i16m1\_m@{vssub\_vx\_i16m1\_m}}
\index{vssub\_vx\_i16m1\_m@{vssub\_vx\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssub\_vx\_i16m1\_m()}{vssub\_vx\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vssub\+\_\+vx\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions (带掩码)

{\bfseries{vssub\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssub.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a7b359b19c7c49b5de1c86d348692f848}\label{riscv__vector_8h_a7b359b19c7c49b5de1c86d348692f848}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssub\_vx\_i32m1@{vssub\_vx\_i32m1}}
\index{vssub\_vx\_i32m1@{vssub\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssub\_vx\_i32m1()}{vssub\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vssub\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions

{\bfseries{vssub\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssub.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a8f6533466674add6b01e8da9f78a1454}\label{riscv__vector_8h_a8f6533466674add6b01e8da9f78a1454}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssub\_vx\_i32m1\_m@{vssub\_vx\_i32m1\_m}}
\index{vssub\_vx\_i32m1\_m@{vssub\_vx\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssub\_vx\_i32m1\_m()}{vssub\_vx\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vssub\+\_\+vx\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions (带掩码)

{\bfseries{vssub\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssub.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_abbc2c372d8029825c76aae26b6defee7}\label{riscv__vector_8h_abbc2c372d8029825c76aae26b6defee7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssub\_vx\_i8m1@{vssub\_vx\_i8m1}}
\index{vssub\_vx\_i8m1@{vssub\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssub\_vx\_i8m1()}{vssub\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vssub\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions

{\bfseries{vssub\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssub.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a65d5cbbd967f1c43bfc1a561a7e83887}\label{riscv__vector_8h_a65d5cbbd967f1c43bfc1a561a7e83887}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssub\_vx\_i8m1\_m@{vssub\_vx\_i8m1\_m}}
\index{vssub\_vx\_i8m1\_m@{vssub\_vx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssub\_vx\_i8m1\_m()}{vssub\_vx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vssub\+\_\+vx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions (带掩码)

{\bfseries{vssub\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssub.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a50be959686cfd190abc75a87a731ac9d}\label{riscv__vector_8h_a50be959686cfd190abc75a87a731ac9d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssubu\_vv\_u16m1@{vssubu\_vv\_u16m1}}
\index{vssubu\_vv\_u16m1@{vssubu\_vv\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssubu\_vv\_u16m1()}{vssubu\_vv\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vssubu\+\_\+vv\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions

{\bfseries{vssubu\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssubu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a3a2aab6fe260b57fa4a991149a10ea85}\label{riscv__vector_8h_a3a2aab6fe260b57fa4a991149a10ea85}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssubu\_vv\_u16m1\_m@{vssubu\_vv\_u16m1\_m}}
\index{vssubu\_vv\_u16m1\_m@{vssubu\_vv\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssubu\_vv\_u16m1\_m()}{vssubu\_vv\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vssubu\+\_\+vv\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions (带掩码)

{\bfseries{vssubu\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssubu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a52b5c6120db63a4e724276dc48fab652}\label{riscv__vector_8h_a52b5c6120db63a4e724276dc48fab652}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssubu\_vv\_u32m1@{vssubu\_vv\_u32m1}}
\index{vssubu\_vv\_u32m1@{vssubu\_vv\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssubu\_vv\_u32m1()}{vssubu\_vv\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vssubu\+\_\+vv\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions

{\bfseries{vssubu\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssubu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ae98a777da31629a7cb0bba34cd8ee984}\label{riscv__vector_8h_ae98a777da31629a7cb0bba34cd8ee984}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssubu\_vv\_u32m1\_m@{vssubu\_vv\_u32m1\_m}}
\index{vssubu\_vv\_u32m1\_m@{vssubu\_vv\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssubu\_vv\_u32m1\_m()}{vssubu\_vv\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vssubu\+\_\+vv\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions (带掩码)

{\bfseries{vssubu\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssubu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a276e30909a3addd39fe7c0670f3c288b}\label{riscv__vector_8h_a276e30909a3addd39fe7c0670f3c288b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssubu\_vv\_u8m1@{vssubu\_vv\_u8m1}}
\index{vssubu\_vv\_u8m1@{vssubu\_vv\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssubu\_vv\_u8m1()}{vssubu\_vv\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vssubu\+\_\+vv\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions

{\bfseries{vssubu\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssubu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a00ab2c04e693418f07fad10f35b027e7}\label{riscv__vector_8h_a00ab2c04e693418f07fad10f35b027e7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssubu\_vv\_u8m1\_m@{vssubu\_vv\_u8m1\_m}}
\index{vssubu\_vv\_u8m1\_m@{vssubu\_vv\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssubu\_vv\_u8m1\_m()}{vssubu\_vv\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vssubu\+\_\+vv\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions (带掩码)

{\bfseries{vssubu\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssubu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a02f40ab4681df5c56b6f5bc4cef4e490}\label{riscv__vector_8h_a02f40ab4681df5c56b6f5bc4cef4e490}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssubu\_vx\_u16m1@{vssubu\_vx\_u16m1}}
\index{vssubu\_vx\_u16m1@{vssubu\_vx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssubu\_vx\_u16m1()}{vssubu\_vx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vssubu\+\_\+vx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions

{\bfseries{vssubu\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssubu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a0833792cac3ca37e8071ac268995419a}\label{riscv__vector_8h_a0833792cac3ca37e8071ac268995419a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssubu\_vx\_u16m1\_m@{vssubu\_vx\_u16m1\_m}}
\index{vssubu\_vx\_u16m1\_m@{vssubu\_vx\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssubu\_vx\_u16m1\_m()}{vssubu\_vx\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vssubu\+\_\+vx\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions (带掩码)

{\bfseries{vssubu\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssubu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_afcb9c6182909acf027902d2407071d5d}\label{riscv__vector_8h_afcb9c6182909acf027902d2407071d5d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssubu\_vx\_u32m1@{vssubu\_vx\_u32m1}}
\index{vssubu\_vx\_u32m1@{vssubu\_vx\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssubu\_vx\_u32m1()}{vssubu\_vx\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vssubu\+\_\+vx\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions

{\bfseries{vssubu\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssubu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a525dd1873c83468d4b393336f948940f}\label{riscv__vector_8h_a525dd1873c83468d4b393336f948940f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssubu\_vx\_u32m1\_m@{vssubu\_vx\_u32m1\_m}}
\index{vssubu\_vx\_u32m1\_m@{vssubu\_vx\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssubu\_vx\_u32m1\_m()}{vssubu\_vx\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vssubu\+\_\+vx\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions (带掩码)

{\bfseries{vssubu\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssubu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_ac65a85a5d3702e35bde96894206d26c1}\label{riscv__vector_8h_ac65a85a5d3702e35bde96894206d26c1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssubu\_vx\_u8m1@{vssubu\_vx\_u8m1}}
\index{vssubu\_vx\_u8m1@{vssubu\_vx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssubu\_vx\_u8m1()}{vssubu\_vx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vssubu\+\_\+vx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions

{\bfseries{vssubu\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssubu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a26a4729551f1c7a47759c2fc946243f3}\label{riscv__vector_8h_a26a4729551f1c7a47759c2fc946243f3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vssubu\_vx\_u8m1\_m@{vssubu\_vx\_u8m1\_m}}
\index{vssubu\_vx\_u8m1\_m@{vssubu\_vx\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vssubu\_vx\_u8m1\_m()}{vssubu\_vx\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vssubu\+\_\+vx\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Single-\/\+Width Saturating Add and Subtract Instructions (带掩码)

{\bfseries{vssubu\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vssubu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a67a0567f3cdef72c3828158e85feae84}\label{riscv__vector_8h_a67a0567f3cdef72c3828158e85feae84}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsub\_vv\_i16m1@{vsub\_vv\_i16m1}}
\index{vsub\_vv\_i16m1@{vsub\_vv\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsub\_vv\_i16m1()}{vsub\_vv\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vsub\+\_\+vv\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} subtract

{\bfseries{vsub\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值： vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsub.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a55bea1fdcbad83c9cf69cd9335e74e8e}\label{riscv__vector_8h_a55bea1fdcbad83c9cf69cd9335e74e8e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsub\_vv\_i16m1\_m@{vsub\_vv\_i16m1\_m}}
\index{vsub\_vv\_i16m1\_m@{vsub\_vv\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsub\_vv\_i16m1\_m()}{vsub\_vv\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vsub\+\_\+vv\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} subtract(带掩码)

{\bfseries{vsub\+\_\+vv\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值： vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsub.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a6918ca2740c84883aa0a95be08cf5ee4}\label{riscv__vector_8h_a6918ca2740c84883aa0a95be08cf5ee4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsub\_vv\_i32m1@{vsub\_vv\_i32m1}}
\index{vsub\_vv\_i32m1@{vsub\_vv\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsub\_vv\_i32m1()}{vsub\_vv\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vsub\+\_\+vv\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} subtract

{\bfseries{vsub\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值： vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsub.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a57649caf0b49ee1c7dfc5dc79756b155}\label{riscv__vector_8h_a57649caf0b49ee1c7dfc5dc79756b155}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsub\_vv\_i32m1\_m@{vsub\_vv\_i32m1\_m}}
\index{vsub\_vv\_i32m1\_m@{vsub\_vv\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsub\_vv\_i32m1\_m()}{vsub\_vv\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vsub\+\_\+vv\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} subtract(带掩码)

{\bfseries{vsub\+\_\+vv\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值： vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsub.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ab95d0b72fb4cda78184a0d7352ee6723}\label{riscv__vector_8h_ab95d0b72fb4cda78184a0d7352ee6723}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsub\_vv\_i8m1@{vsub\_vv\_i8m1}}
\index{vsub\_vv\_i8m1@{vsub\_vv\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsub\_vv\_i8m1()}{vsub\_vv\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vsub\+\_\+vv\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} subtract

{\bfseries{vsub\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值： vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值： vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值： vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值： vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsub.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ae395afa1f4046178a3d51a10b74c8f99}\label{riscv__vector_8h_ae395afa1f4046178a3d51a10b74c8f99}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsub\_vv\_i8m1\_m@{vsub\_vv\_i8m1\_m}}
\index{vsub\_vv\_i8m1\_m@{vsub\_vv\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsub\_vv\_i8m1\_m()}{vsub\_vv\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vsub\+\_\+vv\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} subtract(带掩码)

{\bfseries{vsub\+\_\+vv\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值： vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值： vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值： vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值： vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsub.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a75cf143cbc443ff955d68a0c0bafa9b1}\label{riscv__vector_8h_a75cf143cbc443ff955d68a0c0bafa9b1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsub\_vv\_u16m1@{vsub\_vv\_u16m1}}
\index{vsub\_vv\_u16m1@{vsub\_vv\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsub\_vv\_u16m1()}{vsub\_vv\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vsub\+\_\+vv\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} subtract

{\bfseries{vsub\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值： vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsub.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a34faeeb9cebee5ebf3a528028b02688d}\label{riscv__vector_8h_a34faeeb9cebee5ebf3a528028b02688d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsub\_vv\_u16m1\_m@{vsub\_vv\_u16m1\_m}}
\index{vsub\_vv\_u16m1\_m@{vsub\_vv\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsub\_vv\_u16m1\_m()}{vsub\_vv\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vsub\+\_\+vv\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} subtract(带掩码)

{\bfseries{vsub\+\_\+vv\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值： vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsub.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_abe90006664d06fcd62585f9bf38d736e}\label{riscv__vector_8h_abe90006664d06fcd62585f9bf38d736e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsub\_vv\_u32m1@{vsub\_vv\_u32m1}}
\index{vsub\_vv\_u32m1@{vsub\_vv\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsub\_vv\_u32m1()}{vsub\_vv\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vsub\+\_\+vv\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} subtract

{\bfseries{vsub\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值： vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsub.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a8bffe37921fb3b41bdb143bbb95de531}\label{riscv__vector_8h_a8bffe37921fb3b41bdb143bbb95de531}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsub\_vv\_u32m1\_m@{vsub\_vv\_u32m1\_m}}
\index{vsub\_vv\_u32m1\_m@{vsub\_vv\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsub\_vv\_u32m1\_m()}{vsub\_vv\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vsub\+\_\+vv\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} subtract(带掩码)

{\bfseries{vsub\+\_\+vv\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值： vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsub.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a7c0071220fe8350673a0fa1c4339c6bb}\label{riscv__vector_8h_a7c0071220fe8350673a0fa1c4339c6bb}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsub\_vv\_u8m1@{vsub\_vv\_u8m1}}
\index{vsub\_vv\_u8m1@{vsub\_vv\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsub\_vv\_u8m1()}{vsub\_vv\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vsub\+\_\+vv\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} subtract

{\bfseries{vsub\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值： vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值： vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值： vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值： vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsub.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a316abd031b15547b7232561547418147}\label{riscv__vector_8h_a316abd031b15547b7232561547418147}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsub\_vv\_u8m1\_m@{vsub\_vv\_u8m1\_m}}
\index{vsub\_vv\_u8m1\_m@{vsub\_vv\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsub\_vv\_u8m1\_m()}{vsub\_vv\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vsub\+\_\+vv\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} subtract(带掩码)

{\bfseries{vsub\+\_\+vv\+\_\+u8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值： vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值： vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值： vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值： vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsub.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a20b260d7482363b75b0670f4a988448a}\label{riscv__vector_8h_a20b260d7482363b75b0670f4a988448a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsub\_vx\_i16m1@{vsub\_vx\_i16m1}}
\index{vsub\_vx\_i16m1@{vsub\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsub\_vx\_i16m1()}{vsub\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vsub\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} subtract

{\bfseries{vsub\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsub.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a0d2c00f8572e239fa13a67a0169973b6}\label{riscv__vector_8h_a0d2c00f8572e239fa13a67a0169973b6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsub\_vx\_i16m1\_m@{vsub\_vx\_i16m1\_m}}
\index{vsub\_vx\_i16m1\_m@{vsub\_vx\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsub\_vx\_i16m1\_m()}{vsub\_vx\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vsub\+\_\+vx\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} subtract(带掩码)

{\bfseries{vsub\+\_\+vx\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsub.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a61044319f6fa8961ad627b339d5f65c7}\label{riscv__vector_8h_a61044319f6fa8961ad627b339d5f65c7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsub\_vx\_i32m1@{vsub\_vx\_i32m1}}
\index{vsub\_vx\_i32m1@{vsub\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsub\_vx\_i32m1()}{vsub\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vsub\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} subtract

{\bfseries{vsub\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsub.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a7849ffaf8754c86548019140b06be093}\label{riscv__vector_8h_a7849ffaf8754c86548019140b06be093}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsub\_vx\_i32m1\_m@{vsub\_vx\_i32m1\_m}}
\index{vsub\_vx\_i32m1\_m@{vsub\_vx\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsub\_vx\_i32m1\_m()}{vsub\_vx\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vsub\+\_\+vx\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} subtract(带掩码)

{\bfseries{vsub\+\_\+vx\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsub.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a9f39d2a90d5f8cc97fee2a851a734030}\label{riscv__vector_8h_a9f39d2a90d5f8cc97fee2a851a734030}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsub\_vx\_i8m1@{vsub\_vx\_i8m1}}
\index{vsub\_vx\_i8m1@{vsub\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsub\_vx\_i8m1()}{vsub\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vsub\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} subtract

{\bfseries{vsub\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsub.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a1932172f2c6c2d79648c12b179884f3a}\label{riscv__vector_8h_a1932172f2c6c2d79648c12b179884f3a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsub\_vx\_i8m1\_m@{vsub\_vx\_i8m1\_m}}
\index{vsub\_vx\_i8m1\_m@{vsub\_vx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsub\_vx\_i8m1\_m()}{vsub\_vx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vsub\+\_\+vx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} subtract(带掩码)

{\bfseries{vsub\+\_\+vx\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsub.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a8b7312288ae2a6cb5606064dd7c39723}\label{riscv__vector_8h_a8b7312288ae2a6cb5606064dd7c39723}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsub\_vx\_u16m1@{vsub\_vx\_u16m1}}
\index{vsub\_vx\_u16m1@{vsub\_vx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsub\_vx\_u16m1()}{vsub\_vx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vsub\+\_\+vx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} subtract

{\bfseries{vsub\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsub.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a408a6d1a4af1d3c995e0485ba4fae633}\label{riscv__vector_8h_a408a6d1a4af1d3c995e0485ba4fae633}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsub\_vx\_u16m1\_m@{vsub\_vx\_u16m1\_m}}
\index{vsub\_vx\_u16m1\_m@{vsub\_vx\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsub\_vx\_u16m1\_m()}{vsub\_vx\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vsub\+\_\+vx\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} subtract(带掩码)

{\bfseries{vsub\+\_\+vx\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsub.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a285c3ffa55995e8c3f3b5ba0396d07d9}\label{riscv__vector_8h_a285c3ffa55995e8c3f3b5ba0396d07d9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsub\_vx\_u32m1@{vsub\_vx\_u32m1}}
\index{vsub\_vx\_u32m1@{vsub\_vx\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsub\_vx\_u32m1()}{vsub\_vx\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vsub\+\_\+vx\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} subtract

{\bfseries{vsub\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值： vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsub.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ae78fa13d076d016240d9fd3bc1a4068b}\label{riscv__vector_8h_ae78fa13d076d016240d9fd3bc1a4068b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsub\_vx\_u32m1\_m@{vsub\_vx\_u32m1\_m}}
\index{vsub\_vx\_u32m1\_m@{vsub\_vx\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsub\_vx\_u32m1\_m()}{vsub\_vx\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vsub\+\_\+vx\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} subtract(带掩码)

{\bfseries{vsub\+\_\+vx\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值： vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsub.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a5c1600c213fef5b3ee1dac937efaf9e1}\label{riscv__vector_8h_a5c1600c213fef5b3ee1dac937efaf9e1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsub\_vx\_u8m1@{vsub\_vx\_u8m1}}
\index{vsub\_vx\_u8m1@{vsub\_vx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsub\_vx\_u8m1()}{vsub\_vx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vsub\+\_\+vx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} subtract

{\bfseries{vsub\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsub.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a71f7b74ec7e5102eaa159898c96c8291}\label{riscv__vector_8h_a71f7b74ec7e5102eaa159898c96c8291}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsub\_vx\_u8m1\_m@{vsub\_vx\_u8m1\_m}}
\index{vsub\_vx\_u8m1\_m@{vsub\_vx\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsub\_vx\_u8m1\_m()}{vsub\_vx\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vsub\+\_\+vx\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Integer}} subtract(带掩码)

{\bfseries{vsub\+\_\+vx\+\_\+u8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vsub.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a03ad4a2ee8ac1dd0364a30a0869b55b6}\label{riscv__vector_8h_a03ad4a2ee8ac1dd0364a30a0869b55b6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsuxe\_v\_f32m1@{vsuxe\_v\_f32m1}}
\index{vsuxe\_v\_f32m1@{vsuxe\_v\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsuxe\_v\_f32m1()}{vsuxe\_v\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsuxe\+\_\+v\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{float32\+\_\+t $\ast$}]{base,  }\item[{vuint32m1\+\_\+t}]{index,  }\item[{vfloat32m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} unordered-\/indexed store instructions

{\bfseries{vsuxe\+\_\+v\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: float32\+\_\+t$\ast$ ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 op3\+: vfloat32m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: float32\+\_\+t$\ast$ ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 op3\+: vfloat32m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: float32\+\_\+t$\ast$ ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 op3\+: vfloat32m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: float32\+\_\+t$\ast$ ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 op3\+: vfloat32m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsuxe.\+v vs3, (rs1), vs2 \mbox{\Hypertarget{riscv__vector_8h_ab7081a2ce23e5d7522c38652162ab513}\label{riscv__vector_8h_ab7081a2ce23e5d7522c38652162ab513}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsuxe\_v\_f32m1\_m@{vsuxe\_v\_f32m1\_m}}
\index{vsuxe\_v\_f32m1\_m@{vsuxe\_v\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsuxe\_v\_f32m1\_m()}{vsuxe\_v\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsuxe\+\_\+v\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{float32\+\_\+t $\ast$}]{base,  }\item[{vuint32m1\+\_\+t}]{index,  }\item[{vfloat32m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} unordered-\/indexed store instructions(带掩码)

{\bfseries{vsuxe\+\_\+v\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: float32\+\_\+t$\ast$ ~\newline
 op3\+: vuint32m1\+\_\+t ~\newline
 op4\+: vfloat32m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: float32\+\_\+t$\ast$ ~\newline
 op3\+: vuint32m2\+\_\+t ~\newline
 op4\+: vfloat32m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: float32\+\_\+t$\ast$ ~\newline
 op3\+: vuint32m4\+\_\+t ~\newline
 op4\+: vfloat32m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: float32\+\_\+t$\ast$ ~\newline
 op3\+: vuint32m8\+\_\+t ~\newline
 op4\+: vfloat32m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsuxe.\+v vs3, (rs1), vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a537f1b8e3bc0d8df5c7ea5c8beceb773}\label{riscv__vector_8h_a537f1b8e3bc0d8df5c7ea5c8beceb773}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsuxe\_v\_i16m1@{vsuxe\_v\_i16m1}}
\index{vsuxe\_v\_i16m1@{vsuxe\_v\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsuxe\_v\_i16m1()}{vsuxe\_v\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsuxe\+\_\+v\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{int16\+\_\+t $\ast$}]{base,  }\item[{vuint16m1\+\_\+t}]{index,  }\item[{vint16m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} unordered-\/indexed store instructions

{\bfseries{vsuxe\+\_\+v\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: int16\+\_\+t$\ast$ ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 op3\+: vint16m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: int16\+\_\+t$\ast$ ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 op3\+: vint16m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: int16\+\_\+t$\ast$ ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 op3\+: vint16m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: int16\+\_\+t$\ast$ ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 op3\+: vint16m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsuxe.\+v vs3, (rs1), vs2 \mbox{\Hypertarget{riscv__vector_8h_adc670cb6936d78c23de3b77fdae3b75e}\label{riscv__vector_8h_adc670cb6936d78c23de3b77fdae3b75e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsuxe\_v\_i16m1\_m@{vsuxe\_v\_i16m1\_m}}
\index{vsuxe\_v\_i16m1\_m@{vsuxe\_v\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsuxe\_v\_i16m1\_m()}{vsuxe\_v\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsuxe\+\_\+v\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{int16\+\_\+t $\ast$}]{base,  }\item[{vuint16m1\+\_\+t}]{index,  }\item[{vint16m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} unordered-\/indexed store instructions(带掩码)

{\bfseries{vsuxe\+\_\+v\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: int16\+\_\+t$\ast$ ~\newline
 op3\+: vuint16m1\+\_\+t ~\newline
 op4\+: vint16m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: int16\+\_\+t$\ast$ ~\newline
 op3\+: vuint16m2\+\_\+t ~\newline
 op4\+: vint16m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: int16\+\_\+t$\ast$ ~\newline
 op3\+: vuint16m4\+\_\+t ~\newline
 op4\+: vint16m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: int16\+\_\+t$\ast$ ~\newline
 op3\+: vuint16m8\+\_\+t ~\newline
 op4\+: vint16m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsuxe.\+v vs3, (rs1), vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a0003a341b3a79fbf67462da592a41e05}\label{riscv__vector_8h_a0003a341b3a79fbf67462da592a41e05}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsuxe\_v\_i32m1@{vsuxe\_v\_i32m1}}
\index{vsuxe\_v\_i32m1@{vsuxe\_v\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsuxe\_v\_i32m1()}{vsuxe\_v\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsuxe\+\_\+v\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{int32\+\_\+t $\ast$}]{base,  }\item[{vuint32m1\+\_\+t}]{index,  }\item[{vint32m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} unordered-\/indexed store instructions

{\bfseries{vsuxe\+\_\+v\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: int32\+\_\+t$\ast$ ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 op3\+: vint32m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: int32\+\_\+t$\ast$ ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 op3\+: vint32m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: int32\+\_\+t$\ast$ ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 op3\+: vint32m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: int32\+\_\+t$\ast$ ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 op3\+: vint32m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsuxe.\+v vs3, (rs1), vs2 \mbox{\Hypertarget{riscv__vector_8h_aa11cf06322c04d077affef72d218e755}\label{riscv__vector_8h_aa11cf06322c04d077affef72d218e755}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsuxe\_v\_i32m1\_m@{vsuxe\_v\_i32m1\_m}}
\index{vsuxe\_v\_i32m1\_m@{vsuxe\_v\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsuxe\_v\_i32m1\_m()}{vsuxe\_v\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsuxe\+\_\+v\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{int32\+\_\+t $\ast$}]{base,  }\item[{vuint32m1\+\_\+t}]{index,  }\item[{vint32m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} unordered-\/indexed store instructions(带掩码)

{\bfseries{vsuxe\+\_\+v\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: int32\+\_\+t$\ast$ ~\newline
 op3\+: vuint32m1\+\_\+t ~\newline
 op4\+: vint32m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: int32\+\_\+t$\ast$ ~\newline
 op3\+: vuint32m2\+\_\+t ~\newline
 op4\+: vint32m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: int32\+\_\+t$\ast$ ~\newline
 op3\+: vuint32m4\+\_\+t ~\newline
 op4\+: vint32m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: int32\+\_\+t$\ast$ ~\newline
 op3\+: vuint32m8\+\_\+t ~\newline
 op4\+: vint32m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsuxe.\+v vs3, (rs1), vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a4e6972a88dbf57a53cb706746318c2f8}\label{riscv__vector_8h_a4e6972a88dbf57a53cb706746318c2f8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsuxe\_v\_i8m1@{vsuxe\_v\_i8m1}}
\index{vsuxe\_v\_i8m1@{vsuxe\_v\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsuxe\_v\_i8m1()}{vsuxe\_v\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsuxe\+\_\+v\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{int8\+\_\+t $\ast$}]{base,  }\item[{vuint8m1\+\_\+t}]{index,  }\item[{vint8m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} unordered-\/indexed store instructions

{\bfseries{vsuxe\+\_\+v\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: int8\+\_\+t$\ast$ ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 op3\+: vint8m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: int8\+\_\+t$\ast$ ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 op3\+: vint8m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: int8\+\_\+t$\ast$ ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 op3\+: vint8m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: int8\+\_\+t$\ast$ ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 op3\+: vint8m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsuxe.\+v vs3, (rs1), vs2 \mbox{\Hypertarget{riscv__vector_8h_ab264445a39809386bb289940213debff}\label{riscv__vector_8h_ab264445a39809386bb289940213debff}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsuxe\_v\_i8m1\_m@{vsuxe\_v\_i8m1\_m}}
\index{vsuxe\_v\_i8m1\_m@{vsuxe\_v\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsuxe\_v\_i8m1\_m()}{vsuxe\_v\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsuxe\+\_\+v\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{int8\+\_\+t $\ast$}]{base,  }\item[{vuint8m1\+\_\+t}]{index,  }\item[{vint8m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} unordered-\/indexed store instructions(带掩码)

{\bfseries{vsuxe\+\_\+v\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: int8\+\_\+t$\ast$ ~\newline
 op3\+: vuint8m1\+\_\+t ~\newline
 op4\+: vint8m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: int8\+\_\+t$\ast$ ~\newline
 op3\+: vuint8m2\+\_\+t ~\newline
 op4\+: vint8m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: int8\+\_\+t$\ast$ ~\newline
 op3\+: vuint8m4\+\_\+t ~\newline
 op4\+: vint8m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: int8\+\_\+t$\ast$ ~\newline
 op3\+: vuint8m8\+\_\+t ~\newline
 op4\+: vint8m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsuxe.\+v vs3, (rs1), vs2, vm \mbox{\Hypertarget{riscv__vector_8h_add52cc5aa0b292e77a739150ab0f8827}\label{riscv__vector_8h_add52cc5aa0b292e77a739150ab0f8827}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsuxe\_v\_u16m1@{vsuxe\_v\_u16m1}}
\index{vsuxe\_v\_u16m1@{vsuxe\_v\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsuxe\_v\_u16m1()}{vsuxe\_v\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsuxe\+\_\+v\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{uint16\+\_\+t $\ast$}]{base,  }\item[{vuint16m1\+\_\+t}]{index,  }\item[{vuint16m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} unordered-\/indexed store instructions

{\bfseries{vsuxe\+\_\+v\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: uint16\+\_\+t$\ast$ ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 op3\+: vuint16m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: uint16\+\_\+t$\ast$ ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 op3\+: vuint16m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: uint16\+\_\+t$\ast$ ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 op3\+: vuint16m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: uint16\+\_\+t$\ast$ ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 op3\+: vuint16m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsuxe.\+v vs3, (rs1), vs2 \mbox{\Hypertarget{riscv__vector_8h_af4228c81d3117d8ef2d73e9b83a5dec9}\label{riscv__vector_8h_af4228c81d3117d8ef2d73e9b83a5dec9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsuxe\_v\_u16m1\_m@{vsuxe\_v\_u16m1\_m}}
\index{vsuxe\_v\_u16m1\_m@{vsuxe\_v\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsuxe\_v\_u16m1\_m()}{vsuxe\_v\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsuxe\+\_\+v\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{uint16\+\_\+t $\ast$}]{base,  }\item[{vuint16m1\+\_\+t}]{index,  }\item[{vuint16m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} unordered-\/indexed store instructions(带掩码)

{\bfseries{vsuxe\+\_\+v\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: uint16\+\_\+t$\ast$ ~\newline
 op3\+: vuint16m1\+\_\+t ~\newline
 op4\+: vuint16m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: uint16\+\_\+t$\ast$ ~\newline
 op3\+: vuint16m2\+\_\+t ~\newline
 op4\+: vuint16m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: uint16\+\_\+t$\ast$ ~\newline
 op3\+: vuint16m4\+\_\+t ~\newline
 op4\+: vuint16m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: uint16\+\_\+t$\ast$ ~\newline
 op3\+: vuint16m8\+\_\+t ~\newline
 op4\+: vuint16m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsuxe.\+v vs3, (rs1), vs2, vm \mbox{\Hypertarget{riscv__vector_8h_adde76c429daea372d78df01d7e409629}\label{riscv__vector_8h_adde76c429daea372d78df01d7e409629}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsuxe\_v\_u32m1@{vsuxe\_v\_u32m1}}
\index{vsuxe\_v\_u32m1@{vsuxe\_v\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsuxe\_v\_u32m1()}{vsuxe\_v\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsuxe\+\_\+v\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{uint32\+\_\+t $\ast$}]{base,  }\item[{vuint32m1\+\_\+t}]{index,  }\item[{vuint32m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} unordered-\/indexed store instructions

{\bfseries{vsuxe\+\_\+v\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: uint32\+\_\+t$\ast$ ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 op3\+: vuint32m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: uint32\+\_\+t$\ast$ ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 op3\+: vuint32m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: uint32\+\_\+t$\ast$ ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 op3\+: vuint32m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: uint32\+\_\+t$\ast$ ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 op3\+: vuint32m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsuxe.\+v vs3, (rs1), vs2 \mbox{\Hypertarget{riscv__vector_8h_adfc95b4241d03b3e2c71a0ed8c73aafd}\label{riscv__vector_8h_adfc95b4241d03b3e2c71a0ed8c73aafd}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsuxe\_v\_u32m1\_m@{vsuxe\_v\_u32m1\_m}}
\index{vsuxe\_v\_u32m1\_m@{vsuxe\_v\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsuxe\_v\_u32m1\_m()}{vsuxe\_v\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsuxe\+\_\+v\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{uint32\+\_\+t $\ast$}]{base,  }\item[{vuint32m1\+\_\+t}]{index,  }\item[{vuint32m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} unordered-\/indexed store instructions(带掩码)

{\bfseries{vsuxe\+\_\+v\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: uint32\+\_\+t$\ast$ ~\newline
 op3\+: vuint32m1\+\_\+t ~\newline
 op4\+: vuint32m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: uint32\+\_\+t$\ast$ ~\newline
 op3\+: vuint32m2\+\_\+t ~\newline
 op4\+: vuint32m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: uint32\+\_\+t$\ast$ ~\newline
 op3\+: vuint32m4\+\_\+t ~\newline
 op4\+: vuint32m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: uint32\+\_\+t$\ast$ ~\newline
 op3\+: vuint32m8\+\_\+t ~\newline
 op4\+: vuint32m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsuxe.\+v vs3, (rs1), vs2, vm \mbox{\Hypertarget{riscv__vector_8h_aa967209404977459b4072261b5fa3147}\label{riscv__vector_8h_aa967209404977459b4072261b5fa3147}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsuxe\_v\_u8m1@{vsuxe\_v\_u8m1}}
\index{vsuxe\_v\_u8m1@{vsuxe\_v\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsuxe\_v\_u8m1()}{vsuxe\_v\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsuxe\+\_\+v\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{uint8\+\_\+t $\ast$}]{base,  }\item[{vuint8m1\+\_\+t}]{index,  }\item[{vuint8m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} unordered-\/indexed store instructions

{\bfseries{vsuxe\+\_\+v\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: uint8\+\_\+t$\ast$ ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 op3\+: vuint8m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: uint8\+\_\+t$\ast$ ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 op3\+: vuint8m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: uint8\+\_\+t$\ast$ ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 op3\+: vuint8m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: uint8\+\_\+t$\ast$ ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 op3\+: vuint8m1\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsuxe.\+v vs3, (rs1), vs2 \mbox{\Hypertarget{riscv__vector_8h_a9508db348d3cfd1574ea469ffe7f3bcd}\label{riscv__vector_8h_a9508db348d3cfd1574ea469ffe7f3bcd}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsuxe\_v\_u8m1\_m@{vsuxe\_v\_u8m1\_m}}
\index{vsuxe\_v\_u8m1\_m@{vsuxe\_v\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsuxe\_v\_u8m1\_m()}{vsuxe\_v\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsuxe\+\_\+v\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{uint8\+\_\+t $\ast$}]{base,  }\item[{vuint8m1\+\_\+t}]{index,  }\item[{vuint8m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} unordered-\/indexed store instructions(带掩码)

{\bfseries{vsuxe\+\_\+v\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: uint8\+\_\+t$\ast$ ~\newline
 op3\+: vuint8m1\+\_\+t ~\newline
 op4\+: vuint8m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: uint8\+\_\+t$\ast$ ~\newline
 op3\+: vuint8m2\+\_\+t ~\newline
 op4\+: vuint8m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: uint8\+\_\+t$\ast$ ~\newline
 op3\+: vuint8m4\+\_\+t ~\newline
 op4\+: vuint8m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: uint8\+\_\+t$\ast$ ~\newline
 op3\+: vuint8m8\+\_\+t ~\newline
 op4\+: vuint8m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsuxe.\+v vs3, (rs1), vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a2f5e4a17be30357832fadda61aed7122}\label{riscv__vector_8h_a2f5e4a17be30357832fadda61aed7122}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsxe\_v\_f32m1@{vsxe\_v\_f32m1}}
\index{vsxe\_v\_f32m1@{vsxe\_v\_f32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsxe\_v\_f32m1()}{vsxe\_v\_f32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsxe\+\_\+v\+\_\+f32m1 (\begin{DoxyParamCaption}\item[{float32\+\_\+t $\ast$}]{base,  }\item[{vuint32m1\+\_\+t}]{index,  }\item[{vfloat32m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} ordered-\/indexed store instructions

{\bfseries{vsxe\+\_\+v\+\_\+f32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: float32\+\_\+t$\ast$ ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 op3\+: vfloat32m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: float32\+\_\+t$\ast$ ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 op3\+: vfloat32m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: float32\+\_\+t$\ast$ ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 op3\+: vfloat32m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: float32\+\_\+t$\ast$ ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 op3\+: vfloat32m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsxe.\+v vs3, (rs1), vs2 \mbox{\Hypertarget{riscv__vector_8h_a7ed085649195a074de8c7d0b912dd7dd}\label{riscv__vector_8h_a7ed085649195a074de8c7d0b912dd7dd}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsxe\_v\_f32m1\_m@{vsxe\_v\_f32m1\_m}}
\index{vsxe\_v\_f32m1\_m@{vsxe\_v\_f32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsxe\_v\_f32m1\_m()}{vsxe\_v\_f32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsxe\+\_\+v\+\_\+f32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{float32\+\_\+t $\ast$}]{base,  }\item[{vuint32m1\+\_\+t}]{index,  }\item[{vfloat32m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} ordered-\/indexed store instructions(带掩码)

{\bfseries{vsxe\+\_\+v\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: float32\+\_\+t$\ast$ ~\newline
 op3\+: vuint32m1\+\_\+t ~\newline
 op4\+: vfloat32m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: float32\+\_\+t$\ast$ ~\newline
 op3\+: vuint32m2\+\_\+t ~\newline
 op4\+: vfloat32m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: float32\+\_\+t$\ast$ ~\newline
 op3\+: vuint32m4\+\_\+t ~\newline
 op4\+: vfloat32m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: float32\+\_\+t$\ast$ ~\newline
 op3\+: vuint32m8\+\_\+t ~\newline
 op4\+: vfloat32m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsxe.\+v vs3, (rs1), vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a6406706262d0509bd5ad9f94eff36c56}\label{riscv__vector_8h_a6406706262d0509bd5ad9f94eff36c56}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsxe\_v\_i16m1@{vsxe\_v\_i16m1}}
\index{vsxe\_v\_i16m1@{vsxe\_v\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsxe\_v\_i16m1()}{vsxe\_v\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsxe\+\_\+v\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{int16\+\_\+t $\ast$}]{base,  }\item[{vuint16m1\+\_\+t}]{index,  }\item[{vint16m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} ordered-\/indexed store instructions

{\bfseries{vsxe\+\_\+v\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: int16\+\_\+t$\ast$ ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 op3\+: vint16m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: int16\+\_\+t$\ast$ ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 op3\+: vint16m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: int16\+\_\+t$\ast$ ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 op3\+: vint16m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: int16\+\_\+t$\ast$ ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 op3\+: vint16m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsxe.\+v vs3, (rs1), vs2 \mbox{\Hypertarget{riscv__vector_8h_a0600b4315566521cb38fbac9e44505db}\label{riscv__vector_8h_a0600b4315566521cb38fbac9e44505db}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsxe\_v\_i16m1\_m@{vsxe\_v\_i16m1\_m}}
\index{vsxe\_v\_i16m1\_m@{vsxe\_v\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsxe\_v\_i16m1\_m()}{vsxe\_v\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsxe\+\_\+v\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{int16\+\_\+t $\ast$}]{base,  }\item[{vuint16m1\+\_\+t}]{index,  }\item[{vint16m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} ordered-\/indexed store instructions(带掩码)

{\bfseries{vsxe\+\_\+v\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: int16\+\_\+t$\ast$ ~\newline
 op3\+: vuint16m1\+\_\+t ~\newline
 op4\+: vint16m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: int16\+\_\+t$\ast$ ~\newline
 op3\+: vuint16m2\+\_\+t ~\newline
 op4\+: vint16m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: int16\+\_\+t$\ast$ ~\newline
 op3\+: vuint16m4\+\_\+t ~\newline
 op4\+: vint16m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: int16\+\_\+t$\ast$ ~\newline
 op3\+: vuint16m8\+\_\+t ~\newline
 op4\+: vint16m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsxe.\+v vs3, (rs1), vs2, vm \mbox{\Hypertarget{riscv__vector_8h_ad0113e3e1b2c128a801befc6b1f57cc5}\label{riscv__vector_8h_ad0113e3e1b2c128a801befc6b1f57cc5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsxe\_v\_i32m1@{vsxe\_v\_i32m1}}
\index{vsxe\_v\_i32m1@{vsxe\_v\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsxe\_v\_i32m1()}{vsxe\_v\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsxe\+\_\+v\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{int32\+\_\+t $\ast$}]{base,  }\item[{vuint32m1\+\_\+t}]{index,  }\item[{vint32m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} ordered-\/indexed store instructions

{\bfseries{vsxe\+\_\+v\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: int32\+\_\+t$\ast$ ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 op3\+: vint32m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: int32\+\_\+t$\ast$ ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 op3\+: vint32m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: int32\+\_\+t$\ast$ ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 op3\+: vint32m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: int32\+\_\+t$\ast$ ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 op3\+: vint32m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsxe.\+v vs3, (rs1), vs2 \mbox{\Hypertarget{riscv__vector_8h_afbe2e3fecf95580f40b6364f8d9c1ef3}\label{riscv__vector_8h_afbe2e3fecf95580f40b6364f8d9c1ef3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsxe\_v\_i32m1\_m@{vsxe\_v\_i32m1\_m}}
\index{vsxe\_v\_i32m1\_m@{vsxe\_v\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsxe\_v\_i32m1\_m()}{vsxe\_v\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsxe\+\_\+v\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{int32\+\_\+t $\ast$}]{base,  }\item[{vuint32m1\+\_\+t}]{index,  }\item[{vint32m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} ordered-\/indexed store instructions(带掩码)

{\bfseries{vsxe\+\_\+v\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: int32\+\_\+t$\ast$ ~\newline
 op3\+: vuint32m1\+\_\+t ~\newline
 op4\+: vint32m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: int32\+\_\+t$\ast$ ~\newline
 op3\+: vuint32m2\+\_\+t ~\newline
 op4\+: vint32m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: int32\+\_\+t$\ast$ ~\newline
 op3\+: vuint32m4\+\_\+t ~\newline
 op4\+: vint32m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: int32\+\_\+t$\ast$ ~\newline
 op3\+: vuint32m8\+\_\+t ~\newline
 op4\+: vint32m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsxe.\+v vs3, (rs1), vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a9eb7efa03d7d9fbaa087f5518a32c92a}\label{riscv__vector_8h_a9eb7efa03d7d9fbaa087f5518a32c92a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsxe\_v\_i8m1@{vsxe\_v\_i8m1}}
\index{vsxe\_v\_i8m1@{vsxe\_v\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsxe\_v\_i8m1()}{vsxe\_v\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsxe\+\_\+v\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{int8\+\_\+t $\ast$}]{base,  }\item[{vuint8m1\+\_\+t}]{index,  }\item[{vint8m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} ordered-\/indexed store instructions

{\bfseries{vsxe\+\_\+v\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: int8\+\_\+t$\ast$ ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 op3\+: vint8m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: int8\+\_\+t$\ast$ ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 op3\+: vint8m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: int8\+\_\+t$\ast$ ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 op3\+: vint8m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: int8\+\_\+t$\ast$ ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 op3\+: vint8m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsxe.\+v vs3, (rs1), vs2 \mbox{\Hypertarget{riscv__vector_8h_a051249209fa0889b0cd894cc124db45e}\label{riscv__vector_8h_a051249209fa0889b0cd894cc124db45e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsxe\_v\_i8m1\_m@{vsxe\_v\_i8m1\_m}}
\index{vsxe\_v\_i8m1\_m@{vsxe\_v\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsxe\_v\_i8m1\_m()}{vsxe\_v\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsxe\+\_\+v\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{int8\+\_\+t $\ast$}]{base,  }\item[{vuint8m1\+\_\+t}]{index,  }\item[{vint8m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} ordered-\/indexed store instructions(带掩码)

{\bfseries{vsxe\+\_\+v\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: int8\+\_\+t$\ast$ ~\newline
 op3\+: vuint8m1\+\_\+t ~\newline
 op4\+: vint8m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: int8\+\_\+t$\ast$ ~\newline
 op3\+: vuint8m2\+\_\+t ~\newline
 op4\+: vint8m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: int8\+\_\+t$\ast$ ~\newline
 op3\+: vuint8m4\+\_\+t ~\newline
 op4\+: vint8m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: int8\+\_\+t$\ast$ ~\newline
 op3\+: vuint8m8\+\_\+t ~\newline
 op4\+: vint8m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsxe.\+v vs3, (rs1), vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a3fd54fc808d2bb417a2b61057f059c71}\label{riscv__vector_8h_a3fd54fc808d2bb417a2b61057f059c71}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsxe\_v\_u16m1@{vsxe\_v\_u16m1}}
\index{vsxe\_v\_u16m1@{vsxe\_v\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsxe\_v\_u16m1()}{vsxe\_v\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsxe\+\_\+v\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{uint16\+\_\+t $\ast$}]{base,  }\item[{vuint16m1\+\_\+t}]{index,  }\item[{vuint16m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} ordered-\/indexed store instructions

{\bfseries{vsxe\+\_\+v\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: uint16\+\_\+t$\ast$ ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 op3\+: vuint16m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: uint16\+\_\+t$\ast$ ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 op3\+: vuint16m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: uint16\+\_\+t$\ast$ ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 op3\+: vuint16m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: uint16\+\_\+t$\ast$ ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 op3\+: vuint16m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsxe.\+v vs3, (rs1), vs2 \mbox{\Hypertarget{riscv__vector_8h_a68168af774d304c6f529e891511da51b}\label{riscv__vector_8h_a68168af774d304c6f529e891511da51b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsxe\_v\_u16m1\_m@{vsxe\_v\_u16m1\_m}}
\index{vsxe\_v\_u16m1\_m@{vsxe\_v\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsxe\_v\_u16m1\_m()}{vsxe\_v\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsxe\+\_\+v\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{uint16\+\_\+t $\ast$}]{base,  }\item[{vuint16m1\+\_\+t}]{index,  }\item[{vuint16m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} ordered-\/indexed store instructions(带掩码)

{\bfseries{vsxe\+\_\+v\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: uint16\+\_\+t$\ast$ ~\newline
 op3\+: vuint16m1\+\_\+t ~\newline
 op4\+: vuint16m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: uint16\+\_\+t$\ast$ ~\newline
 op3\+: vuint16m2\+\_\+t ~\newline
 op4\+: vuint16m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: uint16\+\_\+t$\ast$ ~\newline
 op3\+: vuint16m4\+\_\+t ~\newline
 op4\+: vuint16m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: uint16\+\_\+t$\ast$ ~\newline
 op3\+: vuint16m8\+\_\+t ~\newline
 op4\+: vuint16m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsxe.\+v vs3, (rs1), vs2, vm \mbox{\Hypertarget{riscv__vector_8h_ac8bcafefbd6b47e757a00ecff2fe9b9c}\label{riscv__vector_8h_ac8bcafefbd6b47e757a00ecff2fe9b9c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsxe\_v\_u32m1@{vsxe\_v\_u32m1}}
\index{vsxe\_v\_u32m1@{vsxe\_v\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsxe\_v\_u32m1()}{vsxe\_v\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsxe\+\_\+v\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{uint32\+\_\+t $\ast$}]{base,  }\item[{vuint32m1\+\_\+t}]{index,  }\item[{vuint32m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} ordered-\/indexed store instructions

{\bfseries{vsxe\+\_\+v\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: uint32\+\_\+t$\ast$ ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 op3\+: vuint32m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: uint32\+\_\+t$\ast$ ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 op3\+: vuint32m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: uint32\+\_\+t$\ast$ ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 op3\+: vuint32m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: uint32\+\_\+t$\ast$ ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 op3\+: vuint32m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsxe.\+v vs3, (rs1), vs2 \mbox{\Hypertarget{riscv__vector_8h_a96c6ee9dfc54bda824fe49f2b7fdf45f}\label{riscv__vector_8h_a96c6ee9dfc54bda824fe49f2b7fdf45f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsxe\_v\_u32m1\_m@{vsxe\_v\_u32m1\_m}}
\index{vsxe\_v\_u32m1\_m@{vsxe\_v\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsxe\_v\_u32m1\_m()}{vsxe\_v\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsxe\+\_\+v\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{uint32\+\_\+t $\ast$}]{base,  }\item[{vuint32m1\+\_\+t}]{index,  }\item[{vuint32m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} ordered-\/indexed store instructions(带掩码)

{\bfseries{vsxe\+\_\+v\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: uint32\+\_\+t$\ast$ ~\newline
 op3\+: vuint32m1\+\_\+t ~\newline
 op4\+: vuint32m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: uint32\+\_\+t$\ast$ ~\newline
 op3\+: vuint32m2\+\_\+t ~\newline
 op4\+: vuint32m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: uint32\+\_\+t$\ast$ ~\newline
 op3\+: vuint32m4\+\_\+t ~\newline
 op4\+: vuint32m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: uint32\+\_\+t$\ast$ ~\newline
 op3\+: vuint32m8\+\_\+t ~\newline
 op4\+: vuint32m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsxe.\+v vs3, (rs1), vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a513f84c1696b17186d46c60efae06c92}\label{riscv__vector_8h_a513f84c1696b17186d46c60efae06c92}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsxe\_v\_u8m1@{vsxe\_v\_u8m1}}
\index{vsxe\_v\_u8m1@{vsxe\_v\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsxe\_v\_u8m1()}{vsxe\_v\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsxe\+\_\+v\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{uint8\+\_\+t $\ast$}]{base,  }\item[{vuint8m1\+\_\+t}]{index,  }\item[{vuint8m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} ordered-\/indexed store instructions

{\bfseries{vsxe\+\_\+v\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: uint8\+\_\+t$\ast$ ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 op3\+: vuint8m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: uint8\+\_\+t$\ast$ ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 op3\+: vuint8m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: uint8\+\_\+t$\ast$ ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 op3\+: vuint8m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: uint8\+\_\+t$\ast$ ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 op3\+: vuint8m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsxe.\+v vs3, (rs1), vs2 \mbox{\Hypertarget{riscv__vector_8h_ab94644662a9a0b5cef77a3f8778b6fd0}\label{riscv__vector_8h_ab94644662a9a0b5cef77a3f8778b6fd0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vsxe\_v\_u8m1\_m@{vsxe\_v\_u8m1\_m}}
\index{vsxe\_v\_u8m1\_m@{vsxe\_v\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vsxe\_v\_u8m1\_m()}{vsxe\_v\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 void vsxe\+\_\+v\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{uint8\+\_\+t $\ast$}]{base,  }\item[{vuint8m1\+\_\+t}]{index,  }\item[{vuint8m1\+\_\+t}]{value }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} ordered-\/indexed store instructions(带掩码)

{\bfseries{vsxe\+\_\+v\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: uint8\+\_\+t$\ast$ ~\newline
 op3\+: vuint8m1\+\_\+t ~\newline
 op4\+: vuint8m1\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: uint8\+\_\+t$\ast$ ~\newline
 op3\+: vuint8m2\+\_\+t ~\newline
 op4\+: vuint8m2\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: uint8\+\_\+t$\ast$ ~\newline
 op3\+: vuint8m4\+\_\+t ~\newline
 op4\+: vuint8m4\+\_\+t ~\newline
 返回值：void

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: uint8\+\_\+t$\ast$ ~\newline
 op3\+: vuint8m8\+\_\+t ~\newline
 op4\+: vuint8m8\+\_\+t ~\newline
 返回值：void

{\bfseries{汇编指令：}} ~\newline
 vsxe.\+v vs3, (rs1), vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a1d7f361fefcf26a975c77322739e6812}\label{riscv__vector_8h_a1d7f361fefcf26a975c77322739e6812}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwadd\_vv\_i16m2@{vwadd\_vv\_i16m2}}
\index{vwadd\_vv\_i16m2@{vwadd\_vv\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwadd\_vv\_i16m2()}{vwadd\_vv\_i16m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m2\+\_\+t vwadd\+\_\+vv\+\_\+i16m2 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed integer add/subtract

{\bfseries{vwadd\+\_\+vv\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwadd.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ad4e84f4e53f692fcf4f5e7dd89dd0233}\label{riscv__vector_8h_ad4e84f4e53f692fcf4f5e7dd89dd0233}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwadd\_vv\_i16m2\_m@{vwadd\_vv\_i16m2\_m}}
\index{vwadd\_vv\_i16m2\_m@{vwadd\_vv\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwadd\_vv\_i16m2\_m()}{vwadd\_vv\_i16m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m2\+\_\+t vwadd\+\_\+vv\+\_\+i16m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed integer add/subtract(带掩码)

{\bfseries{vwadd\+\_\+vv\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwadd.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a78e7f6b45e9b138ca01fe58945bac927}\label{riscv__vector_8h_a78e7f6b45e9b138ca01fe58945bac927}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwadd\_vv\_i32m2@{vwadd\_vv\_i32m2}}
\index{vwadd\_vv\_i32m2@{vwadd\_vv\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwadd\_vv\_i32m2()}{vwadd\_vv\_i32m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m2\+\_\+t vwadd\+\_\+vv\+\_\+i32m2 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed integer add/subtract

{\bfseries{vwadd\+\_\+vv\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwadd.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ac5ede3abe77bca3346d706bf7387d0b3}\label{riscv__vector_8h_ac5ede3abe77bca3346d706bf7387d0b3}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwadd\_vv\_i32m2\_m@{vwadd\_vv\_i32m2\_m}}
\index{vwadd\_vv\_i32m2\_m@{vwadd\_vv\_i32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwadd\_vv\_i32m2\_m()}{vwadd\_vv\_i32m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m2\+\_\+t vwadd\+\_\+vv\+\_\+i32m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed integer add/subtract(带掩码)

{\bfseries{vwadd\+\_\+vv\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwadd.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ad6b7b6a3627d9e0ebf581375ac51ad4a}\label{riscv__vector_8h_ad6b7b6a3627d9e0ebf581375ac51ad4a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwadd\_vx\_i16m2@{vwadd\_vx\_i16m2}}
\index{vwadd\_vx\_i16m2@{vwadd\_vx\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwadd\_vx\_i16m2()}{vwadd\_vx\_i16m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m2\+\_\+t vwadd\+\_\+vx\+\_\+i16m2 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed integer add/subtract

{\bfseries{vwadd\+\_\+vx\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwadd.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a335b3a7a64ceab4bbc17ad38bd909d30}\label{riscv__vector_8h_a335b3a7a64ceab4bbc17ad38bd909d30}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwadd\_vx\_i16m2\_m@{vwadd\_vx\_i16m2\_m}}
\index{vwadd\_vx\_i16m2\_m@{vwadd\_vx\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwadd\_vx\_i16m2\_m()}{vwadd\_vx\_i16m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m2\+\_\+t vwadd\+\_\+vx\+\_\+i16m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned integer add/subtract(带掩码)

{\bfseries{vwadd\+\_\+vx\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwadd.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_ae247be4638a429268f8dc7f38899937e}\label{riscv__vector_8h_ae247be4638a429268f8dc7f38899937e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwadd\_vx\_i32m2@{vwadd\_vx\_i32m2}}
\index{vwadd\_vx\_i32m2@{vwadd\_vx\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwadd\_vx\_i32m2()}{vwadd\_vx\_i32m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m2\+\_\+t vwadd\+\_\+vx\+\_\+i32m2 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed integer add/subtract

{\bfseries{vwadd\+\_\+vx\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwadd.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a53687807a6a79bcd1c934a486fa718ed}\label{riscv__vector_8h_a53687807a6a79bcd1c934a486fa718ed}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwadd\_vx\_i32m2\_m@{vwadd\_vx\_i32m2\_m}}
\index{vwadd\_vx\_i32m2\_m@{vwadd\_vx\_i32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwadd\_vx\_i32m2\_m()}{vwadd\_vx\_i32m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m2\+\_\+t vwadd\+\_\+vx\+\_\+i32m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned integer add/subtract(带掩码)

{\bfseries{vwadd\+\_\+vx\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwadd.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_afa332660fe7289b5fbe1671a5133dd74}\label{riscv__vector_8h_afa332660fe7289b5fbe1671a5133dd74}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwadd\_wv\_i16m2@{vwadd\_wv\_i16m2}}
\index{vwadd\_wv\_i16m2@{vwadd\_wv\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwadd\_wv\_i16m2()}{vwadd\_wv\_i16m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m2\+\_\+t vwadd\+\_\+wv\+\_\+i16m2 (\begin{DoxyParamCaption}\item[{vint16m2\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed integer add/subtract

{\bfseries{vwadd\+\_\+wv\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwadd.\+wv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a69b434883d08483b82609698901c7b50}\label{riscv__vector_8h_a69b434883d08483b82609698901c7b50}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwadd\_wv\_i16m2\_m@{vwadd\_wv\_i16m2\_m}}
\index{vwadd\_wv\_i16m2\_m@{vwadd\_wv\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwadd\_wv\_i16m2\_m()}{vwadd\_wv\_i16m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m2\+\_\+t vwadd\+\_\+wv\+\_\+i16m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m2\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed integer add/subtract(带掩码)

{\bfseries{vwadd\+\_\+wv\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwadd.\+wv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a0c9d5b9af9c41f72d016e16ed5fd545e}\label{riscv__vector_8h_a0c9d5b9af9c41f72d016e16ed5fd545e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwadd\_wv\_i32m2@{vwadd\_wv\_i32m2}}
\index{vwadd\_wv\_i32m2@{vwadd\_wv\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwadd\_wv\_i32m2()}{vwadd\_wv\_i32m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m2\+\_\+t vwadd\+\_\+wv\+\_\+i32m2 (\begin{DoxyParamCaption}\item[{vint32m2\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed integer add/subtract

{\bfseries{vwadd\+\_\+wv\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwadd.\+wv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a4a5be44a965fd238de0704e4aa4ad0d6}\label{riscv__vector_8h_a4a5be44a965fd238de0704e4aa4ad0d6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwadd\_wv\_i32m2\_m@{vwadd\_wv\_i32m2\_m}}
\index{vwadd\_wv\_i32m2\_m@{vwadd\_wv\_i32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwadd\_wv\_i32m2\_m()}{vwadd\_wv\_i32m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m2\+\_\+t vwadd\+\_\+wv\+\_\+i32m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m2\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed integer add/subtract(带掩码)

{\bfseries{vwadd\+\_\+wv\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwadd.\+wv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ad9e3f135d3e447dbb09c270452ffd9e4}\label{riscv__vector_8h_ad9e3f135d3e447dbb09c270452ffd9e4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwadd\_wx\_i16m2@{vwadd\_wx\_i16m2}}
\index{vwadd\_wx\_i16m2@{vwadd\_wx\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwadd\_wx\_i16m2()}{vwadd\_wx\_i16m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m2\+\_\+t vwadd\+\_\+wx\+\_\+i16m2 (\begin{DoxyParamCaption}\item[{vint16m2\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed integer add/subtract

{\bfseries{vwadd\+\_\+wx\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwadd.\+wx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ac287c1e8f15607a83bd4846f0bbc9a49}\label{riscv__vector_8h_ac287c1e8f15607a83bd4846f0bbc9a49}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwadd\_wx\_i16m2\_m@{vwadd\_wx\_i16m2\_m}}
\index{vwadd\_wx\_i16m2\_m@{vwadd\_wx\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwadd\_wx\_i16m2\_m()}{vwadd\_wx\_i16m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m2\+\_\+t vwadd\+\_\+wx\+\_\+i16m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m2\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed integer add/subtract(带掩码)

{\bfseries{vwadd\+\_\+wx\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwadd.\+wx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_af3e250b68d5637a33cc172164382c936}\label{riscv__vector_8h_af3e250b68d5637a33cc172164382c936}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwadd\_wx\_i32m2@{vwadd\_wx\_i32m2}}
\index{vwadd\_wx\_i32m2@{vwadd\_wx\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwadd\_wx\_i32m2()}{vwadd\_wx\_i32m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m2\+\_\+t vwadd\+\_\+wx\+\_\+i32m2 (\begin{DoxyParamCaption}\item[{vint32m2\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed integer add/subtract

{\bfseries{vwadd\+\_\+wx\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwadd.\+wx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_afeaddd905b37660a48f950eff86c0daf}\label{riscv__vector_8h_afeaddd905b37660a48f950eff86c0daf}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwadd\_wx\_i32m2\_m@{vwadd\_wx\_i32m2\_m}}
\index{vwadd\_wx\_i32m2\_m@{vwadd\_wx\_i32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwadd\_wx\_i32m2\_m()}{vwadd\_wx\_i32m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m2\+\_\+t vwadd\+\_\+wx\+\_\+i32m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m2\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed integer add/subtract(带掩码)

{\bfseries{vwadd\+\_\+wx\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwadd.\+wx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a3301a16372d73d8d0ab15f81b28eeeff}\label{riscv__vector_8h_a3301a16372d73d8d0ab15f81b28eeeff}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwaddu\_vv\_u16m2@{vwaddu\_vv\_u16m2}}
\index{vwaddu\_vv\_u16m2@{vwaddu\_vv\_u16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwaddu\_vv\_u16m2()}{vwaddu\_vv\_u16m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m2\+\_\+t vwaddu\+\_\+vv\+\_\+u16m2 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned integer add/subtract

{\bfseries{vwaddu\+\_\+vv\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwaddu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ad6a5586e42273dfbe56d3b8b656a701b}\label{riscv__vector_8h_ad6a5586e42273dfbe56d3b8b656a701b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwaddu\_vv\_u16m2\_m@{vwaddu\_vv\_u16m2\_m}}
\index{vwaddu\_vv\_u16m2\_m@{vwaddu\_vv\_u16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwaddu\_vv\_u16m2\_m()}{vwaddu\_vv\_u16m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m2\+\_\+t vwaddu\+\_\+vv\+\_\+u16m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned integer add/subtract(带掩码)

{\bfseries{vwaddu\+\_\+vv\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwaddu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a95956e5ea023df125a4055be217e0b29}\label{riscv__vector_8h_a95956e5ea023df125a4055be217e0b29}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwaddu\_vv\_u32m2@{vwaddu\_vv\_u32m2}}
\index{vwaddu\_vv\_u32m2@{vwaddu\_vv\_u32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwaddu\_vv\_u32m2()}{vwaddu\_vv\_u32m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m2\+\_\+t vwaddu\+\_\+vv\+\_\+u32m2 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned integer add/subtract

{\bfseries{vwaddu\+\_\+vv\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwaddu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ae010321d587cd10371393d36d3149f50}\label{riscv__vector_8h_ae010321d587cd10371393d36d3149f50}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwaddu\_vv\_u32m2\_m@{vwaddu\_vv\_u32m2\_m}}
\index{vwaddu\_vv\_u32m2\_m@{vwaddu\_vv\_u32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwaddu\_vv\_u32m2\_m()}{vwaddu\_vv\_u32m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m2\+\_\+t vwaddu\+\_\+vv\+\_\+u32m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned integer add/subtract(带掩码) ~\newline


{\bfseries{vwaddu\+\_\+vv\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwaddu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ad0d9a48a2b8db8e6748452412bc102ac}\label{riscv__vector_8h_ad0d9a48a2b8db8e6748452412bc102ac}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwaddu\_vx\_u16m2@{vwaddu\_vx\_u16m2}}
\index{vwaddu\_vx\_u16m2@{vwaddu\_vx\_u16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwaddu\_vx\_u16m2()}{vwaddu\_vx\_u16m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m2\+\_\+t vwaddu\+\_\+vx\+\_\+u16m2 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned integer add/subtract

{\bfseries{vwaddu\+\_\+vv\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwaddu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a2e7b4b059c0691fd1ee9ce1f85bb5f9e}\label{riscv__vector_8h_a2e7b4b059c0691fd1ee9ce1f85bb5f9e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwaddu\_vx\_u16m2\_m@{vwaddu\_vx\_u16m2\_m}}
\index{vwaddu\_vx\_u16m2\_m@{vwaddu\_vx\_u16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwaddu\_vx\_u16m2\_m()}{vwaddu\_vx\_u16m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m2\+\_\+t vwaddu\+\_\+vx\+\_\+u16m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned integer add/subtract(带掩码)

{\bfseries{vwaddu\+\_\+vx\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwaddu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a3f53337b30cfebb5afdbac6643c0ec38}\label{riscv__vector_8h_a3f53337b30cfebb5afdbac6643c0ec38}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwaddu\_vx\_u32m2@{vwaddu\_vx\_u32m2}}
\index{vwaddu\_vx\_u32m2@{vwaddu\_vx\_u32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwaddu\_vx\_u32m2()}{vwaddu\_vx\_u32m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m2\+\_\+t vwaddu\+\_\+vx\+\_\+u32m2 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned integer add/subtract

{\bfseries{vwaddu\+\_\+vv\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwaddu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a320745f29f9ecc49daa803d9a8a3db68}\label{riscv__vector_8h_a320745f29f9ecc49daa803d9a8a3db68}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwaddu\_vx\_u32m2\_m@{vwaddu\_vx\_u32m2\_m}}
\index{vwaddu\_vx\_u32m2\_m@{vwaddu\_vx\_u32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwaddu\_vx\_u32m2\_m()}{vwaddu\_vx\_u32m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m2\+\_\+t vwaddu\+\_\+vx\+\_\+u32m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned integer add/subtract(带掩码)

{\bfseries{vwaddu\+\_\+vx\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwaddu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a63b2914a6025a2c9a649c825273a2b20}\label{riscv__vector_8h_a63b2914a6025a2c9a649c825273a2b20}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwaddu\_wv\_u16m2@{vwaddu\_wv\_u16m2}}
\index{vwaddu\_wv\_u16m2@{vwaddu\_wv\_u16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwaddu\_wv\_u16m2()}{vwaddu\_wv\_u16m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m2\+\_\+t vwaddu\+\_\+wv\+\_\+u16m2 (\begin{DoxyParamCaption}\item[{vuint16m2\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed uinteger add/subtract

{\bfseries{vwaddu\+\_\+wv\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwaddu.\+wv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a8f5b9509d0f99b715f6132c4ffb6ca53}\label{riscv__vector_8h_a8f5b9509d0f99b715f6132c4ffb6ca53}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwaddu\_wv\_u16m2\_m@{vwaddu\_wv\_u16m2\_m}}
\index{vwaddu\_wv\_u16m2\_m@{vwaddu\_wv\_u16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwaddu\_wv\_u16m2\_m()}{vwaddu\_wv\_u16m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m2\+\_\+t vwaddu\+\_\+wv\+\_\+u16m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m2\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned integer add/subtract(带掩码)

{\bfseries{vwaddu\+\_\+wv\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwaddu.\+wv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ac01854508160a26c6d2fd8cb7e765e33}\label{riscv__vector_8h_ac01854508160a26c6d2fd8cb7e765e33}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwaddu\_wv\_u32m2@{vwaddu\_wv\_u32m2}}
\index{vwaddu\_wv\_u32m2@{vwaddu\_wv\_u32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwaddu\_wv\_u32m2()}{vwaddu\_wv\_u32m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m2\+\_\+t vwaddu\+\_\+wv\+\_\+u32m2 (\begin{DoxyParamCaption}\item[{vuint32m2\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed uinteger add/subtract

{\bfseries{vwaddu\+\_\+wv\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwaddu.\+wv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_af0cd8811a67dbe1c47634e60c316046e}\label{riscv__vector_8h_af0cd8811a67dbe1c47634e60c316046e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwaddu\_wv\_u32m2\_m@{vwaddu\_wv\_u32m2\_m}}
\index{vwaddu\_wv\_u32m2\_m@{vwaddu\_wv\_u32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwaddu\_wv\_u32m2\_m()}{vwaddu\_wv\_u32m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m2\+\_\+t vwaddu\+\_\+wv\+\_\+u32m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m2\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned integer add/subtract(带掩码)

{\bfseries{vwaddu\+\_\+wv\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwaddu.\+wv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a43c85c56409a4d3d888c7a1c41a5f5b0}\label{riscv__vector_8h_a43c85c56409a4d3d888c7a1c41a5f5b0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwaddu\_wx\_u16m2@{vwaddu\_wx\_u16m2}}
\index{vwaddu\_wx\_u16m2@{vwaddu\_wx\_u16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwaddu\_wx\_u16m2()}{vwaddu\_wx\_u16m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m2\+\_\+t vwaddu\+\_\+wx\+\_\+u16m2 (\begin{DoxyParamCaption}\item[{vuint16m2\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed uinteger add/subtract

{\bfseries{vwaddu\+\_\+wv\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwaddu.\+wv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a9348ede97bfbf959c625fd82275e025f}\label{riscv__vector_8h_a9348ede97bfbf959c625fd82275e025f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwaddu\_wx\_u16m2\_m@{vwaddu\_wx\_u16m2\_m}}
\index{vwaddu\_wx\_u16m2\_m@{vwaddu\_wx\_u16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwaddu\_wx\_u16m2\_m()}{vwaddu\_wx\_u16m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m2\+\_\+t vwaddu\+\_\+wx\+\_\+u16m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m2\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned integer add/subtract(带掩码)

{\bfseries{vwaddu\+\_\+wx\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwaddu.\+wx vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_abe45244f41b8de29fc6160be1acf1c16}\label{riscv__vector_8h_abe45244f41b8de29fc6160be1acf1c16}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwaddu\_wx\_u32m2@{vwaddu\_wx\_u32m2}}
\index{vwaddu\_wx\_u32m2@{vwaddu\_wx\_u32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwaddu\_wx\_u32m2()}{vwaddu\_wx\_u32m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m2\+\_\+t vwaddu\+\_\+wx\+\_\+u32m2 (\begin{DoxyParamCaption}\item[{vuint32m2\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed uinteger add/subtract

{\bfseries{vwaddu\+\_\+wv\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwaddu.\+wv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_accd9546c73295fc4a45290eec5338bff}\label{riscv__vector_8h_accd9546c73295fc4a45290eec5338bff}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwaddu\_wx\_u32m2\_m@{vwaddu\_wx\_u32m2\_m}}
\index{vwaddu\_wx\_u32m2\_m@{vwaddu\_wx\_u32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwaddu\_wx\_u32m2\_m()}{vwaddu\_wx\_u32m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m2\+\_\+t vwaddu\+\_\+wx\+\_\+u32m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m2\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned integer add/subtract(带掩码)

{\bfseries{vwaddu\+\_\+wx\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwaddu.\+wx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a092c8245421c12f20e518dca50a50e90}\label{riscv__vector_8h_a092c8245421c12f20e518dca50a50e90}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmacc\_vv\_i16m2@{vwmacc\_vv\_i16m2}}
\index{vwmacc\_vv\_i16m2@{vwmacc\_vv\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmacc\_vv\_i16m2()}{vwmacc\_vv\_i16m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m2\+\_\+t vwmacc\+\_\+vv\+\_\+i16m2 (\begin{DoxyParamCaption}\item[{vint16m2\+\_\+t}]{acc,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed-\/integer multiply-\/add, overwrite addend

{\bfseries{vwmacc\+\_\+vv\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vint16m2\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vint16m4\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vint16m8\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmacc.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a163c43a0f9b61bd03d4a67eb62930e1f}\label{riscv__vector_8h_a163c43a0f9b61bd03d4a67eb62930e1f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmacc\_vv\_i16m2\_m@{vwmacc\_vv\_i16m2\_m}}
\index{vwmacc\_vv\_i16m2\_m@{vwmacc\_vv\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmacc\_vv\_i16m2\_m()}{vwmacc\_vv\_i16m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m2\+\_\+t vwmacc\+\_\+vv\+\_\+i16m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m2\+\_\+t}]{acc,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed-\/integer multiply-\/add, overwrite addend

{\bfseries{vwmacc\+\_\+vv\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m2\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m4\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m8\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmacc.\+vv vd, vs1, vs2, vm ~\newline
 \mbox{\Hypertarget{riscv__vector_8h_ad41f88377beaf9cf417088942270eb1f}\label{riscv__vector_8h_ad41f88377beaf9cf417088942270eb1f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmacc\_vv\_i32m2@{vwmacc\_vv\_i32m2}}
\index{vwmacc\_vv\_i32m2@{vwmacc\_vv\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmacc\_vv\_i32m2()}{vwmacc\_vv\_i32m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m2\+\_\+t vwmacc\+\_\+vv\+\_\+i32m2 (\begin{DoxyParamCaption}\item[{vint32m2\+\_\+t}]{acc,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed-\/integer multiply-\/add, overwrite addend

{\bfseries{vwmacc\+\_\+vv\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vint32m2\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vint32m4\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vint32m8\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmacc.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a1cb1ea1ba4d21fc36d45d212568ccb9d}\label{riscv__vector_8h_a1cb1ea1ba4d21fc36d45d212568ccb9d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmacc\_vv\_i32m2\_m@{vwmacc\_vv\_i32m2\_m}}
\index{vwmacc\_vv\_i32m2\_m@{vwmacc\_vv\_i32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmacc\_vv\_i32m2\_m()}{vwmacc\_vv\_i32m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m2\+\_\+t vwmacc\+\_\+vv\+\_\+i32m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m2\+\_\+t}]{acc,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed-\/integer multiply-\/add, overwrite addend

{\bfseries{vwmacc\+\_\+vv\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m2\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m4\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m8\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmacc.\+vv vd, vs1, vs2, vm ~\newline
 \mbox{\Hypertarget{riscv__vector_8h_a5cb3474178f4fb5ecf8cc93845f7f643}\label{riscv__vector_8h_a5cb3474178f4fb5ecf8cc93845f7f643}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmacc\_vx\_i16m2@{vwmacc\_vx\_i16m2}}
\index{vwmacc\_vx\_i16m2@{vwmacc\_vx\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmacc\_vx\_i16m2()}{vwmacc\_vx\_i16m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m2\+\_\+t vwmacc\+\_\+vx\+\_\+i16m2 (\begin{DoxyParamCaption}\item[{vint16m2\+\_\+t}]{acc,  }\item[{int8\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed-\/integer multiply-\/add, overwrite addend

{\bfseries{vwmacc\+\_\+vx\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vint16m2\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vint16m4\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vint16m8\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmacc.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_ab26cd6b8aafaa920dcdc9fa85fcd4ff0}\label{riscv__vector_8h_ab26cd6b8aafaa920dcdc9fa85fcd4ff0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmacc\_vx\_i16m2\_m@{vwmacc\_vx\_i16m2\_m}}
\index{vwmacc\_vx\_i16m2\_m@{vwmacc\_vx\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmacc\_vx\_i16m2\_m()}{vwmacc\_vx\_i16m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m2\+\_\+t vwmacc\+\_\+vx\+\_\+i16m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m2\+\_\+t}]{acc,  }\item[{int8\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed-\/integer multiply-\/add, overwrite addend

{\bfseries{vwmacc\+\_\+vx\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m2\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m4\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m8\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmacc.\+vx vd, rs1, vs2, vm ~\newline
 \mbox{\Hypertarget{riscv__vector_8h_a612fa236ac7616378dd24ad1656fe127}\label{riscv__vector_8h_a612fa236ac7616378dd24ad1656fe127}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmacc\_vx\_i32m2@{vwmacc\_vx\_i32m2}}
\index{vwmacc\_vx\_i32m2@{vwmacc\_vx\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmacc\_vx\_i32m2()}{vwmacc\_vx\_i32m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m2\+\_\+t vwmacc\+\_\+vx\+\_\+i32m2 (\begin{DoxyParamCaption}\item[{vint32m2\+\_\+t}]{acc,  }\item[{int16\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed-\/integer multiply-\/add, overwrite addend

{\bfseries{vwmacc\+\_\+vx\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vint32m2\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vint32m4\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vint32m8\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmacc.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_ae8f12735419e556219639c5e8afb29f2}\label{riscv__vector_8h_ae8f12735419e556219639c5e8afb29f2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmacc\_vx\_i32m2\_m@{vwmacc\_vx\_i32m2\_m}}
\index{vwmacc\_vx\_i32m2\_m@{vwmacc\_vx\_i32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmacc\_vx\_i32m2\_m()}{vwmacc\_vx\_i32m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m2\+\_\+t vwmacc\+\_\+vx\+\_\+i32m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m2\+\_\+t}]{acc,  }\item[{int16\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed-\/integer multiply-\/add, overwrite addend

{\bfseries{vwmacc\+\_\+vx\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m2\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m4\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m8\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmacc.\+vx vd, rs1, vs2, vm ~\newline
 \mbox{\Hypertarget{riscv__vector_8h_ae0ba25825a10747521b3e2d6b980a53a}\label{riscv__vector_8h_ae0ba25825a10747521b3e2d6b980a53a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmaccsu\_vv\_i16m2@{vwmaccsu\_vv\_i16m2}}
\index{vwmaccsu\_vv\_i16m2@{vwmaccsu\_vv\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmaccsu\_vv\_i16m2()}{vwmaccsu\_vv\_i16m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m2\+\_\+t vwmaccsu\+\_\+vv\+\_\+i16m2 (\begin{DoxyParamCaption}\item[{vint16m2\+\_\+t}]{acc,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed-\/unsigned-\/integer multiply-\/add, overwrite addend ~\newline


{\bfseries{vwmaccsu\+\_\+vv\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vint16m2\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vint16m4\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vint16m8\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmaccsu.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a8f38f5332a0945445c7c3299b1a944dd}\label{riscv__vector_8h_a8f38f5332a0945445c7c3299b1a944dd}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmaccsu\_vv\_i16m2\_m@{vwmaccsu\_vv\_i16m2\_m}}
\index{vwmaccsu\_vv\_i16m2\_m@{vwmaccsu\_vv\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmaccsu\_vv\_i16m2\_m()}{vwmaccsu\_vv\_i16m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m2\+\_\+t vwmaccsu\+\_\+vv\+\_\+i16m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m2\+\_\+t}]{acc,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed-\/unsigned-\/integer multiply-\/add, overwrite addend

{\bfseries{vwmaccsu\+\_\+vv\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m2\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m4\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m8\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmaccsu.\+vv vd, vs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a4978dc5978b854778088a0b91f04d346}\label{riscv__vector_8h_a4978dc5978b854778088a0b91f04d346}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmaccsu\_vv\_i32m2@{vwmaccsu\_vv\_i32m2}}
\index{vwmaccsu\_vv\_i32m2@{vwmaccsu\_vv\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmaccsu\_vv\_i32m2()}{vwmaccsu\_vv\_i32m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m2\+\_\+t vwmaccsu\+\_\+vv\+\_\+i32m2 (\begin{DoxyParamCaption}\item[{vint32m2\+\_\+t}]{acc,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed-\/unsigned-\/integer multiply-\/add, overwrite addend ~\newline


{\bfseries{vwmaccsu\+\_\+vv\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vint32m2\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vint32m4\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vint32m8\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmaccsu.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a6caa24c4cb6ed12e93df1cee3c7f6ab9}\label{riscv__vector_8h_a6caa24c4cb6ed12e93df1cee3c7f6ab9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmaccsu\_vv\_i32m2\_m@{vwmaccsu\_vv\_i32m2\_m}}
\index{vwmaccsu\_vv\_i32m2\_m@{vwmaccsu\_vv\_i32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmaccsu\_vv\_i32m2\_m()}{vwmaccsu\_vv\_i32m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m2\+\_\+t vwmaccsu\+\_\+vv\+\_\+i32m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m2\+\_\+t}]{acc,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed-\/unsigned-\/integer multiply-\/add, overwrite addend

{\bfseries{vwmaccsu\+\_\+vv\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m2\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m4\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m8\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmaccsu.\+vv vd, vs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a4e7a23c83da490d3373f08304aca4ba5}\label{riscv__vector_8h_a4e7a23c83da490d3373f08304aca4ba5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmaccsu\_vx\_i16m2@{vwmaccsu\_vx\_i16m2}}
\index{vwmaccsu\_vx\_i16m2@{vwmaccsu\_vx\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmaccsu\_vx\_i16m2()}{vwmaccsu\_vx\_i16m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m2\+\_\+t vwmaccsu\+\_\+vx\+\_\+i16m2 (\begin{DoxyParamCaption}\item[{vint16m2\+\_\+t}]{acc,  }\item[{int8\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed-\/unsigned-\/integer multiply-\/add, overwrite addend ~\newline


{\bfseries{vwmaccsu\+\_\+vx\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vint16m2\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vint16m4\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vint16m8\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmaccsu.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a3f4d3f8dc81020500a606d090ac226e5}\label{riscv__vector_8h_a3f4d3f8dc81020500a606d090ac226e5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmaccsu\_vx\_i16m2\_m@{vwmaccsu\_vx\_i16m2\_m}}
\index{vwmaccsu\_vx\_i16m2\_m@{vwmaccsu\_vx\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmaccsu\_vx\_i16m2\_m()}{vwmaccsu\_vx\_i16m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m2\+\_\+t vwmaccsu\+\_\+vx\+\_\+i16m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m2\+\_\+t}]{acc,  }\item[{int8\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed-\/unsigned-\/integer multiply-\/add, overwrite addend

{\bfseries{vwmaccsu\+\_\+vx\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m2\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m4\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m8\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmaccsu.\+vx vd, rs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a37a09c3c4c0e235ede35c020c082705b}\label{riscv__vector_8h_a37a09c3c4c0e235ede35c020c082705b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmaccsu\_vx\_i32m2@{vwmaccsu\_vx\_i32m2}}
\index{vwmaccsu\_vx\_i32m2@{vwmaccsu\_vx\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmaccsu\_vx\_i32m2()}{vwmaccsu\_vx\_i32m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m2\+\_\+t vwmaccsu\+\_\+vx\+\_\+i32m2 (\begin{DoxyParamCaption}\item[{vint32m2\+\_\+t}]{acc,  }\item[{int16\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed-\/unsigned-\/integer multiply-\/add, overwrite addend ~\newline


{\bfseries{vwmaccsu\+\_\+vx\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vint32m2\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vint32m4\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vint32m8\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmaccsu.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a80dc41d2ef693f0911692e8715e50b4d}\label{riscv__vector_8h_a80dc41d2ef693f0911692e8715e50b4d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmaccsu\_vx\_i32m2\_m@{vwmaccsu\_vx\_i32m2\_m}}
\index{vwmaccsu\_vx\_i32m2\_m@{vwmaccsu\_vx\_i32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmaccsu\_vx\_i32m2\_m()}{vwmaccsu\_vx\_i32m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m2\+\_\+t vwmaccsu\+\_\+vx\+\_\+i32m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m2\+\_\+t}]{acc,  }\item[{int16\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed-\/unsigned-\/integer multiply-\/add, overwrite addend

{\bfseries{vwmaccsu\+\_\+vx\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m2\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m4\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m8\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmaccsu.\+vx vd, rs1, vs2, vm \mbox{\Hypertarget{riscv__vector_8h_a4254265cab0d348d31537788083a9f07}\label{riscv__vector_8h_a4254265cab0d348d31537788083a9f07}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmaccu\_vv\_u16m2@{vwmaccu\_vv\_u16m2}}
\index{vwmaccu\_vv\_u16m2@{vwmaccu\_vv\_u16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmaccu\_vv\_u16m2()}{vwmaccu\_vv\_u16m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m2\+\_\+t vwmaccu\+\_\+vv\+\_\+u16m2 (\begin{DoxyParamCaption}\item[{vuint16m2\+\_\+t}]{acc,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned-\/integer multiply-\/add, overwrite addend

{\bfseries{vwmaccu\+\_\+vv\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vuint16m2\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vuint16m4\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vuint16m8\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmaccu.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_ac90f06d1e6a7065c07ecf01ce81d93ed}\label{riscv__vector_8h_ac90f06d1e6a7065c07ecf01ce81d93ed}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmaccu\_vv\_u16m2\_m@{vwmaccu\_vv\_u16m2\_m}}
\index{vwmaccu\_vv\_u16m2\_m@{vwmaccu\_vv\_u16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmaccu\_vv\_u16m2\_m()}{vwmaccu\_vv\_u16m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m2\+\_\+t vwmaccu\+\_\+vv\+\_\+u16m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m2\+\_\+t}]{acc,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned-\/integer multiply-\/add, overwrite addend ~\newline


{\bfseries{vwmaccu\+\_\+vv\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m2\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m4\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m8\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmaccu.\+vv vd, vs1, vs2, vm ~\newline
 \mbox{\Hypertarget{riscv__vector_8h_a565814d9d19d6fdc9ac8413611789a68}\label{riscv__vector_8h_a565814d9d19d6fdc9ac8413611789a68}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmaccu\_vv\_u32m2@{vwmaccu\_vv\_u32m2}}
\index{vwmaccu\_vv\_u32m2@{vwmaccu\_vv\_u32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmaccu\_vv\_u32m2()}{vwmaccu\_vv\_u32m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m2\+\_\+t vwmaccu\+\_\+vv\+\_\+u32m2 (\begin{DoxyParamCaption}\item[{vuint32m2\+\_\+t}]{acc,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned-\/integer multiply-\/add, overwrite addend

{\bfseries{vwmaccu\+\_\+vv\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vuint32m2\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vuint32m4\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vuint32m8\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmaccu.\+vv vd, vs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a30fc57e8bd9a776b4f9767c5e4089e52}\label{riscv__vector_8h_a30fc57e8bd9a776b4f9767c5e4089e52}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmaccu\_vv\_u32m2\_m@{vwmaccu\_vv\_u32m2\_m}}
\index{vwmaccu\_vv\_u32m2\_m@{vwmaccu\_vv\_u32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmaccu\_vv\_u32m2\_m()}{vwmaccu\_vv\_u32m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m2\+\_\+t vwmaccu\+\_\+vv\+\_\+u32m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m2\+\_\+t}]{acc,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned-\/integer multiply-\/add, overwrite addend ~\newline


{\bfseries{vwmaccu\+\_\+vv\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m2\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m4\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m8\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmaccu.\+vv vd, vs1, vs2, vm ~\newline
 \mbox{\Hypertarget{riscv__vector_8h_ae83ee2e4137eb4671ec04f345109a64d}\label{riscv__vector_8h_ae83ee2e4137eb4671ec04f345109a64d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmaccu\_vx\_u16m2@{vwmaccu\_vx\_u16m2}}
\index{vwmaccu\_vx\_u16m2@{vwmaccu\_vx\_u16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmaccu\_vx\_u16m2()}{vwmaccu\_vx\_u16m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m2\+\_\+t vwmaccu\+\_\+vx\+\_\+u16m2 (\begin{DoxyParamCaption}\item[{vuint16m2\+\_\+t}]{acc,  }\item[{uint8\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned-\/integer multiply-\/add, overwrite addend

{\bfseries{vwmaccu\+\_\+vx\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vuint16m2\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vuint16m4\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vuint16m8\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmaccu.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a91e2283ba543d43fefb9e8ddb03f8dd9}\label{riscv__vector_8h_a91e2283ba543d43fefb9e8ddb03f8dd9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmaccu\_vx\_u16m2\_m@{vwmaccu\_vx\_u16m2\_m}}
\index{vwmaccu\_vx\_u16m2\_m@{vwmaccu\_vx\_u16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmaccu\_vx\_u16m2\_m()}{vwmaccu\_vx\_u16m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m2\+\_\+t vwmaccu\+\_\+vx\+\_\+u16m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m2\+\_\+t}]{acc,  }\item[{uint8\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned-\/integer multiply-\/add, overwrite addend ~\newline


{\bfseries{vwmaccu\+\_\+vx\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m2\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m4\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint16m8\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmaccu.\+vx vd, rs1, vs2, vm ~\newline
 \mbox{\Hypertarget{riscv__vector_8h_ab9625d2fb976ff2c1948488848643f68}\label{riscv__vector_8h_ab9625d2fb976ff2c1948488848643f68}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmaccu\_vx\_u32m2@{vwmaccu\_vx\_u32m2}}
\index{vwmaccu\_vx\_u32m2@{vwmaccu\_vx\_u32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmaccu\_vx\_u32m2()}{vwmaccu\_vx\_u32m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m2\+\_\+t vwmaccu\+\_\+vx\+\_\+u32m2 (\begin{DoxyParamCaption}\item[{vuint32m2\+\_\+t}]{acc,  }\item[{uint16\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned-\/integer multiply-\/add, overwrite addend

{\bfseries{vwmaccu\+\_\+vx\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vuint32m2\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vuint32m4\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vuint32m8\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmaccu.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_ab6db0ea40e90f6b6111cbe75eba93dbf}\label{riscv__vector_8h_ab6db0ea40e90f6b6111cbe75eba93dbf}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmaccu\_vx\_u32m2\_m@{vwmaccu\_vx\_u32m2\_m}}
\index{vwmaccu\_vx\_u32m2\_m@{vwmaccu\_vx\_u32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmaccu\_vx\_u32m2\_m()}{vwmaccu\_vx\_u32m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m2\+\_\+t vwmaccu\+\_\+vx\+\_\+u32m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m2\+\_\+t}]{acc,  }\item[{uint16\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned-\/integer multiply-\/add, overwrite addend ~\newline


{\bfseries{vwmaccu\+\_\+vx\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m2\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m4\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vuint32m8\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmaccu.\+vx vd, rs1, vs2, vm ~\newline
 \mbox{\Hypertarget{riscv__vector_8h_af020dbc6d6da881aaf21789db1883abd}\label{riscv__vector_8h_af020dbc6d6da881aaf21789db1883abd}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmaccus\_vx\_i16m2@{vwmaccus\_vx\_i16m2}}
\index{vwmaccus\_vx\_i16m2@{vwmaccus\_vx\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmaccus\_vx\_i16m2()}{vwmaccus\_vx\_i16m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m2\+\_\+t vwmaccus\+\_\+vx\+\_\+i16m2 (\begin{DoxyParamCaption}\item[{vint16m2\+\_\+t}]{acc,  }\item[{int8\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned-\/signed-\/integer multiply-\/add, overwrite addend ~\newline


{\bfseries{vwmaccus\+\_\+vx\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vint16m2\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vint16m4\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vint16m8\+\_\+t ~\newline
 op1\+: int8\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmaccus.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a881375a652c8a625396934a5c8896cf1}\label{riscv__vector_8h_a881375a652c8a625396934a5c8896cf1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmaccus\_vx\_i16m2\_m@{vwmaccus\_vx\_i16m2\_m}}
\index{vwmaccus\_vx\_i16m2\_m@{vwmaccus\_vx\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmaccus\_vx\_i16m2\_m()}{vwmaccus\_vx\_i16m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m2\+\_\+t vwmaccus\+\_\+vx\+\_\+i16m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m2\+\_\+t}]{acc,  }\item[{uint8\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned-\/signed-\/integer multiply-\/add, overwrite addend ~\newline


{\bfseries{vwmaccus\+\_\+vx\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m2\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m4\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint16m8\+\_\+t ~\newline
 op1\+: uint8\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmaccus.\+vx vd, rs1, vs2, vm ~\newline
 \mbox{\Hypertarget{riscv__vector_8h_a1fc1c866cefbe626e41699fa38ec5a79}\label{riscv__vector_8h_a1fc1c866cefbe626e41699fa38ec5a79}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmaccus\_vx\_i32m2@{vwmaccus\_vx\_i32m2}}
\index{vwmaccus\_vx\_i32m2@{vwmaccus\_vx\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmaccus\_vx\_i32m2()}{vwmaccus\_vx\_i32m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m2\+\_\+t vwmaccus\+\_\+vx\+\_\+i32m2 (\begin{DoxyParamCaption}\item[{vint32m2\+\_\+t}]{acc,  }\item[{int16\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned-\/signed-\/integer multiply-\/add, overwrite addend ~\newline


{\bfseries{vwmaccus\+\_\+vx\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 acc\+: vint32m2\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 acc\+: vint32m4\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 acc\+: vint32m8\+\_\+t ~\newline
 op1\+: int16\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmaccus.\+vx vd, rs1, vs2 \mbox{\Hypertarget{riscv__vector_8h_a1ad01a187c47ee136268ba9e6383bc91}\label{riscv__vector_8h_a1ad01a187c47ee136268ba9e6383bc91}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmaccus\_vx\_i32m2\_m@{vwmaccus\_vx\_i32m2\_m}}
\index{vwmaccus\_vx\_i32m2\_m@{vwmaccus\_vx\_i32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmaccus\_vx\_i32m2\_m()}{vwmaccus\_vx\_i32m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m2\+\_\+t vwmaccus\+\_\+vx\+\_\+i32m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m2\+\_\+t}]{acc,  }\item[{uint16\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned-\/signed-\/integer multiply-\/add, overwrite addend ~\newline


{\bfseries{vwmaccus\+\_\+vx\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m2\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m4\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 acc\+: vint32m8\+\_\+t ~\newline
 op1\+: uint16\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmaccus.\+vx vd, rs1, vs2, vm ~\newline
 \mbox{\Hypertarget{riscv__vector_8h_aa241c598d9f2002d25555c6fb790ce3a}\label{riscv__vector_8h_aa241c598d9f2002d25555c6fb790ce3a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmul\_vv\_i16m2@{vwmul\_vv\_i16m2}}
\index{vwmul\_vv\_i16m2@{vwmul\_vv\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmul\_vv\_i16m2()}{vwmul\_vv\_i16m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m2\+\_\+t vwmul\+\_\+vv\+\_\+i16m2 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Widening Integer Multiply Instructions

{\bfseries{vwmul\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmul.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_aa38cac55754eb30e7983631109349dcd}\label{riscv__vector_8h_aa38cac55754eb30e7983631109349dcd}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmul\_vv\_i16m2\_m@{vwmul\_vv\_i16m2\_m}}
\index{vwmul\_vv\_i16m2\_m@{vwmul\_vv\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmul\_vv\_i16m2\_m()}{vwmul\_vv\_i16m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m2\+\_\+t vwmul\+\_\+vv\+\_\+i16m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Widening Integer Multiply Instructions(带掩码)

{\bfseries{vwmul\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 op3\+: vint8m1\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 op3\+: vint8m2\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 op3\+: vint8m4\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmul.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a0a67a0215a7bbf2db85aad24392a4a6c}\label{riscv__vector_8h_a0a67a0215a7bbf2db85aad24392a4a6c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmul\_vv\_i32m2@{vwmul\_vv\_i32m2}}
\index{vwmul\_vv\_i32m2@{vwmul\_vv\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmul\_vv\_i32m2()}{vwmul\_vv\_i32m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m2\+\_\+t vwmul\+\_\+vv\+\_\+i32m2 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Widening Integer Multiply Instructions

{\bfseries{vwmul\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmul.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_aa220050cad0f601f128f14260656f75b}\label{riscv__vector_8h_aa220050cad0f601f128f14260656f75b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmul\_vv\_i32m2\_m@{vwmul\_vv\_i32m2\_m}}
\index{vwmul\_vv\_i32m2\_m@{vwmul\_vv\_i32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmul\_vv\_i32m2\_m()}{vwmul\_vv\_i32m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m2\+\_\+t vwmul\+\_\+vv\+\_\+i32m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Widening Integer Multiply Instructions(带掩码)

{\bfseries{vwmul\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 op3\+: vint8m1\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 op3\+: vint8m2\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 op3\+: vint8m4\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmul.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a1f2863c083b073ad18568bbb96d11525}\label{riscv__vector_8h_a1f2863c083b073ad18568bbb96d11525}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmul\_vx\_i16m2@{vwmul\_vx\_i16m2}}
\index{vwmul\_vx\_i16m2@{vwmul\_vx\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmul\_vx\_i16m2()}{vwmul\_vx\_i16m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m2\+\_\+t vwmul\+\_\+vx\+\_\+i16m2 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Widening Integer Multiply Instructions

{\bfseries{vwmul\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmul.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ae79bdee21cbe2fb275593d5c1e10d183}\label{riscv__vector_8h_ae79bdee21cbe2fb275593d5c1e10d183}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmul\_vx\_i16m2\_m@{vwmul\_vx\_i16m2\_m}}
\index{vwmul\_vx\_i16m2\_m@{vwmul\_vx\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmul\_vx\_i16m2\_m()}{vwmul\_vx\_i16m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m2\+\_\+t vwmul\+\_\+vx\+\_\+i16m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Widening Integer Multiply Instructions(带掩码)

{\bfseries{vwmul\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 op3\+: int8\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 op3\+: int8\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 op3\+: int8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmul.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_ac99633fd939767eb6f6ce50a4cf4ef8f}\label{riscv__vector_8h_ac99633fd939767eb6f6ce50a4cf4ef8f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmul\_vx\_i32m2@{vwmul\_vx\_i32m2}}
\index{vwmul\_vx\_i32m2@{vwmul\_vx\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmul\_vx\_i32m2()}{vwmul\_vx\_i32m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m2\+\_\+t vwmul\+\_\+vx\+\_\+i32m2 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Widening Integer Multiply Instructions

{\bfseries{vwmul\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmul.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a6c3116ea588c5ca68f522bb6ede03976}\label{riscv__vector_8h_a6c3116ea588c5ca68f522bb6ede03976}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmul\_vx\_i32m2\_m@{vwmul\_vx\_i32m2\_m}}
\index{vwmul\_vx\_i32m2\_m@{vwmul\_vx\_i32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmul\_vx\_i32m2\_m()}{vwmul\_vx\_i32m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m2\+\_\+t vwmul\+\_\+vx\+\_\+i32m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Widening Integer Multiply Instructions(带掩码)

{\bfseries{vwmul\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 op3\+: int16\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 op3\+: int16\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 op3\+: int16\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmul.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_af2d2e1059fb92e803aba81a905465e1f}\label{riscv__vector_8h_af2d2e1059fb92e803aba81a905465e1f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmulsu\_vv\_i16m2@{vwmulsu\_vv\_i16m2}}
\index{vwmulsu\_vv\_i16m2@{vwmulsu\_vv\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmulsu\_vv\_i16m2()}{vwmulsu\_vv\_i16m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m2\+\_\+t vwmulsu\+\_\+vv\+\_\+i16m2 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Widening Integer Multiply Instructions

{\bfseries{vwmulsu\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmulsu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a4e676fa9de3b72841eb65e866e488cb1}\label{riscv__vector_8h_a4e676fa9de3b72841eb65e866e488cb1}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmulsu\_vv\_i16m2\_m@{vwmulsu\_vv\_i16m2\_m}}
\index{vwmulsu\_vv\_i16m2\_m@{vwmulsu\_vv\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmulsu\_vv\_i16m2\_m()}{vwmulsu\_vv\_i16m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m2\+\_\+t vwmulsu\+\_\+vv\+\_\+i16m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Widening Integer Multiply Instructions(带掩码)

{\bfseries{vwmulsu\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 op3\+: vuint8m1\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 op3\+: vuint8m2\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 op3\+: vuint8m4\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmulsu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_afa48a6f5889f0ff0021ca3b44771b868}\label{riscv__vector_8h_afa48a6f5889f0ff0021ca3b44771b868}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmulsu\_vv\_i32m2@{vwmulsu\_vv\_i32m2}}
\index{vwmulsu\_vv\_i32m2@{vwmulsu\_vv\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmulsu\_vv\_i32m2()}{vwmulsu\_vv\_i32m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m2\+\_\+t vwmulsu\+\_\+vv\+\_\+i32m2 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Widening Integer Multiply Instructions

{\bfseries{vwmulsu\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmulsu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ad80ff67329564fda7d66e6b1c98277be}\label{riscv__vector_8h_ad80ff67329564fda7d66e6b1c98277be}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmulsu\_vv\_i32m2\_m@{vwmulsu\_vv\_i32m2\_m}}
\index{vwmulsu\_vv\_i32m2\_m@{vwmulsu\_vv\_i32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmulsu\_vv\_i32m2\_m()}{vwmulsu\_vv\_i32m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m2\+\_\+t vwmulsu\+\_\+vv\+\_\+i32m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Widening Integer Multiply Instructions(带掩码)

{\bfseries{vwmulsu\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 op3\+: vuint16m1\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 op3\+: vuint16m2\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 op3\+: vuint16m4\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmulsu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_abc21bf34f7905eb052ce9c20a268b8de}\label{riscv__vector_8h_abc21bf34f7905eb052ce9c20a268b8de}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmulsu\_vx\_i16m2@{vwmulsu\_vx\_i16m2}}
\index{vwmulsu\_vx\_i16m2@{vwmulsu\_vx\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmulsu\_vx\_i16m2()}{vwmulsu\_vx\_i16m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m2\+\_\+t vwmulsu\+\_\+vx\+\_\+i16m2 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Widening Integer Multiply Instructions

{\bfseries{vwmulsu\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmulsu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ad973fda1c0fab62c39c05fd4ad1d2b4a}\label{riscv__vector_8h_ad973fda1c0fab62c39c05fd4ad1d2b4a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmulsu\_vx\_i16m2\_m@{vwmulsu\_vx\_i16m2\_m}}
\index{vwmulsu\_vx\_i16m2\_m@{vwmulsu\_vx\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmulsu\_vx\_i16m2\_m()}{vwmulsu\_vx\_i16m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m2\+\_\+t vwmulsu\+\_\+vx\+\_\+i16m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Widening Integer Multiply Instructions(带掩码)

{\bfseries{vwmulsu\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmulsu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a6f83208e2be659135c7d0749595756dc}\label{riscv__vector_8h_a6f83208e2be659135c7d0749595756dc}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmulsu\_vx\_i32m2@{vwmulsu\_vx\_i32m2}}
\index{vwmulsu\_vx\_i32m2@{vwmulsu\_vx\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmulsu\_vx\_i32m2()}{vwmulsu\_vx\_i32m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m2\+\_\+t vwmulsu\+\_\+vx\+\_\+i32m2 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Widening Integer Multiply Instructions

{\bfseries{vwmulsu\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmulsu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a55199ee3f9a2a7ce8860987a20c1484c}\label{riscv__vector_8h_a55199ee3f9a2a7ce8860987a20c1484c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmulsu\_vx\_i32m2\_m@{vwmulsu\_vx\_i32m2\_m}}
\index{vwmulsu\_vx\_i32m2\_m@{vwmulsu\_vx\_i32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmulsu\_vx\_i32m2\_m()}{vwmulsu\_vx\_i32m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m2\+\_\+t vwmulsu\+\_\+vx\+\_\+i32m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Widening Integer Multiply Instructions(带掩码)

{\bfseries{vwmulsu\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 op3\+: uint16\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 op3\+: uint16\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 op3\+: uint16\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmulsu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a1af3bd88af76c78dbd5e4a01986ff67b}\label{riscv__vector_8h_a1af3bd88af76c78dbd5e4a01986ff67b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmulu\_vv\_u16m2@{vwmulu\_vv\_u16m2}}
\index{vwmulu\_vv\_u16m2@{vwmulu\_vv\_u16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmulu\_vv\_u16m2()}{vwmulu\_vv\_u16m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m2\+\_\+t vwmulu\+\_\+vv\+\_\+u16m2 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Widening Integer Multiply Instructions

{\bfseries{vwmulu\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmulu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ae81eb9d82b17c4d66301a8567d3097ac}\label{riscv__vector_8h_ae81eb9d82b17c4d66301a8567d3097ac}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmulu\_vv\_u16m2\_m@{vwmulu\_vv\_u16m2\_m}}
\index{vwmulu\_vv\_u16m2\_m@{vwmulu\_vv\_u16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmulu\_vv\_u16m2\_m()}{vwmulu\_vv\_u16m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m2\+\_\+t vwmulu\+\_\+vv\+\_\+u16m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Widening Integer Multiply Instructions(带掩码)

{\bfseries{vwmulu\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 op3\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 op3\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 op3\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmulu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ad030c322a0f46e8db5754454a132c654}\label{riscv__vector_8h_ad030c322a0f46e8db5754454a132c654}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmulu\_vv\_u32m2@{vwmulu\_vv\_u32m2}}
\index{vwmulu\_vv\_u32m2@{vwmulu\_vv\_u32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmulu\_vv\_u32m2()}{vwmulu\_vv\_u32m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m2\+\_\+t vwmulu\+\_\+vv\+\_\+u32m2 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Widening Integer Multiply Instructions

{\bfseries{vwmulu\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmulu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ae6cadfc67a2914003ba1982866b55eb9}\label{riscv__vector_8h_ae6cadfc67a2914003ba1982866b55eb9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmulu\_vv\_u32m2\_m@{vwmulu\_vv\_u32m2\_m}}
\index{vwmulu\_vv\_u32m2\_m@{vwmulu\_vv\_u32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmulu\_vv\_u32m2\_m()}{vwmulu\_vv\_u32m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m2\+\_\+t vwmulu\+\_\+vv\+\_\+u32m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Widening Integer Multiply Instructions(带掩码)

{\bfseries{vwmulu\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 op3\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 op3\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 op3\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmulu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a78ac7acb581324974b7988a34008cbbc}\label{riscv__vector_8h_a78ac7acb581324974b7988a34008cbbc}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmulu\_vx\_u16m2@{vwmulu\_vx\_u16m2}}
\index{vwmulu\_vx\_u16m2@{vwmulu\_vx\_u16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmulu\_vx\_u16m2()}{vwmulu\_vx\_u16m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m2\+\_\+t vwmulu\+\_\+vx\+\_\+u16m2 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Widening Integer Multiply Instructions

{\bfseries{vwmulu\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmulu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_aebd849328a41f0dc69965cf6a567b1f2}\label{riscv__vector_8h_aebd849328a41f0dc69965cf6a567b1f2}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmulu\_vx\_u16m2\_m@{vwmulu\_vx\_u16m2\_m}}
\index{vwmulu\_vx\_u16m2\_m@{vwmulu\_vx\_u16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmulu\_vx\_u16m2\_m()}{vwmulu\_vx\_u16m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m2\+\_\+t vwmulu\+\_\+vx\+\_\+u16m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Widening Integer Multiply Instructions(带掩码)

{\bfseries{vwmulu\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 op3\+: uint8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmulu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_af602c00f2ea91daca60340efc728c54f}\label{riscv__vector_8h_af602c00f2ea91daca60340efc728c54f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmulu\_vx\_u32m2@{vwmulu\_vx\_u32m2}}
\index{vwmulu\_vx\_u32m2@{vwmulu\_vx\_u32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmulu\_vx\_u32m2()}{vwmulu\_vx\_u32m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m2\+\_\+t vwmulu\+\_\+vx\+\_\+u32m2 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Widening Integer Multiply Instructions

{\bfseries{vwmulu\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmulu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_aaa64be30dfab7568da403c52531ab4c9}\label{riscv__vector_8h_aaa64be30dfab7568da403c52531ab4c9}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwmulu\_vx\_u32m2\_m@{vwmulu\_vx\_u32m2\_m}}
\index{vwmulu\_vx\_u32m2\_m@{vwmulu\_vx\_u32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwmulu\_vx\_u32m2\_m()}{vwmulu\_vx\_u32m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m2\+\_\+t vwmulu\+\_\+vx\+\_\+u32m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Widening Integer Multiply Instructions(带掩码)

{\bfseries{vwmulu\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 op3\+: uint16\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 op3\+: uint16\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vmask\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 op3\+: uint16\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwmulu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_afde8168a8d86d16523a5a091582e991c}\label{riscv__vector_8h_afde8168a8d86d16523a5a091582e991c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwredsum\_vs\_i16m1@{vwredsum\_vs\_i16m1}}
\index{vwredsum\_vs\_i16m1@{vwredsum\_vs\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwredsum\_vs\_i16m1()}{vwredsum\_vs\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m2\+\_\+t vwredsum\+\_\+vs\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint32m2\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Signed}} sum reduction into double-\/width accumulator

{\bfseries{vwredsum\+\_\+vs\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwredsum.\+vs vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a4ec2b3c39e4fbdca808ac1827887c3ee}\label{riscv__vector_8h_a4ec2b3c39e4fbdca808ac1827887c3ee}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwredsum\_vs\_i16m1\_m@{vwredsum\_vs\_i16m1\_m}}
\index{vwredsum\_vs\_i16m1\_m@{vwredsum\_vs\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwredsum\_vs\_i16m1\_m()}{vwredsum\_vs\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m2\+\_\+t vwredsum\+\_\+vs\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint32m2\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Signed}} sum reduction into double-\/width accumulator(带掩码)

{\bfseries{vwredsum\+\_\+vs\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwredsum.\+vs vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a8ad49136f4580e9ee2ea953541ea871c}\label{riscv__vector_8h_a8ad49136f4580e9ee2ea953541ea871c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwredsum\_vs\_i8m1@{vwredsum\_vs\_i8m1}}
\index{vwredsum\_vs\_i8m1@{vwredsum\_vs\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwredsum\_vs\_i8m1()}{vwredsum\_vs\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m2\+\_\+t vwredsum\+\_\+vs\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint16m2\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Signed}} sum reduction into double-\/width accumulator

{\bfseries{vwredsum\+\_\+vs\+\_\+i8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwredsum.\+vs vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ad66867e46fd212a0b60ecb756f009a2b}\label{riscv__vector_8h_ad66867e46fd212a0b60ecb756f009a2b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwredsum\_vs\_i8m1\_m@{vwredsum\_vs\_i8m1\_m}}
\index{vwredsum\_vs\_i8m1\_m@{vwredsum\_vs\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwredsum\_vs\_i8m1\_m()}{vwredsum\_vs\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m2\+\_\+t vwredsum\+\_\+vs\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint16m2\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Signed}} sum reduction into double-\/width accumulator (带掩码)

{\bfseries{vwredsumu\+\_\+vs\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwredsum.\+vs vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_af5f167f39ade4a637d3c09219908f415}\label{riscv__vector_8h_af5f167f39ade4a637d3c09219908f415}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwredsumu\_vs\_u16m1@{vwredsumu\_vs\_u16m1}}
\index{vwredsumu\_vs\_u16m1@{vwredsumu\_vs\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwredsumu\_vs\_u16m1()}{vwredsumu\_vs\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m2\+\_\+t vwredsumu\+\_\+vs\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint32m2\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Unsigned}} sum reduction into double-\/width accumulator

{\bfseries{vwredsumu\+\_\+vs\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwredsumu.\+vs vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a5027f4c36d689d2cba41847038860544}\label{riscv__vector_8h_a5027f4c36d689d2cba41847038860544}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwredsumu\_vs\_u16m1\_m@{vwredsumu\_vs\_u16m1\_m}}
\index{vwredsumu\_vs\_u16m1\_m@{vwredsumu\_vs\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwredsumu\_vs\_u16m1\_m()}{vwredsumu\_vs\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m2\+\_\+t vwredsumu\+\_\+vs\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint32m2\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Unsigned}} sum reduction into double-\/width accumulator(带掩码)

{\bfseries{vwredsumu\+\_\+vs\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwredsumu.\+vs vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ad98e8fef07507ff041c33b49f2dc4248}\label{riscv__vector_8h_ad98e8fef07507ff041c33b49f2dc4248}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwredsumu\_vs\_u8m1@{vwredsumu\_vs\_u8m1}}
\index{vwredsumu\_vs\_u8m1@{vwredsumu\_vs\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwredsumu\_vs\_u8m1()}{vwredsumu\_vs\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m2\+\_\+t vwredsumu\+\_\+vs\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint16m2\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Unsigned}} sum reduction into double-\/width accumulator

{\bfseries{vwredsumu\+\_\+vs\+\_\+u8\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwredsumu.\+vs vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a9d250d7e97a6b57a6af4c6cc800b482f}\label{riscv__vector_8h_a9d250d7e97a6b57a6af4c6cc800b482f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwredsumu\_vs\_u8m1\_m@{vwredsumu\_vs\_u8m1\_m}}
\index{vwredsumu\_vs\_u8m1\_m@{vwredsumu\_vs\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwredsumu\_vs\_u8m1\_m()}{vwredsumu\_vs\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m2\+\_\+t vwredsumu\+\_\+vs\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint16m2\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Unsigned}} sum reduction into double-\/width accumulator (带掩码)

{\bfseries{vwredsumu\+\_\+vs\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vfloat32m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwredsumu.\+vs vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ab2b7d4565e149c8d719a256f33df6231}\label{riscv__vector_8h_ab2b7d4565e149c8d719a256f33df6231}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwsub\_vv\_i16m2@{vwsub\_vv\_i16m2}}
\index{vwsub\_vv\_i16m2@{vwsub\_vv\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwsub\_vv\_i16m2()}{vwsub\_vv\_i16m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m2\+\_\+t vwsub\+\_\+vv\+\_\+i16m2 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed integer add/subtract

{\bfseries{vwsub\+\_\+vv\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwsub.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ad0d8a6825ab2028c99ad897dba70145e}\label{riscv__vector_8h_ad0d8a6825ab2028c99ad897dba70145e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwsub\_vv\_i16m2\_m@{vwsub\_vv\_i16m2\_m}}
\index{vwsub\_vv\_i16m2\_m@{vwsub\_vv\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwsub\_vv\_i16m2\_m()}{vwsub\_vv\_i16m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m2\+\_\+t vwsub\+\_\+vv\+\_\+i16m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed integer add/subtract(带掩码)

{\bfseries{vwsub\+\_\+vv\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwsub.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ae04afb917424bb024b3a1e01cdd108cf}\label{riscv__vector_8h_ae04afb917424bb024b3a1e01cdd108cf}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwsub\_vv\_i32m2@{vwsub\_vv\_i32m2}}
\index{vwsub\_vv\_i32m2@{vwsub\_vv\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwsub\_vv\_i32m2()}{vwsub\_vv\_i32m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m2\+\_\+t vwsub\+\_\+vv\+\_\+i32m2 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed integer add/subtract

{\bfseries{vwsub\+\_\+vv\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwsub.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ab3372c442cbc2a20ff567e4bfad9a070}\label{riscv__vector_8h_ab3372c442cbc2a20ff567e4bfad9a070}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwsub\_vv\_i32m2\_m@{vwsub\_vv\_i32m2\_m}}
\index{vwsub\_vv\_i32m2\_m@{vwsub\_vv\_i32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwsub\_vv\_i32m2\_m()}{vwsub\_vv\_i32m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m2\+\_\+t vwsub\+\_\+vv\+\_\+i32m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed integer add/subtract(带掩码)

{\bfseries{vwsub\+\_\+vv\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwsub.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a0451323176f56a89cc062476af17fc7e}\label{riscv__vector_8h_a0451323176f56a89cc062476af17fc7e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwsub\_vx\_i16m2@{vwsub\_vx\_i16m2}}
\index{vwsub\_vx\_i16m2@{vwsub\_vx\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwsub\_vx\_i16m2()}{vwsub\_vx\_i16m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m2\+\_\+t vwsub\+\_\+vx\+\_\+i16m2 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed integer add/subtract

{\bfseries{vwsub\+\_\+vx\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwsub.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_aa9e6141ff4c26ac7352383c9196a6ae0}\label{riscv__vector_8h_aa9e6141ff4c26ac7352383c9196a6ae0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwsub\_vx\_i16m2\_m@{vwsub\_vx\_i16m2\_m}}
\index{vwsub\_vx\_i16m2\_m@{vwsub\_vx\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwsub\_vx\_i16m2\_m()}{vwsub\_vx\_i16m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m2\+\_\+t vwsub\+\_\+vx\+\_\+i16m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned integer add/subtract(带掩码)

{\bfseries{vwsub\+\_\+vx\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwsub.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a530262e7bf932aae0510324105d17adf}\label{riscv__vector_8h_a530262e7bf932aae0510324105d17adf}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwsub\_vx\_i32m2@{vwsub\_vx\_i32m2}}
\index{vwsub\_vx\_i32m2@{vwsub\_vx\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwsub\_vx\_i32m2()}{vwsub\_vx\_i32m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m2\+\_\+t vwsub\+\_\+vx\+\_\+i32m2 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed integer add/subtract

{\bfseries{vwsub\+\_\+vx\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwsub.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a19d416f6bcd0b38205f4b3fbd0554d9b}\label{riscv__vector_8h_a19d416f6bcd0b38205f4b3fbd0554d9b}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwsub\_vx\_i32m2\_m@{vwsub\_vx\_i32m2\_m}}
\index{vwsub\_vx\_i32m2\_m@{vwsub\_vx\_i32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwsub\_vx\_i32m2\_m()}{vwsub\_vx\_i32m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m2\+\_\+t vwsub\+\_\+vx\+\_\+i32m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned integer add/subtract(带掩码)

{\bfseries{vwsub\+\_\+vx\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwsub.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a8a5ad51be271362b46bb9a0b87dd0b66}\label{riscv__vector_8h_a8a5ad51be271362b46bb9a0b87dd0b66}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwsub\_wv\_i16m2@{vwsub\_wv\_i16m2}}
\index{vwsub\_wv\_i16m2@{vwsub\_wv\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwsub\_wv\_i16m2()}{vwsub\_wv\_i16m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m2\+\_\+t vwsub\+\_\+wv\+\_\+i16m2 (\begin{DoxyParamCaption}\item[{vint16m2\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed integer add/subtract

{\bfseries{vwsub\+\_\+wv\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwsub.\+wv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_af5eeff62cd817f96435cefdfeb9a8b8f}\label{riscv__vector_8h_af5eeff62cd817f96435cefdfeb9a8b8f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwsub\_wv\_i16m2\_m@{vwsub\_wv\_i16m2\_m}}
\index{vwsub\_wv\_i16m2\_m@{vwsub\_wv\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwsub\_wv\_i16m2\_m()}{vwsub\_wv\_i16m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m2\+\_\+t vwsub\+\_\+wv\+\_\+i16m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m2\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed integer add/subtract(带掩码)

{\bfseries{vwsub\+\_\+wv\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwsub.\+wv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_ae148c460b89c4e2fb2acefcd642bbd17}\label{riscv__vector_8h_ae148c460b89c4e2fb2acefcd642bbd17}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwsub\_wv\_i32m2@{vwsub\_wv\_i32m2}}
\index{vwsub\_wv\_i32m2@{vwsub\_wv\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwsub\_wv\_i32m2()}{vwsub\_wv\_i32m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m2\+\_\+t vwsub\+\_\+wv\+\_\+i32m2 (\begin{DoxyParamCaption}\item[{vint32m2\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed integer add/subtract

{\bfseries{vwsub\+\_\+wv\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwsub.\+wv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a43dabed9c43bcb81490448e96c5e2b28}\label{riscv__vector_8h_a43dabed9c43bcb81490448e96c5e2b28}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwsub\_wv\_i32m2\_m@{vwsub\_wv\_i32m2\_m}}
\index{vwsub\_wv\_i32m2\_m@{vwsub\_wv\_i32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwsub\_wv\_i32m2\_m()}{vwsub\_wv\_i32m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m2\+\_\+t vwsub\+\_\+wv\+\_\+i32m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m2\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed integer add/subtract(带掩码)

{\bfseries{vwsub\+\_\+wv\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwsub.\+wv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a562daa5e5666a5e51010b0448736f574}\label{riscv__vector_8h_a562daa5e5666a5e51010b0448736f574}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwsub\_wx\_i16m2@{vwsub\_wx\_i16m2}}
\index{vwsub\_wx\_i16m2@{vwsub\_wx\_i16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwsub\_wx\_i16m2()}{vwsub\_wx\_i16m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m2\+\_\+t vwsub\+\_\+wx\+\_\+i16m2 (\begin{DoxyParamCaption}\item[{vint16m2\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed integer add/subtract

{\bfseries{vwsub\+\_\+wx\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwsub.\+wx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ad7611adf70e3f7be743d517b83d63c24}\label{riscv__vector_8h_ad7611adf70e3f7be743d517b83d63c24}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwsub\_wx\_i16m2\_m@{vwsub\_wx\_i16m2\_m}}
\index{vwsub\_wx\_i16m2\_m@{vwsub\_wx\_i16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwsub\_wx\_i16m2\_m()}{vwsub\_wx\_i16m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m2\+\_\+t vwsub\+\_\+wx\+\_\+i16m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m2\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed integer add/subtract

{\bfseries{vwsub\+\_\+wx\+\_\+i16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值： vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwsub.\+wx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_aed4a3e6ed1ad5ca668f6041cec5023c6}\label{riscv__vector_8h_aed4a3e6ed1ad5ca668f6041cec5023c6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwsub\_wx\_i32m2@{vwsub\_wx\_i32m2}}
\index{vwsub\_wx\_i32m2@{vwsub\_wx\_i32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwsub\_wx\_i32m2()}{vwsub\_wx\_i32m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m2\+\_\+t vwsub\+\_\+wx\+\_\+i32m2 (\begin{DoxyParamCaption}\item[{vint32m2\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed integer add/subtract

{\bfseries{vwsub\+\_\+wx\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwsub.\+wx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_abe4ba0ead616813d5bb01ce7bacf4a55}\label{riscv__vector_8h_abe4ba0ead616813d5bb01ce7bacf4a55}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwsub\_wx\_i32m2\_m@{vwsub\_wx\_i32m2\_m}}
\index{vwsub\_wx\_i32m2\_m@{vwsub\_wx\_i32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwsub\_wx\_i32m2\_m()}{vwsub\_wx\_i32m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m2\+\_\+t vwsub\+\_\+wx\+\_\+i32m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m2\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed integer add/subtract

{\bfseries{vwsub\+\_\+wx\+\_\+i32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值： vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwsub.\+wx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_adad97f25c96c88a64b4801a0e6fe1d5f}\label{riscv__vector_8h_adad97f25c96c88a64b4801a0e6fe1d5f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwsubu\_vv\_u16m2@{vwsubu\_vv\_u16m2}}
\index{vwsubu\_vv\_u16m2@{vwsubu\_vv\_u16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwsubu\_vv\_u16m2()}{vwsubu\_vv\_u16m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m2\+\_\+t vwsubu\+\_\+vv\+\_\+u16m2 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned integer add/subtract

{\bfseries{vwsubu\+\_\+vv\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwsubu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ab868fb8ed9b9077a924460f50a3582d7}\label{riscv__vector_8h_ab868fb8ed9b9077a924460f50a3582d7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwsubu\_vv\_u16m2\_m@{vwsubu\_vv\_u16m2\_m}}
\index{vwsubu\_vv\_u16m2\_m@{vwsubu\_vv\_u16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwsubu\_vv\_u16m2\_m()}{vwsubu\_vv\_u16m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m2\+\_\+t vwsubu\+\_\+vv\+\_\+u16m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned integer add/subtract(带掩码)

{\bfseries{vwsubu\+\_\+vv\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwsubu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_affefd30767473bc654c37aee2f87ae6a}\label{riscv__vector_8h_affefd30767473bc654c37aee2f87ae6a}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwsubu\_vv\_u32m2@{vwsubu\_vv\_u32m2}}
\index{vwsubu\_vv\_u32m2@{vwsubu\_vv\_u32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwsubu\_vv\_u32m2()}{vwsubu\_vv\_u32m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m2\+\_\+t vwsubu\+\_\+vv\+\_\+u32m2 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned integer add/subtract

{\bfseries{vwsubu\+\_\+vv\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwsubu.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a2e32ed123dcd2232e471a0772e847fee}\label{riscv__vector_8h_a2e32ed123dcd2232e471a0772e847fee}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwsubu\_vv\_u32m2\_m@{vwsubu\_vv\_u32m2\_m}}
\index{vwsubu\_vv\_u32m2\_m@{vwsubu\_vv\_u32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwsubu\_vv\_u32m2\_m()}{vwsubu\_vv\_u32m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m2\+\_\+t vwsubu\+\_\+vv\+\_\+u32m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned integer add/subtract(带掩码)

{\bfseries{vwsubu\+\_\+vv\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwsubu.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_acda7a81cff090850b7621d23fce1e5c4}\label{riscv__vector_8h_acda7a81cff090850b7621d23fce1e5c4}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwsubu\_vx\_u16m2@{vwsubu\_vx\_u16m2}}
\index{vwsubu\_vx\_u16m2@{vwsubu\_vx\_u16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwsubu\_vx\_u16m2()}{vwsubu\_vx\_u16m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m2\+\_\+t vwsubu\+\_\+vx\+\_\+u16m2 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned integer add/subtract

{\bfseries{vwsubu\+\_\+vx\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwsubu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a5164a1944ac490fee63349ebaa859a3f}\label{riscv__vector_8h_a5164a1944ac490fee63349ebaa859a3f}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwsubu\_vx\_u16m2\_m@{vwsubu\_vx\_u16m2\_m}}
\index{vwsubu\_vx\_u16m2\_m@{vwsubu\_vx\_u16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwsubu\_vx\_u16m2\_m()}{vwsubu\_vx\_u16m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m2\+\_\+t vwsubu\+\_\+vx\+\_\+u16m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned integer add/subtract(带掩码)

{\bfseries{vwsubu\+\_\+vx\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwsubu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a79f3c556778b4c260d153c257efe20ba}\label{riscv__vector_8h_a79f3c556778b4c260d153c257efe20ba}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwsubu\_vx\_u32m2@{vwsubu\_vx\_u32m2}}
\index{vwsubu\_vx\_u32m2@{vwsubu\_vx\_u32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwsubu\_vx\_u32m2()}{vwsubu\_vx\_u32m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m2\+\_\+t vwsubu\+\_\+vx\+\_\+u32m2 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned integer add/subtract

{\bfseries{vwsubu\+\_\+vx\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwsubu.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a3f5341a76627aad9a4fad6dfdeaa2e53}\label{riscv__vector_8h_a3f5341a76627aad9a4fad6dfdeaa2e53}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwsubu\_vx\_u32m2\_m@{vwsubu\_vx\_u32m2\_m}}
\index{vwsubu\_vx\_u32m2\_m@{vwsubu\_vx\_u32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwsubu\_vx\_u32m2\_m()}{vwsubu\_vx\_u32m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m2\+\_\+t vwsubu\+\_\+vx\+\_\+u32m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned integer add/subtract(带掩码)

{\bfseries{vwsubu\+\_\+vx\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwsubu.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a17593845df4cbefe1da78c30fe246b0e}\label{riscv__vector_8h_a17593845df4cbefe1da78c30fe246b0e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwsubu\_wv\_u16m2@{vwsubu\_wv\_u16m2}}
\index{vwsubu\_wv\_u16m2@{vwsubu\_wv\_u16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwsubu\_wv\_u16m2()}{vwsubu\_wv\_u16m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m2\+\_\+t vwsubu\+\_\+wv\+\_\+u16m2 (\begin{DoxyParamCaption}\item[{vuint16m2\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed uinteger add/subtract

{\bfseries{vwsubu\+\_\+wv\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwsubu.\+wv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_aca46519430f8ac029a84dd2003b185ad}\label{riscv__vector_8h_aca46519430f8ac029a84dd2003b185ad}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwsubu\_wv\_u16m2\_m@{vwsubu\_wv\_u16m2\_m}}
\index{vwsubu\_wv\_u16m2\_m@{vwsubu\_wv\_u16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwsubu\_wv\_u16m2\_m()}{vwsubu\_wv\_u16m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m2\+\_\+t vwsubu\+\_\+wv\+\_\+u16m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m2\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned integer add/subtract(带掩码)

{\bfseries{vwsubu\+\_\+wv\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwsubu.\+wv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_adac5c6408211a5844553600d93f97584}\label{riscv__vector_8h_adac5c6408211a5844553600d93f97584}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwsubu\_wv\_u32m2@{vwsubu\_wv\_u32m2}}
\index{vwsubu\_wv\_u32m2@{vwsubu\_wv\_u32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwsubu\_wv\_u32m2()}{vwsubu\_wv\_u32m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m2\+\_\+t vwsubu\+\_\+wv\+\_\+u32m2 (\begin{DoxyParamCaption}\item[{vuint32m2\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed uinteger add/subtract

{\bfseries{vwsubu\+\_\+wv\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwsubu.\+wv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a0fd06adedc07e7061c056a3da8032236}\label{riscv__vector_8h_a0fd06adedc07e7061c056a3da8032236}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwsubu\_wv\_u32m2\_m@{vwsubu\_wv\_u32m2\_m}}
\index{vwsubu\_wv\_u32m2\_m@{vwsubu\_wv\_u32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwsubu\_wv\_u32m2\_m()}{vwsubu\_wv\_u32m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m2\+\_\+t vwsubu\+\_\+wv\+\_\+u32m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m2\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned integer add/subtract(带掩码)

{\bfseries{vwsubu\+\_\+wv\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwsubu.\+wv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_af8821f852b171c11b7afb00a762ff4a7}\label{riscv__vector_8h_af8821f852b171c11b7afb00a762ff4a7}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwsubu\_wx\_u16m2@{vwsubu\_wx\_u16m2}}
\index{vwsubu\_wx\_u16m2@{vwsubu\_wx\_u16m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwsubu\_wx\_u16m2()}{vwsubu\_wx\_u16m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m2\+\_\+t vwsubu\+\_\+wx\+\_\+u16m2 (\begin{DoxyParamCaption}\item[{vuint16m2\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed uinteger add/subtract

{\bfseries{vwsubu\+\_\+wx\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwsubu.\+wx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ad9a48ddbcbf2dca8e186e09c4803a1f0}\label{riscv__vector_8h_ad9a48ddbcbf2dca8e186e09c4803a1f0}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwsubu\_wx\_u16m2\_m@{vwsubu\_wx\_u16m2\_m}}
\index{vwsubu\_wx\_u16m2\_m@{vwsubu\_wx\_u16m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwsubu\_wx\_u16m2\_m()}{vwsubu\_wx\_u16m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m2\+\_\+t vwsubu\+\_\+wx\+\_\+u16m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m2\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned integer add/subtract(带掩码)

{\bfseries{vwsubu\+\_\+wx\+\_\+u16\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值： vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwsubu.\+wx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_ab9c0ab6d31e1fb68cba151199cd3dc52}\label{riscv__vector_8h_ab9c0ab6d31e1fb68cba151199cd3dc52}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwsubu\_wx\_u32m2@{vwsubu\_wx\_u32m2}}
\index{vwsubu\_wx\_u32m2@{vwsubu\_wx\_u32m2}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwsubu\_wx\_u32m2()}{vwsubu\_wx\_u32m2()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m2\+\_\+t vwsubu\+\_\+wx\+\_\+u32m2 (\begin{DoxyParamCaption}\item[{vuint32m2\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} signed uinteger add/subtract

{\bfseries{vwsubu\+\_\+wx\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwsubu.\+wx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a94fb68849efc19bf1703e1cc3a7678cc}\label{riscv__vector_8h_a94fb68849efc19bf1703e1cc3a7678cc}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vwsubu\_wx\_u32m2\_m@{vwsubu\_wx\_u32m2\_m}}
\index{vwsubu\_wx\_u32m2\_m@{vwsubu\_wx\_u32m2\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vwsubu\_wx\_u32m2\_m()}{vwsubu\_wx\_u32m2\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m2\+\_\+t vwsubu\+\_\+wx\+\_\+u32m2\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m2\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Widening}} unsigned integer add/subtract(带掩码)

{\bfseries{vwsubu\+\_\+wx\+\_\+u32\+:}} 

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值： vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vwsubu.\+wx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_ad885de8a4c6d8a882edeb5b8b4503216}\label{riscv__vector_8h_ad885de8a4c6d8a882edeb5b8b4503216}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vv\_i16m1@{vxor\_vv\_i16m1}}
\index{vxor\_vv\_i16m1@{vxor\_vv\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vv\_i16m1()}{vxor\_vv\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vxor\+\_\+vv\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vxor\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vxor.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_af7c0a6b3cbab7f9f3eadee7898d9b292}\label{riscv__vector_8h_af7c0a6b3cbab7f9f3eadee7898d9b292}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vv\_i16m1\_m@{vxor\_vv\_i16m1\_m}}
\index{vxor\_vv\_i16m1\_m@{vxor\_vv\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vv\_i16m1\_m()}{vxor\_vv\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vxor\+\_\+vv\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{vint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vxor\+\_\+vv\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: vint16m1\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: vint16m2\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: vint16m4\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: vint16m8\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vxor.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a6e9c3144ace0f23eb4c69ac83bf7fe88}\label{riscv__vector_8h_a6e9c3144ace0f23eb4c69ac83bf7fe88}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vv\_i32m1@{vxor\_vv\_i32m1}}
\index{vxor\_vv\_i32m1@{vxor\_vv\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vv\_i32m1()}{vxor\_vv\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vxor\+\_\+vv\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vxor\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vxor.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_ac9afa66b5fe53ed7500838500aec9ac8}\label{riscv__vector_8h_ac9afa66b5fe53ed7500838500aec9ac8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vv\_i32m1\_m@{vxor\_vv\_i32m1\_m}}
\index{vxor\_vv\_i32m1\_m@{vxor\_vv\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vv\_i32m1\_m()}{vxor\_vv\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vxor\+\_\+vv\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{vint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vxor\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: vint32m1\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: vint32m2\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: vint32m4\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: vint32m8\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vxor.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a61c26e3678fbb094f1e9cc520debb2b8}\label{riscv__vector_8h_a61c26e3678fbb094f1e9cc520debb2b8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vv\_i8m1@{vxor\_vv\_i8m1}}
\index{vxor\_vv\_i8m1@{vxor\_vv\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vv\_i8m1()}{vxor\_vv\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vxor\+\_\+vv\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vxor\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vxor.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a30b02eab65ce3a015ed43d799d937e2d}\label{riscv__vector_8h_a30b02eab65ce3a015ed43d799d937e2d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vv\_i8m1\_m@{vxor\_vv\_i8m1\_m}}
\index{vxor\_vv\_i8m1\_m@{vxor\_vv\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vv\_i8m1\_m()}{vxor\_vv\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vxor\+\_\+vv\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{vint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vxor\+\_\+vv\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: vint8m1\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: vint8m2\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: vint8m4\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: vint8m8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vxor.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_aacb492c830d21be31b2a8d5f536a92bc}\label{riscv__vector_8h_aacb492c830d21be31b2a8d5f536a92bc}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vv\_u16m1@{vxor\_vv\_u16m1}}
\index{vxor\_vv\_u16m1@{vxor\_vv\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vv\_u16m1()}{vxor\_vv\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vxor\+\_\+vv\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vxor\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vxor.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_aa1f2196fb1fad093206920ff2d6f4568}\label{riscv__vector_8h_aa1f2196fb1fad093206920ff2d6f4568}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vv\_u16m1\_m@{vxor\_vv\_u16m1\_m}}
\index{vxor\_vv\_u16m1\_m@{vxor\_vv\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vv\_u16m1\_m()}{vxor\_vv\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vxor\+\_\+vv\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{vuint16m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vxor\+\_\+vv\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: vuint16m1\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: vuint16m2\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: vuint16m4\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: vuint16m8\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vxor.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_aa6279a189cb175e9142510bab498912d}\label{riscv__vector_8h_aa6279a189cb175e9142510bab498912d}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vv\_u32m1@{vxor\_vv\_u32m1}}
\index{vxor\_vv\_u32m1@{vxor\_vv\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vv\_u32m1()}{vxor\_vv\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vxor\+\_\+vv\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vxor\+\_\+vv\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vxor.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_a635b034d075876a0c751e50b862d5901}\label{riscv__vector_8h_a635b034d075876a0c751e50b862d5901}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vv\_u32m1\_m@{vxor\_vv\_u32m1\_m}}
\index{vxor\_vv\_u32m1\_m@{vxor\_vv\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vv\_u32m1\_m()}{vxor\_vv\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vxor\+\_\+vv\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{vuint32m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vxor\+\_\+vv\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: vuint32m1\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: vuint32m2\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: vuint32m4\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: vuint32m8\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vxor.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a9fddceed773b72a361b600bb9f0a3d62}\label{riscv__vector_8h_a9fddceed773b72a361b600bb9f0a3d62}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vv\_u8m1@{vxor\_vv\_u8m1}}
\index{vxor\_vv\_u8m1@{vxor\_vv\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vv\_u8m1()}{vxor\_vv\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vxor\+\_\+vv\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vxor\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vxor.\+vv vd, vs2, vs1 \mbox{\Hypertarget{riscv__vector_8h_acbdae0e27e7fab64eac23cdbff11b07e}\label{riscv__vector_8h_acbdae0e27e7fab64eac23cdbff11b07e}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vv\_u8m1\_m@{vxor\_vv\_u8m1\_m}}
\index{vxor\_vv\_u8m1\_m@{vxor\_vv\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vv\_u8m1\_m()}{vxor\_vv\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vxor\+\_\+vv\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{vuint8m1\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vxor\+\_\+vv\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: vuint8m1\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: vuint8m2\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: vuint8m4\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: vuint8m8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vxor.\+vv vd, vs2, vs1, vm \mbox{\Hypertarget{riscv__vector_8h_a3b1ef5f16cfed7b806bc98b8fc676796}\label{riscv__vector_8h_a3b1ef5f16cfed7b806bc98b8fc676796}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vx\_i16m1@{vxor\_vx\_i16m1}}
\index{vxor\_vx\_i16m1@{vxor\_vx\_i16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vx\_i16m1()}{vxor\_vx\_i16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vxor\+\_\+vx\+\_\+i16m1 (\begin{DoxyParamCaption}\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vxor\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vxor.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a494a8c1e9f3410cb6c16d0b8c8cee6fd}\label{riscv__vector_8h_a494a8c1e9f3410cb6c16d0b8c8cee6fd}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vx\_i16m1\_m@{vxor\_vx\_i16m1\_m}}
\index{vxor\_vx\_i16m1\_m@{vxor\_vx\_i16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vx\_i16m1\_m()}{vxor\_vx\_i16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint16m1\+\_\+t vxor\+\_\+vx\+\_\+i16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint16m1\+\_\+t}]{op1,  }\item[{int16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vxor\+\_\+vx\+\_\+i16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m1\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m2\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m4\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint16m8\+\_\+t ~\newline
 op2\+: int16\+\_\+t ~\newline
 返回值：vint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vxor.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_acc7da33358e9797a9f8569697e644393}\label{riscv__vector_8h_acc7da33358e9797a9f8569697e644393}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vx\_i32m1@{vxor\_vx\_i32m1}}
\index{vxor\_vx\_i32m1@{vxor\_vx\_i32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vx\_i32m1()}{vxor\_vx\_i32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vxor\+\_\+vx\+\_\+i32m1 (\begin{DoxyParamCaption}\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vxor\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vxor.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_ad825e125d4438315057513bec60d4f84}\label{riscv__vector_8h_ad825e125d4438315057513bec60d4f84}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vx\_i32m1\_m@{vxor\_vx\_i32m1\_m}}
\index{vxor\_vx\_i32m1\_m@{vxor\_vx\_i32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vx\_i32m1\_m()}{vxor\_vx\_i32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint32m1\+\_\+t vxor\+\_\+vx\+\_\+i32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint32m1\+\_\+t}]{op1,  }\item[{int32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vxor\+\_\+vx\+\_\+i32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m1\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m2\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m4\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint32m8\+\_\+t ~\newline
 op2\+: int32\+\_\+t ~\newline
 返回值：vint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vxor.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a157867962ab486c4f05a6beb545fc900}\label{riscv__vector_8h_a157867962ab486c4f05a6beb545fc900}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vx\_i8m1@{vxor\_vx\_i8m1}}
\index{vxor\_vx\_i8m1@{vxor\_vx\_i8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vx\_i8m1()}{vxor\_vx\_i8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vxor\+\_\+vx\+\_\+i8m1 (\begin{DoxyParamCaption}\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vxor\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vxor.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a9fdba662e80925edddd965a67ae728b6}\label{riscv__vector_8h_a9fdba662e80925edddd965a67ae728b6}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vx\_i8m1\_m@{vxor\_vx\_i8m1\_m}}
\index{vxor\_vx\_i8m1\_m@{vxor\_vx\_i8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vx\_i8m1\_m()}{vxor\_vx\_i8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vint8m1\+\_\+t vxor\+\_\+vx\+\_\+i8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vint8m1\+\_\+t}]{op1,  }\item[{int8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vxor\+\_\+vx\+\_\+i8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m1\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m2\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m4\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vint8m8\+\_\+t ~\newline
 op2\+: int8\+\_\+t ~\newline
 返回值：vint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vxor.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a7bd1ed8ba34fd69786e6bf6d2620c62c}\label{riscv__vector_8h_a7bd1ed8ba34fd69786e6bf6d2620c62c}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vx\_u16m1@{vxor\_vx\_u16m1}}
\index{vxor\_vx\_u16m1@{vxor\_vx\_u16m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vx\_u16m1()}{vxor\_vx\_u16m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vxor\+\_\+vx\+\_\+u16m1 (\begin{DoxyParamCaption}\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vxor\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vxor.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a82af311d350b9d1c9d8a050aa0774e45}\label{riscv__vector_8h_a82af311d350b9d1c9d8a050aa0774e45}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vx\_u16m1\_m@{vxor\_vx\_u16m1\_m}}
\index{vxor\_vx\_u16m1\_m@{vxor\_vx\_u16m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vx\_u16m1\_m()}{vxor\_vx\_u16m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint16m1\+\_\+t vxor\+\_\+vx\+\_\+u16m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint16m1\+\_\+t}]{op1,  }\item[{uint16\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vxor\+\_\+vx\+\_\+u16：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m1\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m2\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m4\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint16m8\+\_\+t ~\newline
 op2\+: uint16\+\_\+t ~\newline
 返回值：vuint16m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vxor.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_afdf692d8d6b1a71fc4a6132b75247909}\label{riscv__vector_8h_afdf692d8d6b1a71fc4a6132b75247909}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vx\_u32m1@{vxor\_vx\_u32m1}}
\index{vxor\_vx\_u32m1@{vxor\_vx\_u32m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vx\_u32m1()}{vxor\_vx\_u32m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vxor\+\_\+vx\+\_\+u32m1 (\begin{DoxyParamCaption}\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vxor\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} =8 ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vxor.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a5a5fdf9531619a2a239d3cf9bb0dffc8}\label{riscv__vector_8h_a5a5fdf9531619a2a239d3cf9bb0dffc8}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vx\_u32m1\_m@{vxor\_vx\_u32m1\_m}}
\index{vxor\_vx\_u32m1\_m@{vxor\_vx\_u32m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vx\_u32m1\_m()}{vxor\_vx\_u32m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint32m1\+\_\+t vxor\+\_\+vx\+\_\+u32m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint32m1\+\_\+t}]{op1,  }\item[{uint32\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vxor\+\_\+vx\+\_\+u32：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m1\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m2\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m4\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint32m8\+\_\+t ~\newline
 op2\+: uint32\+\_\+t ~\newline
 返回值：vuint32m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vxor.\+vx vd, vs2, rs1, vm \mbox{\Hypertarget{riscv__vector_8h_a741df8dd3be535029f36b8bd81f63151}\label{riscv__vector_8h_a741df8dd3be535029f36b8bd81f63151}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vx\_u8m1@{vxor\_vx\_u8m1}}
\index{vxor\_vx\_u8m1@{vxor\_vx\_u8m1}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vx\_u8m1()}{vxor\_vx\_u8m1()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vxor\+\_\+vx\+\_\+u8m1 (\begin{DoxyParamCaption}\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions

{\bfseries{vxor\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vxor.\+vx vd, vs2, rs1 \mbox{\Hypertarget{riscv__vector_8h_a692a29da0c8ca5f3857dd57af5ae1ee5}\label{riscv__vector_8h_a692a29da0c8ca5f3857dd57af5ae1ee5}} 
\index{riscv\_vector.h@{riscv\_vector.h}!vxor\_vx\_u8m1\_m@{vxor\_vx\_u8m1\_m}}
\index{vxor\_vx\_u8m1\_m@{vxor\_vx\_u8m1\_m}!riscv\_vector.h@{riscv\_vector.h}}
\doxysubsubsection{\texorpdfstring{vxor\_vx\_u8m1\_m()}{vxor\_vx\_u8m1\_m()}}
{\footnotesize\ttfamily \+\_\+\+\_\+rv32 vuint8m1\+\_\+t vxor\+\_\+vx\+\_\+u8m1\+\_\+m (\begin{DoxyParamCaption}\item[{vmask\+\_\+t}]{mask,  }\item[{vuint8m1\+\_\+t}]{op1,  }\item[{uint8\+\_\+t}]{op2 }\end{DoxyParamCaption})}

~\newline
{\bfseries{Vector}} Bitwise Logical Instructions (带掩码)

{\bfseries{vxor\+\_\+vx\+\_\+u8：}} 

{\bfseries{L\+M\+UL}} = 1 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m1\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m1\+\_\+t

{\bfseries{L\+M\+UL}} = 2 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m2\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m2\+\_\+t

{\bfseries{L\+M\+UL}} = 4 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m4\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m4\+\_\+t

{\bfseries{L\+M\+UL}} = 8 ~\newline
 mask\+: vmask\+\_\+t ~\newline
 op1\+: vuint8m8\+\_\+t ~\newline
 op2\+: uint8\+\_\+t ~\newline
 返回值：vuint8m8\+\_\+t

{\bfseries{汇编指令：}} ~\newline
 vxor.\+vx vd, vs2, rs1, vm 