#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jan 30 11:49:58 2023
# Process ID: 18948
# Current directory: C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/design_1_kato_top_0_2_synth_1
# Command line: vivado.exe -log design_1_kato_top_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_kato_top_0_2.tcl
# Log file: C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/design_1_kato_top_0_2_synth_1/design_1_kato_top_0_2.vds
# Journal file: C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/design_1_kato_top_0_2_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_kato_top_0_2.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1143.699 ; gain = 0.000
Command: synth_design -top design_1_kato_top_0_2 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_kato_top_0_2' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15768
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1143.699 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_kato_top_0_2' [c:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.gen/sources_1/bd/design_1/ip/design_1_kato_top_0_2/synth/design_1_kato_top_0_2.v:58]
INFO: [Synth 8-6157] synthesizing module 'kato_top' [C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.srcs/sources_1/imports/kato/kato_top.v:1]
	Parameter HBCOUNT bound to: 50000000 - type: integer 
	Parameter PWM_COUNT_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pwm_mod' [C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.srcs/sources_1/imports/kato/my_ver_lib.v:155]
	Parameter PWM_COUNT_SIZE bound to: 32 - type: integer 
	Parameter SAMPLING_CNT bound to: 1 - type: integer 
	Parameter SAMPLING_CNT_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pwm_mod' (1#1) [C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.srcs/sources_1/imports/kato/my_ver_lib.v:155]
INFO: [Synth 8-6155] done synthesizing module 'kato_top' (2#1) [C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.srcs/sources_1/imports/kato/kato_top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_kato_top_0_2' (3#1) [c:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.gen/sources_1/bd/design_1/ip/design_1_kato_top_0_2/synth/design_1_kato_top_0_2.v:58]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1143.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1143.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1143.699 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1143.699 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  17 Input   32 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 17    
	  17 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 1143.699 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 1143.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 1143.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:49 . Memory (MB): peak = 1143.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:49 . Memory (MB): peak = 1143.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:49 . Memory (MB): peak = 1143.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:49 . Memory (MB): peak = 1143.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:49 . Memory (MB): peak = 1143.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:49 . Memory (MB): peak = 1143.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   105|
|2     |LUT1   |    17|
|3     |LUT2   |   152|
|4     |LUT3   |    36|
|5     |LUT4   |   107|
|6     |LUT5   |     5|
|7     |LUT6   |    32|
|8     |FDRE   |   321|
+------+-------+------+

Report Instance Areas: 
+------+---------------+----------+------+
|      |Instance       |Module    |Cells |
+------+---------------+----------+------+
|1     |top            |          |   775|
|2     |  inst         |kato_top  |   775|
|3     |    pwm_inst_0 |pwm_mod   |   171|
|4     |    pwm_inst_1 |pwm_mod_0 |   171|
|5     |    pwm_inst_2 |pwm_mod_1 |   171|
|6     |    pwm_inst_3 |pwm_mod_2 |   171|
+------+---------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:49 . Memory (MB): peak = 1143.699 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:49 . Memory (MB): peak = 1143.699 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:49 . Memory (MB): peak = 1143.699 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1151.090 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 105 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1255.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:01:07 . Memory (MB): peak = 1255.273 ; gain = 111.574
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/design_1_kato_top_0_2_synth_1/design_1_kato_top_0_2.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 1657.164 ; gain = 401.891
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/SidRay/Documents/topper/projs/git/spg_ecu/spg_ecu.runs/design_1_kato_top_0_2_synth_1/design_1_kato_top_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_kato_top_0_2_utilization_synth.rpt -pb design_1_kato_top_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 30 11:51:54 2023...
