NDFramePage.OnPageTitleLoaded("File3:mvau_stream_timesim_tb_v3.sv","mvau_stream_timesim_tb_v3.sv");NDSummary.OnSummaryLoaded("File3:mvau_stream_timesim_tb_v3.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Groups","Group"],["Module","Module"],["Signals","Signal"]],[[192,0,1,"Module","Module"],[193,0,2,"<span class=\"Qualifier\">mvau_stream_tb_v2.</span>&#8203;sv (testbench)","mvau_stream_tb_v2.sv"],[194,0,1,"Signals","Signals"],[195,0,3,"rst_n","rst_n"],[196,0,3,"in_v","in_v"],[197,0,3,"weights","weights"],[198,0,3,"in_wgt","in_wgt"],[199,0,3,"in_mat","in_mat"],[200,0,3,"in_act","in_act"],[201,0,3,"mvau_beh","mvau_beh"],[202,0,3,"out_v","out_v"],[203,0,3,"out","out"],[204,0,3,"out_packed","out_packed"],[205,0,3,"test_count","test_count"],[206,0,1,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[207,0,0,"CLK_GEN","CLK_GEN"],[208,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[209,0,0,"INP_ACT_MAT_GEN","INP_ACT_MAT_GEN"],[210,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"]]);