###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        51788   # Number of WRITE/WRITEP commands
num_reads_done                 =       524197   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       420767   # Number of read row buffer hits
num_read_cmds                  =       524197   # Number of READ/READP commands
num_writes_done                =        51788   # Number of read requests issued
num_write_row_hits             =        29669   # Number of write row buffer hits
num_act_cmds                   =       125947   # Number of ACT commands
num_pre_cmds                   =       125918   # Number of PRE commands
num_ondemand_pres              =       104204   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9208689   # Cyles of rank active rank.0
rank_active_cycles.1           =      8839757   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       791311   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1160243   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       536621   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5551   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1803   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2725   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2535   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          789   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          775   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1342   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2428   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2151   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19265   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =           32   # Write cmd latency (cycles)
write_latency[40-59]           =           29   # Write cmd latency (cycles)
write_latency[60-79]           =          139   # Write cmd latency (cycles)
write_latency[80-99]           =          251   # Write cmd latency (cycles)
write_latency[100-119]         =          503   # Write cmd latency (cycles)
write_latency[120-139]         =          889   # Write cmd latency (cycles)
write_latency[140-159]         =         1190   # Write cmd latency (cycles)
write_latency[160-179]         =         1641   # Write cmd latency (cycles)
write_latency[180-199]         =         1955   # Write cmd latency (cycles)
write_latency[200-]            =        45156   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       224451   # Read request latency (cycles)
read_latency[40-59]            =        72522   # Read request latency (cycles)
read_latency[60-79]            =        73570   # Read request latency (cycles)
read_latency[80-99]            =        28626   # Read request latency (cycles)
read_latency[100-119]          =        21362   # Read request latency (cycles)
read_latency[120-139]          =        16211   # Read request latency (cycles)
read_latency[140-159]          =        10089   # Read request latency (cycles)
read_latency[160-179]          =         7505   # Read request latency (cycles)
read_latency[180-199]          =         6313   # Read request latency (cycles)
read_latency[200-]             =        63548   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.58526e+08   # Write energy
read_energy                    =  2.11356e+09   # Read energy
act_energy                     =  3.44591e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.79829e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.56917e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.74622e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.51601e+09   # Active standby energy rank.1
average_read_latency           =      107.032   # Average read request latency (cycles)
average_interarrival           =      17.3608   # Average request interarrival latency (cycles)
total_energy                   =  1.56203e+10   # Total energy (pJ)
average_power                  =      1562.03   # Average power (mW)
average_bandwidth              =      4.91507   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        49949   # Number of WRITE/WRITEP commands
num_reads_done                 =       547831   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       429946   # Number of read row buffer hits
num_read_cmds                  =       547830   # Number of READ/READP commands
num_writes_done                =        49949   # Number of read requests issued
num_write_row_hits             =        31688   # Number of write row buffer hits
num_act_cmds                   =       136650   # Number of ACT commands
num_pre_cmds                   =       136620   # Number of PRE commands
num_ondemand_pres              =       115668   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9014045   # Cyles of rank active rank.0
rank_active_cycles.1           =      8951044   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       985955   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1048956   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       559170   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4927   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1807   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2795   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2483   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          713   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          782   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1302   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2516   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2077   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19208   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =           26   # Write cmd latency (cycles)
write_latency[40-59]           =           26   # Write cmd latency (cycles)
write_latency[60-79]           =           96   # Write cmd latency (cycles)
write_latency[80-99]           =          197   # Write cmd latency (cycles)
write_latency[100-119]         =          312   # Write cmd latency (cycles)
write_latency[120-139]         =          624   # Write cmd latency (cycles)
write_latency[140-159]         =          817   # Write cmd latency (cycles)
write_latency[160-179]         =         1080   # Write cmd latency (cycles)
write_latency[180-199]         =         1390   # Write cmd latency (cycles)
write_latency[200-]            =        45380   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       223092   # Read request latency (cycles)
read_latency[40-59]            =        72463   # Read request latency (cycles)
read_latency[60-79]            =        76376   # Read request latency (cycles)
read_latency[80-99]            =        31427   # Read request latency (cycles)
read_latency[100-119]          =        22992   # Read request latency (cycles)
read_latency[120-139]          =        18745   # Read request latency (cycles)
read_latency[140-159]          =        12269   # Read request latency (cycles)
read_latency[160-179]          =         9400   # Read request latency (cycles)
read_latency[180-199]          =         7585   # Read request latency (cycles)
read_latency[200-]             =        73481   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.49345e+08   # Write energy
read_energy                    =  2.20885e+09   # Read energy
act_energy                     =  3.73874e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.73258e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.03499e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.62476e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.58545e+09   # Active standby energy rank.1
average_read_latency           =      117.233   # Average read request latency (cycles)
average_interarrival           =      16.7278   # Average request interarrival latency (cycles)
total_energy                   =  1.57237e+10   # Total energy (pJ)
average_power                  =      1572.37   # Average power (mW)
average_bandwidth              =      5.10106   # Average bandwidth
