// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1948\sampleModel1948_1_sub\Mysubsystem_21.v
// Created: 2024-08-15 21:20:18
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_21
// Source Path: sampleModel1948_1_sub/Subsystem/Mysubsystem_21
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_21
          (In1,
           Out1,
           Out2);


  input   In1;
  output  [7:0] Out1;  // uint8
  output  [15:0] Out2;  // ufix16_En7


  wire [7:0] cfblk172_out1;  // uint8
  wire [7:0] cfblk93_const_val_1;  // uint8
  wire [7:0] cfblk93_out1;  // uint8
  wire [15:0] cfblk52_out1;  // ufix16_En7


  assign cfblk172_out1 = {7'b0, In1};



  assign cfblk93_const_val_1 = 8'b00000000;



  assign cfblk93_out1 = cfblk172_out1 + cfblk93_const_val_1;



  assign Out1 = cfblk93_out1;

  assign cfblk52_out1 = {1'b0, {cfblk172_out1, 7'b0000000}};



  assign Out2 = cfblk52_out1;

endmodule  // Mysubsystem_21

