Work Plan Lab 1 - Anisha Nakagawa and Lisa Hachmann


1. Test Bench(es) - 2.5
2. Verilog ALU - 3
	ADD - modify or integrate
	SUB - modify adder module
	XOR - include gates
	SLT 
	AND - gates
	NAND - gates
	NOR - gates
	OR - gates
3. Top layer ALU Verilog - 1
4. Gate Delay - as we go
5. Documentation - as we go
6. Report - 2

Total: 8.5 hours estimated
