/*
 * Generated by asn1c-0.9.24 (http://lionet.info/asn1c)
 * From ASN.1 module "InformationElements"
 * 	found in "../asn/InformationElements.asn"
 * 	`asn1c -fcompound-names -fnative-types`
 */

#include "UL-PhysChCapabilityTDD-768.h"

static int
memb_tdd_edch_PhysicalLayerCategory_constraint_7(asn_TYPE_descriptor_t *td, const void *sptr,
			asn_app_constraint_failed_f *ctfailcb, void *app_key) {
	long value;
	
	if(!sptr) {
		_ASN_CTFAIL(app_key, td, sptr,
			"%s: value not given (%s:%d)",
			td->name, __FILE__, __LINE__);
		return -1;
	}
	
	value = *(const long *)sptr;
	
	if((value >= 1 && value <= 16)) {
		/* Constraint check succeeded */
		return 0;
	} else {
		_ASN_CTFAIL(app_key, td, sptr,
			"%s: constraint failed (%s:%d)",
			td->name, __FILE__, __LINE__);
		return -1;
	}
}

static asn_per_constraints_t asn_PER_memb_tdd_edch_PhysicalLayerCategory_constr_8 = {
	{ APC_CONSTRAINED,	 4,  4,  1,  16 }	/* (1..16) */,
	{ APC_UNCONSTRAINED,	-1, -1,  0,  0 },
	0, 0	/* No PER value map */
};
static asn_per_constraints_t asn_PER_type_tdd384_edch_constr_6 = {
	{ APC_CONSTRAINED,	 1,  1,  0,  1 }	/* (0..1) */,
	{ APC_UNCONSTRAINED,	-1, -1,  0,  0 },
	0, 0	/* No PER value map */
};
static asn_TYPE_member_t asn_MBR_supported_7[] = {
	{ ATF_NOFLAGS, 0, offsetof(struct UL_PhysChCapabilityTDD_768__tdd384_edch__supported, tdd_edch_PhysicalLayerCategory),
		(ASN_TAG_CLASS_CONTEXT | (0 << 2)),
		-1,	/* IMPLICIT tag at current level */
		&asn_DEF_NativeInteger,
		memb_tdd_edch_PhysicalLayerCategory_constraint_7,
		&asn_PER_memb_tdd_edch_PhysicalLayerCategory_constr_8,
		0,
		"tdd-edch-PhysicalLayerCategory"
		},
};
static ber_tlv_tag_t asn_DEF_supported_tags_7[] = {
	(ASN_TAG_CLASS_CONTEXT | (0 << 2)),
	(ASN_TAG_CLASS_UNIVERSAL | (16 << 2))
};
static asn_TYPE_tag2member_t asn_MAP_supported_tag2el_7[] = {
    { (ASN_TAG_CLASS_CONTEXT | (0 << 2)), 0, 0, 0 } /* tdd-edch-PhysicalLayerCategory at 3364 */
};
static asn_SEQUENCE_specifics_t asn_SPC_supported_specs_7 = {
	sizeof(struct UL_PhysChCapabilityTDD_768__tdd384_edch__supported),
	offsetof(struct UL_PhysChCapabilityTDD_768__tdd384_edch__supported, _asn_ctx),
	asn_MAP_supported_tag2el_7,
	1,	/* Count of tags in the map */
	0, 0, 0,	/* Optional elements (not needed) */
	-1,	/* Start extensions */
	-1	/* Stop extensions */
};
static /* Use -fall-defs-global to expose */
asn_TYPE_descriptor_t asn_DEF_supported_7 = {
	"supported",
	"supported",
	SEQUENCE_free,
	SEQUENCE_print,
	SEQUENCE_constraint,
	SEQUENCE_decode_ber,
	SEQUENCE_encode_der,
	SEQUENCE_decode_xer,
	SEQUENCE_encode_xer,
	SEQUENCE_decode_uper,
	SEQUENCE_encode_uper,
	0,	/* Use generic outmost tag fetcher */
	asn_DEF_supported_tags_7,
	sizeof(asn_DEF_supported_tags_7)
		/sizeof(asn_DEF_supported_tags_7[0]) - 1, /* 1 */
	asn_DEF_supported_tags_7,	/* Same as above */
	sizeof(asn_DEF_supported_tags_7)
		/sizeof(asn_DEF_supported_tags_7[0]), /* 2 */
	0,	/* No PER visible constraints */
	asn_MBR_supported_7,
	1,	/* Elements count */
	&asn_SPC_supported_specs_7	/* Additional specs */
};

static asn_TYPE_member_t asn_MBR_tdd384_edch_6[] = {
	{ ATF_NOFLAGS, 0, offsetof(struct UL_PhysChCapabilityTDD_768__tdd384_edch, choice.supported),
		(ASN_TAG_CLASS_CONTEXT | (0 << 2)),
		0,
		&asn_DEF_supported_7,
		0,	/* Defer constraints checking to the member type */
		0,	/* No PER visible constraints */
		0,
		"supported"
		},
	{ ATF_NOFLAGS, 0, offsetof(struct UL_PhysChCapabilityTDD_768__tdd384_edch, choice.unsupported),
		(ASN_TAG_CLASS_CONTEXT | (1 << 2)),
		-1,	/* IMPLICIT tag at current level */
		&asn_DEF_NULL,
		0,	/* Defer constraints checking to the member type */
		0,	/* No PER visible constraints */
		0,
		"unsupported"
		},
};
static asn_TYPE_tag2member_t asn_MAP_tdd384_edch_tag2el_6[] = {
    { (ASN_TAG_CLASS_CONTEXT | (0 << 2)), 0, 0, 0 }, /* supported at 3365 */
    { (ASN_TAG_CLASS_CONTEXT | (1 << 2)), 1, 0, 0 } /* unsupported at 3366 */
};
static asn_CHOICE_specifics_t asn_SPC_tdd384_edch_specs_6 = {
	sizeof(struct UL_PhysChCapabilityTDD_768__tdd384_edch),
	offsetof(struct UL_PhysChCapabilityTDD_768__tdd384_edch, _asn_ctx),
	offsetof(struct UL_PhysChCapabilityTDD_768__tdd384_edch, present),
	sizeof(((struct UL_PhysChCapabilityTDD_768__tdd384_edch *)0)->present),
	asn_MAP_tdd384_edch_tag2el_6,
	2,	/* Count of tags in the map */
	0,
	-1	/* Extensions start */
};
static /* Use -fall-defs-global to expose */
asn_TYPE_descriptor_t asn_DEF_tdd384_edch_6 = {
	"tdd384-edch",
	"tdd384-edch",
	CHOICE_free,
	CHOICE_print,
	CHOICE_constraint,
	CHOICE_decode_ber,
	CHOICE_encode_der,
	CHOICE_decode_xer,
	CHOICE_encode_xer,
	CHOICE_decode_uper,
	CHOICE_encode_uper,
	CHOICE_outmost_tag,
	0,	/* No effective tags (pointer) */
	0,	/* No effective tags (count) */
	0,	/* No tags (pointer) */
	0,	/* No tags (count) */
	&asn_PER_type_tdd384_edch_constr_6,
	asn_MBR_tdd384_edch_6,
	2,	/* Elements count */
	&asn_SPC_tdd384_edch_specs_6	/* Additional specs */
};

static asn_TYPE_member_t asn_MBR_UL_PhysChCapabilityTDD_768_1[] = {
	{ ATF_NOFLAGS, 0, offsetof(struct UL_PhysChCapabilityTDD_768, maxTS_PerFrame),
		(ASN_TAG_CLASS_CONTEXT | (0 << 2)),
		-1,	/* IMPLICIT tag at current level */
		&asn_DEF_MaxTS_PerFrame,
		0,	/* Defer constraints checking to the member type */
		0,	/* No PER visible constraints */
		0,
		"maxTS-PerFrame"
		},
	{ ATF_NOFLAGS, 0, offsetof(struct UL_PhysChCapabilityTDD_768, maxPhysChPerTimeslot),
		(ASN_TAG_CLASS_CONTEXT | (1 << 2)),
		-1,	/* IMPLICIT tag at current level */
		&asn_DEF_MaxPhysChPerTimeslot,
		0,	/* Defer constraints checking to the member type */
		0,	/* No PER visible constraints */
		0,
		"maxPhysChPerTimeslot"
		},
	{ ATF_NOFLAGS, 0, offsetof(struct UL_PhysChCapabilityTDD_768, minimumSF),
		(ASN_TAG_CLASS_CONTEXT | (2 << 2)),
		-1,	/* IMPLICIT tag at current level */
		&asn_DEF_MinimumSF_UL,
		0,	/* Defer constraints checking to the member type */
		0,	/* No PER visible constraints */
		0,
		"minimumSF"
		},
	{ ATF_NOFLAGS, 0, offsetof(struct UL_PhysChCapabilityTDD_768, supportOfPUSCH),
		(ASN_TAG_CLASS_CONTEXT | (3 << 2)),
		-1,	/* IMPLICIT tag at current level */
		&asn_DEF_BOOLEAN,
		0,	/* Defer constraints checking to the member type */
		0,	/* No PER visible constraints */
		0,
		"supportOfPUSCH"
		},
	{ ATF_NOFLAGS, 0, offsetof(struct UL_PhysChCapabilityTDD_768, tdd384_edch),
		(ASN_TAG_CLASS_CONTEXT | (4 << 2)),
		+1,	/* EXPLICIT tag at current level */
		&asn_DEF_tdd384_edch_6,
		0,	/* Defer constraints checking to the member type */
		0,	/* No PER visible constraints */
		0,
		"tdd384-edch"
		},
};
static ber_tlv_tag_t asn_DEF_UL_PhysChCapabilityTDD_768_tags_1[] = {
	(ASN_TAG_CLASS_UNIVERSAL | (16 << 2))
};
static asn_TYPE_tag2member_t asn_MAP_UL_PhysChCapabilityTDD_768_tag2el_1[] = {
    { (ASN_TAG_CLASS_CONTEXT | (0 << 2)), 0, 0, 0 }, /* maxTS-PerFrame at 3358 */
    { (ASN_TAG_CLASS_CONTEXT | (1 << 2)), 1, 0, 0 }, /* maxPhysChPerTimeslot at 3359 */
    { (ASN_TAG_CLASS_CONTEXT | (2 << 2)), 2, 0, 0 }, /* minimumSF at 3360 */
    { (ASN_TAG_CLASS_CONTEXT | (3 << 2)), 3, 0, 0 }, /* supportOfPUSCH at 3361 */
    { (ASN_TAG_CLASS_CONTEXT | (4 << 2)), 4, 0, 0 } /* tdd384-edch at 3365 */
};
static asn_SEQUENCE_specifics_t asn_SPC_UL_PhysChCapabilityTDD_768_specs_1 = {
	sizeof(struct UL_PhysChCapabilityTDD_768),
	offsetof(struct UL_PhysChCapabilityTDD_768, _asn_ctx),
	asn_MAP_UL_PhysChCapabilityTDD_768_tag2el_1,
	5,	/* Count of tags in the map */
	0, 0, 0,	/* Optional elements (not needed) */
	-1,	/* Start extensions */
	-1	/* Stop extensions */
};
asn_TYPE_descriptor_t asn_DEF_UL_PhysChCapabilityTDD_768 = {
	"UL-PhysChCapabilityTDD-768",
	"UL-PhysChCapabilityTDD-768",
	SEQUENCE_free,
	SEQUENCE_print,
	SEQUENCE_constraint,
	SEQUENCE_decode_ber,
	SEQUENCE_encode_der,
	SEQUENCE_decode_xer,
	SEQUENCE_encode_xer,
	SEQUENCE_decode_uper,
	SEQUENCE_encode_uper,
	0,	/* Use generic outmost tag fetcher */
	asn_DEF_UL_PhysChCapabilityTDD_768_tags_1,
	sizeof(asn_DEF_UL_PhysChCapabilityTDD_768_tags_1)
		/sizeof(asn_DEF_UL_PhysChCapabilityTDD_768_tags_1[0]), /* 1 */
	asn_DEF_UL_PhysChCapabilityTDD_768_tags_1,	/* Same as above */
	sizeof(asn_DEF_UL_PhysChCapabilityTDD_768_tags_1)
		/sizeof(asn_DEF_UL_PhysChCapabilityTDD_768_tags_1[0]), /* 1 */
	0,	/* No PER visible constraints */
	asn_MBR_UL_PhysChCapabilityTDD_768_1,
	5,	/* Elements count */
	&asn_SPC_UL_PhysChCapabilityTDD_768_specs_1	/* Additional specs */
};

