{
    "Function": "of_da8xx_cfgchip_gate_clk_init",
    "astEdges": [
        [
            13,
            14
        ],
        [
            12,
            13
        ],
        [
            12,
            15
        ],
        [
            15,
            16
        ],
        [
            18,
            19
        ],
        [
            19,
            21
        ],
        [
            19,
            22
        ],
        [
            19,
            20
        ],
        [
            0,
            23
        ],
        [
            0,
            2
        ],
        [
            0,
            1
        ],
        [
            0,
            4
        ],
        [
            0,
            3
        ],
        [
            6,
            8
        ],
        [
            6,
            7
        ],
        [
            8,
            11
        ],
        [
            8,
            10
        ],
        [
            8,
            9
        ],
        [
            4,
            6
        ],
        [
            4,
            5
        ],
        [
            4,
            18
        ],
        [
            4,
            12
        ],
        [
            16,
            17
        ]
    ],
    "candidateNodeList": [
        7,
        9,
        10,
        11,
        14,
        17,
        20,
        21,
        22
    ],
    "cfgEdges": [
        [
            13,
            16
        ],
        [
            13,
            19
        ],
        [
            15,
            23
        ],
        [
            18,
            23
        ],
        [
            19,
            18
        ],
        [
            0,
            8
        ],
        [
            6,
            13
        ],
        [
            8,
            6
        ],
        [
            16,
            15
        ]
    ],
    "ddgEdges": [
        [
            13,
            23
        ],
        [
            13,
            16
        ],
        [
            13,
            19
        ],
        [
            15,
            23
        ],
        [
            18,
            23
        ],
        [
            19,
            23
        ],
        [
            19,
            23
        ],
        [
            19,
            23
        ],
        [
            19,
            23
        ],
        [
            19,
            18
        ],
        [
            0,
            6
        ],
        [
            0,
            13
        ],
        [
            0,
            16
        ],
        [
            0,
            8
        ],
        [
            0,
            19
        ],
        [
            6,
            23
        ],
        [
            6,
            13
        ],
        [
            8,
            6
        ],
        [
            8,
            6
        ],
        [
            8,
            6
        ],
        [
            8,
            23
        ],
        [
            8,
            23
        ],
        [
            8,
            23
        ],
        [
            8,
            19
        ],
        [
            16,
            23
        ],
        [
            16,
            23
        ],
        [
            16,
            15
        ]
    ],
    "ncsEdges": [
        [
            1,
            2
        ],
        [
            2,
            3
        ],
        [
            3,
            5
        ],
        [
            5,
            7
        ],
        [
            7,
            9
        ],
        [
            9,
            10
        ],
        [
            10,
            11
        ],
        [
            11,
            14
        ],
        [
            14,
            17
        ],
        [
            17,
            20
        ],
        [
            20,
            21
        ],
        [
            21,
            22
        ]
    ],
    "nodeList": {
        "0": "METHOD",
        "1": "PARAM",
        "2": "PARAM",
        "3": "PARAM",
        "4": "BLOCK",
        "5": "LOCAL",
        "6": "<operator>.assignment",
        "7": "gate",
        "8": "da8xx_cfgchip_gate_clk_register",
        "9": "dev",
        "10": "info",
        "11": "regmap",
        "12": "CONTROL_STRUCTURE",
        "13": "IS_ERR",
        "14": "gate",
        "15": "RETURN",
        "16": "PTR_ERR",
        "17": "gate",
        "18": "RETURN",
        "19": "devm_of_clk_add_hw_provider",
        "20": "dev",
        "21": "of_clk_hw_simple_get",
        "22": "gate",
        "23": "METHOD_RETURN"
    }
}