Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar  4 18:39:15 2021
| Host         : LenovoHamza running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rvfpga_control_sets_placed.rpt
| Design       : rvfpga
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   621 |
|    Minimum number of control sets                        |   621 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1553 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   621 |
| >= 0 to < 4        |    28 |
| >= 4 to < 6        |   169 |
| >= 6 to < 8        |    16 |
| >= 8 to < 10       |    77 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |    11 |
| >= 14 to < 16      |     1 |
| >= 16              |   317 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             410 |          192 |
| No           | No                    | Yes                    |            3131 |         1351 |
| No           | Yes                   | No                     |             426 |          167 |
| Yes          | No                    | No                     |            1205 |          313 |
| Yes          | No                    | Yes                    |           12328 |         5318 |
| Yes          | Yes                   | No                     |            1051 |          315 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                               Clock Signal                                                               |                                                                                      Enable Signal                                                                                     |                                              Set/Reset Signal                                             | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+----------------+
|  tap/idcode_tck                                                                                                                          |                                                                                                                                                                                        |                                                                                                           |                1 |              1 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    |                                                                                                                                                                                        | ddr2/ldc/soc_sdram_tccdcon_ready_i_1_n_0                                                                  |                1 |              1 |
|  ddr2/ldc/iodelay_clk                                                                                                                    |                                                                                                                                                                                        |                                                                                                           |                1 |              1 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/rf_ram_if/rtrig1                                                                                                                                                  |                                                                                                           |                1 |              1 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dmi_reg_wr_en_0                                                                                      | clk_gen/AR[0]                                                                                             |                1 |              1 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/mul_e1/exu_mul_c1e3_cgc/clkhdr/exu_mul_c1_e3_clk                       |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                1 |              1 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/mul_e1/exu_mul_c1e2_cgc/clkhdr/exu_mul_c1_e2_clk                       |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                1 |              1 |
|  ddr2/ldc/iodelay_clk                                                                                                                    |                                                                                                                                                                                        | ddr2/ldc/FDPE_6_i_1_n_0                                                                                   |                1 |              2 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    |                                                                                                                                                                                        | ddr2/ldc/FDPE_i_1_n_0                                                                                     |                1 |              2 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/clkdomain/lsu_freeze_c2dc4_cgc/clkhdr/lsu_freeze_c2_dc4_clk            |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                1 |              2 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/fetch_f1_f2_c1_cgc/clkhdr/fetch_f1_f2_c1_clk                   |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                2 |              2 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/bus_cgc/clkhdr/bus_clk                                                 |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]_0 |                1 |              2 |
|  dtmcs_tck                                                                                                                               |                                                                                                                                                                                        |                                                                                                           |                1 |              2 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_w_fifo/mem_q[0][3]_i_1_n_0                                           | clk_gen/AR[0]                                                                                             |                3 |              3 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_w_fifo/mem_q[2][3]_i_1_n_0                                           | clk_gen/AR[0]                                                                                             |                1 |              3 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_b_fifo/mem_q[0][3]_i_1__0_n_0                                        | clk_gen/AR[0]                                                                                             |                1 |              3 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_w_fifo/mem_q[1][3]_i_1_n_0                                           | clk_gen/AR[0]                                                                                             |                1 |              3 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_fifo/mem_q                                                         | clk_gen/AR[0]                                                                                             |                1 |              3 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_w_fifo/mem_q                                                         | clk_gen/AR[0]                                                                                             |                1 |              3 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_b_fifo/mem_q                                                         | clk_gen/AR[0]                                                                                             |                2 |              3 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_fifo/mem_q[2][id][3]_i_1_n_0                                       | clk_gen/AR[0]                                                                                             |                1 |              3 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_fifo/mem_q                                                         | clk_gen/AR[0]                                                                                             |                1 |              3 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_fifo/mem_q[0][id][3]_i_1_n_0                                       | clk_gen/AR[0]                                                                                             |                1 |              3 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_fifo/mem_q[1][id][3]_i_1_n_0                                       | clk_gen/AR[0]                                                                                             |                1 |              3 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/clkdomain/lsu_freeze_c2dc1_cgc/clkhdr/lsu_freeze_c2_dc1_clk            |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                2 |              3 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_fifo/mem_q[0][id][2]_i_1__0_n_0                                    | clk_gen/AR[0]                                                                                             |                1 |              3 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_fifo/mem_q[2][id][2]_i_1_n_0                                       | clk_gen/AR[0]                                                                                             |                1 |              3 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_fifo/mem_q[1][id][2]_i_1_n_0                                       | clk_gen/AR[0]                                                                                             |                1 |              3 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_lookahead_do_read                                                                                                                           | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              4 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_4                                                                          | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                2 |              4 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/storage_11_reg_0_15_0_5_i_1_n_0                                                                                                                                               | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              4 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_read_r_buffer_syncfifo_re                                                                                                                                                 | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              4 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_w_fifo/status_cnt_n                                                | clk_gen/AR[0]                                                                                             |                1 |              4 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/storage_14_reg_0_15_0_5_i_1_n_0                                                                                                                                               | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              4 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we__0                                                                                                                      | ddr2/ldc/FDPE_1_0                                                                                         |                2 |              4 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[1]_0                                                                                                                | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              4 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_3                                                                          | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                1 |              4 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/dicgo_ff/dout_reg[1]_0                                                                                            | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                1 |              4 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we__0                                                                                                                      | ddr2/ldc/FDPE_1_0                                                                                         |                2 |              4 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/soc_litedramcore_uart_rx_fifo_rdport_re                                                                                                                | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              4 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[29]_3                                                                          | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                1 |              4 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/vns_multiplexer_next_state                                                                                                                                                    | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              4 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_litedramcore_rx_bitcount                                                                                                                                                  | ddr2/ldc/soc_litedramcore_rx_bitcount[3]_i_1_n_0                                                          |                1 |              4 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_do_read                                                                                                                           | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              4 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[22]_3                                                                          | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                1 |              4 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dmi_reg_wr_en_0                                                                                      | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]_0 |                1 |              4 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_do_read                                                                                                                           | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              4 |
|  tap/dmi_tck                                                                                                                             | tap/dmi_1                                                                                                                                                                              |                                                                                                           |                1 |              4 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we__0                                                                                                                      | ddr2/ldc/FDPE_1_0                                                                                         |                2 |              4 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/read_pointer_q0                                          | clk_gen/AR[0]                                                                                             |                2 |              4 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[22]_4                                                                          | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                2 |              4 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_6                                                                          | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                1 |              4 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[3].i_in_flight_cnt/E[0]           | clk_gen/AR[0]                                                                                             |                1 |              4 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we__0                                                                                                                      | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              4 |
|  ddr2/ldc/iodelay_clk                                                                                                                    | ddr2/ldc/soc_reset_counter[3]_i_1_n_0                                                                                                                                                  | ddr2/ldc/SS[0]                                                                                            |                1 |              4 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_do_read                                                                                                                           | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              4 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_5                                                                          | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                1 |              4 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we__0                                                                                                                      | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              4 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_write_w_buffer_rdport_re                                                                                                                                                  | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              4 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_write_w_buffer_syncfifo_we                                                                                                                                                | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              4 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_fifo/write_pointer_q0                                      | clk_gen/AR[0]                                                                                             |                2 |              4 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we__0                                                                                                                      | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              4 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_do_read                                                                                                                           | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              4 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_litedramcore_sink_ready1312_out                                                                                                                                           | ddr2/ldc/soc_litedramcore_tx_bitcount[3]_i_1_n_0                                                          |                1 |              4 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_2                                                                          | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                2 |              4 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_do_read                                                                                                                           | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              4 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_1                                                                          | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                1 |              4 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/status_cnt_n                                                | clk_gen/AR[0]                                                                                             |                2 |              4 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we__0                                                                                                                      | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              4 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_write_id_buffer_consume[3]_i_1_n_0                                                                                                                                        | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              4 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_8                                                                          | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                1 |              4 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_fifo/read_pointer_q0                                       | clk_gen/AR[0]                                                                                             |                1 |              4 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_litedramcore_uart_rx_fifo_wrport_we__0                                                                                                                                    | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              4 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_do_read                                                                                                                           | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              4 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we__0                                                                                                                      | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              4 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_lookahead_do_read                                                                                                                           | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              4 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/ctrl/o_cnt_reg[3][0]                                                                                                                                          |                                                                                                           |                2 |              4 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_write_resp_buffer_produce[3]_i_1_n_0                                                                                                                                      | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              4 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_read_id_buffer_do_read                                                                                                                                                    | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              4 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/ctrl/vns_converter_state_reg[0][0]                                                                                                                            | ddr2/ldc/soc_cached_sels_flipflop1_q                                                                      |                2 |              4 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_read_r_buffer_wrport_we                                                                                                                                                   | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              4 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/ctrl/soc_counter_reg_0[0]                                                                                                                                     | ddr2/ldc/soc_cached_sels_flipflop1_q                                                                      |                2 |              4 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_time1[3]_i_1_n_0                                                                                                                                                    | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              4 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_7                                                                          | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                1 |              4 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/i_lsu_rready_3                                           | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/i_lsu_rready_13                                          | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                                                  | ddr2/ldc/FDPE_1_0                                                                                         |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/i_lsu_rready_2                                           | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/i_lsu_rready_10                                          | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_sequencer_counter[4]_i_1_n_0                                                                                                                                        | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/i_lsu_rready_7                                           | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    |                                                                                                                                                                                        | ddr2/ldc/serv_rf_top/cpu/bufreg/vns_wb2csr_state_reg_1[0]                                                 |                3 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/i_lsu_rready_9                                           | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    |                                                                                                                                                                                        | ddr2/ldc/serv_rf_top/cpu/state/o_lsb_reg[1][0]                                                            |                1 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/E[0]                                            | clk_gen/AR[0]                                                                                             |                3 |              5 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_write_resp_buffer_level[4]_i_1_n_0                                                                                                                                        | ddr2/ldc/FDPE_1_0                                                                                         |                2 |              5 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_write_w_buffer_level0[4]_i_1_n_0                                                                                                                                          | ddr2/ldc/FDPE_1_0                                                                                         |                2 |              5 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_write_id_buffer_level[4]_i_1_n_0                                                                                                                                          | ddr2/ldc/FDPE_1_0                                                                                         |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][0]_0[0] | clk_gen/AR[0]                                                                                             |                3 |              5 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/E[0]                                                                                                                          | ddr2/ldc/FDPE_1_0                                                                                         |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[3].i_in_flight_cnt/status_cnt_n   | clk_gen/AR[0]                                                                                             |                1 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_ram_bid[1]_1[0]                                      | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_ram_bid[1]_12[0]                                     | clk_gen/AR[0]                                                                                             |                1 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_ram_bid[1]_13[0]                                     | clk_gen/AR[0]                                                                                             |                1 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_ram_bid[1]_15[0]                                     | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_ram_bid[1]_6                                         | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_ram_bid[1]_0[0]                                      | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_ram_bid[1]_10[0]                                     | clk_gen/AR[0]                                                                                             |                1 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_ram_bid[1]_11[0]                                     | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/rf_ram_if/wgo                                                                                                                                                     | ddr2/ldc/serv_rf_top/cpu/ctrl/SR[0]                                                                       |                1 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_ram_bid[1]_14[0]                                     | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_ram_bid[1][0]                                        | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_ram_bid[1]_3[0]                                      | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_ram_bid[1]_4[0]                                      | clk_gen/AR[0]                                                                                             |                1 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_ram_bid[1]_7[0]                                      | clk_gen/AR[0]                                                                                             |                1 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_ram_bid[1]_8[0]                                      | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_ram_bid[1]_5[0]                                      | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_ram_bid[1]_9[0]                                      | clk_gen/AR[0]                                                                                             |                1 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_ram_rid[2][0]                                        | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_ram_rid[3]_1[0]                                      | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_ram_rid[2]_0[0]                                      | clk_gen/AR[0]                                                                                             |                1 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_ram_rid[2]_4[0]                                      | clk_gen/AR[0]                                                                                             |                1 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_atop_filter/i_ifu_rready_12[0]                                       | clk_gen/AR[0]                                                                                             |                1 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_atop_filter/i_ifu_rready_11[0]                                       | clk_gen/AR[0]                                                                                             |                1 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_atop_filter/E[0]                                                     | clk_gen/AR[0]                                                                                             |                1 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_atop_filter/i_ifu_rready_2[0]                                        | clk_gen/AR[0]                                                                                             |                1 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_atop_filter/i_ifu_rready_9[0]                                        | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_atop_filter/i_ifu_rready_1[0]                                        | clk_gen/AR[0]                                                                                             |                1 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_atop_filter/i_ifu_rready_5[0]                                        | clk_gen/AR[0]                                                                                             |                1 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_atop_filter/i_ifu_rready_6[0]                                        | clk_gen/AR[0]                                                                                             |                1 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_ram_rid[2]_5[0]                                      | clk_gen/AR[0]                                                                                             |                1 |              5 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[5]_2[1]                                                                                                                                 |                                                                                                           |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/E[0]                                            | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_demux.lock_ar_valid_q_reg_17[0]             | clk_gen/AR[0]                                                                                             |                3 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_demux.lock_ar_valid_q_reg_23[0]             | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_demux.lock_ar_valid_q_reg_21[0]             | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_demux.lock_ar_valid_q_reg_19[0]             | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_demux.lock_ar_valid_q_reg_29[0]             | clk_gen/AR[0]                                                                                             |                3 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_demux.lock_ar_valid_q_reg_27[0]             | clk_gen/AR[0]                                                                                             |                3 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_demux.lock_ar_valid_q_reg_25[0]             | clk_gen/AR[0]                                                                                             |                3 |              5 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[5]_1[0]                                                                                                                                       | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_ram_rid[2]_6[0]                                      | clk_gen/AR[0]                                                                                             |                1 |              5 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/soc_litedramcore_uart_rx_fifo_readable_reg[0]                                                                                                          | ddr2/ldc/FDPE_1_0                                                                                         |                2 |              5 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[5]_4[1]                                                                                                                                 |                                                                                                           |                1 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_ram_rid[2]_8[0]                                      | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_ram_rid[2]_9[0]                                      | clk_gen/AR[0]                                                                                             |                1 |              5 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/soc_litedramcore_uart_tx_fifo_readable_reg[0]                                                                                                          | ddr2/ldc/FDPE_1_0                                                                                         |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_ram_rid[2]_1[0]                                      | clk_gen/AR[0]                                                                                             |                1 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/E[0]                                            | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/ctrl/o_cnt_en_reg_0[0]                                                                                                                                        |                                                                                                           |                2 |              5 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_time0[4]_i_1_n_0                                                                                                                                                    | ddr2/ldc/FDPE_1_0                                                                                         |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_demux.lock_ar_valid_q_reg_13[0]             | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_demux.lock_ar_valid_q_reg_8[0]              | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_demux.lock_ar_valid_q_reg_10[0]             | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_demux.lock_ar_valid_q_reg_12[0]             | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_demux.lock_ar_valid_q_reg_11[0]             | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_demux.lock_ar_valid_q_reg_9[0]              | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg_0[0]                                                                                                                                       | ddr2/ldc/serv_rf_top/cpu/ctrl/SR[0]                                                                       |                1 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_demux.lock_ar_valid_q_reg_7[0]              | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_ram_rid[2]_2[0]                                      | clk_gen/AR[0]                                                                                             |                1 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_ram_rid[2]_7[0]                                      | clk_gen/AR[0]                                                                                             |                1 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_ram_rid[2]_10[0]                                     | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_ram_rid[2]_3[0]                                      | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_ram_rid[3]_0[0]                                      | clk_gen/AR[0]                                                                                             |                1 |              5 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/mul_e1/exu_mul_c1e1_cgc/clkhdr/exu_mul_c1_e1_clk                       |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                3 |              5 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/clkdomain/lsu_freeze_c2dc2_cgc/clkhdr/lsu_freeze_c2_dc2_clk            |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                4 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi2wb/o_wb_sel[3]_i_1_n_0                                                                                                                      | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                                                  | ddr2/ldc/FDPE_1_0                                                                                         |                2 |              5 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_read_id_buffer_level[4]_i_1_n_0                                                                                                                                           | ddr2/ldc/FDPE_1_0                                                                                         |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_full_q_reg_3[0]                       |                                                                                                           |                1 |              5 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_read_r_buffer_level0[4]_i_1_n_0                                                                                                                                           | ddr2/ldc/FDPE_1_0                                                                                         |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/E[0]                                                  |                                                                                                           |                1 |              5 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                                                  | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_mux/E[0]                                                   | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_mux/i_ram_bid[1]_18[0]                                     | clk_gen/AR[0]                                                                                             |                1 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_mux/i_ram_bid[1]_20[0]                                     | clk_gen/AR[0]                                                                                             |                1 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_mux/i_ram_bid[0]_7[0]                                      | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_mux/i_ram_bid[1]_1[0]                                      | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                                                  | ddr2/ldc/FDPE_1_0                                                                                         |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_mux/i_ram_bid[1]_3[0]                                      | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_mux/i_ram_bid[1]_11[0]                                     | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                                                  | ddr2/ldc/FDPE_1_0                                                                                         |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_mux/i_ram_bid[1]_13[0]                                     | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_mux/i_ram_bid[0]_1[0]                                      | clk_gen/AR[0]                                                                                             |                1 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_mux/i_ram_bid[0]_3[0]                                      | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_mux/i_ram_bid[0]_5[0]                                      | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                                                  | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_mux/i_ram_bid[1]_22[0]                                     | clk_gen/AR[0]                                                                                             |                1 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_mux/i_ram_bid[1]_7[0]                                      | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_mux/i_ram_bid[1]_15[0]                                     | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                                                  | ddr2/ldc/FDPE_1_0                                                                                         |                2 |              5 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                                                  | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_mux/i_ram_bid[1]_5[0]                                      | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_mux/i_ram_bid[1]_9[0]                                      | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_fifo/status_cnt_n                                          | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/i_lsu_rready_6                                           | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/i_lsu_rready_14                                          | clk_gen/AR[0]                                                                                             |                2 |              5 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[29]_7                                                                          | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                1 |              6 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[24]_1                                                                          | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                2 |              6 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[25]_6                                                                          | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                1 |              6 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/sb_state_reg/dffs/p_26_in                                                                                             | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]_0 |                3 |              6 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_reg[3]_0[0]                                                                                                                                       |                                                                                                           |                2 |              6 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    |                                                                                                                                                                                        | ddr2/ldc/serv_rf_top/cpu/ctrl/SR[0]                                                                       |                1 |              6 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    |                                                                                                                                                                                        | ddr2/ldc/serv_rf_top/cpu/state/o_init_reg_0[0]                                                            |                2 |              6 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/perr_state_ff/dffs/dout_reg[0]_1                                                                              | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                1 |              6 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[5]_2[0]                                                                                                                                       | ddr2/ldc/FDPE_1_0                                                                                         |                3 |              6 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[4]_2[0]                                                                                                                                 | ddr2/ldc/FDPE_1_0                                                                                         |                2 |              6 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/syscon_wrapper_0/inst/syscon/sw_irq4_edge                                                                                                                                |                                                                                                           |                1 |              6 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[27]_4                                                                          | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                2 |              6 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[5]_3[0]                                                                                                                                 | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              6 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/clkdomain/lsu_freeze_c1dc2_cgc/clkhdr/lsu_freeze_c1_dc2_clk            |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                4 |              7 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/fetch_f1_f2_c1_cgc/clkhdr/fetch_f1_f2_c1_clk                   | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/miss_state_ff/dffs/dout_reg[1]_0                                                                              | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                1 |              7 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/clkdomain/lsu_freeze_c2dc3_cgc/clkhdr/lsu_freeze_c2_dc3_clk            |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                4 |              7 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/E[2]                                                                                                                                                   | ddr2/ldc/FDPE_1_0                                                                                         |                3 |              8 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/dcsr_ff/genblock.dff/dffs/en032_out                                                                               | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                4 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    |                                                                                                                                                                                        | ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[12]_0                                                      |                2 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    |                                                                                                                                                                                        | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[11]_1[0]                                                         |                5 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    |                                                                                                                                                                                        | ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[12]_2[0]                                                   |                3 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    |                                                                                                                                                                                        | ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[12]_4[0]                                                   |                5 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    |                                                                                                                                                                                        | ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[12]_3[0]                                                   |                5 |              8 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/syscon_wrapper_0/inst/syscon/mtimecmp[31]_i_1_n_0                                                                                                                        | clk_gen/AR[0]                                                                                             |                2 |              8 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/syscon_wrapper_0/inst/syscon/o_nmi_vec[23]_i_1_n_0                                                                                                                       |                                                                                                           |                2 |              8 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/syscon_wrapper_0/inst/syscon/o_nmi_vec[7]_i_1_n_0                                                                                                                        |                                                                                                           |                4 |              8 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/syscon_wrapper_0/inst/syscon/o_nmi_vec[31]_i_1_n_0                                                                                                                       |                                                                                                           |                3 |              8 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/syscon_wrapper_0/inst/syscon/o_nmi_vec[15]_i_1_n_0                                                                                                                       |                                                                                                           |                2 |              8 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/syscon_wrapper_0/inst/syscon/p_0_in[55]                                                                                                                                  | clk_gen/AR[0]                                                                                             |                2 |              8 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/syscon_wrapper_0/inst/syscon/p_0_in[39]                                                                                                                                  | clk_gen/AR[0]                                                                                             |                2 |              8 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/syscon_wrapper_0/inst/syscon/p_0_in[47]                                                                                                                                  | clk_gen/AR[0]                                                                                             |                3 |              8 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/syscon_wrapper_0/inst/syscon/p_0_in[23]                                                                                                                                  | clk_gen/AR[0]                                                                                             |                2 |              8 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/syscon_wrapper_0/inst/syscon/p_0_in[63]                                                                                                                                  | clk_gen/AR[0]                                                                                             |                2 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/E[0]                                                                                                                          |                                                                                                           |                1 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/wptr_q_reg[0][0]                                                                                                              |                                                                                                           |                1 |              8 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/syscon_wrapper_0/inst/syscon/p_0_in[15]                                                                                                                                  | clk_gen/AR[0]                                                                                             |                3 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/soc_litedramcore_uart_rx_fifo_rdport_re                                                                                                                |                                                                                                           |                2 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/E[0]                                                                                                                                                   | ddr2/ldc/FDPE_1_0                                                                                         |                2 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[5]_2[0]                                                                                                                                 |                                                                                                           |                2 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/E[3]                                                                                                                                                   | ddr2/ldc/FDPE_1_0                                                                                         |                3 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/E[1]                                                                                                                                                   | ddr2/ldc/FDPE_1_0                                                                                         |                3 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_2[0]                                                                                                                                       | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_2[1]                                                                                                                                       | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_2[2]                                                                                                                                       | ddr2/ldc/FDPE_1_0                                                                                         |                2 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_2[3]                                                                                                                                       | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_4[0]                                                                                                                                       |                                                                                                           |                2 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[4]_0[0]                                                                                                                                 | ddr2/ldc/FDPE_1_0                                                                                         |                3 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[4]_0[1]                                                                                                                                 | ddr2/ldc/FDPE_1_0                                                                                         |                2 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_6[3]                                                                                                                                       | ddr2/ldc/FDPE_1_0                                                                                         |                2 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_4[2]                                                                                                                                       |                                                                                                           |                1 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_6[0]                                                                                                                                       | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[4]_0[2]                                                                                                                                 | ddr2/ldc/FDPE_1_0                                                                                         |                3 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[4]_1[1]                                                                                                                                 |                                                                                                           |                2 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_6[1]                                                                                                                                       | ddr2/ldc/FDPE_1_0                                                                                         |                1 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[4]_0[3]                                                                                                                                 | ddr2/ldc/FDPE_1_0                                                                                         |                2 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_6[2]                                                                                                                                       | ddr2/ldc/FDPE_1_0                                                                                         |                2 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[4]_1[0]                                                                                                                                 |                                                                                                           |                1 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[4]_1[3]                                                                                                                                 |                                                                                                           |                2 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_4[1]                                                                                                                                       |                                                                                                           |                2 |              8 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/E[0]                         | clk_gen/AR[0]                                                                                             |                3 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[5]_4[0]                                                                                                                                 |                                                                                                           |                2 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/o_ibus_adr_reg[4]_1[2]                                                                                                                                 |                                                                                                           |                2 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_4[3]                                                                                                                                       |                                                                                                           |                2 |              8 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/syscon_wrapper_0/inst/syscon/irq_timer_cnt[7]_i_1_n_0                                                                                                                    |                                                                                                           |                1 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_write_w_buffer_syncfifo_we                                                                                                                                                | ddr2/ldc/soc_write_beat_count[7]_i_1_n_0                                                                  |                2 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/storage_11_reg_0_15_0_5_i_1_n_0                                                                                                                                               |                                                                                                           |                1 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/E[0]                                                                                                                                                                          | ddr2/ldc/soc_read_beat_count[7]_i_1_n_0                                                                   |                3 |              8 |
|  clk_core_BUFG                                                                                                                           | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_fill                                                                                                            | clk_gen/AR[0]                                                                                             |                3 |              8 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_fifo/E[0]                                                          | clk_gen/AR[0]                                                                                             |                3 |              8 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/E[0]                                                     | clk_gen/AR[0]                                                                                             |                3 |              8 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/E[0]                         | clk_gen/AR[0]                                                                                             |                2 |              8 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/E[0]                                                     | clk_gen/AR[0]                                                                                             |                4 |              8 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/syscon_wrapper_0/inst/syscon/Digits_Reg[23]_i_1_n_0                                                                                                                      |                                                                                                           |                2 |              8 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/syscon_wrapper_0/inst/syscon/Digits_Reg[15]_i_1_n_0                                                                                                                      |                                                                                                           |                2 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_litedramcore_rx_reg                                                                                                                                                       |                                                                                                           |                1 |              8 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_litedramcore_source_payload_data[7]_i_1_n_0                                                                                                                               |                                                                                                           |                2 |              8 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/syscon_wrapper_0/inst/syscon/Digits_Reg[31]_i_1_n_0                                                                                                                      |                                                                                                           |                2 |              8 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/syscon_wrapper_0/inst/syscon/Digits_Reg[7]_i_1_n_0                                                                                                                       |                                                                                                           |                2 |              8 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/syscon_wrapper_0/inst/syscon/Enables_Reg                                                                                                                                 |                                                                                                           |                2 |              8 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/syscon_wrapper_0/inst/syscon/irq_timer_cnt[23]_i_1_n_0                                                                                                                   |                                                                                                           |                1 |              8 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/syscon_wrapper_0/inst/syscon/irq_timer_cnt[15]_i_1_n_0                                                                                                                   |                                                                                                           |                2 |              8 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/E[0]                         | clk_gen/AR[0]                                                                                             |                2 |              8 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/syscon_wrapper_0/inst/syscon/irq_timer_cnt[31]_i_1_n_0                                                                                                                   |                                                                                                           |                2 |              8 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/syscon_wrapper_0/inst/syscon/mtimecmp[7]_i_1_n_0                                                                                                                         | clk_gen/AR[0]                                                                                             |                3 |              8 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mtsel_ff/dout_reg[9]_0                                                                                            | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                5 |              9 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc2ff/dout_reg[0]_3                                                                            | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                4 |              9 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i0cg1ff/dout_reg[0]_0                                                                                          | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                4 |              9 |
|  dtmcs_tck                                                                                                                               | tap/dtmcs_0                                                                                                                                                                            | tap/dtmcs[40]_i_1_n_0                                                                                     |                2 |              9 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/miss_state_ff/dffs/enable                                                                                     | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                4 |              9 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mtsel_ff/dout_reg[9]_1                                                                                            | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                4 |              9 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mtsel_ff/dout_reg[1]_0                                                                                            | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                5 |              9 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mtsel_ff/dout_reg[9]                                                                                              | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                7 |              9 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[22]_2                                                                          | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                7 |              9 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    |                                                                                                                                                                                        | ddr2/ldc/soc_sdram_timer_count1[9]_i_1_n_0                                                                |                3 |             10 |
|  clk_core_BUFG                                                                                                                           | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/E[0]                                                                                                                            | clk_gen/AR[0]                                                                                             |                2 |             10 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_read_beat_offset                                                                                                                                                          | ddr2/ldc/FDPE_1_0                                                                                         |                3 |             12 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_write_beat_offset                                                                                                                                                         | ddr2/ldc/FDPE_1_0                                                                                         |                3 |             12 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine0_row_open                                                                                                                                               | ddr2/ldc/FDPE_1_0                                                                                         |                5 |             13 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine2_row[12]_i_1_n_0                                                                                                                                        | ddr2/ldc/FDPE_1_0                                                                                         |                3 |             13 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine7_row_open                                                                                                                                               | ddr2/ldc/FDPE_1_0                                                                                         |                3 |             13 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine3_row_open                                                                                                                                               | ddr2/ldc/FDPE_1_0                                                                                         |                4 |             13 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine6_row_open                                                                                                                                               | ddr2/ldc/FDPE_1_0                                                                                         |                3 |             13 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine5_row_col_n_addr_sel                                                                                                                                     | ddr2/ldc/FDPE_1_0                                                                                         |                4 |             13 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine4_row_open                                                                                                                                               | ddr2/ldc/FDPE_1_0                                                                                         |                5 |             13 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/o_wb_adr[0]                                           | clk_gen/AR[0]                                                                                             |                3 |             13 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine1_row_col_n_addr_sel                                                                                                                                     | ddr2/ldc/FDPE_1_0                                                                                         |                3 |             13 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mfdc_wb                                                                              | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               11 |             14 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/aln/f0valff/illegal_inst_en                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                8 |             16 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/bp/coll_ff/dout_reg[1]_0                                                                                              | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                9 |             16 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/storage_14_reg_0_15_0_5_i_1_n_0                                                                                                                                               |                                                                                                           |                2 |             16 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_write_resp_buffer_wrport_we                                                                                                                                               |                                                                                                           |                2 |             16 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/enable_0                                                                                | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                6 |             16 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/sb_state_reg/dffs/dmi_reg_en_0                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]_0 |                8 |             16 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_litedramcore_uart_rx_fifo_wrport_we__0                                                                                                                                    |                                                                                                           |                2 |             16 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/wr_dicawics_wb                                                                          | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               10 |             17 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_fill                                  | clk_gen/AR[0]                                                                                             |                4 |             18 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/clkdomain/lsu_freeze_c1dc3_cgc/clkhdr/CLK                              |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               14 |             18 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_fill                                  | clk_gen/AR[0]                                                                                             |                6 |             18 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_fill                                  | clk_gen/AR[0]                                                                                             |                5 |             19 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_fill                                  | clk_gen/AR[0]                                                                                             |                5 |             19 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/decode/vns_count_reg_12_sn_1                                                                                                                                  | ddr2/ldc/serv_rf_top/cpu/state/FDPE_1                                                                     |                5 |             20 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/dout_reg[0]_4                                                                                                | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               13 |             21 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/ctrl/en_pc_r0                                                                                                                                                 | ddr2/ldc/serv_rf_top/cpu/ctrl/o_cnt_en_reg                                                                |                4 |             21 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_sink_ready                                                                                                                                  |                                                                                                           |                5 |             22 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_sink_ready                                                                                                                                  |                                                                                                           |                5 |             22 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_sink_ready                                                                                                                                  |                                                                                                           |                7 |             22 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_sink_ready                                                                                                                                  |                                                                                                           |                6 |             22 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_sink_ready                                                                                                                                  |                                                                                                           |                7 |             22 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_sink_ready                                                                                                                                  |                                                                                                           |                5 |             22 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/wr_meivt_wb                                                                             | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               17 |             22 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_sink_ready                                                                                                                                  |                                                                                                           |                6 |             22 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_sink_ready                                                                                                                                  |                                                                                                           |                8 |             22 |
|  tap/dmi_tck                                                                                                                             | tap/dmi_1                                                                                                                                                                              | tap/dmi[3]_i_1_n_0                                                                                        |                5 |             23 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].way_status_cgc/clkhdr/CLK                |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                6 |             24 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].way_status_cgc/clkhdr/CLK                |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                6 |             24 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].way_status_cgc/clkhdr/CLK                |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                6 |             24 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].way_status_cgc/clkhdr/CLK                |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                7 |             24 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].way_status_cgc/clkhdr/CLK                |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                6 |             24 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/soc_a7ddrphy_dly_sel_storage_reg[1]_1[0]                                                                                                               | ddr2/ldc/serv_rf_top/cpu/bufreg/FDPE_1[0]                                                                 |                7 |             24 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].way_status_cgc/clkhdr/CLK                |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                6 |             24 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/bufreg/soc_a7ddrphy_dly_sel_storage_reg[0][0]                                                                                                                 | ddr2/ldc/serv_rf_top/cpu/bufreg/FDPE_1_0[0]                                                               |                6 |             24 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].way_status_cgc/clkhdr/CLK                |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                7 |             24 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].way_status_cgc/clkhdr/CLK                |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                6 |             24 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/ctrl/vns_converter_state_reg[1][0]                                                                                                                            | ddr2/ldc/FDPE_1_0                                                                                         |               15 |             25 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en042_out                                                                                                | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                8 |             26 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en073_out                                                                                                | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                6 |             26 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en063_out                                                                                                | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                8 |             26 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en069_out                                                                                                | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                8 |             26 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en068_out                                                                                                | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                8 |             26 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en071_out                                                                                                | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                7 |             26 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en048_out                                                                                                | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                6 |             26 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en053_out                                                                                                | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                5 |             26 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en052_out                                                                                                | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                6 |             26 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en050_out                                                                                                | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                8 |             26 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en054_out                                                                                                | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                6 |             26 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en066_out                                                                                                | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                8 |             26 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en056_out                                                                                                | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                8 |             26 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en047_out                                                                                                | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                5 |             26 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en041_out                                                                                                | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                5 |             26 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en058_out                                                                                                | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                7 |             26 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0                                                                                                      | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                8 |             26 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en062_out                                                                                                | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                6 |             26 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en064_out                                                                                                | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                7 |             26 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en067_out                                                                                                | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |               10 |             26 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en049_out                                                                                                | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                9 |             26 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en059_out                                                                                                | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                9 |             26 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en055_out                                                                                                | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                6 |             26 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en072_out                                                                                                | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                5 |             26 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en037_out                                                                                                | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                6 |             26 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en044_out                                                                                                | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                7 |             26 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en045_out                                                                                                | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                7 |             26 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/ctrl/o_cnt_en_reg_1[0]                                                                                                                                        |                                                                                                           |                5 |             26 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en043_out                                                                                                | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                9 |             26 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en039_out                                                                                                | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                5 |             26 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en057_out                                                                                                | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                6 |             26 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en074_out                                                                                                | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                8 |             26 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en061_out                                                                                                | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                9 |             26 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/ifc/req_ff/en0164_out                                                                                                 | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |               11 |             28 |
|  clk_core_BUFG                                                                                                                           |                                                                                                                                                                                        |                                                                                                           |               18 |             28 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dbg_state_reg/dffs/dmi_reg_en_0                                                                                       | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]_0 |               13 |             28 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/miss_state_ff/dffs/dout_reg[0]_2                                                                              | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |               16 |             28 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i0cg1ff/en065_out                                                                                              | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               11 |             30 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/bp/coll_ff/rs_push                                                                                                    | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |               15 |             31 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/aln/f0valff/f0_shift_wr_en                                                                                            | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |               16 |             31 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/ifc/iccrit_ff/D[0]                                                                                                    | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |               16 |             31 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/div_e1/e1val_ff/dout_reg[0]_0                                                                                         | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               13 |             31 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/halt_ff/en011_out                                                                                                 | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               12 |             31 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/halt_ff/en012_out                                                                                                 | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               19 |             31 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/freeff/en014_out                                                                                                  | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               19 |             31 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mtvec_wb                                                                             | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               10 |             31 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/aln/f0valff/f2_wr_en                                                                                                  | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |               17 |             31 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/aln/f0valff/f1_shift_wr_en                                                                                            | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |               20 |             31 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_4[3]                                                                  | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               15 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_4[9]                                                                  | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               17 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_4[4]                                                                  | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               20 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_4[1]                                                                  | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               15 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_4[2]                                                                  | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               15 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_4[6]                                                                  | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               17 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_4[10]                                                                 | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               13 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_4[7]                                                                  | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               18 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_4[8]                                                                  | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               19 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_4[11]                                                                 | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               15 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_4[13]                                                                 | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               12 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_4[14]                                                                 | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               15 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_4[15]                                                                 | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               16 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_4[16]                                                                 | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               19 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_4[12]                                                                 | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               17 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_4[26]                                                                 | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               18 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_4[31]                                                                 | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               18 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_4[22]                                                                 | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               18 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_4[23]                                                                 | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               20 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_4[30]                                                                 | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               15 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/csrmiscff/dffs/csr_data_wen                                                                                    | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               14 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_4[24]                                                                 | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               23 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_4[27]                                                                 | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               18 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_4[28]                                                                 | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               20 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_4[29]                                                                 | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               20 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mtsel_ff/wr_mtdata2_t1_wb                                                                                         | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               11 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mtsel_ff/wr_mtdata2_t0_wb                                                                                         | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               17 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mtsel_ff/wr_mtdata2_t2_wb                                                                                         | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               16 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mtsel_ff/wr_mtdata2_t3_wb                                                                                         | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               12 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/pmu0inc_ff/mhpmc3_wr_en                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               12 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/pmu0inc_ff/mhpmc3h_wr_en                                                                                          | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               12 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/pmu1inc_ff/mhpmc4h_wr_en                                                                                          | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               14 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/pmu1inc_ff/mhpmc4_wr_en                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               16 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/pmu3inc_ff/mhpmc6_wr_en                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               14 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/pmu3inc_ff/mhpmc6h_wr_en                                                                                          | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                7 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/pmu2inc_ff/mhpmc5h_wr_en                                                                                          | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               13 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/pmu2inc_ff/mhpmc5_wr_en                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               16 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/illegal_inst_en                                                                      | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                9 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_4[25]                                                                 | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               25 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/exctype_wb_ff/dout_reg[7]_2                                                                                       | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               16 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/exctype_wb_ff/en090_out                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               14 |             32 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    |                                                                                                                                                                                        | ddr2/ldc/p_8_in                                                                                           |                8 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/halt_ff/en022_out                                                                                                 | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               16 |             32 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    |                                                                                                                                                                                        | ddr2/ldc/soc_litedramcore_sink_ready3                                                                     |                8 |             32 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/ctrl/vns_converter_state_reg[0][0]                                                                                                                            | ddr2/ldc/FDPE_1_0                                                                                         |               16 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/lsu_dccm_errorff/en093_out                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               15 |             32 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/ctrl/soc_counter_reg_0[0]                                                                                                                                     | ddr2/ldc/FDPE_1_0                                                                                         |               15 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/i0_wb_data_en                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               15 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/i1_wb_data_en                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               14 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/lsu_store_c1_dc1_clken                                                                  | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               13 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcyclef_cout_ff/en020_out                                                                                         | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               13 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/minstretf_cout_ff/en016_out                                                                                       | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               10 |             32 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/decode/o_cnt_en_reg[0]                                                                                                                                        |                                                                                                           |                9 |             32 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg_1[0]                                                                                                                                       | ddr2/ldc/serv_rf_top/cpu/ctrl/SR[0]                                                                       |                7 |             32 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/serv_rf_top/cpu/state/E[0]                                                                                                                                                    |                                                                                                           |               16 |             32 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_litedramcore_soccontroller_bus_errors                                                                                                                                     | ddr2/ldc/FDPE_1_0                                                                                         |                8 |             32 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_litedramcore_timer_update_value_re                                                                                                                                        | ddr2/ldc/FDPE_1_0                                                                                         |                7 |             32 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we__0                                                                                                                      |                                                                                                           |                4 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_dualff/dffs/dout_reg[1]                                                            | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               28 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_state_ff/dffs/buf_data_en[0]                                                       | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               23 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/ifu_debug_valid_ff/en023_out                                                                                  | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               15 |             32 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we__0                                                                                                                      |                                                                                                           |                4 |             32 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we__0                                                                                                                      |                                                                                                           |                4 |             32 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we__0                                                                                                                      |                                                                                                           |                4 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_state_ff/dffs/buf_data_en[0]                                                       | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               21 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_state_ff/dffs/buf_data_en[0]                                                       | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               22 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_state_ff/dffs/buf_data_en[0]                                                       | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               28 |             32 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we__0                                                                                                                      |                                                                                                           |                4 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_state_ff/dffs/buf_data_en[0]                                                       | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               27 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/buf_data_en[0]                                                       | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               22 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_state_ff/dffs/buf_data_en[0]                                                       | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               20 |             32 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we__0                                                                                                                      |                                                                                                           |                4 |             32 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we__0                                                                                                                      |                                                                                                           |                4 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_state_ff/dffs/buf_data_en[0]                                                       | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               23 |             32 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we__0                                                                                                                      |                                                                                                           |                4 |             32 |
|  clk_core_BUFG                                                                                                                           | tap/dmi_reg_en_0                                                                                                                                                                       | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]_0 |               15 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_fill                            | clk_gen/AR[0]                                                                                             |               10 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_fill                            | clk_gen/AR[0]                                                                                             |               11 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/gpio_wrapper_0/inst/gpio/rgpio_aux[31]_i_1_n_0                                                                                                                           | clk_gen/AR[0]                                                                                             |                7 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/gpio_wrapper_0/inst/gpio/rgpio_oe[0]_i_1_n_0                                                                                                                             | clk_gen/AR[0]                                                                                             |                5 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/gpio_wrapper_0/inst/gpio/rgpio_eclk[31]_i_1_n_0                                                                                                                          | clk_gen/AR[0]                                                                                             |                8 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/gpio_wrapper_0/inst/gpio/rgpio_inte[31]_i_1_n_0                                                                                                                          | clk_gen/AR[0]                                                                                             |                6 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/gpio_wrapper_0/inst/gpio/rgpio_ints[31]_i_1_n_0                                                                                                                          | clk_gen/AR[0]                                                                                             |               13 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/gpio_wrapper_0/inst/gpio/rgpio_out[31]_i_1_n_0                                                                                                                           | clk_gen/AR[0]                                                                                             |               10 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi2wb/wb_rdt_low_0                                                                                                                             | clk_gen/AR[0]                                                                                             |                7 |             32 |
|  dtmcs_tck                                                                                                                               | tap/dtmcs_0                                                                                                                                                                            |                                                                                                           |                4 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/gpio_wrapper_0/inst/gpio/rgpio_ptrig[31]_i_1_n_0                                                                                                                         | clk_gen/AR[0]                                                                                             |                5 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/syscon_wrapper_0/inst/syscon/o_wb_rdt[31]_i_2_n_0                                                                                                                        | swervolf/BD_i/syscon_wrapper_0/inst/syscon/o_wb_rdt[31]_i_1_n_0                                           |               15 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi2wb/o_wb_dat[31]_i_1_n_0                                                                                                                     |                                                                                                           |               31 |             32 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].bht_bank_grp_cgc/clkhdr/CLK_BUFG          |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |               18 |             32 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].bht_bank_grp_cgc/clkhdr/CLK_BUFG          |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |               18 |             32 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].bht_bank_grp_cgc/clkhdr/CLK_BUFG          |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |               16 |             32 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].bht_bank_grp_cgc/clkhdr/CLK_BUFG          |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |               18 |             32 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].bht_bank_grp_cgc/clkhdr/CLK               |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |               16 |             32 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].bht_bank_grp_cgc/clkhdr/CLK               |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |               16 |             32 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].bht_bank_grp_cgc/clkhdr/CLK               |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |               16 |             32 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].bht_bank_grp_cgc/clkhdr/CLK               |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |               16 |             32 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].way0_status_cgc/clkhdr/p_139_in           |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |               11 |             32 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].way1_status_cgc/clkhdr/p_138_in           |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                9 |             32 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].way2_status_cgc/clkhdr/p_137_in           |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |               14 |             32 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].way3_status_cgc/clkhdr/p_136_in           |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |               12 |             32 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].way1_status_cgc/clkhdr/tag_valid_w1_clk_1 |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |               10 |             32 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].way0_status_cgc/clkhdr/tag_valid_w0_clk_1 |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                9 |             32 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].way2_status_cgc/clkhdr/tag_valid_w2_clk_1 |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |               13 |             32 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].way3_status_cgc/clkhdr/tag_valid_w3_clk_1 |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |                9 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dbg_state_reg/dffs/data1_reg_wren0                                                                                    | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]_0 |               15 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/en091_out                                                                               | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                9 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mitb1_wb                                                                             | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |                9 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mitb0_wb                                                                             | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               10 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mrac_wb                                                                              | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               17 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mscratch_wb                                                                          | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               24 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_4[17]                                                                 | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               21 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_4[18]                                                                 | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               20 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_4[5]                                                                  | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               20 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_4[19]                                                                 | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               22 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/gpio_wrapper_0/inst/gpio/rgpio_nec[31]_i_1_n_0                                                                                                                           | clk_gen/AR[0]                                                                                             |                8 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_4[20]                                                                 | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               19 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_4[21]                                                                 | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               19 |             32 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i___54_n_0                                                                                                            | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               19 |             33 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_fill                            | clk_gen/AR[0]                                                                                             |                9 |             33 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_fill                            | clk_gen/AR[0]                                                                                             |                8 |             33 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_fill                            | clk_gen/AR[0]                                                                                             |                6 |             33 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i___55_n_0                                                                                                            | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               12 |             33 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_fill                            | clk_gen/AR[0]                                                                                             |                9 |             33 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/ifu_debug_rd_en_ff/ic_debug_rd_en_ff                                                                          | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |               22 |             33 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[14]_0                                                                       | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               12 |             34 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_fill                            | clk_gen/AR[0]                                                                                             |               12 |             35 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_fill                            | clk_gen/AR[0]                                                                                             |               14 |             35 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_fill                            | clk_gen/AR[0]                                                                                             |                9 |             35 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_fill                            | clk_gen/AR[0]                                                                                             |               10 |             35 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_fill                                  | clk_gen/AR[0]                                                                                             |               14 |             36 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/gen_spill_reg.b_full_q_reg[0]                                                                                                                                                 | ddr2/ldc/FDPE_1_0                                                                                         |               10 |             36 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_fill                                  | clk_gen/AR[0]                                                                                             |                9 |             36 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_fill                                  | clk_gen/AR[0]                                                                                             |               10 |             36 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/mem\\.ar_ready                                                                                                                                                                |                                                                                                           |                6 |             36 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_write_aw_buffer_source_valid_reg_1[0]                                                                                                                                     |                                                                                                           |               10 |             36 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_fill                                  | clk_gen/AR[0]                                                                                             |                9 |             36 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_fill                                                                                                           | ddr2/ldc/FDPE_1_0                                                                                         |               12 |             36 |
|  clk_core_BUFG                                                                                                                           | cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_sync[0].i_sync/reg_q_reg[1]_0[0]                                                                                                            |                                                                                                           |                9 |             36 |
|  clk_core_BUFG                                                                                                                           | cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[0].i_sync/reg_q_reg[1]_0[0]                                                                                                            |                                                                                                           |                6 |             36 |
|  clk_core_BUFG                                                                                                                           | cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[0].i_sync/E[0]                                                                                                                         |                                                                                                           |                6 |             36 |
|  clk_core_BUFG                                                                                                                           | cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_sync[0].i_sync/E[0]                                                                                                                         |                                                                                                           |                7 |             36 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/WrPtr_dff/dffs/fifo_cmd_en_3                                                                                     | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |               11 |             37 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/WrPtr_dff/dffs/fifo_cmd_en_1                                                                                     | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |               10 |             37 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/WrPtr_dff/dffs/fifo_cmd_en_0                                                                                     | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |               16 |             37 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/WrPtr_dff/dffs/fifo_cmd_en_2                                                                                     | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |               11 |             37 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/E[0]                                                                                                                           | ddr2/ldc/FDPE_1_0                                                                                         |               10 |             38 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/E[0]                                                                                                                           | ddr2/ldc/FDPE_1_0                                                                                         |               11 |             38 |
|  dtmcs_tck                                                                                                                               | tap/dtmcs_r1                                                                                                                                                                           |                                                                                                           |                8 |             39 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/en0                                                                                                                   | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               11 |             40 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i0_div_decode_d                                                                      | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               14 |             40 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_state_ff/dffs/dout_reg[2]_1                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               28 |             49 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_state_ff/dffs/buf_wr_en[0]                                                         | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               25 |             49 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_state_ff/dffs/buf_wr_en[0]                                                         | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               29 |             49 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_state_ff/dffs/dout_reg[2]_1                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               25 |             49 |
| ~clk_core_BUFG                                                                                                                           |                                                                                                                                                                                        |                                                                                                           |               35 |             49 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_state_ff/dffs/buf_wr_en[0]                                                         | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               29 |             49 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_state_ff/dffs/dout_reg[2]_1                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               30 |             49 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[7].buf_state_ff/dffs/dout_reg[0]_0                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               27 |             49 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[6].buf_state_ff/dffs/buf_wr_en[0]                                                         | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               24 |             49 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_5                                                                                    | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               41 |             54 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_0                                                                                    | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               38 |             54 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/WrPtrff/dffs/p_295_in                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               42 |             54 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_4                                                                                    | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               40 |             54 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_2                                                                                    | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               39 |             54 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_1                                                                                    | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               40 |             54 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_6                                                                                    | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               40 |             54 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_3                                                                                    | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               43 |             54 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/clkdomain/lsu_free_cgc/clkhdr/lsu_free_c2_clk_BUFG                     |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               25 |             59 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/lsu_freeze_c1_dc1_clken                                                                 | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               22 |             62 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1cg0ff/dffs/i1_e4_data_en                                                                                     | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               23 |             63 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/i0_e4_data_en                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               29 |             63 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc1ff/lsu_store_c1_dc2_clken                                                                   | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               29 |             64 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc2ff/dout_reg[2]                                                                              | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               44 |             64 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | ddr2/ldc/soc_sdram_inti_p0_rddata_valid                                                                                                                                                | ddr2/ldc/FDPE_1_0                                                                                         |               18 |             64 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/scvi_rsp_tag_ff/dout_reg[1]_0                                                                                 | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |               31 |             64 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_mux/FSM_sequential_r_state_q_reg[1]                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               18 |             64 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/intcon_wrapper_bd_0/inst/axi2wb/o_rdata[63]_i_1_n_0                                                                                                                      |                                                                                                           |               16 |             64 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i___199_n_0                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               21 |             64 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/WrPtr_dff/dffs/fifo_data_en_3                                                                                    | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |               37 |             64 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/sb_state_reg/dffs/enable                                                                                              | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]_0 |               20 |             64 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i___197_n_0                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               28 |             64 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i___201_n_0                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               30 |             64 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i___203_n_0                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               29 |             64 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/WrPtr_dff/dffs/fifo_data_en_0                                                                                    | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |               31 |             64 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i__n_0                                                                                                                | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               39 |             64 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/scvi_rsp_tag_ff/dout_reg[0]_0                                                                                 | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |               29 |             64 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/WrPtr_dff/dffs/fifo_data_en_1                                                                                    | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |               30 |             64 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/WrPtr_dff/dffs/fifo_data_en_2                                                                                    | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |               33 |             64 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[1]_0[0]                                                                                                             |                                                                                                           |               14 |             71 |
|  clk_core_BUFG                                                                                                                           | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_fill                                                                                                            | clk_gen/AR[0]                                                                                             |               19 |             71 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[1]_1[0]                                                                                                             |                                                                                                           |               20 |             71 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_fill                                                                                                            | ddr2/ldc/FDPE_1_0                                                                                         |               18 |             73 |
|  clk_core_BUFG                                                                                                                           | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/E[0]                                                                                                                            | clk_gen/AR[0]                                                                                             |               23 |             73 |
|  clk_core_BUFG                                                                                                                           | cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_sync[0].i_sync/reg_q_reg[1]_0[0]                                                                                                             |                                                                                                           |               16 |             73 |
|  clk_core_BUFG                                                                                                                           | cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_sync[0].i_sync/E[0]                                                                                                                          |                                                                                                           |               15 |             73 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    | cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/E[0]                                                                                                                            | ddr2/ldc/FDPE_1_0                                                                                         |               22 |             75 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/ibuf_wr_en                                                                       | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               40 |             76 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/freeff/dec_i1_data_en[0]                                                                                          | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               28 |             76 |
|  swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/clkdomain/lsu_dccm_c1dc3_cgc/clkhdr/clk_0_BUFG                         |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               43 |             78 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/lsu_freeze_c1_dc2_clken                                                                 | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               27 |             78 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/bp/coll_ff/rsenable_0                                                                                                 | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |               28 |             93 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/obuf_tag0ff/dffs/dout_reg[0]_0                                                                    | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               49 |            114 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1cg0ff/dffs/dec_i1_ctl_en[0]                                                                                  | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               47 |            121 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1cg0ff/dffs/dec_i1_ctl_en[1]                                                                                  | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               50 |            122 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/freeff/dec_i1_ctl_en[0]                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               33 |            129 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[3]_0                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               53 |            135 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/ibwrite[0]                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               47 |            135 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/ibwrite[1]                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               47 |            135 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ibvalff/ibwrite[0]                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               36 |            135 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/freeff/freeze_after_unfreeze1                                                                                     | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               62 |            137 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dec_i1_data_en[1]                                                                       | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               60 |            139 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dec_i1_data_en[0]                                                                       | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               58 |            139 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/freeff/dec_i0_data_en[0]                                                                                          | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               56 |            139 |
|  clk_core_BUFG                                                                                                                           |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]_0 |               71 |            141 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/lsu_freeze_c1_dc3_clken                                                                 | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               93 |            142 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/freeff/dec_i0_data_en[1]                                                                                          | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               49 |            145 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dec_i0_data_en[0]                                                                       | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               63 |            151 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1cg1ff/dec_i1_ctl_en[0]                                                                                       | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               62 |            164 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dec_i0_ctl_en[0]                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               62 |            215 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i0cg0ff/dffs/dout_reg[2]_0                                                                                     | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               92 |            216 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/ifc/req_ff/dout_reg[4]                                                                                                | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |               88 |            224 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/aln/wrpff/wrptr_in3154_out                                                                                            | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |              175 |            235 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/aln/wrpff/p_0_in                                                                                                      | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |               98 |            235 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/aln/wrpff/wrptr_in3                                                                                                   | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |              102 |            235 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i0cg0ff/dffs/dout_reg[1]_0                                                                                     | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               95 |            238 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    |                                                                                                                                                                                        | ddr2/ldc/FDPE_1_0                                                                                         |              110 |            243 |
|  clk_core_BUFG                                                                                                                           | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i0cg1ff/dout_reg[1]_0                                                                                          | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |               95 |            258 |
|  ddr2/ldc/PLLE2_ADV_0                                                                                                                    |                                                                                                                                                                                        |                                                                                                           |              136 |            332 |
|  clk_core_BUFG                                                                                                                           |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_4           |              184 |            399 |
|  clk_core_BUFG                                                                                                                           |                                                                                                                                                                                        | clk_gen/AR[0]                                                                                             |              212 |            579 |
|  clk_core_BUFG                                                                                                                           |                                                                                                                                                                                        | swervolf/BD_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                   |              516 |           1160 |
+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+----------------+


