module module_0 (
    input [id_1  !=  id_1 : id_1] id_2,
    input id_3,
    output id_4,
    input logic id_5,
    output logic id_6,
    output logic id_7,
    output [id_5 : id_2] id_8
);
  id_9 id_10 (
      .id_4(id_2),
      .id_8(id_6)
  );
  logic [1 : id_3] id_11;
  id_12 id_13 (
      .id_11(id_3),
      .id_4 (1'b0)
  );
endmodule
