Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jan  7 23:11:22 2026
| Host         : DESKTOP-RIBB4U5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   187 |
|    Minimum number of control sets                        |   187 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   187 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   187 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |   127 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    28 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             196 |           80 |
| No           | No                    | Yes                    |              29 |            7 |
| No           | Yes                   | No                     |             361 |          146 |
| Yes          | No                    | No                     |             217 |           62 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            1659 |          545 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                        |                                                                                                Enable Signal                                                                                               |                                                                Set/Reset Signal                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                 |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0    |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0 |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0 |                1 |              1 |         1.00 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                               |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                 |                1 |              1 |         1.00 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                         |                1 |              2 |         2.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                            |                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                               | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       |                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              4 |         4.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                    | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready0                                                                                                                                                       | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                3 |              6 |         2.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                    |                                                                                                                                                |                1 |              6 |         6.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                     |                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[6]                                                                                                                                                |                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_arready0                                                                                                                                                       | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                           |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg19[15]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg18[7]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg17[23]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg21[23]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg21[31]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg22[31]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg20[15]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg20[31]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg18[15]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg16[23]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg20[23]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg23[15]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg23[31]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg23[7]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg24[23]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg24[15]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg23[23]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg24[7]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg19[31]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg22[23]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg25[15]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg21[15]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg25[23]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg24[31]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg17[15]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg21[7]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg22[15]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg22[7]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg16[15]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg16[31]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg16[7]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg17[31]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg18[23]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg19[7]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg17[7]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg19[23]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg18[31]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg26[7]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg27[7]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg25[7]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg30[15]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg31[7]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg29[7]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg28[23]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg27[15]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg27[31]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg29[31]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg30[23]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg31[15]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg26[15]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg26[31]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg28[31]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg30[31]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg27[23]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg29[15]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg28[15]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/p_1_in[7]                                                                                                                                                          | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg31[23]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg31[31]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/p_1_in[15]                                                                                                                                                         | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/p_1_in[23]                                                                                                                                                         | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/p_1_in[31]                                                                                                                                                         | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg30[7]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg29[23]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg25[31]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg26[23]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg28[7]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                                |                1 |              8 |         8.00 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                |                7 |              8 |         1.14 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg20[7]_i_1_n_0                                                                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                  |                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                              | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                          |                                                                                                                                                |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                |                                                                                                                                                |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/u_iir_IP_inst/u_dsphdl_BiquadFilter/dataOut_tmp[15]_i_1_n_0                                            |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                7 |             20 |         2.86 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                3 |             21 |         7.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                          |                4 |             23 |         5.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                     |                6 |             28 |         4.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                     |               12 |             30 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                   |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         |                                                                                                                                                |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                         |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/slv_reg_rden                                                                                                                                                       | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                    |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                       |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                                |                9 |             33 |         3.67 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          |                                                                                                                                                |               14 |             47 |         3.36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/u_iir_IP_inst/u_dsphdl_BiquadFilter/u_BiquadSection1_inst/inValidReg                                                                                               | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/u_iir_IP_inst/u_dsphdl_BiquadFilter/u_BiquadSection1_inst/slv_reg0_reg[1]                              |               14 |             48 |         3.43 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                            |                                                                                                                                                |               11 |             75 |         6.82 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                            |                                                                                                                                                |               30 |             80 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               38 |             81 |         2.13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | design_1_i/IIR_0/U0/IIR_v1_0_S_AXI_inst/u_iir_IP_inst/u_dsphdl_BiquadFilter/u_BiquadSection1_inst/slv_reg0_reg[1]                              |               27 |             89 |         3.30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                                                           |                                                                                                                                                |               16 |            128 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            |                                                                                                                                                |               52 |            132 |         2.54 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               67 |            150 |         2.24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               89 |            218 |         2.45 |
+------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


