-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=32;
DEPTH=2048;

ADDRESS_RADIX=HEX;
DATA_RADIX=UNS;

CONTENT BEGIN
	000  :   0;
	001  :   1;
	002  :   2;
	003  :   3;
	004  :   4;
	005  :   5;
	006  :   6;
	007  :   7;
	008  :   48;
	009  :   49;
	00A  :   50;
	00B  :   51;
	00C  :   52;
	00D  :   53;
	00E  :   54;
	00F  :   55;
	010  :   97;
	011  :   98;
	012  :   99;
	013  :   100;
	014  :   101;
	015  :   102;
	016  :   103;
	017  :   104;
	[018..7FF]  :   0;
END;
