// Seed: 2804153317
module module_0 (
    output supply0 id_0,
    output tri id_1,
    input supply1 id_2,
    input tri1 id_3,
    input supply1 id_4
    , id_22,
    input wire id_5,
    input wand id_6,
    output tri id_7
    , id_23,
    output wire id_8,
    input tri1 id_9,
    input uwire id_10,
    output wand id_11,
    output supply0 id_12,
    input tri0 id_13,
    output tri0 id_14
    , id_24,
    input tri id_15,
    input tri1 id_16,
    input wire id_17,
    output wor id_18,
    input tri1 id_19,
    input supply1 id_20
);
  assign id_24 = id_22 >= id_17;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    output tri id_2,
    input uwire id_3,
    input uwire id_4,
    input wor id_5,
    input uwire id_6
);
  wire id_8;
  wire id_9;
  module_0(
      id_0,
      id_2,
      id_1,
      id_3,
      id_5,
      id_3,
      id_6,
      id_0,
      id_0,
      id_4,
      id_4,
      id_0,
      id_0,
      id_1,
      id_2,
      id_1,
      id_6,
      id_4,
      id_0,
      id_5,
      id_4
  );
endmodule
