/home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ8/simulation/BarrelShifter4bits_VHD.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ8/simulation/BarrelShifter4bits_VHD.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity BarrelShifter4bits_VHD
-- Compiling architecture BarrelShifter4bits_VHD_arch of BarrelShifter4bits_VHD
-- Loading entity BarrelShifter4bits

} {} {}} /home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ8/BarrelShifter4bits.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ8/BarrelShifter4bits.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity BarrelShifter4bits
-- Compiling architecture BarrelShifter4bits_arch of BarrelShifter4bits

} {} {}}
