// Seed: 1016486205
module module_0;
  logic id_1;
  ;
endmodule
module module_1 #(
    parameter id_1  = 32'd7,
    parameter id_12 = 32'd74,
    parameter id_13 = 32'd21,
    parameter id_3  = 32'd58,
    parameter id_4  = 32'd95,
    parameter id_8  = 32'd29,
    parameter id_9  = 32'd37
) (
    input wand id_0,
    output tri1 _id_1,
    output supply1 id_2,
    output tri0 _id_3,
    input tri1 _id_4,
    input wor id_5,
    output wor id_6,
    input wire id_7,
    input tri0 _id_8,
    output tri _id_9,
    output wand id_10
);
  wire _id_12;
  parameter id_13 = 1;
  logic [7:0][~  (  id_12  ) : id_4] id_14;
  module_0 modCall_1 ();
  assign id_14[-1] = -1;
  wire [-1  ===  -1 : 1  !=  -1] id_15;
  struct packed {
    logic [id_3  ==  id_8 : 1] id_16;
    logic [(  id_13  )  >  id_9  -  1 : ""] id_17;
  } [1 : id_1] id_18;
endmodule
