{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748519394076 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748519394076 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 29 14:49:53 2025 " "Processing started: Thu May 29 14:49:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748519394076 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1748519394076 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_Footsies -c FPGA_Footsies " "Command: quartus_sta FPGA_Footsies -c FPGA_Footsies" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1748519394076 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1748519394174 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1748519394608 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1748519394608 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1748519394636 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1748519394636 ""}
{ "Info" "ISTA_SDC_FOUND" "FPGA_Footsies.SDC " "Reading SDC File: 'FPGA_Footsies.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1748519395041 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_Footsies.sdc 14 DRAM_CLK port " "Ignored filter at FPGA_Footsies.sdc(14): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock FPGA_Footsies.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at FPGA_Footsies.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519395043 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395043 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_Footsies.sdc 25 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at FPGA_Footsies.sdc(25): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395044 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock FPGA_Footsies.sdc 25 Argument <targets> is not an object ID " "Ignored create_clock at FPGA_Footsies.sdc(25): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519395044 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395044 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_Footsies.sdc 26 altera_reserved_tdi port " "Ignored filter at FPGA_Footsies.sdc(26): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395044 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_Footsies.sdc 26 altera_reserved_tck clock " "Ignored filter at FPGA_Footsies.sdc(26): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395044 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPGA_Footsies.sdc 26 Argument <targets> is an empty collection " "Ignored set_input_delay at FPGA_Footsies.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519395044 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395044 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPGA_Footsies.sdc 26 Argument -clock is not an object ID " "Ignored set_input_delay at FPGA_Footsies.sdc(26): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395044 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_Footsies.sdc 27 altera_reserved_tms port " "Ignored filter at FPGA_Footsies.sdc(27): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395044 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPGA_Footsies.sdc 27 Argument <targets> is an empty collection " "Ignored set_input_delay at FPGA_Footsies.sdc(27): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519395044 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395044 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPGA_Footsies.sdc 27 Argument -clock is not an object ID " "Ignored set_input_delay at FPGA_Footsies.sdc(27): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395044 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_Footsies.sdc 28 altera_reserved_tdo port " "Ignored filter at FPGA_Footsies.sdc(28): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395044 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 28 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(28): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519395044 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395044 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 28 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(28): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395045 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1748519395045 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_Footsies.sdc 54 DRAM_DQ* port " "Ignored filter at FPGA_Footsies.sdc(54): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395045 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_Footsies.sdc 54 clk_dram clock " "Ignored filter at FPGA_Footsies.sdc(54): clk_dram could not be matched with a clock" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395045 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPGA_Footsies.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at FPGA_Footsies.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519395045 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395045 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPGA_Footsies.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at FPGA_Footsies.sdc(54): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395045 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPGA_Footsies.sdc 55 Argument <targets> is an empty collection " "Ignored set_input_delay at FPGA_Footsies.sdc(55): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519395045 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395045 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPGA_Footsies.sdc 55 Argument -clock is not an object ID " "Ignored set_input_delay at FPGA_Footsies.sdc(55): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395045 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 65 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(65): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519395045 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395045 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 65 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(65): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395045 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 66 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519395045 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395045 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 66 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(66): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395045 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_Footsies.sdc 67 DRAM_ADDR* port " "Ignored filter at FPGA_Footsies.sdc(67): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395045 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 67 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(67): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519395046 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 67 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(67): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519395046 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(68): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395046 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_Footsies.sdc 69 DRAM_*DQM port " "Ignored filter at FPGA_Footsies.sdc(69): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519395046 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(69): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519395046 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(70): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395046 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_Footsies.sdc 71 DRAM_BA* port " "Ignored filter at FPGA_Footsies.sdc(71): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519395046 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(71): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519395046 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(72): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395046 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_Footsies.sdc 73 DRAM_RAS_N port " "Ignored filter at FPGA_Footsies.sdc(73): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395047 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519395047 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395047 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(73): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395047 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519395047 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395047 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(74): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395047 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_Footsies.sdc 75 DRAM_CAS_N port " "Ignored filter at FPGA_Footsies.sdc(75): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395047 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519395047 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395047 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(75): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395047 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519395047 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395047 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(76): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395047 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_Footsies.sdc 77 DRAM_WE_N port " "Ignored filter at FPGA_Footsies.sdc(77): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395047 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519395047 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395047 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(77): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395047 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519395047 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395047 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(78): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395048 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_Footsies.sdc 79 DRAM_CKE port " "Ignored filter at FPGA_Footsies.sdc(79): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519395048 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(79): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519395048 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395048 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_Footsies.sdc 81 DRAM_CS_N port " "Ignored filter at FPGA_Footsies.sdc(81): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519395048 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519395048 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395048 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_Footsies.sdc 90 VGA_BLANK port " "Ignored filter at FPGA_Footsies.sdc(90): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519395049 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519395049 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748519395049 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider:clock_vga\|clk_out " "Node: Clock_Divider:clock_vga\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_driver:vga\|v_counter\[6\] Clock_Divider:clock_vga\|clk_out " "Register vga_driver:vga\|v_counter\[6\] is being clocked by Clock_Divider:clock_vga\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748519395051 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748519395051 "|FPGA_Footsies|Clock_Divider:clock_vga|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider:clock_fsm\|clk_out " "Node: Clock_Divider:clock_fsm\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sprite_renderer:render1\|sprite_x\[3\] Clock_Divider:clock_fsm\|clk_out " "Register Sprite_renderer:render1\|sprite_x\[3\] is being clocked by Clock_Divider:clock_fsm\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748519395051 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748519395051 "|FPGA_Footsies|Clock_Divider:clock_fsm|clk_out"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748519395052 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1748519395053 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1748519395061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.375 " "Worst-case setup slack is 14.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748519395074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748519395074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.375               0.000 CLOCK_50  " "   14.375               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748519395074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748519395074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.473 " "Worst-case hold slack is 0.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748519395077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748519395077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 CLOCK_50  " "    0.473               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748519395077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748519395077 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748519395080 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748519395083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.461 " "Worst-case minimum pulse width slack is 8.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748519395085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748519395085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.461               0.000 CLOCK_50  " "    8.461               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748519395085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748519395085 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1748519395094 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1748519395129 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1748519395890 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider:clock_vga\|clk_out " "Node: Clock_Divider:clock_vga\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_driver:vga\|v_counter\[6\] Clock_Divider:clock_vga\|clk_out " "Register vga_driver:vga\|v_counter\[6\] is being clocked by Clock_Divider:clock_vga\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748519395956 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748519395956 "|FPGA_Footsies|Clock_Divider:clock_vga|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider:clock_fsm\|clk_out " "Node: Clock_Divider:clock_fsm\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sprite_renderer:render1\|sprite_x\[3\] Clock_Divider:clock_fsm\|clk_out " "Register Sprite_renderer:render1\|sprite_x\[3\] is being clocked by Clock_Divider:clock_fsm\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748519395956 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748519395956 "|FPGA_Footsies|Clock_Divider:clock_fsm|clk_out"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748519395956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.072 " "Worst-case setup slack is 14.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748519395963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748519395963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.072               0.000 CLOCK_50  " "   14.072               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748519395963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748519395963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.467 " "Worst-case hold slack is 0.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748519395967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748519395967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 CLOCK_50  " "    0.467               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748519395967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748519395967 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748519395970 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748519395973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.438 " "Worst-case minimum pulse width slack is 8.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748519395976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748519395976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.438               0.000 CLOCK_50  " "    8.438               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748519395976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748519395976 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1748519395983 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1748519396141 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1748519396806 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider:clock_vga\|clk_out " "Node: Clock_Divider:clock_vga\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_driver:vga\|v_counter\[6\] Clock_Divider:clock_vga\|clk_out " "Register vga_driver:vga\|v_counter\[6\] is being clocked by Clock_Divider:clock_vga\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748519396866 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748519396866 "|FPGA_Footsies|Clock_Divider:clock_vga|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider:clock_fsm\|clk_out " "Node: Clock_Divider:clock_fsm\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sprite_renderer:render1\|sprite_x\[3\] Clock_Divider:clock_fsm\|clk_out " "Register Sprite_renderer:render1\|sprite_x\[3\] is being clocked by Clock_Divider:clock_fsm\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748519396866 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748519396866 "|FPGA_Footsies|Clock_Divider:clock_fsm|clk_out"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748519396867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.315 " "Worst-case setup slack is 16.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748519396870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748519396870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.315               0.000 CLOCK_50  " "   16.315               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748519396870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748519396870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.264 " "Worst-case hold slack is 0.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748519396873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748519396873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 CLOCK_50  " "    0.264               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748519396873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748519396873 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748519396876 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748519396880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.474 " "Worst-case minimum pulse width slack is 8.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748519396882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748519396882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.474               0.000 CLOCK_50  " "    8.474               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748519396882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748519396882 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1748519396890 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider:clock_vga\|clk_out " "Node: Clock_Divider:clock_vga\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_driver:vga\|v_counter\[6\] Clock_Divider:clock_vga\|clk_out " "Register vga_driver:vga\|v_counter\[6\] is being clocked by Clock_Divider:clock_vga\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748519397052 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748519397052 "|FPGA_Footsies|Clock_Divider:clock_vga|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider:clock_fsm\|clk_out " "Node: Clock_Divider:clock_fsm\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sprite_renderer:render1\|sprite_x\[3\] Clock_Divider:clock_fsm\|clk_out " "Register Sprite_renderer:render1\|sprite_x\[3\] is being clocked by Clock_Divider:clock_fsm\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748519397053 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748519397053 "|FPGA_Footsies|Clock_Divider:clock_fsm|clk_out"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748519397053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.464 " "Worst-case setup slack is 16.464" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748519397057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748519397057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.464               0.000 CLOCK_50  " "   16.464               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748519397057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748519397057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.237 " "Worst-case hold slack is 0.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748519397060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748519397060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 CLOCK_50  " "    0.237               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748519397060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748519397060 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748519397065 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748519397071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.463 " "Worst-case minimum pulse width slack is 8.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748519397073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748519397073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.463               0.000 CLOCK_50  " "    8.463               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748519397073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748519397073 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1748519398594 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1748519398594 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 76 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5406 " "Peak virtual memory: 5406 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748519398681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 29 14:49:58 2025 " "Processing ended: Thu May 29 14:49:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748519398681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748519398681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748519398681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1748519398681 ""}
