<table class="regdef" id="Reg_control">
 <tr>
  <th class="regdef" colspan=5>
   <div>conv1d_control.CONTROL @ 0x0</div>
   <div><p>Accelerator main control and status register</p></div>
   <div>Reset default = 0x0, mask 0x5</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="unused" colspan=16>&nbsp;</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="unused" colspan=13>&nbsp;</td>
<td class="fname" colspan=1>ACK</td>
<td class="unused" colspan=1>&nbsp;</td>
<td class="fname" colspan=1 style="font-size:60.0%">START</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">0</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">START</td><td class="regde"><p>When this bit is set to 1 by software, the conv1d accelerator should start. Default: 0.</p></td><tr><td class="regbits">1</td><td></td><td></td><td></td><td>Reserved</td></tr><tr><td class="regbits">2</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">ACK</td><td class="regde"><p>When this bit is set to 1 by software, the conv1d accelerator anck out. Default: 0.</p></td></table>
<br>
<table class="regdef" id="Reg_status">
 <tr>
  <th class="regdef" colspan=5>
   <div>conv1d_control.STATUS @ 0x4</div>
   <div><p>Accelerator status register</p></div>
   <div>Reset default = 0x0, mask 0x3f</div>
  </th>
 </tr>
<tr><td colspan=5><table class="regpic"><tr><td class="bitnum">31</td><td class="bitnum">30</td><td class="bitnum">29</td><td class="bitnum">28</td><td class="bitnum">27</td><td class="bitnum">26</td><td class="bitnum">25</td><td class="bitnum">24</td><td class="bitnum">23</td><td class="bitnum">22</td><td class="bitnum">21</td><td class="bitnum">20</td><td class="bitnum">19</td><td class="bitnum">18</td><td class="bitnum">17</td><td class="bitnum">16</td></tr><tr><td class="unused" colspan=16>&nbsp;</td>
</tr>
<tr><td class="bitnum">15</td><td class="bitnum">14</td><td class="bitnum">13</td><td class="bitnum">12</td><td class="bitnum">11</td><td class="bitnum">10</td><td class="bitnum">9</td><td class="bitnum">8</td><td class="bitnum">7</td><td class="bitnum">6</td><td class="bitnum">5</td><td class="bitnum">4</td><td class="bitnum">3</td><td class="bitnum">2</td><td class="bitnum">1</td><td class="bitnum">0</td></tr><tr><td class="unused" colspan=10>&nbsp;</td>
<td class="fname" colspan=1 style="font-size:60.0%">K_REQ</td>
<td class="fname" colspan=1 style="font-size:60.0%">S_REQ</td>
<td class="fname" colspan=1 style="font-size:33.333333333333336%">PAD_READY</td>
<td class="fname" colspan=1 style="font-size:33.333333333333336%">OUT_READY</td>
<td class="fname" colspan=1 style="font-size:75.0%">DONE</td>
<td class="fname" colspan=1 style="font-size:42.857142857142854%">RUNNING</td>
</tr></table></td></tr>
<tr><th width=5%>Bits</th><th width=5%>Type</th><th width=5%>Reset</th><th>Name</th><th>Description</th></tr><tr><td class="regbits">0</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">RUNNING</td><td class="regde"><p>This bit is set to 1 when the accelerator is running. Default: 0.</p></td><tr><td class="regbits">1</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">DONE</td><td class="regde"><p>This bit is set to 1 when the accelerator has finished its computation. Default: 0.</p></td><tr><td class="regbits">2</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">OUT_READY</td><td class="regde"><p>This bit is set to 1 when the accellerator puts output data in memory. Default: 0.</p></td><tr><td class="regbits">3</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">PAD_READY</td><td class="regde"><p>This bit is set to 1 when the accellerator has completed the padding. Default: 0.</p></td><tr><td class="regbits">4</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">S_REQ</td><td class="regde"><p>This bit is set to 1 when the accellerator requests samples. Default: 0.</p></td><tr><td class="regbits">5</td><td class="regperm">rw</td><td class="regrv">0x0</td><td class="regfn">K_REQ</td><td class="regde"><p>This bit is set to 1 when the accellerator requests kernels. Default: 0.</p></td></table>
<br>
