<h1 align="center">Single Cycle CPU</h1>

```
Demo of single cycle CPU
```

* [Introduction](#overview)
    *   [easy talk](#philosophy)
* [Instruction Set Architecture](#ISA)
    *   [Basic](#basic)
    *   [Load and Store](#LS)
    *   [Branch](#branch)
    *   [Jump](#jump)
<h2 id="overview">Introduction</h2>
<h3 id="philosophy">easy talk</h3>

```
This is a homework of single cycle CPU.
ISA can be refered to dirc of ISA.
There is still some bug in this project.
```

* * *
```
This CPU includes Program counter, register file, Instruction Memory, ALU, controller(FSM), Data Memory.
```
<h2 id="ISA" align="center"> Instruction Set Architecture </h2>
<h3 id="basic">Basic ISA</h3>

<img src="https://github.com/xitorzx/single-cycle-cpu/blob/master/ISA/isa1.PNG" width=100%></img>
<img src="https://github.com/xitorzx/single-cycle-cpu/blob/master/ISA/isa2.PNG" width=100%></img>

* * *

<h3 id="LS">Load & Store</h3>
<h3 id="branch">Branch</h3>
<h3 id="jump">Jump</h3>
