circuit Complex3R3WSMem : @[:@2.0]
  module Complex3R3WSMem : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_rdAddr : UInt<4> @[:@6.4]
    output io_rdData : UInt<8> @[:@6.4]
    input io_rdAddr2 : UInt<4> @[:@6.4]
    output io_rdData2 : UInt<8> @[:@6.4]
    input io_rdAddr3 : UInt<4> @[:@6.4]
    output io_rdData3 : UInt<8> @[:@6.4]
    input io_wrEna : UInt<1> @[:@6.4]
    input io_wrData : UInt<8> @[:@6.4]
    input io_wrAddr : UInt<4> @[:@6.4]
    input io_wrEna2 : UInt<1> @[:@6.4]
    input io_wrData2 : UInt<8> @[:@6.4]
    input io_wrAddr2 : UInt<4> @[:@6.4]
    input io_wrEna3 : UInt<1> @[:@6.4]
    input io_wrData3 : UInt<8> @[:@6.4]
    input io_wrAddr3 : UInt<4> @[:@6.4]
  
    mem mem : @[Complex3R3WSMem.scala 26:24:@8.4]
      data-type => UInt<8>
      depth => 16
      read-latency => 1
      write-latency => 1
      reader => _T_37
      reader => _T_38
      reader => _T_39
      writer => _T_40
      writer => _T_41
      writer => _T_42
      read-under-write => undefined
    node _GEN_0 = validif(io_wrEna, io_wrAddr) @[Complex3R3WSMem.scala 57:18:@15.4]
    node _GEN_1 = validif(io_wrEna, clock) @[Complex3R3WSMem.scala 57:18:@15.4]
    node _GEN_2 = mux(io_wrEna, UInt<1>("h1"), UInt<1>("h0")) @[Complex3R3WSMem.scala 57:18:@15.4]
    node _GEN_3 = validif(io_wrEna, UInt<1>("h1")) @[Complex3R3WSMem.scala 57:18:@15.4]
    node _GEN_4 = validif(io_wrEna, io_wrData) @[Complex3R3WSMem.scala 57:18:@15.4]
    node _GEN_5 = validif(io_wrEna2, io_wrAddr2) @[Complex3R3WSMem.scala 60:19:@19.4]
    node _GEN_6 = validif(io_wrEna2, clock) @[Complex3R3WSMem.scala 60:19:@19.4]
    node _GEN_7 = mux(io_wrEna2, UInt<1>("h1"), UInt<1>("h0")) @[Complex3R3WSMem.scala 60:19:@19.4]
    node _GEN_8 = validif(io_wrEna2, UInt<1>("h1")) @[Complex3R3WSMem.scala 60:19:@19.4]
    node _GEN_9 = validif(io_wrEna2, io_wrData2) @[Complex3R3WSMem.scala 60:19:@19.4]
    node _GEN_10 = validif(io_wrEna3, io_wrAddr3) @[Complex3R3WSMem.scala 63:19:@23.4]
    node _GEN_11 = validif(io_wrEna3, clock) @[Complex3R3WSMem.scala 63:19:@23.4]
    node _GEN_12 = mux(io_wrEna3, UInt<1>("h1"), UInt<1>("h0")) @[Complex3R3WSMem.scala 63:19:@23.4]
    node _GEN_13 = validif(io_wrEna3, UInt<1>("h1")) @[Complex3R3WSMem.scala 63:19:@23.4]
    node _GEN_14 = validif(io_wrEna3, io_wrData3) @[Complex3R3WSMem.scala 63:19:@23.4]
    io_rdData <= mem._T_37.data @[Complex3R3WSMem.scala 54:13:@10.4]
    io_rdData2 <= mem._T_38.data @[Complex3R3WSMem.scala 55:14:@12.4]
    io_rdData3 <= mem._T_39.data @[Complex3R3WSMem.scala 56:14:@14.4]
    mem._T_37.addr <= io_rdAddr @[Complex3R3WSMem.scala 54:24:@9.4]
    mem._T_37.en <= UInt<1>("h1") @[Complex3R3WSMem.scala 26:24:@8.4 Complex3R3WSMem.scala 54:24:@9.4]
    mem._T_37.clk <= clock @[Complex3R3WSMem.scala 54:24:@9.4]
    mem._T_38.addr <= io_rdAddr2 @[Complex3R3WSMem.scala 55:25:@11.4]
    mem._T_38.en <= UInt<1>("h1") @[Complex3R3WSMem.scala 26:24:@8.4 Complex3R3WSMem.scala 55:25:@11.4]
    mem._T_38.clk <= clock @[Complex3R3WSMem.scala 55:25:@11.4]
    mem._T_39.addr <= io_rdAddr3 @[Complex3R3WSMem.scala 56:25:@13.4]
    mem._T_39.en <= UInt<1>("h1") @[Complex3R3WSMem.scala 26:24:@8.4 Complex3R3WSMem.scala 56:25:@13.4]
    mem._T_39.clk <= clock @[Complex3R3WSMem.scala 56:25:@13.4]
    mem._T_40.addr <= _GEN_0 @[:@16.6]
    mem._T_40.en <= _GEN_2 @[Complex3R3WSMem.scala 26:24:@8.4 :@16.6]
    mem._T_40.clk <= _GEN_1 @[:@16.6]
    mem._T_40.data <= _GEN_4 @[:@17.6]
    mem._T_40.mask <= _GEN_3 @[:@16.6 :@17.6]
    mem._T_41.addr <= _GEN_5 @[:@20.6]
    mem._T_41.en <= _GEN_7 @[Complex3R3WSMem.scala 26:24:@8.4 :@20.6]
    mem._T_41.clk <= _GEN_6 @[:@20.6]
    mem._T_41.data <= _GEN_9 @[:@21.6]
    mem._T_41.mask <= _GEN_8 @[:@20.6 :@21.6]
    mem._T_42.addr <= _GEN_10 @[:@24.6]
    mem._T_42.en <= _GEN_12 @[Complex3R3WSMem.scala 26:24:@8.4 :@24.6]
    mem._T_42.clk <= _GEN_11 @[:@24.6]
    mem._T_42.data <= _GEN_14 @[:@25.6]
    mem._T_42.mask <= _GEN_13 @[:@24.6 :@25.6]
