// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "04/13/2023 11:39:19"

// 
// Device: Altera 10M50SAE144C8G Package EQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module max10_rpi (
	clk,
	read,
	soc,
	ready,
	data,
	led);
input 	reg clk ;
input 	reg read ;
input 	reg soc ;
output 	reg ready ;
output 	reg [11:0] data ;
output 	reg [7:0] led ;

// Design Ports Information
// ready	=>  Location: PIN_98,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[0]	=>  Location: PIN_99,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_100,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_102,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[4]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[5]	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[6]	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[7]	=>  Location: PIN_111,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[8]	=>  Location: PIN_116,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[9]	=>  Location: PIN_117,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[10]	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[11]	=>  Location: PIN_118,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[0]	=>  Location: PIN_88,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[1]	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[2]	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[3]	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[4]	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[5]	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[6]	=>  Location: PIN_82,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[7]	=>  Location: PIN_81,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read	=>  Location: PIN_97,	 I/O Standard: 2.5 V,	 Current Strength: Default
// soc	=>  Location: PIN_93,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_26,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_TDO~~padout ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_ADC1IN1~~ibuf_o ;
wire \~ALTERA_ADC1IN1~~padout ;
wire \~ALTERA_ADC1IN2~~ibuf_o ;
wire \~ALTERA_ADC1IN2~~padout ;
wire \~ALTERA_ADC1IN3~~ibuf_o ;
wire \~ALTERA_ADC1IN3~~padout ;
wire \~ALTERA_ADC1IN4~~ibuf_o ;
wire \~ALTERA_ADC1IN4~~padout ;
wire \~ALTERA_ADC1IN5~~ibuf_o ;
wire \~ALTERA_ADC1IN5~~padout ;
wire \~ALTERA_ADC1IN6~~ibuf_o ;
wire \~ALTERA_ADC1IN6~~padout ;
wire \~ALTERA_ADC1IN7~~ibuf_o ;
wire \~ALTERA_ADC1IN7~~padout ;
wire \~ALTERA_ADC1IN8~~ibuf_o ;
wire \~ALTERA_ADC1IN8~~padout ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \~ALTERA_TDO~~obuf_o ;
wire \clk~input_o ;
wire \pll_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \pll_inst|altpll_component|auto_generated|wire_pll1_locked ;
wire \soc~input_o ;
wire \Selector33~0_combout ;
wire \Equal0~1_combout ;
wire \Selector33~1_combout ;
wire \adc_read~q ;
wire \avl_inst|mm_bridge_0|wr_reg_waitrequest~0_combout ;
wire \avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \avl_inst|mm_bridge_0|wr_reg_waitrequest~q ;
wire \avl_inst|mm_bridge_0|wr_reg_read~0_combout ;
wire \avl_inst|mm_bridge_0|wr_reg_read~q ;
wire \avl_inst|mm_bridge_0|use_reg~0_combout ;
wire \avl_inst|mm_bridge_0|use_reg~q ;
wire \avl_inst|mm_bridge_0|cmd_read~0_combout ;
wire \avl_inst|mm_bridge_0|cmd_read~q ;
wire \avl_inst|adc_max10_0|st[0]~1_combout ;
wire \avl_inst|adc_max10_0|soc~0_combout ;
wire \avl_inst|adc_max10_0|soc~1_combout ;
wire \avl_inst|adc_max10_0|soc~q ;
wire \~GND~combout ;
wire \avl_inst|adc_max10_0|adc_inst|adcblock_instance|eoc ;
wire \avl_inst|adc_max10_0|st[1]~0_combout ;
wire \avl_inst|adc_max10_0|Selector0~0_combout ;
wire \avl_inst|adc_max10_0|readdatavalid~q ;
wire \avl_inst|mm_bridge_0|rsp_readdatavalid~feeder_combout ;
wire \avl_inst|mm_bridge_0|rsp_readdatavalid~q ;
wire \st[1]~2_combout ;
wire \st[1]~3_combout ;
wire \st[2]~8_combout ;
wire \st[0]~4_combout ;
wire \st[0]~5_combout ;
wire \st[0]~6_combout ;
wire \st[0]~7_combout ;
wire \Equal0~0_combout ;
wire \read~input_o ;
wire \ready~0_combout ;
wire \rd_data~0_combout ;
wire \ready~1_combout ;
wire \ready~reg0_q ;
wire \avl_inst|adc_max10_0|readdata[0]~0_combout ;
wire \avl_inst|mm_bridge_0|rsp_readdata[0]~feeder_combout ;
wire \i[0]~9_combout ;
wire \i[1]~10_combout ;
wire \i[1]~11 ;
wire \i[2]~12_combout ;
wire \i[2]~13 ;
wire \i[3]~14_combout ;
wire \i[3]~15 ;
wire \i[4]~16_combout ;
wire \i[4]~17 ;
wire \i[5]~18_combout ;
wire \i[5]~19 ;
wire \i[6]~20_combout ;
wire \i[6]~21 ;
wire \i[7]~22_combout ;
wire \i[7]~23 ;
wire \i[8]~24_combout ;
wire \i[8]~25 ;
wire \i[9]~26_combout ;
wire \read_sync~q ;
wire \Add1~1_combout ;
wire \st_rpi[0]~0_combout ;
wire \st_rpi[1]~1_combout ;
wire \Add1~0_combout ;
wire \Equal5~0_combout ;
wire \Add1~3_combout ;
wire \Add1~2 ;
wire \Add1~4_combout ;
wire \Add1~6_combout ;
wire \Add1~5 ;
wire \Add1~7_combout ;
wire \Add1~9_combout ;
wire \Add1~8 ;
wire \Add1~10_combout ;
wire \Add1~12_combout ;
wire \Add1~11 ;
wire \Add1~13_combout ;
wire \Add1~15_combout ;
wire \Add1~14 ;
wire \Add1~16_combout ;
wire \Add1~18_combout ;
wire \Add1~17 ;
wire \Add1~19_combout ;
wire \Add1~21_combout ;
wire \Add1~20 ;
wire \Add1~22_combout ;
wire \Add1~24_combout ;
wire \Add1~23 ;
wire \Add1~25_combout ;
wire \Add1~27_combout ;
wire \Add1~26 ;
wire \Add1~28_combout ;
wire \Add1~30_combout ;
wire \avl_inst|adc_max10_0|readdata[1]~feeder_combout ;
wire \avl_inst|mm_bridge_0|rsp_readdata[1]~feeder_combout ;
wire \avl_inst|adc_max10_0|readdata[2]~feeder_combout ;
wire \avl_inst|adc_max10_0|readdata[4]~feeder_combout ;
wire \avl_inst|mm_bridge_0|rsp_readdata[4]~feeder_combout ;
wire \avl_inst|mm_bridge_0|rsp_readdata[5]~feeder_combout ;
wire \avl_inst|adc_max10_0|readdata[6]~feeder_combout ;
wire \avl_inst|mm_bridge_0|rsp_readdata[6]~feeder_combout ;
wire \avl_inst|adc_max10_0|readdata[7]~feeder_combout ;
wire \avl_inst|mm_bridge_0|rsp_readdata[7]~feeder_combout ;
wire \avl_inst|mm_bridge_0|rsp_readdata[8]~feeder_combout ;
wire \rd_data_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \rd_data_rtl_0_bypass[17]~feeder_combout ;
wire \rd_data~6_combout ;
wire \rd_data_rtl_0_bypass[9]~feeder_combout ;
wire \rd_data_rtl_0_bypass[10]~feeder_combout ;
wire \rd_data~3_combout ;
wire \rd_data_rtl_0_bypass[7]~feeder_combout ;
wire \rd_data~2_combout ;
wire \rd_data_rtl_0_bypass[3]~feeder_combout ;
wire \rd_data~1_combout ;
wire \rd_data_rtl_0_bypass[15]~feeder_combout ;
wire \rd_data_rtl_0_bypass[13]~feeder_combout ;
wire \rd_data_rtl_0_bypass[16]~feeder_combout ;
wire \rd_data~4_combout ;
wire \rd_data~5_combout ;
wire \rd_data~7_combout ;
wire \rd_data_rtl_0_bypass[21]~feeder_combout ;
wire \rd_data~8_combout ;
wire \data[0]~0_combout ;
wire \data[0]~reg0_q ;
wire \rd_data_rtl_0|auto_generated|ram_block1a1 ;
wire \rd_data_rtl_0_bypass[22]~feeder_combout ;
wire \rd_data~9_combout ;
wire \data[1]~reg0_q ;
wire \rd_data_rtl_0|auto_generated|ram_block1a2 ;
wire \rd_data~10_combout ;
wire \data[2]~reg0_q ;
wire \rd_data_rtl_0_bypass[24]~feeder_combout ;
wire \rd_data_rtl_0|auto_generated|ram_block1a3 ;
wire \rd_data~11_combout ;
wire \data[3]~reg0_q ;
wire \rd_data_rtl_0_bypass[25]~feeder_combout ;
wire \rd_data_rtl_0|auto_generated|ram_block1a4 ;
wire \rd_data~12_combout ;
wire \data[4]~reg0_q ;
wire \rd_data_rtl_0|auto_generated|ram_block1a5 ;
wire \rd_data_rtl_0_bypass[26]~feeder_combout ;
wire \rd_data~13_combout ;
wire \data[5]~reg0_q ;
wire \rd_data_rtl_0_bypass[27]~feeder_combout ;
wire \rd_data_rtl_0|auto_generated|ram_block1a6 ;
wire \rd_data~14_combout ;
wire \data[6]~reg0_q ;
wire \rd_data_rtl_0_bypass[28]~feeder_combout ;
wire \rd_data_rtl_0|auto_generated|ram_block1a7 ;
wire \rd_data~15_combout ;
wire \data[7]~reg0_q ;
wire \rd_data_rtl_0_bypass[29]~feeder_combout ;
wire \rd_data_rtl_0|auto_generated|ram_block1a8 ;
wire \rd_data~16_combout ;
wire \data[8]~reg0_q ;
wire \rd_data_rtl_0_bypass[30]~feeder_combout ;
wire \avl_inst|adc_max10_0|readdata[10]~feeder_combout ;
wire \avl_inst|mm_bridge_0|rsp_readdata[10]~feeder_combout ;
wire \avl_inst|adc_max10_0|readdata[11]~feeder_combout ;
wire \avl_inst|mm_bridge_0|rsp_readdata[11]~feeder_combout ;
wire \rd_data_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \rd_data~17_combout ;
wire \data[9]~reg0_q ;
wire \rd_data_rtl_0_bypass[31]~feeder_combout ;
wire \rd_data_rtl_0|auto_generated|ram_block1a10 ;
wire \rd_data~18_combout ;
wire \data[10]~reg0_q ;
wire \rd_data_rtl_0_bypass[32]~feeder_combout ;
wire \rd_data_rtl_0|auto_generated|ram_block1a11 ;
wire \rd_data~19_combout ;
wire \data[11]~reg0_q ;
wire [15:0] \avl_inst|adc_max10_0|readdata ;
wire [9:0] j;
wire [9:0] i;
wire [11:0] \avl_inst|adc_max10_0|adc_inst|adcblock_instance|wire_from_adc_dout ;
wire [1:0] \avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [4:0] \pll_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [31:0] st;
wire [31:0] \avl_inst|adc_max10_0|st ;
wire [0:32] rd_data_rtl_0_bypass;
wire [31:0] st_rpi;
wire [15:0] \avl_inst|mm_bridge_0|rsp_readdata ;

wire [4:0] \pll_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [8:0] \rd_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \rd_data_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [11:0] \avl_inst|adc_max10_0|adc_inst|adcblock_instance|primitive_instance_DOUT_bus ;

assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \pll_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \rd_data_rtl_0|auto_generated|ram_block1a0~portbdataout  = \rd_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \rd_data_rtl_0|auto_generated|ram_block1a1  = \rd_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \rd_data_rtl_0|auto_generated|ram_block1a2  = \rd_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \rd_data_rtl_0|auto_generated|ram_block1a3  = \rd_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \rd_data_rtl_0|auto_generated|ram_block1a4  = \rd_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \rd_data_rtl_0|auto_generated|ram_block1a5  = \rd_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \rd_data_rtl_0|auto_generated|ram_block1a6  = \rd_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \rd_data_rtl_0|auto_generated|ram_block1a7  = \rd_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \rd_data_rtl_0|auto_generated|ram_block1a8  = \rd_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

assign \rd_data_rtl_0|auto_generated|ram_block1a9~portbdataout  = \rd_data_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];
assign \rd_data_rtl_0|auto_generated|ram_block1a10  = \rd_data_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [1];
assign \rd_data_rtl_0|auto_generated|ram_block1a11  = \rd_data_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [2];

assign \avl_inst|adc_max10_0|adc_inst|adcblock_instance|wire_from_adc_dout [0] = \avl_inst|adc_max10_0|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [0];
assign \avl_inst|adc_max10_0|adc_inst|adcblock_instance|wire_from_adc_dout [1] = \avl_inst|adc_max10_0|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [1];
assign \avl_inst|adc_max10_0|adc_inst|adcblock_instance|wire_from_adc_dout [2] = \avl_inst|adc_max10_0|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [2];
assign \avl_inst|adc_max10_0|adc_inst|adcblock_instance|wire_from_adc_dout [3] = \avl_inst|adc_max10_0|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [3];
assign \avl_inst|adc_max10_0|adc_inst|adcblock_instance|wire_from_adc_dout [4] = \avl_inst|adc_max10_0|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [4];
assign \avl_inst|adc_max10_0|adc_inst|adcblock_instance|wire_from_adc_dout [5] = \avl_inst|adc_max10_0|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [5];
assign \avl_inst|adc_max10_0|adc_inst|adcblock_instance|wire_from_adc_dout [6] = \avl_inst|adc_max10_0|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [6];
assign \avl_inst|adc_max10_0|adc_inst|adcblock_instance|wire_from_adc_dout [7] = \avl_inst|adc_max10_0|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [7];
assign \avl_inst|adc_max10_0|adc_inst|adcblock_instance|wire_from_adc_dout [8] = \avl_inst|adc_max10_0|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [8];
assign \avl_inst|adc_max10_0|adc_inst|adcblock_instance|wire_from_adc_dout [9] = \avl_inst|adc_max10_0|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [9];
assign \avl_inst|adc_max10_0|adc_inst|adcblock_instance|wire_from_adc_dout [10] = \avl_inst|adc_max10_0|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [10];
assign \avl_inst|adc_max10_0|adc_inst|adcblock_instance|wire_from_adc_dout [11] = \avl_inst|adc_max10_0|adc_inst|adcblock_instance|primitive_instance_DOUT_bus [11];

// Location: IOOBUF_X78_Y36_N16
fiftyfivenm_io_obuf \ready~output (
	.i(\ready~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ready),
	.obar());
// synopsys translate_off
defparam \ready~output .bus_hold = "false";
defparam \ready~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N23
fiftyfivenm_io_obuf \data[0]~output (
	.i(\data[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[0]),
	.obar());
// synopsys translate_off
defparam \data[0]~output .bus_hold = "false";
defparam \data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N9
fiftyfivenm_io_obuf \data[1]~output (
	.i(\data[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[1]),
	.obar());
// synopsys translate_off
defparam \data[1]~output .bus_hold = "false";
defparam \data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \data[2]~output (
	.i(\data[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[2]),
	.obar());
// synopsys translate_off
defparam \data[2]~output .bus_hold = "false";
defparam \data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N2
fiftyfivenm_io_obuf \data[3]~output (
	.i(\data[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[3]),
	.obar());
// synopsys translate_off
defparam \data[3]~output .bus_hold = "false";
defparam \data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N23
fiftyfivenm_io_obuf \data[4]~output (
	.i(\data[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[4]),
	.obar());
// synopsys translate_off
defparam \data[4]~output .bus_hold = "false";
defparam \data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N16
fiftyfivenm_io_obuf \data[5]~output (
	.i(\data[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[5]),
	.obar());
// synopsys translate_off
defparam \data[5]~output .bus_hold = "false";
defparam \data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \data[6]~output (
	.i(\data[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[6]),
	.obar());
// synopsys translate_off
defparam \data[6]~output .bus_hold = "false";
defparam \data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \data[7]~output (
	.i(\data[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[7]),
	.obar());
// synopsys translate_off
defparam \data[7]~output .bus_hold = "false";
defparam \data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N9
fiftyfivenm_io_obuf \data[8]~output (
	.i(\data[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[8]),
	.obar());
// synopsys translate_off
defparam \data[8]~output .bus_hold = "false";
defparam \data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \data[9]~output (
	.i(\data[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[9]),
	.obar());
// synopsys translate_off
defparam \data[9]~output .bus_hold = "false";
defparam \data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \data[10]~output (
	.i(\data[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[10]),
	.obar());
// synopsys translate_off
defparam \data[10]~output .bus_hold = "false";
defparam \data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N16
fiftyfivenm_io_obuf \data[11]~output (
	.i(\data[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data[11]),
	.obar());
// synopsys translate_off
defparam \data[11]~output .bus_hold = "false";
defparam \data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N23
fiftyfivenm_io_obuf \led[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[0]),
	.obar());
// synopsys translate_off
defparam \led[0]~output .bus_hold = "false";
defparam \led[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N16
fiftyfivenm_io_obuf \led[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[1]),
	.obar());
// synopsys translate_off
defparam \led[1]~output .bus_hold = "false";
defparam \led[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N2
fiftyfivenm_io_obuf \led[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[2]),
	.obar());
// synopsys translate_off
defparam \led[2]~output .bus_hold = "false";
defparam \led[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N24
fiftyfivenm_io_obuf \led[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[3]),
	.obar());
// synopsys translate_off
defparam \led[3]~output .bus_hold = "false";
defparam \led[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N9
fiftyfivenm_io_obuf \led[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[4]),
	.obar());
// synopsys translate_off
defparam \led[4]~output .bus_hold = "false";
defparam \led[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N16
fiftyfivenm_io_obuf \led[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[5]),
	.obar());
// synopsys translate_off
defparam \led[5]~output .bus_hold = "false";
defparam \led[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N23
fiftyfivenm_io_obuf \led[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[6]),
	.obar());
// synopsys translate_off
defparam \led[6]~output .bus_hold = "false";
defparam \led[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N2
fiftyfivenm_io_obuf \led[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[7]),
	.obar());
// synopsys translate_off
defparam \led[7]~output .bus_hold = "false";
defparam \led[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
fiftyfivenm_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .listen_to_nsleep_signal = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
fiftyfivenm_pll \pll_inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_high = 150;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_low = 150;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_high = 30;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_low = 30;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c1";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 10;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_counter = "c0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 10000;
defparam \pll_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m = 6;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \pll_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll_inst|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \pll_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \pll_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N15
fiftyfivenm_io_ibuf \soc~input (
	.i(soc),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\soc~input_o ));
// synopsys translate_off
defparam \soc~input .bus_hold = "false";
defparam \soc~input .listen_to_nsleep_signal = "false";
defparam \soc~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N26
fiftyfivenm_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = (\adc_read~q ) # ((st[1]) # ((st[0] & st[2])))

	.dataa(\adc_read~q ),
	.datab(st[0]),
	.datac(st[2]),
	.datad(st[1]),
	.cin(gnd),
	.combout(\Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~0 .lut_mask = 16'hFFEA;
defparam \Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N0
fiftyfivenm_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (st[0] & (!st[2] & st[1]))

	.dataa(gnd),
	.datab(st[0]),
	.datac(st[2]),
	.datad(st[1]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0C00;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N24
fiftyfivenm_lcell_comb \Selector33~1 (
// Equation(s):
// \Selector33~1_combout  = (\Selector33~0_combout  & (((!\avl_inst|mm_bridge_0|rsp_readdatavalid~q  & \adc_read~q )) # (!\Equal0~1_combout )))

	.dataa(\avl_inst|mm_bridge_0|rsp_readdatavalid~q ),
	.datab(\Selector33~0_combout ),
	.datac(\adc_read~q ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~1 .lut_mask = 16'h40CC;
defparam \Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y44_N25
dffeas adc_read(
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector33~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam adc_read.is_wysiwyg = "true";
defparam adc_read.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N18
fiftyfivenm_lcell_comb \avl_inst|mm_bridge_0|wr_reg_waitrequest~0 (
// Equation(s):
// \avl_inst|mm_bridge_0|wr_reg_waitrequest~0_combout  = !\avl_inst|mm_bridge_0|cmd_read~q 

	.dataa(gnd),
	.datab(\avl_inst|mm_bridge_0|cmd_read~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\avl_inst|mm_bridge_0|wr_reg_waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \avl_inst|mm_bridge_0|wr_reg_waitrequest~0 .lut_mask = 16'h3333;
defparam \avl_inst|mm_bridge_0|wr_reg_waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N12
fiftyfivenm_lcell_comb \avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFFFF;
defparam \avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y44_N13
dffeas \avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N2
fiftyfivenm_lcell_comb \avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.cin(gnd),
	.combout(\avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 16'hFF00;
defparam \avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y44_N3
dffeas \avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N22
fiftyfivenm_lcell_comb \avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = \avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.cin(gnd),
	.combout(\avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 16'hFF00;
defparam \avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y44_N23
dffeas \avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y44_N19
dffeas \avl_inst|mm_bridge_0|wr_reg_waitrequest (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\avl_inst|mm_bridge_0|wr_reg_waitrequest~0_combout ),
	.asdata(vcc),
	.clrn(\avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avl_inst|mm_bridge_0|wr_reg_waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avl_inst|mm_bridge_0|wr_reg_waitrequest .is_wysiwyg = "true";
defparam \avl_inst|mm_bridge_0|wr_reg_waitrequest .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N30
fiftyfivenm_lcell_comb \avl_inst|mm_bridge_0|wr_reg_read~0 (
// Equation(s):
// \avl_inst|mm_bridge_0|wr_reg_read~0_combout  = (\avl_inst|mm_bridge_0|cmd_read~q  & ((\avl_inst|mm_bridge_0|wr_reg_waitrequest~q  & (\adc_read~q )) # (!\avl_inst|mm_bridge_0|wr_reg_waitrequest~q  & ((\avl_inst|mm_bridge_0|wr_reg_read~q ))))) # 
// (!\avl_inst|mm_bridge_0|cmd_read~q  & (((\avl_inst|mm_bridge_0|wr_reg_read~q ))))

	.dataa(\adc_read~q ),
	.datab(\avl_inst|mm_bridge_0|cmd_read~q ),
	.datac(\avl_inst|mm_bridge_0|wr_reg_read~q ),
	.datad(\avl_inst|mm_bridge_0|wr_reg_waitrequest~q ),
	.cin(gnd),
	.combout(\avl_inst|mm_bridge_0|wr_reg_read~0_combout ),
	.cout());
// synopsys translate_off
defparam \avl_inst|mm_bridge_0|wr_reg_read~0 .lut_mask = 16'hB8F0;
defparam \avl_inst|mm_bridge_0|wr_reg_read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N31
dffeas \avl_inst|mm_bridge_0|wr_reg_read (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\avl_inst|mm_bridge_0|wr_reg_read~0_combout ),
	.asdata(vcc),
	.clrn(\avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avl_inst|mm_bridge_0|wr_reg_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avl_inst|mm_bridge_0|wr_reg_read .is_wysiwyg = "true";
defparam \avl_inst|mm_bridge_0|wr_reg_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N16
fiftyfivenm_lcell_comb \avl_inst|mm_bridge_0|use_reg~0 (
// Equation(s):
// \avl_inst|mm_bridge_0|use_reg~0_combout  = ((!\avl_inst|mm_bridge_0|wr_reg_waitrequest~q  & \avl_inst|mm_bridge_0|use_reg~q )) # (!\avl_inst|mm_bridge_0|cmd_read~q )

	.dataa(gnd),
	.datab(\avl_inst|mm_bridge_0|wr_reg_waitrequest~q ),
	.datac(\avl_inst|mm_bridge_0|use_reg~q ),
	.datad(\avl_inst|mm_bridge_0|cmd_read~q ),
	.cin(gnd),
	.combout(\avl_inst|mm_bridge_0|use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \avl_inst|mm_bridge_0|use_reg~0 .lut_mask = 16'h30FF;
defparam \avl_inst|mm_bridge_0|use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N17
dffeas \avl_inst|mm_bridge_0|use_reg (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\avl_inst|mm_bridge_0|use_reg~0_combout ),
	.asdata(vcc),
	.clrn(\avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avl_inst|mm_bridge_0|use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avl_inst|mm_bridge_0|use_reg .is_wysiwyg = "true";
defparam \avl_inst|mm_bridge_0|use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N0
fiftyfivenm_lcell_comb \avl_inst|mm_bridge_0|cmd_read~0 (
// Equation(s):
// \avl_inst|mm_bridge_0|cmd_read~0_combout  = (\avl_inst|mm_bridge_0|cmd_read~q ) # ((\avl_inst|mm_bridge_0|use_reg~q  & ((\adc_read~q ))) # (!\avl_inst|mm_bridge_0|use_reg~q  & (\avl_inst|mm_bridge_0|wr_reg_read~q )))

	.dataa(\avl_inst|mm_bridge_0|wr_reg_read~q ),
	.datab(\avl_inst|mm_bridge_0|use_reg~q ),
	.datac(\avl_inst|mm_bridge_0|cmd_read~q ),
	.datad(\adc_read~q ),
	.cin(gnd),
	.combout(\avl_inst|mm_bridge_0|cmd_read~0_combout ),
	.cout());
// synopsys translate_off
defparam \avl_inst|mm_bridge_0|cmd_read~0 .lut_mask = 16'hFEF2;
defparam \avl_inst|mm_bridge_0|cmd_read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N1
dffeas \avl_inst|mm_bridge_0|cmd_read (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\avl_inst|mm_bridge_0|cmd_read~0_combout ),
	.asdata(vcc),
	.clrn(\avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avl_inst|mm_bridge_0|cmd_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avl_inst|mm_bridge_0|cmd_read .is_wysiwyg = "true";
defparam \avl_inst|mm_bridge_0|cmd_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N8
fiftyfivenm_lcell_comb \avl_inst|adc_max10_0|st[0]~1 (
// Equation(s):
// \avl_inst|adc_max10_0|st[0]~1_combout  = (\avl_inst|adc_max10_0|st [1] & (((\avl_inst|adc_max10_0|st [0]) # (\avl_inst|adc_max10_0|adc_inst|adcblock_instance|eoc )))) # (!\avl_inst|adc_max10_0|st [1] & (((!\avl_inst|adc_max10_0|st [0])) # 
// (!\avl_inst|mm_bridge_0|cmd_read~q )))

	.dataa(\avl_inst|adc_max10_0|st [1]),
	.datab(\avl_inst|mm_bridge_0|cmd_read~q ),
	.datac(\avl_inst|adc_max10_0|st [0]),
	.datad(\avl_inst|adc_max10_0|adc_inst|adcblock_instance|eoc ),
	.cin(gnd),
	.combout(\avl_inst|adc_max10_0|st[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \avl_inst|adc_max10_0|st[0]~1 .lut_mask = 16'hBFB5;
defparam \avl_inst|adc_max10_0|st[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N9
dffeas \avl_inst|adc_max10_0|st[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\avl_inst|adc_max10_0|st[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avl_inst|adc_max10_0|st [0]),
	.prn(vcc));
// synopsys translate_off
defparam \avl_inst|adc_max10_0|st[0] .is_wysiwyg = "true";
defparam \avl_inst|adc_max10_0|st[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N28
fiftyfivenm_lcell_comb \avl_inst|adc_max10_0|soc~0 (
// Equation(s):
// \avl_inst|adc_max10_0|soc~0_combout  = (\avl_inst|adc_max10_0|soc~q  & ((\avl_inst|adc_max10_0|adc_inst|adcblock_instance|eoc ) # ((!\avl_inst|adc_max10_0|st [0]) # (!\avl_inst|adc_max10_0|st [1]))))

	.dataa(\avl_inst|adc_max10_0|adc_inst|adcblock_instance|eoc ),
	.datab(\avl_inst|adc_max10_0|soc~q ),
	.datac(\avl_inst|adc_max10_0|st [1]),
	.datad(\avl_inst|adc_max10_0|st [0]),
	.cin(gnd),
	.combout(\avl_inst|adc_max10_0|soc~0_combout ),
	.cout());
// synopsys translate_off
defparam \avl_inst|adc_max10_0|soc~0 .lut_mask = 16'h8CCC;
defparam \avl_inst|adc_max10_0|soc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N14
fiftyfivenm_lcell_comb \avl_inst|adc_max10_0|soc~1 (
// Equation(s):
// \avl_inst|adc_max10_0|soc~1_combout  = (\avl_inst|adc_max10_0|soc~0_combout ) # ((\avl_inst|adc_max10_0|st [0] & (!\avl_inst|adc_max10_0|st [1] & \avl_inst|mm_bridge_0|cmd_read~q )))

	.dataa(\avl_inst|adc_max10_0|soc~0_combout ),
	.datab(\avl_inst|adc_max10_0|st [0]),
	.datac(\avl_inst|adc_max10_0|st [1]),
	.datad(\avl_inst|mm_bridge_0|cmd_read~q ),
	.cin(gnd),
	.combout(\avl_inst|adc_max10_0|soc~1_combout ),
	.cout());
// synopsys translate_off
defparam \avl_inst|adc_max10_0|soc~1 .lut_mask = 16'hAEAA;
defparam \avl_inst|adc_max10_0|soc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N15
dffeas \avl_inst|adc_max10_0|soc (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\avl_inst|adc_max10_0|soc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avl_inst|adc_max10_0|soc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avl_inst|adc_max10_0|soc .is_wysiwyg = "true";
defparam \avl_inst|adc_max10_0|soc .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y48_N16
fiftyfivenm_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \avl_inst|adc_max10_0|adc_inst|adcblock_instance|primitive_instance (
	.soc(\avl_inst|adc_max10_0|soc~q ),
	.usr_pwd(\~GND~combout ),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk [1]),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc,vcc}),
	.eoc(\avl_inst|adc_max10_0|adc_inst|adcblock_instance|eoc ),
	.dout(\avl_inst|adc_max10_0|adc_inst|adcblock_instance|primitive_instance_DOUT_bus ));
// synopsys translate_off
defparam \avl_inst|adc_max10_0|adc_inst|adcblock_instance|primitive_instance .analog_input_pin_mask = 0;
defparam \avl_inst|adc_max10_0|adc_inst|adcblock_instance|primitive_instance .clkdiv = 1;
defparam \avl_inst|adc_max10_0|adc_inst|adcblock_instance|primitive_instance .device_partname_fivechar_prefix = "10m08";
defparam \avl_inst|adc_max10_0|adc_inst|adcblock_instance|primitive_instance .is_this_first_or_second_adc = 1;
defparam \avl_inst|adc_max10_0|adc_inst|adcblock_instance|primitive_instance .prescalar = 0;
defparam \avl_inst|adc_max10_0|adc_inst|adcblock_instance|primitive_instance .pwd = 0;
defparam \avl_inst|adc_max10_0|adc_inst|adcblock_instance|primitive_instance .refsel = 0;
defparam \avl_inst|adc_max10_0|adc_inst|adcblock_instance|primitive_instance .reserve_block = "false";
defparam \avl_inst|adc_max10_0|adc_inst|adcblock_instance|primitive_instance .testbits = 66;
defparam \avl_inst|adc_max10_0|adc_inst|adcblock_instance|primitive_instance .tsclkdiv = 0;
defparam \avl_inst|adc_max10_0|adc_inst|adcblock_instance|primitive_instance .tsclksel = 0;
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N22
fiftyfivenm_lcell_comb \avl_inst|adc_max10_0|st[1]~0 (
// Equation(s):
// \avl_inst|adc_max10_0|st[1]~0_combout  = (\avl_inst|adc_max10_0|st [1] & ((\avl_inst|adc_max10_0|adc_inst|adcblock_instance|eoc ) # ((!\avl_inst|adc_max10_0|st [0])))) # (!\avl_inst|adc_max10_0|st [1] & (((\avl_inst|mm_bridge_0|cmd_read~q  & 
// \avl_inst|adc_max10_0|st [0]))))

	.dataa(\avl_inst|adc_max10_0|adc_inst|adcblock_instance|eoc ),
	.datab(\avl_inst|mm_bridge_0|cmd_read~q ),
	.datac(\avl_inst|adc_max10_0|st [1]),
	.datad(\avl_inst|adc_max10_0|st [0]),
	.cin(gnd),
	.combout(\avl_inst|adc_max10_0|st[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \avl_inst|adc_max10_0|st[1]~0 .lut_mask = 16'hACF0;
defparam \avl_inst|adc_max10_0|st[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N23
dffeas \avl_inst|adc_max10_0|st[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\avl_inst|adc_max10_0|st[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avl_inst|adc_max10_0|st [1]),
	.prn(vcc));
// synopsys translate_off
defparam \avl_inst|adc_max10_0|st[1] .is_wysiwyg = "true";
defparam \avl_inst|adc_max10_0|st[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N10
fiftyfivenm_lcell_comb \avl_inst|adc_max10_0|Selector0~0 (
// Equation(s):
// \avl_inst|adc_max10_0|Selector0~0_combout  = (\avl_inst|adc_max10_0|st [0] & (\avl_inst|adc_max10_0|readdatavalid~q  & ((\avl_inst|adc_max10_0|adc_inst|adcblock_instance|eoc ) # (!\avl_inst|adc_max10_0|st [1])))) # (!\avl_inst|adc_max10_0|st [0] & 
// (\avl_inst|adc_max10_0|st [1] & ((\avl_inst|adc_max10_0|readdatavalid~q ) # (\avl_inst|adc_max10_0|adc_inst|adcblock_instance|eoc ))))

	.dataa(\avl_inst|adc_max10_0|st [1]),
	.datab(\avl_inst|adc_max10_0|st [0]),
	.datac(\avl_inst|adc_max10_0|readdatavalid~q ),
	.datad(\avl_inst|adc_max10_0|adc_inst|adcblock_instance|eoc ),
	.cin(gnd),
	.combout(\avl_inst|adc_max10_0|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \avl_inst|adc_max10_0|Selector0~0 .lut_mask = 16'hE260;
defparam \avl_inst|adc_max10_0|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N11
dffeas \avl_inst|adc_max10_0|readdatavalid (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\avl_inst|adc_max10_0|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avl_inst|adc_max10_0|readdatavalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avl_inst|adc_max10_0|readdatavalid .is_wysiwyg = "true";
defparam \avl_inst|adc_max10_0|readdatavalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N24
fiftyfivenm_lcell_comb \avl_inst|mm_bridge_0|rsp_readdatavalid~feeder (
// Equation(s):
// \avl_inst|mm_bridge_0|rsp_readdatavalid~feeder_combout  = \avl_inst|adc_max10_0|readdatavalid~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avl_inst|adc_max10_0|readdatavalid~q ),
	.cin(gnd),
	.combout(\avl_inst|mm_bridge_0|rsp_readdatavalid~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avl_inst|mm_bridge_0|rsp_readdatavalid~feeder .lut_mask = 16'hFF00;
defparam \avl_inst|mm_bridge_0|rsp_readdatavalid~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N25
dffeas \avl_inst|mm_bridge_0|rsp_readdatavalid (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\avl_inst|mm_bridge_0|rsp_readdatavalid~feeder_combout ),
	.asdata(vcc),
	.clrn(\avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avl_inst|mm_bridge_0|rsp_readdatavalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avl_inst|mm_bridge_0|rsp_readdatavalid .is_wysiwyg = "true";
defparam \avl_inst|mm_bridge_0|rsp_readdatavalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N6
fiftyfivenm_lcell_comb \st[1]~2 (
// Equation(s):
// \st[1]~2_combout  = (st[1] & (((!st[0]) # (!\avl_inst|mm_bridge_0|rsp_readdatavalid~q )))) # (!st[1] & (\soc~input_o  & ((st[0]))))

	.dataa(\soc~input_o ),
	.datab(st[1]),
	.datac(\avl_inst|mm_bridge_0|rsp_readdatavalid~q ),
	.datad(st[0]),
	.cin(gnd),
	.combout(\st[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \st[1]~2 .lut_mask = 16'h2ECC;
defparam \st[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N2
fiftyfivenm_lcell_comb \st[1]~3 (
// Equation(s):
// \st[1]~3_combout  = (!st[2] & \st[1]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(st[2]),
	.datad(\st[1]~2_combout ),
	.cin(gnd),
	.combout(\st[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \st[1]~3 .lut_mask = 16'h0F00;
defparam \st[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y44_N3
dffeas \st[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\st[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(st[1]),
	.prn(vcc));
// synopsys translate_off
defparam \st[1] .is_wysiwyg = "true";
defparam \st[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N22
fiftyfivenm_lcell_comb \st[2]~8 (
// Equation(s):
// \st[2]~8_combout  = (\st[0]~6_combout  & (((st[2])))) # (!\st[0]~6_combout  & (st[1] & (!st[2] & st[0])))

	.dataa(\st[0]~6_combout ),
	.datab(st[1]),
	.datac(st[2]),
	.datad(st[0]),
	.cin(gnd),
	.combout(\st[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \st[2]~8 .lut_mask = 16'hA4A0;
defparam \st[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y44_N23
dffeas \st[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\st[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(st[2]),
	.prn(vcc));
// synopsys translate_off
defparam \st[2] .is_wysiwyg = "true";
defparam \st[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N18
fiftyfivenm_lcell_comb \st[0]~4 (
// Equation(s):
// \st[0]~4_combout  = (st[2] & (!st[0] & (\avl_inst|mm_bridge_0|rsp_readdatavalid~q ))) # (!st[2] & (st[0] & ((!\soc~input_o ))))

	.dataa(st[2]),
	.datab(st[0]),
	.datac(\avl_inst|mm_bridge_0|rsp_readdatavalid~q ),
	.datad(\soc~input_o ),
	.cin(gnd),
	.combout(\st[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \st[0]~4 .lut_mask = 16'h2064;
defparam \st[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N20
fiftyfivenm_lcell_comb \st[0]~5 (
// Equation(s):
// \st[0]~5_combout  = (\st[0]~4_combout  & (((\Equal0~1_combout  & !\avl_inst|mm_bridge_0|rsp_readdatavalid~q )) # (!st[1]))) # (!\st[0]~4_combout  & (\Equal0~1_combout  & (!\avl_inst|mm_bridge_0|rsp_readdatavalid~q )))

	.dataa(\st[0]~4_combout ),
	.datab(\Equal0~1_combout ),
	.datac(\avl_inst|mm_bridge_0|rsp_readdatavalid~q ),
	.datad(st[1]),
	.cin(gnd),
	.combout(\st[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \st[0]~5 .lut_mask = 16'h0CAE;
defparam \st[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N30
fiftyfivenm_lcell_comb \st[0]~6 (
// Equation(s):
// \st[0]~6_combout  = (\st[0]~5_combout ) # ((!\pll_inst|altpll_component|auto_generated|wire_pll1_locked  & \Equal0~0_combout ))

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\Equal0~0_combout ),
	.datac(gnd),
	.datad(\st[0]~5_combout ),
	.cin(gnd),
	.combout(\st[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \st[0]~6 .lut_mask = 16'hFF44;
defparam \st[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N28
fiftyfivenm_lcell_comb \st[0]~7 (
// Equation(s):
// \st[0]~7_combout  = (\st[0]~6_combout  & (st[0])) # (!\st[0]~6_combout  & ((st[2]) # (!st[0])))

	.dataa(\st[0]~6_combout ),
	.datab(gnd),
	.datac(st[0]),
	.datad(st[2]),
	.cin(gnd),
	.combout(\st[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \st[0]~7 .lut_mask = 16'hF5A5;
defparam \st[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y44_N29
dffeas \st[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\st[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(st[0]),
	.prn(vcc));
// synopsys translate_off
defparam \st[0] .is_wysiwyg = "true";
defparam \st[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N16
fiftyfivenm_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!st[0] & (!st[2] & !st[1]))

	.dataa(gnd),
	.datab(st[0]),
	.datac(st[2]),
	.datad(st[1]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0003;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y36_N8
fiftyfivenm_io_ibuf \read~input (
	.i(read),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\read~input_o ));
// synopsys translate_off
defparam \read~input .bus_hold = "false";
defparam \read~input .listen_to_nsleep_signal = "false";
defparam \read~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N10
fiftyfivenm_lcell_comb \ready~0 (
// Equation(s):
// \ready~0_combout  = (\ready~reg0_q  & (\read~input_o  & ((!\Equal0~0_combout ) # (!\pll_inst|altpll_component|auto_generated|wire_pll1_locked ))))

	.dataa(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\Equal0~0_combout ),
	.datac(\ready~reg0_q ),
	.datad(\read~input_o ),
	.cin(gnd),
	.combout(\ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \ready~0 .lut_mask = 16'h7000;
defparam \ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N4
fiftyfivenm_lcell_comb \rd_data~0 (
// Equation(s):
// \rd_data~0_combout  = (!st[2] & (st[0] & (\avl_inst|mm_bridge_0|rsp_readdatavalid~q  & st[1])))

	.dataa(st[2]),
	.datab(st[0]),
	.datac(\avl_inst|mm_bridge_0|rsp_readdatavalid~q ),
	.datad(st[1]),
	.cin(gnd),
	.combout(\rd_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data~0 .lut_mask = 16'h4000;
defparam \rd_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y44_N8
fiftyfivenm_lcell_comb \ready~1 (
// Equation(s):
// \ready~1_combout  = (\ready~0_combout ) # ((!\Equal0~0_combout  & (!\ready~reg0_q  & \rd_data~0_combout )))

	.dataa(\ready~0_combout ),
	.datab(\Equal0~0_combout ),
	.datac(\ready~reg0_q ),
	.datad(\rd_data~0_combout ),
	.cin(gnd),
	.combout(\ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \ready~1 .lut_mask = 16'hABAA;
defparam \ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y44_N9
dffeas \ready~reg0 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ready~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ready~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ready~reg0 .is_wysiwyg = "true";
defparam \ready~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N2
fiftyfivenm_lcell_comb \avl_inst|adc_max10_0|readdata[0]~0 (
// Equation(s):
// \avl_inst|adc_max10_0|readdata[0]~0_combout  = (\avl_inst|adc_max10_0|adc_inst|adcblock_instance|eoc  & (!\avl_inst|adc_max10_0|st [0] & \avl_inst|adc_max10_0|st [1]))

	.dataa(\avl_inst|adc_max10_0|adc_inst|adcblock_instance|eoc ),
	.datab(\avl_inst|adc_max10_0|st [0]),
	.datac(\avl_inst|adc_max10_0|st [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\avl_inst|adc_max10_0|readdata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \avl_inst|adc_max10_0|readdata[0]~0 .lut_mask = 16'h2020;
defparam \avl_inst|adc_max10_0|readdata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N25
dffeas \avl_inst|adc_max10_0|readdata[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avl_inst|adc_max10_0|adc_inst|adcblock_instance|wire_from_adc_dout [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avl_inst|adc_max10_0|readdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avl_inst|adc_max10_0|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \avl_inst|adc_max10_0|readdata[0] .is_wysiwyg = "true";
defparam \avl_inst|adc_max10_0|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N8
fiftyfivenm_lcell_comb \avl_inst|mm_bridge_0|rsp_readdata[0]~feeder (
// Equation(s):
// \avl_inst|mm_bridge_0|rsp_readdata[0]~feeder_combout  = \avl_inst|adc_max10_0|readdata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avl_inst|adc_max10_0|readdata [0]),
	.cin(gnd),
	.combout(\avl_inst|mm_bridge_0|rsp_readdata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avl_inst|mm_bridge_0|rsp_readdata[0]~feeder .lut_mask = 16'hFF00;
defparam \avl_inst|mm_bridge_0|rsp_readdata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N9
dffeas \avl_inst|mm_bridge_0|rsp_readdata[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\avl_inst|mm_bridge_0|rsp_readdata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avl_inst|mm_bridge_0|rsp_readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \avl_inst|mm_bridge_0|rsp_readdata[0] .is_wysiwyg = "true";
defparam \avl_inst|mm_bridge_0|rsp_readdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N14
fiftyfivenm_lcell_comb \i[0]~9 (
// Equation(s):
// \i[0]~9_combout  = \rd_data~0_combout  $ (i[0])

	.dataa(gnd),
	.datab(\rd_data~0_combout ),
	.datac(i[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \i[0]~9 .lut_mask = 16'h3C3C;
defparam \i[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y45_N15
dffeas \i[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[0]),
	.prn(vcc));
// synopsys translate_off
defparam \i[0] .is_wysiwyg = "true";
defparam \i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N6
fiftyfivenm_lcell_comb \i[1]~10 (
// Equation(s):
// \i[1]~10_combout  = (i[1] & (i[0] $ (VCC))) # (!i[1] & (i[0] & VCC))
// \i[1]~11  = CARRY((i[1] & i[0]))

	.dataa(i[1]),
	.datab(i[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\i[1]~10_combout ),
	.cout(\i[1]~11 ));
// synopsys translate_off
defparam \i[1]~10 .lut_mask = 16'h6688;
defparam \i[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N7
dffeas \i[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[1]),
	.prn(vcc));
// synopsys translate_off
defparam \i[1] .is_wysiwyg = "true";
defparam \i[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N8
fiftyfivenm_lcell_comb \i[2]~12 (
// Equation(s):
// \i[2]~12_combout  = (i[2] & (!\i[1]~11 )) # (!i[2] & ((\i[1]~11 ) # (GND)))
// \i[2]~13  = CARRY((!\i[1]~11 ) # (!i[2]))

	.dataa(gnd),
	.datab(i[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[1]~11 ),
	.combout(\i[2]~12_combout ),
	.cout(\i[2]~13 ));
// synopsys translate_off
defparam \i[2]~12 .lut_mask = 16'h3C3F;
defparam \i[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y45_N9
dffeas \i[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[2]),
	.prn(vcc));
// synopsys translate_off
defparam \i[2] .is_wysiwyg = "true";
defparam \i[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N10
fiftyfivenm_lcell_comb \i[3]~14 (
// Equation(s):
// \i[3]~14_combout  = (i[3] & (\i[2]~13  $ (GND))) # (!i[3] & (!\i[2]~13  & VCC))
// \i[3]~15  = CARRY((i[3] & !\i[2]~13 ))

	.dataa(i[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[2]~13 ),
	.combout(\i[3]~14_combout ),
	.cout(\i[3]~15 ));
// synopsys translate_off
defparam \i[3]~14 .lut_mask = 16'hA50A;
defparam \i[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y45_N11
dffeas \i[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[3]),
	.prn(vcc));
// synopsys translate_off
defparam \i[3] .is_wysiwyg = "true";
defparam \i[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N12
fiftyfivenm_lcell_comb \i[4]~16 (
// Equation(s):
// \i[4]~16_combout  = (i[4] & (!\i[3]~15 )) # (!i[4] & ((\i[3]~15 ) # (GND)))
// \i[4]~17  = CARRY((!\i[3]~15 ) # (!i[4]))

	.dataa(i[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[3]~15 ),
	.combout(\i[4]~16_combout ),
	.cout(\i[4]~17 ));
// synopsys translate_off
defparam \i[4]~16 .lut_mask = 16'h5A5F;
defparam \i[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y45_N13
dffeas \i[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[4]),
	.prn(vcc));
// synopsys translate_off
defparam \i[4] .is_wysiwyg = "true";
defparam \i[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N14
fiftyfivenm_lcell_comb \i[5]~18 (
// Equation(s):
// \i[5]~18_combout  = (i[5] & (\i[4]~17  $ (GND))) # (!i[5] & (!\i[4]~17  & VCC))
// \i[5]~19  = CARRY((i[5] & !\i[4]~17 ))

	.dataa(gnd),
	.datab(i[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[4]~17 ),
	.combout(\i[5]~18_combout ),
	.cout(\i[5]~19 ));
// synopsys translate_off
defparam \i[5]~18 .lut_mask = 16'hC30C;
defparam \i[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y45_N15
dffeas \i[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[5]),
	.prn(vcc));
// synopsys translate_off
defparam \i[5] .is_wysiwyg = "true";
defparam \i[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N16
fiftyfivenm_lcell_comb \i[6]~20 (
// Equation(s):
// \i[6]~20_combout  = (i[6] & (!\i[5]~19 )) # (!i[6] & ((\i[5]~19 ) # (GND)))
// \i[6]~21  = CARRY((!\i[5]~19 ) # (!i[6]))

	.dataa(gnd),
	.datab(i[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[5]~19 ),
	.combout(\i[6]~20_combout ),
	.cout(\i[6]~21 ));
// synopsys translate_off
defparam \i[6]~20 .lut_mask = 16'h3C3F;
defparam \i[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y45_N17
dffeas \i[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[6]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[6]),
	.prn(vcc));
// synopsys translate_off
defparam \i[6] .is_wysiwyg = "true";
defparam \i[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N18
fiftyfivenm_lcell_comb \i[7]~22 (
// Equation(s):
// \i[7]~22_combout  = (i[7] & (\i[6]~21  $ (GND))) # (!i[7] & (!\i[6]~21  & VCC))
// \i[7]~23  = CARRY((i[7] & !\i[6]~21 ))

	.dataa(gnd),
	.datab(i[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[6]~21 ),
	.combout(\i[7]~22_combout ),
	.cout(\i[7]~23 ));
// synopsys translate_off
defparam \i[7]~22 .lut_mask = 16'hC30C;
defparam \i[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y45_N19
dffeas \i[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[7]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[7]),
	.prn(vcc));
// synopsys translate_off
defparam \i[7] .is_wysiwyg = "true";
defparam \i[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N20
fiftyfivenm_lcell_comb \i[8]~24 (
// Equation(s):
// \i[8]~24_combout  = (i[8] & (!\i[7]~23 )) # (!i[8] & ((\i[7]~23 ) # (GND)))
// \i[8]~25  = CARRY((!\i[7]~23 ) # (!i[8]))

	.dataa(gnd),
	.datab(i[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i[7]~23 ),
	.combout(\i[8]~24_combout ),
	.cout(\i[8]~25 ));
// synopsys translate_off
defparam \i[8]~24 .lut_mask = 16'h3C3F;
defparam \i[8]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y45_N21
dffeas \i[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[8]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[8]),
	.prn(vcc));
// synopsys translate_off
defparam \i[8] .is_wysiwyg = "true";
defparam \i[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N22
fiftyfivenm_lcell_comb \i[9]~26 (
// Equation(s):
// \i[9]~26_combout  = i[9] $ (!\i[8]~25 )

	.dataa(i[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\i[8]~25 ),
	.combout(\i[9]~26_combout ),
	.cout());
// synopsys translate_off
defparam \i[9]~26 .lut_mask = 16'hA5A5;
defparam \i[9]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y45_N23
dffeas \i[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i[9]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[9]),
	.prn(vcc));
// synopsys translate_off
defparam \i[9] .is_wysiwyg = "true";
defparam \i[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y44_N15
dffeas read_sync(
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\read~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\read_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam read_sync.is_wysiwyg = "true";
defparam read_sync.power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y44_N19
dffeas \j[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[0]),
	.prn(vcc));
// synopsys translate_off
defparam \j[0] .is_wysiwyg = "true";
defparam \j[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N0
fiftyfivenm_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_combout  = (\read_sync~q  & (j[0] & VCC)) # (!\read_sync~q  & (j[0] $ (VCC)))
// \Add1~2  = CARRY((!\read_sync~q  & j[0]))

	.dataa(\read_sync~q ),
	.datab(j[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~1_combout ),
	.cout(\Add1~2 ));
// synopsys translate_off
defparam \Add1~1 .lut_mask = 16'h9944;
defparam \Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N0
fiftyfivenm_lcell_comb \st_rpi[0]~0 (
// Equation(s):
// \st_rpi[0]~0_combout  = (st_rpi[1] & (((st_rpi[0]) # (!\read_sync~q )))) # (!st_rpi[1] & ((st_rpi[0] & ((!\read_sync~q ))) # (!st_rpi[0] & (\pll_inst|altpll_component|auto_generated|wire_pll1_locked ))))

	.dataa(st_rpi[1]),
	.datab(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(st_rpi[0]),
	.datad(\read_sync~q ),
	.cin(gnd),
	.combout(\st_rpi[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \st_rpi[0]~0 .lut_mask = 16'hA4FE;
defparam \st_rpi[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y44_N1
dffeas \st_rpi[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\st_rpi[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(st_rpi[0]),
	.prn(vcc));
// synopsys translate_off
defparam \st_rpi[0] .is_wysiwyg = "true";
defparam \st_rpi[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N26
fiftyfivenm_lcell_comb \st_rpi[1]~1 (
// Equation(s):
// \st_rpi[1]~1_combout  = (st_rpi[0] & ((st_rpi[1]) # (\read_sync~q ))) # (!st_rpi[0] & (st_rpi[1] & \read_sync~q ))

	.dataa(gnd),
	.datab(st_rpi[0]),
	.datac(st_rpi[1]),
	.datad(\read_sync~q ),
	.cin(gnd),
	.combout(\st_rpi[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \st_rpi[1]~1 .lut_mask = 16'hFCC0;
defparam \st_rpi[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y44_N27
dffeas \st_rpi[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\st_rpi[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(st_rpi[1]),
	.prn(vcc));
// synopsys translate_off
defparam \st_rpi[1] .is_wysiwyg = "true";
defparam \st_rpi[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N14
fiftyfivenm_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (st_rpi[0]) # ((!st_rpi[1] & !\pll_inst|altpll_component|auto_generated|wire_pll1_locked ))

	.dataa(st_rpi[1]),
	.datab(st_rpi[0]),
	.datac(gnd),
	.datad(\pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'hCCDD;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N24
fiftyfivenm_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = (st_rpi[1] & !st_rpi[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(st_rpi[1]),
	.datad(st_rpi[0]),
	.cin(gnd),
	.combout(\Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~0 .lut_mask = 16'h00F0;
defparam \Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N18
fiftyfivenm_lcell_comb \Add1~3 (
// Equation(s):
// \Add1~3_combout  = (\Add1~1_combout  & ((\Equal5~0_combout ) # ((\Add1~0_combout  & j[0])))) # (!\Add1~1_combout  & (\Add1~0_combout  & (j[0])))

	.dataa(\Add1~1_combout ),
	.datab(\Add1~0_combout ),
	.datac(j[0]),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~3 .lut_mask = 16'hEAC0;
defparam \Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N29
dffeas \j[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[1]),
	.prn(vcc));
// synopsys translate_off
defparam \j[1] .is_wysiwyg = "true";
defparam \j[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N2
fiftyfivenm_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (j[1] & (!\Add1~2 )) # (!j[1] & ((\Add1~2 ) # (GND)))
// \Add1~5  = CARRY((!\Add1~2 ) # (!j[1]))

	.dataa(gnd),
	.datab(j[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~2 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'h3C3F;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N28
fiftyfivenm_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (\Add1~0_combout  & ((j[1]) # ((\Equal5~0_combout  & \Add1~4_combout )))) # (!\Add1~0_combout  & (\Equal5~0_combout  & ((\Add1~4_combout ))))

	.dataa(\Add1~0_combout ),
	.datab(\Equal5~0_combout ),
	.datac(j[1]),
	.datad(\Add1~4_combout ),
	.cin(gnd),
	.combout(\Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'hECA0;
defparam \Add1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N31
dffeas \j[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[2]),
	.prn(vcc));
// synopsys translate_off
defparam \j[2] .is_wysiwyg = "true";
defparam \j[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N4
fiftyfivenm_lcell_comb \Add1~7 (
// Equation(s):
// \Add1~7_combout  = (j[2] & (\Add1~5  $ (GND))) # (!j[2] & (!\Add1~5  & VCC))
// \Add1~8  = CARRY((j[2] & !\Add1~5 ))

	.dataa(j[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~7_combout ),
	.cout(\Add1~8 ));
// synopsys translate_off
defparam \Add1~7 .lut_mask = 16'hA50A;
defparam \Add1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N30
fiftyfivenm_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_combout  = (\Add1~7_combout  & ((\Equal5~0_combout ) # ((\Add1~0_combout  & j[2])))) # (!\Add1~7_combout  & (\Add1~0_combout  & (j[2])))

	.dataa(\Add1~7_combout ),
	.datab(\Add1~0_combout ),
	.datac(j[2]),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Add1~9_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~9 .lut_mask = 16'hEAC0;
defparam \Add1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N25
dffeas \j[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[3]),
	.prn(vcc));
// synopsys translate_off
defparam \j[3] .is_wysiwyg = "true";
defparam \j[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N6
fiftyfivenm_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (j[3] & (!\Add1~8 )) # (!j[3] & ((\Add1~8 ) # (GND)))
// \Add1~11  = CARRY((!\Add1~8 ) # (!j[3]))

	.dataa(gnd),
	.datab(j[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~8 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h3C3F;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N24
fiftyfivenm_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (\Add1~10_combout  & ((\Equal5~0_combout ) # ((\Add1~0_combout  & j[3])))) # (!\Add1~10_combout  & (\Add1~0_combout  & (j[3])))

	.dataa(\Add1~10_combout ),
	.datab(\Add1~0_combout ),
	.datac(j[3]),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'hEAC0;
defparam \Add1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y44_N29
dffeas \j[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[4]),
	.prn(vcc));
// synopsys translate_off
defparam \j[4] .is_wysiwyg = "true";
defparam \j[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N8
fiftyfivenm_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_combout  = (j[4] & (\Add1~11  $ (GND))) # (!j[4] & (!\Add1~11  & VCC))
// \Add1~14  = CARRY((j[4] & !\Add1~11 ))

	.dataa(gnd),
	.datab(j[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~13_combout ),
	.cout(\Add1~14 ));
// synopsys translate_off
defparam \Add1~13 .lut_mask = 16'hC30C;
defparam \Add1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N28
fiftyfivenm_lcell_comb \Add1~15 (
// Equation(s):
// \Add1~15_combout  = (\Add1~13_combout  & ((\Equal5~0_combout ) # ((\Add1~0_combout  & j[4])))) # (!\Add1~13_combout  & (\Add1~0_combout  & (j[4])))

	.dataa(\Add1~13_combout ),
	.datab(\Add1~0_combout ),
	.datac(j[4]),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Add1~15_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~15 .lut_mask = 16'hEAC0;
defparam \Add1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y44_N31
dffeas \j[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[5]),
	.prn(vcc));
// synopsys translate_off
defparam \j[5] .is_wysiwyg = "true";
defparam \j[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N10
fiftyfivenm_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = (j[5] & (!\Add1~14 )) # (!j[5] & ((\Add1~14 ) # (GND)))
// \Add1~17  = CARRY((!\Add1~14 ) # (!j[5]))

	.dataa(j[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~14 ),
	.combout(\Add1~16_combout ),
	.cout(\Add1~17 ));
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'h5A5F;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N30
fiftyfivenm_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (\Equal5~0_combout  & ((\Add1~16_combout ) # ((\Add1~0_combout  & j[5])))) # (!\Equal5~0_combout  & (\Add1~0_combout  & (j[5])))

	.dataa(\Equal5~0_combout ),
	.datab(\Add1~0_combout ),
	.datac(j[5]),
	.datad(\Add1~16_combout ),
	.cin(gnd),
	.combout(\Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'hEAC0;
defparam \Add1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y44_N9
dffeas \j[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[6]),
	.prn(vcc));
// synopsys translate_off
defparam \j[6] .is_wysiwyg = "true";
defparam \j[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N12
fiftyfivenm_lcell_comb \Add1~19 (
// Equation(s):
// \Add1~19_combout  = (j[6] & (\Add1~17  $ (GND))) # (!j[6] & (!\Add1~17  & VCC))
// \Add1~20  = CARRY((j[6] & !\Add1~17 ))

	.dataa(gnd),
	.datab(j[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~17 ),
	.combout(\Add1~19_combout ),
	.cout(\Add1~20 ));
// synopsys translate_off
defparam \Add1~19 .lut_mask = 16'hC30C;
defparam \Add1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N8
fiftyfivenm_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_combout  = (\Equal5~0_combout  & ((\Add1~19_combout ) # ((\Add1~0_combout  & j[6])))) # (!\Equal5~0_combout  & (\Add1~0_combout  & (j[6])))

	.dataa(\Equal5~0_combout ),
	.datab(\Add1~0_combout ),
	.datac(j[6]),
	.datad(\Add1~19_combout ),
	.cin(gnd),
	.combout(\Add1~21_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~21 .lut_mask = 16'hEAC0;
defparam \Add1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N27
dffeas \j[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[7]),
	.prn(vcc));
// synopsys translate_off
defparam \j[7] .is_wysiwyg = "true";
defparam \j[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N14
fiftyfivenm_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_combout  = (j[7] & (!\Add1~20 )) # (!j[7] & ((\Add1~20 ) # (GND)))
// \Add1~23  = CARRY((!\Add1~20 ) # (!j[7]))

	.dataa(j[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~20 ),
	.combout(\Add1~22_combout ),
	.cout(\Add1~23 ));
// synopsys translate_off
defparam \Add1~22 .lut_mask = 16'h5A5F;
defparam \Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N26
fiftyfivenm_lcell_comb \Add1~24 (
// Equation(s):
// \Add1~24_combout  = (\Add1~22_combout  & ((\Equal5~0_combout ) # ((\Add1~0_combout  & j[7])))) # (!\Add1~22_combout  & (\Add1~0_combout  & (j[7])))

	.dataa(\Add1~22_combout ),
	.datab(\Add1~0_combout ),
	.datac(j[7]),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Add1~24_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~24 .lut_mask = 16'hEAC0;
defparam \Add1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N21
dffeas \j[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[8]),
	.prn(vcc));
// synopsys translate_off
defparam \j[8] .is_wysiwyg = "true";
defparam \j[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N16
fiftyfivenm_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_combout  = (j[8] & (\Add1~23  $ (GND))) # (!j[8] & (!\Add1~23  & VCC))
// \Add1~26  = CARRY((j[8] & !\Add1~23 ))

	.dataa(gnd),
	.datab(j[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~23 ),
	.combout(\Add1~25_combout ),
	.cout(\Add1~26 ));
// synopsys translate_off
defparam \Add1~25 .lut_mask = 16'hC30C;
defparam \Add1~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N20
fiftyfivenm_lcell_comb \Add1~27 (
// Equation(s):
// \Add1~27_combout  = (\Add1~25_combout  & ((\Equal5~0_combout ) # ((\Add1~0_combout  & j[8])))) # (!\Add1~25_combout  & (\Add1~0_combout  & (j[8])))

	.dataa(\Add1~25_combout ),
	.datab(\Add1~0_combout ),
	.datac(j[8]),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Add1~27_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~27 .lut_mask = 16'hEAC0;
defparam \Add1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y44_N23
dffeas \j[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add1~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(j[9]),
	.prn(vcc));
// synopsys translate_off
defparam \j[9] .is_wysiwyg = "true";
defparam \j[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N18
fiftyfivenm_lcell_comb \Add1~28 (
// Equation(s):
// \Add1~28_combout  = j[9] $ (\Add1~26 )

	.dataa(j[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add1~26 ),
	.combout(\Add1~28_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~28 .lut_mask = 16'h5A5A;
defparam \Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y44_N22
fiftyfivenm_lcell_comb \Add1~30 (
// Equation(s):
// \Add1~30_combout  = (\Add1~28_combout  & ((\Equal5~0_combout ) # ((\Add1~0_combout  & j[9])))) # (!\Add1~28_combout  & (\Add1~0_combout  & (j[9])))

	.dataa(\Add1~28_combout ),
	.datab(\Add1~0_combout ),
	.datac(j[9]),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~30 .lut_mask = 16'hEAC0;
defparam \Add1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N18
fiftyfivenm_lcell_comb \avl_inst|adc_max10_0|readdata[1]~feeder (
// Equation(s):
// \avl_inst|adc_max10_0|readdata[1]~feeder_combout  = \avl_inst|adc_max10_0|adc_inst|adcblock_instance|wire_from_adc_dout [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avl_inst|adc_max10_0|adc_inst|adcblock_instance|wire_from_adc_dout [1]),
	.cin(gnd),
	.combout(\avl_inst|adc_max10_0|readdata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avl_inst|adc_max10_0|readdata[1]~feeder .lut_mask = 16'hFF00;
defparam \avl_inst|adc_max10_0|readdata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N19
dffeas \avl_inst|adc_max10_0|readdata[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\avl_inst|adc_max10_0|readdata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avl_inst|adc_max10_0|readdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avl_inst|adc_max10_0|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \avl_inst|adc_max10_0|readdata[1] .is_wysiwyg = "true";
defparam \avl_inst|adc_max10_0|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N0
fiftyfivenm_lcell_comb \avl_inst|mm_bridge_0|rsp_readdata[1]~feeder (
// Equation(s):
// \avl_inst|mm_bridge_0|rsp_readdata[1]~feeder_combout  = \avl_inst|adc_max10_0|readdata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avl_inst|adc_max10_0|readdata [1]),
	.cin(gnd),
	.combout(\avl_inst|mm_bridge_0|rsp_readdata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avl_inst|mm_bridge_0|rsp_readdata[1]~feeder .lut_mask = 16'hFF00;
defparam \avl_inst|mm_bridge_0|rsp_readdata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N1
dffeas \avl_inst|mm_bridge_0|rsp_readdata[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\avl_inst|mm_bridge_0|rsp_readdata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avl_inst|mm_bridge_0|rsp_readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \avl_inst|mm_bridge_0|rsp_readdata[1] .is_wysiwyg = "true";
defparam \avl_inst|mm_bridge_0|rsp_readdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N4
fiftyfivenm_lcell_comb \avl_inst|adc_max10_0|readdata[2]~feeder (
// Equation(s):
// \avl_inst|adc_max10_0|readdata[2]~feeder_combout  = \avl_inst|adc_max10_0|adc_inst|adcblock_instance|wire_from_adc_dout [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avl_inst|adc_max10_0|adc_inst|adcblock_instance|wire_from_adc_dout [2]),
	.cin(gnd),
	.combout(\avl_inst|adc_max10_0|readdata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avl_inst|adc_max10_0|readdata[2]~feeder .lut_mask = 16'hFF00;
defparam \avl_inst|adc_max10_0|readdata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N5
dffeas \avl_inst|adc_max10_0|readdata[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\avl_inst|adc_max10_0|readdata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avl_inst|adc_max10_0|readdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avl_inst|adc_max10_0|readdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \avl_inst|adc_max10_0|readdata[2] .is_wysiwyg = "true";
defparam \avl_inst|adc_max10_0|readdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y44_N21
dffeas \avl_inst|mm_bridge_0|rsp_readdata[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avl_inst|adc_max10_0|readdata [2]),
	.clrn(\avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avl_inst|mm_bridge_0|rsp_readdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \avl_inst|mm_bridge_0|rsp_readdata[2] .is_wysiwyg = "true";
defparam \avl_inst|mm_bridge_0|rsp_readdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y48_N23
dffeas \avl_inst|adc_max10_0|readdata[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avl_inst|adc_max10_0|adc_inst|adcblock_instance|wire_from_adc_dout [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avl_inst|adc_max10_0|readdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avl_inst|adc_max10_0|readdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \avl_inst|adc_max10_0|readdata[3] .is_wysiwyg = "true";
defparam \avl_inst|adc_max10_0|readdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y44_N3
dffeas \avl_inst|mm_bridge_0|rsp_readdata[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avl_inst|adc_max10_0|readdata [3]),
	.clrn(\avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avl_inst|mm_bridge_0|rsp_readdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \avl_inst|mm_bridge_0|rsp_readdata[3] .is_wysiwyg = "true";
defparam \avl_inst|mm_bridge_0|rsp_readdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N16
fiftyfivenm_lcell_comb \avl_inst|adc_max10_0|readdata[4]~feeder (
// Equation(s):
// \avl_inst|adc_max10_0|readdata[4]~feeder_combout  = \avl_inst|adc_max10_0|adc_inst|adcblock_instance|wire_from_adc_dout [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avl_inst|adc_max10_0|adc_inst|adcblock_instance|wire_from_adc_dout [4]),
	.cin(gnd),
	.combout(\avl_inst|adc_max10_0|readdata[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avl_inst|adc_max10_0|readdata[4]~feeder .lut_mask = 16'hFF00;
defparam \avl_inst|adc_max10_0|readdata[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N17
dffeas \avl_inst|adc_max10_0|readdata[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\avl_inst|adc_max10_0|readdata[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avl_inst|adc_max10_0|readdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avl_inst|adc_max10_0|readdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \avl_inst|adc_max10_0|readdata[4] .is_wysiwyg = "true";
defparam \avl_inst|adc_max10_0|readdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N2
fiftyfivenm_lcell_comb \avl_inst|mm_bridge_0|rsp_readdata[4]~feeder (
// Equation(s):
// \avl_inst|mm_bridge_0|rsp_readdata[4]~feeder_combout  = \avl_inst|adc_max10_0|readdata [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avl_inst|adc_max10_0|readdata [4]),
	.cin(gnd),
	.combout(\avl_inst|mm_bridge_0|rsp_readdata[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avl_inst|mm_bridge_0|rsp_readdata[4]~feeder .lut_mask = 16'hFF00;
defparam \avl_inst|mm_bridge_0|rsp_readdata[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N3
dffeas \avl_inst|mm_bridge_0|rsp_readdata[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\avl_inst|mm_bridge_0|rsp_readdata[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avl_inst|mm_bridge_0|rsp_readdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \avl_inst|mm_bridge_0|rsp_readdata[4] .is_wysiwyg = "true";
defparam \avl_inst|mm_bridge_0|rsp_readdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y48_N27
dffeas \avl_inst|adc_max10_0|readdata[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avl_inst|adc_max10_0|adc_inst|adcblock_instance|wire_from_adc_dout [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avl_inst|adc_max10_0|readdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avl_inst|adc_max10_0|readdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \avl_inst|adc_max10_0|readdata[5] .is_wysiwyg = "true";
defparam \avl_inst|adc_max10_0|readdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N16
fiftyfivenm_lcell_comb \avl_inst|mm_bridge_0|rsp_readdata[5]~feeder (
// Equation(s):
// \avl_inst|mm_bridge_0|rsp_readdata[5]~feeder_combout  = \avl_inst|adc_max10_0|readdata [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avl_inst|adc_max10_0|readdata [5]),
	.cin(gnd),
	.combout(\avl_inst|mm_bridge_0|rsp_readdata[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avl_inst|mm_bridge_0|rsp_readdata[5]~feeder .lut_mask = 16'hFF00;
defparam \avl_inst|mm_bridge_0|rsp_readdata[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y48_N17
dffeas \avl_inst|mm_bridge_0|rsp_readdata[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\avl_inst|mm_bridge_0|rsp_readdata[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avl_inst|mm_bridge_0|rsp_readdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \avl_inst|mm_bridge_0|rsp_readdata[5] .is_wysiwyg = "true";
defparam \avl_inst|mm_bridge_0|rsp_readdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N20
fiftyfivenm_lcell_comb \avl_inst|adc_max10_0|readdata[6]~feeder (
// Equation(s):
// \avl_inst|adc_max10_0|readdata[6]~feeder_combout  = \avl_inst|adc_max10_0|adc_inst|adcblock_instance|wire_from_adc_dout [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avl_inst|adc_max10_0|adc_inst|adcblock_instance|wire_from_adc_dout [6]),
	.cin(gnd),
	.combout(\avl_inst|adc_max10_0|readdata[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avl_inst|adc_max10_0|readdata[6]~feeder .lut_mask = 16'hFF00;
defparam \avl_inst|adc_max10_0|readdata[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N21
dffeas \avl_inst|adc_max10_0|readdata[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\avl_inst|adc_max10_0|readdata[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avl_inst|adc_max10_0|readdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avl_inst|adc_max10_0|readdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \avl_inst|adc_max10_0|readdata[6] .is_wysiwyg = "true";
defparam \avl_inst|adc_max10_0|readdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N20
fiftyfivenm_lcell_comb \avl_inst|mm_bridge_0|rsp_readdata[6]~feeder (
// Equation(s):
// \avl_inst|mm_bridge_0|rsp_readdata[6]~feeder_combout  = \avl_inst|adc_max10_0|readdata [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avl_inst|adc_max10_0|readdata [6]),
	.cin(gnd),
	.combout(\avl_inst|mm_bridge_0|rsp_readdata[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avl_inst|mm_bridge_0|rsp_readdata[6]~feeder .lut_mask = 16'hFF00;
defparam \avl_inst|mm_bridge_0|rsp_readdata[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y48_N21
dffeas \avl_inst|mm_bridge_0|rsp_readdata[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\avl_inst|mm_bridge_0|rsp_readdata[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avl_inst|mm_bridge_0|rsp_readdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \avl_inst|mm_bridge_0|rsp_readdata[6] .is_wysiwyg = "true";
defparam \avl_inst|mm_bridge_0|rsp_readdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y44_N26
fiftyfivenm_lcell_comb \avl_inst|adc_max10_0|readdata[7]~feeder (
// Equation(s):
// \avl_inst|adc_max10_0|readdata[7]~feeder_combout  = \avl_inst|adc_max10_0|adc_inst|adcblock_instance|wire_from_adc_dout [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avl_inst|adc_max10_0|adc_inst|adcblock_instance|wire_from_adc_dout [7]),
	.cin(gnd),
	.combout(\avl_inst|adc_max10_0|readdata[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avl_inst|adc_max10_0|readdata[7]~feeder .lut_mask = 16'hFF00;
defparam \avl_inst|adc_max10_0|readdata[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y44_N27
dffeas \avl_inst|adc_max10_0|readdata[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\avl_inst|adc_max10_0|readdata[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avl_inst|adc_max10_0|readdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avl_inst|adc_max10_0|readdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \avl_inst|adc_max10_0|readdata[7] .is_wysiwyg = "true";
defparam \avl_inst|adc_max10_0|readdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N12
fiftyfivenm_lcell_comb \avl_inst|mm_bridge_0|rsp_readdata[7]~feeder (
// Equation(s):
// \avl_inst|mm_bridge_0|rsp_readdata[7]~feeder_combout  = \avl_inst|adc_max10_0|readdata [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avl_inst|adc_max10_0|readdata [7]),
	.cin(gnd),
	.combout(\avl_inst|mm_bridge_0|rsp_readdata[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avl_inst|mm_bridge_0|rsp_readdata[7]~feeder .lut_mask = 16'hFF00;
defparam \avl_inst|mm_bridge_0|rsp_readdata[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N13
dffeas \avl_inst|mm_bridge_0|rsp_readdata[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\avl_inst|mm_bridge_0|rsp_readdata[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avl_inst|mm_bridge_0|rsp_readdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \avl_inst|mm_bridge_0|rsp_readdata[7] .is_wysiwyg = "true";
defparam \avl_inst|mm_bridge_0|rsp_readdata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y44_N13
dffeas \avl_inst|adc_max10_0|readdata[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avl_inst|adc_max10_0|adc_inst|adcblock_instance|wire_from_adc_dout [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avl_inst|adc_max10_0|readdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avl_inst|adc_max10_0|readdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \avl_inst|adc_max10_0|readdata[8] .is_wysiwyg = "true";
defparam \avl_inst|adc_max10_0|readdata[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N6
fiftyfivenm_lcell_comb \avl_inst|mm_bridge_0|rsp_readdata[8]~feeder (
// Equation(s):
// \avl_inst|mm_bridge_0|rsp_readdata[8]~feeder_combout  = \avl_inst|adc_max10_0|readdata [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avl_inst|adc_max10_0|readdata [8]),
	.cin(gnd),
	.combout(\avl_inst|mm_bridge_0|rsp_readdata[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avl_inst|mm_bridge_0|rsp_readdata[8]~feeder .lut_mask = 16'hFF00;
defparam \avl_inst|mm_bridge_0|rsp_readdata[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N7
dffeas \avl_inst|mm_bridge_0|rsp_readdata[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\avl_inst|mm_bridge_0|rsp_readdata[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avl_inst|mm_bridge_0|rsp_readdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \avl_inst|mm_bridge_0|rsp_readdata[8] .is_wysiwyg = "true";
defparam \avl_inst|mm_bridge_0|rsp_readdata[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y44_N0
fiftyfivenm_ram_block \rd_data_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\rd_data~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\avl_inst|mm_bridge_0|rsp_readdata [8],\avl_inst|mm_bridge_0|rsp_readdata [7],\avl_inst|mm_bridge_0|rsp_readdata [6],\avl_inst|mm_bridge_0|rsp_readdata [5],\avl_inst|mm_bridge_0|rsp_readdata [4],\avl_inst|mm_bridge_0|rsp_readdata [3],\avl_inst|mm_bridge_0|rsp_readdata [2],
\avl_inst|mm_bridge_0|rsp_readdata [1],\avl_inst|mm_bridge_0|rsp_readdata [0]}),
	.portaaddr({i[9],i[8],i[7],i[6],i[5],i[4],i[3],i[2],i[1],i[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\Add1~30_combout ,\Add1~27_combout ,\Add1~24_combout ,\Add1~21_combout ,\Add1~18_combout ,\Add1~15_combout ,\Add1~12_combout ,\Add1~9_combout ,\Add1~6_combout ,\Add1~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rd_data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rd_data_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rd_data_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rd_data_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:rd_data_rtl_0|altsyncram_sfg1:auto_generated|ALTSYNCRAM";
defparam \rd_data_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \rd_data_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \rd_data_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rd_data_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \rd_data_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rd_data_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rd_data_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \rd_data_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \rd_data_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rd_data_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rd_data_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \rd_data_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \rd_data_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \rd_data_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rd_data_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \rd_data_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \rd_data_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \rd_data_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \rd_data_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \rd_data_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \rd_data_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \rd_data_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \rd_data_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \rd_data_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \rd_data_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 12;
defparam \rd_data_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rd_data_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \rd_data_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X72_Y44_N5
dffeas \rd_data_rtl_0_bypass[20] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Add1~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_data_rtl_0_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \rd_data_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y45_N17
dffeas \rd_data_rtl_0_bypass[19] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(i[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_data_rtl_0_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \rd_data_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y45_N19
dffeas \rd_data_rtl_0_bypass[18] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Add1~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_data_rtl_0_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \rd_data_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N30
fiftyfivenm_lcell_comb \rd_data_rtl_0_bypass[17]~feeder (
// Equation(s):
// \rd_data_rtl_0_bypass[17]~feeder_combout  = i[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(i[8]),
	.cin(gnd),
	.combout(\rd_data_rtl_0_bypass[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[17]~feeder .lut_mask = 16'hFF00;
defparam \rd_data_rtl_0_bypass[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N31
dffeas \rd_data_rtl_0_bypass[17] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rd_data_rtl_0_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_data_rtl_0_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \rd_data_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N18
fiftyfivenm_lcell_comb \rd_data~6 (
// Equation(s):
// \rd_data~6_combout  = (rd_data_rtl_0_bypass[20] & (rd_data_rtl_0_bypass[19] & (rd_data_rtl_0_bypass[18] $ (!rd_data_rtl_0_bypass[17])))) # (!rd_data_rtl_0_bypass[20] & (!rd_data_rtl_0_bypass[19] & (rd_data_rtl_0_bypass[18] $ (!rd_data_rtl_0_bypass[17]))))

	.dataa(rd_data_rtl_0_bypass[20]),
	.datab(rd_data_rtl_0_bypass[19]),
	.datac(rd_data_rtl_0_bypass[18]),
	.datad(rd_data_rtl_0_bypass[17]),
	.cin(gnd),
	.combout(\rd_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data~6 .lut_mask = 16'h9009;
defparam \rd_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y45_N23
dffeas \rd_data_rtl_0_bypass[0] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rd_data~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_data_rtl_0_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \rd_data_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y44_N17
dffeas \rd_data_rtl_0_bypass[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(i[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_data_rtl_0_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \rd_data_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N10
fiftyfivenm_lcell_comb \rd_data_rtl_0_bypass[9]~feeder (
// Equation(s):
// \rd_data_rtl_0_bypass[9]~feeder_combout  = i[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(i[4]),
	.cin(gnd),
	.combout(\rd_data_rtl_0_bypass[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[9]~feeder .lut_mask = 16'hFF00;
defparam \rd_data_rtl_0_bypass[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N11
dffeas \rd_data_rtl_0_bypass[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rd_data_rtl_0_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_data_rtl_0_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \rd_data_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y44_N11
dffeas \rd_data_rtl_0_bypass[12] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Add1~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_data_rtl_0_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \rd_data_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N20
fiftyfivenm_lcell_comb \rd_data_rtl_0_bypass[10]~feeder (
// Equation(s):
// \rd_data_rtl_0_bypass[10]~feeder_combout  = \Add1~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add1~15_combout ),
	.cin(gnd),
	.combout(\rd_data_rtl_0_bypass[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[10]~feeder .lut_mask = 16'hFF00;
defparam \rd_data_rtl_0_bypass[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y44_N21
dffeas \rd_data_rtl_0_bypass[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rd_data_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_data_rtl_0_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \rd_data_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N10
fiftyfivenm_lcell_comb \rd_data~3 (
// Equation(s):
// \rd_data~3_combout  = (rd_data_rtl_0_bypass[11] & (rd_data_rtl_0_bypass[12] & (rd_data_rtl_0_bypass[9] $ (!rd_data_rtl_0_bypass[10])))) # (!rd_data_rtl_0_bypass[11] & (!rd_data_rtl_0_bypass[12] & (rd_data_rtl_0_bypass[9] $ (!rd_data_rtl_0_bypass[10]))))

	.dataa(rd_data_rtl_0_bypass[11]),
	.datab(rd_data_rtl_0_bypass[9]),
	.datac(rd_data_rtl_0_bypass[12]),
	.datad(rd_data_rtl_0_bypass[10]),
	.cin(gnd),
	.combout(\rd_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data~3 .lut_mask = 16'h8421;
defparam \rd_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N30
fiftyfivenm_lcell_comb \rd_data_rtl_0_bypass[7]~feeder (
// Equation(s):
// \rd_data_rtl_0_bypass[7]~feeder_combout  = i[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(i[3]),
	.cin(gnd),
	.combout(\rd_data_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \rd_data_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y45_N31
dffeas \rd_data_rtl_0_bypass[7] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rd_data_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_data_rtl_0_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \rd_data_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y45_N27
dffeas \rd_data_rtl_0_bypass[5] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(i[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_data_rtl_0_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \rd_data_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y45_N1
dffeas \rd_data_rtl_0_bypass[8] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Add1~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_data_rtl_0_bypass[8]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \rd_data_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y45_N11
dffeas \rd_data_rtl_0_bypass[6] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Add1~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_data_rtl_0_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \rd_data_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N0
fiftyfivenm_lcell_comb \rd_data~2 (
// Equation(s):
// \rd_data~2_combout  = (rd_data_rtl_0_bypass[7] & (rd_data_rtl_0_bypass[8] & (rd_data_rtl_0_bypass[5] $ (!rd_data_rtl_0_bypass[6])))) # (!rd_data_rtl_0_bypass[7] & (!rd_data_rtl_0_bypass[8] & (rd_data_rtl_0_bypass[5] $ (!rd_data_rtl_0_bypass[6]))))

	.dataa(rd_data_rtl_0_bypass[7]),
	.datab(rd_data_rtl_0_bypass[5]),
	.datac(rd_data_rtl_0_bypass[8]),
	.datad(rd_data_rtl_0_bypass[6]),
	.cin(gnd),
	.combout(\rd_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data~2 .lut_mask = 16'h8421;
defparam \rd_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y45_N29
dffeas \rd_data_rtl_0_bypass[2] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Add1~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_data_rtl_0_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \rd_data_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y45_N25
dffeas \rd_data_rtl_0_bypass[1] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(i[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_data_rtl_0_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \rd_data_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y45_N27
dffeas \rd_data_rtl_0_bypass[4] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_data_rtl_0_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \rd_data_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N24
fiftyfivenm_lcell_comb \rd_data_rtl_0_bypass[3]~feeder (
// Equation(s):
// \rd_data_rtl_0_bypass[3]~feeder_combout  = i[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(i[1]),
	.cin(gnd),
	.combout(\rd_data_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \rd_data_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N25
dffeas \rd_data_rtl_0_bypass[3] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rd_data_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_data_rtl_0_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \rd_data_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N26
fiftyfivenm_lcell_comb \rd_data~1 (
// Equation(s):
// \rd_data~1_combout  = (rd_data_rtl_0_bypass[2] & (rd_data_rtl_0_bypass[1] & (rd_data_rtl_0_bypass[4] $ (!rd_data_rtl_0_bypass[3])))) # (!rd_data_rtl_0_bypass[2] & (!rd_data_rtl_0_bypass[1] & (rd_data_rtl_0_bypass[4] $ (!rd_data_rtl_0_bypass[3]))))

	.dataa(rd_data_rtl_0_bypass[2]),
	.datab(rd_data_rtl_0_bypass[1]),
	.datac(rd_data_rtl_0_bypass[4]),
	.datad(rd_data_rtl_0_bypass[3]),
	.cin(gnd),
	.combout(\rd_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data~1 .lut_mask = 16'h9009;
defparam \rd_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N0
fiftyfivenm_lcell_comb \rd_data_rtl_0_bypass[15]~feeder (
// Equation(s):
// \rd_data_rtl_0_bypass[15]~feeder_combout  = i[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(i[7]),
	.cin(gnd),
	.combout(\rd_data_rtl_0_bypass[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[15]~feeder .lut_mask = 16'hFF00;
defparam \rd_data_rtl_0_bypass[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N1
dffeas \rd_data_rtl_0_bypass[15] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rd_data_rtl_0_bypass[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_data_rtl_0_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \rd_data_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N28
fiftyfivenm_lcell_comb \rd_data_rtl_0_bypass[13]~feeder (
// Equation(s):
// \rd_data_rtl_0_bypass[13]~feeder_combout  = i[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(i[6]),
	.cin(gnd),
	.combout(\rd_data_rtl_0_bypass[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[13]~feeder .lut_mask = 16'hFF00;
defparam \rd_data_rtl_0_bypass[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N29
dffeas \rd_data_rtl_0_bypass[13] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rd_data_rtl_0_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_data_rtl_0_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \rd_data_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y45_N5
dffeas \rd_data_rtl_0_bypass[14] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Add1~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_data_rtl_0_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \rd_data_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N2
fiftyfivenm_lcell_comb \rd_data_rtl_0_bypass[16]~feeder (
// Equation(s):
// \rd_data_rtl_0_bypass[16]~feeder_combout  = \Add1~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add1~24_combout ),
	.cin(gnd),
	.combout(\rd_data_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[16]~feeder .lut_mask = 16'hFF00;
defparam \rd_data_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y45_N3
dffeas \rd_data_rtl_0_bypass[16] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rd_data_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_data_rtl_0_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \rd_data_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N4
fiftyfivenm_lcell_comb \rd_data~4 (
// Equation(s):
// \rd_data~4_combout  = (rd_data_rtl_0_bypass[15] & (rd_data_rtl_0_bypass[16] & (rd_data_rtl_0_bypass[13] $ (!rd_data_rtl_0_bypass[14])))) # (!rd_data_rtl_0_bypass[15] & (!rd_data_rtl_0_bypass[16] & (rd_data_rtl_0_bypass[13] $ (!rd_data_rtl_0_bypass[14]))))

	.dataa(rd_data_rtl_0_bypass[15]),
	.datab(rd_data_rtl_0_bypass[13]),
	.datac(rd_data_rtl_0_bypass[14]),
	.datad(rd_data_rtl_0_bypass[16]),
	.cin(gnd),
	.combout(\rd_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data~4 .lut_mask = 16'h8241;
defparam \rd_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N12
fiftyfivenm_lcell_comb \rd_data~5 (
// Equation(s):
// \rd_data~5_combout  = (\rd_data~3_combout  & (\rd_data~2_combout  & (\rd_data~1_combout  & \rd_data~4_combout )))

	.dataa(\rd_data~3_combout ),
	.datab(\rd_data~2_combout ),
	.datac(\rd_data~1_combout ),
	.datad(\rd_data~4_combout ),
	.cin(gnd),
	.combout(\rd_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data~5 .lut_mask = 16'h8000;
defparam \rd_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N20
fiftyfivenm_lcell_comb \rd_data~7 (
// Equation(s):
// \rd_data~7_combout  = (\rd_data~6_combout  & (rd_data_rtl_0_bypass[0] & \rd_data~5_combout ))

	.dataa(gnd),
	.datab(\rd_data~6_combout ),
	.datac(rd_data_rtl_0_bypass[0]),
	.datad(\rd_data~5_combout ),
	.cin(gnd),
	.combout(\rd_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data~7 .lut_mask = 16'hC000;
defparam \rd_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N14
fiftyfivenm_lcell_comb \rd_data_rtl_0_bypass[21]~feeder (
// Equation(s):
// \rd_data_rtl_0_bypass[21]~feeder_combout  = \avl_inst|mm_bridge_0|rsp_readdata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avl_inst|mm_bridge_0|rsp_readdata [0]),
	.cin(gnd),
	.combout(\rd_data_rtl_0_bypass[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[21]~feeder .lut_mask = 16'hFF00;
defparam \rd_data_rtl_0_bypass[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y48_N15
dffeas \rd_data_rtl_0_bypass[21] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rd_data_rtl_0_bypass[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_data_rtl_0_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \rd_data_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N24
fiftyfivenm_lcell_comb \rd_data~8 (
// Equation(s):
// \rd_data~8_combout  = (\rd_data~7_combout  & ((rd_data_rtl_0_bypass[21]))) # (!\rd_data~7_combout  & (\rd_data_rtl_0|auto_generated|ram_block1a0~portbdataout ))

	.dataa(\rd_data_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(\rd_data~7_combout ),
	.datac(rd_data_rtl_0_bypass[21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rd_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data~8 .lut_mask = 16'hE2E2;
defparam \rd_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y44_N4
fiftyfivenm_lcell_comb \data[0]~0 (
// Equation(s):
// \data[0]~0_combout  = (st_rpi[0] & (!st_rpi[1] & \read_sync~q ))

	.dataa(gnd),
	.datab(st_rpi[0]),
	.datac(st_rpi[1]),
	.datad(\read_sync~q ),
	.cin(gnd),
	.combout(\data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data[0]~0 .lut_mask = 16'h0C00;
defparam \data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y48_N25
dffeas \data[0]~reg0 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rd_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data[0]~reg0 .is_wysiwyg = "true";
defparam \data[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N22
fiftyfivenm_lcell_comb \rd_data_rtl_0_bypass[22]~feeder (
// Equation(s):
// \rd_data_rtl_0_bypass[22]~feeder_combout  = \avl_inst|mm_bridge_0|rsp_readdata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avl_inst|mm_bridge_0|rsp_readdata [1]),
	.cin(gnd),
	.combout(\rd_data_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[22]~feeder .lut_mask = 16'hFF00;
defparam \rd_data_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N23
dffeas \rd_data_rtl_0_bypass[22] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rd_data_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_data_rtl_0_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \rd_data_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N16
fiftyfivenm_lcell_comb \rd_data~9 (
// Equation(s):
// \rd_data~9_combout  = (\rd_data~7_combout  & ((rd_data_rtl_0_bypass[22]))) # (!\rd_data~7_combout  & (\rd_data_rtl_0|auto_generated|ram_block1a1 ))

	.dataa(\rd_data~7_combout ),
	.datab(\rd_data_rtl_0|auto_generated|ram_block1a1 ),
	.datac(rd_data_rtl_0_bypass[22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rd_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data~9 .lut_mask = 16'hE4E4;
defparam \rd_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N17
dffeas \data[1]~reg0 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rd_data~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data[1]~reg0 .is_wysiwyg = "true";
defparam \data[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y44_N9
dffeas \rd_data_rtl_0_bypass[23] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avl_inst|mm_bridge_0|rsp_readdata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_data_rtl_0_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \rd_data_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N18
fiftyfivenm_lcell_comb \rd_data~10 (
// Equation(s):
// \rd_data~10_combout  = (\rd_data~7_combout  & (rd_data_rtl_0_bypass[23])) # (!\rd_data~7_combout  & ((\rd_data_rtl_0|auto_generated|ram_block1a2 )))

	.dataa(\rd_data~7_combout ),
	.datab(gnd),
	.datac(rd_data_rtl_0_bypass[23]),
	.datad(\rd_data_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\rd_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data~10 .lut_mask = 16'hF5A0;
defparam \rd_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N19
dffeas \data[2]~reg0 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rd_data~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data[2]~reg0 .is_wysiwyg = "true";
defparam \data[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N26
fiftyfivenm_lcell_comb \rd_data_rtl_0_bypass[24]~feeder (
// Equation(s):
// \rd_data_rtl_0_bypass[24]~feeder_combout  = \avl_inst|mm_bridge_0|rsp_readdata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avl_inst|mm_bridge_0|rsp_readdata [3]),
	.cin(gnd),
	.combout(\rd_data_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[24]~feeder .lut_mask = 16'hFF00;
defparam \rd_data_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N27
dffeas \rd_data_rtl_0_bypass[24] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rd_data_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_data_rtl_0_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \rd_data_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N20
fiftyfivenm_lcell_comb \rd_data~11 (
// Equation(s):
// \rd_data~11_combout  = (\rd_data~7_combout  & (rd_data_rtl_0_bypass[24])) # (!\rd_data~7_combout  & ((\rd_data_rtl_0|auto_generated|ram_block1a3 )))

	.dataa(\rd_data~7_combout ),
	.datab(gnd),
	.datac(rd_data_rtl_0_bypass[24]),
	.datad(\rd_data_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\rd_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data~11 .lut_mask = 16'hF5A0;
defparam \rd_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N21
dffeas \data[3]~reg0 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rd_data~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data[3]~reg0 .is_wysiwyg = "true";
defparam \data[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N0
fiftyfivenm_lcell_comb \rd_data_rtl_0_bypass[25]~feeder (
// Equation(s):
// \rd_data_rtl_0_bypass[25]~feeder_combout  = \avl_inst|mm_bridge_0|rsp_readdata [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avl_inst|mm_bridge_0|rsp_readdata [4]),
	.cin(gnd),
	.combout(\rd_data_rtl_0_bypass[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[25]~feeder .lut_mask = 16'hFF00;
defparam \rd_data_rtl_0_bypass[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y48_N1
dffeas \rd_data_rtl_0_bypass[25] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rd_data_rtl_0_bypass[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_data_rtl_0_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \rd_data_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N18
fiftyfivenm_lcell_comb \rd_data~12 (
// Equation(s):
// \rd_data~12_combout  = (\rd_data~7_combout  & (rd_data_rtl_0_bypass[25])) # (!\rd_data~7_combout  & ((\rd_data_rtl_0|auto_generated|ram_block1a4 )))

	.dataa(gnd),
	.datab(rd_data_rtl_0_bypass[25]),
	.datac(\rd_data_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\rd_data~7_combout ),
	.cin(gnd),
	.combout(\rd_data~12_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data~12 .lut_mask = 16'hCCF0;
defparam \rd_data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y48_N19
dffeas \data[4]~reg0 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rd_data~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data[4]~reg0 .is_wysiwyg = "true";
defparam \data[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N2
fiftyfivenm_lcell_comb \rd_data_rtl_0_bypass[26]~feeder (
// Equation(s):
// \rd_data_rtl_0_bypass[26]~feeder_combout  = \avl_inst|mm_bridge_0|rsp_readdata [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avl_inst|mm_bridge_0|rsp_readdata [5]),
	.cin(gnd),
	.combout(\rd_data_rtl_0_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[26]~feeder .lut_mask = 16'hFF00;
defparam \rd_data_rtl_0_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y48_N3
dffeas \rd_data_rtl_0_bypass[26] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rd_data_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_data_rtl_0_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \rd_data_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N28
fiftyfivenm_lcell_comb \rd_data~13 (
// Equation(s):
// \rd_data~13_combout  = (\rd_data~7_combout  & ((rd_data_rtl_0_bypass[26]))) # (!\rd_data~7_combout  & (\rd_data_rtl_0|auto_generated|ram_block1a5 ))

	.dataa(\rd_data_rtl_0|auto_generated|ram_block1a5 ),
	.datab(rd_data_rtl_0_bypass[26]),
	.datac(gnd),
	.datad(\rd_data~7_combout ),
	.cin(gnd),
	.combout(\rd_data~13_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data~13 .lut_mask = 16'hCCAA;
defparam \rd_data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y48_N29
dffeas \data[5]~reg0 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rd_data~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data[5]~reg0 .is_wysiwyg = "true";
defparam \data[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N4
fiftyfivenm_lcell_comb \rd_data_rtl_0_bypass[27]~feeder (
// Equation(s):
// \rd_data_rtl_0_bypass[27]~feeder_combout  = \avl_inst|mm_bridge_0|rsp_readdata [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avl_inst|mm_bridge_0|rsp_readdata [6]),
	.cin(gnd),
	.combout(\rd_data_rtl_0_bypass[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[27]~feeder .lut_mask = 16'hFF00;
defparam \rd_data_rtl_0_bypass[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y48_N5
dffeas \rd_data_rtl_0_bypass[27] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rd_data_rtl_0_bypass[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_data_rtl_0_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \rd_data_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N22
fiftyfivenm_lcell_comb \rd_data~14 (
// Equation(s):
// \rd_data~14_combout  = (\rd_data~7_combout  & (rd_data_rtl_0_bypass[27])) # (!\rd_data~7_combout  & ((\rd_data_rtl_0|auto_generated|ram_block1a6 )))

	.dataa(gnd),
	.datab(\rd_data~7_combout ),
	.datac(rd_data_rtl_0_bypass[27]),
	.datad(\rd_data_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\rd_data~14_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data~14 .lut_mask = 16'hF3C0;
defparam \rd_data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y48_N23
dffeas \data[6]~reg0 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rd_data~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data[6]~reg0 .is_wysiwyg = "true";
defparam \data[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N28
fiftyfivenm_lcell_comb \rd_data_rtl_0_bypass[28]~feeder (
// Equation(s):
// \rd_data_rtl_0_bypass[28]~feeder_combout  = \avl_inst|mm_bridge_0|rsp_readdata [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avl_inst|mm_bridge_0|rsp_readdata [7]),
	.cin(gnd),
	.combout(\rd_data_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[28]~feeder .lut_mask = 16'hFF00;
defparam \rd_data_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N29
dffeas \rd_data_rtl_0_bypass[28] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rd_data_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_data_rtl_0_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \rd_data_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N30
fiftyfivenm_lcell_comb \rd_data~15 (
// Equation(s):
// \rd_data~15_combout  = (\rd_data~7_combout  & (rd_data_rtl_0_bypass[28])) # (!\rd_data~7_combout  & ((\rd_data_rtl_0|auto_generated|ram_block1a7 )))

	.dataa(\rd_data~7_combout ),
	.datab(rd_data_rtl_0_bypass[28]),
	.datac(gnd),
	.datad(\rd_data_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\rd_data~15_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data~15 .lut_mask = 16'hDD88;
defparam \rd_data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N31
dffeas \data[7]~reg0 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rd_data~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data[7]~reg0 .is_wysiwyg = "true";
defparam \data[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N14
fiftyfivenm_lcell_comb \rd_data_rtl_0_bypass[29]~feeder (
// Equation(s):
// \rd_data_rtl_0_bypass[29]~feeder_combout  = \avl_inst|mm_bridge_0|rsp_readdata [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avl_inst|mm_bridge_0|rsp_readdata [8]),
	.cin(gnd),
	.combout(\rd_data_rtl_0_bypass[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[29]~feeder .lut_mask = 16'hFF00;
defparam \rd_data_rtl_0_bypass[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N15
dffeas \rd_data_rtl_0_bypass[29] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rd_data_rtl_0_bypass[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_data_rtl_0_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \rd_data_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y44_N24
fiftyfivenm_lcell_comb \rd_data~16 (
// Equation(s):
// \rd_data~16_combout  = (\rd_data~7_combout  & (rd_data_rtl_0_bypass[29])) # (!\rd_data~7_combout  & ((\rd_data_rtl_0|auto_generated|ram_block1a8 )))

	.dataa(\rd_data~7_combout ),
	.datab(gnd),
	.datac(rd_data_rtl_0_bypass[29]),
	.datad(\rd_data_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\rd_data~16_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data~16 .lut_mask = 16'hF5A0;
defparam \rd_data~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y44_N25
dffeas \data[8]~reg0 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rd_data~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data[8]~reg0 .is_wysiwyg = "true";
defparam \data[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y48_N31
dffeas \avl_inst|adc_max10_0|readdata[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avl_inst|adc_max10_0|adc_inst|adcblock_instance|wire_from_adc_dout [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avl_inst|adc_max10_0|readdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avl_inst|adc_max10_0|readdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \avl_inst|adc_max10_0|readdata[9] .is_wysiwyg = "true";
defparam \avl_inst|adc_max10_0|readdata[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y48_N29
dffeas \avl_inst|mm_bridge_0|rsp_readdata[9] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\avl_inst|adc_max10_0|readdata [9]),
	.clrn(\avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avl_inst|mm_bridge_0|rsp_readdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \avl_inst|mm_bridge_0|rsp_readdata[9] .is_wysiwyg = "true";
defparam \avl_inst|mm_bridge_0|rsp_readdata[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N30
fiftyfivenm_lcell_comb \rd_data_rtl_0_bypass[30]~feeder (
// Equation(s):
// \rd_data_rtl_0_bypass[30]~feeder_combout  = \avl_inst|mm_bridge_0|rsp_readdata [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avl_inst|mm_bridge_0|rsp_readdata [9]),
	.cin(gnd),
	.combout(\rd_data_rtl_0_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[30]~feeder .lut_mask = 16'hFF00;
defparam \rd_data_rtl_0_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y48_N31
dffeas \rd_data_rtl_0_bypass[30] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rd_data_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_data_rtl_0_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \rd_data_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N0
fiftyfivenm_lcell_comb \avl_inst|adc_max10_0|readdata[10]~feeder (
// Equation(s):
// \avl_inst|adc_max10_0|readdata[10]~feeder_combout  = \avl_inst|adc_max10_0|adc_inst|adcblock_instance|wire_from_adc_dout [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avl_inst|adc_max10_0|adc_inst|adcblock_instance|wire_from_adc_dout [10]),
	.cin(gnd),
	.combout(\avl_inst|adc_max10_0|readdata[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avl_inst|adc_max10_0|readdata[10]~feeder .lut_mask = 16'hFF00;
defparam \avl_inst|adc_max10_0|readdata[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N1
dffeas \avl_inst|adc_max10_0|readdata[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\avl_inst|adc_max10_0|readdata[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avl_inst|adc_max10_0|readdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avl_inst|adc_max10_0|readdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \avl_inst|adc_max10_0|readdata[10] .is_wysiwyg = "true";
defparam \avl_inst|adc_max10_0|readdata[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N6
fiftyfivenm_lcell_comb \avl_inst|mm_bridge_0|rsp_readdata[10]~feeder (
// Equation(s):
// \avl_inst|mm_bridge_0|rsp_readdata[10]~feeder_combout  = \avl_inst|adc_max10_0|readdata [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avl_inst|adc_max10_0|readdata [10]),
	.cin(gnd),
	.combout(\avl_inst|mm_bridge_0|rsp_readdata[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avl_inst|mm_bridge_0|rsp_readdata[10]~feeder .lut_mask = 16'hFF00;
defparam \avl_inst|mm_bridge_0|rsp_readdata[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N7
dffeas \avl_inst|mm_bridge_0|rsp_readdata[10] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\avl_inst|mm_bridge_0|rsp_readdata[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avl_inst|mm_bridge_0|rsp_readdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \avl_inst|mm_bridge_0|rsp_readdata[10] .is_wysiwyg = "true";
defparam \avl_inst|mm_bridge_0|rsp_readdata[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N10
fiftyfivenm_lcell_comb \avl_inst|adc_max10_0|readdata[11]~feeder (
// Equation(s):
// \avl_inst|adc_max10_0|readdata[11]~feeder_combout  = \avl_inst|adc_max10_0|adc_inst|adcblock_instance|wire_from_adc_dout [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avl_inst|adc_max10_0|adc_inst|adcblock_instance|wire_from_adc_dout [11]),
	.cin(gnd),
	.combout(\avl_inst|adc_max10_0|readdata[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avl_inst|adc_max10_0|readdata[11]~feeder .lut_mask = 16'hFF00;
defparam \avl_inst|adc_max10_0|readdata[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N11
dffeas \avl_inst|adc_max10_0|readdata[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\avl_inst|adc_max10_0|readdata[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avl_inst|adc_max10_0|readdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avl_inst|adc_max10_0|readdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \avl_inst|adc_max10_0|readdata[11] .is_wysiwyg = "true";
defparam \avl_inst|adc_max10_0|readdata[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N6
fiftyfivenm_lcell_comb \avl_inst|mm_bridge_0|rsp_readdata[11]~feeder (
// Equation(s):
// \avl_inst|mm_bridge_0|rsp_readdata[11]~feeder_combout  = \avl_inst|adc_max10_0|readdata [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avl_inst|adc_max10_0|readdata [11]),
	.cin(gnd),
	.combout(\avl_inst|mm_bridge_0|rsp_readdata[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avl_inst|mm_bridge_0|rsp_readdata[11]~feeder .lut_mask = 16'hFF00;
defparam \avl_inst|mm_bridge_0|rsp_readdata[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y48_N7
dffeas \avl_inst|mm_bridge_0|rsp_readdata[11] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\avl_inst|mm_bridge_0|rsp_readdata[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\avl_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avl_inst|mm_bridge_0|rsp_readdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \avl_inst|mm_bridge_0|rsp_readdata[11] .is_wysiwyg = "true";
defparam \avl_inst|mm_bridge_0|rsp_readdata[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y45_N0
fiftyfivenm_ram_block \rd_data_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\rd_data~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,\avl_inst|mm_bridge_0|rsp_readdata [11],\avl_inst|mm_bridge_0|rsp_readdata [10],\avl_inst|mm_bridge_0|rsp_readdata [9]}),
	.portaaddr({i[9],i[8],i[7],i[6],i[5],i[4],i[3],i[2],i[1],i[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\Add1~30_combout ,\Add1~27_combout ,\Add1~24_combout ,\Add1~21_combout ,\Add1~18_combout ,\Add1~15_combout ,\Add1~12_combout ,\Add1~9_combout ,\Add1~6_combout ,\Add1~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\rd_data_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rd_data_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \rd_data_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \rd_data_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:rd_data_rtl_0|altsyncram_sfg1:auto_generated|ALTSYNCRAM";
defparam \rd_data_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \rd_data_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \rd_data_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \rd_data_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \rd_data_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \rd_data_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \rd_data_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \rd_data_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 9;
defparam \rd_data_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \rd_data_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \rd_data_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \rd_data_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \rd_data_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 12;
defparam \rd_data_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rd_data_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \rd_data_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \rd_data_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \rd_data_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \rd_data_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \rd_data_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 9;
defparam \rd_data_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \rd_data_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \rd_data_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 1023;
defparam \rd_data_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 1024;
defparam \rd_data_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 12;
defparam \rd_data_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \rd_data_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \rd_data_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N16
fiftyfivenm_lcell_comb \rd_data~17 (
// Equation(s):
// \rd_data~17_combout  = (\rd_data~7_combout  & (rd_data_rtl_0_bypass[30])) # (!\rd_data~7_combout  & ((\rd_data_rtl_0|auto_generated|ram_block1a9~portbdataout )))

	.dataa(gnd),
	.datab(\rd_data~7_combout ),
	.datac(rd_data_rtl_0_bypass[30]),
	.datad(\rd_data_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.cin(gnd),
	.combout(\rd_data~17_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data~17 .lut_mask = 16'hF3C0;
defparam \rd_data~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y48_N17
dffeas \data[9]~reg0 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rd_data~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data[9]~reg0 .is_wysiwyg = "true";
defparam \data[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N8
fiftyfivenm_lcell_comb \rd_data_rtl_0_bypass[31]~feeder (
// Equation(s):
// \rd_data_rtl_0_bypass[31]~feeder_combout  = \avl_inst|mm_bridge_0|rsp_readdata [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avl_inst|mm_bridge_0|rsp_readdata [10]),
	.cin(gnd),
	.combout(\rd_data_rtl_0_bypass[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[31]~feeder .lut_mask = 16'hFF00;
defparam \rd_data_rtl_0_bypass[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y48_N9
dffeas \rd_data_rtl_0_bypass[31] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rd_data_rtl_0_bypass[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_data_rtl_0_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \rd_data_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N10
fiftyfivenm_lcell_comb \rd_data~18 (
// Equation(s):
// \rd_data~18_combout  = (\rd_data~7_combout  & (rd_data_rtl_0_bypass[31])) # (!\rd_data~7_combout  & ((\rd_data_rtl_0|auto_generated|ram_block1a10 )))

	.dataa(gnd),
	.datab(\rd_data~7_combout ),
	.datac(rd_data_rtl_0_bypass[31]),
	.datad(\rd_data_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\rd_data~18_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data~18 .lut_mask = 16'hF3C0;
defparam \rd_data~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y48_N11
dffeas \data[10]~reg0 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rd_data~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data[10]~reg0 .is_wysiwyg = "true";
defparam \data[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N26
fiftyfivenm_lcell_comb \rd_data_rtl_0_bypass[32]~feeder (
// Equation(s):
// \rd_data_rtl_0_bypass[32]~feeder_combout  = \avl_inst|mm_bridge_0|rsp_readdata [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avl_inst|mm_bridge_0|rsp_readdata [11]),
	.cin(gnd),
	.combout(\rd_data_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[32]~feeder .lut_mask = 16'hFF00;
defparam \rd_data_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y48_N27
dffeas \rd_data_rtl_0_bypass[32] (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rd_data_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd_data_rtl_0_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \rd_data_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \rd_data_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y48_N12
fiftyfivenm_lcell_comb \rd_data~19 (
// Equation(s):
// \rd_data~19_combout  = (\rd_data~7_combout  & (rd_data_rtl_0_bypass[32])) # (!\rd_data~7_combout  & ((\rd_data_rtl_0|auto_generated|ram_block1a11 )))

	.dataa(gnd),
	.datab(\rd_data~7_combout ),
	.datac(rd_data_rtl_0_bypass[32]),
	.datad(\rd_data_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\rd_data~19_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data~19 .lut_mask = 16'hF3C0;
defparam \rd_data~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y48_N13
dffeas \data[11]~reg0 (
	.clk(\pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rd_data~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data[11]~reg0 .is_wysiwyg = "true";
defparam \data[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~GND~combout ),
	.par_en(vcc),
	.xe_ye(\~GND~combout ),
	.se(\~GND~combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

endmodule
