{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 38,
   "id": "a2be6172",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/json": {
       "mulb_0": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xad2dc9a0>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "fullpath": "mulb_0",
        "gpio": {},
        "interrupts": {},
        "mem_id": "s_axi_control",
        "memtype": "REGISTER",
        "parameters": {
         "ADDR_WIDTH": "6",
         "ARUSER_WIDTH": "0",
         "AWUSER_WIDTH": "0",
         "BUSER_WIDTH": "0",
         "CLK_DOMAIN": "design_1_processing_system7_0_0_FCLK_CLK0",
         "C_M_AXI_GMEM_ADDR_WIDTH": "64",
         "C_M_AXI_GMEM_ARUSER_WIDTH": "1",
         "C_M_AXI_GMEM_AWUSER_WIDTH": "1",
         "C_M_AXI_GMEM_BUSER_WIDTH": "1",
         "C_M_AXI_GMEM_CACHE_VALUE": "\"0011\"",
         "C_M_AXI_GMEM_DATA_WIDTH": "32",
         "C_M_AXI_GMEM_ENABLE_ID_PORTS": "true",
         "C_M_AXI_GMEM_ENABLE_USER_PORTS": "false",
         "C_M_AXI_GMEM_ID_WIDTH": "1",
         "C_M_AXI_GMEM_PROT_VALUE": "\"000\"",
         "C_M_AXI_GMEM_RUSER_WIDTH": "1",
         "C_M_AXI_GMEM_USER_VALUE": "0x00000000",
         "C_M_AXI_GMEM_WUSER_WIDTH": "1",
         "C_S_AXI_CONTROL_ADDR_WIDTH": "6",
         "C_S_AXI_CONTROL_BASEADDR": "0x40000000",
         "C_S_AXI_CONTROL_DATA_WIDTH": "32",
         "C_S_AXI_CONTROL_HIGHADDR": "0x4000FFFF",
         "Component_Name": "design_1_mulb_0_0",
         "DATA_WIDTH": "32",
         "EDK_IPTYPE": "PERIPHERAL",
         "FREQ_HZ": "50000000",
         "HAS_BRESP": "1",
         "HAS_BURST": "0",
         "HAS_CACHE": "0",
         "HAS_LOCK": "0",
         "HAS_PROT": "0",
         "HAS_QOS": "0",
         "HAS_REGION": "0",
         "HAS_RRESP": "1",
         "HAS_WSTRB": "1",
         "ID_WIDTH": "0",
         "II": "x",
         "INSERT_VIP": "0",
         "MAX_BURST_LENGTH": "1",
         "MAX_READ_BURST_LENGTH": "16",
         "MAX_WRITE_BURST_LENGTH": "16",
         "NUM_READ_OUTSTANDING": "1",
         "NUM_READ_THREADS": "4",
         "NUM_WRITE_OUTSTANDING": "1",
         "NUM_WRITE_THREADS": "4",
         "PHASE": "0.0",
         "PROTOCOL": "AXI4LITE",
         "READ_WRITE_MODE": "READ_WRITE",
         "RUSER_BITS_PER_BYTE": "0",
         "RUSER_WIDTH": "0",
         "SUPPORTS_NARROW_BURST": "0",
         "WUSER_BITS_PER_BYTE": "0",
         "WUSER_WIDTH": "0",
         "clk_period": "10",
         "combinational": "0",
         "latency": "502",
         "machine": "64"
        },
        "phys_addr": 1073741824,
        "registers": {
         "CTRL": {
          "access": "read-write",
          "address_offset": 0,
          "description": "Control signals",
          "fields": {
           "AP_DONE": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "Control signal Register for 'ap_done'."
           },
           "AP_IDLE": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "Control signal Register for 'ap_idle'."
           },
           "AP_READY": {
            "access": "read-only",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "Control signal Register for 'ap_ready'."
           },
           "AP_START": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Control signal Register for 'ap_start'."
           },
           "AUTO_RESTART": {
            "access": "read-write",
            "bit_offset": 7,
            "bit_width": 1,
            "description": "Control signal Register for 'auto_restart'."
           },
           "INTERRUPT": {
            "access": "read-only",
            "bit_offset": 9,
            "bit_width": 1,
            "description": "Control signal Register for 'interrupt'."
           },
           "RESERVED_1": {
            "access": "read-only",
            "bit_offset": 4,
            "bit_width": 3,
            "description": "Reserved.  0s on read."
           },
           "RESERVED_2": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 1,
            "description": "Reserved.  0s on read."
           },
           "RESERVED_3": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 22,
            "description": "Reserved.  0s on read."
           }
          },
          "size": 32
         },
         "GIER": {
          "access": "read-write",
          "address_offset": 4,
          "description": "Global Interrupt Enable Register",
          "fields": {
           "Enable": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
           },
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 31,
            "description": "Reserved.  0s on read."
           }
          },
          "size": 32
         },
         "IP_IER": {
          "access": "read-write",
          "address_offset": 8,
          "description": "IP Interrupt Enable Register",
          "fields": {
           "CHAN0_INT_EN": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
           },
           "CHAN1_INT_EN": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
           },
           "RESERVED_0": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 30,
            "description": "Reserved.  0s on read."
           }
          },
          "size": 32
         },
         "IP_ISR": {
          "access": "read-write",
          "address_offset": 12,
          "description": "IP Interrupt Status Register",
          "fields": {
           "CHAN0_INT_ST": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
           },
           "CHAN1_INT_ST": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
           },
           "RESERVED_0": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 30,
            "description": "Reserved.  0s on read."
           }
          },
          "size": 32
         },
         "final_1": {
          "access": "write-only",
          "address_offset": 28,
          "description": "Data signal of final",
          "fields": {
           "final": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Bit 31 to 0 of final"
           }
          },
          "size": 32
         },
         "final_2": {
          "access": "write-only",
          "address_offset": 32,
          "description": "Data signal of final",
          "fields": {
           "final": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Bit 63 to 32 of final"
           }
          },
          "size": 32
         },
         "inputs_1": {
          "access": "write-only",
          "address_offset": 16,
          "description": "Data signal of inputs",
          "fields": {
           "inputs": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Bit 31 to 0 of inputs"
           }
          },
          "size": 32
         },
         "inputs_2": {
          "access": "write-only",
          "address_offset": 20,
          "description": "Data signal of inputs",
          "fields": {
           "inputs": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Bit 63 to 32 of inputs"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "ayush:hls:mulb:1.0"
       },
       "processing_system7_0": {
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xad2dc9a0>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "gpio": {},
        "interrupts": {},
        "parameters": {
         "ADDR_WIDTH": "32",
         "ARUSER_WIDTH": "0",
         "AWUSER_WIDTH": "0",
         "AXI_ARBITRATION_SCHEME": "TDM",
         "BURST_LENGTH": "8",
         "BUSER_WIDTH": "0",
         "CAN_DEBUG": "false",
         "CAS_LATENCY": "11",
         "CAS_WRITE_LATENCY": "11",
         "CLK_DOMAIN": "design_1_processing_system7_0_0_FCLK_CLK0",
         "CS_ENABLED": "true",
         "CUSTOM_PARTS": null,
         "C_BASEADDR": "0x00000000",
         "C_DM_WIDTH": "4",
         "C_DQS_WIDTH": "4",
         "C_DQ_WIDTH": "32",
         "C_EMIO_GPIO_WIDTH": "64",
         "C_EN_EMIO_ENET0": "0",
         "C_EN_EMIO_ENET1": "0",
         "C_EN_EMIO_PJTAG": "0",
         "C_EN_EMIO_TRACE": "0",
         "C_FCLK_CLK0_BUF": "TRUE",
         "C_FCLK_CLK1_BUF": "FALSE",
         "C_FCLK_CLK2_BUF": "FALSE",
         "C_FCLK_CLK3_BUF": "FALSE",
         "C_GP0_EN_MODIFIABLE_TXN": "1",
         "C_GP1_EN_MODIFIABLE_TXN": "1",
         "C_HIGHADDR": "0x1FFFFFFF",
         "C_INCLUDE_ACP_TRANS_CHECK": "0",
         "C_INCLUDE_TRACE_BUFFER": "0",
         "C_IRQ_F2P_MODE": "DIRECT",
         "C_MIO_PRIMITIVE": "54",
         "C_M_AXI_GP0_ENABLE_STATIC_REMAP": "0",
         "C_M_AXI_GP0_ID_WIDTH": "12",
         "C_M_AXI_GP0_THREAD_ID_WIDTH": "12",
         "C_M_AXI_GP1_ENABLE_STATIC_REMAP": "0",
         "C_M_AXI_GP1_ID_WIDTH": "12",
         "C_M_AXI_GP1_THREAD_ID_WIDTH": "12",
         "C_NUM_F2P_INTR_INPUTS": "1",
         "C_PACKAGE_NAME": "clg400",
         "C_PS7_SI_REV": "PRODUCTION",
         "C_S_AXI_ACP_ARUSER_VAL": "31",
         "C_S_AXI_ACP_AWUSER_VAL": "31",
         "C_S_AXI_ACP_ID_WIDTH": "3",
         "C_S_AXI_GP0_ID_WIDTH": "6",
         "C_S_AXI_GP1_ID_WIDTH": "6",
         "C_S_AXI_HP0_DATA_WIDTH": "64",
         "C_S_AXI_HP0_ID_WIDTH": "6",
         "C_S_AXI_HP1_DATA_WIDTH": "64",
         "C_S_AXI_HP1_ID_WIDTH": "6",
         "C_S_AXI_HP2_DATA_WIDTH": "64",
         "C_S_AXI_HP2_ID_WIDTH": "6",
         "C_S_AXI_HP3_DATA_WIDTH": "64",
         "C_S_AXI_HP3_ID_WIDTH": "6",
         "C_TRACE_BUFFER_CLOCK_DELAY": "12",
         "C_TRACE_BUFFER_FIFO_SIZE": "128",
         "C_TRACE_INTERNAL_WIDTH": "2",
         "C_TRACE_PIPELINE_WIDTH": "8",
         "C_USE_AXI_NONSECURE": "0",
         "C_USE_DEFAULT_ACP_USER_VAL": "0",
         "C_USE_M_AXI_GP0": "1",
         "C_USE_M_AXI_GP1": "0",
         "C_USE_S_AXI_ACP": "0",
         "C_USE_S_AXI_GP0": "0",
         "C_USE_S_AXI_GP1": "0",
         "C_USE_S_AXI_HP0": "1",
         "C_USE_S_AXI_HP1": "0",
         "C_USE_S_AXI_HP2": "0",
         "C_USE_S_AXI_HP3": "0",
         "Component_Name": "design_1_processing_system7_0_0",
         "DATA_MASK_ENABLED": "true",
         "DATA_WIDTH": "8",
         "EDK_IPTYPE": "PERIPHERAL",
         "FREQ_HZ": "50000000",
         "HAS_BRESP": "1",
         "HAS_BURST": "1",
         "HAS_CACHE": "1",
         "HAS_LOCK": "1",
         "HAS_PROT": "1",
         "HAS_QOS": "1",
         "HAS_REGION": "0",
         "HAS_RRESP": "1",
         "HAS_WSTRB": "1",
         "ID_WIDTH": "12",
         "INSERT_VIP": "0",
         "MAX_BURST_LENGTH": "16",
         "MEMORY_PART": null,
         "MEMORY_TYPE": "COMPONENTS",
         "MEM_ADDR_MAP": "ROW_COLUMN_BANK",
         "NUM_READ_OUTSTANDING": "8",
         "NUM_READ_THREADS": "4",
         "NUM_WRITE_OUTSTANDING": "8",
         "NUM_WRITE_THREADS": "4",
         "PCW_ACT_APU_PERIPHERAL_FREQMHZ": "666.666687",
         "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": "23.8095",
         "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": "23.8095",
         "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": "10.158730",
         "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": "50.000000",
         "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": "50",
         "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": "200.000000",
         "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": "200.000000",
         "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": "50",
         "PCW_ACT_UART_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": "60",
         "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": "60",
         "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_APU_CLK_RATIO_ENABLE": "6:2:1",
         "PCW_APU_PERIPHERAL_FREQMHZ": "666.666666",
         "PCW_ARMPLL_CTRL_FBDIV": "40",
         "PCW_CAN0_BASEADDR": "0xE0008000",
         "PCW_CAN0_CAN0_IO": "<Select>",
         "PCW_CAN0_GRP_CLK_ENABLE": "0",
         "PCW_CAN0_GRP_CLK_IO": "<Select>",
         "PCW_CAN0_HIGHADDR": "0xE0008FFF",
         "PCW_CAN0_PERIPHERAL_CLKSRC": "External",
         "PCW_CAN0_PERIPHERAL_ENABLE": "0",
         "PCW_CAN0_PERIPHERAL_FREQMHZ": "-1",
         "PCW_CAN1_BASEADDR": "0xE0009000",
         "PCW_CAN1_CAN1_IO": "<Select>",
         "PCW_CAN1_GRP_CLK_ENABLE": "0",
         "PCW_CAN1_GRP_CLK_IO": "<Select>",
         "PCW_CAN1_HIGHADDR": "0xE0009FFF",
         "PCW_CAN1_PERIPHERAL_CLKSRC": "External",
         "PCW_CAN1_PERIPHERAL_ENABLE": "0",
         "PCW_CAN1_PERIPHERAL_FREQMHZ": "-1",
         "PCW_CAN_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_CAN_PERIPHERAL_DIVISOR0": "1",
         "PCW_CAN_PERIPHERAL_DIVISOR1": "1",
         "PCW_CAN_PERIPHERAL_FREQMHZ": "100",
         "PCW_CAN_PERIPHERAL_VALID": "0",
         "PCW_CLK0_FREQ": "50000000",
         "PCW_CLK1_FREQ": "10000000",
         "PCW_CLK2_FREQ": "10000000",
         "PCW_CLK3_FREQ": "10000000",
         "PCW_CORE0_FIQ_INTR": "0",
         "PCW_CORE0_IRQ_INTR": "0",
         "PCW_CORE1_FIQ_INTR": "0",
         "PCW_CORE1_IRQ_INTR": "0",
         "PCW_CPU_CPU_6X4X_MAX_RANGE": "667",
         "PCW_CPU_CPU_PLL_FREQMHZ": "1333.333",
         "PCW_CPU_PERIPHERAL_CLKSRC": "ARM PLL",
         "PCW_CPU_PERIPHERAL_DIVISOR0": "2",
         "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": "33.333333",
         "PCW_DCI_PERIPHERAL_CLKSRC": "DDR PLL",
         "PCW_DCI_PERIPHERAL_DIVISOR0": "15",
         "PCW_DCI_PERIPHERAL_DIVISOR1": "7",
         "PCW_DCI_PERIPHERAL_FREQMHZ": "10.159",
         "PCW_DDRPLL_CTRL_FBDIV": "32",
         "PCW_DDR_DDR_PLL_FREQMHZ": "1066.667",
         "PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
         "PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
         "PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
         "PCW_DDR_PERIPHERAL_CLKSRC": "DDR PLL",
         "PCW_DDR_PERIPHERAL_DIVISOR0": "2",
         "PCW_DDR_PORT0_HPR_ENABLE": "0",
         "PCW_DDR_PORT1_HPR_ENABLE": "0",
         "PCW_DDR_PORT2_HPR_ENABLE": "0",
         "PCW_DDR_PORT3_HPR_ENABLE": "0",
         "PCW_DDR_PRIORITY_READPORT_0": "<Select>",
         "PCW_DDR_PRIORITY_READPORT_1": "<Select>",
         "PCW_DDR_PRIORITY_READPORT_2": "<Select>",
         "PCW_DDR_PRIORITY_READPORT_3": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_0": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_1": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_2": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_3": "<Select>",
         "PCW_DDR_RAM_BASEADDR": "0x00100000",
         "PCW_DDR_RAM_HIGHADDR": "0x1FFFFFFF",
         "PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
         "PCW_DM_WIDTH": "4",
         "PCW_DQS_WIDTH": "4",
         "PCW_DQ_WIDTH": "32",
         "PCW_DUAL_PARALLEL_QSPI_DATA_MODE": "<Select>",
         "PCW_DUAL_STACK_QSPI_DATA_MODE": "<Select>",
         "PCW_ENET0_BASEADDR": "0xE000B000",
         "PCW_ENET0_ENET0_IO": "<Select>",
         "PCW_ENET0_GRP_MDIO_ENABLE": "0",
         "PCW_ENET0_GRP_MDIO_IO": "<Select>",
         "PCW_ENET0_HIGHADDR": "0xE000BFFF",
         "PCW_ENET0_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_ENET0_PERIPHERAL_DIVISOR0": "1",
         "PCW_ENET0_PERIPHERAL_DIVISOR1": "1",
         "PCW_ENET0_PERIPHERAL_ENABLE": "0",
         "PCW_ENET0_PERIPHERAL_FREQMHZ": "1000 Mbps",
         "PCW_ENET0_RESET_ENABLE": "0",
         "PCW_ENET0_RESET_IO": "<Select>",
         "PCW_ENET1_BASEADDR": "0xE000C000",
         "PCW_ENET1_ENET1_IO": "<Select>",
         "PCW_ENET1_GRP_MDIO_ENABLE": "0",
         "PCW_ENET1_GRP_MDIO_IO": "<Select>",
         "PCW_ENET1_HIGHADDR": "0xE000CFFF",
         "PCW_ENET1_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_ENET1_PERIPHERAL_DIVISOR0": "1",
         "PCW_ENET1_PERIPHERAL_DIVISOR1": "1",
         "PCW_ENET1_PERIPHERAL_ENABLE": "0",
         "PCW_ENET1_PERIPHERAL_FREQMHZ": "1000 Mbps",
         "PCW_ENET1_RESET_ENABLE": "0",
         "PCW_ENET1_RESET_IO": "<Select>",
         "PCW_ENET_RESET_ENABLE": "0",
         "PCW_ENET_RESET_POLARITY": "Active Low",
         "PCW_ENET_RESET_SELECT": "<Select>",
         "PCW_EN_4K_TIMER": "0",
         "PCW_EN_CAN0": "0",
         "PCW_EN_CAN1": "0",
         "PCW_EN_CLK0_PORT": "1",
         "PCW_EN_CLK1_PORT": "0",
         "PCW_EN_CLK2_PORT": "0",
         "PCW_EN_CLK3_PORT": "0",
         "PCW_EN_CLKTRIG0_PORT": "0",
         "PCW_EN_CLKTRIG1_PORT": "0",
         "PCW_EN_CLKTRIG2_PORT": "0",
         "PCW_EN_CLKTRIG3_PORT": "0",
         "PCW_EN_DDR": "1",
         "PCW_EN_EMIO_CAN0": "0",
         "PCW_EN_EMIO_CAN1": "0",
         "PCW_EN_EMIO_CD_SDIO0": "0",
         "PCW_EN_EMIO_CD_SDIO1": "0",
         "PCW_EN_EMIO_ENET0": "0",
         "PCW_EN_EMIO_ENET1": "0",
         "PCW_EN_EMIO_GPIO": "0",
         "PCW_EN_EMIO_I2C0": "0",
         "PCW_EN_EMIO_I2C1": "0",
         "PCW_EN_EMIO_MODEM_UART0": "0",
         "PCW_EN_EMIO_MODEM_UART1": "0",
         "PCW_EN_EMIO_PJTAG": "0",
         "PCW_EN_EMIO_SDIO0": "0",
         "PCW_EN_EMIO_SDIO1": "0",
         "PCW_EN_EMIO_SPI0": "0",
         "PCW_EN_EMIO_SPI1": "0",
         "PCW_EN_EMIO_SRAM_INT": "0",
         "PCW_EN_EMIO_TRACE": "0",
         "PCW_EN_EMIO_TTC0": "0",
         "PCW_EN_EMIO_TTC1": "0",
         "PCW_EN_EMIO_UART0": "0",
         "PCW_EN_EMIO_UART1": "0",
         "PCW_EN_EMIO_WDT": "0",
         "PCW_EN_EMIO_WP_SDIO0": "0",
         "PCW_EN_EMIO_WP_SDIO1": "0",
         "PCW_EN_ENET0": "0",
         "PCW_EN_ENET1": "0",
         "PCW_EN_GPIO": "0",
         "PCW_EN_I2C0": "0",
         "PCW_EN_I2C1": "0",
         "PCW_EN_MODEM_UART0": "0",
         "PCW_EN_MODEM_UART1": "0",
         "PCW_EN_PJTAG": "0",
         "PCW_EN_PTP_ENET0": "0",
         "PCW_EN_PTP_ENET1": "0",
         "PCW_EN_QSPI": "0",
         "PCW_EN_RST0_PORT": "1",
         "PCW_EN_RST1_PORT": "0",
         "PCW_EN_RST2_PORT": "0",
         "PCW_EN_RST3_PORT": "0",
         "PCW_EN_SDIO0": "0",
         "PCW_EN_SDIO1": "0",
         "PCW_EN_SMC": "0",
         "PCW_EN_SPI0": "0",
         "PCW_EN_SPI1": "0",
         "PCW_EN_TRACE": "0",
         "PCW_EN_TTC0": "0",
         "PCW_EN_TTC1": "0",
         "PCW_EN_UART0": "0",
         "PCW_EN_UART1": "0",
         "PCW_EN_USB0": "0",
         "PCW_EN_USB1": "0",
         "PCW_EN_WDT": "0",
         "PCW_FCLK0_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK0_PERIPHERAL_DIVISOR0": "8",
         "PCW_FCLK0_PERIPHERAL_DIVISOR1": "4",
         "PCW_FCLK1_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK1_PERIPHERAL_DIVISOR0": "1",
         "PCW_FCLK1_PERIPHERAL_DIVISOR1": "1",
         "PCW_FCLK2_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK2_PERIPHERAL_DIVISOR0": "1",
         "PCW_FCLK2_PERIPHERAL_DIVISOR1": "1",
         "PCW_FCLK3_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK3_PERIPHERAL_DIVISOR0": "1",
         "PCW_FCLK3_PERIPHERAL_DIVISOR1": "1",
         "PCW_FCLK_CLK0_BUF": "TRUE",
         "PCW_FCLK_CLK1_BUF": "FALSE",
         "PCW_FCLK_CLK2_BUF": "FALSE",
         "PCW_FCLK_CLK3_BUF": "FALSE",
         "PCW_FPGA0_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA1_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA2_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA3_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA_FCLK0_ENABLE": "1",
         "PCW_FPGA_FCLK1_ENABLE": "0",
         "PCW_FPGA_FCLK2_ENABLE": "0",
         "PCW_FPGA_FCLK3_ENABLE": "0",
         "PCW_FTM_CTI_IN0": "DISABLED",
         "PCW_FTM_CTI_IN1": "DISABLED",
         "PCW_FTM_CTI_IN2": "DISABLED",
         "PCW_FTM_CTI_IN3": "DISABLED",
         "PCW_FTM_CTI_OUT0": "DISABLED",
         "PCW_FTM_CTI_OUT1": "DISABLED",
         "PCW_FTM_CTI_OUT2": "DISABLED",
         "PCW_FTM_CTI_OUT3": "DISABLED",
         "PCW_GP0_EN_MODIFIABLE_TXN": "1",
         "PCW_GP0_NUM_READ_THREADS": "4",
         "PCW_GP0_NUM_WRITE_THREADS": "4",
         "PCW_GP1_EN_MODIFIABLE_TXN": "1",
         "PCW_GP1_NUM_READ_THREADS": "4",
         "PCW_GP1_NUM_WRITE_THREADS": "4",
         "PCW_GPIO_BASEADDR": "0xE000A000",
         "PCW_GPIO_EMIO_GPIO_ENABLE": "0",
         "PCW_GPIO_EMIO_GPIO_IO": "<Select>",
         "PCW_GPIO_EMIO_GPIO_WIDTH": "64",
         "PCW_GPIO_HIGHADDR": "0xE000AFFF",
         "PCW_GPIO_MIO_GPIO_ENABLE": "0",
         "PCW_GPIO_MIO_GPIO_IO": "<Select>",
         "PCW_GPIO_PERIPHERAL_ENABLE": "0",
         "PCW_I2C0_BASEADDR": "0xE0004000",
         "PCW_I2C0_GRP_INT_ENABLE": "0",
         "PCW_I2C0_GRP_INT_IO": "<Select>",
         "PCW_I2C0_HIGHADDR": "0xE0004FFF",
         "PCW_I2C0_I2C0_IO": "<Select>",
         "PCW_I2C0_PERIPHERAL_ENABLE": "0",
         "PCW_I2C0_RESET_ENABLE": "0",
         "PCW_I2C0_RESET_IO": "<Select>",
         "PCW_I2C1_BASEADDR": "0xE0005000",
         "PCW_I2C1_GRP_INT_ENABLE": "0",
         "PCW_I2C1_GRP_INT_IO": "<Select>",
         "PCW_I2C1_HIGHADDR": "0xE0005FFF",
         "PCW_I2C1_I2C1_IO": "<Select>",
         "PCW_I2C1_PERIPHERAL_ENABLE": "0",
         "PCW_I2C1_RESET_ENABLE": "0",
         "PCW_I2C1_RESET_IO": "<Select>",
         "PCW_I2C_PERIPHERAL_FREQMHZ": "25",
         "PCW_I2C_RESET_ENABLE": "0",
         "PCW_I2C_RESET_POLARITY": "Active Low",
         "PCW_I2C_RESET_SELECT": "<Select>",
         "PCW_IMPORT_BOARD_PRESET": "None",
         "PCW_INCLUDE_ACP_TRANS_CHECK": "0",
         "PCW_INCLUDE_TRACE_BUFFER": "0",
         "PCW_IOPLL_CTRL_FBDIV": "48",
         "PCW_IO_IO_PLL_FREQMHZ": "1600.000",
         "PCW_IRQ_F2P_INTR": "0",
         "PCW_IRQ_F2P_MODE": "DIRECT",
         "PCW_MIO_0_DIRECTION": "<Select>",
         "PCW_MIO_0_IOTYPE": "<Select>",
         "PCW_MIO_0_PULLUP": "<Select>",
         "PCW_MIO_0_SLEW": "<Select>",
         "PCW_MIO_10_DIRECTION": "<Select>",
         "PCW_MIO_10_IOTYPE": "<Select>",
         "PCW_MIO_10_PULLUP": "<Select>",
         "PCW_MIO_10_SLEW": "<Select>",
         "PCW_MIO_11_DIRECTION": "<Select>",
         "PCW_MIO_11_IOTYPE": "<Select>",
         "PCW_MIO_11_PULLUP": "<Select>",
         "PCW_MIO_11_SLEW": "<Select>",
         "PCW_MIO_12_DIRECTION": "<Select>",
         "PCW_MIO_12_IOTYPE": "<Select>",
         "PCW_MIO_12_PULLUP": "<Select>",
         "PCW_MIO_12_SLEW": "<Select>",
         "PCW_MIO_13_DIRECTION": "<Select>",
         "PCW_MIO_13_IOTYPE": "<Select>",
         "PCW_MIO_13_PULLUP": "<Select>",
         "PCW_MIO_13_SLEW": "<Select>",
         "PCW_MIO_14_DIRECTION": "<Select>",
         "PCW_MIO_14_IOTYPE": "<Select>",
         "PCW_MIO_14_PULLUP": "<Select>",
         "PCW_MIO_14_SLEW": "<Select>",
         "PCW_MIO_15_DIRECTION": "<Select>",
         "PCW_MIO_15_IOTYPE": "<Select>",
         "PCW_MIO_15_PULLUP": "<Select>",
         "PCW_MIO_15_SLEW": "<Select>",
         "PCW_MIO_16_DIRECTION": "<Select>",
         "PCW_MIO_16_IOTYPE": "<Select>",
         "PCW_MIO_16_PULLUP": "<Select>",
         "PCW_MIO_16_SLEW": "<Select>",
         "PCW_MIO_17_DIRECTION": "<Select>",
         "PCW_MIO_17_IOTYPE": "<Select>",
         "PCW_MIO_17_PULLUP": "<Select>",
         "PCW_MIO_17_SLEW": "<Select>",
         "PCW_MIO_18_DIRECTION": "<Select>",
         "PCW_MIO_18_IOTYPE": "<Select>",
         "PCW_MIO_18_PULLUP": "<Select>",
         "PCW_MIO_18_SLEW": "<Select>",
         "PCW_MIO_19_DIRECTION": "<Select>",
         "PCW_MIO_19_IOTYPE": "<Select>",
         "PCW_MIO_19_PULLUP": "<Select>",
         "PCW_MIO_19_SLEW": "<Select>",
         "PCW_MIO_1_DIRECTION": "<Select>",
         "PCW_MIO_1_IOTYPE": "<Select>",
         "PCW_MIO_1_PULLUP": "<Select>",
         "PCW_MIO_1_SLEW": "<Select>",
         "PCW_MIO_20_DIRECTION": "<Select>",
         "PCW_MIO_20_IOTYPE": "<Select>",
         "PCW_MIO_20_PULLUP": "<Select>",
         "PCW_MIO_20_SLEW": "<Select>",
         "PCW_MIO_21_DIRECTION": "<Select>",
         "PCW_MIO_21_IOTYPE": "<Select>",
         "PCW_MIO_21_PULLUP": "<Select>",
         "PCW_MIO_21_SLEW": "<Select>",
         "PCW_MIO_22_DIRECTION": "<Select>",
         "PCW_MIO_22_IOTYPE": "<Select>",
         "PCW_MIO_22_PULLUP": "<Select>",
         "PCW_MIO_22_SLEW": "<Select>",
         "PCW_MIO_23_DIRECTION": "<Select>",
         "PCW_MIO_23_IOTYPE": "<Select>",
         "PCW_MIO_23_PULLUP": "<Select>",
         "PCW_MIO_23_SLEW": "<Select>",
         "PCW_MIO_24_DIRECTION": "<Select>",
         "PCW_MIO_24_IOTYPE": "<Select>",
         "PCW_MIO_24_PULLUP": "<Select>",
         "PCW_MIO_24_SLEW": "<Select>",
         "PCW_MIO_25_DIRECTION": "<Select>",
         "PCW_MIO_25_IOTYPE": "<Select>",
         "PCW_MIO_25_PULLUP": "<Select>",
         "PCW_MIO_25_SLEW": "<Select>",
         "PCW_MIO_26_DIRECTION": "<Select>",
         "PCW_MIO_26_IOTYPE": "<Select>",
         "PCW_MIO_26_PULLUP": "<Select>",
         "PCW_MIO_26_SLEW": "<Select>",
         "PCW_MIO_27_DIRECTION": "<Select>",
         "PCW_MIO_27_IOTYPE": "<Select>",
         "PCW_MIO_27_PULLUP": "<Select>",
         "PCW_MIO_27_SLEW": "<Select>",
         "PCW_MIO_28_DIRECTION": "<Select>",
         "PCW_MIO_28_IOTYPE": "<Select>",
         "PCW_MIO_28_PULLUP": "<Select>",
         "PCW_MIO_28_SLEW": "<Select>",
         "PCW_MIO_29_DIRECTION": "<Select>",
         "PCW_MIO_29_IOTYPE": "<Select>",
         "PCW_MIO_29_PULLUP": "<Select>",
         "PCW_MIO_29_SLEW": "<Select>",
         "PCW_MIO_2_DIRECTION": "<Select>",
         "PCW_MIO_2_IOTYPE": "<Select>",
         "PCW_MIO_2_PULLUP": "<Select>",
         "PCW_MIO_2_SLEW": "<Select>",
         "PCW_MIO_30_DIRECTION": "<Select>",
         "PCW_MIO_30_IOTYPE": "<Select>",
         "PCW_MIO_30_PULLUP": "<Select>",
         "PCW_MIO_30_SLEW": "<Select>",
         "PCW_MIO_31_DIRECTION": "<Select>",
         "PCW_MIO_31_IOTYPE": "<Select>",
         "PCW_MIO_31_PULLUP": "<Select>",
         "PCW_MIO_31_SLEW": "<Select>",
         "PCW_MIO_32_DIRECTION": "<Select>",
         "PCW_MIO_32_IOTYPE": "<Select>",
         "PCW_MIO_32_PULLUP": "<Select>",
         "PCW_MIO_32_SLEW": "<Select>",
         "PCW_MIO_33_DIRECTION": "<Select>",
         "PCW_MIO_33_IOTYPE": "<Select>",
         "PCW_MIO_33_PULLUP": "<Select>",
         "PCW_MIO_33_SLEW": "<Select>",
         "PCW_MIO_34_DIRECTION": "<Select>",
         "PCW_MIO_34_IOTYPE": "<Select>",
         "PCW_MIO_34_PULLUP": "<Select>",
         "PCW_MIO_34_SLEW": "<Select>",
         "PCW_MIO_35_DIRECTION": "<Select>",
         "PCW_MIO_35_IOTYPE": "<Select>",
         "PCW_MIO_35_PULLUP": "<Select>",
         "PCW_MIO_35_SLEW": "<Select>",
         "PCW_MIO_36_DIRECTION": "<Select>",
         "PCW_MIO_36_IOTYPE": "<Select>",
         "PCW_MIO_36_PULLUP": "<Select>",
         "PCW_MIO_36_SLEW": "<Select>",
         "PCW_MIO_37_DIRECTION": "<Select>",
         "PCW_MIO_37_IOTYPE": "<Select>",
         "PCW_MIO_37_PULLUP": "<Select>",
         "PCW_MIO_37_SLEW": "<Select>",
         "PCW_MIO_38_DIRECTION": "<Select>",
         "PCW_MIO_38_IOTYPE": "<Select>",
         "PCW_MIO_38_PULLUP": "<Select>",
         "PCW_MIO_38_SLEW": "<Select>",
         "PCW_MIO_39_DIRECTION": "<Select>",
         "PCW_MIO_39_IOTYPE": "<Select>",
         "PCW_MIO_39_PULLUP": "<Select>",
         "PCW_MIO_39_SLEW": "<Select>",
         "PCW_MIO_3_DIRECTION": "<Select>",
         "PCW_MIO_3_IOTYPE": "<Select>",
         "PCW_MIO_3_PULLUP": "<Select>",
         "PCW_MIO_3_SLEW": "<Select>",
         "PCW_MIO_40_DIRECTION": "<Select>",
         "PCW_MIO_40_IOTYPE": "<Select>",
         "PCW_MIO_40_PULLUP": "<Select>",
         "PCW_MIO_40_SLEW": "<Select>",
         "PCW_MIO_41_DIRECTION": "<Select>",
         "PCW_MIO_41_IOTYPE": "<Select>",
         "PCW_MIO_41_PULLUP": "<Select>",
         "PCW_MIO_41_SLEW": "<Select>",
         "PCW_MIO_42_DIRECTION": "<Select>",
         "PCW_MIO_42_IOTYPE": "<Select>",
         "PCW_MIO_42_PULLUP": "<Select>",
         "PCW_MIO_42_SLEW": "<Select>",
         "PCW_MIO_43_DIRECTION": "<Select>",
         "PCW_MIO_43_IOTYPE": "<Select>",
         "PCW_MIO_43_PULLUP": "<Select>",
         "PCW_MIO_43_SLEW": "<Select>",
         "PCW_MIO_44_DIRECTION": "<Select>",
         "PCW_MIO_44_IOTYPE": "<Select>",
         "PCW_MIO_44_PULLUP": "<Select>",
         "PCW_MIO_44_SLEW": "<Select>",
         "PCW_MIO_45_DIRECTION": "<Select>",
         "PCW_MIO_45_IOTYPE": "<Select>",
         "PCW_MIO_45_PULLUP": "<Select>",
         "PCW_MIO_45_SLEW": "<Select>",
         "PCW_MIO_46_DIRECTION": "<Select>",
         "PCW_MIO_46_IOTYPE": "<Select>",
         "PCW_MIO_46_PULLUP": "<Select>",
         "PCW_MIO_46_SLEW": "<Select>",
         "PCW_MIO_47_DIRECTION": "<Select>",
         "PCW_MIO_47_IOTYPE": "<Select>",
         "PCW_MIO_47_PULLUP": "<Select>",
         "PCW_MIO_47_SLEW": "<Select>",
         "PCW_MIO_48_DIRECTION": "<Select>",
         "PCW_MIO_48_IOTYPE": "<Select>",
         "PCW_MIO_48_PULLUP": "<Select>",
         "PCW_MIO_48_SLEW": "<Select>",
         "PCW_MIO_49_DIRECTION": "<Select>",
         "PCW_MIO_49_IOTYPE": "<Select>",
         "PCW_MIO_49_PULLUP": "<Select>",
         "PCW_MIO_49_SLEW": "<Select>",
         "PCW_MIO_4_DIRECTION": "<Select>",
         "PCW_MIO_4_IOTYPE": "<Select>",
         "PCW_MIO_4_PULLUP": "<Select>",
         "PCW_MIO_4_SLEW": "<Select>",
         "PCW_MIO_50_DIRECTION": "<Select>",
         "PCW_MIO_50_IOTYPE": "<Select>",
         "PCW_MIO_50_PULLUP": "<Select>",
         "PCW_MIO_50_SLEW": "<Select>",
         "PCW_MIO_51_DIRECTION": "<Select>",
         "PCW_MIO_51_IOTYPE": "<Select>",
         "PCW_MIO_51_PULLUP": "<Select>",
         "PCW_MIO_51_SLEW": "<Select>",
         "PCW_MIO_52_DIRECTION": "<Select>",
         "PCW_MIO_52_IOTYPE": "<Select>",
         "PCW_MIO_52_PULLUP": "<Select>",
         "PCW_MIO_52_SLEW": "<Select>",
         "PCW_MIO_53_DIRECTION": "<Select>",
         "PCW_MIO_53_IOTYPE": "<Select>",
         "PCW_MIO_53_PULLUP": "<Select>",
         "PCW_MIO_53_SLEW": "<Select>",
         "PCW_MIO_5_DIRECTION": "<Select>",
         "PCW_MIO_5_IOTYPE": "<Select>",
         "PCW_MIO_5_PULLUP": "<Select>",
         "PCW_MIO_5_SLEW": "<Select>",
         "PCW_MIO_6_DIRECTION": "<Select>",
         "PCW_MIO_6_IOTYPE": "<Select>",
         "PCW_MIO_6_PULLUP": "<Select>",
         "PCW_MIO_6_SLEW": "<Select>",
         "PCW_MIO_7_DIRECTION": "<Select>",
         "PCW_MIO_7_IOTYPE": "<Select>",
         "PCW_MIO_7_PULLUP": "<Select>",
         "PCW_MIO_7_SLEW": "<Select>",
         "PCW_MIO_8_DIRECTION": "<Select>",
         "PCW_MIO_8_IOTYPE": "<Select>",
         "PCW_MIO_8_PULLUP": "<Select>",
         "PCW_MIO_8_SLEW": "<Select>",
         "PCW_MIO_9_DIRECTION": "<Select>",
         "PCW_MIO_9_IOTYPE": "<Select>",
         "PCW_MIO_9_PULLUP": "<Select>",
         "PCW_MIO_9_SLEW": "<Select>",
         "PCW_MIO_PRIMITIVE": "54",
         "PCW_MIO_TREE_PERIPHERALS": "unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned",
         "PCW_MIO_TREE_SIGNALS": "unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned",
         "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": "0",
         "PCW_M_AXI_GP0_FREQMHZ": "50",
         "PCW_M_AXI_GP0_ID_WIDTH": "12",
         "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": "0",
         "PCW_M_AXI_GP0_THREAD_ID_WIDTH": "12",
         "PCW_M_AXI_GP1_ENABLE_STATIC_REMAP": "0",
         "PCW_M_AXI_GP1_FREQMHZ": "10",
         "PCW_M_AXI_GP1_ID_WIDTH": "12",
         "PCW_M_AXI_GP1_SUPPORT_NARROW_BURST": "0",
         "PCW_M_AXI_GP1_THREAD_ID_WIDTH": "12",
         "PCW_NAND_CYCLES_T_AR": "1",
         "PCW_NAND_CYCLES_T_CLR": "1",
         "PCW_NAND_CYCLES_T_RC": "11",
         "PCW_NAND_CYCLES_T_REA": "1",
         "PCW_NAND_CYCLES_T_RR": "1",
         "PCW_NAND_CYCLES_T_WC": "11",
         "PCW_NAND_CYCLES_T_WP": "1",
         "PCW_NAND_GRP_D8_ENABLE": "0",
         "PCW_NAND_GRP_D8_IO": "<Select>",
         "PCW_NAND_NAND_IO": "<Select>",
         "PCW_NAND_PERIPHERAL_ENABLE": "0",
         "PCW_NOR_CS0_T_CEOE": "1",
         "PCW_NOR_CS0_T_PC": "1",
         "PCW_NOR_CS0_T_RC": "11",
         "PCW_NOR_CS0_T_TR": "1",
         "PCW_NOR_CS0_T_WC": "11",
         "PCW_NOR_CS0_T_WP": "1",
         "PCW_NOR_CS0_WE_TIME": "0",
         "PCW_NOR_CS1_T_CEOE": "1",
         "PCW_NOR_CS1_T_PC": "1",
         "PCW_NOR_CS1_T_RC": "11",
         "PCW_NOR_CS1_T_TR": "1",
         "PCW_NOR_CS1_T_WC": "11",
         "PCW_NOR_CS1_T_WP": "1",
         "PCW_NOR_CS1_WE_TIME": "0",
         "PCW_NOR_GRP_A25_ENABLE": "0",
         "PCW_NOR_GRP_A25_IO": "<Select>",
         "PCW_NOR_GRP_CS0_ENABLE": "0",
         "PCW_NOR_GRP_CS0_IO": "<Select>",
         "PCW_NOR_GRP_CS1_ENABLE": "0",
         "PCW_NOR_GRP_CS1_IO": "<Select>",
         "PCW_NOR_GRP_SRAM_CS0_ENABLE": "0",
         "PCW_NOR_GRP_SRAM_CS0_IO": "<Select>",
         "PCW_NOR_GRP_SRAM_CS1_ENABLE": "0",
         "PCW_NOR_GRP_SRAM_CS1_IO": "<Select>",
         "PCW_NOR_GRP_SRAM_INT_ENABLE": "0",
         "PCW_NOR_GRP_SRAM_INT_IO": "<Select>",
         "PCW_NOR_NOR_IO": "<Select>",
         "PCW_NOR_PERIPHERAL_ENABLE": "0",
         "PCW_NOR_SRAM_CS0_T_CEOE": "1",
         "PCW_NOR_SRAM_CS0_T_PC": "1",
         "PCW_NOR_SRAM_CS0_T_RC": "11",
         "PCW_NOR_SRAM_CS0_T_TR": "1",
         "PCW_NOR_SRAM_CS0_T_WC": "11",
         "PCW_NOR_SRAM_CS0_T_WP": "1",
         "PCW_NOR_SRAM_CS0_WE_TIME": "0",
         "PCW_NOR_SRAM_CS1_T_CEOE": "1",
         "PCW_NOR_SRAM_CS1_T_PC": "1",
         "PCW_NOR_SRAM_CS1_T_RC": "11",
         "PCW_NOR_SRAM_CS1_T_TR": "1",
         "PCW_NOR_SRAM_CS1_T_WC": "11",
         "PCW_NOR_SRAM_CS1_T_WP": "1",
         "PCW_NOR_SRAM_CS1_WE_TIME": "0",
         "PCW_NUM_F2P_INTR_INPUTS": "1",
         "PCW_OVERRIDE_BASIC_CLOCK": "0",
         "PCW_P2F_CAN0_INTR": "0",
         "PCW_P2F_CAN1_INTR": "0",
         "PCW_P2F_CTI_INTR": "0",
         "PCW_P2F_DMAC0_INTR": "0",
         "PCW_P2F_DMAC1_INTR": "0",
         "PCW_P2F_DMAC2_INTR": "0",
         "PCW_P2F_DMAC3_INTR": "0",
         "PCW_P2F_DMAC4_INTR": "0",
         "PCW_P2F_DMAC5_INTR": "0",
         "PCW_P2F_DMAC6_INTR": "0",
         "PCW_P2F_DMAC7_INTR": "0",
         "PCW_P2F_DMAC_ABORT_INTR": "0",
         "PCW_P2F_ENET0_INTR": "0",
         "PCW_P2F_ENET1_INTR": "0",
         "PCW_P2F_GPIO_INTR": "0",
         "PCW_P2F_I2C0_INTR": "0",
         "PCW_P2F_I2C1_INTR": "0",
         "PCW_P2F_QSPI_INTR": "0",
         "PCW_P2F_SDIO0_INTR": "0",
         "PCW_P2F_SDIO1_INTR": "0",
         "PCW_P2F_SMC_INTR": "0",
         "PCW_P2F_SPI0_INTR": "0",
         "PCW_P2F_SPI1_INTR": "0",
         "PCW_P2F_UART0_INTR": "0",
         "PCW_P2F_UART1_INTR": "0",
         "PCW_P2F_USB0_INTR": "0",
         "PCW_P2F_USB1_INTR": "0",
         "PCW_PACKAGE_DDR_BOARD_DELAY0": "0.089",
         "PCW_PACKAGE_DDR_BOARD_DELAY1": "0.075",
         "PCW_PACKAGE_DDR_BOARD_DELAY2": "0.085",
         "PCW_PACKAGE_DDR_BOARD_DELAY3": "0.092",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": "-0.025",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": "0.014",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": "-0.009",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": "-0.033",
         "PCW_PACKAGE_NAME": "clg400",
         "PCW_PCAP_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_PCAP_PERIPHERAL_DIVISOR0": "8",
         "PCW_PCAP_PERIPHERAL_FREQMHZ": "200",
         "PCW_PERIPHERAL_BOARD_PRESET": "None",
         "PCW_PJTAG_PERIPHERAL_ENABLE": "0",
         "PCW_PJTAG_PJTAG_IO": "<Select>",
         "PCW_PLL_BYPASSMODE_ENABLE": "0",
         "PCW_PRESET_BANK0_VOLTAGE": "LVCMOS 3.3V",
         "PCW_PRESET_BANK1_VOLTAGE": "LVCMOS 3.3V",
         "PCW_PS7_SI_REV": "PRODUCTION",
         "PCW_QSPI_GRP_FBCLK_ENABLE": "0",
         "PCW_QSPI_GRP_FBCLK_IO": "<Select>",
         "PCW_QSPI_GRP_IO1_ENABLE": "0",
         "PCW_QSPI_GRP_IO1_IO": "<Select>",
         "PCW_QSPI_GRP_SINGLE_SS_ENABLE": "0",
         "PCW_QSPI_GRP_SINGLE_SS_IO": "<Select>",
         "PCW_QSPI_GRP_SS1_ENABLE": "0",
         "PCW_QSPI_GRP_SS1_IO": "<Select>",
         "PCW_QSPI_INTERNAL_HIGHADDRESS": "0xFCFFFFFF",
         "PCW_QSPI_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_QSPI_PERIPHERAL_DIVISOR0": "1",
         "PCW_QSPI_PERIPHERAL_ENABLE": "0",
         "PCW_QSPI_PERIPHERAL_FREQMHZ": "200",
         "PCW_QSPI_QSPI_IO": "<Select>",
         "PCW_SD0_GRP_CD_ENABLE": "0",
         "PCW_SD0_GRP_CD_IO": "<Select>",
         "PCW_SD0_GRP_POW_ENABLE": "0",
         "PCW_SD0_GRP_POW_IO": "<Select>",
         "PCW_SD0_GRP_WP_ENABLE": "0",
         "PCW_SD0_GRP_WP_IO": "<Select>",
         "PCW_SD0_PERIPHERAL_ENABLE": "0",
         "PCW_SD0_SD0_IO": "<Select>",
         "PCW_SD1_GRP_CD_ENABLE": "0",
         "PCW_SD1_GRP_CD_IO": "<Select>",
         "PCW_SD1_GRP_POW_ENABLE": "0",
         "PCW_SD1_GRP_POW_IO": "<Select>",
         "PCW_SD1_GRP_WP_ENABLE": "0",
         "PCW_SD1_GRP_WP_IO": "<Select>",
         "PCW_SD1_PERIPHERAL_ENABLE": "0",
         "PCW_SD1_SD1_IO": "<Select>",
         "PCW_SDIO0_BASEADDR": "0xE0100000",
         "PCW_SDIO0_HIGHADDR": "0xE0100FFF",
         "PCW_SDIO1_BASEADDR": "0xE0101000",
         "PCW_SDIO1_HIGHADDR": "0xE0101FFF",
         "PCW_SDIO_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_SDIO_PERIPHERAL_DIVISOR0": "1",
         "PCW_SDIO_PERIPHERAL_FREQMHZ": "100",
         "PCW_SDIO_PERIPHERAL_VALID": "0",
         "PCW_SINGLE_QSPI_DATA_MODE": "<Select>",
         "PCW_SMC_CYCLE_T0": "NA",
         "PCW_SMC_CYCLE_T1": "NA",
         "PCW_SMC_CYCLE_T2": "NA",
         "PCW_SMC_CYCLE_T3": "NA",
         "PCW_SMC_CYCLE_T4": "NA",
         "PCW_SMC_CYCLE_T5": "NA",
         "PCW_SMC_CYCLE_T6": "NA",
         "PCW_SMC_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_SMC_PERIPHERAL_DIVISOR0": "1",
         "PCW_SMC_PERIPHERAL_FREQMHZ": "100",
         "PCW_SMC_PERIPHERAL_VALID": "0",
         "PCW_SPI0_BASEADDR": "0xE0006000",
         "PCW_SPI0_GRP_SS0_ENABLE": "0",
         "PCW_SPI0_GRP_SS0_IO": "<Select>",
         "PCW_SPI0_GRP_SS1_ENABLE": "0",
         "PCW_SPI0_GRP_SS1_IO": "<Select>",
         "PCW_SPI0_GRP_SS2_ENABLE": "0",
         "PCW_SPI0_GRP_SS2_IO": "<Select>",
         "PCW_SPI0_HIGHADDR": "0xE0006FFF",
         "PCW_SPI0_PERIPHERAL_ENABLE": "0",
         "PCW_SPI0_SPI0_IO": "<Select>",
         "PCW_SPI1_BASEADDR": "0xE0007000",
         "PCW_SPI1_GRP_SS0_ENABLE": "0",
         "PCW_SPI1_GRP_SS0_IO": "<Select>",
         "PCW_SPI1_GRP_SS1_ENABLE": "0",
         "PCW_SPI1_GRP_SS1_IO": "<Select>",
         "PCW_SPI1_GRP_SS2_ENABLE": "0",
         "PCW_SPI1_GRP_SS2_IO": "<Select>",
         "PCW_SPI1_HIGHADDR": "0xE0007FFF",
         "PCW_SPI1_PERIPHERAL_ENABLE": "0",
         "PCW_SPI1_SPI1_IO": "<Select>",
         "PCW_SPI_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_SPI_PERIPHERAL_DIVISOR0": "1",
         "PCW_SPI_PERIPHERAL_FREQMHZ": "166.666666",
         "PCW_SPI_PERIPHERAL_VALID": "0",
         "PCW_S_AXI_ACP_ARUSER_VAL": "31",
         "PCW_S_AXI_ACP_AWUSER_VAL": "31",
         "PCW_S_AXI_ACP_FREQMHZ": "10",
         "PCW_S_AXI_ACP_ID_WIDTH": "3",
         "PCW_S_AXI_GP0_FREQMHZ": "10",
         "PCW_S_AXI_GP0_ID_WIDTH": "6",
         "PCW_S_AXI_GP1_FREQMHZ": "10",
         "PCW_S_AXI_GP1_ID_WIDTH": "6",
         "PCW_S_AXI_HP0_DATA_WIDTH": "64",
         "PCW_S_AXI_HP0_FREQMHZ": "50",
         "PCW_S_AXI_HP0_ID_WIDTH": "6",
         "PCW_S_AXI_HP1_DATA_WIDTH": "64",
         "PCW_S_AXI_HP1_FREQMHZ": "10",
         "PCW_S_AXI_HP1_ID_WIDTH": "6",
         "PCW_S_AXI_HP2_DATA_WIDTH": "64",
         "PCW_S_AXI_HP2_FREQMHZ": "10",
         "PCW_S_AXI_HP2_ID_WIDTH": "6",
         "PCW_S_AXI_HP3_DATA_WIDTH": "64",
         "PCW_S_AXI_HP3_FREQMHZ": "10",
         "PCW_S_AXI_HP3_ID_WIDTH": "6",
         "PCW_TPIU_PERIPHERAL_CLKSRC": "External",
         "PCW_TPIU_PERIPHERAL_DIVISOR0": "1",
         "PCW_TPIU_PERIPHERAL_FREQMHZ": "200",
         "PCW_TRACE_BUFFER_CLOCK_DELAY": "12",
         "PCW_TRACE_BUFFER_FIFO_SIZE": "128",
         "PCW_TRACE_GRP_16BIT_ENABLE": "0",
         "PCW_TRACE_GRP_16BIT_IO": "<Select>",
         "PCW_TRACE_GRP_2BIT_ENABLE": "0",
         "PCW_TRACE_GRP_2BIT_IO": "<Select>",
         "PCW_TRACE_GRP_32BIT_ENABLE": "0",
         "PCW_TRACE_GRP_32BIT_IO": "<Select>",
         "PCW_TRACE_GRP_4BIT_ENABLE": "0",
         "PCW_TRACE_GRP_4BIT_IO": "<Select>",
         "PCW_TRACE_GRP_8BIT_ENABLE": "0",
         "PCW_TRACE_GRP_8BIT_IO": "<Select>",
         "PCW_TRACE_INTERNAL_WIDTH": "2",
         "PCW_TRACE_PERIPHERAL_ENABLE": "0",
         "PCW_TRACE_PIPELINE_WIDTH": "8",
         "PCW_TRACE_TRACE_IO": "<Select>",
         "PCW_TTC0_BASEADDR": "0xE0104000",
         "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC0_HIGHADDR": "0xE0104fff",
         "PCW_TTC0_PERIPHERAL_ENABLE": "0",
         "PCW_TTC0_TTC0_IO": "<Select>",
         "PCW_TTC1_BASEADDR": "0xE0105000",
         "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC1_HIGHADDR": "0xE0105fff",
         "PCW_TTC1_PERIPHERAL_ENABLE": "0",
         "PCW_TTC1_TTC1_IO": "<Select>",
         "PCW_TTC_PERIPHERAL_FREQMHZ": "50",
         "PCW_UART0_BASEADDR": "0xE0000000",
         "PCW_UART0_BAUD_RATE": "115200",
         "PCW_UART0_GRP_FULL_ENABLE": "0",
         "PCW_UART0_GRP_FULL_IO": "<Select>",
         "PCW_UART0_HIGHADDR": "0xE0000FFF",
         "PCW_UART0_PERIPHERAL_ENABLE": "0",
         "PCW_UART0_UART0_IO": "<Select>",
         "PCW_UART1_BASEADDR": "0xE0001000",
         "PCW_UART1_BAUD_RATE": "115200",
         "PCW_UART1_GRP_FULL_ENABLE": "0",
         "PCW_UART1_GRP_FULL_IO": "<Select>",
         "PCW_UART1_HIGHADDR": "0xE0001FFF",
         "PCW_UART1_PERIPHERAL_ENABLE": "0",
         "PCW_UART1_UART1_IO": "<Select>",
         "PCW_UART_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_UART_PERIPHERAL_DIVISOR0": "1",
         "PCW_UART_PERIPHERAL_FREQMHZ": "100",
         "PCW_UART_PERIPHERAL_VALID": "0",
         "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": "533.333374",
         "PCW_UIPARAM_DDR_ADV_ENABLE": "0",
         "PCW_UIPARAM_DDR_AL": "0",
         "PCW_UIPARAM_DDR_BANK_ADDR_COUNT": "3",
         "PCW_UIPARAM_DDR_BL": "8",
         "PCW_UIPARAM_DDR_BOARD_DELAY0": "0.25",
         "PCW_UIPARAM_DDR_BOARD_DELAY1": "0.25",
         "PCW_UIPARAM_DDR_BOARD_DELAY2": "0.25",
         "PCW_UIPARAM_DDR_BOARD_DELAY3": "0.25",
         "PCW_UIPARAM_DDR_BUS_WIDTH": "32 Bit",
         "PCW_UIPARAM_DDR_CL": "7",
         "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_STOP_EN": "0",
         "PCW_UIPARAM_DDR_COL_ADDR_COUNT": "10",
         "PCW_UIPARAM_DDR_CWL": "6",
         "PCW_UIPARAM_DDR_DEVICE_CAPACITY": "1024 MBits",
         "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": "105.056",
         "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": "66.904",
         "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": "89.1715",
         "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": "113.63",
         "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": "0.0",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": "0.0",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": "0.0",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": "0.0",
         "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": "98.503",
         "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": "68.5855",
         "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": "90.295",
         "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": "103.977",
         "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DRAM_WIDTH": "8 Bits",
         "PCW_UIPARAM_DDR_ECC": "Disabled",
         "PCW_UIPARAM_DDR_ENABLE": "1",
         "PCW_UIPARAM_DDR_FREQ_MHZ": "533.333333",
         "PCW_UIPARAM_DDR_HIGH_TEMP": "Normal (0-85)",
         "PCW_UIPARAM_DDR_MEMORY_TYPE": "DDR 3",
         "PCW_UIPARAM_DDR_PARTNO": "MT41J128M8 JP-125",
         "PCW_UIPARAM_DDR_ROW_ADDR_COUNT": "14",
         "PCW_UIPARAM_DDR_SPEED_BIN": "DDR3_1066F",
         "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": "1",
         "PCW_UIPARAM_DDR_TRAIN_READ_GATE": "1",
         "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": "1",
         "PCW_UIPARAM_DDR_T_FAW": "30.0",
         "PCW_UIPARAM_DDR_T_RAS_MIN": "35.0",
         "PCW_UIPARAM_DDR_T_RC": "48.75",
         "PCW_UIPARAM_DDR_T_RCD": "7",
         "PCW_UIPARAM_DDR_T_RP": "7",
         "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": "0",
         "PCW_UIPARAM_GENERATE_SUMMARY": "NA",
         "PCW_USB0_BASEADDR": "0xE0102000",
         "PCW_USB0_HIGHADDR": "0xE0102fff",
         "PCW_USB0_PERIPHERAL_ENABLE": "0",
         "PCW_USB0_PERIPHERAL_FREQMHZ": "60",
         "PCW_USB0_RESET_ENABLE": "0",
         "PCW_USB0_RESET_IO": "<Select>",
         "PCW_USB0_USB0_IO": "<Select>",
         "PCW_USB1_BASEADDR": "0xE0103000",
         "PCW_USB1_HIGHADDR": "0xE0103fff",
         "PCW_USB1_PERIPHERAL_ENABLE": "0",
         "PCW_USB1_PERIPHERAL_FREQMHZ": "60",
         "PCW_USB1_RESET_ENABLE": "0",
         "PCW_USB1_RESET_IO": "<Select>",
         "PCW_USB1_USB1_IO": "<Select>",
         "PCW_USB_RESET_ENABLE": "0",
         "PCW_USB_RESET_POLARITY": "Active Low",
         "PCW_USB_RESET_SELECT": "<Select>",
         "PCW_USE_AXI_FABRIC_IDLE": "0",
         "PCW_USE_AXI_NONSECURE": "0",
         "PCW_USE_CORESIGHT": "0",
         "PCW_USE_CROSS_TRIGGER": "0",
         "PCW_USE_CR_FABRIC": "1",
         "PCW_USE_DDR_BYPASS": "0",
         "PCW_USE_DEBUG": "0",
         "PCW_USE_DEFAULT_ACP_USER_VAL": "0",
         "PCW_USE_DMA0": "0",
         "PCW_USE_DMA1": "0",
         "PCW_USE_DMA2": "0",
         "PCW_USE_DMA3": "0",
         "PCW_USE_EXPANDED_IOP": "0",
         "PCW_USE_EXPANDED_PS_SLCR_REGISTERS": "0",
         "PCW_USE_FABRIC_INTERRUPT": "0",
         "PCW_USE_HIGH_OCM": "0",
         "PCW_USE_M_AXI_GP0": "1",
         "PCW_USE_M_AXI_GP1": "0",
         "PCW_USE_PROC_EVENT_BUS": "0",
         "PCW_USE_PS_SLCR_REGISTERS": "0",
         "PCW_USE_S_AXI_ACP": "0",
         "PCW_USE_S_AXI_GP0": "0",
         "PCW_USE_S_AXI_GP1": "0",
         "PCW_USE_S_AXI_HP0": "1",
         "PCW_USE_S_AXI_HP1": "0",
         "PCW_USE_S_AXI_HP2": "0",
         "PCW_USE_S_AXI_HP3": "0",
         "PCW_USE_TRACE": "0",
         "PCW_USE_TRACE_DATA_EDGE_DETECTOR": "0",
         "PCW_VALUE_SILVERSION": "3",
         "PCW_WDT_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_WDT_PERIPHERAL_DIVISOR0": "1",
         "PCW_WDT_PERIPHERAL_ENABLE": "0",
         "PCW_WDT_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_WDT_WDT_IO": "<Select>",
         "PHASE": "0.0",
         "PROTOCOL": "AXI3",
         "READ_WRITE_MODE": "READ_WRITE",
         "RUSER_BITS_PER_BYTE": "0",
         "RUSER_WIDTH": "0",
         "SLOT": "Single",
         "SUPPORTS_NARROW_BURST": "0",
         "TIMEPERIOD_PS": "1250",
         "USE_TRACE_DATA_EDGE_DETECTOR": "0",
         "WUSER_BITS_PER_BYTE": "0",
         "WUSER_WIDTH": "0",
         "preset": "None"
        },
        "type": "xilinx.com:ip:processing_system7:5.5"
       }
      },
      "text/plain": [
       "{'mulb_0': {'type': 'ayush:hls:mulb:1.0',\n",
       "  'mem_id': 's_axi_control',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_S_AXI_CONTROL_ADDR_WIDTH': '6',\n",
       "   'C_S_AXI_CONTROL_DATA_WIDTH': '32',\n",
       "   'C_M_AXI_GMEM_ID_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_ADDR_WIDTH': '64',\n",
       "   'C_M_AXI_GMEM_DATA_WIDTH': '32',\n",
       "   'C_M_AXI_GMEM_AWUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_ARUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_WUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_RUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_BUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_USER_VALUE': '0x00000000',\n",
       "   'C_M_AXI_GMEM_PROT_VALUE': '\"000\"',\n",
       "   'C_M_AXI_GMEM_CACHE_VALUE': '\"0011\"',\n",
       "   'C_M_AXI_GMEM_ENABLE_ID_PORTS': 'true',\n",
       "   'C_M_AXI_GMEM_ENABLE_USER_PORTS': 'false',\n",
       "   'Component_Name': 'design_1_mulb_0_0',\n",
       "   'clk_period': '10',\n",
       "   'machine': '64',\n",
       "   'combinational': '0',\n",
       "   'latency': '502',\n",
       "   'II': 'x',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_S_AXI_CONTROL_BASEADDR': '0x40000000',\n",
       "   'C_S_AXI_CONTROL_HIGHADDR': '0x4000FFFF',\n",
       "   'ADDR_WIDTH': '6',\n",
       "   'DATA_WIDTH': '32',\n",
       "   'PROTOCOL': 'AXI4LITE',\n",
       "   'READ_WRITE_MODE': 'READ_WRITE',\n",
       "   'FREQ_HZ': '50000000',\n",
       "   'ID_WIDTH': '0',\n",
       "   'AWUSER_WIDTH': '0',\n",
       "   'ARUSER_WIDTH': '0',\n",
       "   'WUSER_WIDTH': '0',\n",
       "   'RUSER_WIDTH': '0',\n",
       "   'BUSER_WIDTH': '0',\n",
       "   'HAS_BURST': '0',\n",
       "   'HAS_LOCK': '0',\n",
       "   'HAS_PROT': '0',\n",
       "   'HAS_CACHE': '0',\n",
       "   'HAS_QOS': '0',\n",
       "   'HAS_REGION': '0',\n",
       "   'HAS_WSTRB': '1',\n",
       "   'HAS_BRESP': '1',\n",
       "   'HAS_RRESP': '1',\n",
       "   'SUPPORTS_NARROW_BURST': '0',\n",
       "   'NUM_READ_OUTSTANDING': '1',\n",
       "   'NUM_WRITE_OUTSTANDING': '1',\n",
       "   'MAX_BURST_LENGTH': '1',\n",
       "   'PHASE': '0.0',\n",
       "   'CLK_DOMAIN': 'design_1_processing_system7_0_0_FCLK_CLK0',\n",
       "   'NUM_READ_THREADS': '4',\n",
       "   'NUM_WRITE_THREADS': '4',\n",
       "   'RUSER_BITS_PER_BYTE': '0',\n",
       "   'WUSER_BITS_PER_BYTE': '0',\n",
       "   'INSERT_VIP': '0',\n",
       "   'MAX_READ_BURST_LENGTH': '16',\n",
       "   'MAX_WRITE_BURST_LENGTH': '16'},\n",
       "  'registers': {'CTRL': {'address_offset': 0,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Control signals',\n",
       "    'fields': {'AP_START': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': \"Control signal Register for 'ap_start'.\"},\n",
       "     'AP_DONE': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': \"Control signal Register for 'ap_done'.\"},\n",
       "     'AP_IDLE': {'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': \"Control signal Register for 'ap_idle'.\"},\n",
       "     'AP_READY': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': \"Control signal Register for 'ap_ready'.\"},\n",
       "     'RESERVED_1': {'bit_offset': 4,\n",
       "      'bit_width': 3,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Reserved.  0s on read.'},\n",
       "     'AUTO_RESTART': {'bit_offset': 7,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': \"Control signal Register for 'auto_restart'.\"},\n",
       "     'RESERVED_2': {'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Reserved.  0s on read.'},\n",
       "     'INTERRUPT': {'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': \"Control signal Register for 'interrupt'.\"},\n",
       "     'RESERVED_3': {'bit_offset': 10,\n",
       "      'bit_width': 22,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Reserved.  0s on read.'}}},\n",
       "   'GIER': {'address_offset': 4,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Global Interrupt Enable Register',\n",
       "    'fields': {'Enable': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled'},\n",
       "     'RESERVED': {'bit_offset': 1,\n",
       "      'bit_width': 31,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Reserved.  0s on read.'}}},\n",
       "   'IP_IER': {'address_offset': 8,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Enable Register',\n",
       "    'fields': {'CHAN0_INT_EN': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.'},\n",
       "     'CHAN1_INT_EN': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.'},\n",
       "     'RESERVED_0': {'bit_offset': 2,\n",
       "      'bit_width': 30,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Reserved.  0s on read.'}}},\n",
       "   'IP_ISR': {'address_offset': 12,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Status Register',\n",
       "    'fields': {'CHAN0_INT_ST': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt.'},\n",
       "     'CHAN1_INT_ST': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt.'},\n",
       "     'RESERVED_0': {'bit_offset': 2,\n",
       "      'bit_width': 30,\n",
       "      'access': 'read-only',\n",
       "      'description': 'Reserved.  0s on read.'}}},\n",
       "   'inputs_1': {'address_offset': 16,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of inputs',\n",
       "    'fields': {'inputs': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'write-only',\n",
       "      'description': 'Bit 31 to 0 of inputs'}}},\n",
       "   'inputs_2': {'address_offset': 20,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of inputs',\n",
       "    'fields': {'inputs': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'write-only',\n",
       "      'description': 'Bit 63 to 32 of inputs'}}},\n",
       "   'final_1': {'address_offset': 28,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of final',\n",
       "    'fields': {'final': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'write-only',\n",
       "      'description': 'Bit 31 to 0 of final'}}},\n",
       "   'final_2': {'address_offset': 32,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of final',\n",
       "    'fields': {'final': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'write-only',\n",
       "      'description': 'Bit 63 to 32 of final'}}}},\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xad2dc9a0>,\n",
       "  'state': None,\n",
       "  'bdtype': None,\n",
       "  'phys_addr': 1073741824,\n",
       "  'addr_range': 65536,\n",
       "  'fullpath': 'mulb_0'},\n",
       " 'processing_system7_0': {'type': 'xilinx.com:ip:processing_system7:5.5',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_EN_EMIO_PJTAG': '0',\n",
       "   'C_EN_EMIO_ENET0': '0',\n",
       "   'C_EN_EMIO_ENET1': '0',\n",
       "   'C_EN_EMIO_TRACE': '0',\n",
       "   'C_INCLUDE_TRACE_BUFFER': '0',\n",
       "   'C_TRACE_BUFFER_FIFO_SIZE': '128',\n",
       "   'USE_TRACE_DATA_EDGE_DETECTOR': '0',\n",
       "   'C_TRACE_PIPELINE_WIDTH': '8',\n",
       "   'C_TRACE_BUFFER_CLOCK_DELAY': '12',\n",
       "   'C_EMIO_GPIO_WIDTH': '64',\n",
       "   'C_INCLUDE_ACP_TRANS_CHECK': '0',\n",
       "   'C_USE_DEFAULT_ACP_USER_VAL': '0',\n",
       "   'C_S_AXI_ACP_ARUSER_VAL': '31',\n",
       "   'C_S_AXI_ACP_AWUSER_VAL': '31',\n",
       "   'C_M_AXI_GP0_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP0_ENABLE_STATIC_REMAP': '0',\n",
       "   'C_M_AXI_GP1_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP1_ENABLE_STATIC_REMAP': '0',\n",
       "   'C_S_AXI_GP0_ID_WIDTH': '6',\n",
       "   'C_S_AXI_GP1_ID_WIDTH': '6',\n",
       "   'C_S_AXI_ACP_ID_WIDTH': '3',\n",
       "   'C_S_AXI_HP0_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP0_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP1_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP1_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP2_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP2_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP3_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP3_DATA_WIDTH': '64',\n",
       "   'C_M_AXI_GP0_THREAD_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP1_THREAD_ID_WIDTH': '12',\n",
       "   'C_NUM_F2P_INTR_INPUTS': '1',\n",
       "   'C_IRQ_F2P_MODE': 'DIRECT',\n",
       "   'C_DQ_WIDTH': '32',\n",
       "   'C_DQS_WIDTH': '4',\n",
       "   'C_DM_WIDTH': '4',\n",
       "   'C_MIO_PRIMITIVE': '54',\n",
       "   'C_TRACE_INTERNAL_WIDTH': '2',\n",
       "   'C_USE_AXI_NONSECURE': '0',\n",
       "   'C_USE_M_AXI_GP0': '1',\n",
       "   'C_USE_M_AXI_GP1': '0',\n",
       "   'C_USE_S_AXI_GP0': '0',\n",
       "   'C_USE_S_AXI_GP1': '0',\n",
       "   'C_USE_S_AXI_HP0': '1',\n",
       "   'C_USE_S_AXI_HP1': '0',\n",
       "   'C_USE_S_AXI_HP2': '0',\n",
       "   'C_USE_S_AXI_HP3': '0',\n",
       "   'C_USE_S_AXI_ACP': '0',\n",
       "   'C_PS7_SI_REV': 'PRODUCTION',\n",
       "   'C_FCLK_CLK0_BUF': 'TRUE',\n",
       "   'C_FCLK_CLK1_BUF': 'FALSE',\n",
       "   'C_FCLK_CLK2_BUF': 'FALSE',\n",
       "   'C_FCLK_CLK3_BUF': 'FALSE',\n",
       "   'C_PACKAGE_NAME': 'clg400',\n",
       "   'C_GP0_EN_MODIFIABLE_TXN': '1',\n",
       "   'C_GP1_EN_MODIFIABLE_TXN': '1',\n",
       "   'PCW_DDR_RAM_BASEADDR': '0x00100000',\n",
       "   'PCW_DDR_RAM_HIGHADDR': '0x1FFFFFFF',\n",
       "   'PCW_UART0_BASEADDR': '0xE0000000',\n",
       "   'PCW_UART0_HIGHADDR': '0xE0000FFF',\n",
       "   'PCW_UART1_BASEADDR': '0xE0001000',\n",
       "   'PCW_UART1_HIGHADDR': '0xE0001FFF',\n",
       "   'PCW_I2C0_BASEADDR': '0xE0004000',\n",
       "   'PCW_I2C0_HIGHADDR': '0xE0004FFF',\n",
       "   'PCW_I2C1_BASEADDR': '0xE0005000',\n",
       "   'PCW_I2C1_HIGHADDR': '0xE0005FFF',\n",
       "   'PCW_SPI0_BASEADDR': '0xE0006000',\n",
       "   'PCW_SPI0_HIGHADDR': '0xE0006FFF',\n",
       "   'PCW_SPI1_BASEADDR': '0xE0007000',\n",
       "   'PCW_SPI1_HIGHADDR': '0xE0007FFF',\n",
       "   'PCW_CAN0_BASEADDR': '0xE0008000',\n",
       "   'PCW_CAN0_HIGHADDR': '0xE0008FFF',\n",
       "   'PCW_CAN1_BASEADDR': '0xE0009000',\n",
       "   'PCW_CAN1_HIGHADDR': '0xE0009FFF',\n",
       "   'PCW_GPIO_BASEADDR': '0xE000A000',\n",
       "   'PCW_GPIO_HIGHADDR': '0xE000AFFF',\n",
       "   'PCW_ENET0_BASEADDR': '0xE000B000',\n",
       "   'PCW_ENET0_HIGHADDR': '0xE000BFFF',\n",
       "   'PCW_ENET1_BASEADDR': '0xE000C000',\n",
       "   'PCW_ENET1_HIGHADDR': '0xE000CFFF',\n",
       "   'PCW_SDIO0_BASEADDR': '0xE0100000',\n",
       "   'PCW_SDIO0_HIGHADDR': '0xE0100FFF',\n",
       "   'PCW_SDIO1_BASEADDR': '0xE0101000',\n",
       "   'PCW_SDIO1_HIGHADDR': '0xE0101FFF',\n",
       "   'PCW_USB0_BASEADDR': '0xE0102000',\n",
       "   'PCW_USB0_HIGHADDR': '0xE0102fff',\n",
       "   'PCW_USB1_BASEADDR': '0xE0103000',\n",
       "   'PCW_USB1_HIGHADDR': '0xE0103fff',\n",
       "   'PCW_TTC0_BASEADDR': '0xE0104000',\n",
       "   'PCW_TTC0_HIGHADDR': '0xE0104fff',\n",
       "   'PCW_TTC1_BASEADDR': '0xE0105000',\n",
       "   'PCW_TTC1_HIGHADDR': '0xE0105fff',\n",
       "   'PCW_FCLK_CLK0_BUF': 'TRUE',\n",
       "   'PCW_FCLK_CLK1_BUF': 'FALSE',\n",
       "   'PCW_FCLK_CLK2_BUF': 'FALSE',\n",
       "   'PCW_FCLK_CLK3_BUF': 'FALSE',\n",
       "   'PCW_UIPARAM_DDR_FREQ_MHZ': '533.333333',\n",
       "   'PCW_UIPARAM_DDR_BANK_ADDR_COUNT': '3',\n",
       "   'PCW_UIPARAM_DDR_ROW_ADDR_COUNT': '14',\n",
       "   'PCW_UIPARAM_DDR_COL_ADDR_COUNT': '10',\n",
       "   'PCW_UIPARAM_DDR_CL': '7',\n",
       "   'PCW_UIPARAM_DDR_CWL': '6',\n",
       "   'PCW_UIPARAM_DDR_T_RCD': '7',\n",
       "   'PCW_UIPARAM_DDR_T_RP': '7',\n",
       "   'PCW_UIPARAM_DDR_T_RC': '48.75',\n",
       "   'PCW_UIPARAM_DDR_T_RAS_MIN': '35.0',\n",
       "   'PCW_UIPARAM_DDR_T_FAW': '30.0',\n",
       "   'PCW_UIPARAM_DDR_AL': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0': '0.0',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1': '0.0',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2': '0.0',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3': '0.0',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY0': '0.25',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY1': '0.25',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY2': '0.25',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY3': '0.25',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH': '105.056',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH': '66.904',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH': '89.1715',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH': '113.63',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH': '98.503',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH': '68.5855',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH': '90.295',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH': '103.977',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0': '-0.025',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1': '0.014',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2': '-0.009',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3': '-0.033',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY0': '0.089',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY1': '0.075',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY2': '0.085',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY3': '0.092',\n",
       "   'PCW_CPU_CPU_6X4X_MAX_RANGE': '667',\n",
       "   'PCW_CRYSTAL_PERIPHERAL_FREQMHZ': '33.333333',\n",
       "   'PCW_APU_PERIPHERAL_FREQMHZ': '666.666666',\n",
       "   'PCW_DCI_PERIPHERAL_FREQMHZ': '10.159',\n",
       "   'PCW_QSPI_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_SMC_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_USB0_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_USB1_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_SDIO_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_UART_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_SPI_PERIPHERAL_FREQMHZ': '166.666666',\n",
       "   'PCW_CAN_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_CAN0_PERIPHERAL_FREQMHZ': '-1',\n",
       "   'PCW_CAN1_PERIPHERAL_FREQMHZ': '-1',\n",
       "   'PCW_I2C_PERIPHERAL_FREQMHZ': '25',\n",
       "   'PCW_WDT_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_PCAP_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_TPIU_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_FPGA0_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_FPGA1_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_FPGA2_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_FPGA3_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_ACT_APU_PERIPHERAL_FREQMHZ': '666.666687',\n",
       "   'PCW_UIPARAM_ACT_DDR_FREQ_MHZ': '533.333374',\n",
       "   'PCW_ACT_DCI_PERIPHERAL_FREQMHZ': '10.158730',\n",
       "   'PCW_ACT_QSPI_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_SMC_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_ENET0_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_ENET1_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_USB0_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_ACT_USB1_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_ACT_SDIO_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_UART_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_SPI_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_CAN_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_CAN0_PERIPHERAL_FREQMHZ': '23.8095',\n",
       "   'PCW_ACT_CAN1_PERIPHERAL_FREQMHZ': '23.8095',\n",
       "   'PCW_ACT_I2C_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_ACT_WDT_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_ACT_TTC_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_ACT_PCAP_PERIPHERAL_FREQMHZ': '200.000000',\n",
       "   'PCW_ACT_TPIU_PERIPHERAL_FREQMHZ': '200.000000',\n",
       "   'PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ': '50.000000',\n",
       "   'PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_CLK0_FREQ': '50000000',\n",
       "   'PCW_CLK1_FREQ': '10000000',\n",
       "   'PCW_CLK2_FREQ': '10000000',\n",
       "   'PCW_CLK3_FREQ': '10000000',\n",
       "   'PCW_OVERRIDE_BASIC_CLOCK': '0',\n",
       "   'PCW_CPU_PERIPHERAL_DIVISOR0': '2',\n",
       "   'PCW_DDR_PERIPHERAL_DIVISOR0': '2',\n",
       "   'PCW_SMC_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_QSPI_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_SDIO_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_UART_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_SPI_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_CAN_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_CAN_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK0_PERIPHERAL_DIVISOR0': '8',\n",
       "   'PCW_FCLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_FCLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_FCLK3_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_FCLK0_PERIPHERAL_DIVISOR1': '4',\n",
       "   'PCW_FCLK1_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK2_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK3_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_ENET0_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_ENET1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_ENET0_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_ENET1_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_TPIU_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_DCI_PERIPHERAL_DIVISOR0': '15',\n",
       "   'PCW_DCI_PERIPHERAL_DIVISOR1': '7',\n",
       "   'PCW_PCAP_PERIPHERAL_DIVISOR0': '8',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_WDT_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_ARMPLL_CTRL_FBDIV': '40',\n",
       "   'PCW_IOPLL_CTRL_FBDIV': '48',\n",
       "   'PCW_DDRPLL_CTRL_FBDIV': '32',\n",
       "   'PCW_CPU_CPU_PLL_FREQMHZ': '1333.333',\n",
       "   'PCW_IO_IO_PLL_FREQMHZ': '1600.000',\n",
       "   'PCW_DDR_DDR_PLL_FREQMHZ': '1066.667',\n",
       "   'PCW_SMC_PERIPHERAL_VALID': '0',\n",
       "   'PCW_SDIO_PERIPHERAL_VALID': '0',\n",
       "   'PCW_SPI_PERIPHERAL_VALID': '0',\n",
       "   'PCW_CAN_PERIPHERAL_VALID': '0',\n",
       "   'PCW_UART_PERIPHERAL_VALID': '0',\n",
       "   'PCW_EN_EMIO_CAN0': '0',\n",
       "   'PCW_EN_EMIO_CAN1': '0',\n",
       "   'PCW_EN_EMIO_ENET0': '0',\n",
       "   'PCW_EN_EMIO_ENET1': '0',\n",
       "   'PCW_EN_PTP_ENET0': '0',\n",
       "   'PCW_EN_PTP_ENET1': '0',\n",
       "   'PCW_EN_EMIO_GPIO': '0',\n",
       "   'PCW_EN_EMIO_I2C0': '0',\n",
       "   'PCW_EN_EMIO_I2C1': '0',\n",
       "   'PCW_EN_EMIO_PJTAG': '0',\n",
       "   'PCW_EN_EMIO_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_CD_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_WP_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_SDIO1': '0',\n",
       "   'PCW_EN_EMIO_CD_SDIO1': '0',\n",
       "   'PCW_EN_EMIO_WP_SDIO1': '0',\n",
       "   'PCW_EN_EMIO_SPI0': '0',\n",
       "   'PCW_EN_EMIO_SPI1': '0',\n",
       "   'PCW_EN_EMIO_UART0': '0',\n",
       "   'PCW_EN_EMIO_UART1': '0',\n",
       "   'PCW_EN_EMIO_MODEM_UART0': '0',\n",
       "   'PCW_EN_EMIO_MODEM_UART1': '0',\n",
       "   'PCW_EN_EMIO_TTC0': '0',\n",
       "   'PCW_EN_EMIO_TTC1': '0',\n",
       "   'PCW_EN_EMIO_WDT': '0',\n",
       "   'PCW_EN_EMIO_TRACE': '0',\n",
       "   'PCW_USE_AXI_NONSECURE': '0',\n",
       "   'PCW_USE_M_AXI_GP0': '1',\n",
       "   'PCW_USE_M_AXI_GP1': '0',\n",
       "   'PCW_USE_S_AXI_GP0': '0',\n",
       "   'PCW_USE_S_AXI_GP1': '0',\n",
       "   'PCW_USE_S_AXI_ACP': '0',\n",
       "   'PCW_USE_S_AXI_HP0': '1',\n",
       "   'PCW_USE_S_AXI_HP1': '0',\n",
       "   'PCW_USE_S_AXI_HP2': '0',\n",
       "   'PCW_USE_S_AXI_HP3': '0',\n",
       "   'PCW_M_AXI_GP0_FREQMHZ': '50',\n",
       "   'PCW_M_AXI_GP1_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_GP0_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_GP1_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_ACP_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP0_FREQMHZ': '50',\n",
       "   'PCW_S_AXI_HP1_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP2_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP3_FREQMHZ': '10',\n",
       "   'PCW_USE_DMA0': '0',\n",
       "   'PCW_USE_DMA1': '0',\n",
       "   'PCW_USE_DMA2': '0',\n",
       "   'PCW_USE_DMA3': '0',\n",
       "   'PCW_USE_TRACE': '0',\n",
       "   'PCW_TRACE_PIPELINE_WIDTH': '8',\n",
       "   'PCW_INCLUDE_TRACE_BUFFER': '0',\n",
       "   'PCW_TRACE_BUFFER_FIFO_SIZE': '128',\n",
       "   'PCW_USE_TRACE_DATA_EDGE_DETECTOR': '0',\n",
       "   'PCW_TRACE_BUFFER_CLOCK_DELAY': '12',\n",
       "   'PCW_USE_CROSS_TRIGGER': '0',\n",
       "   'PCW_FTM_CTI_IN0': 'DISABLED',\n",
       "   'PCW_FTM_CTI_IN1': 'DISABLED',\n",
       "   'PCW_FTM_CTI_IN2': 'DISABLED',\n",
       "   'PCW_FTM_CTI_IN3': 'DISABLED',\n",
       "   'PCW_FTM_CTI_OUT0': 'DISABLED',\n",
       "   'PCW_FTM_CTI_OUT1': 'DISABLED',\n",
       "   'PCW_FTM_CTI_OUT2': 'DISABLED',\n",
       "   'PCW_FTM_CTI_OUT3': 'DISABLED',\n",
       "   'PCW_USE_DEBUG': '0',\n",
       "   'PCW_USE_CR_FABRIC': '1',\n",
       "   'PCW_USE_AXI_FABRIC_IDLE': '0',\n",
       "   'PCW_USE_DDR_BYPASS': '0',\n",
       "   'PCW_USE_FABRIC_INTERRUPT': '0',\n",
       "   'PCW_USE_PROC_EVENT_BUS': '0',\n",
       "   'PCW_USE_EXPANDED_IOP': '0',\n",
       "   'PCW_USE_HIGH_OCM': '0',\n",
       "   'PCW_USE_PS_SLCR_REGISTERS': '0',\n",
       "   'PCW_USE_EXPANDED_PS_SLCR_REGISTERS': '0',\n",
       "   'PCW_USE_CORESIGHT': '0',\n",
       "   'PCW_EN_EMIO_SRAM_INT': '0',\n",
       "   'PCW_GPIO_EMIO_GPIO_WIDTH': '64',\n",
       "   'PCW_GP0_NUM_WRITE_THREADS': '4',\n",
       "   'PCW_GP0_NUM_READ_THREADS': '4',\n",
       "   'PCW_GP1_NUM_WRITE_THREADS': '4',\n",
       "   'PCW_GP1_NUM_READ_THREADS': '4',\n",
       "   'PCW_UART0_BAUD_RATE': '115200',\n",
       "   'PCW_UART1_BAUD_RATE': '115200',\n",
       "   'PCW_EN_4K_TIMER': '0',\n",
       "   'PCW_M_AXI_GP0_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP0_ENABLE_STATIC_REMAP': '0',\n",
       "   'PCW_M_AXI_GP0_SUPPORT_NARROW_BURST': '0',\n",
       "   'PCW_M_AXI_GP0_THREAD_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP1_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP1_ENABLE_STATIC_REMAP': '0',\n",
       "   'PCW_M_AXI_GP1_SUPPORT_NARROW_BURST': '0',\n",
       "   'PCW_M_AXI_GP1_THREAD_ID_WIDTH': '12',\n",
       "   'PCW_S_AXI_GP0_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_GP1_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_ACP_ID_WIDTH': '3',\n",
       "   'PCW_INCLUDE_ACP_TRANS_CHECK': '0',\n",
       "   'PCW_USE_DEFAULT_ACP_USER_VAL': '0',\n",
       "   'PCW_S_AXI_ACP_ARUSER_VAL': '31',\n",
       "   'PCW_S_AXI_ACP_AWUSER_VAL': '31',\n",
       "   'PCW_S_AXI_HP0_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP0_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP1_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP1_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP2_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP2_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP3_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP3_DATA_WIDTH': '64',\n",
       "   'PCW_NUM_F2P_INTR_INPUTS': '1',\n",
       "   'PCW_EN_DDR': '1',\n",
       "   'PCW_EN_SMC': '0',\n",
       "   'PCW_EN_QSPI': '0',\n",
       "   'PCW_EN_CAN0': '0',\n",
       "   'PCW_EN_CAN1': '0',\n",
       "   'PCW_EN_ENET0': '0',\n",
       "   'PCW_EN_ENET1': '0',\n",
       "   'PCW_EN_GPIO': '0',\n",
       "   'PCW_EN_I2C0': '0',\n",
       "   'PCW_EN_I2C1': '0',\n",
       "   'PCW_EN_PJTAG': '0',\n",
       "   'PCW_EN_SDIO0': '0',\n",
       "   'PCW_EN_SDIO1': '0',\n",
       "   'PCW_EN_SPI0': '0',\n",
       "   'PCW_EN_SPI1': '0',\n",
       "   'PCW_EN_UART0': '0',\n",
       "   'PCW_EN_UART1': '0',\n",
       "   'PCW_EN_MODEM_UART0': '0',\n",
       "   'PCW_EN_MODEM_UART1': '0',\n",
       "   'PCW_EN_TTC0': '0',\n",
       "   'PCW_EN_TTC1': '0',\n",
       "   'PCW_EN_WDT': '0',\n",
       "   'PCW_EN_TRACE': '0',\n",
       "   'PCW_EN_USB0': '0',\n",
       "   'PCW_EN_USB1': '0',\n",
       "   'PCW_DQ_WIDTH': '32',\n",
       "   'PCW_DQS_WIDTH': '4',\n",
       "   'PCW_DM_WIDTH': '4',\n",
       "   'PCW_MIO_PRIMITIVE': '54',\n",
       "   'PCW_EN_CLK0_PORT': '1',\n",
       "   'PCW_EN_CLK1_PORT': '0',\n",
       "   'PCW_EN_CLK2_PORT': '0',\n",
       "   'PCW_EN_CLK3_PORT': '0',\n",
       "   'PCW_EN_RST0_PORT': '1',\n",
       "   'PCW_EN_RST1_PORT': '0',\n",
       "   'PCW_EN_RST2_PORT': '0',\n",
       "   'PCW_EN_RST3_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG0_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG1_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG2_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG3_PORT': '0',\n",
       "   'PCW_P2F_DMAC_ABORT_INTR': '0',\n",
       "   'PCW_P2F_DMAC0_INTR': '0',\n",
       "   'PCW_P2F_DMAC1_INTR': '0',\n",
       "   'PCW_P2F_DMAC2_INTR': '0',\n",
       "   'PCW_P2F_DMAC3_INTR': '0',\n",
       "   'PCW_P2F_DMAC4_INTR': '0',\n",
       "   'PCW_P2F_DMAC5_INTR': '0',\n",
       "   'PCW_P2F_DMAC6_INTR': '0',\n",
       "   'PCW_P2F_DMAC7_INTR': '0',\n",
       "   'PCW_P2F_SMC_INTR': '0',\n",
       "   'PCW_P2F_QSPI_INTR': '0',\n",
       "   'PCW_P2F_CTI_INTR': '0',\n",
       "   'PCW_P2F_GPIO_INTR': '0',\n",
       "   'PCW_P2F_USB0_INTR': '0',\n",
       "   'PCW_P2F_ENET0_INTR': '0',\n",
       "   'PCW_P2F_SDIO0_INTR': '0',\n",
       "   'PCW_P2F_I2C0_INTR': '0',\n",
       "   'PCW_P2F_SPI0_INTR': '0',\n",
       "   'PCW_P2F_UART0_INTR': '0',\n",
       "   'PCW_P2F_CAN0_INTR': '0',\n",
       "   'PCW_P2F_USB1_INTR': '0',\n",
       "   'PCW_P2F_ENET1_INTR': '0',\n",
       "   'PCW_P2F_SDIO1_INTR': '0',\n",
       "   'PCW_P2F_I2C1_INTR': '0',\n",
       "   'PCW_P2F_SPI1_INTR': '0',\n",
       "   'PCW_P2F_UART1_INTR': '0',\n",
       "   'PCW_P2F_CAN1_INTR': '0',\n",
       "   'PCW_IRQ_F2P_INTR': '0',\n",
       "   'PCW_IRQ_F2P_MODE': 'DIRECT',\n",
       "   'PCW_CORE0_FIQ_INTR': '0',\n",
       "   'PCW_CORE0_IRQ_INTR': '0',\n",
       "   'PCW_CORE1_FIQ_INTR': '0',\n",
       "   'PCW_CORE1_IRQ_INTR': '0',\n",
       "   'PCW_VALUE_SILVERSION': '3',\n",
       "   'PCW_GP0_EN_MODIFIABLE_TXN': '1',\n",
       "   'PCW_GP1_EN_MODIFIABLE_TXN': '1',\n",
       "   'PCW_IMPORT_BOARD_PRESET': 'None',\n",
       "   'PCW_PERIPHERAL_BOARD_PRESET': 'None',\n",
       "   'PCW_PRESET_BANK0_VOLTAGE': 'LVCMOS 3.3V',\n",
       "   'PCW_PRESET_BANK1_VOLTAGE': 'LVCMOS 3.3V',\n",
       "   'PCW_UIPARAM_DDR_ENABLE': '1',\n",
       "   'PCW_UIPARAM_DDR_ADV_ENABLE': '0',\n",
       "   'PCW_UIPARAM_DDR_MEMORY_TYPE': 'DDR 3',\n",
       "   'PCW_UIPARAM_DDR_ECC': 'Disabled',\n",
       "   'PCW_UIPARAM_DDR_BUS_WIDTH': '32 Bit',\n",
       "   'PCW_UIPARAM_DDR_BL': '8',\n",
       "   'PCW_UIPARAM_DDR_HIGH_TEMP': 'Normal (0-85)',\n",
       "   'PCW_UIPARAM_DDR_PARTNO': 'MT41J128M8 JP-125',\n",
       "   'PCW_UIPARAM_DDR_DRAM_WIDTH': '8 Bits',\n",
       "   'PCW_UIPARAM_DDR_DEVICE_CAPACITY': '1024 MBits',\n",
       "   'PCW_UIPARAM_DDR_SPEED_BIN': 'DDR3_1066F',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL': '1',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_READ_GATE': '1',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_DATA_EYE': '1',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_STOP_EN': '0',\n",
       "   'PCW_UIPARAM_DDR_USE_INTERNAL_VREF': '0',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_0': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_1': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_2': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_3': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_0': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_1': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_2': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_3': '<Select>',\n",
       "   'PCW_DDR_PORT0_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT1_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT2_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT3_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_HPRLPR_QUEUE_PARTITION': 'HPR(0)/LPR(32)',\n",
       "   'PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL': '2',\n",
       "   'PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL': '15',\n",
       "   'PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL': '2',\n",
       "   'PCW_NAND_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_NAND_NAND_IO': '<Select>',\n",
       "   'PCW_NAND_GRP_D8_ENABLE': '0',\n",
       "   'PCW_NAND_GRP_D8_IO': '<Select>',\n",
       "   'PCW_NOR_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_NOR_NOR_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_A25_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_A25_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_CS0_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_CS0_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_CS0_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_CS0_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_CS1_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_CS1_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_CS1_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_CS1_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_INT_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_INT_IO': '<Select>',\n",
       "   'PCW_QSPI_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_QSPI_QSPI_IO': '<Select>',\n",
       "   'PCW_QSPI_GRP_SINGLE_SS_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_SINGLE_SS_IO': '<Select>',\n",
       "   'PCW_QSPI_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_SINGLE_QSPI_DATA_MODE': '<Select>',\n",
       "   'PCW_DUAL_STACK_QSPI_DATA_MODE': '<Select>',\n",
       "   'PCW_DUAL_PARALLEL_QSPI_DATA_MODE': '<Select>',\n",
       "   'PCW_QSPI_GRP_IO1_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_IO1_IO': '<Select>',\n",
       "   'PCW_QSPI_GRP_FBCLK_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_FBCLK_IO': '<Select>',\n",
       "   'PCW_QSPI_INTERNAL_HIGHADDRESS': '0xFCFFFFFF',\n",
       "   'PCW_ENET0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_ENET0_ENET0_IO': '<Select>',\n",
       "   'PCW_ENET0_GRP_MDIO_ENABLE': '0',\n",
       "   'PCW_ENET0_GRP_MDIO_IO': '<Select>',\n",
       "   'PCW_ENET_RESET_ENABLE': '0',\n",
       "   'PCW_ENET_RESET_SELECT': '<Select>',\n",
       "   'PCW_ENET0_RESET_ENABLE': '0',\n",
       "   'PCW_ENET0_RESET_IO': '<Select>',\n",
       "   'PCW_ENET1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_ENET1_ENET1_IO': '<Select>',\n",
       "   'PCW_ENET1_GRP_MDIO_ENABLE': '0',\n",
       "   'PCW_ENET1_GRP_MDIO_IO': '<Select>',\n",
       "   'PCW_ENET1_RESET_ENABLE': '0',\n",
       "   'PCW_ENET1_RESET_IO': '<Select>',\n",
       "   'PCW_SD0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SD0_SD0_IO': '<Select>',\n",
       "   'PCW_SD0_GRP_CD_ENABLE': '0',\n",
       "   'PCW_SD0_GRP_CD_IO': '<Select>',\n",
       "   'PCW_SD0_GRP_WP_ENABLE': '0',\n",
       "   'PCW_SD0_GRP_WP_IO': '<Select>',\n",
       "   'PCW_SD0_GRP_POW_ENABLE': '0',\n",
       "   'PCW_SD0_GRP_POW_IO': '<Select>',\n",
       "   'PCW_SD1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SD1_SD1_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_CD_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_CD_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_WP_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_WP_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_POW_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_POW_IO': '<Select>',\n",
       "   'PCW_UART0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_UART0_UART0_IO': '<Select>',\n",
       "   'PCW_UART0_GRP_FULL_ENABLE': '0',\n",
       "   'PCW_UART0_GRP_FULL_IO': '<Select>',\n",
       "   'PCW_UART1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_UART1_UART1_IO': '<Select>',\n",
       "   'PCW_UART1_GRP_FULL_ENABLE': '0',\n",
       "   'PCW_UART1_GRP_FULL_IO': '<Select>',\n",
       "   'PCW_SPI0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SPI0_SPI0_IO': '<Select>',\n",
       "   'PCW_SPI0_GRP_SS0_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS0_IO': '<Select>',\n",
       "   'PCW_SPI0_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_SPI0_GRP_SS2_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS2_IO': '<Select>',\n",
       "   'PCW_SPI1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SPI1_SPI1_IO': '<Select>',\n",
       "   'PCW_SPI1_GRP_SS0_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS0_IO': '<Select>',\n",
       "   'PCW_SPI1_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_SPI1_GRP_SS2_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS2_IO': '<Select>',\n",
       "   'PCW_CAN0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_CAN0_CAN0_IO': '<Select>',\n",
       "   'PCW_CAN0_GRP_CLK_ENABLE': '0',\n",
       "   'PCW_CAN0_GRP_CLK_IO': '<Select>',\n",
       "   'PCW_CAN1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_CAN1_CAN1_IO': '<Select>',\n",
       "   'PCW_CAN1_GRP_CLK_ENABLE': '0',\n",
       "   'PCW_CAN1_GRP_CLK_IO': '<Select>',\n",
       "   'PCW_TRACE_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TRACE_TRACE_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_2BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_2BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_4BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_4BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_8BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_8BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_16BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_16BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_32BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_32BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_INTERNAL_WIDTH': '2',\n",
       "   'PCW_WDT_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_WDT_WDT_IO': '<Select>',\n",
       "   'PCW_TTC0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TTC0_TTC0_IO': '<Select>',\n",
       "   'PCW_TTC1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TTC1_TTC1_IO': '<Select>',\n",
       "   'PCW_PJTAG_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_PJTAG_PJTAG_IO': '<Select>',\n",
       "   'PCW_USB0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_USB0_USB0_IO': '<Select>',\n",
       "   'PCW_USB_RESET_ENABLE': '0',\n",
       "   'PCW_USB_RESET_SELECT': '<Select>',\n",
       "   'PCW_USB0_RESET_ENABLE': '0',\n",
       "   'PCW_USB0_RESET_IO': '<Select>',\n",
       "   'PCW_USB1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_USB1_USB1_IO': '<Select>',\n",
       "   'PCW_USB1_RESET_ENABLE': '0',\n",
       "   'PCW_USB1_RESET_IO': '<Select>',\n",
       "   'PCW_I2C0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_I2C0_I2C0_IO': '<Select>',\n",
       "   'PCW_I2C0_GRP_INT_ENABLE': '0',\n",
       "   'PCW_I2C0_GRP_INT_IO': '<Select>',\n",
       "   'PCW_I2C0_RESET_ENABLE': '0',\n",
       "   'PCW_I2C0_RESET_IO': '<Select>',\n",
       "   'PCW_I2C1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_I2C1_I2C1_IO': '<Select>',\n",
       "   'PCW_I2C1_GRP_INT_ENABLE': '0',\n",
       "   'PCW_I2C1_GRP_INT_IO': '<Select>',\n",
       "   'PCW_I2C_RESET_ENABLE': '0',\n",
       "   'PCW_I2C_RESET_SELECT': '<Select>',\n",
       "   'PCW_I2C1_RESET_ENABLE': '0',\n",
       "   'PCW_I2C1_RESET_IO': '<Select>',\n",
       "   'PCW_GPIO_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_GPIO_MIO_GPIO_ENABLE': '0',\n",
       "   'PCW_GPIO_MIO_GPIO_IO': '<Select>',\n",
       "   'PCW_GPIO_EMIO_GPIO_ENABLE': '0',\n",
       "   'PCW_GPIO_EMIO_GPIO_IO': '<Select>',\n",
       "   'PCW_APU_CLK_RATIO_ENABLE': '6:2:1',\n",
       "   'PCW_ENET0_PERIPHERAL_FREQMHZ': '1000 Mbps',\n",
       "   'PCW_ENET1_PERIPHERAL_FREQMHZ': '1000 Mbps',\n",
       "   'PCW_CPU_PERIPHERAL_CLKSRC': 'ARM PLL',\n",
       "   'PCW_DDR_PERIPHERAL_CLKSRC': 'DDR PLL',\n",
       "   'PCW_SMC_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_QSPI_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_SDIO_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_UART_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_SPI_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_CAN_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK0_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK1_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK2_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK3_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_ENET0_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_ENET1_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_CAN0_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_CAN1_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_TPIU_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_WDT_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_DCI_PERIPHERAL_CLKSRC': 'DDR PLL',\n",
       "   'PCW_PCAP_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_USB_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_ENET_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_I2C_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_MIO_0_PULLUP': '<Select>',\n",
       "   'PCW_MIO_0_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_0_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_0_SLEW': '<Select>',\n",
       "   'PCW_MIO_1_PULLUP': '<Select>',\n",
       "   'PCW_MIO_1_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_1_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_1_SLEW': '<Select>',\n",
       "   'PCW_MIO_2_PULLUP': '<Select>',\n",
       "   'PCW_MIO_2_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_2_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_2_SLEW': '<Select>',\n",
       "   'PCW_MIO_3_PULLUP': '<Select>',\n",
       "   'PCW_MIO_3_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_3_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_3_SLEW': '<Select>',\n",
       "   'PCW_MIO_4_PULLUP': '<Select>',\n",
       "   'PCW_MIO_4_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_4_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_4_SLEW': '<Select>',\n",
       "   'PCW_MIO_5_PULLUP': '<Select>',\n",
       "   'PCW_MIO_5_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_5_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_5_SLEW': '<Select>',\n",
       "   'PCW_MIO_6_PULLUP': '<Select>',\n",
       "   'PCW_MIO_6_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_6_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_6_SLEW': '<Select>',\n",
       "   'PCW_MIO_7_PULLUP': '<Select>',\n",
       "   'PCW_MIO_7_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_7_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_7_SLEW': '<Select>',\n",
       "   'PCW_MIO_8_PULLUP': '<Select>',\n",
       "   'PCW_MIO_8_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_8_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_8_SLEW': '<Select>',\n",
       "   'PCW_MIO_9_PULLUP': '<Select>',\n",
       "   'PCW_MIO_9_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_9_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_9_SLEW': '<Select>',\n",
       "   'PCW_MIO_10_PULLUP': '<Select>',\n",
       "   'PCW_MIO_10_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_10_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_10_SLEW': '<Select>',\n",
       "   'PCW_MIO_11_PULLUP': '<Select>',\n",
       "   'PCW_MIO_11_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_11_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_11_SLEW': '<Select>',\n",
       "   'PCW_MIO_12_PULLUP': '<Select>',\n",
       "   'PCW_MIO_12_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_12_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_12_SLEW': '<Select>',\n",
       "   'PCW_MIO_13_PULLUP': '<Select>',\n",
       "   'PCW_MIO_13_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_13_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_13_SLEW': '<Select>',\n",
       "   'PCW_MIO_14_PULLUP': '<Select>',\n",
       "   'PCW_MIO_14_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_14_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_14_SLEW': '<Select>',\n",
       "   'PCW_MIO_15_PULLUP': '<Select>',\n",
       "   'PCW_MIO_15_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_15_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_15_SLEW': '<Select>',\n",
       "   'PCW_MIO_16_PULLUP': '<Select>',\n",
       "   'PCW_MIO_16_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_16_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_16_SLEW': '<Select>',\n",
       "   'PCW_MIO_17_PULLUP': '<Select>',\n",
       "   'PCW_MIO_17_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_17_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_17_SLEW': '<Select>',\n",
       "   'PCW_MIO_18_PULLUP': '<Select>',\n",
       "   'PCW_MIO_18_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_18_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_18_SLEW': '<Select>',\n",
       "   'PCW_MIO_19_PULLUP': '<Select>',\n",
       "   'PCW_MIO_19_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_19_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_19_SLEW': '<Select>',\n",
       "   'PCW_MIO_20_PULLUP': '<Select>',\n",
       "   'PCW_MIO_20_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_20_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_20_SLEW': '<Select>',\n",
       "   'PCW_MIO_21_PULLUP': '<Select>',\n",
       "   'PCW_MIO_21_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_21_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_21_SLEW': '<Select>',\n",
       "   'PCW_MIO_22_PULLUP': '<Select>',\n",
       "   'PCW_MIO_22_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_22_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_22_SLEW': '<Select>',\n",
       "   'PCW_MIO_23_PULLUP': '<Select>',\n",
       "   'PCW_MIO_23_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_23_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_23_SLEW': '<Select>',\n",
       "   'PCW_MIO_24_PULLUP': '<Select>',\n",
       "   'PCW_MIO_24_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_24_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_24_SLEW': '<Select>',\n",
       "   'PCW_MIO_25_PULLUP': '<Select>',\n",
       "   'PCW_MIO_25_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_25_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_25_SLEW': '<Select>',\n",
       "   'PCW_MIO_26_PULLUP': '<Select>',\n",
       "   'PCW_MIO_26_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_26_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_26_SLEW': '<Select>',\n",
       "   'PCW_MIO_27_PULLUP': '<Select>',\n",
       "   'PCW_MIO_27_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_27_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_27_SLEW': '<Select>',\n",
       "   'PCW_MIO_28_PULLUP': '<Select>',\n",
       "   'PCW_MIO_28_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_28_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_28_SLEW': '<Select>',\n",
       "   'PCW_MIO_29_PULLUP': '<Select>',\n",
       "   'PCW_MIO_29_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_29_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_29_SLEW': '<Select>',\n",
       "   'PCW_MIO_30_PULLUP': '<Select>',\n",
       "   'PCW_MIO_30_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_30_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_30_SLEW': '<Select>',\n",
       "   'PCW_MIO_31_PULLUP': '<Select>',\n",
       "   'PCW_MIO_31_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_31_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_31_SLEW': '<Select>',\n",
       "   'PCW_MIO_32_PULLUP': '<Select>',\n",
       "   'PCW_MIO_32_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_32_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_32_SLEW': '<Select>',\n",
       "   'PCW_MIO_33_PULLUP': '<Select>',\n",
       "   'PCW_MIO_33_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_33_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_33_SLEW': '<Select>',\n",
       "   'PCW_MIO_34_PULLUP': '<Select>',\n",
       "   'PCW_MIO_34_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_34_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_34_SLEW': '<Select>',\n",
       "   'PCW_MIO_35_PULLUP': '<Select>',\n",
       "   'PCW_MIO_35_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_35_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_35_SLEW': '<Select>',\n",
       "   'PCW_MIO_36_PULLUP': '<Select>',\n",
       "   'PCW_MIO_36_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_36_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_36_SLEW': '<Select>',\n",
       "   'PCW_MIO_37_PULLUP': '<Select>',\n",
       "   'PCW_MIO_37_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_37_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_37_SLEW': '<Select>',\n",
       "   'PCW_MIO_38_PULLUP': '<Select>',\n",
       "   'PCW_MIO_38_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_38_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_38_SLEW': '<Select>',\n",
       "   'PCW_MIO_39_PULLUP': '<Select>',\n",
       "   'PCW_MIO_39_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_39_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_39_SLEW': '<Select>',\n",
       "   'PCW_MIO_40_PULLUP': '<Select>',\n",
       "   'PCW_MIO_40_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_40_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_40_SLEW': '<Select>',\n",
       "   'PCW_MIO_41_PULLUP': '<Select>',\n",
       "   'PCW_MIO_41_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_41_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_41_SLEW': '<Select>',\n",
       "   'PCW_MIO_42_PULLUP': '<Select>',\n",
       "   'PCW_MIO_42_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_42_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_42_SLEW': '<Select>',\n",
       "   'PCW_MIO_43_PULLUP': '<Select>',\n",
       "   'PCW_MIO_43_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_43_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_43_SLEW': '<Select>',\n",
       "   'PCW_MIO_44_PULLUP': '<Select>',\n",
       "   'PCW_MIO_44_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_44_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_44_SLEW': '<Select>',\n",
       "   'PCW_MIO_45_PULLUP': '<Select>',\n",
       "   'PCW_MIO_45_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_45_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_45_SLEW': '<Select>',\n",
       "   'PCW_MIO_46_PULLUP': '<Select>',\n",
       "   'PCW_MIO_46_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_46_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_46_SLEW': '<Select>',\n",
       "   'PCW_MIO_47_PULLUP': '<Select>',\n",
       "   'PCW_MIO_47_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_47_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_47_SLEW': '<Select>',\n",
       "   'PCW_MIO_48_PULLUP': '<Select>',\n",
       "   'PCW_MIO_48_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_48_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_48_SLEW': '<Select>',\n",
       "   'PCW_MIO_49_PULLUP': '<Select>',\n",
       "   'PCW_MIO_49_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_49_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_49_SLEW': '<Select>',\n",
       "   'PCW_MIO_50_PULLUP': '<Select>',\n",
       "   'PCW_MIO_50_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_50_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_50_SLEW': '<Select>',\n",
       "   'PCW_MIO_51_PULLUP': '<Select>',\n",
       "   'PCW_MIO_51_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_51_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_51_SLEW': '<Select>',\n",
       "   'PCW_MIO_52_PULLUP': '<Select>',\n",
       "   'PCW_MIO_52_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_52_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_52_SLEW': '<Select>',\n",
       "   'PCW_MIO_53_PULLUP': '<Select>',\n",
       "   'PCW_MIO_53_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_53_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_53_SLEW': '<Select>',\n",
       "   'preset': 'None',\n",
       "   'PCW_UIPARAM_GENERATE_SUMMARY': 'NA',\n",
       "   'PCW_MIO_TREE_PERIPHERALS': 'unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned',\n",
       "   'PCW_MIO_TREE_SIGNALS': 'unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned',\n",
       "   'PCW_PS7_SI_REV': 'PRODUCTION',\n",
       "   'PCW_FPGA_FCLK0_ENABLE': '1',\n",
       "   'PCW_FPGA_FCLK1_ENABLE': '0',\n",
       "   'PCW_FPGA_FCLK2_ENABLE': '0',\n",
       "   'PCW_FPGA_FCLK3_ENABLE': '0',\n",
       "   'PCW_NOR_SRAM_CS0_T_TR': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_PC': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_WP': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_CEOE': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_WC': '11',\n",
       "   'PCW_NOR_SRAM_CS0_T_RC': '11',\n",
       "   'PCW_NOR_SRAM_CS0_WE_TIME': '0',\n",
       "   'PCW_NOR_SRAM_CS1_T_TR': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_PC': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_WP': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_CEOE': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_WC': '11',\n",
       "   'PCW_NOR_SRAM_CS1_T_RC': '11',\n",
       "   'PCW_NOR_SRAM_CS1_WE_TIME': '0',\n",
       "   'PCW_NOR_CS0_T_TR': '1',\n",
       "   'PCW_NOR_CS0_T_PC': '1',\n",
       "   'PCW_NOR_CS0_T_WP': '1',\n",
       "   'PCW_NOR_CS0_T_CEOE': '1',\n",
       "   'PCW_NOR_CS0_T_WC': '11',\n",
       "   'PCW_NOR_CS0_T_RC': '11',\n",
       "   'PCW_NOR_CS0_WE_TIME': '0',\n",
       "   'PCW_NOR_CS1_T_TR': '1',\n",
       "   'PCW_NOR_CS1_T_PC': '1',\n",
       "   'PCW_NOR_CS1_T_WP': '1',\n",
       "   'PCW_NOR_CS1_T_CEOE': '1',\n",
       "   'PCW_NOR_CS1_T_WC': '11',\n",
       "   'PCW_NOR_CS1_T_RC': '11',\n",
       "   'PCW_NOR_CS1_WE_TIME': '0',\n",
       "   'PCW_NAND_CYCLES_T_RR': '1',\n",
       "   'PCW_NAND_CYCLES_T_AR': '1',\n",
       "   'PCW_NAND_CYCLES_T_CLR': '1',\n",
       "   'PCW_NAND_CYCLES_T_WP': '1',\n",
       "   'PCW_NAND_CYCLES_T_REA': '1',\n",
       "   'PCW_NAND_CYCLES_T_WC': '11',\n",
       "   'PCW_NAND_CYCLES_T_RC': '11',\n",
       "   'PCW_SMC_CYCLE_T0': 'NA',\n",
       "   'PCW_SMC_CYCLE_T1': 'NA',\n",
       "   'PCW_SMC_CYCLE_T2': 'NA',\n",
       "   'PCW_SMC_CYCLE_T3': 'NA',\n",
       "   'PCW_SMC_CYCLE_T4': 'NA',\n",
       "   'PCW_SMC_CYCLE_T5': 'NA',\n",
       "   'PCW_SMC_CYCLE_T6': 'NA',\n",
       "   'PCW_PACKAGE_NAME': 'clg400',\n",
       "   'PCW_PLL_BYPASSMODE_ENABLE': '0',\n",
       "   'Component_Name': 'design_1_processing_system7_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_BASEADDR': '0x00000000',\n",
       "   'C_HIGHADDR': '0x1FFFFFFF',\n",
       "   'CAN_DEBUG': 'false',\n",
       "   'TIMEPERIOD_PS': '1250',\n",
       "   'MEMORY_TYPE': 'COMPONENTS',\n",
       "   'MEMORY_PART': None,\n",
       "   'DATA_WIDTH': '8',\n",
       "   'CS_ENABLED': 'true',\n",
       "   'DATA_MASK_ENABLED': 'true',\n",
       "   'SLOT': 'Single',\n",
       "   'CUSTOM_PARTS': None,\n",
       "   'MEM_ADDR_MAP': 'ROW_COLUMN_BANK',\n",
       "   'BURST_LENGTH': '8',\n",
       "   'AXI_ARBITRATION_SCHEME': 'TDM',\n",
       "   'CAS_LATENCY': '11',\n",
       "   'CAS_WRITE_LATENCY': '11',\n",
       "   'SUPPORTS_NARROW_BURST': '0',\n",
       "   'NUM_WRITE_OUTSTANDING': '8',\n",
       "   'NUM_READ_OUTSTANDING': '8',\n",
       "   'PROTOCOL': 'AXI3',\n",
       "   'FREQ_HZ': '50000000',\n",
       "   'ID_WIDTH': '12',\n",
       "   'ADDR_WIDTH': '32',\n",
       "   'AWUSER_WIDTH': '0',\n",
       "   'ARUSER_WIDTH': '0',\n",
       "   'WUSER_WIDTH': '0',\n",
       "   'RUSER_WIDTH': '0',\n",
       "   'BUSER_WIDTH': '0',\n",
       "   'READ_WRITE_MODE': 'READ_WRITE',\n",
       "   'HAS_BURST': '1',\n",
       "   'HAS_LOCK': '1',\n",
       "   'HAS_PROT': '1',\n",
       "   'HAS_CACHE': '1',\n",
       "   'HAS_QOS': '1',\n",
       "   'HAS_REGION': '0',\n",
       "   'HAS_WSTRB': '1',\n",
       "   'HAS_BRESP': '1',\n",
       "   'HAS_RRESP': '1',\n",
       "   'MAX_BURST_LENGTH': '16',\n",
       "   'PHASE': '0.0',\n",
       "   'CLK_DOMAIN': 'design_1_processing_system7_0_0_FCLK_CLK0',\n",
       "   'NUM_READ_THREADS': '4',\n",
       "   'NUM_WRITE_THREADS': '4',\n",
       "   'RUSER_BITS_PER_BYTE': '0',\n",
       "   'WUSER_BITS_PER_BYTE': '0',\n",
       "   'INSERT_VIP': '0'},\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xad2dc9a0>}}"
      ]
     },
     "execution_count": 38,
     "metadata": {
      "application/json": {
       "expanded": false,
       "root": "ip_dict"
      }
     },
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from pynq import Overlay\n",
    "import numpy as np\n",
    "import pandas as pd\n",
    "ol = Overlay(\"neural.bit\")\n",
    "ol.ip_dict\n",
    " "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 39,
   "id": "b5d1d298",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "31.25\n",
      "250.0\n",
      "650.0\n"
     ]
    }
   ],
   "source": [
    "\n",
    "from pynq import ps\n",
    "\n",
    "print(ps.Clocks.fclk0_mhz)\n",
    "ps.Clocks.fclk0_mhz = 250\n",
    "print(ps.Clocks.fclk0_mhz)\n",
    "print(ps.Clocks.cpu_mhz)\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 40,
   "id": "788c8f38",
   "metadata": {},
   "outputs": [],
   "source": [
    "mult_ip = ol.mulb_0\n",
    "mmio = mult_ip.mmio"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 41,
   "id": "b4f0935f",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "RegisterMap {\n",
       "  CTRL = Register(AP_START=0, AP_DONE=0, AP_IDLE=1, AP_READY=0, RESERVED_1=0, AUTO_RESTART=0, RESERVED_2=0, INTERRUPT=0, RESERVED_3=0),\n",
       "  GIER = Register(Enable=0, RESERVED=0),\n",
       "  IP_IER = Register(CHAN0_INT_EN=0, CHAN1_INT_EN=0, RESERVED_0=0),\n",
       "  IP_ISR = Register(CHAN0_INT_ST=0, CHAN1_INT_ST=0, RESERVED_0=0),\n",
       "  inputs_1 = Register(inputs=write-only),\n",
       "  inputs_2 = Register(inputs=write-only),\n",
       "  final_1 = Register(final=write-only),\n",
       "  final_2 = Register(final=write-only)\n",
       "}"
      ]
     },
     "execution_count": 41,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "mult_ip.register_map"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 42,
   "id": "8ffa6bfa",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Shape of w1 (layer1 weight): (10, 1)\n",
      "Shape of b1 (layer1 bias): (10,)\n",
      "Shape of w2 (layer2 weight): (1, 10)\n",
      "Shape of b2 (layer2 bias): (1,)\n",
      "Shape of input  : (100, 1)\n"
     ]
    }
   ],
   "source": [
    "# Create the array with dtype int and shape (100, 1)\n",
    "inp = np.arange(0, 100).reshape(-1, 1)\n",
    "\n",
    "# Convert to float32 and reshape to (100,)\n",
    "inp = inp.astype(np.float32) \n",
    "weights_and_biases = np.load('model_wb.npy', allow_pickle=True).item()\n",
    "# Extract weights and biases for each layer\n",
    "w1 = weights_and_biases['layer1.weight']\n",
    "b1 = weights_and_biases['layer1.bias']\n",
    "w2 = weights_and_biases['layer2.weight']\n",
    "b2 = weights_and_biases['layer2.bias']\n",
    "print(f\"Shape of w1 (layer1 weight): {w1.shape}\")\n",
    "print(f\"Shape of b1 (layer1 bias): {b1.shape}\")\n",
    "print(f\"Shape of w2 (layer2 weight): {w2.shape}\")\n",
    "print(f\"Shape of b2 (layer2 bias): {b2.shape}\")\n",
    "print(f\"Shape of input  : {inp.shape}\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 43,
   "id": "d1ba48cd",
   "metadata": {},
   "outputs": [],
   "source": [
    "from pynq import allocate\n",
    "import numpy as np \n",
    "#mult ip\n",
    "a = allocate(shape=(100,), dtype=np.float32)   #input1\n",
    "b = allocate(shape=(100,), dtype=np.float32)   #final_1 "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 44,
   "id": "097d153b",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "py_buffer physical address 0x1684a000\n",
      "py_buffer physical address 0x1684b000\n"
     ]
    }
   ],
   "source": [
    "print(\"py_buffer physical address {}\".format(hex(a.physical_address)))\n",
    "print(\"py_buffer physical address {}\".format(hex(b.physical_address)))\n",
    "# print(\"py_buffer physical address {}\".format(hex(c.physical_address)))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 45,
   "id": "54bcdce5",
   "metadata": {},
   "outputs": [],
   "source": [
    "mult_ip.register_map.inputs_1 = a.physical_address \n",
    "mult_ip.register_map.final_1  = b.physical_address"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1db2fa7d",
   "metadata": {},
   "source": [
    "## Hardware Implementation"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 46,
   "id": "490f3870",
   "metadata": {},
   "outputs": [],
   "source": [
    "def regression_hw(inp):\n",
    "    # Write to input buffer\n",
    "    a[:] = inp\n",
    "    # Send start signal\n",
    "    mult_ip.register_map.CTRL.AP_START =1\n",
    "    \n",
    "    # Wait until algorithm has completed\n",
    "    while (mult_ip.register_map.CTRL.AP_DONE == 0):\n",
    "        pass\n",
    "\n",
    "    return b"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8df082d8",
   "metadata": {},
   "source": [
    "## Software Implementation\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 47,
   "id": "1cee1f7a",
   "metadata": {},
   "outputs": [],
   "source": [
    "def relu(x):\n",
    "    return np.maximum(0, x)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 48,
   "id": "b9b142c1",
   "metadata": {},
   "outputs": [],
   "source": [
    "def regression_sw(inp):\n",
    "    layer1_output = relu(np.dot(inp, w1.T) + b1)\n",
    "    output = np.dot(layer1_output, w2.T) + b2\n",
    "    return output"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "aa888c18",
   "metadata": {},
   "source": [
    "## Main program"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 49,
   "id": "b2e1781a",
   "metadata": {},
   "outputs": [],
   "source": [
    "reg_hw = regression_hw(inp.flatten())\n",
    "reg_sw = regression_sw(inp)\n",
    "reg_sw = reg_sw.ravel()    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 50,
   "id": "dfd1d920",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "    Index      reg_hw      reg_sw  Difference\n",
      "0       0    3.508896    3.508896    0.000000\n",
      "1       1    4.977297    4.977297    0.000000\n",
      "2       2    6.135975    6.724675   -0.588700\n",
      "3       3    8.472054    8.472054    0.000000\n",
      "4       4    9.185570   10.209666   -1.024096\n",
      "..    ...         ...         ...         ...\n",
      "95     95  190.870819  190.900848   -0.030029\n",
      "96     96  171.063873  192.902374  -21.838501\n",
      "97     97  192.123230  194.903931   -2.780701\n",
      "98     98  174.614212  196.905472  -22.291260\n",
      "99     99  198.876968  198.907013   -0.030045\n",
      "\n",
      "[100 rows x 4 columns]\n"
     ]
    }
   ],
   "source": [
    "\n",
    "df_comparison = pd.DataFrame({\n",
    "    'Index': np.arange(len(reg_hw)),\n",
    "    'reg_hw': reg_hw,\n",
    "    'reg_sw': reg_sw,\n",
    "    'Difference': reg_hw - reg_sw\n",
    "})\n",
    "\n",
    "print(df_comparison)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 51,
   "id": "cd2b3171",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Detailed Comparison Table:\n",
      "   Index    reg_hw     reg_sw  Difference\n",
      "0      0  3.508896   3.508896    0.000000\n",
      "1      1  4.977297   4.977297    0.000000\n",
      "2      2  6.135975   6.724675   -0.588700\n",
      "3      3  8.472054   8.472054    0.000000\n",
      "4      4  9.185570  10.209666   -1.024096\n",
      "\n",
      "Descriptive Statistics:\n",
      "                 Mean   Std Dev       Min         Max\n",
      "reg_hw       94.46158  54.82839  3.508896   198.87697\n",
      "reg_sw      99.968513  57.55595  3.508896  198.907013\n",
      "Difference  -5.506921  6.938743 -22.29126    0.810989\n"
     ]
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAA+gAAAGoCAYAAADVZM+hAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjUuMSwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy/YYfK9AAAACXBIWXMAAAsTAAALEwEAmpwYAABsJUlEQVR4nO3deXhU9fXH8fch7IsigrIFiIJa3FBxQZQoLrXWjVqtS9G6YanaWjdQf4poVXCrrSgVFcWouONWd9CgFVRARAWVJYQlbIIREGTL+f1x7+AQk5CEmbkzyef1PHkyc+femXNnJrlz5p7v95i7IyIiIiIiIiLRqhN1ACIiIiIiIiKiBF1EREREREQkLShBFxEREREREUkDStBFRERERERE0oASdBEREREREZE0oARdREREREREJA0oQRdJI2Z2k5k9kaLH6mlmM81stZmdkorHLCOGTmbmZlY3iscXEZHax8y+MrMjoo4jSmbWx8zmh58B9qvmfbxhZufGXf+HmX1nZosT9RgitZESdMlIZnaYmX1kZj+Y2Qoz+5+ZHbiN9/knM/uw1LLHzOwf2xbtLx7nMTNbHx6wVpjZO2a2RzXuZ66ZHb0NodwMDHP3pu7+0jbcj4iISFoo69hY+vju7nu6+/tbuZ+a/gXyXcCl4WeAz0rfGO77j+FnleVmNtbM/hC/jrv/xt1HhetnA1cCXd29dWUeQ0TKpgRdMo6ZbQe8BtwHtADaAYOBdVHGVZYKDux3uHtToD2wFHgsZUH9rCPwVWVWrMEfUKrNzLKijkFERDJTGhxXK/MZYN/ws8ruBJ9ThpnZoArub7m7L63iY5QpDZ4fkcgoQZdMtBuAu492903uvtbd33b3abEVzOwiM5thZqvMbLqZ7R8uH2hms+OW9wmX/wr4D9Aj/La42Mz6AWcD14TLXg3XbWtmL5jZMjMrMLO/xj3uTWb2vJk9YWYrgT9VtCPuvgZ4CtirrNvN7KSwFK/YzN4P48TM8oAOwKthbNeUs/1FZjYrPFP/ipm1DZfPBnaJ275BGdvONbMBZjYN+NHM6prZIWHlQrGZfR5fImhmOWY2Pnxu3zWz+6tQrn+2mc0LS+OuD++voZmtNbOW4fX/M7ON4Rc0sVK6e8uI+wwzm1Rq2d/N7JXw8vHha7/KzBaa2VWVCTCsfBhuZq+b2Y/AkVt5LzQys1Fm9n34XrzGzBZU4nEGhHGtMrNvzOyo6j4XIiLySxZ3lt3MDjKzSWa20syWmNk94Wrjw9/F4XGyh5nVCf//FprZUjN73My2j7vfc8LblpvZDaUe5xefD8LHnhAeUxeZ2TAzqx93f25mf7FgONoqM7vFzHYNt1lpZs/Gr19qH8uM1cwamNlqIAv4PPw8UCF3/87d84D+wLVmtmP4GO+b2YXhPr4DtA2fq9FlPcZWjpllPT/bm9kj4XOzMDzWZYXr/8nMPjSzu8LjbIGZ/Sbu/lqY2aNmVhTe/lLcbSeY2dTwef/IzPaJu+0Xx+CtPT8iCefu+tFPRv0A2wHLgVHAb4AdSt1+GrAQOBAwoDPQMe62tgRfTv0B+BFoE972J+DDUvf1GPCPuOt1gMnAjUB9giR3DvDr8PabgA3AKeG6jcqIf/N9Ak0JEvQP4rZ/Iry8WxjfMUA94BpgFlA/vH0ucHQFz1Nv4Dtgf6ABQcXB+Ljbt7b9XGAqkA00IqhUWA4cH+7bMeH1VuH6EwjK2eoDhwErY/tSwWN0Ahx4KHyMfQkqIX4V3j4eODW8/DYwG/hN3G19yrjPxsAqoEvcsk+BM8LLi4DDw8s7APtX8n33GPAD0DPc/8ZbeS8MAfLDx2gPTAMWbOUxdgfmA23jnp9dq/tc6Ec/+tFPbfsp69hGqeN7/DrhsatveLkpcEh4OXZ8qhu33fkEx+FdwnVfBPLC27oCq8PjX/3weLgh7nFuotTnA+AA4BCgbvh4M4DL4x7PgVcIPvfsGR4fx4aPvz0wHTi3nOeh3Fjj7rtzBc/jL24n+CyyMe7Y8z5wYXj5iNLHuPj7oBqfn4CXgAeBJsBOwCfAxXGv6QbgIoIvAvoDRYCFt/8XeIbgGFwPyA2X709QuXhwuN254fuhARUcg/Wjn1T+6Ay6ZBx3X0lwAIwldsssODu8c7jKhQQl5J96YJa7F4bbPufuRe5e4u7PADOBg6rw8AcSJKQ3u/t6d58TxnBG3DoT3P2l8DHWlnM/V5lZMcHBsylln2n/A/Bfd3/H3TcQHOwbAYdWMtazgZHuPsXd1wHXElQIdKrk9gD/dvf54X78EXjd3V8P9+0dYBJwvJl1IHhubgyflw8JPlRU1mAPKiE+Bz4nSNQhSHBzLSh12wf4d3i9Yfh4H5S+Iw+qEl4GzgQwsy7AHnHxbAC6mtl27v69u0+pQpwvu/v/3L0E2JuK3wunA7eFj7EgjH1rNhF8SOhqZvXcfa67x85uVPm5EBGppV4Kz44Wh8faBypYdwPQ2cxauvtqd59YwbpnA/e4+xx3X01wXD0j/L/8e+BVd//Q3dcTJKJeavstPh+4+2R3n+juG919LkEymltqm6HuvtLdvwK+BN4OH/8H4A2gvMnXKoq1WsLPIt8RDC+sqip9fiL4UuI3BF9Y/OhB6fw/S61f6O4PufsmgpM2bYCdzaxNuO2fw2PwBnfPD7e5CHjQ3T/2oApzFMEXH4dQ8TFYJGWUoEtGcvcZ7v4nd29PUB7eFrg3vDmb4OziL4TlZ1PjDtp7AS2r8NAdCUq44g/81wE7x60zvxL3c5e7N3f31u5+UjkHgLZAYexKeMCaT3AmuzJKb7+a4Ix3ZbeHLfelI3BaqX0/jOCA2BZYESbHZW27NYvjLq8h+NICgqT0CIJvvL8gKKHLJTiQznL378q5v6cIE3TgLOCluNhOJagCKDSzfDPrUYU4Sz8fFb0X2pZaf6vPh7vPAi4nOJOw1MyetnBYAtV/LkREaptTwmNsc3dvDvylgnUvIKhY+9rMPjWzEypYd4vjani5LsH//S3+54fHnOWltt/iOGBmu5nZa2a2OCzrvo1ffiZZEnd5bRnXm1K2imKtFjOrB7QCVlRj86p+fupIcOZ7Udz6DxKcSY/Z/Nkh7hjflOBz4Ap3/76cOK4sFUc2wVnzio7BIimjBF0ynrt/TVB+HBvHPR/YtfR6ZtaR4NvaS4Edw4P2lwRl8PDLb7rLWjYfKIg/8Lt7M3c/voJtqquI4EASi98IDiILK/k4pbdvAuwYt31lxD/GfILyuPh9b+LuQwjKxluYWeO49bOr8Djl+Yig5KwPkO/u0wnG3v+WIGEtz9tASzPrRpCoP7V5h4LKipMJDvIvAc9WIZ7Sz0dF74VFBKXtMZV6Ptz9KXc/jOC1c2BoeFN1nwsRESmHu8909zMJjglDgefD42VZx9gtjqsE/4M3EiTNW/zPN7NGBMfcLR6u1PXhwNcEQ7K2I0hYjcSoKNbqOjm8j0+qsW1VPz/NJziz3TJu/e3cfc9KPlYLM2tezm23loqjsbuPhgqPwSIpowRdMo6Z7WFmV5pZ+/B6NkESFitLe5ighPwAC3QOk/PYAXdZuN15bDk52xKgvW054coSgnFSMZ8AK8NJRBqZWZaZ7WXb2OKtHM8Cv7VgkrB6BO1L1hEkamXFVtpTwHlm1s2CSeBuAz4Oy+iq4wngRDP7dbjfDc3sCDNr78EQgknATWZWPzwrfWI1H2ez8BvxycAl/JyEfgRcTAVJqbtvBJ4H7iQoxXsHIIztbDPbPizVW0lQ0lYdW3svPEswmc4OZtaO4IuhCpnZ7mbWO3y9fiI4O7Ip3KdqPRciIlI+M/ujmbUKq9SKw8WbCD4rlLDlcXY08HcLJkVtSnBcfSbumHOimR0afo4YzNaT7WYEx6HVFrRb7Z+o/dpKrFViwYRrZwP3E5Tcl64MqIwqfX5y90UEX7bfbWbbWTDp3a5mVnoIQHnbvgE8EB6D65lZr/Dmh4A/m9nB4WfEJmb2WzNrVtExWCSVlKBLJlpFMLnHxxbMpj2R4Ez4lRCMMwduJUhQVxGcJW0RnnG8m2BCmCUEY4j/F3e/4wjagSw2s1i58CMEY5GKzeylcJzTiUA3oIBgLNbDBJO1JJS7f0Mw7vu+8HFOBE4Mx7YB3A78XxjbL2Yid/exwA3ACwTf7O/KlmO3qhrPfIJvz68j+OAyH7ian/+PnA30ICjp+wfB5CyJaH2XT1Dm9knc9Wb8PMNueZ4CjgaeK/WBpC8wNywn/DPBc4yZdbBg9tkOlQmqEu+Fm4EF4W3vEnx429rz0YBgcrnvCEr3diJ4vmOq+1yIiEjZjgO+smDW8X8RTCj6U/il6K3A/8Lj7CHASCCP4H9uAUESdxlAOEb8MuBpgmPuKoLJyCr6v38VwTCsVQSJ4zMJ3K9yY62Cz8PnZRbB/D5/d/cbqxNMNT8/nUMwodx04HuC42ibSj5kX4L5Bb4meB0uD+OYRDAOfVh4n7P4eR6grR2DRVIiNtOhiEhCmdkzwNfuXl7P1FrFzPoTfPDb6rf/IiKS2cKz1sUE5esFEYcjIhlEZ9BFJCHM7MCw/KyOmR1HcLb9pYjDioyZtTGznuHzsTtBhceYqOMSEZHkMLMTzaxxOIb9LoIJPedGG5WIZBol6CKSKK0JeqKuJmgB1t/dPwvHfK8u4+erSKNNvvoEM86uIhg+8TLBeLgO5TwflS6vFxGRtHQyweRsRUAXgqoplaqKSJWoxF1EREREREQkDegMuoiIiIiIiEgaqBt1ANuiZcuW3qlTp6jDEBERiczkyZO/c/dWUcdRFTp+i4hIbVfe8TujE/ROnToxadKkqMMQERGJjJkVRh1DVen4LSIitV15x2+VuIuIiIiIiIikASXoIiIiIiIiImlACbqIiIiIiIhIGlCCLiIiIiIiIpIGlKCLiIiIiIiIpAEl6CIiIiIiIiJpQAm6iIiIiIiISBpQgi4iIiIiIiKSBpSgi4iIiIiIiKQBJegiIiIiIiIiaSBpCbqZZZvZe2Y2w8y+MrO/hctbmNk7ZjYz/L1D3DbXmtksM/vGzH6drNhERERERERE0k0yz6BvBK50918BhwCXmFlXYCAw1t27AGPD64S3nQHsCRwHPGBmWUmMT0RERERERCRtJC1Bd/dF7j4lvLwKmAG0A04GRoWrjQJOCS+fDDzt7uvcvQCYBRyUrPhERERSKT8/nzPOvZCDjziWM869kPz8/KhDqhIza2hmn5jZ52Fl3OBw+U1mttDMpoY/x0cdq4iISKaqm4oHMbNOwH7Ax8DO7r4IgiTezHYKV2sHTIzbbEG4rPR99QP6AXTo0CGJUYuIiCRGfn4+A4cOo3WPPnTtlUNxUQEDhw5jCJCbmxt1eJW1Dujt7qvNrB7woZm9Ed72T3e/K8LYREREaoSkTxJnZk2BF4DL3X1lRauWscx/scB9hLt3d/furVq1SlSYIiIiSTN8ZB7n1N2O4xbOoU5WXVpkd6F1jz4MH5kXdWiV5oHV4dV64c8vjtMiIiJSfUlN0MNv2F8AnnT3F8PFS8ysTXh7G2BpuHwBkB23eXugKJnxiYhIesv0snAA1q/nD++8Sf9XR/KnR/9B8++Dw17ztjkUFM6LOLiqMbMsM5tKcOx+x90/Dm+61MymmdnI+MlfRUREpGqSVuJuZgY8Asxw93vibnoFOBcYEv5+OW75U2Z2D9AW6AJ8kqz4REQkvdWIsvBFi+D3v6fPooWsr1uPvHMGUrxDMLKruKiAnI6ZNVTL3TcB3cysOTDGzPYChgO3EJxNvwW4Gzi/9LYaoiYiIol06ll9mbdwcZW26dCuNS88ld7Va8kcg94T6At8EX7bDnAdQWL+rJldAMwDTgNw96/M7FlgOsEM8JeEHwRERKQWGj4yj9Y9+tAiuwtA+DsoC8+IBP3jj+F3v4OiIn5q1Yr+XfamuMNuNN+0keKiAhZPGMOQAZdGHWW1uHuxmb0PHBc/9tzMHgJeK2ebEcAIgO7du6s0XkREtsm8hYvZ57zbqrTNtEevS1I0iZO0BN3dP6TsceUAR5Wzza3ArcmKSUREMkdB4Ty69srZYlnztjlMH5shZeGDBkFRERx+OA2fe44/ff01w0fmMX3sPHI6dmDIgEsz44uGkJm1AjaEyXkj4GhgqJm1iU3+CvQBvowsSBERkQyXklncRUREqiqnYweKiwo2n0GH9CgLz8/PZ/jIPAoKg0S7//l9y0608/Lg3/+GG26A+vXJ3XnnjErIy9AGGGVmWQRz2Dzr7q+ZWZ6ZdSMocZ8LXBxdiCIiIpkt6bO4i4iIVEf/8/uyeMIYVsyfScmmjayYP5PFE8bQ//y+kcUUGxe/rnNvuvYdzLrOvRk4dFgwed3SpTBwIGzcGKzcqhXccgvUrx9ZvInk7tPcfT9338fd93L3m8Plfd1973D5SXFn00VERKSKdAZdRETSUm5uLkMgrcrCyxsX/+ad/yR32hSYPx8aNQrK20VERESqSAm6iIhEZmvl4rm5uWlVFl7WuPjfFH7NOW+8CiUl0KMH9OsXUXQiIiKS6VTiLiIikaiwXDxNxcbFA9TZtJE/jL6Hfo/cQsOSkiAxf+89aNMm4ihFREQkUylBFxGRSMSXi9fJqkuL7C607hG0UUtXsXHxP838nL/fdRnHvv00G8z49oor4MEHoUGDqEMUERGRDKYSdxERiUQmtVGLL8Vv0rAeSye/zKolBRQ3bETBnXew36WZ2c9cRERE0osSdBERiUS6tlErLVaK37pHH/Y+tD3Lly5g8YQxbBz1GM3324/92rePOkQRERGpIVTiLiIikUjHNmplGT4yj7YHn0y/CW9w1T//Tqs2ObTu0Yf7nn8ZlJyLiIhIAukMuoiIRCId26iVZfms2fxz8hfs9dUnbKqTxa6zprGhyz5pWYovIiIimU0JuoiIJFVFrdTSrY3aL3zxBU9Mm8zOq1exqmlzHrhkCN/usT/F82emXSm+iIiIZD6VuIuISNJkYiu1zZ5/Hnr0YOfVq/h6u+Zc0W8wX3fZJ21L8UVERCTzKUEXEZGkycRWagC88w6cdhr8+CP88Y8se+4ZVn03jel5g2gwa1xaluKLiIhI5lOJu4iIJE26tVKrqNx+C717w8knwxFHwN/+xuFmHH7ssSmPV0RERGoXJegiIpI06dRKLb5dWtdeORQXFTBw6DCGEIyFZ8YMaN4c2rSBrCwYMwbMUh6niIiI1F4qcRcRkaRJp1ZqFZbbv/wyHHwwnHoqrFsXbKDkXERERFJMZ9BFRCRp0qmVWlnl9ju07kiPR96Dxx8JFmRnw6ZNKY9NREREBJSgi4jINtrauO50aaVWuty+4drVnPvvqziocE5wtvz22+Gaa3TmXERERCKjEncREam2TGqjFl9uv9PC2Vx74x856OspbGjaFF5/HQYMUHIuIiIikdIZdBERqbb4cd1A+DsY150OZ83jxZfbt/8gn/bfFfFjp040eecd6Nw56vBERERElKCLiEj1pVsbtbKUWYL/6Aj45z9p0q8fNGsWdYgiIiIigErcRURkG8TGdceLqo1aWWIl+JZ9KEO9MU1b7RuU4H/wAVx5pZJzERERSStK0EVEpNrSqY1aWYaPzKPb7ody52O3ccT4l/n7G0/83FpNREREJM2oxF1ERLaqvJna06mNWll2+mwKt89+liZrVlHUphNP/vFqmu/ULq1K8EVERERilKCLiEiFYmXirXv0oWuvHIqLChg4dBhD+LmFWrok5Ju5w513cu+XU6njzmfdevFwv5v4qVFTiufPTJsSfBEREZF4KnEXEZEKxc/UXierLi2yu6R3mbg7/PGPMGAAddx5uPOvuOWUi1hTv2HaleCLiIiIxFOCLiIiFSoonEfztr+cqb2gME3LxM1g332haVMYM4YuDw+n/pz3mZ43iAazxqVVCb6IiIhIPJW4i4hIhWIztcd6nUM0M7WXNw5+s1Wrfp6V/eqr4YwzoEMHckEJuYiIiGQEnUEXEZEKpcNM7bFx8Os696Zr38Gs69w7aJeWnx+UtN97L3TpAnPnBhuYQQeNMxcREZHMojPoIiJSoXSYqT1+HDwQ/u7DwyMeJffhh+GJJ4IV33gD+vdPWVwiIiIiiaQEXUREgIpLyKOeqb2gcB5de205Dn6XBo246JUXYfUqaNIEHnsMfv/7aAIUERERSQCVuIuISMUl5GkgNg4+Zrevp3DjzX9ij9WrYJddYMIEJeciIiKS8ZSgi4hI2rdSix8H33TFEi6/+zK2/3ElK7p3h08/hb33jjpEERERkW2WtBJ3MxsJnAAsdfe9wmXPALuHqzQHit29m5l1AmYA34S3TXT3PycrNhER2VJZJeTN2+YwfWy0rdTiy+6bNKzHygnPMHHNWp7eb39675pDdl4e1NVoLREREakZkvmp5jFgGPB4bIG7/yF22czuBn6IW3+2u3dLYjwiIlKOdGmlFi9Wdt+6Rx8O3bspjb6ezHtF07lj8BVqmyYiIiI1UtJK3N19PLCirNvMzIDTgdHJenwREam8dGilVlqs7P6gn9Zw0y3ncf3of9Jttx5pU3YvIiIikmhR1QUeDixx95lxy3LM7DNgJfB/7v5BWRuaWT+gH0AH9bgVEUmIdGilVlpB4Tz+4p9z9lP3UHfTRmbscQB1O/2KgqlvRhaTiIiISDJFlaCfyZZnzxcBHdx9uZkdALxkZnu6+8rSG7r7CGAEQPfu3T0l0YqI1AAVtVGD6FupbWHdOm4tmsfR+e8A8PaxZ/Dc6X/lu4jL7kVERESSKeWzuJtZXeB3wDOxZe6+zt2Xh5cnA7OB3VIdm4hITZXubdS2sGgRHHkkR8/8hnV16nDv7/7M6DA5j7rsXkRERCSZomizdjTwtbsviC0ws1ZmlhVe3gXoAsyJIDYRkRop3duobWHOnKB1Wvv2fPnAA0xsuoHpeYNoMGtc5GX3IiIiIsmUzDZro4EjgJZmtgAY5O6PAGfwy8nhegE3m9lGYBPwZ3cvc4I5ERGpunRoo7a1EvvNevaE55+HHj04YKedePrii1MWo4iIiEiUkpagu/uZ5Sz/UxnLXgBeSFYsIiK1XdRt1OJbpnXtlUNxUQEDhw5jCJB76KFwxRVwzDFw0knBBiefnJK4RERERNJJFCXuIiKSYlG3USuvxP7J+0fAUUfBsGFw4YXw448piUdEREQkHUU1i7uIiKRQ1G3Uyiqx33f9Ovq/8gKsWwdt28KLL0KTJimJR6rOzBoC44EGBJ8fnnf3QWbWgmDi107AXOB0d/8+qjhFREQymRJ0EZFaIso2arESe2/cgrnzF3Ds5/lcO340DUo2waGHBmPO27SJJDaptHVAb3dfbWb1gA/N7A2Czixj3X2ImQ0EBgIDogxUREQkU6nEXUREkq7/+X2Z9XYeUz/5kAumjOWO95+gQckmntmpDeMHD1ZyngE8sDq8Wi/8ceBkYFS4fBRwSuqjExERqRmUoIuISNLl5ubSqkkdSuZ8yusLv2J1Vl3u+/VZPH3pXTyQ93TU4UklmVmWmU0FlgLvuPvHwM7uvggg/L1TOdv2M7NJZjZp2bJlKYtZREQkk6jEXUREkibWWu2HmTP5YuFielxyD6122onrVv/Aj023p/mmjSlt9Sbbxt03Ad3MrDkwxsz2qsK2I4ARAN27d/fkRCgiIpLZdAZdRESSItZa7cA1DXlp8iecWrch0yZPYPny5fzYdHsgta3eJHHcvRh4HzgOWGJmbQDC30uji0xERCSzKUEXEZGk+M/Do7hm5VqufP5+Gqz/ieObt2DNtxOZMWViJK3eZNuYWavwzDlm1gg4GvgaeAU4N1ztXODlSAIUERGpAVTiLiKSQWIl4wWFQau0/uf3jWxm9gqtWMHl/32Zg79fwcasLJ4+8wre6/179p8xicnP3Mv0hR+lvNWbbLM2wCgzyyL4gv9Zd3/NzCYAz5rZBcA84LQogxQREclkStBFRDJErGS8dY8+dO2VQ3FRAQOHDmMIpFeS+8UXcMopHPz9Cn5osh3/uewOvt19fwAaNWvOUUf04ulRD0ccpFSVu08D9itj+XLgqNRHJCIiUvOoxF1EJEMMH5lH6x59aJHdhTpZdWmR3YXWPfowfGRe1KH9rKQEzjgD5sxh1W67cc6BhzGxcTOVtIuIiIhUghJ0EZEMUVA4j+Ztc7ZY1rxtDgWFaTQLep06kJcHF15Is6lTueKma2gwaxzT8wbRYNY4lbSLiIiIVEAl7iIiGSKnYweKiwpokd1l87JUzYJe4dj34mJ46SX405+C6/vvDw89BASl90rIRURERCpHZ9BFRDJE//P7snjCGFbMn5nSkvHY2Pd1nXvTte9g1nXuzcChw8jPz4fp0+Ggg+C88+CZZ5Iah4iIiEhNpzPoIiIZIjc3lyEEY9Gnj52XslnQ48e+A+HvPnx60y3kTvoYVq+GffcNEnURERERqTYl6CIiaaaicvIoSsYLCufRtdfPY9+tpIRzPx3LKe+PDRb84Q/wyCPQpElK4xIRERGpaVTiLiKSRiosJ49IbOw7QMO1q7nkvms45dWRlJjB0KEwerSScxEREZEEUIIuIpJG0rGVWvzYd1u/njaFX7Oybj2+HDoUrrkGzCKLTURERKQmUYm7iEgaKV1ODkErteljU99KLb7UvkmDuqyc8AxFa9Zy1+GHcdrpv+Pgs89OeUwiIiIiNZkSdBGRNBJlK7V4sVL71oecwjUrx1NvyTxub16fOwZfobZpIiIiIkmiEncRkTQSVSu10oaPzKPT/r/h+ldHcupLIzhh4lsctMsBkZbai4iIiNR0OoMuIpJGomqlVtr6r7/m3++Oo31RAWsaNeGhi29h5V6HUJA3LqVxiIiIiNQmStBFRFKsojZqEE0rtS289RaPT/2UpuvXU9SmE8Muu5MlbTpSPH9mykvtRURERGoTlbiLiKRQOrZR28KLL8Lxx9N0/XrG79SGq867nkU7tYus1F5ERESkNtEZdBGRFIpvowaEv4M2amkx+Vrv3tClC5x5Jt6rFyWPPcn0/z0bWam9iIiISG2iBF1EJIWiaqNWYVn9vHnQujXUrw/Nm8OUKdC4MblA7pFHJjUuEREREfmZStxFRFIo1kYtXrLbqFVYVj92LOy3H/z1rz9v0Lhx0mIRERERkfIpQRcRSaEo2qjFl9XXyapLi+wutD7kFAqvGgDHHgsrVsD8+bBuXdJiEBEREZGtU4m7iEgKRdFGrXRZfb31P3H1G3kcOunjYMH118PgwZCVlbQYRERERGTrlKCLiCRBRWO+U91GLVZW3yK7Cy2WL+aS+66hU+HX/FS3Lg1Hj4bf/z5lsYiIiIhI+VTiLiKSYOnWSi2+rP7El0bQqfBrFjRqwhcjRig5FxEREUkjStBFRBKszDHfPYJWalHIzc1lyIBLaTBrHIP8R97ebQ8KnxnNgeedF0k8IiIiIlI2lbiLiCRYVK3U4sVK7BcWFHDpqmLaDL2dp0c9nLLHFxEREZGqS9oZdDMbaWZLzezLuGU3mdlCM5sa/hwfd9u1ZjbLzL4xs18nKy4RkWSLopVavFiJfdNW+zJq/iL+MHUKyy/sH1mJvYiIiIhUTjJL3B8Djitj+T/dvVv48zqAmXUFzgD2DLd5wMw0nbCIZKQoWqnFGz4yjyPaduXuh25il7kz+G7HNow/4YLISuxFREREpHKSVuLu7uPNrFMlVz8ZeNrd1wEFZjYLOAiYkKz4RES2xdZmaU91K7V43SZ8xFVzZlJ300Zm/Ko7/+l/GysbN6Ug7/2UPL6IiIiIVE8UY9AvNbNzgEnAle7+PdAOmBi3zoJw2S+YWT+gH0CHDqkpFxURiRcrIW/dow9de+VQXFTAwKHDGAKRtVIDYONGuOQSBs6cAcDbx57Jc6dfRklWXYrnz0xZib2IiIiIVE+qZ3EfDuwKdAMWAXeHy62Mdb2sO3D3Ee7e3d27t2rVKilBiohUJN1mad8sKwt++IGSevUYvM+BDD/sBDZCykvsRURERKR6Upqgu/sSd9/k7iXAQwRl7BCcMc+OW7U9UJTK2EREKqugcB7N2/5ylvaCwtTN0r6FkpLgtxk88gh1PvmEI/59Jw1mjWN63iAazBqX0hJ7EREREamelJa4m1kbd18UXu0DxGZ4fwV4yszuAdoCXYBPUhmbiEhlxWZpb5HdZfOyZM7SXtF4dx55BB56CMaNg8aNoUkT6NaNXFBCLiIiIpJhktlmbTTBJG+7m9kCM7sAuMPMvjCzacCRwN8B3P0r4FlgOvAmcIm7b0pWbCIi2yKVs7THxruv69ybrn0Hs65zbwYOHcb4d9+FSy6BCy+Ejz+G559P+GOLiIiISGolcxb3M8tY/EgF698K3JqseEREEiWVs7THj3cHaJHdhe1X96bV2X+EpUugfn34z3/gnHMS/tgiIiIiklpRzOIuIpLxUjVLe0HhPHbec3smT/2cNWvX0n3lEv71xoO0+uE7aNsWXnwRDj446XGIiIiISPKlehZ3ERGpgqaNGzFt8gRKmrRk7waNePS5O2j1w3d82XwHmDxZybmIiIhIDaIz6CIiacxLNrLm24k0bpnN3JYdeKPzAfzw3Xye3H9v3m7dOurwRERERCSBlKCLiKSp/Px8ir78mpzdDmPmh89i61czYKe25JzUlx8+eSnq8EREREQkwZSgi4ikofz8fEZedwvvLiti7dp3+OP5d1P84w/8atdO2JoVNE9SSzcRERERiY7GoIuIpKFp/3cTIz79gPbrf2LlurU0+G4+9bdvxYwpE5PW0k1EREREoqUz6CIi6WTjRrj2Wi778H0APjj8RO486FiKPn2PVZ++TMmqZYx4/KGUzCAvIiIiIqmlBF1EarX8/HyGj8yjoDDoZ97//L7RJb8rVsAZZ8A777DRjJHHn8PHp/6FVmbk7nUwK+bPpMGscUrORURERGoolbiLSK2Vn5/PwKHDWNe5N137DmZd594MHDqM/Pz8aAJ69VV45x1o1Yov772XR0t+ZMWCWZRs2siK+TNV2i6RMrNsM3vPzGaY2Vdm9rdw+U1mttDMpoY/x0cdq4iISKbSGXQRqbWGj8yjdY8+tMjuAhD+7sPwkXnRnKU+5xxYvBjOOotu2dkM2Xdfho/MY/rY4Oz+kAGX6uy5RGkjcKW7TzGzZsBkM3snvO2f7n5XhLGJiIjUCErQRaTWKiicR9deOVssa942h+lj5yX0ccoto9+0CW65Bc48E3bfHcxgwIDN2+Xm5iohl7Th7ouAReHlVWY2A2gXbVQiIiI1i0rcRaTWyunYgeKigi2WFRcVkJPAFmblldF/+NprcOKJMHgwnHpqkKyLZAgz6wTsB3wcLrrUzKaZ2Ugz26GcbfqZ2SQzm7Rs2bJUhSoiIpJRlKCLSK3V//y+LJ4whhXzZyZtnHd8GX2drLq0yO5C910PZNezzoY33oAdd4R//QuyshL2mCLJZGZNgReAy919JTAc2BXoRnCG/e6ytnP3Ee7e3d27t2rVKlXhioiIZBSVuItIrZWbm8sQSOo479Jl9PtNeZ8LHhpMo3VrYN99YcwYyMmp4B5E0oeZ1SNIzp909xcB3H1J3O0PAa9FFJ6IiEjGU4IuIjXa1tqoJXucd6yMvkV2F3776kh+9+J/APioUw6H/u9/0KRJ0h5bJJHMzIBHgBnufk/c8jbh+HSAPsCXUcQnIiJSE6jEXURqrHRooxZfRl+8XQs2mTFs973Z8OhIJeeSaXoCfYHepVqq3WFmX5jZNOBI4O+RRikiIpLBdAZdRGqsdGijlnvIIQwZEMTyYOE8vjzxd5x8xWWanV0yjrt/CFgZN72e6lhERERqKiXoIlJjpaqNWrz4kvpTs+Bv0z4j9733yB31cNIeU0RERERqBpW4i0iNlYo2avFiJfXrdzmCATt04qr33qXBd9+x4Oabk/J4IiIiIlKzKEEXkRorFW3U4g0fmUen/Y/j+ldH8ruXHgLgiaNO56qGzZLyeCIiIiJSs6jEXUQyXnkztaeijVq8DV9/zb/eHUf7ogLWNGrKQxffzNS9DqEgb1BSHk9EREREahYl6CKS0WJl5a179KFrrxyKiwoYOHQYQ/i5hVpKJmRbu5aHvviMFmvXUNQ2h2GX3cGS1h0pnj8zaSX1IiIiIlKzqMRdRDJa/EztdbLq0iK7C617BDO1p1SjRiz5++Xk79SWq/50HYtatUt6Sb2IiIiI1CxK0EUkoxUUzqN521/O1F5QmLyZ2jf78Uf44IPNV391663wzJOULJjI9LxBNJg1Lqkl9SIiIiJSs6jEXUQyWmym9livc0jsTO3ljW+noABOOQVmzoSPPoJu3QDIPeIIco84IiGPLSIiIiK1i86gi0hGS+ZM7bHx7es696Zr38Gs69ybgUOH8fndd0P37jBtGrRvDw0aJGBPRERERKS20xl0EcloyZypPX58O0CL9p05qaQBe199NbjDb38LTzwBzZtv82OJiIiIiChBF5G0V26ZeShZM7UXFM6ja69gfHu99T9x7qO30WPim8GN118PN98MdVSIJCIiIiKJoU+WIpLWyiszz8/PT/pjx8a3A7RcVsT+U95nbf0G/DO3N/zjH0rORURERCSh9OlSRNJalG3U4se3L2zdgbtOu4SLDurF/oNvTPpji4iIiEjtoxJ3EUlr8WXmMc3b5jB9bHLaqG0up59byJ/XrmZwl10YOWsc08fOY23HDvT/x/VqmyYiIiIiSaEEXUTSWrLbqMWLldNnd/8td89axGGfTmTd5E9o9swz9Pj97xP+eCIiIiIi8VTiLiJpLZlt1EobPjKPPbv2YsgTd3LYR6+zrn4Dhp36F/716psJfywRERERkdKSdgbdzEYCJwBL3X2vcNmdwInAemA2cJ67F5tZJ2AG8E24+UR3/3OyYhORzJHMNmqlbTftc+6c/SLbr/qeZS3bMOyyO5nXbhcK8gYl/LFEREREREpLZon7Y8Aw4PG4Ze8A17r7RjMbClwLDAhvm+3u3ZIYj4iksYpaqSWrjdoWRo/mgc8nU9edGb/qzn/638bqZs0pnj8zKeX0IiIiIiKlJa3E3d3HAytKLXvb3TeGVycC7ZP1+CKSOaJspbZZt27QqBGjO3Xh/07/KysbN01qOb2IiIiISGlRjkE/H3gj7nqOmX1mZvlmdnhUQYlI6kXWSu2HH36+/KtfUffbb2n72EPUK8hnet4gGswal7RyehERERGR0iKZxd3Mrgc2Ak+GixYBHdx9uZkdALxkZnu6+8oytu0H9APo0EFlpyI1QTJbqZVbOj9hApx6KgwaBBdfHKzcrh257dopIRcRERGRSKT8DLqZnUswedzZ7u4A7r7O3ZeHlycTTCC3W1nbu/sId+/u7t1btWqVqrBFJIlirdTiJaKVWnml899cfTXk5sKiRfDCCxD8KxIRERERiVRKE3QzO45gUriT3H1N3PJWZpYVXt4F6ALMSWVsIhKdZLVSK10636pNJ25cXszud90FGzbAZZfBf/8LZgnaExERERGR6ktmm7XRwBFASzNbAAwimLW9AfCOBR+IY+3UegE3m9lGYBPwZ3dfUeYdi0iNk6xWavGl89v9sJz+9w9kt5mfs96M+o88Auedl4DoRUREREQSI2kJurufWcbiR8pZ9wXghWTFIiLRq6iNGiSnlVqsdL5FdhfOf3gwu838nO+224F/HnY4tyo5FxEREZE0E+Us7iJSS0TVRi2+dP7JM//OpN26cW73nhx7zRVJfVwRERERkepQgi4iSRdJG7UNG8hduJAh11xCg1njeO/th7nrkAO45sarNEu7iIiIiKSlSNqsiUjtksw2avFiZfTfz5zF3QXfstfiReT++9/kjno4oY8jIiIiIpIMOoMuIkmXrDZq8WJl9G2b7MKT33zNXosX8V2DhnxWR//mRERERCQz6JOriCRdstqoxRs+Mo/TmuzE7Y/cTMsVS5i9y15cc9ldDP3ks4Q9hoiIiIhIMqnEXUQSpryZ2pPVRm2zjRs5cdy7nL2gEIAPDj+RJ/oOwOvUoeDTlxPzGCIiIiIiSaYEXUQSIlZi3rpHH7r2yqG4qICBQ4cxhJ9bqCVtcrb16znsx1VsrJPF02dfyXtHngpmFM+fmdAyehERERGRZFKJu4gkRCQztcc0bsziB+7nsgMP44Uu+1JSsikpZfQiIiIiIsmkBF1EEqKgcB7N2/5ypvaCwsTO1L7Z88/DRReBOwAHn3EGZwwdTINZ45ieN4gGs8YltoxeRERERCTJVOIuIgkRm6m9RXaXzcu2dab2Mse0H3YY3HAD3H57sNIpp8BvfwuQ3DJ6EREREZEk0xl0EUmIRM/UHhvTvq5zb7r2Hcy6zr259R/3sLxnzyA5z8qCe++F449P7I6IiIiIiEREZ9BFJCESPVN7/Jh2gL3q1KH/lI/ZccUS2HFHePZZ6N07gXsgUnuY2V7u/mXUcYiIiMiWlKCLSKWV10YtJpEl5gWF8+jaKxjTnjPnK6668xIa/rSGb5s0ZbdJk6BTp4Q8jkgt9R8zqw88Bjzl7sXRhiMiIiKgEncRqaSySs4HDh1Gfn5+Uh4vNqYdYEH7XVncugMf7N2Df5x8qpJzkW3k7ocBZwPZwCQze8rMjok4LBERkVpPCbqIVEqq26hd+off8cMHz7Fi/kzWZdXl+rOu5Jp2bbmg33lJeTyR2sbdZwL/BwwAcoF/m9nXZva7aCMTERGpvVTiLiKVEl9yHtO8bQ7TxyamjVp8+fyhzbfjH599yjOdOnHZzLFMHzs/GNM+8DLN0i6SAGa2D3Ae8FvgHeBEd59iZm2BCcCLZWyTDTwOtAZKgBHu/i8zawE8A3QC5gKnu/v3qdgPERGRmkYJuohUSjLaqMXEyudb9+jDmdsXcdGIG2mybi2elcXTL74YTAonIok0DHgIuM7d18YWunuRmf1fOdtsBK4ME/lmwGQzewf4EzDW3YeY2UBgIMFZeREREakilbiLSKUkuo1avOEj82hz8Mmc89l4/jrsGpqsW8tHex7EJYccruRcJDmOJ5gcbi2AmdUxs8YA7l7muBV3X+TuU8LLq4AZQDvgZGBUuNoo4JTkhi4iIlJz6Qy6iFRKotuoxVsyew53fjmb7lPep8SMF079C68ddzZfP3HTNt+3iJTpXeBoYHV4vTHwNnBoZTY2s07AfsDHwM7uvgiCJN7Mdkp4tCIiIrWEEnQR2UJFrdQS2UYt3iWriuk+7TPWNGrKiItv4Yt9e1I8f2ZCyudFpEwN3T2WnOPuq2Nn0LfGzJoCLwCXu/tKM6vUA5pZP6AfQIcO+tsWEREpy1ZL3M2sd2UP2iKS2VLdSi1mp7uG8t92Hbn6opv4fK+DE1o+LyJl+tHM9o9dMbMDgLUVrB9brx5Bcv6ku8cmkltiZm3C29sAS8va1t1HuHt3d+/eqlWrbd4BERGRmqgyY9D/BEw1swlmdoeZnWhmOyQ5LhGJQMpaqbnDf/4DP/wAQK9jjqHpk6NYXjyD6XmDaDBrXMLK50WkTJcDz5nZB2b2AcEs7JdWtIEFp8ofAWa4+z1xN70CnBtePhd4OfHhioiI1A5bLXF393MAwtYrvwfuB9pWZlsRySyJbqVWZrl89+5w/vnw7LPw5pswZgyYJa18XkR+yd0/NbM9gN0BA7529w1b2awn0Bf4wsymhsuuA4YAz5rZBcA84LTkRC0iIlLzbTXJNrM/AocDewPfEbRm+SDJcYlIBBLZSi2+dVrXXjkUFxXw70FDOGDBTJrOng3NmgWJeiXHr4pIwh1I0Lu8LrCfmeHuj5e3srt/SJDMl+WoxIcnIiJS+1TmLPi9wGzgP8B77j43mQGJSHT6n9+XgUOHAX1o3jZIqhdPGMOQARVWvpYpvlweoOfK77n4kw9punY17LYbvPwy7LFHgvdARCrDzPKAXYGpwKZwsQPlJugiIiKSfJUpcW9pZnsCvYBbzawL8I27a/YmkRomka3UNpfLu3Ps209x2jP3UcdL+LBFSw775BPYfvvE74CIVFZ3oKu7e9SBiIiIyM8qU+K+HdAB6EhQCrc9UJLcsEQkWSpqowaJa6UWXy7fcmkRdbyEZ3NPYUyHFhym5Fwkal8CrYFFUQciIiIiP6tMifuHcT/D3H1BckMSkWQpa1z4wKHDGAIJn6Ct/3l/ZOAd9wN9GH36ZeRnd+adpTMZcsE5CX0cEamWlsB0M/sEWBdb6O4nRReSiIiIVKbEfZ/YZTOrY2bbufvK5IYlIslQelx48Dtoo5bQBP3998m99lruuv567nvuJb4YO4/V21AuLyIJd1PUAYiIiMgvVabE/SngzwSTyEwGtjeze9z9zmQHJyKJleg2ajGby+bnFtJ/7WrOnfwJVlJCz0mT6Dnq4W26bxFJPHfPN7OOQBd3f9fMGgNZUcclIiJS29WpxDpdwzPmpwCvE4xH1wRxIhkoNi48XnXbqMXEyuZLOh7G3Rvr86dPJ2IlJcw780y44YZtDVlEksDMLgKeBx4MF7UDXoosIBEREQEql6DXM7N6BAn6y+6+gaAVi4hkmP7n92XxhDGsmD+Tkk0bWTF/JosnjKH/+dX/zm34yDz27NqLIU/cyWEfvc66+g2567RLuaZeY8jSCTmRNHUJ0BNYCeDuM4GdIo1IREREKjVJ3IPAXOBzYHxYEqcx6CJprLyZ2hPZRi1mxaxZPPjSGLZfuYJlLdsw7LI7mdduFwryBiVuh0Qk0da5+3ozA8DM6qIv30VERCJXmUni/g38O3bdzOYBR8ZdP9fdR5XezsxGAicAS919r3BZC+AZgnZtc4HT3f378LZrgQsIxrr/1d3fqvZeidRiW5upPVFt1GJadO7M+zSmS/F3/Kf/rfzYtDnF82duU9m8iCRdvpldBzQys2OAvwCvRhyTiIhIrVeZEvcteGBj3KK/lbPqY8BxpZYNBMa6exdgbHgdM+sKnAHsGW7zgJmpNlakGuJnaq+TVZcW2V1o3SOYqT1h1q2DOXOAoGz+zmaNuOG0y1jVqGlCyuZFJOkGAsuAL4CLCeaY+b9IIxIREZFKlbhvjZW10N3Hm1mnUotPBo4IL48C3gcGhMufdvd1QIGZzQIOAiYkID6RWiVZM7VvVlQEp54a/J40idzcXG4lLJt/Py8hZfMiklzuXgI8FP6IiIhImkhEgl6VMWs7u/siAHdfZGaxCWnaARPj1lsQLhORKorN1B7rdQ7Vm6m9zHHs9esHyfmiRZCdDUuXQqtWCS+bF5HkMrMCyjh+u/suEYQjIiIioaSdQU/AfZSZ+JtZP6AfQIcOGuMqUlr/8/sycOgwoA/N2wZj0BdPGMOQAZdW+j7KGsf+v0uv5PCvP6fOxo2QmwvPPgs7adJnkQzVPe5yQ+A0oEVEsYiIiEgoEQn6/6qw7hIzaxOePW8DLA2XLwCy49ZrDxSVdQfuPgIYAdC9e3fNOCtSSiJmao8fx561cQN/fe9FjvxycnDjZZfB3XdDvXrJ2QERSTp3X15q0b1m9iFwYxTxiIiISGCrCbqZXVHG4h+Aye4+1d0rf1oOXgHOBYaEv1+OW/6Umd0DtAW6AJ9U4X5Fap3yWqkB21xyHj+OffdvpnDkey+woW59bt+1Czf++99b2VpE0p2Z7R93tQ7BGfVmEYUjIiIiocqcQe8e/sTar/wW+BT4s5k95+53lLWRmY0mmBCupZktAAYRJObPmtkFwDyCkjrc/SszexaYDmwELnH3TdXeK5Eabmut1LZV/Dj26XsezLOn/5VJzVsy76fCbQ9eRNLB3XGXNxK2Po0mFBEREYmpTIK+I7C/u68GMLNBwPNAL2AyUGaC7u5nlnN/R5Wz/q3ArZWIR6TWiy9BB8LfQSu1RCToN7VtxZ1vPMKK31xA87Y5jN7r4CqPYxeR9OXuR0Ydg4iIiPxSZRL0DsD6uOsbgI7uvtbM1iUnLBGpSCJbqcWXynfObs/QtSvZ44UXeKBlS/7c8U2mj12s1mkiNUw5w9c2c/d7UhWLiIiI/KwyCfpTwEQzi40XPxEYbWZNCErSRSTFEtlKLVYqf/B+zbnoX1fRfu4MSurWpcFtt/HoRRclOnQRSQ/dgQMJ5oCB4Ng+HpgfWUQiIiKy9QTd3W8xs9eBwwjaof3Z3SeFN5+dzOBEpGyJaKUGP5fKd9u0iUv/cQE7Ll/MiqbNufeww7hZyblITdaSYPjaKgAzuwl4zt0vjDQqERGRWq5OJddrBKx093uBQjPL2cr6IpJEubm5DBlwKQ1mjWN63iAazBpXrRL0gsJ5HLtgNtfedhE7Ll/M7F324pabRvHWWo1eEanhSg9fWw90iiYUERERialMm7VBBKVwuwOPAvWAJ4CeyQ1NpHarqI0abHsrNQhL5Vd9T/0N6xh/+Ek82fcali4urHKpvIhknDzgEzMbAzjQB3g82pBERESkMmPQ+wD7AVMA3L3IzNQrVSSJkt1GjU2bICtrc6n88otvYXn33hQvmqvZ2kVqAXe/1czeAA4PF53n7p9FGZOIiIhUrsR9vbs7wTfshJPDiUgSxbdRq5NVlxbZXWjdI2ijts2mTYO99oKPPtpcKr9g7VymP3FTtUvlRSQjNSYYvvYvYIGGr4mIiESvwjPoZmbAa2b2INDczC4CzgceSkVwIrXVtrZRK7c8/tln4bzzYM0auP12ePXVhJTKi0hm0fA1ERGR9FThGfTwzPkpwPPACwQH8hvd/b7khyZSe8XaqMWrbBu1WHn8us696dp3MOs69+a6Ifcx76yz4A9/CJLzvn2DZF1Eaqs+wEnAjxAMXwM0fE1ERCRilSlxnwAUu/vV7n6Vu7+T7KBEarv+5/dl8YQxrJg/k5JNG1kxfyaLJ4yh//l9t7pt6fL49i125r5ZM+kwejRkZcG998KoUdCoUfJ3RETSlYaviYiIpKHKTBJ3JHCxmRUSftMO4O77JC0qkVouNzeXIQTJ9vSxQZl6ZceGb1Ee784Vd11GztwZFNetR/O33oTevZMbvIhkgmc1fE1ERCT9VCZB/03SoxCppSpqpVbdseGx8vgW2V3AjJf6XMxJT9/LvT0O4j4l5yK1Xji/zDPAHsBKfh6+pgo5ERGRiG01QXf3wlQEIlLbJKuVWv8/nU3edbew/PgLad42h/E7tOL5fQ/gtr/+JXHBi0jGcnc3s5fc/QBASbmIiEgaqcwZdBFJgvix4kD4O2ilVu0E/YcfyL3nHnp9ks8t2zXiv+s2kNOxA7cNvEwztYtIvIlmdqC7fxp1ICIiIvIzJegiEdnWVmoxsTL5khkz+Oc3X9Fu5Q/YDjtw49V/58ajj05kyCJScxwJ/NnM5hLML2MEJ9c1v4yIiEiElKCLRGSLseKhyrZSi4mVyZ+wQ0eu+GIqjX5aw6xm27N82DAOVnIuIqWYWQd3n4fmlxEREUlLlWmzJiJJsC2t1GL+88jjXLYOrn/qbhr9tIZJ3Xtzw1/v4Z9vjUti5CKSwV6CzfPL3OPuhfE/0YYmIiIiOoMukkRbm6W9uq3UYlbOnMlJX3xOiRljftef1397Lg1LNjH9w6eTtEcikuEs7vIukUUhIiIiZVKCLpIklZmlvbqt1GKa7bYbd+x+GC122Ikv9u0JVL1MXkRqFS/nsoiIiKQBlbiLJEn8LO11surSIrsLrXsEs7RvkzffhPvvB4Iy+XeWziS/xU7VLpMXkVplXzNbaWargH3CyyvNbJWZrYw6OBERkdpOZ9BFkiRRs7Rv5g5Dh8J114EZHHJIQsrkRaT2cPesqGMQERGR8ilBF0mSbZmlvfTY9UvO/D2HjxwJzz0XrHDTTbDffsC2l8mLiIiIiEh6UIm7SJJUd5b22Nj1dZ1707XvYJq32Is2p58RJOfNmsHLL8ONN0Id/fmKiIiIiNQkOoMukiTVLT+PH7veeebn/PWhQTT5cSVF221P248nwh57pGYHRETimNlI4ARgqbvvFS67CbgIWBaudp27vx5NhCIiIplPCbrINtpaK7Wqlp/Hj11f0WJnNtXJYuo+h3JFs/qMU3IuItF5DBgGPF5q+T/d/a7UhyMiIlLzKEEX2QaVaaVWVbu1b0vxwjm06LAbK3ZszW3/9wjfrv2Rnea8n9DYRUSqwt3Hm1mnqOMQERGpyTSIVWQbJLyVWmEhD3z8P3795O2bx65/s24tiz5+Wa3TRCRdXWpm08xspJntUN5KZtbPzCaZ2aRly5aVt5qIiEitpgRdZBsUFM6jedtftlIrKKxcK7X8/HzOOPdCDj7iWG7+9fGs33dfms2axTlrV9L067eZnjeIBrPGqXWaiKSr4cCuQDdgEXB3eSu6+wh37+7u3Vu1apWi8ERERDKLStxFtsG2tlIbOHQYrQ85hb+t/5Q/PHsfWSUlrDjoIFq8+SZ5O5R7IkpEJC24+5LYZTN7CHgtwnBEREQyns6gi2yD6rZSg6A8vkP333LVW09x1tP/IqukhBcOP5FLdtsTlJyLSAYwszZxV/sAX0YVi4iISE2gM+gi26C6rdQgKI8fUvgyPT96nXX1GzLyghv45IAjmZM3KPmBi4hUkZmNBo4AWprZAmAQcISZdQMcmAtcHFV8IiIiNYESdJGtqKiNGlSvlRoE5fF5O+1H+4VzeKLvNSzosBvF82dWqjxeRCTV3P3MMhY/kvJAREREajCVuItUIDZOfF3n3nTtO5h1nXszcOgw8vPzq3eH7vDaa1BSQv/z+zLjq/e5pu81zGu3S5XK40VEREREpOZRgi5SgYS2UVu3Di66CE48EQYPDsrjB1xKg9nvabZ2ERERERFJfYm7me0OPBO3aBfgRqA5cBEQa456nbu/ntroRLZUUDiPrr1+2UZt+tjy26iVWRLfpQuceipMnAgNG8JuuwHVL48XEREREZGaJ+UJurt/Q9AvFTPLAhYCY4DzgH+6+12pjkmkPFVto7a5dVqPPnTtlUNxUQFPDBzMId9+ToMVK6BDBxgzBvbfP1W7ICIiIiIiGSLqEvejgNnuXhhxHCJlqmobtdIl8afM+YoHPh0fJOdHHAGTJik5FxERERGRMkWdoJ8BjI67fqmZTTOzkWZWZiNoM+tnZpPMbNKyZcvKWkUkYTaPE581rlLjxAsK59G8bVASbyWb6PHR69TbtIln2mXD229Dq1apDF9ERERERDJIZG3WzKw+cBJwbbhoOHALQS/VW4C7gfNLb+fuI4ARAN27d/eUBCs1XkWt1KoyTjy+JN7rZDH8L7eT/eGrfNJ4HX+oVy+ZuyAiIiIiIhkuyjPovwGmuPsSAHdf4u6b3L0EeAg4KMLYpBZJZCu1a3p054IHr6O48BtKNm1k7soVPPfjUrVOExERERGRrYrsDDpwJnHl7WbWxt0XhVf7AF9GEpXUOvHjxoHwd9BKrUozrD/2GPtffjn7r1vHktcfYESjpuR07KDWaSIiIiIiUimRJOhm1hg4Brg4bvEdZtaNoMR9bqnbRJKmOq3U4Oey+HkFc7lh2SJ+8/X04Ib+/bng3nu5oH79ZIUsIiIiIiI1UCQJuruvAXYstUw1wBKJqrZSg5/L4nfb5yhGTpzCHt9OZ4MZc668kt3vvDMVYYuIiIiISA0T9SzuIpGrais1CMri9/7VYdzz8GD2+PYzipu35IYLBjFo6fcpjFxERERERGqSKMegi6TM1mZpH0KQdE8fO69S48YLCuexV89zWbJzNsXNW/LAJUNZsd0OFOQNStEeiYiIiIhITaMEXWq8WDl66x596Norh+KiAgYOHcYQqHortY0b4ccfyenYgRVL5vPAJUPYUK8BG+vVp3j+zArL4kVERERERCqiEnep8eJnaa+TVZcW2V1o3SOYpb1Kli+H3/wG+vSh/zlnsnjCGBYuX8z6OnUqVRYvIiIiIiJSESXoUuMVFM6jedtfztJeUFjxLO1b+PxzOPBAePdd+OorcrOzGTLgUhrMGsf0vEE0mDVO7dRERERERGSbqMRdaryqztJeerz6jTnt6XrnnbBmDXTvDi++CNnZ5O62mxJyERERERFJGJ1BlxqvKrO0x8arr+vcmz3PvpHT5yyl6+DBQXJ+zjkwfjxkZ0ewFyIiIiIiUtPpDLrUeFWZpT1+vHrPD17ldx++yqY6dXjigAM597HHwCzl8YuIiIiISO2gBF1qjK21UqtMOXpB4Ty69grGq3/U83h+NWMS43sez4ufvsK5Ss5FRERERCSJVOIuNUJ8aXrXvoNZ17k3A4cOIz8/v0r38/s6jn87FQCvk8XD/QYzcbsWap8mIiIiIiJJpwRdaoRtbqVWUgI33sjV773L5Q/dwA9zZ2x1vLqIiIiIiEgiqcRdaoT40vSY5m1zmD627FZq8eXwXdu05q7CWew4YQLUqUOzM06n7px8pr//RIXj1UVERERERBJJCbrUCFVppRYrh2/dow+9uxiX/OtKdvxuERuaNaPeCy+w6zHH8HQqgxcREREREUEl7lJDVKWVWqwc/sjli7nx1oto/90i5u6czZVHHwfHHBNB9CIiIiIiIkrQpYbIzc1lyIBLaTBrHNPzBtFg1rhyS9MLCufRvG0OHefOoNFPP/LpgUdx+42P8fGK4tQHLiIiIiIiElKJu2SURLRSi5XDv3rShRS1zWHSgUezYsEszdQuIiIiIiKR0hl0yRjb3Ept5kw4+mj+duJxLJ4whuULZ/PJAUeyYsEszdQuIiIiIiKRU4IuGWObWqm98QYceCCMHUuPV16pdDm8iIiIiIhIqqjEXTJGZVqp/aIE/rw/kjtxIlx3HbjDKafA/feT26yZEnIREREREUkrStAlY2ytlVp8+7SuvXJYO3cGG8/sC4sXBCvffDNcfz3UUeGIiIiIiIikH2UqkjG21kotvgS+njt3PD6UoxYvYE29evDKK3DDDUrORUREREQkbekMumSM3NxchhAk4tPHBiXs8WPH40vgN9Wtx6cHHk299T/xt+z2PHviiRFGLiIiIiIisnVK0CWtVNRGDSpupZbTIZu60z+lZO8eALz+23N5fo8DqDP/o5TELiIiIiIisi1U7ytpY5vaqK1Zw7+KCrnjvqup88WEoAR+wSzmTnlD7dNERERERCQjKEGXtFHtNmqFhdCzJzuPHUuzull0mvaG2qeJiIiIiEjGUYm7pI3KtFGDLcvgf9ugLgM//oj6P/wAnTtT96WXuH7PPbk+lYGLiIiIiIgkgM6gS9qItVGLF99GDeLK4Hc9kr+16cr1775F/R9+YMVBB8Enn8Cee6Y6bBERERERkYRQgi5pY2tt1ODnMvi962RxxjP3kVVSwguHn8glu+0JO+wQYfQiIiIiIiLbRiXukjbKa6MGcMa5F1JQOI85BYX02LMPC3faidFnXcHK7XbgkwOOZE7eoGiDFxERERER2UZK0CWtlG6jFitpb92jDye3/oEvFj3ChMkT6HbQYYw7+nQAiufP3KIMXkREEs/MRgInAEvdfa9wWQvgGaATMBc43d2/jypGERGRTKcSd0lrw0fm0fqQUzh15udcc/dljJg3g+Zfvs+MKRPLLYMXEZGkeAw4rtSygcBYd+8CjA2vi4iISDXpDLqktQUFc7ltzjP0+vBVAD46ug9t9zqYT5+7j+kLP9pcBq9WaiIiyeXu482sU6nFJwNHhJdHAe8DA1IXlYiISM2iBF3SSnwLtf1b7ciIL6bQtfh71tdrwGPnXc/HPY6jwfyZHHVEL54e9XDU4YqI1HY7u/siAHdfZGY7lbeimfUD+gF06KBhSSIiImWJpMTdzOaa2RdmNtXMJoXLWpjZO2Y2M/ytKblrmc0t1Dr35oRDT+PWN9+ka/H3FDVoyLUX3MCEg45WSbuISIZy9xHu3t3du7dq1SrqcERERNJSlGPQj3T3bu7ePbyucWy1XKyFWovsLtT3ErZbu4ovOv2KSw7tycI1BUzPG0SDWeNU0i4ikj6WmFkbgPD30ojjERERyWjpVOKucWw1RHyZek7HDvQ/v2+lEuqCuYV07ZUDwLe7789d1zzArI6/omj0LXyscnYRkXT0CnAuMCT8/XK04YiIiGS2qM6gO/C2mU0Ox6RBqXFsQJnj2Mysn5lNMrNJy5YtS1G4UlnxZepd+w5mXefeDBw6jPz8/Io3XLyYx77+gl3fe3Hzopm77cfypfPVQk1EJA2Y2WhgArC7mS0wswsIEvNjzGwmcEx4XURERKopqgS9p7vvD/wGuMTMelV2Q41hS2/xZep1surSIrsLrXv0YfjIvPI3+uQT6N6dXy1dwpkvj6C48Bu1UBMRSTPufqa7t3H3eu7e3t0fcffl7n6Uu3cJf6+IOk4REZFMFkmC7u5F4e+lwBjgIDSOrUYoKJxH87Y5Wyxr3jaHgsJ5m6/n5+dzxrkXcvARxzK8Zy9KDjsMFi6Eww5jyeOPUW/O+xpvLiIiIiIitU7Kx6CbWROgjruvCi8fC9yMxrHVCDkdO1BcVECL7C6blxUXFWwuU4+VwLc76ET+seBVjsl/B4CFp5xCu2ee4dD69Tm0T59IYhcREREREYlSFGfQdwY+NLPPgU+A/7r7m2gcW43Q//y+LJ4whhXzZ5ZZph4rgb/6zSc5ZtzzbMyqy/0nX8iV2+0I9etHHL2IiIiIiEh0Un4G3d3nAPuWsXw5cFSq45HEys3NZQhBIj59bDCLe3yZekHhPLr2yuHdY/7ALrO/4KGLb2FmTlcK8gZFG7iIiIiIiEjE0qnNmmSQilqp5ebmlj1u/IsvNpfAz9l1b66//Xk21a1H8fyZmqldRERERKQWOvWsvsxbuLjK2xUUzGWfJMQTNSXoUmWxceSte/Sha68ciosKGDh0GEOg7MR840YYMADuuYf/u+UWLvpoDNCH5m1zKA5L4IcMuDTVuyEiIiIiIhGbt3Ax+5x3W5W3++ba05MQTfSiarMmGaxKrdSWL4fjjoN77oG6ddmrdWuGDLiUBrPGaaZ2ERERERGRODqDLlUWG0cer3nbHD5+6SvOOPfCzWXvV/XqQfd//APmzoWddoLnn4fDDyeXcs60i4iIiIiI1GI6gy5VFhtHHm/u9KksK17Jus696dp3MN3XNmKvfhcHyXn37jBpEhx+eDQBi4iIiIiIZAAl6FJlZbVSm/7Go+ye+ztaZHeh4caNnDf2ORqWbCJ/1y4wfjxkZ0cdtoiIiIiISFpTibtUWVmt1FrUd7r0PB6A9Q0acv+lQ9n126n8u+hLPm7UKNqARUREREREMoASdClTRW3U4Jet1K46+VS6Pv8A//vDXwEozOnKZ3XrkVN/VcpjFxERERERyURK0OUXqtxG7cUXGfr262T99BNFO7Zm9pG/o7ioQO3TREREREREqkBj0OUXKt1GraQEbrgBTj2VrJ9+YsnRR/OtL1P7NBERERERkWrQGXT5hfLaqE0fO29z6fvS2bO5s3A2ByyYD3XqwB13sPMVV/C4WURRi4iIiIiIZDadQZdfKKuNWnFRAU0bN2Lg0GHs0GJPnpw9hwMWzOeHevWZdscdcOWVoORcRERERESk2pSgyy+U1UZt8YQxeMlGWvfoQ/1d9qLuxg3Mb9+ZAZcM5bZpM6IOWUREREREJOOpxL0WK2+m9rLaqA25+i9ce9OtdGybw+qsutxz5X0U79CKdXXrUZD3etS7IiIiIiIikvGUoNdSW5upfYs2aitXwjnncP2yxTxcVECL7C4sbd0BgOL5M8np2CG6HREREREREakhVOJeS1V6pvZvv4VDDoGXX+bY+YVseO+pX5S+9z+/bzQ7ISIiIiIiUoMoQa+lCgrn0bztL2dqLyic9/OC11+Hgw6CGTOga1fqTZnC1YOupsGscWqlJiIiIiIikmAqca+lYjO1t8jusnnZ3OlTWbJ0KQfnHsPlq4o5Y+pkzB369IFRo6BZM3K7dFFCLiIiIiIikgQ6g15LlZ6pfc4Xk5j66sO0P+RErmy1G2d+Nglzp+D88+H556FZs6hDFhERERERqdF0Br2WKj1T+5KlS9nzsBPZvddJfPDjSg6aPI4nD/0tX2ws5uk6+h5HREREREQk2ZSg12DltVGLiZ+p/cL9DoKDj8GBNU224x83PMYmL6Egb1BE0YuIiIiISBROPasv8xYurtI2i4sW0rptuyo/VkHBXPap8lY1lxL0GmprbdQ2c4e772bE55N4a+QtPN//tmBxnToUz5+tFmoiIiIiIrXMvIWL2ee826q0zTfXns6xVdwmtp38TLXLNVSl2qitWQNnnw1XX00dd4pWLGTFvG/VQk1ERERERCQCOoNeQxUUzqNrry3bqG1qsD1j3/+Ag484loN23IHbpk2h2axZ0LQpPP44nVu0oMHIPKaPG0VOxw5qoSYiIiIiIpJCStBrqNJt1JYvX860yRNotFMnTu1+An8efh3N1qxmTbt2NH7rLdhzT3JBCbmIiIiIiEhEVOJeQ5VuozZjykTWfDuRvY76Hb3zX2K7NauZ0nkfLjvsSNhzz6jDFRERERERqfV0Br2GKt1GbUXBXA74w+W02WN/Hu24G7N33Zu3jvo9Xz15c9ShioiIiIiICErQM15FrdQ2t1GbP5+xRx3Dfxo1AeCnRk15+7iz+X7+TM3SLiIiIiIikiZU4p7BYq3U1nXuTde+g1nXuTcDhw4jPz//55XGj4cDDuComd9w4hO3by551yztIiIiIiIi6UUJegarsJWaO9x/Pxx1FCxbBsccw6733kmDWeOYnjeIBrPGaZZ2ERERERGRNKIS9wwW30pt+fLlzJ2/gB9/XM2a9/JZdMIJtHn99WDFq66C22+nZ9269DzxxAgjFhERERERkfIoQc9gsVZq3rgFM2bPpcEOrWm+ehXPrFhGm9dnsalBA7JGjoSzzoo6VBEREREREdkKlbhnsFgrtRlTJlJ/+1ZsLF7Cwmnv8GP7XVm6/Y5cf/RxSs5FREREREQyRMrPoJtZNvA40BooAUa4+7/M7CbgImBZuOp17v56quPLJLFWar8/5yKaNm5B1k7t6Nb7ZEZ32oO6P/3Ixy/dG3WIIiIiIiIiUklRlLhvBK509ylm1gyYbGbvhLf9093viiCmtFZhK7UePXiqYRa7/LCEO/9+JxvqN2QdsGjZQrVQExERERERySApL3F390XuPiW8vAqYAbRLdRyZosJWaosWwZFHcsy3X9N+yTx2/PhttVATERERERHJUJGOQTezTsB+wMfhokvNbJqZjTSzHcrZpp+ZTTKzScuWLStrlRqlvFZqb99xD3TvDh99BO3b8+UDDzB74yK1UBMRkZQzs7lm9oWZTTWzSVHHIyIikqkim8XdzJoCLwCXu/tKMxsO3AJ4+Ptu4PzS27n7CGAEQPfu3T11EUcj1kot1kZtzdq1nDF7Ev837tWg1/nhh8Nzz3HAzjvz9MUXRx2uiIjUXke6+3dRByEiIpLJIjmDbmb1CJLzJ939RQB3X+Lum9y9BHgIOCiK2NJNTscOzJ0+lRmz51LSpCW916/l5rGPU9+dhaecAu++CzvvHHWYIiIiIiIiso1SnqCbmQGPADPc/Z645W3iVusDfJnq2NJR//P7Mv2NRynZ8BP16jVkfKPtGN2yPUN6/pYrt9sR6tePOkQREREH3jazyWbWL+pgREREMlUUJe49gb7AF2Y2NVx2HXCmmXUjOMjPBWpNvXaFs7Tn5nLYxtUsn/o6MyY+R7MWrcm74P/Yucs+FOQNijhyERERAHq6e5GZ7QS8Y2Zfu/v4+BXCxL0fQIcO6jIiIiJSlpQn6O7+IWBl3FQre57HZmlv3aMPXXvlUFxUwMChwxhCkJzzxBOMnvMtRS1XM3TwE6xv0AiAFfNnqo2aiIikBXcvCn8vNbMxBMPUxpdap1bNISMiIlIdkc7iLuXP0v7gw6Pgyiuhb1/qb9rE5/Xq8l1RgdqoiYhIWjGzJmbWLHYZOBYNUxMREamWyGZxl0BZs7S3KVnPkJdfgFUroW5duO8+mu+xB1mPPsH0/CfJ6dhBbdRERCRd7AyMCaaYoS7wlLu/GW1IIiIimUkJesRis7QXrTUa7NCa/Tcs4s7HbyJ79UrW77AD9V9+GQ4/nFwg94gjIo5WRERkS+4+B9g36jhERERqApW4R6z0LO1dvxxP9uoVzGjZhst7/zrocy4iIiIiIiI1ns6gp1B5s7W3qO+s/yafBROf4/EddqbZb85h+knnMe3p26IOWURERERERFJECXqKlDdb+12rVjGyeDlP5J7BT/v1AoKZdTRLu4iIiIiISO2iBD1F4mdrB2iR3YUOS7qz61ln0XrVKhrmDeHmlm1o3jZI3hdPGMOQAZdGHLWIiIiIiIikihL0FInN1g6wfPlydnnvFW556xGabFzPqi5dWHfLLTR4/R2mj52nWdpFRERERERqISXoKZLTsQPFRQXQsDm/fvo++k8JOtC82KIN/87Zk8GtW/P0qIcjjlJERERERESiogQ9Rfqf35eBQ+7jpq+m8+v5M9hkxi3td+eTM//GDk23Y/jIPJ0xFxERERERqcWUoCdYeTO15+bmMgR46Xenc2BWXS7vegjfHf9H2uyxPyWbNjJ97LyoQxcREREREZEIKUFPoPJmar+7uJhDTz6Z3Nxchp9wIpe3OZB6e+xPm3C74qICzdguIiIiIiJSy9WJOoCaJH6m9jpZddmx3a789acSup12GkyfDgSl7jOnvcuK+TMp2bSRFfNnsnjCGPqf3zfi6EVERERERCRKOoOeQAWF89h5z+2ZPPVz7IcV3DN+NEfOmUoJwEcfQdeum0vdh4/M04ztIiIiIiIispkS9ARq2rgR0yZPYO8d2vCv/97PLsvm8UO9hty+bzeGXHjh5vViY9JFREREREREYpSgJ5CXbKTHpNd4cMG3bLd+LTNbtOWPO3ekyY47RB2aiIiIiIiIpDkl6NVU1mzt9Vf+yKPzZ9Bww3pe264F1+9xAG16Hsf3n7wUdbgiIiIiIiKS5pSgV0N5s7U3br49D554Ph3c+e8J59G9Th1WzJ9Jc83QLiIiIiIiIluhWdyrIX629p2XLyZ3xVJa9+iDl2zk6bXf8fh+vdjkJZqhXURERERERCpNZ9CrKD8/n7Hvf0Dz+ntx9JRPuf6th6m/aSPLr3uIt3/awB2DL9UM7SIiIiIiIlJlStCrIFba3qhVR/p9NZ4rJr5Mlpfw8Z6HMHv9T+R07KAZ2kVERERERKRaVOJeBcNH5tHhgON5fM33XD1hDFlewgM9T+PcfY6l4LO3VMouIiIiIiIi1aYz6BUoPVP7d5Mn88h74+k4fyZr6jfgis77MaZ4ISXzp/Lg4w/pzLmIiIiIiIhUmxL0cpQ1U/umse+x85L5LNkpm/v+eicb2u3CofNn0mDWOCXnIiIiIiIisk1U4l6O+Jna62TVpUV2FzYcexZntd2FKy64gYWtO2iWdhEREREREUkYJehliM3UPnPOAk4Z+lf2fvtZALr0PJ4ZOzRj08KPmZ43iAazxmmWdhEREREREUkIlbiXEitt33X7nXn4v/ez17J5fD/3C/rvdSjrNq1l33335elRD0cdpoiIiIiIiNQwStBDsQnhxr4/nmN368mwmW+ww08/Mn+7lvzt99fy1Vef0+L7rxgy4NKoQxUREZE4p57Vl3kLF1d5u8VFC2ndtl1KtuvQrjUvPJVX5ceqruo8J5kQY3Vfs+rum2LcUnVi1N/nL6Xy77O6z39BwVz2qfJW6W/O7NkcmHtMlbdL5XtECTpxE8IdcgoXvj2Om8flUa9kE5+070L/7N1Z8PELlKxaxgjN1C4iIpJ25i1czD7n3Vbl7b659nSOTdF20x69rsqPsy2q85xkQozVfc2qu2+KcUvViVF/n7+Uyr/PbXn+a6INm7xaz0cq3yNK0Pl5QrjzJo3jpMUFADx6yCkMO/A4uu2/Px00U7uIiIiIiIgkmSaJAwoK59G8bQ6fHnQ03zduxl927cYd+/+alWvXaqZ2ERERERERSQmdQQdyOnaguKiAOtlduO6e1ygsmMGPY19k7dK5NDjicM3ULiIiIiIiIkmnM+hA//P7snjCGFbMn8lPdevRoEkz2rXajucfH8HTox5Wci4iIiIiIiJJl3Zn0M3sOOBfQBbwsLsPSfZj5ubmMoRgLPr0sfPI6dhBZ81FREREREQkpdIqQTezLOB+4BhgAfCpmb3i7tOT/di5ublKyEVERERERCQy6VbifhAwy93nuPt64Gng5IhjEhEREREREUm6dEvQ2wHz464vCJdtZmb9zGySmU1atmxZSoMTERERERERSZa0KnEHrIxlvsUV9xHACIDu3bt7GeuLiIiIpJU5s2dzYO4xVd5ucdFCWrdtt/UVSykomMs+VdwmE2Ksrurum2LcUnViTGV81ZUJ7/1MeH9IYqRbgr4AyI673h4oiigWERERkYTYsMnZ57zbqrzdN9eezrHV3K6qMiHG6tqWfUuVmhpjKuOrrkx472fC+0MSI91K3D8FuphZjpnVB84AXok4JhEREREREZGkS6sz6O6+0cwuBd4iaLM20t2/ijgsERERERERkaRLqwQdwN1fB16POg4RERERERGRVEq3EncRERERERGRWkkJuoiIiIiIiEgaUIIuIiIi28TMjjOzb8xslpkNjDoeERGRTKUEXURERKrNzLKA+4HfAF2BM82sa7RRiYiIZCYl6CIiIrItDgJmufscd18PPA2cHHFMIiIiGcncPeoYqs3MlgGFVdysJfBdEsKJUk3bp5q2P1Dz9qmm7Q/UvH2qafsDNW+fErU/Hd29VQLup1rM7PfAce5+YXi9L3Cwu19aar1+QL/w6u7ANykNNHo17f2bjvQcJ5ee3+TTc5x86fQcl3n8Trs2a1VRnQ8kZjbJ3bsnI56o1LR9qmn7AzVvn2ra/kDN26eatj9Q8/apBu2PlbHsF9/+u/sIYETyw0lPNej1Tlt6jpNLz2/y6TlOvkx4jlXiLiIiIttiAZAdd709UBRRLCIiIhlNCbqIiIhsi0+BLmaWY2b1gTOAVyKOSUREJCNldIl7NdXE8rqatk81bX+g5u1TTdsfqHn7VNP2B2rePtWI/XH3jWZ2KfAWkAWMdPevIg4rHdWI1zvN6TlOLj2/yafnOPnS/jnO6EniRERERERERGoKlbiLiIiIiIiIpAEl6CIiIiIiIiJpoFYl6GZ2nJl9Y2azzGxg1PFUlZllm9l7ZjbDzL4ys7+Fy28ys4VmNjX8OT7qWKvCzOaa2Rdh7JPCZS3M7B0zmxn+3iHqOCvDzHaPex2mmtlKM7s8014jMxtpZkvN7Mu4ZeW+JmZ2bfh39Y2Z/TqaqMtXzv7caWZfm9k0MxtjZs3D5Z3MbG3ca/WfyAKvQDn7VO77LENfo2fi9mWumU0Nl6f9a1TB/+uM/TuSqivv/0x4m17vBDCz08K/sRIz6x63PO3/T2SK8p7j8Da9jxMs0z4zZgrLoDyw1oxBN7Ms4FvgGIKWMJ8CZ7r79EgDqwIzawO0cfcpZtYMmAycApwOrHb3u6KMr7rMbC7Q3d2/i1t2B7DC3YeEf0Q7uPuAqGKsjvA9txA4GDiPDHqNzKwXsBp43N33CpeV+ZqYWVdgNHAQ0BZ4F9jN3TdFFP4vlLM/xwLjwgmuhgKE+9MJeC22XroqZ59uooz3Waa+RqVuvxv4wd1vzoTXqIL/138iQ/+OpOoq+D+j1ztBzOxXQAnwIHCVu8e+6O9Emv+fyBQVPMd6HydBecdyqb5MywNr0xn0g4BZ7j7H3dcDTwMnRxxTlbj7InefEl5eBcwA2kUbVdKcDIwKL48i+GCbaY4CZrt7YdSBVJW7jwdWlFpc3mtyMvC0u69z9wJgFsHfW9ooa3/c/W133xhenUjQuzljlPMalScjX6MYMzOCLyJHpzSobVDB/+uM/TuSqqvg/4xe7wRx9xnu/k3UcdRkFTzHeh9LpsioPLA2JejtgPlx1xeQwclt+M3wfsDH4aJLwxK6kZYh5eBxHHjbzCabWb9w2c7uvgiCD7rATpFFV31nsGVCkcmvEZT/mtSEv63zgTfirueY2Wdmlm9mh0cVVDWV9T7L9NfocGCJu8+MW5Yxr1Gp/9c1+e9IKhb/f0avd2pkzP+JDKX3cfJk+mfGdJNR79XalKBbGcsysr7fzJoCLwCXu/tKYDiwK9ANWATcHV101dLT3fcHfgNcEpa6ZjQzqw+cBDwXLsr016giGf23ZWbXAxuBJ8NFi4AO7r4fcAXwlJltF1V8VVTe+yyjXyPgTLb8sitjXqMy/l+Xu2oZyzLpNaq1zOxdM/uyjJ+T49Yp/X9Gr3cVVOY5LkPG/J9IB9V8jvU+rqatPN81+TNjVDLqvVo36gBSaAGQHXe9PVAUUSzVZmb1CD7sPenuLwK4+5K42x8CXosovGpx96Lw91IzG0NQhrLEzNq4+6JwLOfSSIOsut8AU2KvTaa/RqHyXpOM/dsys3OBE4CjPJyQw93XAevCy5PNbDawGzApskArqYL3WSa/RnWB3wEHxJZlymtU1v9rauDfUW3n7kdXdHtZ/2fQ610lW3uOy9kmI/5PpIvqPMfofVxtlX2+M/gzY7rJqPdqbTqD/inQxcxywrObZwCvRBxTlYTjMB8BZrj7PXHL28St1gf4svS26crMmoQTKGFmTYBjCeJ/BTg3XO1c4OVoIqy2Lc74ZfJrFKe81+QV4Awza2BmOUAX4JMI4qsSMzsOGACc5O5r4pa3CicTwcx2IdifOdFEWTUVvM8y8jUKHQ187e4LYgsy4TUq7/81NezvSCpW3v8Z9HonXSb8n6gB9D5OghrymTHdZFQeWGvOoIczqF4KvAVkASPd/auIw6qqnkBf4AsL2w0B1wFnmlk3glKNucDFUQRXTTsDY4LPstQFnnL3N83sU+BZM7sAmAecFmGMVWJmjQlmiYx/He7IpNfIzEYDRwAtzWwBMAgYQhmvibt/ZWbPAtMJSjgvSbcZXMvZn2uBBsA74ftvorv/GegF3GxmG4FNwJ/dvbKTsaVMOft0RFnvs0x9jdz9EX45lwNkxmtU3v/rjP07kmoZRhn/Z/R6J46Z9QHuA1oB/zWzqe7+azLj/0RGKO851vs4aTLqM2MmyLQ8sNa0WRMRERERERFJZ7WpxF1EREREREQkbSlBFxEREREREUkDStBFRERERERE0oASdBEREREREZE0oARdREREREREJA0oQRcRERERERFJA0rQRSShzOx9M+sedRwiIlK7mdkmM5tqZl+Z2edmdoWZ1Qlv625m/w4vNzCzd8N1/2Bmh4fbTDWzRtHuRdksMM7MtkviY9Sa47mZXWpm50UdhwhA3agDEJH0YGYGmLuXRB2LiIhIAqx1924AZrYT8BSwPTDI3ScBk8L19gPqxa37H+Aud3+0Mg8S0fHzeOBzd1+ZBrFsMzOr6+4bIwxhJPA/oFKvuUgy6Qy6SC1mZp3MbIaZPQBMAW4ws0/NbJqZDY5b7wYz+9rM3jGz0WZ21Vbu+jQz+8TMvjWzw8P7eN3M9gkvf2ZmN4aXbzGzC5O0iyIiIrj7UqAfcGl49vkIM3stTNyfALqFZ8wvBk4HbjSzJwHM7OrSx8Yyjp/ZW1nvofCs/Nuxs/Jm1jk8c/+5mU0xs13Le7wynA28XJVYwnXT5nhuZn8ys+fM7FXgbTNrYmYjw7g/M7OTw/Uam9mz4b48Y2Yfl3dm38yyzOwxM/vSzL4ws7+b2U5mNjm8fV8zczPrEF6fbWaN3X0NMNfMDqps/CLJogRdRHYHHgcGAO2Ag4BuwAFm1is8CJ5KcIbhd0Blyt3quvtBwOXAoHDZeODwsBxvI9AzXH4Y8EFC9kRERKQc7j6H4LPvTnHLlgIXAh+4ezd3fxB4Bbja3c82s2OBLpQ6Noab7w487u77hZfLW68LcL+77wkUExxTAZ4Ml+8LHAos2srjxesJTI67vtVY0vR43gM41917A9cD49z9QOBI4E4zawL8Bfje3fcBbgEOqOD+ugHt3H0vd98beDR8jRuG8R5OUDlxuJl1BJaGyTmx5VWMXyThVOIuIoXuPtHM7gKOBT4LlzclOMA3A15297UA4TfdW/Ni+Hsy0Cm8/AHwV6AA+C9wjJk1Bjq5+zeJ2BEREZGtsCqufyxlHxvnER4/K7FegbtPDZdPBjqZWTOCRHIMgLv/BBAm6GXdz/hScbVw91Vx1ysTSzoez99x9xVxcZ8Ud1a/IdCBIPH/F4C7f2lm0yq4vznALmZ2Xxjb2+Hyjwi+SOgF3AYcR/BeiP9CYSmwRxXjF0k4Jegi8mP424Dbw7MHm5nZ36txn+vC35v4+f/MpwTf1s8B3gFaAhex5RkAERGRpDCzXQiOS0uBX1V2M8o+Nnbi5+Pn1tZbF7doE9CI8r8oKPN+yrDRzOrEjTWvTCwpP56b2SXhbQDHu3tRqVVKx31q6STfzCr9pYq7f29m+wK/Bi4hGK5wPkEifjjQkWBowADAgdfiNm8IrK3sY4kki0rcRSTmLeB8M2sKYGbtwrF5HwInmlnD8LbfVufO3X09MJ/gYDmR4GB5FSpvFxGRJDOzVsB/gGHu7lXYtLxjY3XXAyCc3G2BmZ0Srt8gPAtd2fv5BtilijGn/Hju7veHQwe6lZGclxX3ZbGE3Mz2C5d/GD4WZtYV2Lu8OzCzlkAdd38BuAHYP7xpPPBHYGb4pcYKgon2/he3+W7Al1uJUSTpdAZdRABw97fN7FfAhPDYuBr4o7t/amavAJ8DhQRjtH6o5sN8ABzl7mvM7AOgPUrQRUQkORqZ2VSgHsFY6TzgnqrcQXnHRoIzylVer5S+wINmdjOwATitgvtZWmrb/wJHALMqG3MGHM9vAe4FpoVJ+lzgBOABYFRY2v4ZMK2CuNsBj1rYTg+4FsDd54bPRWyowIdAe3f/Pm7bnkB5k/KJpIxV7UtEEamNzKypu68Ov90fD/Rz9ylRxyUiIlIbmVkbgknhjqnidhl3PDezLII2eD9ZMNP9WGC38Ex+oh5jP+AKd++bqPsUqS6dQReRyhgRlpU1BEal+8FcRESkJnP3RRa0btuudC/0rcjE43lj4D0zq0cwTr1/IpPzUEuCkniRyOkMuohUi5ndz8+tVWL+5e6PRhGPiIiIVF2mHs/N7GOgQanFfd39iyjiEUkUJegiIiIiIiIiaUCzuIuIiIiIiIikASXoIiIiIiIiImlACbqIiIiIiIhIGlCCLiIiIiIiIpIG/h8uy2LvvEwEiAAAAABJRU5ErkJggg==\n",
      "text/plain": [
       "<Figure size 1008x432 with 2 Axes>"
      ]
     },
     "metadata": {
      "needs_background": "light"
     },
     "output_type": "display_data"
    }
   ],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "# Compute descriptive statistics\n",
    "stats_summary = pd.DataFrame({\n",
    "    'Mean': [reg_hw.mean(), reg_sw.mean(), df_comparison['Difference'].mean()],\n",
    "    'Std Dev': [reg_hw.std(), reg_sw.std(), df_comparison['Difference'].std()],\n",
    "    'Min': [reg_hw.min(), reg_sw.min(), df_comparison['Difference'].min()],\n",
    "    'Max': [reg_hw.max(), reg_sw.max(), df_comparison['Difference'].max()],\n",
    "}, index=['reg_hw', 'reg_sw', 'Difference'])\n",
    "\n",
    "# Display the DataFrame\n",
    "print(\"Detailed Comparison Table:\")\n",
    "print(df_comparison.head())  # Show only the first few rows for brevity\n",
    "print(\"\\nDescriptive Statistics:\")\n",
    "print(stats_summary)\n",
    "\n",
    "# Plotting\n",
    "plt.figure(figsize=(14, 6))\n",
    "\n",
    "# Scatter Plot\n",
    "plt.subplot(1, 2, 1)\n",
    "plt.scatter(reg_hw, reg_sw, alpha=0.7, edgecolors='k')\n",
    "plt.plot([reg_hw.min(), reg_hw.max()], [reg_hw.min(), reg_hw.max()], 'r--', lw=2)\n",
    "plt.xlabel('reg_hw')\n",
    "plt.ylabel('reg_sw')\n",
    "plt.title('Scatter Plot of reg_hw vs. reg_sw')\n",
    "\n",
    "# Histogram of Differences\n",
    "plt.subplot(1, 2, 2)\n",
    "plt.hist(df_comparison['Difference'], bins=30, edgecolor='k', alpha=0.7)\n",
    "plt.xlabel('Difference (reg_hw - reg_sw)')\n",
    "plt.ylabel('Frequency')\n",
    "plt.title('Histogram of Differences')\n",
    "\n",
    "plt.tight_layout()\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 52,
   "id": "4056b3f1",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "398 s  95.6 s per loop (mean  std. dev. of 10 runs, 1 loop each)\n",
      "The slowest run took 15.32 times longer than the fastest. This could mean that an intermediate result is being cached.\n",
      "1.17 ms  1.36 ms per loop (mean  std. dev. of 10 runs, 1 loop each)\n",
      "Performance gain: 2.9398167711982883\n"
     ]
    }
   ],
   "source": [
    "hw_time = %timeit -n 1 -r 10 -o regression_hw(inp.flatten())\n",
    "sw_time = %timeit -n 1 -r 10 -o regression_sw(inp)\n",
    "\n",
    "print('Performance gain:', sw_time.average / hw_time.average) "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 53,
   "id": "b5f0278a",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "hw fps = 25153587.8\n",
      "sw fps = 8556175.4\n"
     ]
    }
   ],
   "source": [
    "print(\"hw fps = {:.1f}\".format((hw_time.average/10000)**-1))\n",
    "print(\"sw fps = {:.1f}\".format((sw_time.average/10000)**-1))"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c7eb7667",
   "metadata": {},
   "source": [
    "## Free the Buffer"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 37,
   "id": "e83164ad",
   "metadata": {},
   "outputs": [],
   "source": [
    "del a , b "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 32,
   "id": "7ac8d2c1",
   "metadata": {},
   "outputs": [],
   "source": [
    " "
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.4"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
