verilog work "sign_extend.v"
verilog work "regfile.v"
verilog work "PC.v"
verilog work "memory.v"
verilog work "data_memory.v"
verilog work "control.v"
verilog work "alu.v"
verilog work "adder.v"
verilog work "part1_without_pipeline.v"
verilog work "C:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v"
