// Seed: 806272403
module module_0 (
    input  wire  id_0,
    output tri   id_1,
    input  tri   id_2,
    input  uwire id_3
);
  wire id_5;
endmodule
module module_1 (
    output wand id_0,
    output uwire id_1,
    input wand id_2,
    input tri1 id_3,
    output tri0 id_4
    , id_27,
    input supply1 id_5,
    input tri id_6,
    output uwire id_7,
    output uwire id_8,
    input tri id_9,
    input tri1 id_10,
    input wand id_11,
    output supply1 id_12,
    output tri0 id_13,
    input tri1 id_14,
    output wor id_15,
    input wor id_16,
    input wire id_17,
    input tri0 id_18,
    input supply0 id_19,
    input wand id_20,
    input wire id_21,
    input supply0 id_22,
    input uwire id_23,
    input wire id_24,
    output wor id_25
);
  initial begin
    id_7 = id_9;
  end
  wire id_28;
  assign id_13 = id_10;
  module_0(
      id_3, id_25, id_16, id_18
  );
endmodule
