|lab4
AllowCount <= Control:inst.AllowCount
Start => Control:inst.Start
CLK => Control:inst.CLK
CLK => Registers:inst2.CLK
CLK => ROM_RAM:inst1.CLK
PickCom <= Control:inst.PickCom
AddressOUT[0] <= Control:inst.AddressOUT[0]
AddressOUT[1] <= Control:inst.AddressOUT[1]
AddressOUT[2] <= Control:inst.AddressOUT[2]
AddressOUT[3] <= Control:inst.AddressOUT[3]
AddressOUT[4] <= Control:inst.AddressOUT[4]
AddressOUT[5] <= Control:inst.AddressOUT[5]
AddressOUT[6] <= Control:inst.AddressOUT[6]
AddressOUT[7] <= Control:inst.AddressOUT[7]
AR[0] <= Control:inst.AR[0]
AR[1] <= Control:inst.AR[1]
AR[2] <= Control:inst.AR[2]
AR[3] <= Control:inst.AR[3]
AR[4] <= Control:inst.AR[4]
AR[5] <= Control:inst.AR[5]
AR[6] <= Control:inst.AR[6]
AR[7] <= Control:inst.AR[7]
Contr[0] <= Control:inst.ControlOUT[0]
Contr[1] <= Control:inst.ControlOUT[1]
Contr[2] <= Control:inst.ControlOUT[2]
Contr[3] <= Control:inst.ControlOUT[3]
Contr[4] <= Control:inst.ControlOUT[4]
Contr[5] <= Control:inst.ControlOUT[5]
Contr[6] <= Control:inst.ControlOUT[6]
Contr[7] <= Control:inst.ControlOUT[7]
Contr[8] <= Control:inst.ControlOUT[8]
Contr[9] <= Control:inst.ControlOUT[9]
Contr[10] <= Control:inst.ControlOUT[10]
Contr[11] <= Control:inst.ControlOUT[11]
Contr[12] <= Control:inst.ControlOUT[12]
Contr[13] <= Control:inst.ControlOUT[13]
Contr[14] <= Control:inst.ControlOUT[14]
Contr[15] <= Control:inst.ControlOUT[15]
Contr[16] <= Control:inst.ControlOUT[16]
Contr[17] <= Control:inst.ControlOUT[17]
Contr[18] <= Control:inst.ControlOUT[18]
Contr[19] <= Control:inst.ControlOUT[19]
Contr[20] <= Control:inst.ControlOUT[20]
Contr[21] <= Control:inst.ControlOUT[21]
Contr[22] <= Control:inst.ControlOUT[22]
Contr[23] <= Control:inst.ControlOUT[23]
Contr[24] <= Control:inst.ControlOUT[24]
Contr[25] <= Control:inst.ControlOUT[25]
Contr[26] <= Control:inst.ControlOUT[26]
Contr[27] <= Control:inst.ControlOUT[27]
Contr[28] <= Control:inst.ControlOUT[28]
Contr[29] <= Control:inst.ControlOUT[29]
Contr[30] <= Control:inst.ControlOUT[30]
Contr[31] <= Control:inst.ControlOUT[31]
Contr[32] <= Control:inst.ControlOUT[32]
Contr[33] <= Control:inst.ControlOUT[33]
Contr[34] <= Control:inst.ControlOUT[34]
Contr[35] <= Control:inst.ControlOUT[35]
Contr[36] <= Control:inst.ControlOUT[36]
Contr[37] <= Control:inst.ControlOUT[37]
Contr[38] <= Control:inst.ControlOUT[38]
Contr[39] <= Control:inst.ControlOUT[39]
DataIN[0] <= gdfx_temp0[0].DB_MAX_OUTPUT_PORT_TYPE
DataIN[1] <= gdfx_temp0[1].DB_MAX_OUTPUT_PORT_TYPE
DataIN[2] <= gdfx_temp0[2].DB_MAX_OUTPUT_PORT_TYPE
DataIN[3] <= gdfx_temp0[3].DB_MAX_OUTPUT_PORT_TYPE
DataIN[4] <= gdfx_temp0[4].DB_MAX_OUTPUT_PORT_TYPE
DataIN[5] <= gdfx_temp0[5].DB_MAX_OUTPUT_PORT_TYPE
DataIN[6] <= gdfx_temp0[6].DB_MAX_OUTPUT_PORT_TYPE
DataIN[7] <= gdfx_temp0[7].DB_MAX_OUTPUT_PORT_TYPE
DataOUT[0] <= Control:inst.DataOUT[0]
DataOUT[1] <= Control:inst.DataOUT[1]
DataOUT[2] <= Control:inst.DataOUT[2]
DataOUT[3] <= Control:inst.DataOUT[3]
DataOUT[4] <= Control:inst.DataOUT[4]
DataOUT[5] <= Control:inst.DataOUT[5]
DataOUT[6] <= Control:inst.DataOUT[6]
DataOUT[7] <= Control:inst.DataOUT[7]
DR[0] <= Control:inst.DR[0]
DR[1] <= Control:inst.DR[1]
DR[2] <= Control:inst.DR[2]
DR[3] <= Control:inst.DR[3]
DR[4] <= Control:inst.DR[4]
DR[5] <= Control:inst.DR[5]
DR[6] <= Control:inst.DR[6]
DR[7] <= Control:inst.DR[7]
IP[0] <= Control:inst.IP[0]
IP[1] <= Control:inst.IP[1]
IP[2] <= Control:inst.IP[2]
IP[3] <= Control:inst.IP[3]
IP[4] <= Control:inst.IP[4]
IP[5] <= Control:inst.IP[5]
IP[6] <= Control:inst.IP[6]
IP[7] <= Control:inst.IP[7]
IR0[0] <= Control:inst.IR0[0]
IR0[1] <= Control:inst.IR0[1]
IR0[2] <= Control:inst.IR0[2]
IR0[3] <= Control:inst.IR0[3]


|lab4|Control:inst
AllowCount <= CommandControl:inst78.AllowCount
Start => InstructionCounter:inst82.Clear
Start => lpm_ff11:InstructionRegister0.sclr
Start => lpm_ff10:DataRegister.sclr
Start => lpm_counter4:InstructionPointer.sclr
Start => lpm_ff10:AddressRegister.sclr
Start => lpm_ff10:InstructionRegister2.sclr
Start => lpm_ff11:InstructionRegister1.sclr
Start => lpm_ff12:FlagsRegister.sclr
CLK => inst59.IN1
CLK => inst77.IN1
CLK => CommandControl:inst78.CLK
CLK => inst73.IN1
CLK => inst74.IN1
CLK => inst83.IN1
CLK => inst75.IN1
CLK => inst58.IN1
CLK => inst72.IN0
CLK => lpm_ff12:FlagsRegister.clock
DataIN[0] => inst[0].DATAIN
DataIN[1] => inst[1].DATAIN
DataIN[2] => inst[2].DATAIN
DataIN[3] => inst[3].DATAIN
DataIN[4] => inst[4].DATAIN
DataIN[5] => inst[5].DATAIN
DataIN[6] => inst[6].DATAIN
DataIN[7] => inst[7].DATAIN
PickCom <= InstructionCounter:inst82.PickCommand
AddressOUT[0] <= inst10[0].DB_MAX_OUTPUT_PORT_TYPE
AddressOUT[1] <= inst10[1].DB_MAX_OUTPUT_PORT_TYPE
AddressOUT[2] <= inst10[2].DB_MAX_OUTPUT_PORT_TYPE
AddressOUT[3] <= inst10[3].DB_MAX_OUTPUT_PORT_TYPE
AddressOUT[4] <= inst10[4].DB_MAX_OUTPUT_PORT_TYPE
AddressOUT[5] <= inst10[5].DB_MAX_OUTPUT_PORT_TYPE
AddressOUT[6] <= inst10[6].DB_MAX_OUTPUT_PORT_TYPE
AddressOUT[7] <= inst10[7].DB_MAX_OUTPUT_PORT_TYPE
Address[0] => inst8[0].DATAIN
Address[1] => inst8[1].DATAIN
Address[2] => inst8[2].DATAIN
Address[3] => inst8[3].DATAIN
Address[4] => inst8[4].DATAIN
Address[5] => inst8[5].DATAIN
Address[6] => inst8[6].DATAIN
Address[7] => inst8[7].DATAIN
AR[0] <= lpm_ff10:AddressRegister.q[0]
AR[1] <= lpm_ff10:AddressRegister.q[1]
AR[2] <= lpm_ff10:AddressRegister.q[2]
AR[3] <= lpm_ff10:AddressRegister.q[3]
AR[4] <= lpm_ff10:AddressRegister.q[4]
AR[5] <= lpm_ff10:AddressRegister.q[5]
AR[6] <= lpm_ff10:AddressRegister.q[6]
AR[7] <= lpm_ff10:AddressRegister.q[7]
ControlOUT[0] <= ControlBUS[0].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[1] <= ControlBUS[1].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[2] <= ControlBUS[2].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[3] <= ControlBUS[3].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[4] <= ControlBUS[4].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[5] <= ControlBUS[5].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[6] <= ControlBUS[6].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[7] <= ControlBUS[7].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[8] <= ControlBUS[8].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[9] <= ControlBUS[9].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[10] <= ControlBUS[10].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[11] <= ControlBUS[11].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[12] <= ControlBUS[12].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[13] <= ControlBUS[13].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[14] <= ControlBUS[14].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[15] <= ControlBUS[15].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[16] <= ControlBUS[16].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[17] <= ControlBUS[17].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[18] <= ControlBUS[18].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[19] <= ControlBUS[19].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[20] <= ControlBUS[20].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[21] <= ControlBUS[21].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[22] <= ControlBUS[22].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[23] <= ControlBUS[23].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[24] <= ControlBUS[24].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[25] <= ControlBUS[25].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[26] <= ControlBUS[26].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[27] <= ControlBUS[27].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[28] <= ControlBUS[28].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[29] <= ControlBUS[29].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[30] <= ControlBUS[30].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[31] <= ControlBUS[31].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[32] <= ControlBUS[32].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[33] <= ControlBUS[33].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[34] <= ControlBUS[34].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[35] <= ControlBUS[35].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[36] <= ControlBUS[36].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[37] <= ControlBUS[37].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[38] <= ControlBUS[38].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[39] <= ControlBUS[39].DB_MAX_OUTPUT_PORT_TYPE
ControlIN[0] => inst54[0].DATAIN
ControlIN[1] => inst54[1].DATAIN
ControlIN[2] => inst54[2].DATAIN
ControlIN[3] => inst54[3].DATAIN
ControlIN[4] => inst54[4].DATAIN
ControlIN[5] => inst54[5].DATAIN
ControlIN[6] => inst54[6].DATAIN
ControlIN[7] => inst54[7].DATAIN
ControlIN[8] => inst54[8].DATAIN
ControlIN[9] => inst54[9].DATAIN
ControlIN[10] => inst54[10].DATAIN
ControlIN[11] => inst54[11].DATAIN
ControlIN[12] => inst54[12].DATAIN
ControlIN[13] => inst54[13].DATAIN
ControlIN[14] => inst54[14].DATAIN
ControlIN[15] => inst54[15].DATAIN
ControlIN[16] => inst54[16].DATAIN
ControlIN[17] => inst54[17].DATAIN
ControlIN[18] => inst54[18].DATAIN
ControlIN[19] => inst54[19].DATAIN
ControlIN[20] => inst54[20].DATAIN
ControlIN[21] => inst54[21].DATAIN
ControlIN[22] => inst54[22].DATAIN
ControlIN[23] => inst54[23].DATAIN
ControlIN[24] => inst54[24].DATAIN
ControlIN[25] => inst54[25].DATAIN
ControlIN[26] => inst54[26].DATAIN
ControlIN[27] => inst54[27].DATAIN
ControlIN[28] => inst54[28].DATAIN
ControlIN[29] => inst54[29].DATAIN
ControlIN[30] => inst54[30].DATAIN
ControlIN[31] => inst54[31].DATAIN
ControlIN[32] => inst54[32].DATAIN
ControlIN[33] => inst54[33].DATAIN
ControlIN[34] => inst54[34].DATAIN
ControlIN[35] => inst54[35].DATAIN
ControlIN[36] => inst54[36].DATAIN
ControlIN[37] => inst54[37].DATAIN
ControlIN[38] => inst54[38].DATAIN
ControlIN[39] => inst54[39].DATAIN
DataOUT[0] <= inst9[0].DB_MAX_OUTPUT_PORT_TYPE
DataOUT[1] <= inst9[1].DB_MAX_OUTPUT_PORT_TYPE
DataOUT[2] <= inst9[2].DB_MAX_OUTPUT_PORT_TYPE
DataOUT[3] <= inst9[3].DB_MAX_OUTPUT_PORT_TYPE
DataOUT[4] <= inst9[4].DB_MAX_OUTPUT_PORT_TYPE
DataOUT[5] <= inst9[5].DB_MAX_OUTPUT_PORT_TYPE
DataOUT[6] <= inst9[6].DB_MAX_OUTPUT_PORT_TYPE
DataOUT[7] <= inst9[7].DB_MAX_OUTPUT_PORT_TYPE
DR[0] <= lpm_ff10:DataRegister.q[0]
DR[1] <= lpm_ff10:DataRegister.q[1]
DR[2] <= lpm_ff10:DataRegister.q[2]
DR[3] <= lpm_ff10:DataRegister.q[3]
DR[4] <= lpm_ff10:DataRegister.q[4]
DR[5] <= lpm_ff10:DataRegister.q[5]
DR[6] <= lpm_ff10:DataRegister.q[6]
DR[7] <= lpm_ff10:DataRegister.q[7]
IP[0] <= lpm_counter4:InstructionPointer.q[0]
IP[1] <= lpm_counter4:InstructionPointer.q[1]
IP[2] <= lpm_counter4:InstructionPointer.q[2]
IP[3] <= lpm_counter4:InstructionPointer.q[3]
IP[4] <= lpm_counter4:InstructionPointer.q[4]
IP[5] <= lpm_counter4:InstructionPointer.q[5]
IP[6] <= lpm_counter4:InstructionPointer.q[6]
IP[7] <= lpm_counter4:InstructionPointer.q[7]
IR0[0] <= lpm_ff11:InstructionRegister0.q[0]
IR0[1] <= lpm_ff11:InstructionRegister0.q[1]
IR0[2] <= lpm_ff11:InstructionRegister0.q[2]
IR0[3] <= lpm_ff11:InstructionRegister0.q[3]


|lab4|Control:inst|CommandControl:inst78
Read_DR <= inst24.DB_MAX_OUTPUT_PORT_TYPE
Start => inst64.IN2
Start => inst35.IN1
Start => lpm_ff14:inst30.clock
Start => inst12[3].OE
Start => inst12[2].OE
Start => inst12[1].OE
Start => inst12[0].OE
Start => inst65.IN2
CLK => inst59.IN0
Command[0] => inst12[0].DATAIN
Command[1] => inst12[1].DATAIN
Command[2] => inst12[2].DATAIN
Command[3] => inst12[3].DATAIN
Write_DR <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Write_AR <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Read_IR0 <= <GND>
Write_IR0 <= <GND>
Read_IR1 <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Write_IR1 <= <GND>
Read_IR2 <= inst32.DB_MAX_OUTPUT_PORT_TYPE
Write_IR2 <= <GND>
Input_DB <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Output_DB <= inst24.DB_MAX_OUTPUT_PORT_TYPE
Output_AB <= inst24.DB_MAX_OUTPUT_PORT_TYPE
Read_AR <= inst24.DB_MAX_OUTPUT_PORT_TYPE
Output_CB <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Input_CB <= <GND>
MemoryAccess <= inst24.DB_MAX_OUTPUT_PORT_TYPE
RegistersAccess <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Read <= inst23.DB_MAX_OUTPUT_PORT_TYPE
Write <= inst24.DB_MAX_OUTPUT_PORT_TYPE
ROM <= <GND>
RAM <= inst24.DB_MAX_OUTPUT_PORT_TYPE
Input_AB <= <GND>
AllowCount <= inst15.DB_MAX_OUTPUT_PORT_TYPE
Load_IP <= inst25.DB_MAX_OUTPUT_PORT_TYPE


|lab4|Control:inst|CommandControl:inst78|lpm_decode4:inst4
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|lab4|Control:inst|CommandControl:inst78|lpm_decode4:inst4|lpm_decode:lpm_decode_component
data[0] => decode_e9f:auto_generated.data[0]
data[1] => decode_e9f:auto_generated.data[1]
data[2] => decode_e9f:auto_generated.data[2]
data[3] => decode_e9f:auto_generated.data[3]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_e9f:auto_generated.eq[0]
eq[1] <= decode_e9f:auto_generated.eq[1]
eq[2] <= decode_e9f:auto_generated.eq[2]
eq[3] <= decode_e9f:auto_generated.eq[3]
eq[4] <= decode_e9f:auto_generated.eq[4]
eq[5] <= decode_e9f:auto_generated.eq[5]
eq[6] <= decode_e9f:auto_generated.eq[6]
eq[7] <= decode_e9f:auto_generated.eq[7]
eq[8] <= decode_e9f:auto_generated.eq[8]
eq[9] <= decode_e9f:auto_generated.eq[9]
eq[10] <= decode_e9f:auto_generated.eq[10]
eq[11] <= decode_e9f:auto_generated.eq[11]
eq[12] <= decode_e9f:auto_generated.eq[12]
eq[13] <= decode_e9f:auto_generated.eq[13]
eq[14] <= decode_e9f:auto_generated.eq[14]
eq[15] <= decode_e9f:auto_generated.eq[15]


|lab4|Control:inst|CommandControl:inst78|lpm_decode4:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated
data[0] => w_anode102w[1].IN1
data[0] => w_anode112w[1]~1.IN0
data[0] => w_anode122w[1].IN1
data[0] => w_anode132w[1]~1.IN0
data[0] => w_anode142w[1].IN1
data[0] => w_anode152w[1]~0.IN0
data[0] => w_anode162w[1].IN1
data[0] => w_anode21w[1].IN1
data[0] => w_anode31w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode4w[1]~2.IN0
data[0] => w_anode51w[1]~1.IN0
data[0] => w_anode61w[1].IN1
data[0] => w_anode71w[1]~0.IN0
data[0] => w_anode81w[1].IN1
data[0] => w_anode91w[1]~2.IN0
data[1] => w_anode102w[2]~1.IN0
data[1] => w_anode112w[2].IN1
data[1] => w_anode122w[2].IN1
data[1] => w_anode132w[2]~0.IN0
data[1] => w_anode142w[2]~0.IN0
data[1] => w_anode152w[2].IN1
data[1] => w_anode162w[2].IN1
data[1] => w_anode21w[2]~1.IN0
data[1] => w_anode31w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode4w[2]~1.IN0
data[1] => w_anode51w[2]~0.IN0
data[1] => w_anode61w[2]~0.IN0
data[1] => w_anode71w[2].IN1
data[1] => w_anode81w[2].IN1
data[1] => w_anode91w[2]~1.IN0
data[2] => w_anode102w[3]~0.IN0
data[2] => w_anode112w[3]~0.IN0
data[2] => w_anode122w[3]~0.IN0
data[2] => w_anode132w[3].IN1
data[2] => w_anode142w[3].IN1
data[2] => w_anode152w[3].IN1
data[2] => w_anode162w[3].IN1
data[2] => w_anode21w[3]~0.IN0
data[2] => w_anode31w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode4w[3]~0.IN0
data[2] => w_anode51w[3].IN1
data[2] => w_anode61w[3].IN1
data[2] => w_anode71w[3].IN1
data[2] => w_anode81w[3].IN1
data[2] => w_anode91w[3]~0.IN0
data[3] => enable_wire1.IN0
data[3] => w_anode102w[1].IN0
data[3] => w_anode112w[1].IN0
data[3] => w_anode122w[1].IN0
data[3] => w_anode132w[1].IN0
data[3] => w_anode142w[1].IN0
data[3] => w_anode152w[1].IN0
data[3] => w_anode162w[1].IN0
data[3] => w_anode91w[1].IN0
eq[0] <= w_anode4w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode21w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode31w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode51w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode61w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode71w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode81w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode91w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode142w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode152w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode162w[3].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]


|lab4|Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component
clock => cntr_5pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_5pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_5pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_5pi:auto_generated.q[0]
q[1] <= cntr_5pi:auto_generated.q[1]
q[2] <= cntr_5pi:auto_generated.q[2]
q[3] <= cntr_5pi:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lab4|Control:inst|CommandControl:inst78|lpm_counter8:MoveCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~9.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
sclr => _~9.IN1
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|lab4|Control:inst|CommandControl:inst78|lpm_decode4:inst6
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|lab4|Control:inst|CommandControl:inst78|lpm_decode4:inst6|lpm_decode:lpm_decode_component
data[0] => decode_e9f:auto_generated.data[0]
data[1] => decode_e9f:auto_generated.data[1]
data[2] => decode_e9f:auto_generated.data[2]
data[3] => decode_e9f:auto_generated.data[3]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_e9f:auto_generated.eq[0]
eq[1] <= decode_e9f:auto_generated.eq[1]
eq[2] <= decode_e9f:auto_generated.eq[2]
eq[3] <= decode_e9f:auto_generated.eq[3]
eq[4] <= decode_e9f:auto_generated.eq[4]
eq[5] <= decode_e9f:auto_generated.eq[5]
eq[6] <= decode_e9f:auto_generated.eq[6]
eq[7] <= decode_e9f:auto_generated.eq[7]
eq[8] <= decode_e9f:auto_generated.eq[8]
eq[9] <= decode_e9f:auto_generated.eq[9]
eq[10] <= decode_e9f:auto_generated.eq[10]
eq[11] <= decode_e9f:auto_generated.eq[11]
eq[12] <= decode_e9f:auto_generated.eq[12]
eq[13] <= decode_e9f:auto_generated.eq[13]
eq[14] <= decode_e9f:auto_generated.eq[14]
eq[15] <= decode_e9f:auto_generated.eq[15]


|lab4|Control:inst|CommandControl:inst78|lpm_decode4:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated
data[0] => w_anode102w[1].IN1
data[0] => w_anode112w[1]~1.IN0
data[0] => w_anode122w[1].IN1
data[0] => w_anode132w[1]~1.IN0
data[0] => w_anode142w[1].IN1
data[0] => w_anode152w[1]~0.IN0
data[0] => w_anode162w[1].IN1
data[0] => w_anode21w[1].IN1
data[0] => w_anode31w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode4w[1]~2.IN0
data[0] => w_anode51w[1]~1.IN0
data[0] => w_anode61w[1].IN1
data[0] => w_anode71w[1]~0.IN0
data[0] => w_anode81w[1].IN1
data[0] => w_anode91w[1]~2.IN0
data[1] => w_anode102w[2]~1.IN0
data[1] => w_anode112w[2].IN1
data[1] => w_anode122w[2].IN1
data[1] => w_anode132w[2]~0.IN0
data[1] => w_anode142w[2]~0.IN0
data[1] => w_anode152w[2].IN1
data[1] => w_anode162w[2].IN1
data[1] => w_anode21w[2]~1.IN0
data[1] => w_anode31w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode4w[2]~1.IN0
data[1] => w_anode51w[2]~0.IN0
data[1] => w_anode61w[2]~0.IN0
data[1] => w_anode71w[2].IN1
data[1] => w_anode81w[2].IN1
data[1] => w_anode91w[2]~1.IN0
data[2] => w_anode102w[3]~0.IN0
data[2] => w_anode112w[3]~0.IN0
data[2] => w_anode122w[3]~0.IN0
data[2] => w_anode132w[3].IN1
data[2] => w_anode142w[3].IN1
data[2] => w_anode152w[3].IN1
data[2] => w_anode162w[3].IN1
data[2] => w_anode21w[3]~0.IN0
data[2] => w_anode31w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode4w[3]~0.IN0
data[2] => w_anode51w[3].IN1
data[2] => w_anode61w[3].IN1
data[2] => w_anode71w[3].IN1
data[2] => w_anode81w[3].IN1
data[2] => w_anode91w[3]~0.IN0
data[3] => enable_wire1.IN0
data[3] => w_anode102w[1].IN0
data[3] => w_anode112w[1].IN0
data[3] => w_anode122w[1].IN0
data[3] => w_anode132w[1].IN0
data[3] => w_anode142w[1].IN0
data[3] => w_anode152w[1].IN0
data[3] => w_anode162w[1].IN0
data[3] => w_anode91w[1].IN0
eq[0] <= w_anode4w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode21w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode31w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode51w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode61w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode71w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode81w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode91w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode142w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode152w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode162w[3].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]


|lab4|Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component
clock => cntr_5pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_5pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_5pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_5pi:auto_generated.q[0]
q[1] <= cntr_5pi:auto_generated.q[1]
q[2] <= cntr_5pi:auto_generated.q[2]
q[3] <= cntr_5pi:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lab4|Control:inst|CommandControl:inst78|lpm_counter8:JumpCounter|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~9.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
sclr => _~9.IN1
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|lab4|Control:inst|CommandControl:inst78|lpm_decode4:inst
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|lab4|Control:inst|CommandControl:inst78|lpm_decode4:inst|lpm_decode:lpm_decode_component
data[0] => decode_e9f:auto_generated.data[0]
data[1] => decode_e9f:auto_generated.data[1]
data[2] => decode_e9f:auto_generated.data[2]
data[3] => decode_e9f:auto_generated.data[3]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_e9f:auto_generated.eq[0]
eq[1] <= decode_e9f:auto_generated.eq[1]
eq[2] <= decode_e9f:auto_generated.eq[2]
eq[3] <= decode_e9f:auto_generated.eq[3]
eq[4] <= decode_e9f:auto_generated.eq[4]
eq[5] <= decode_e9f:auto_generated.eq[5]
eq[6] <= decode_e9f:auto_generated.eq[6]
eq[7] <= decode_e9f:auto_generated.eq[7]
eq[8] <= decode_e9f:auto_generated.eq[8]
eq[9] <= decode_e9f:auto_generated.eq[9]
eq[10] <= decode_e9f:auto_generated.eq[10]
eq[11] <= decode_e9f:auto_generated.eq[11]
eq[12] <= decode_e9f:auto_generated.eq[12]
eq[13] <= decode_e9f:auto_generated.eq[13]
eq[14] <= decode_e9f:auto_generated.eq[14]
eq[15] <= decode_e9f:auto_generated.eq[15]


|lab4|Control:inst|CommandControl:inst78|lpm_decode4:inst|lpm_decode:lpm_decode_component|decode_e9f:auto_generated
data[0] => w_anode102w[1].IN1
data[0] => w_anode112w[1]~1.IN0
data[0] => w_anode122w[1].IN1
data[0] => w_anode132w[1]~1.IN0
data[0] => w_anode142w[1].IN1
data[0] => w_anode152w[1]~0.IN0
data[0] => w_anode162w[1].IN1
data[0] => w_anode21w[1].IN1
data[0] => w_anode31w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode4w[1]~2.IN0
data[0] => w_anode51w[1]~1.IN0
data[0] => w_anode61w[1].IN1
data[0] => w_anode71w[1]~0.IN0
data[0] => w_anode81w[1].IN1
data[0] => w_anode91w[1]~2.IN0
data[1] => w_anode102w[2]~1.IN0
data[1] => w_anode112w[2].IN1
data[1] => w_anode122w[2].IN1
data[1] => w_anode132w[2]~0.IN0
data[1] => w_anode142w[2]~0.IN0
data[1] => w_anode152w[2].IN1
data[1] => w_anode162w[2].IN1
data[1] => w_anode21w[2]~1.IN0
data[1] => w_anode31w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode4w[2]~1.IN0
data[1] => w_anode51w[2]~0.IN0
data[1] => w_anode61w[2]~0.IN0
data[1] => w_anode71w[2].IN1
data[1] => w_anode81w[2].IN1
data[1] => w_anode91w[2]~1.IN0
data[2] => w_anode102w[3]~0.IN0
data[2] => w_anode112w[3]~0.IN0
data[2] => w_anode122w[3]~0.IN0
data[2] => w_anode132w[3].IN1
data[2] => w_anode142w[3].IN1
data[2] => w_anode152w[3].IN1
data[2] => w_anode162w[3].IN1
data[2] => w_anode21w[3]~0.IN0
data[2] => w_anode31w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode4w[3]~0.IN0
data[2] => w_anode51w[3].IN1
data[2] => w_anode61w[3].IN1
data[2] => w_anode71w[3].IN1
data[2] => w_anode81w[3].IN1
data[2] => w_anode91w[3]~0.IN0
data[3] => enable_wire1.IN0
data[3] => w_anode102w[1].IN0
data[3] => w_anode112w[1].IN0
data[3] => w_anode122w[1].IN0
data[3] => w_anode132w[1].IN0
data[3] => w_anode142w[1].IN0
data[3] => w_anode152w[1].IN0
data[3] => w_anode162w[1].IN0
data[3] => w_anode91w[1].IN0
eq[0] <= w_anode4w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode21w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode31w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode51w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode61w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode71w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode81w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode91w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode142w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode152w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode162w[3].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Control:inst|CommandControl:inst78|lpm_ff14:inst30
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
sclr => lpm_ff:lpm_ff_component.sclr
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|lab4|Control:inst|CommandControl:inst78|lpm_ff14:inst30|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Control:inst|InstructionCounter:inst82
Read_DR <= inst73.DB_MAX_OUTPUT_PORT_TYPE
Clear => inst61.IN0
CLK => lpm_counter10:inst2.clock
NullOut => inst73.IN1
NullOut => inst70.IN1
NullOut => inst69.IN1
NullOut => inst68.IN1
NullOut => inst67.IN1
NullOut => inst66.IN1
NullOut => inst65.IN1
NullOut => inst64.IN1
NullOut => inst63.IN1
NullOut => inst74.IN1
NullOut => inst71.IN1
NullOut => inst72.IN1
NullOut => inst76.IN1
NullOut => inst75.IN1
Write_DR <= inst70.DB_MAX_OUTPUT_PORT_TYPE
Write_AR <= inst69.DB_MAX_OUTPUT_PORT_TYPE
Read_IR0 <= inst68.DB_MAX_OUTPUT_PORT_TYPE
Write_IR0 <= inst67.DB_MAX_OUTPUT_PORT_TYPE
Read_IR1 <= <GND>
Write_IR1 <= inst66.DB_MAX_OUTPUT_PORT_TYPE
Read_IR2 <= <GND>
Write_IR2 <= inst65.DB_MAX_OUTPUT_PORT_TYPE
CommandEx <= inst64.DB_MAX_OUTPUT_PORT_TYPE
ReadROM <= inst63.DB_MAX_OUTPUT_PORT_TYPE
input_AB <= <GND>
Input_DB <= inst74.DB_MAX_OUTPUT_PORT_TYPE
Output_DB <= <GND>
Output_AB <= inst71.DB_MAX_OUTPUT_PORT_TYPE
Read_AR <= inst72.DB_MAX_OUTPUT_PORT_TYPE
PickCommand <= inst76.DB_MAX_OUTPUT_PORT_TYPE
IncIP <= inst75.DB_MAX_OUTPUT_PORT_TYPE
Output_CB <= <GND>
Input_CB <= <GND>


|lab4|Control:inst|InstructionCounter:inst82|lpm_decode5:inst1
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
data[4] => lpm_decode:lpm_decode_component.data[4]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq16 <= lpm_decode:lpm_decode_component.eq[16]
eq17 <= lpm_decode:lpm_decode_component.eq[17]
eq18 <= lpm_decode:lpm_decode_component.eq[18]
eq19 <= lpm_decode:lpm_decode_component.eq[19]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq20 <= lpm_decode:lpm_decode_component.eq[20]
eq21 <= lpm_decode:lpm_decode_component.eq[21]
eq22 <= lpm_decode:lpm_decode_component.eq[22]
eq23 <= lpm_decode:lpm_decode_component.eq[23]
eq24 <= lpm_decode:lpm_decode_component.eq[24]
eq25 <= lpm_decode:lpm_decode_component.eq[25]
eq26 <= lpm_decode:lpm_decode_component.eq[26]
eq27 <= lpm_decode:lpm_decode_component.eq[27]
eq28 <= lpm_decode:lpm_decode_component.eq[28]
eq29 <= lpm_decode:lpm_decode_component.eq[29]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq30 <= lpm_decode:lpm_decode_component.eq[30]
eq31 <= lpm_decode:lpm_decode_component.eq[31]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|lab4|Control:inst|InstructionCounter:inst82|lpm_decode5:inst1|lpm_decode:lpm_decode_component
data[0] => decode_d9f:auto_generated.data[0]
data[1] => decode_d9f:auto_generated.data[1]
data[2] => decode_d9f:auto_generated.data[2]
data[3] => decode_d9f:auto_generated.data[3]
data[4] => decode_d9f:auto_generated.data[4]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_d9f:auto_generated.eq[0]
eq[1] <= decode_d9f:auto_generated.eq[1]
eq[2] <= decode_d9f:auto_generated.eq[2]
eq[3] <= decode_d9f:auto_generated.eq[3]
eq[4] <= decode_d9f:auto_generated.eq[4]
eq[5] <= decode_d9f:auto_generated.eq[5]
eq[6] <= decode_d9f:auto_generated.eq[6]
eq[7] <= decode_d9f:auto_generated.eq[7]
eq[8] <= decode_d9f:auto_generated.eq[8]
eq[9] <= decode_d9f:auto_generated.eq[9]
eq[10] <= decode_d9f:auto_generated.eq[10]
eq[11] <= decode_d9f:auto_generated.eq[11]
eq[12] <= decode_d9f:auto_generated.eq[12]
eq[13] <= decode_d9f:auto_generated.eq[13]
eq[14] <= decode_d9f:auto_generated.eq[14]
eq[15] <= decode_d9f:auto_generated.eq[15]
eq[16] <= decode_d9f:auto_generated.eq[16]
eq[17] <= decode_d9f:auto_generated.eq[17]
eq[18] <= decode_d9f:auto_generated.eq[18]
eq[19] <= decode_d9f:auto_generated.eq[19]
eq[20] <= decode_d9f:auto_generated.eq[20]
eq[21] <= decode_d9f:auto_generated.eq[21]
eq[22] <= decode_d9f:auto_generated.eq[22]
eq[23] <= decode_d9f:auto_generated.eq[23]
eq[24] <= decode_d9f:auto_generated.eq[24]
eq[25] <= decode_d9f:auto_generated.eq[25]
eq[26] <= decode_d9f:auto_generated.eq[26]
eq[27] <= decode_d9f:auto_generated.eq[27]
eq[28] <= decode_d9f:auto_generated.eq[28]
eq[29] <= decode_d9f:auto_generated.eq[29]
eq[30] <= decode_d9f:auto_generated.eq[30]
eq[31] <= decode_d9f:auto_generated.eq[31]


|lab4|Control:inst|InstructionCounter:inst82|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated
data[0] => w_anode116w[1]~2.IN0
data[0] => w_anode127w[1].IN1
data[0] => w_anode137w[1]~1.IN0
data[0] => w_anode147w[1].IN1
data[0] => w_anode157w[1]~1.IN0
data[0] => w_anode167w[1].IN1
data[0] => w_anode177w[1]~0.IN0
data[0] => w_anode17w[1]~2.IN0
data[0] => w_anode187w[1].IN1
data[0] => w_anode208w[1]~2.IN0
data[0] => w_anode219w[1].IN1
data[0] => w_anode229w[1]~1.IN0
data[0] => w_anode239w[1].IN1
data[0] => w_anode249w[1]~1.IN0
data[0] => w_anode259w[1].IN1
data[0] => w_anode269w[1]~0.IN0
data[0] => w_anode279w[1].IN1
data[0] => w_anode300w[1]~2.IN0
data[0] => w_anode311w[1].IN1
data[0] => w_anode321w[1]~1.IN0
data[0] => w_anode331w[1].IN1
data[0] => w_anode341w[1]~1.IN0
data[0] => w_anode34w[1].IN1
data[0] => w_anode351w[1].IN1
data[0] => w_anode361w[1]~0.IN0
data[0] => w_anode371w[1].IN1
data[0] => w_anode44w[1]~1.IN0
data[0] => w_anode54w[1].IN1
data[0] => w_anode64w[1]~1.IN0
data[0] => w_anode74w[1].IN1
data[0] => w_anode84w[1]~0.IN0
data[0] => w_anode94w[1].IN1
data[1] => w_anode116w[2]~1.IN0
data[1] => w_anode127w[2]~1.IN0
data[1] => w_anode137w[2].IN1
data[1] => w_anode147w[2].IN1
data[1] => w_anode157w[2]~0.IN0
data[1] => w_anode167w[2]~0.IN0
data[1] => w_anode177w[2].IN1
data[1] => w_anode17w[2]~1.IN0
data[1] => w_anode187w[2].IN1
data[1] => w_anode208w[2]~1.IN0
data[1] => w_anode219w[2]~1.IN0
data[1] => w_anode229w[2].IN1
data[1] => w_anode239w[2].IN1
data[1] => w_anode249w[2]~0.IN0
data[1] => w_anode259w[2]~0.IN0
data[1] => w_anode269w[2].IN1
data[1] => w_anode279w[2].IN1
data[1] => w_anode300w[2]~1.IN0
data[1] => w_anode311w[2]~1.IN0
data[1] => w_anode321w[2].IN1
data[1] => w_anode331w[2].IN1
data[1] => w_anode341w[2]~0.IN0
data[1] => w_anode34w[2]~1.IN0
data[1] => w_anode351w[2]~0.IN0
data[1] => w_anode361w[2].IN1
data[1] => w_anode371w[2].IN1
data[1] => w_anode44w[2].IN1
data[1] => w_anode54w[2].IN1
data[1] => w_anode64w[2]~0.IN0
data[1] => w_anode74w[2]~0.IN0
data[1] => w_anode84w[2].IN1
data[1] => w_anode94w[2].IN1
data[2] => w_anode116w[3]~0.IN0
data[2] => w_anode127w[3]~0.IN0
data[2] => w_anode137w[3]~0.IN0
data[2] => w_anode147w[3]~0.IN0
data[2] => w_anode157w[3].IN1
data[2] => w_anode167w[3].IN1
data[2] => w_anode177w[3].IN1
data[2] => w_anode17w[3]~0.IN0
data[2] => w_anode187w[3].IN1
data[2] => w_anode208w[3]~0.IN0
data[2] => w_anode219w[3]~0.IN0
data[2] => w_anode229w[3]~0.IN0
data[2] => w_anode239w[3]~0.IN0
data[2] => w_anode249w[3].IN1
data[2] => w_anode259w[3].IN1
data[2] => w_anode269w[3].IN1
data[2] => w_anode279w[3].IN1
data[2] => w_anode300w[3]~0.IN0
data[2] => w_anode311w[3]~0.IN0
data[2] => w_anode321w[3]~0.IN0
data[2] => w_anode331w[3]~0.IN0
data[2] => w_anode341w[3].IN1
data[2] => w_anode34w[3]~0.IN0
data[2] => w_anode351w[3].IN1
data[2] => w_anode361w[3].IN1
data[2] => w_anode371w[3].IN1
data[2] => w_anode44w[3]~0.IN0
data[2] => w_anode54w[3]~0.IN0
data[2] => w_anode64w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode84w[3].IN1
data[2] => w_anode94w[3].IN1
data[3] => w_anode106w[1].IN1
data[3] => w_anode198w[1]~0.IN0
data[3] => w_anode290w[1].IN1
data[3] => w_anode3w[1]~1.IN0
data[4] => w_anode106w[2]~0.IN0
data[4] => w_anode198w[2].IN1
data[4] => w_anode290w[2].IN1
data[4] => w_anode3w[2]~0.IN0
eq[0] <= w_anode17w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode34w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode44w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode54w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode64w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode84w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode94w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode116w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode127w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode137w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode147w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode157w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode167w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode177w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode187w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode208w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode219w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode229w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode239w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode249w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode259w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode269w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode279w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode300w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode311w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode321w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode331w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode341w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode351w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode361w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode371w[3].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Control:inst|InstructionCounter:inst82|lpm_counter10:inst2
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]


|lab4|Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component
clock => cntr_f4i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_f4i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_f4i:auto_generated.q[0]
q[1] <= cntr_f4i:auto_generated.q[1]
q[2] <= cntr_f4i:auto_generated.q[2]
q[3] <= cntr_f4i:auto_generated.q[3]
q[4] <= cntr_f4i:auto_generated.q[4]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lab4|Control:inst|InstructionCounter:inst82|lpm_counter10:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
sclr => _~11.IN1
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|lab4|Control:inst|lpm_ff11:InstructionRegister0
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
sclr => lpm_ff:lpm_ff_component.sclr
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|lab4|Control:inst|lpm_ff11:InstructionRegister0|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Control:inst|BusX4:inst6
Bus[0] <= pin1.DB_MAX_OUTPUT_PORT_TYPE
Bus[1] <= pin2.DB_MAX_OUTPUT_PORT_TYPE
Bus[2] <= pin3.DB_MAX_OUTPUT_PORT_TYPE
Bus[3] <= pin4.DB_MAX_OUTPUT_PORT_TYPE
pin4 => Bus[3].DATAIN
pin1 => Bus[0].DATAIN
pin2 => Bus[1].DATAIN
pin3 => Bus[2].DATAIN


|lab4|Control:inst|lpm_ff10:DataRegister
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
sclr => lpm_ff:lpm_ff_component.sclr
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|lab4|Control:inst|lpm_ff10:DataRegister|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Control:inst|lpm_counter4:InstructionPointer
clock => lpm_counter:lpm_counter_component.clock
data[0] => lpm_counter:lpm_counter_component.data[0]
data[1] => lpm_counter:lpm_counter_component.data[1]
data[2] => lpm_counter:lpm_counter_component.data[2]
data[3] => lpm_counter:lpm_counter_component.data[3]
data[4] => lpm_counter:lpm_counter_component.data[4]
data[5] => lpm_counter:lpm_counter_component.data[5]
data[6] => lpm_counter:lpm_counter_component.data[6]
data[7] => lpm_counter:lpm_counter_component.data[7]
sclr => lpm_counter:lpm_counter_component.sclr
sload => lpm_counter:lpm_counter_component.sload
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|lab4|Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component
clock => cntr_v3j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_v3j:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_v3j:auto_generated.sload
data[0] => cntr_v3j:auto_generated.data[0]
data[1] => cntr_v3j:auto_generated.data[1]
data[2] => cntr_v3j:auto_generated.data[2]
data[3] => cntr_v3j:auto_generated.data[3]
data[4] => cntr_v3j:auto_generated.data[4]
data[5] => cntr_v3j:auto_generated.data[5]
data[6] => cntr_v3j:auto_generated.data[6]
data[7] => cntr_v3j:auto_generated.data[7]
cin => ~NO_FANOUT~
q[0] <= cntr_v3j:auto_generated.q[0]
q[1] <= cntr_v3j:auto_generated.q[1]
q[2] <= cntr_v3j:auto_generated.q[2]
q[3] <= cntr_v3j:auto_generated.q[3]
q[4] <= cntr_v3j:auto_generated.q[4]
q[5] <= cntr_v3j:auto_generated.q[5]
q[6] <= cntr_v3j:auto_generated.q[6]
q[7] <= cntr_v3j:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|lab4|Control:inst|lpm_counter4:InstructionPointer|lpm_counter:lpm_counter_component|cntr_v3j:auto_generated
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
data[0] => _~16.IN1
data[1] => _~15.IN1
data[2] => _~14.IN1
data[3] => _~13.IN1
data[4] => _~12.IN1
data[5] => _~11.IN1
data[6] => _~10.IN1
data[7] => _~9.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
sclr => _~17.IN1
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sload => _~19.IN1
sload => counter_reg_bit1a[7]~9.IN1


|lab4|Control:inst|lpm_ff10:AddressRegister
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
sclr => lpm_ff:lpm_ff_component.sclr
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|lab4|Control:inst|lpm_ff10:AddressRegister|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Control:inst|lpm_ff10:InstructionRegister2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
sclr => lpm_ff:lpm_ff_component.sclr
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|lab4|Control:inst|lpm_ff10:InstructionRegister2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Control:inst|Counduit2Bus:inst17
ControlOUT[0] <= Control_IN_0.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[1] <= Control_IN_1.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[2] <= Control_IN_2.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[3] <= Control_IN_3.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[4] <= Control_IN_4.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[5] <= Control_IN_5.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[6] <= Control_IN_6.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[7] <= Control_IN_7.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[8] <= Control_IN_8.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[9] <= Control_IN_9.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[10] <= Control_IN_10.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[11] <= Control_IN_11.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[12] <= Control_IN_12.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[13] <= Control_IN_13.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[14] <= Control_IN_14.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[15] <= Control_IN_15.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[16] <= Control_IN_16.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[17] <= Control_IN_17.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[18] <= Control_IN_18.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[19] <= Control_IN_19.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[20] <= Control_IN_20.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[21] <= Control_IN_21.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[22] <= Control_IN_22.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[23] <= Control_IN_23.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[24] <= Control_IN_24.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[25] <= Control_IN_25.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[26] <= Control_IN_26.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[27] <= Control_IN_27.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[28] <= Control_IN_28.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[29] <= Control_IN_29.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[30] <= Control_IN_30.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[31] <= Control_IN_31.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[32] <= Control_IN_32.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[33] <= Control_IN_33.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[34] <= Control_IN_34.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[35] <= Control_IN_35.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[36] <= Control_IN_36.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[37] <= Control_IN_37.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[38] <= Control_IN_38.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[39] <= Control_IN_39.DB_MAX_OUTPUT_PORT_TYPE
Control_IN_38 => ControlOUT[38].DATAIN
Control_IN_37 => ControlOUT[37].DATAIN
Control_IN_36 => ControlOUT[36].DATAIN
Control_IN_35 => ControlOUT[35].DATAIN
Control_IN_34 => ControlOUT[34].DATAIN
Control_IN_33 => ControlOUT[33].DATAIN
Control_IN_32 => ControlOUT[32].DATAIN
Control_IN_31 => ControlOUT[31].DATAIN
Control_IN_30 => ControlOUT[30].DATAIN
Control_IN_29 => ControlOUT[29].DATAIN
Control_IN_28 => ControlOUT[28].DATAIN
Control_IN_27 => ControlOUT[27].DATAIN
Control_IN_26 => ControlOUT[26].DATAIN
Control_IN_25 => ControlOUT[25].DATAIN
Control_IN_24 => ControlOUT[24].DATAIN
Control_IN_23 => ControlOUT[23].DATAIN
Control_IN_22 => ControlOUT[22].DATAIN
Control_IN_21 => ControlOUT[21].DATAIN
Control_IN_20 => ControlOUT[20].DATAIN
Control_IN_19 => ControlOUT[19].DATAIN
Control_IN_18 => ControlOUT[18].DATAIN
Control_IN_17 => ControlOUT[17].DATAIN
Control_IN_16 => ControlOUT[16].DATAIN
Control_IN_15 => ControlOUT[15].DATAIN
Control_IN_14 => ControlOUT[14].DATAIN
Control_IN_13 => ControlOUT[13].DATAIN
Control_IN_12 => ControlOUT[12].DATAIN
Control_IN_11 => ControlOUT[11].DATAIN
Control_IN_10 => ControlOUT[10].DATAIN
Control_IN_9 => ControlOUT[9].DATAIN
Control_IN_8 => ControlOUT[8].DATAIN
Control_IN_7 => ControlOUT[7].DATAIN
Control_IN_6 => ControlOUT[6].DATAIN
Control_IN_5 => ControlOUT[5].DATAIN
Control_IN_4 => ControlOUT[4].DATAIN
Control_IN_3 => ControlOUT[3].DATAIN
Control_IN_2 => ControlOUT[2].DATAIN
Control_IN_1 => ControlOUT[1].DATAIN
Control_IN_0 => ControlOUT[0].DATAIN
Control_IN_39 => ControlOUT[39].DATAIN


|lab4|Control:inst|lpm_ff11:InstructionRegister1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
sclr => lpm_ff:lpm_ff_component.sclr
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|lab4|Control:inst|lpm_ff11:InstructionRegister1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Control:inst|BusX4:inst5
Bus[0] <= pin1.DB_MAX_OUTPUT_PORT_TYPE
Bus[1] <= pin2.DB_MAX_OUTPUT_PORT_TYPE
Bus[2] <= pin3.DB_MAX_OUTPUT_PORT_TYPE
Bus[3] <= pin4.DB_MAX_OUTPUT_PORT_TYPE
pin4 => Bus[3].DATAIN
pin1 => Bus[0].DATAIN
pin2 => Bus[1].DATAIN
pin3 => Bus[2].DATAIN


|lab4|Control:inst|lpm_ff12:FlagsRegister
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
sclr => lpm_ff:lpm_ff_component.sclr
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|lab4|Control:inst|lpm_ff12:FlagsRegister|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[15].SCLR
sclr => dffs[14].SCLR
sclr => dffs[13].SCLR
sclr => dffs[12].SCLR
sclr => dffs[11].SCLR
sclr => dffs[10].SCLR
sclr => dffs[9].SCLR
sclr => dffs[8].SCLR
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Control:inst|Bus2Control:inst1
ControlOUT_0 <= Control_IN[0].DB_MAX_OUTPUT_PORT_TYPE
Control_IN[0] => ControlOUT_0.DATAIN
Control_IN[1] => ControlOUT_1.DATAIN
Control_IN[2] => ControlOUT_2.DATAIN
Control_IN[3] => ControlOUT_3.DATAIN
Control_IN[4] => ControlOUT_4.DATAIN
Control_IN[5] => ControlOUT_5.DATAIN
Control_IN[6] => ControlOUT_6.DATAIN
Control_IN[7] => ControlOUT_7.DATAIN
Control_IN[8] => ControlOUT_8.DATAIN
Control_IN[9] => ControlOUT_9.DATAIN
Control_IN[10] => ControlOUT_10.DATAIN
Control_IN[11] => ControlOUT_11.DATAIN
Control_IN[12] => ControlOUT_12.DATAIN
Control_IN[13] => ControlOUT_13.DATAIN
Control_IN[14] => ControlOUT_14.DATAIN
Control_IN[15] => ControlOUT_15.DATAIN
Control_IN[16] => ControlOUT_16.DATAIN
Control_IN[17] => ControlOUT_17.DATAIN
Control_IN[18] => ControlOUT_18.DATAIN
Control_IN[19] => ControlOUT_19.DATAIN
Control_IN[20] => ControlOUT_20.DATAIN
Control_IN[21] => ControlOUT_21.DATAIN
Control_IN[22] => ControlOUT_22.DATAIN
Control_IN[23] => ControlOUT_23.DATAIN
Control_IN[24] => ControlOUT_24.DATAIN
Control_IN[25] => ControlOUT_25.DATAIN
Control_IN[26] => ControlOUT_26.DATAIN
Control_IN[27] => ControlOUT_27.DATAIN
Control_IN[28] => ControlOUT_28.DATAIN
Control_IN[29] => ControlOUT_29.DATAIN
Control_IN[30] => ControlOUT_30.DATAIN
Control_IN[31] => ControlOUT_31.DATAIN
Control_IN[32] => ControlOUT_32.DATAIN
Control_IN[33] => ControlOUT_33.DATAIN
Control_IN[34] => ControlOUT_34.DATAIN
Control_IN[35] => ControlOUT_35.DATAIN
Control_IN[36] => ControlOUT_36.DATAIN
Control_IN[37] => ControlOUT_37.DATAIN
Control_IN[38] => ControlOUT_38.DATAIN
Control_IN[39] => ControlOUT_39.DATAIN
ControlOUT_1 <= Control_IN[1].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_2 <= Control_IN[2].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_3 <= Control_IN[3].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_4 <= Control_IN[4].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_5 <= Control_IN[5].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_6 <= Control_IN[6].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_7 <= Control_IN[7].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_8 <= Control_IN[8].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_9 <= Control_IN[9].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_10 <= Control_IN[10].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_11 <= Control_IN[11].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_12 <= Control_IN[12].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_13 <= Control_IN[13].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_14 <= Control_IN[14].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_15 <= Control_IN[15].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_16 <= Control_IN[16].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_17 <= Control_IN[17].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_18 <= Control_IN[18].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_19 <= Control_IN[19].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_20 <= Control_IN[20].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_21 <= Control_IN[21].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_22 <= Control_IN[22].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_23 <= Control_IN[23].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_24 <= Control_IN[24].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_25 <= Control_IN[25].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_26 <= Control_IN[26].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_27 <= Control_IN[27].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_28 <= Control_IN[28].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_29 <= Control_IN[29].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_30 <= Control_IN[30].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_31 <= Control_IN[31].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_32 <= Control_IN[32].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_33 <= Control_IN[33].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_34 <= Control_IN[34].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_35 <= Control_IN[35].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_36 <= Control_IN[36].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_37 <= Control_IN[37].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_38 <= Control_IN[38].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_39 <= Control_IN[39].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Counduit2Bus:inst4
ControlOUT[0] <= Control_IN_0.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[1] <= Control_IN_1.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[2] <= Control_IN_2.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[3] <= Control_IN_3.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[4] <= Control_IN_4.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[5] <= Control_IN_5.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[6] <= Control_IN_6.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[7] <= Control_IN_7.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[8] <= Control_IN_8.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[9] <= Control_IN_9.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[10] <= Control_IN_10.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[11] <= Control_IN_11.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[12] <= Control_IN_12.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[13] <= Control_IN_13.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[14] <= Control_IN_14.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[15] <= Control_IN_15.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[16] <= Control_IN_16.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[17] <= Control_IN_17.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[18] <= Control_IN_18.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[19] <= Control_IN_19.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[20] <= Control_IN_20.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[21] <= Control_IN_21.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[22] <= Control_IN_22.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[23] <= Control_IN_23.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[24] <= Control_IN_24.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[25] <= Control_IN_25.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[26] <= Control_IN_26.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[27] <= Control_IN_27.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[28] <= Control_IN_28.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[29] <= Control_IN_29.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[30] <= Control_IN_30.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[31] <= Control_IN_31.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[32] <= Control_IN_32.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[33] <= Control_IN_33.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[34] <= Control_IN_34.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[35] <= Control_IN_35.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[36] <= Control_IN_36.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[37] <= Control_IN_37.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[38] <= Control_IN_38.DB_MAX_OUTPUT_PORT_TYPE
ControlOUT[39] <= Control_IN_39.DB_MAX_OUTPUT_PORT_TYPE
Control_IN_38 => ControlOUT[38].DATAIN
Control_IN_37 => ControlOUT[37].DATAIN
Control_IN_36 => ControlOUT[36].DATAIN
Control_IN_35 => ControlOUT[35].DATAIN
Control_IN_34 => ControlOUT[34].DATAIN
Control_IN_33 => ControlOUT[33].DATAIN
Control_IN_32 => ControlOUT[32].DATAIN
Control_IN_31 => ControlOUT[31].DATAIN
Control_IN_30 => ControlOUT[30].DATAIN
Control_IN_29 => ControlOUT[29].DATAIN
Control_IN_28 => ControlOUT[28].DATAIN
Control_IN_27 => ControlOUT[27].DATAIN
Control_IN_26 => ControlOUT[26].DATAIN
Control_IN_25 => ControlOUT[25].DATAIN
Control_IN_24 => ControlOUT[24].DATAIN
Control_IN_23 => ControlOUT[23].DATAIN
Control_IN_22 => ControlOUT[22].DATAIN
Control_IN_21 => ControlOUT[21].DATAIN
Control_IN_20 => ControlOUT[20].DATAIN
Control_IN_19 => ControlOUT[19].DATAIN
Control_IN_18 => ControlOUT[18].DATAIN
Control_IN_17 => ControlOUT[17].DATAIN
Control_IN_16 => ControlOUT[16].DATAIN
Control_IN_15 => ControlOUT[15].DATAIN
Control_IN_14 => ControlOUT[14].DATAIN
Control_IN_13 => ControlOUT[13].DATAIN
Control_IN_12 => ControlOUT[12].DATAIN
Control_IN_11 => ControlOUT[11].DATAIN
Control_IN_10 => ControlOUT[10].DATAIN
Control_IN_9 => ControlOUT[9].DATAIN
Control_IN_8 => ControlOUT[8].DATAIN
Control_IN_7 => ControlOUT[7].DATAIN
Control_IN_6 => ControlOUT[6].DATAIN
Control_IN_5 => ControlOUT[5].DATAIN
Control_IN_4 => ControlOUT[4].DATAIN
Control_IN_3 => ControlOUT[3].DATAIN
Control_IN_2 => ControlOUT[2].DATAIN
Control_IN_1 => ControlOUT[1].DATAIN
Control_IN_0 => ControlOUT[0].DATAIN
Control_IN_39 => ControlOUT[39].DATAIN


|lab4|Registers:inst2
DataOUT[0] <= inst23[0].DB_MAX_OUTPUT_PORT_TYPE
DataOUT[1] <= inst23[1].DB_MAX_OUTPUT_PORT_TYPE
DataOUT[2] <= inst23[2].DB_MAX_OUTPUT_PORT_TYPE
DataOUT[3] <= inst23[3].DB_MAX_OUTPUT_PORT_TYPE
DataOUT[4] <= inst23[4].DB_MAX_OUTPUT_PORT_TYPE
DataOUT[5] <= inst23[5].DB_MAX_OUTPUT_PORT_TYPE
DataOUT[6] <= inst23[6].DB_MAX_OUTPUT_PORT_TYPE
DataOUT[7] <= inst23[7].DB_MAX_OUTPUT_PORT_TYPE
DataIN[0] => inst22[0].DATAIN
DataIN[1] => inst22[1].DATAIN
DataIN[2] => inst22[2].DATAIN
DataIN[3] => inst22[3].DATAIN
DataIN[4] => inst22[4].DATAIN
DataIN[5] => inst22[5].DATAIN
DataIN[6] => inst22[6].DATAIN
DataIN[7] => inst22[7].DATAIN
WrE/ReE => inst22[7].OE
WrE/ReE => inst22[6].OE
WrE/ReE => inst22[5].OE
WrE/ReE => inst22[4].OE
WrE/ReE => inst22[3].OE
WrE/ReE => inst22[2].OE
WrE/ReE => inst22[1].OE
WrE/ReE => inst22[0].OE
WrE/ReE => inst38.IN0
WrE/ReE => inst9[7].OE
WrE/ReE => inst9[6].OE
WrE/ReE => inst9[5].OE
WrE/ReE => inst9[4].OE
WrE/ReE => inst9[3].OE
WrE/ReE => inst9[2].OE
WrE/ReE => inst9[1].OE
WrE/ReE => inst9[0].OE
WrE/ReE => inst11.IN0
WrE/ReE => inst15[7].OE
WrE/ReE => inst15[6].OE
WrE/ReE => inst15[5].OE
WrE/ReE => inst15[4].OE
WrE/ReE => inst15[3].OE
WrE/ReE => inst15[2].OE
WrE/ReE => inst15[1].OE
WrE/ReE => inst15[0].OE
WrE/ReE => inst17.IN0
WrE/ReE => inst18[7].OE
WrE/ReE => inst18[6].OE
WrE/ReE => inst18[5].OE
WrE/ReE => inst18[4].OE
WrE/ReE => inst18[3].OE
WrE/ReE => inst18[2].OE
WrE/ReE => inst18[1].OE
WrE/ReE => inst18[0].OE
WrE/ReE => inst20.IN0
WrE/ReE => inst41[7].OE
WrE/ReE => inst41[6].OE
WrE/ReE => inst41[5].OE
WrE/ReE => inst41[4].OE
WrE/ReE => inst41[3].OE
WrE/ReE => inst41[2].OE
WrE/ReE => inst41[1].OE
WrE/ReE => inst41[0].OE
WrE/ReE => inst45.IN0
WrE/ReE => inst47[7].OE
WrE/ReE => inst47[6].OE
WrE/ReE => inst47[5].OE
WrE/ReE => inst47[4].OE
WrE/ReE => inst47[3].OE
WrE/ReE => inst47[2].OE
WrE/ReE => inst47[1].OE
WrE/ReE => inst47[0].OE
WrE/ReE => inst51.IN0
WrE/ReE => inst53[7].OE
WrE/ReE => inst53[6].OE
WrE/ReE => inst53[5].OE
WrE/ReE => inst53[4].OE
WrE/ReE => inst53[3].OE
WrE/ReE => inst53[2].OE
WrE/ReE => inst53[1].OE
WrE/ReE => inst53[0].OE
WrE/ReE => inst57.IN0
WrE/ReE => inst59[7].OE
WrE/ReE => inst59[6].OE
WrE/ReE => inst59[5].OE
WrE/ReE => inst59[4].OE
WrE/ReE => inst59[3].OE
WrE/ReE => inst59[2].OE
WrE/ReE => inst59[1].OE
WrE/ReE => inst59[0].OE
WrE/ReE => inst63.IN0
WrE/ReE => inst65[7].OE
WrE/ReE => inst65[6].OE
WrE/ReE => inst65[5].OE
WrE/ReE => inst65[4].OE
WrE/ReE => inst65[3].OE
WrE/ReE => inst65[2].OE
WrE/ReE => inst65[1].OE
WrE/ReE => inst65[0].OE
WrE/ReE => inst69.IN0
WrE/ReE => inst71[7].OE
WrE/ReE => inst71[6].OE
WrE/ReE => inst71[5].OE
WrE/ReE => inst71[4].OE
WrE/ReE => inst71[3].OE
WrE/ReE => inst71[2].OE
WrE/ReE => inst71[1].OE
WrE/ReE => inst71[0].OE
WrE/ReE => inst75.IN0
WrE/ReE => inst77[7].OE
WrE/ReE => inst77[6].OE
WrE/ReE => inst77[5].OE
WrE/ReE => inst77[4].OE
WrE/ReE => inst77[3].OE
WrE/ReE => inst77[2].OE
WrE/ReE => inst77[1].OE
WrE/ReE => inst77[0].OE
WrE/ReE => inst81.IN0
WrE/ReE => inst83[7].OE
WrE/ReE => inst83[6].OE
WrE/ReE => inst83[5].OE
WrE/ReE => inst83[4].OE
WrE/ReE => inst83[3].OE
WrE/ReE => inst83[2].OE
WrE/ReE => inst83[1].OE
WrE/ReE => inst83[0].OE
WrE/ReE => inst87.IN0
WrE/ReE => inst89[7].OE
WrE/ReE => inst89[6].OE
WrE/ReE => inst89[5].OE
WrE/ReE => inst89[4].OE
WrE/ReE => inst89[3].OE
WrE/ReE => inst89[2].OE
WrE/ReE => inst89[1].OE
WrE/ReE => inst89[0].OE
WrE/ReE => inst93.IN0
WrE/ReE => inst95[7].OE
WrE/ReE => inst95[6].OE
WrE/ReE => inst95[5].OE
WrE/ReE => inst95[4].OE
WrE/ReE => inst95[3].OE
WrE/ReE => inst95[2].OE
WrE/ReE => inst95[1].OE
WrE/ReE => inst95[0].OE
WrE/ReE => inst99.IN0
WrE/ReE => inst101[7].OE
WrE/ReE => inst101[6].OE
WrE/ReE => inst101[5].OE
WrE/ReE => inst101[4].OE
WrE/ReE => inst101[3].OE
WrE/ReE => inst101[2].OE
WrE/ReE => inst101[1].OE
WrE/ReE => inst101[0].OE
WrE/ReE => inst105.IN0
WrE/ReE => inst12[7].OE
WrE/ReE => inst12[6].OE
WrE/ReE => inst12[5].OE
WrE/ReE => inst12[4].OE
WrE/ReE => inst12[3].OE
WrE/ReE => inst12[2].OE
WrE/ReE => inst12[1].OE
WrE/ReE => inst12[0].OE
WrE/ReE => inst14.IN0
WrE/ReE => inst[7].OE
WrE/ReE => inst[6].OE
WrE/ReE => inst[5].OE
WrE/ReE => inst[4].OE
WrE/ReE => inst[3].OE
WrE/ReE => inst[2].OE
WrE/ReE => inst[1].OE
WrE/ReE => inst[0].OE
WrE/ReE => inst8.IN0
WrE/ReE => inst24.IN0
CLK => inst38.IN1
RegEnable => lpm_decode1:inst3.enable
RegNum3 => lpm_decode1:inst3.data[3]
RegNum2 => lpm_decode1:inst3.data[2]
RegNum1 => lpm_decode1:inst3.data[1]
RegNum0 => lpm_decode1:inst3.data[0]


|lab4|Registers:inst2|lpm_ff5:Register_2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|lab4|Registers:inst2|lpm_ff5:Register_2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Registers:inst2|lpm_decode1:inst3
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|lab4|Registers:inst2|lpm_decode1:inst3|lpm_decode:lpm_decode_component
data[0] => decode_ltf:auto_generated.data[0]
data[1] => decode_ltf:auto_generated.data[1]
data[2] => decode_ltf:auto_generated.data[2]
data[3] => decode_ltf:auto_generated.data[3]
enable => decode_ltf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ltf:auto_generated.eq[0]
eq[1] <= decode_ltf:auto_generated.eq[1]
eq[2] <= decode_ltf:auto_generated.eq[2]
eq[3] <= decode_ltf:auto_generated.eq[3]
eq[4] <= decode_ltf:auto_generated.eq[4]
eq[5] <= decode_ltf:auto_generated.eq[5]
eq[6] <= decode_ltf:auto_generated.eq[6]
eq[7] <= decode_ltf:auto_generated.eq[7]
eq[8] <= decode_ltf:auto_generated.eq[8]
eq[9] <= decode_ltf:auto_generated.eq[9]
eq[10] <= decode_ltf:auto_generated.eq[10]
eq[11] <= decode_ltf:auto_generated.eq[11]
eq[12] <= decode_ltf:auto_generated.eq[12]
eq[13] <= decode_ltf:auto_generated.eq[13]
eq[14] <= decode_ltf:auto_generated.eq[14]
eq[15] <= decode_ltf:auto_generated.eq[15]


|lab4|Registers:inst2|lpm_decode1:inst3|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
data[0] => w_anode108w[1]~2.IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1]~1.IN0
data[0] => w_anode12w[1]~2.IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1]~1.IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1]~0.IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1]~1.IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1]~1.IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1]~0.IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2]~1.IN0
data[1] => w_anode119w[2]~1.IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2]~1.IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2]~0.IN0
data[1] => w_anode159w[2]~0.IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2]~1.IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2]~0.IN0
data[1] => w_anode69w[2]~0.IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3]~0.IN0
data[2] => w_anode119w[3]~0.IN0
data[2] => w_anode129w[3]~0.IN0
data[2] => w_anode12w[3]~0.IN0
data[2] => w_anode139w[3]~0.IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3]~0.IN0
data[2] => w_anode39w[3]~0.IN0
data[2] => w_anode49w[3]~0.IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1]~0.IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Registers:inst2|lpm_ff5:Register_4
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|lab4|Registers:inst2|lpm_ff5:Register_4|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Registers:inst2|lpm_ff5:Register_5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|lab4|Registers:inst2|lpm_ff5:Register_5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Registers:inst2|lpm_ff5:Register_6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|lab4|Registers:inst2|lpm_ff5:Register_6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Registers:inst2|lpm_ff5:Register_7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|lab4|Registers:inst2|lpm_ff5:Register_7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Registers:inst2|lpm_ff5:Register_8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|lab4|Registers:inst2|lpm_ff5:Register_8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Registers:inst2|lpm_ff5:Register_9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|lab4|Registers:inst2|lpm_ff5:Register_9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Registers:inst2|lpm_ff5:Register_10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|lab4|Registers:inst2|lpm_ff5:Register_10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Registers:inst2|lpm_ff5:Register_11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|lab4|Registers:inst2|lpm_ff5:Register_11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Registers:inst2|lpm_ff5:Register_12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|lab4|Registers:inst2|lpm_ff5:Register_12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Registers:inst2|lpm_ff5:Register_13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|lab4|Registers:inst2|lpm_ff5:Register_13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Registers:inst2|lpm_ff5:Register_14
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|lab4|Registers:inst2|lpm_ff5:Register_14|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Registers:inst2|lpm_ff5:Register_15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|lab4|Registers:inst2|lpm_ff5:Register_15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Registers:inst2|lpm_ff5:Register_16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|lab4|Registers:inst2|lpm_ff5:Register_16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Registers:inst2|lpm_ff5:Register_3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|lab4|Registers:inst2|lpm_ff5:Register_3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Registers:inst2|lpm_ff5:Register_1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|lab4|Registers:inst2|lpm_ff5:Register_1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|lab4|Bus2Control:inst3
ControlOUT_0 <= Control_IN[0].DB_MAX_OUTPUT_PORT_TYPE
Control_IN[0] => ControlOUT_0.DATAIN
Control_IN[1] => ControlOUT_1.DATAIN
Control_IN[2] => ControlOUT_2.DATAIN
Control_IN[3] => ControlOUT_3.DATAIN
Control_IN[4] => ControlOUT_4.DATAIN
Control_IN[5] => ControlOUT_5.DATAIN
Control_IN[6] => ControlOUT_6.DATAIN
Control_IN[7] => ControlOUT_7.DATAIN
Control_IN[8] => ControlOUT_8.DATAIN
Control_IN[9] => ControlOUT_9.DATAIN
Control_IN[10] => ControlOUT_10.DATAIN
Control_IN[11] => ControlOUT_11.DATAIN
Control_IN[12] => ControlOUT_12.DATAIN
Control_IN[13] => ControlOUT_13.DATAIN
Control_IN[14] => ControlOUT_14.DATAIN
Control_IN[15] => ControlOUT_15.DATAIN
Control_IN[16] => ControlOUT_16.DATAIN
Control_IN[17] => ControlOUT_17.DATAIN
Control_IN[18] => ControlOUT_18.DATAIN
Control_IN[19] => ControlOUT_19.DATAIN
Control_IN[20] => ControlOUT_20.DATAIN
Control_IN[21] => ControlOUT_21.DATAIN
Control_IN[22] => ControlOUT_22.DATAIN
Control_IN[23] => ControlOUT_23.DATAIN
Control_IN[24] => ControlOUT_24.DATAIN
Control_IN[25] => ControlOUT_25.DATAIN
Control_IN[26] => ControlOUT_26.DATAIN
Control_IN[27] => ControlOUT_27.DATAIN
Control_IN[28] => ControlOUT_28.DATAIN
Control_IN[29] => ControlOUT_29.DATAIN
Control_IN[30] => ControlOUT_30.DATAIN
Control_IN[31] => ControlOUT_31.DATAIN
Control_IN[32] => ControlOUT_32.DATAIN
Control_IN[33] => ControlOUT_33.DATAIN
Control_IN[34] => ControlOUT_34.DATAIN
Control_IN[35] => ControlOUT_35.DATAIN
Control_IN[36] => ControlOUT_36.DATAIN
Control_IN[37] => ControlOUT_37.DATAIN
Control_IN[38] => ControlOUT_38.DATAIN
Control_IN[39] => ControlOUT_39.DATAIN
ControlOUT_1 <= Control_IN[1].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_2 <= Control_IN[2].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_3 <= Control_IN[3].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_4 <= Control_IN[4].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_5 <= Control_IN[5].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_6 <= Control_IN[6].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_7 <= Control_IN[7].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_8 <= Control_IN[8].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_9 <= Control_IN[9].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_10 <= Control_IN[10].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_11 <= Control_IN[11].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_12 <= Control_IN[12].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_13 <= Control_IN[13].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_14 <= Control_IN[14].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_15 <= Control_IN[15].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_16 <= Control_IN[16].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_17 <= Control_IN[17].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_18 <= Control_IN[18].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_19 <= Control_IN[19].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_20 <= Control_IN[20].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_21 <= Control_IN[21].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_22 <= Control_IN[22].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_23 <= Control_IN[23].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_24 <= Control_IN[24].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_25 <= Control_IN[25].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_26 <= Control_IN[26].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_27 <= Control_IN[27].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_28 <= Control_IN[28].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_29 <= Control_IN[29].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_30 <= Control_IN[30].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_31 <= Control_IN[31].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_32 <= Control_IN[32].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_33 <= Control_IN[33].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_34 <= Control_IN[34].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_35 <= Control_IN[35].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_36 <= Control_IN[36].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_37 <= Control_IN[37].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_38 <= Control_IN[38].DB_MAX_OUTPUT_PORT_TYPE
ControlOUT_39 <= Control_IN[39].DB_MAX_OUTPUT_PORT_TYPE


|lab4|ROM_RAM:inst1
DataOUT[0] <= inst7[0].DB_MAX_OUTPUT_PORT_TYPE
DataOUT[1] <= inst7[1].DB_MAX_OUTPUT_PORT_TYPE
DataOUT[2] <= inst7[2].DB_MAX_OUTPUT_PORT_TYPE
DataOUT[3] <= inst7[3].DB_MAX_OUTPUT_PORT_TYPE
DataOUT[4] <= inst7[4].DB_MAX_OUTPUT_PORT_TYPE
DataOUT[5] <= inst7[5].DB_MAX_OUTPUT_PORT_TYPE
DataOUT[6] <= inst7[6].DB_MAX_OUTPUT_PORT_TYPE
DataOUT[7] <= inst7[7].DB_MAX_OUTPUT_PORT_TYPE
DataIN[0] => inst[0].DATAIN
DataIN[1] => inst[1].DATAIN
DataIN[2] => inst[2].DATAIN
DataIN[3] => inst[3].DATAIN
DataIN[4] => inst[4].DATAIN
DataIN[5] => inst[5].DATAIN
DataIN[6] => inst[6].DATAIN
DataIN[7] => inst[7].DATAIN
ReE/WrE => inst21.IN0
ReE/WrE => inst14.IN0
ReE/WrE => inst15.IN0
ReE/WrE => LPM_RAM_IO:RAM.outenab
ReE/WrE => inst18.IN0
ReE/WrE => inst17.IN1
ReE/WrE => inst7[7].OE
ReE/WrE => inst7[6].OE
ReE/WrE => inst7[5].OE
ReE/WrE => inst7[4].OE
ReE/WrE => inst7[3].OE
ReE/WrE => inst7[2].OE
ReE/WrE => inst7[1].OE
ReE/WrE => inst7[0].OE
MemEnable => inst2.IN0
CLK => inst2.IN1
AddressIN[0] => inst10[0].DATAIN
AddressIN[0] => inst9[0].DATAIN
AddressIN[1] => inst10[1].DATAIN
AddressIN[1] => inst9[1].DATAIN
AddressIN[2] => inst10[2].DATAIN
AddressIN[2] => inst9[2].DATAIN
AddressIN[3] => inst10[3].DATAIN
AddressIN[3] => inst9[3].DATAIN
AddressIN[4] => inst10[4].DATAIN
AddressIN[4] => inst9[4].DATAIN
AddressIN[5] => inst10[5].DATAIN
AddressIN[5] => inst9[5].DATAIN
AddressIN[6] => inst10[6].DATAIN
AddressIN[6] => inst9[6].DATAIN
AddressIN[7] => inst10[7].DATAIN
AddressIN[7] => inst9[7].DATAIN
ROM/RAM => inst10[7].OE
ROM/RAM => inst10[6].OE
ROM/RAM => inst10[5].OE
ROM/RAM => inst10[4].OE
ROM/RAM => inst10[3].OE
ROM/RAM => inst10[2].OE
ROM/RAM => inst10[1].OE
ROM/RAM => inst10[0].OE
ROM/RAM => inst14.IN1
ROM/RAM => inst11.IN0


|lab4|ROM_RAM:inst1|lpm_rom6:inst1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|lab4|ROM_RAM:inst1|lpm_rom6:inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fr61:auto_generated.address_a[0]
address_a[1] => altsyncram_fr61:auto_generated.address_a[1]
address_a[2] => altsyncram_fr61:auto_generated.address_a[2]
address_a[3] => altsyncram_fr61:auto_generated.address_a[3]
address_a[4] => altsyncram_fr61:auto_generated.address_a[4]
address_a[5] => altsyncram_fr61:auto_generated.address_a[5]
address_a[6] => altsyncram_fr61:auto_generated.address_a[6]
address_a[7] => altsyncram_fr61:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fr61:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fr61:auto_generated.q_a[0]
q_a[1] <= altsyncram_fr61:auto_generated.q_a[1]
q_a[2] <= altsyncram_fr61:auto_generated.q_a[2]
q_a[3] <= altsyncram_fr61:auto_generated.q_a[3]
q_a[4] <= altsyncram_fr61:auto_generated.q_a[4]
q_a[5] <= altsyncram_fr61:auto_generated.q_a[5]
q_a[6] <= altsyncram_fr61:auto_generated.q_a[6]
q_a[7] <= altsyncram_fr61:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lab4|ROM_RAM:inst1|lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|lab4|ROM_RAM:inst1|LPM_RAM_IO:RAM
dio[0] <> datatri[0]
dio[1] <> datatri[1]
dio[2] <> datatri[2]
dio[3] <> datatri[3]
dio[4] <> datatri[4]
dio[5] <> datatri[5]
dio[6] <> datatri[6]
dio[7] <> datatri[7]
address[0] => altram:sram.address[0]
address[1] => altram:sram.address[1]
address[2] => altram:sram.address[2]
address[3] => altram:sram.address[3]
address[4] => altram:sram.address[4]
address[5] => altram:sram.address[5]
address[6] => altram:sram.address[6]
address[7] => altram:sram.address[7]
inclock => altram:sram.clocki
outclock => altram:sram.clocko
outenab => _~0.IN0
outenab => datatri[7]~0.IN0
memenab => _~2.IN1
memenab => datatri[7]~0.IN1
we => _~1.IN0


|lab4|ROM_RAM:inst1|LPM_RAM_IO:RAM|altram:sram
we => _~0.IN0
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
address[0] => altsyncram:ram_block.address_a[0]
address[1] => altsyncram:ram_block.address_a[1]
address[2] => altsyncram:ram_block.address_a[2]
address[3] => altsyncram:ram_block.address_a[3]
address[4] => altsyncram:ram_block.address_a[4]
address[5] => altsyncram:ram_block.address_a[5]
address[6] => altsyncram:ram_block.address_a[6]
address[7] => altsyncram:ram_block.address_a[7]
clocki => altsyncram:ram_block.clock0
clocko => altsyncram:ram_block.clock1
be => _~0.IN1
q[0] <= altsyncram:ram_block.q_a[0]
q[1] <= altsyncram:ram_block.q_a[1]
q[2] <= altsyncram:ram_block.q_a[2]
q[3] <= altsyncram:ram_block.q_a[3]
q[4] <= altsyncram:ram_block.q_a[4]
q[5] <= altsyncram:ram_block.q_a[5]
q[6] <= altsyncram:ram_block.q_a[6]
q[7] <= altsyncram:ram_block.q_a[7]


|lab4|ROM_RAM:inst1|LPM_RAM_IO:RAM|altram:sram|altsyncram:ram_block
wren_a => altsyncram_aa91:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_aa91:auto_generated.data_a[0]
data_a[1] => altsyncram_aa91:auto_generated.data_a[1]
data_a[2] => altsyncram_aa91:auto_generated.data_a[2]
data_a[3] => altsyncram_aa91:auto_generated.data_a[3]
data_a[4] => altsyncram_aa91:auto_generated.data_a[4]
data_a[5] => altsyncram_aa91:auto_generated.data_a[5]
data_a[6] => altsyncram_aa91:auto_generated.data_a[6]
data_a[7] => altsyncram_aa91:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_aa91:auto_generated.address_a[0]
address_a[1] => altsyncram_aa91:auto_generated.address_a[1]
address_a[2] => altsyncram_aa91:auto_generated.address_a[2]
address_a[3] => altsyncram_aa91:auto_generated.address_a[3]
address_a[4] => altsyncram_aa91:auto_generated.address_a[4]
address_a[5] => altsyncram_aa91:auto_generated.address_a[5]
address_a[6] => altsyncram_aa91:auto_generated.address_a[6]
address_a[7] => altsyncram_aa91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aa91:auto_generated.clock0
clock1 => altsyncram_aa91:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_aa91:auto_generated.q_a[0]
q_a[1] <= altsyncram_aa91:auto_generated.q_a[1]
q_a[2] <= altsyncram_aa91:auto_generated.q_a[2]
q_a[3] <= altsyncram_aa91:auto_generated.q_a[3]
q_a[4] <= altsyncram_aa91:auto_generated.q_a[4]
q_a[5] <= altsyncram_aa91:auto_generated.q_a[5]
q_a[6] <= altsyncram_aa91:auto_generated.q_a[6]
q_a[7] <= altsyncram_aa91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lab4|ROM_RAM:inst1|LPM_RAM_IO:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


