// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_meta_merger_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rx_ackEventFifo_dout,
        rx_ackEventFifo_num_data_valid,
        rx_ackEventFifo_fifo_cap,
        rx_ackEventFifo_empty_n,
        rx_ackEventFifo_read,
        rx_readEvenFifo_dout,
        rx_readEvenFifo_num_data_valid,
        rx_readEvenFifo_fifo_cap,
        rx_readEvenFifo_empty_n,
        rx_readEvenFifo_read,
        tx_appMetaFifo_dout,
        tx_appMetaFifo_num_data_valid,
        tx_appMetaFifo_fifo_cap,
        tx_appMetaFifo_empty_n,
        tx_appMetaFifo_read,
        tx_ibhconnTable_req_din,
        tx_ibhconnTable_req_num_data_valid,
        tx_ibhconnTable_req_fifo_cap,
        tx_ibhconnTable_req_full_n,
        tx_ibhconnTable_req_write,
        tx_ibhMetaFifo_din,
        tx_ibhMetaFifo_num_data_valid,
        tx_ibhMetaFifo_fifo_cap,
        tx_ibhMetaFifo_full_n,
        tx_ibhMetaFifo_write,
        tx_exhMetaFifo_din,
        tx_exhMetaFifo_num_data_valid,
        tx_exhMetaFifo_fifo_cap,
        tx_exhMetaFifo_full_n,
        tx_exhMetaFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [49:0] rx_ackEventFifo_dout;
input  [5:0] rx_ackEventFifo_num_data_valid;
input  [5:0] rx_ackEventFifo_fifo_cap;
input   rx_ackEventFifo_empty_n;
output   rx_ackEventFifo_read;
input  [177:0] rx_readEvenFifo_dout;
input  [9:0] rx_readEvenFifo_num_data_valid;
input  [9:0] rx_readEvenFifo_fifo_cap;
input   rx_readEvenFifo_empty_n;
output   rx_readEvenFifo_read;
input  [255:0] tx_appMetaFifo_dout;
input  [5:0] tx_appMetaFifo_num_data_valid;
input  [5:0] tx_appMetaFifo_fifo_cap;
input   tx_appMetaFifo_empty_n;
output   tx_appMetaFifo_read;
output  [15:0] tx_ibhconnTable_req_din;
input  [1:0] tx_ibhconnTable_req_num_data_valid;
input  [1:0] tx_ibhconnTable_req_fifo_cap;
input   tx_ibhconnTable_req_full_n;
output   tx_ibhconnTable_req_write;
output  [191:0] tx_ibhMetaFifo_din;
input  [3:0] tx_ibhMetaFifo_num_data_valid;
input  [3:0] tx_ibhMetaFifo_fifo_cap;
input   tx_ibhMetaFifo_full_n;
output   tx_ibhMetaFifo_write;
output  [177:0] tx_exhMetaFifo_din;
input  [2:0] tx_exhMetaFifo_num_data_valid;
input  [2:0] tx_exhMetaFifo_fifo_cap;
input   tx_exhMetaFifo_full_n;
output   tx_exhMetaFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rx_ackEventFifo_read;
reg rx_readEvenFifo_read;
reg tx_appMetaFifo_read;
reg[15:0] tx_ibhconnTable_req_din;
reg tx_ibhconnTable_req_write;
reg[191:0] tx_ibhMetaFifo_din;
reg tx_ibhMetaFifo_write;
reg[177:0] tx_exhMetaFifo_din;
reg tx_exhMetaFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_150_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_i_reg_579;
wire   [0:0] tmp_162_i_nbreadreq_fu_164_p3;
reg    ap_predicate_op42_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_i_reg_579_pp0_iter1_reg;
reg   [0:0] tmp_162_i_reg_611;
wire   [0:0] tmp_164_i_nbreadreq_fu_178_p3;
reg    ap_predicate_op50_read_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] tmp_i_reg_579_pp0_iter2_reg;
reg   [0:0] tmp_162_i_reg_611_pp0_iter2_reg;
reg   [0:0] tmp_164_i_reg_645;
reg    ap_predicate_op67_write_state4;
reg   [0:0] ev_validPsn_reg_656;
reg    ap_predicate_op70_write_state4;
reg    ap_predicate_op74_write_state4;
reg    ap_predicate_op77_write_state4;
reg    ap_predicate_op79_write_state4;
reg    ap_predicate_op82_write_state4;
reg    ap_predicate_op83_write_state4;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_subdone;
reg    rx_ackEventFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    tx_ibhconnTable_req_blk_n;
reg    tx_ibhMetaFifo_blk_n;
reg    tx_exhMetaFifo_blk_n;
reg    rx_readEvenFifo_blk_n;
reg    tx_appMetaFifo_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] aev_validPsn_reg_583;
reg   [0:0] aev_validPsn_reg_583_pp0_iter1_reg;
reg   [0:0] aev_validPsn_reg_583_pp0_iter2_reg;
reg   [0:0] aev_isNak_reg_589;
reg   [0:0] aev_isNak_reg_589_pp0_iter1_reg;
reg   [0:0] aev_isNak_reg_589_pp0_iter2_reg;
reg   [23:0] trunc_ln145_s_reg_594;
reg   [23:0] trunc_ln145_s_reg_594_pp0_iter1_reg;
reg   [23:0] trunc_ln145_s_reg_594_pp0_iter2_reg;
wire   [15:0] trunc_ln674_fu_239_p1;
reg   [15:0] trunc_ln674_reg_600;
reg   [15:0] trunc_ln674_reg_600_pp0_iter1_reg;
reg   [15:0] trunc_ln674_reg_600_pp0_iter2_reg;
wire   [23:0] trunc_ln174_fu_243_p1;
reg   [23:0] trunc_ln174_reg_605;
reg   [23:0] trunc_ln174_reg_605_pp0_iter1_reg;
reg   [23:0] trunc_ln174_reg_605_pp0_iter2_reg;
reg   [177:0] rx_readEvenFifo_read_reg_615;
reg   [177:0] rx_readEvenFifo_read_reg_615_pp0_iter2_reg;
wire   [31:0] ev_op_code_fu_247_p1;
reg   [31:0] ev_op_code_reg_620;
reg   [31:0] ev_op_code_reg_620_pp0_iter2_reg;
reg   [0:0] tmp_95_reg_625;
reg   [0:0] tmp_95_reg_625_pp0_iter2_reg;
reg   [15:0] p_s_reg_630;
reg   [15:0] p_s_reg_630_pp0_iter2_reg;
reg   [23:0] tmp_17_reg_635;
reg   [23:0] tmp_17_reg_635_pp0_iter2_reg;
reg   [23:0] tmp_18_reg_640;
reg   [23:0] tmp_18_reg_640_pp0_iter2_reg;
wire   [31:0] ev_op_code_1_fu_289_p1;
reg   [31:0] ev_op_code_1_reg_649;
wire   [0:0] ev_validPsn_fu_303_p3;
reg   [20:0] numPkg_V_reg_660;
reg   [15:0] p_14_reg_665;
reg   [23:0] tmp_296_i_reg_670;
reg   [23:0] tmp_297_i_reg_676;
reg   [0:0] tmp_97_reg_681;
reg   [0:0] tmp_98_reg_686;
reg   [119:0] tmp_19_reg_691;
wire   [55:0] trunc_ln174_9_fu_387_p1;
reg   [55:0] trunc_ln174_9_reg_696;
reg    ap_block_pp0_stage0_01001;
wire   [191:0] zext_ln174_55_fu_415_p1;
wire   [191:0] zext_ln174_54_fu_433_p1;
wire   [191:0] zext_ln174_53_fu_463_p1;
wire   [191:0] zext_ln174_fu_495_p1;
wire   [177:0] p_014_fu_438_p5;
wire   [177:0] or_ln174_26_fu_572_p2;
wire   [31:0] ev_length_V_fu_293_p4;
wire   [32:0] zext_ln1541_fu_311_p1;
wire   [32:0] ret_V_fu_315_p2;
wire   [0:0] icmp_ln1359_fu_391_p2;
wire   [20:0] numPkg_V_1_fu_396_p3;
wire   [180:0] tmp_300_i_fu_403_p6;
wire   [160:0] zext_ln174_49_cast_fu_420_p7;
wire   [160:0] zext_ln174_48_cast_fu_447_p9;
wire   [128:0] or_ln174_s_fu_468_p7;
wire   [128:0] or_ln174_25_fu_481_p2;
wire   [160:0] zext_ln174_cast_fu_487_p3;
wire   [200:0] or_ln174_8_fu_500_p9;
wire   [200:0] or_ln174_fu_516_p2;
wire   [0:0] tmp_94_fu_540_p3;
wire   [0:0] tmp_fu_532_p3;
wire   [119:0] tmp_16_fu_548_p4;
wire   [23:0] tmp_s_fu_522_p4;
wire   [177:0] or_ln174_9_fu_558_p6;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_done_reg = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_150_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        aev_isNak_reg_589 <= rx_ackEventFifo_dout[32'd49];
        aev_validPsn_reg_583 <= rx_ackEventFifo_dout[32'd48];
        trunc_ln145_s_reg_594 <= {{rx_ackEventFifo_dout[47:24]}};
        trunc_ln174_reg_605 <= trunc_ln174_fu_243_p1;
        trunc_ln674_reg_600 <= trunc_ln674_fu_239_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        aev_isNak_reg_589_pp0_iter1_reg <= aev_isNak_reg_589;
        aev_validPsn_reg_583_pp0_iter1_reg <= aev_validPsn_reg_583;
        tmp_i_reg_579 <= tmp_i_nbreadreq_fu_150_p3;
        tmp_i_reg_579_pp0_iter1_reg <= tmp_i_reg_579;
        trunc_ln145_s_reg_594_pp0_iter1_reg <= trunc_ln145_s_reg_594;
        trunc_ln174_reg_605_pp0_iter1_reg <= trunc_ln174_reg_605;
        trunc_ln674_reg_600_pp0_iter1_reg <= trunc_ln674_reg_600;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        aev_isNak_reg_589_pp0_iter2_reg <= aev_isNak_reg_589_pp0_iter1_reg;
        aev_validPsn_reg_583_pp0_iter2_reg <= aev_validPsn_reg_583_pp0_iter1_reg;
        ev_op_code_reg_620_pp0_iter2_reg <= ev_op_code_reg_620;
        p_s_reg_630_pp0_iter2_reg <= p_s_reg_630;
        rx_readEvenFifo_read_reg_615_pp0_iter2_reg <= rx_readEvenFifo_read_reg_615;
        tmp_162_i_reg_611_pp0_iter2_reg <= tmp_162_i_reg_611;
        tmp_17_reg_635_pp0_iter2_reg <= tmp_17_reg_635;
        tmp_18_reg_640_pp0_iter2_reg <= tmp_18_reg_640;
        tmp_95_reg_625_pp0_iter2_reg <= tmp_95_reg_625;
        tmp_i_reg_579_pp0_iter2_reg <= tmp_i_reg_579_pp0_iter1_reg;
        trunc_ln145_s_reg_594_pp0_iter2_reg <= trunc_ln145_s_reg_594_pp0_iter1_reg;
        trunc_ln174_reg_605_pp0_iter2_reg <= trunc_ln174_reg_605_pp0_iter1_reg;
        trunc_ln674_reg_600_pp0_iter2_reg <= trunc_ln674_reg_600_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_164_i_nbreadreq_fu_178_p3 == 1'd1) & (tmp_162_i_reg_611 == 1'd0) & (tmp_i_reg_579_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ev_op_code_1_reg_649 <= ev_op_code_1_fu_289_p1;
        ev_validPsn_reg_656 <= tx_appMetaFifo_dout[256'd192];
        numPkg_V_reg_660 <= {{ret_V_fu_315_p2[32:12]}};
        p_14_reg_665 <= {{tx_appMetaFifo_dout[47:32]}};
        tmp_19_reg_691 <= {{tx_appMetaFifo_dout[183:64]}};
        tmp_296_i_reg_670 <= {{tx_appMetaFifo_dout[55:32]}};
        tmp_97_reg_681 <= tx_appMetaFifo_dout[256'd200];
        tmp_98_reg_686 <= tx_appMetaFifo_dout[256'd192];
        trunc_ln174_9_reg_696 <= trunc_ln174_9_fu_387_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_162_i_nbreadreq_fu_164_p3 == 1'd1) & (tmp_i_reg_579 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ev_op_code_reg_620 <= ev_op_code_fu_247_p1;
        p_s_reg_630 <= {{rx_readEvenFifo_dout[47:32]}};
        tmp_17_reg_635 <= {{rx_readEvenFifo_dout[175:152]}};
        tmp_18_reg_640 <= {{rx_readEvenFifo_dout[55:32]}};
        tmp_95_reg_625 <= rx_readEvenFifo_dout[32'd176];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op42_read_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_readEvenFifo_read_reg_615 <= rx_readEvenFifo_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_579 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_162_i_reg_611 <= tmp_162_i_nbreadreq_fu_164_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_162_i_reg_611 == 1'd0) & (tmp_i_reg_579_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_164_i_reg_645 <= tmp_164_i_nbreadreq_fu_178_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_164_i_nbreadreq_fu_178_p3 == 1'd1) & (tmp_162_i_reg_611 == 1'd0) & (tmp_i_reg_579_pp0_iter1_reg == 1'd0) & (ev_validPsn_fu_303_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_297_i_reg_676 <= {{tx_appMetaFifo_dout[183:160]}};
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_150_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_ackEventFifo_blk_n = rx_ackEventFifo_empty_n;
    end else begin
        rx_ackEventFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_i_nbreadreq_fu_150_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_ackEventFifo_read = 1'b1;
    end else begin
        rx_ackEventFifo_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op42_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_readEvenFifo_blk_n = rx_readEvenFifo_empty_n;
    end else begin
        rx_readEvenFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op42_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_readEvenFifo_read = 1'b1;
    end else begin
        rx_readEvenFifo_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op50_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        tx_appMetaFifo_blk_n = tx_appMetaFifo_empty_n;
    end else begin
        tx_appMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op50_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_appMetaFifo_read = 1'b1;
    end else begin
        tx_appMetaFifo_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (tmp_i_reg_579_pp0_iter2_reg == 1'd1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op83_write_state4 == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op77_write_state4 == 1'b1)))) begin
        tx_exhMetaFifo_blk_n = tx_exhMetaFifo_full_n;
    end else begin
        tx_exhMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((tmp_i_reg_579_pp0_iter2_reg == 1'd1)) begin
            tx_exhMetaFifo_din = or_ln174_26_fu_572_p2;
        end else if ((ap_predicate_op83_write_state4 == 1'b1)) begin
            tx_exhMetaFifo_din = rx_readEvenFifo_read_reg_615_pp0_iter2_reg;
        end else if ((ap_predicate_op77_write_state4 == 1'b1)) begin
            tx_exhMetaFifo_din = p_014_fu_438_p5;
        end else begin
            tx_exhMetaFifo_din = 'bx;
        end
    end else begin
        tx_exhMetaFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_579_pp0_iter2_reg == 1'd1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op83_write_state4 == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op77_write_state4 == 1'b1)))) begin
        tx_exhMetaFifo_write = 1'b1;
    end else begin
        tx_exhMetaFifo_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (tmp_i_reg_579_pp0_iter2_reg == 1'd1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op82_write_state4 == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op74_write_state4 == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op70_write_state4 == 1'b1)))) begin
        tx_ibhMetaFifo_blk_n = tx_ibhMetaFifo_full_n;
    end else begin
        tx_ibhMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((tmp_i_reg_579_pp0_iter2_reg == 1'd1)) begin
            tx_ibhMetaFifo_din = zext_ln174_fu_495_p1;
        end else if ((ap_predicate_op82_write_state4 == 1'b1)) begin
            tx_ibhMetaFifo_din = zext_ln174_53_fu_463_p1;
        end else if ((ap_predicate_op74_write_state4 == 1'b1)) begin
            tx_ibhMetaFifo_din = zext_ln174_54_fu_433_p1;
        end else if ((ap_predicate_op70_write_state4 == 1'b1)) begin
            tx_ibhMetaFifo_din = zext_ln174_55_fu_415_p1;
        end else begin
            tx_ibhMetaFifo_din = 'bx;
        end
    end else begin
        tx_ibhMetaFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_579_pp0_iter2_reg == 1'd1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op82_write_state4 == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op74_write_state4 == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op70_write_state4 == 1'b1)))) begin
        tx_ibhMetaFifo_write = 1'b1;
    end else begin
        tx_ibhMetaFifo_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (tmp_i_reg_579_pp0_iter2_reg == 1'd1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op79_write_state4 == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op67_write_state4 == 1'b1)))) begin
        tx_ibhconnTable_req_blk_n = tx_ibhconnTable_req_full_n;
    end else begin
        tx_ibhconnTable_req_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((tmp_i_reg_579_pp0_iter2_reg == 1'd1)) begin
            tx_ibhconnTable_req_din = trunc_ln674_reg_600_pp0_iter2_reg;
        end else if ((ap_predicate_op79_write_state4 == 1'b1)) begin
            tx_ibhconnTable_req_din = p_s_reg_630_pp0_iter2_reg;
        end else if ((ap_predicate_op67_write_state4 == 1'b1)) begin
            tx_ibhconnTable_req_din = p_14_reg_665;
        end else begin
            tx_ibhconnTable_req_din = 'bx;
        end
    end else begin
        tx_ibhconnTable_req_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_579_pp0_iter2_reg == 1'd1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op79_write_state4 == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op67_write_state4 == 1'b1)))) begin
        tx_ibhconnTable_req_write = 1'b1;
    end else begin
        tx_ibhconnTable_req_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op50_read_state3 == 1'b1) & (tx_appMetaFifo_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op42_read_state2 == 1'b1) & (rx_readEvenFifo_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_150_p3 == 1'd1) & (rx_ackEventFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op83_write_state4 == 1'b1) & (tx_exhMetaFifo_full_n == 1'b0)) | ((ap_predicate_op82_write_state4 == 1'b1) & (tx_ibhMetaFifo_full_n == 1'b0)) | ((ap_predicate_op77_write_state4 == 1'b1) & (tx_exhMetaFifo_full_n == 1'b0)) | ((tx_exhMetaFifo_full_n == 1'b0) & (tmp_i_reg_579_pp0_iter2_reg == 1'd1)) | ((ap_predicate_op74_write_state4 == 1'b1) & (tx_ibhMetaFifo_full_n == 1'b0)) | ((ap_predicate_op70_write_state4 == 1'b1) & (tx_ibhMetaFifo_full_n == 1'b0)) | ((tx_ibhMetaFifo_full_n == 1'b0) & (tmp_i_reg_579_pp0_iter2_reg == 1'd1)) | ((tx_ibhconnTable_req_full_n == 1'b0) & (tmp_i_reg_579_pp0_iter2_reg == 1'd1)) | ((tx_ibhconnTable_req_full_n == 1'b0) & (ap_predicate_op79_write_state4 == 1'b1)) | ((tx_ibhconnTable_req_full_n == 1'b0) & (ap_predicate_op67_write_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op50_read_state3 == 1'b1) & (tx_appMetaFifo_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op42_read_state2 == 1'b1) & (rx_readEvenFifo_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_150_p3 == 1'd1) & (rx_ackEventFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op83_write_state4 == 1'b1) & (tx_exhMetaFifo_full_n == 1'b0)) | ((ap_predicate_op82_write_state4 == 1'b1) & (tx_ibhMetaFifo_full_n == 1'b0)) | ((ap_predicate_op77_write_state4 == 1'b1) & (tx_exhMetaFifo_full_n == 1'b0)) | ((tx_exhMetaFifo_full_n == 1'b0) & (tmp_i_reg_579_pp0_iter2_reg == 1'd1)) | ((ap_predicate_op74_write_state4 == 1'b1) & (tx_ibhMetaFifo_full_n == 1'b0)) | ((ap_predicate_op70_write_state4 == 1'b1) & (tx_ibhMetaFifo_full_n == 1'b0)) | ((tx_ibhMetaFifo_full_n == 1'b0) & (tmp_i_reg_579_pp0_iter2_reg == 1'd1)) | ((tx_ibhconnTable_req_full_n == 1'b0) & (tmp_i_reg_579_pp0_iter2_reg == 1'd1)) | ((tx_ibhconnTable_req_full_n == 1'b0) & (ap_predicate_op79_write_state4 == 1'b1)) | ((tx_ibhconnTable_req_full_n == 1'b0) & (ap_predicate_op67_write_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op50_read_state3 == 1'b1) & (tx_appMetaFifo_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op42_read_state2 == 1'b1) & (rx_readEvenFifo_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_150_p3 == 1'd1) & (rx_ackEventFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op83_write_state4 == 1'b1) & (tx_exhMetaFifo_full_n == 1'b0)) | ((ap_predicate_op82_write_state4 == 1'b1) & (tx_ibhMetaFifo_full_n == 1'b0)) | ((ap_predicate_op77_write_state4 == 1'b1) & (tx_exhMetaFifo_full_n == 1'b0)) | ((tx_exhMetaFifo_full_n == 1'b0) & (tmp_i_reg_579_pp0_iter2_reg == 1'd1)) | ((ap_predicate_op74_write_state4 == 1'b1) & (tx_ibhMetaFifo_full_n == 1'b0)) | ((ap_predicate_op70_write_state4 == 1'b1) & (tx_ibhMetaFifo_full_n == 1'b0)) | ((tx_ibhMetaFifo_full_n == 1'b0) & (tmp_i_reg_579_pp0_iter2_reg == 1'd1)) | ((tx_ibhconnTable_req_full_n == 1'b0) & (tmp_i_reg_579_pp0_iter2_reg == 1'd1)) | ((tx_ibhconnTable_req_full_n == 1'b0) & (ap_predicate_op79_write_state4 == 1'b1)) | ((tx_ibhconnTable_req_full_n == 1'b0) & (ap_predicate_op67_write_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_150_p3 == 1'd1) & (rx_ackEventFifo_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op42_read_state2 == 1'b1) & (rx_readEvenFifo_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op50_read_state3 == 1'b1) & (tx_appMetaFifo_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = (((ap_predicate_op83_write_state4 == 1'b1) & (tx_exhMetaFifo_full_n == 1'b0)) | ((ap_predicate_op82_write_state4 == 1'b1) & (tx_ibhMetaFifo_full_n == 1'b0)) | ((ap_predicate_op77_write_state4 == 1'b1) & (tx_exhMetaFifo_full_n == 1'b0)) | ((tx_exhMetaFifo_full_n == 1'b0) & (tmp_i_reg_579_pp0_iter2_reg == 1'd1)) | ((ap_predicate_op74_write_state4 == 1'b1) & (tx_ibhMetaFifo_full_n == 1'b0)) | ((ap_predicate_op70_write_state4 == 1'b1) & (tx_ibhMetaFifo_full_n == 1'b0)) | ((tx_ibhMetaFifo_full_n == 1'b0) & (tmp_i_reg_579_pp0_iter2_reg == 1'd1)) | ((tx_ibhconnTable_req_full_n == 1'b0) & (tmp_i_reg_579_pp0_iter2_reg == 1'd1)) | ((tx_ibhconnTable_req_full_n == 1'b0) & (ap_predicate_op79_write_state4 == 1'b1)) | ((tx_ibhconnTable_req_full_n == 1'b0) & (ap_predicate_op67_write_state4 == 1'b1)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_predicate_op42_read_state2 = ((tmp_162_i_nbreadreq_fu_164_p3 == 1'd1) & (tmp_i_reg_579 == 1'd0));
end

always @ (*) begin
    ap_predicate_op50_read_state3 = ((tmp_164_i_nbreadreq_fu_178_p3 == 1'd1) & (tmp_162_i_reg_611 == 1'd0) & (tmp_i_reg_579_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op67_write_state4 = ((tmp_164_i_reg_645 == 1'd1) & (tmp_162_i_reg_611_pp0_iter2_reg == 1'd0) & (tmp_i_reg_579_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op70_write_state4 = ((ev_validPsn_reg_656 == 1'd0) & (tmp_164_i_reg_645 == 1'd1) & (tmp_162_i_reg_611_pp0_iter2_reg == 1'd0) & (tmp_i_reg_579_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op74_write_state4 = ((ev_validPsn_reg_656 == 1'd1) & (tmp_164_i_reg_645 == 1'd1) & (tmp_162_i_reg_611_pp0_iter2_reg == 1'd0) & (tmp_i_reg_579_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op77_write_state4 = ((tmp_164_i_reg_645 == 1'd1) & (tmp_162_i_reg_611_pp0_iter2_reg == 1'd0) & (tmp_i_reg_579_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op79_write_state4 = ((tmp_162_i_reg_611_pp0_iter2_reg == 1'd1) & (tmp_i_reg_579_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op82_write_state4 = ((tmp_162_i_reg_611_pp0_iter2_reg == 1'd1) & (tmp_i_reg_579_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op83_write_state4 = ((tmp_162_i_reg_611_pp0_iter2_reg == 1'd1) & (tmp_i_reg_579_pp0_iter2_reg == 1'd0));
end

assign ev_length_V_fu_293_p4 = {{tx_appMetaFifo_dout[159:128]}};

assign ev_op_code_1_fu_289_p1 = tx_appMetaFifo_dout[31:0];

assign ev_op_code_fu_247_p1 = rx_readEvenFifo_dout[31:0];

assign ev_validPsn_fu_303_p3 = tx_appMetaFifo_dout[256'd192];

assign icmp_ln1359_fu_391_p2 = ((ev_op_code_1_reg_649 == 32'd12) ? 1'b1 : 1'b0);

assign numPkg_V_1_fu_396_p3 = ((icmp_ln1359_fu_391_p2[0:0] == 1'b1) ? numPkg_V_reg_660 : 21'd1);

assign or_ln174_25_fu_481_p2 = (or_ln174_s_fu_468_p7 | 129'd17);

assign or_ln174_26_fu_572_p2 = (or_ln174_9_fu_558_p6 | 178'd17);

assign or_ln174_8_fu_500_p9 = {{{{{{{{aev_isNak_reg_589_pp0_iter2_reg}, {7'd0}}, {aev_validPsn_reg_583_pp0_iter2_reg}}, {8'd0}}, {trunc_ln145_s_reg_594_pp0_iter2_reg}}, {104'd0}}, {trunc_ln174_reg_605_pp0_iter2_reg}}, {32'd0}};

assign or_ln174_9_fu_558_p6 = {{{{{tmp_94_fu_540_p3}, {tmp_fu_532_p3}}, {tmp_16_fu_548_p4}}, {tmp_s_fu_522_p4}}, {32'd0}};

assign or_ln174_fu_516_p2 = (or_ln174_8_fu_500_p9 | 201'd17);

assign or_ln174_s_fu_468_p7 = {{{{{{aev_validPsn_reg_583_pp0_iter2_reg}, {8'd0}}, {trunc_ln145_s_reg_594_pp0_iter2_reg}}, {8'd0}}, {trunc_ln174_reg_605_pp0_iter2_reg}}, {64'd0}};

assign p_014_fu_438_p5 = {{{{tmp_97_reg_681}, {tmp_98_reg_686}}, {tmp_19_reg_691}}, {trunc_ln174_9_reg_696}};

assign ret_V_fu_315_p2 = (zext_ln1541_fu_311_p1 + 33'd4095);

assign tmp_162_i_nbreadreq_fu_164_p3 = rx_readEvenFifo_empty_n;

assign tmp_164_i_nbreadreq_fu_178_p3 = tx_appMetaFifo_empty_n;

assign tmp_16_fu_548_p4 = {{or_ln174_fu_516_p2[183:64]}};

assign tmp_300_i_fu_403_p6 = {{{{{numPkg_V_1_fu_396_p3}, {72'd0}}, {tmp_296_i_reg_670}}, {32'd0}}, {ev_op_code_1_reg_649}};

assign tmp_94_fu_540_p3 = or_ln174_fu_516_p2[32'd200];

assign tmp_fu_532_p3 = or_ln174_fu_516_p2[32'd192];

assign tmp_i_nbreadreq_fu_150_p3 = rx_ackEventFifo_empty_n;

assign tmp_s_fu_522_p4 = {{or_ln174_fu_516_p2[55:32]}};

assign trunc_ln174_9_fu_387_p1 = tx_appMetaFifo_dout[55:0];

assign trunc_ln174_fu_243_p1 = rx_ackEventFifo_dout[23:0];

assign trunc_ln674_fu_239_p1 = rx_ackEventFifo_dout[15:0];

assign zext_ln1541_fu_311_p1 = ev_length_V_fu_293_p4;

assign zext_ln174_48_cast_fu_447_p9 = {{{{{{{{{{{{{{32'd2147483648}, {tmp_95_reg_625_pp0_iter2_reg}}}, {8'd0}}}, {tmp_17_reg_635_pp0_iter2_reg}}}, {8'd0}}}, {tmp_18_reg_640_pp0_iter2_reg}}}, {32'd0}}}, {ev_op_code_reg_620_pp0_iter2_reg}};

assign zext_ln174_49_cast_fu_420_p7 = {{{{{{{{{{41'd1099511628032}, {tmp_297_i_reg_676}}}, {8'd0}}}, {tmp_296_i_reg_670}}}, {32'd0}}}, {ev_op_code_1_reg_649}};

assign zext_ln174_53_fu_463_p1 = zext_ln174_48_cast_fu_447_p9;

assign zext_ln174_54_fu_433_p1 = zext_ln174_49_cast_fu_420_p7;

assign zext_ln174_55_fu_415_p1 = tmp_300_i_fu_403_p6;

assign zext_ln174_cast_fu_487_p3 = {{32'd2147483648}, {or_ln174_25_fu_481_p2}};

assign zext_ln174_fu_495_p1 = zext_ln174_cast_fu_487_p3;

endmodule //rocev2_top_meta_merger_0_s
