================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             | 1,518        | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  | 9,415        | user unroll pragmas are applied                                                        |
|               | (2) simplification          | 4,819        | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  | 4,704        | user inline pragmas are applied                                                        |
|               | (4) simplification          | 4,704        | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         | 7,866        | user array partition pragmas are applied                                               |
|               | (2) simplification          | 4,638        | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  | 4,638        | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           | 4,838        | apply array reshape pragmas                                                            |
|               | (5) access patterns         | 4,563        | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     | 4,362        | loop and instruction simplification                                                    |
|               | (2) parallelization         | 4,362        | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         | 4,362        | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          | 4,362        | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                | 4,494        | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           | 4,295        | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+------------------------------------+------------------+--------------+-------------------+-------------------+-------------------+-------------------+
| Function                           | Location         | Compile/Link | Unroll/Inline     | Array/Struct      | Performance       | HW Transforms     |
+------------------------------------+------------------+--------------+-------------------+-------------------+-------------------+-------------------+
| + myproject                        | myproject.cpp:7  | 1,518        | 4,704             | 4,563             | 4,362             | 4,295             |
|  + uniform<ap_fixed<16, 6, AP_T... | nnet_random.h:66 | 1,512        | 4,700             | 4,429             | 4,203             | 4,002             |
|     lfsr_16bit<config2>            | nnet_random.h:58 |  592         | 2,700 (100 calls) | 2,700 (100 calls) | 2,600 (100 calls) | 2,600 (100 calls) |
+------------------------------------+------------------+--------------+-------------------+-------------------+-------------------+-------------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


