v 20130925 2
C 41800 61900 1 270 0 voltage-3.sym
{
T 42500 61700 5 8 0 1 270 0 1
device=VOLTAGE_SOURCE
T 41000 61500 5 10 1 1 0 0 1
refdes=V1
T 41000 61300 5 10 1 1 0 0 1
value=DC 9V
}
C 41800 61900 1 0 0 vcc-1.sym
{
T 41900 62300 5 10 0 1 0 0 1
netname=vcc
}
N 47200 62900 47200 63100 4
N 44700 62400 46600 62400 4
C 46600 61900 1 0 0 npn-3.sym
{
T 47500 62400 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 46600 61900 5 10 0 1 0 0 1
model-name=genericNPN
T 46600 61900 5 10 0 0 0 0 1
model=npn
T 47100 62300 5 10 1 1 0 0 1
refdes=Q1
}
N 45600 62400 45900 62700 4
{
T 46000 62700 5 10 1 1 0 0 1
netname=VIn
}
N 47200 61200 47200 61900 4
C 50100 61900 1 0 1 npn-3.sym
{
T 49200 62400 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
T 50100 61900 5 10 0 1 0 6 1
model-name=genericNPN
T 50100 61900 5 10 0 0 0 6 1
model=npn
T 49600 62300 5 10 1 1 0 6 1
refdes=Q2
}
N 49500 61200 49500 61900 4
N 47200 61200 49500 61200 4
C 48100 64500 1 0 0 vcc-1.sym
{
T 48200 64900 5 10 0 1 0 0 1
netname=vcc
}
N 44700 64500 51500 64500 4
N 48300 60300 48300 61200 4
N 47200 64000 47200 64500 4
N 50100 62400 51500 62400 4
C 42000 64300 1 0 0 spice-directive-1.sym
{
T 42100 64600 5 10 0 1 0 0 1
device=directive
T 42100 64700 5 10 1 1 0 0 1
refdes=A1
T 42000 63100 5 10 1 1 0 0 7
value=.options savecurrents
.control
save all
set color0=rgb:f/f/f
set color1=rgb:0/0/0
tran 0.001 1.5s
.endc
}
C 51600 61900 1 90 1 resistor-2.sym
{
T 51250 61500 5 10 0 0 90 6 1
device=RESISTOR
T 51700 61500 5 10 1 1 180 6 1
value=10k
T 51700 61300 5 10 1 1 180 6 1
refdes=Rb2
}
N 51500 61900 51500 63100 4
C 41900 60700 1 0 0 gnd-1.sym
{
T 41800 60700 5 10 1 1 0 0 1
netname=0
}
C 51400 59800 1 0 0 gnd-1.sym
{
T 51300 59800 5 10 1 1 0 0 1
netname=0
}
N 48300 61200 48300 61600 4
{
T 48200 61700 5 10 1 1 0 0 1
netname=Vc4
}
C 47300 64000 1 90 1 resistor-2.sym
{
T 46950 63600 5 10 0 0 90 6 1
device=RESISTOR
T 47400 63600 5 10 1 1 180 6 1
value=500
T 47400 63400 5 10 1 1 180 6 1
refdes=RL
}
N 51500 60100 51500 61000 4
N 44700 64000 44700 64500 4
C 44600 64000 1 270 0 resistor-2.sym
{
T 44950 63600 5 10 0 0 270 0 1
device=RESISTOR
T 44900 63500 5 10 1 1 0 0 1
value=73682
T 44900 63800 5 10 1 1 0 0 1
refdes=Rp1
}
C 44600 61400 1 270 0 resistor-2.sym
{
T 44950 61000 5 10 0 0 270 0 1
device=RESISTOR
T 44800 60900 5 10 1 1 0 0 1
value=10K
T 44900 61100 5 10 1 1 0 0 1
refdes=Rp2
}
C 44600 60000 1 0 0 gnd-1.sym
{
T 44500 60000 5 10 1 1 0 0 1
netname=0
}
N 44700 60300 44700 60500 4
N 44700 61400 44700 63100 4
C 43500 61500 1 90 0 capacitor-1.sym
{
T 42800 61700 5 10 0 0 90 0 1
device=CAPACITOR
T 42600 61700 5 10 0 0 90 0 1
symversion=0.1
T 43500 62100 5 10 1 1 0 0 1
refdes=CF2
T 43600 61800 5 10 1 1 0 0 1
value=10u
}
C 43100 61500 1 270 0 voltage-3.sym
{
T 43800 61300 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 43100 61500 5 10 0 0 0 0 1
value=0 SIN (0 0.01 2  0 0 0) 
T 43100 61500 5 10 0 0 0 0 1
comment=SIN (Vo Va Freq Td Df Phase)
T 43600 61000 5 10 1 1 0 0 1
refdes=VS10
}
N 43300 62400 44700 62400 4
C 43200 60300 1 0 0 gnd-1.sym
{
T 43100 60300 5 10 1 1 0 0 1
netname=0
}
T 52100 65000 9 10 1 0 0 0 2
RP1, RP2 for biasing Q1
CF2 for not letting Vcc sink to ground
C 51400 64000 1 270 0 resistor-2.sym
{
T 51750 63600 5 10 0 0 270 0 1
device=RESISTOR
T 51700 63500 5 10 1 1 0 0 1
value=73682
T 51700 63800 5 10 1 1 0 0 1
refdes=Rb1
}
N 51500 64000 51500 64500 4
N 47200 63000 47700 63000 4
N 47700 63000 48300 63200 4
{
T 48300 63200 5 10 1 1 0 0 1
netname=Vo1
}
C 48400 60300 1 90 1 resistor-2.sym
{
T 48050 59900 5 10 0 0 90 6 1
device=RESISTOR
T 48500 59900 5 10 1 1 180 6 1
value=100
T 48500 59700 5 10 1 1 180 6 1
refdes=Rlt
}
C 48200 59100 1 0 0 gnd-1.sym
{
T 48100 59100 5 10 1 1 0 0 1
netname=0
}
N 49500 62900 49500 64500 4
T 49100 59900 9 10 1 0 0 0 1
abbiamo Irlt=2.08 mA
