[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~myWhenAbsNew|myWhenAbsNew>io_absX",
    "sources":[
      "~myWhenAbsNew|myWhenAbsNew>io_x"
    ]
  }
]