

================================================================
== Vivado HLS Report for 'backward'
================================================================
* Date:           Wed Oct 26 23:36:24 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        f_b_0
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+----------------+-----+-----+-----+-----+---------+
        |                            |                |  Latency  |  Interval | Pipeline|
        |          Instance          |     Module     | min | max | min | max |   Type  |
        +----------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_Conv2d_b4_fu_1510       |Conv2d_b4       |    ?|    ?|    ?|    ?|   none  |
        |grp_Conv2d_b2_fu_1517       |Conv2d_b2       |    ?|    ?|    ?|    ?|   none  |
        |grp_Conv2d_b5_fu_1524       |Conv2d_b5       |  388|  388|  388|  388|   none  |
        |grp_Conv2d_b1_fu_1532       |Conv2d_b1       |  388|  388|  388|  388|   none  |
        |grp_Conv2d_b3_fu_1540       |Conv2d_b3       |  388|  388|  388|  388|   none  |
        |grp_OverturnKernel_fu_1548  |OverturnKernel  |   25|   25|   25|   25|   none  |
        +----------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |      Latency      | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1                           |       20|       20|         2|          -|          -|      10|    no    |
        |- Loop 2                           |     2835|     2835|        63|          -|          -|      45|    no    |
        | + Loop 2.1                        |       60|       60|         6|          -|          -|      10|    no    |
        |- Loop 3                           |     4590|     4590|       102|          -|          -|      45|    no    |
        | + Loop 3.1                        |      100|      100|        10|          -|          -|      10|    no    |
        |- Loop 4                           |      180|      495|  4 ~ 11  |          -|          -|      45|    no    |
        |- Loop 5                           |    49140|    49140|       273|          -|          -|     180|    no    |
        | + Loop 5.1                        |      270|      270|         6|          -|          -|      45|    no    |
        |- Loop 6                           |    73260|    73260|       407|          -|          -|     180|    no    |
        | + Loop 6.1                        |      405|      405|         9|          -|          -|      45|    no    |
        |- Loop 7                           |      720|     1980|  4 ~ 11  |          -|          -|     180|    no    |
        |- Loop 8                           |   623808|   623808|      1083|          -|          -|     576|    no    |
        | + Loop 8.1                        |     1080|     1080|         6|          -|          -|     180|    no    |
        |- Loop 9                           |   934272|   934272|      1622|          -|          -|     576|    no    |
        | + Loop 9.1                        |     1620|     1620|         9|          -|          -|     180|    no    |
        |- Loop 10                          |      840|      840|        30|          -|          -|      28|    no    |
        | + Loop 10.1                       |       28|       28|         1|          -|          -|      28|    no    |
        |- Loop 11                          |      728|      728|        28|          -|          -|      26|    no    |
        | + Loop 11.1                       |       26|       26|         1|          -|          -|      26|    no    |
        |- Loop 12                          |       87|       87|        29|          -|          -|       3|    no    |
        | + Loop 12.1                       |       27|       27|         9|          -|          -|       3|    no    |
        |- Loop 13                          |  1037952|  1037952|      1802|          -|          -|     576|    no    |
        | + Loop 13.1                       |     1800|     1800|        10|          -|          -|     180|    no    |
        |- Loop 14                          |    73260|    73260|       407|          -|          -|     180|    no    |
        | + Loop 14.1                       |      405|      405|         9|          -|          -|      45|    no    |
        |- Loop 15                          |     4590|     4590|       102|          -|          -|      45|    no    |
        | + Loop 15.1                       |      100|      100|        10|          -|          -|      10|    no    |
        |- memcpy.conv1.conv_kernel1.gep    |       10|       10|         3|          1|          1|       9|    yes   |
        |- memcpy.conv2.conv_kernel2.gep    |       10|       10|         3|          1|          1|       9|    yes   |
        |- memcpy.conv3.conv_kernel3.gep    |       10|       10|         3|          1|          1|       9|    yes   |
        |- memcpy.fc1.fc_hidden_layer1.gep  |   103681|   103681|         3|          1|          1|  103680|    yes   |
        |- memcpy.fc2.fc_hidden_layer2.gep  |     8101|     8101|         3|          1|          1|    8100|    yes   |
        |- memcpy.fc3.fc_hidden_layer3.gep  |      451|      451|         3|          1|          1|     450|    yes   |
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1580|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     60|    6818|   8839|    -|
|Memory           |      216|      -|     384|     30|    0|
|Multiplexer      |        -|      -|       -|   2440|    -|
|Register         |        -|      -|    2257|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      216|     60|    9459|  12889|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       50|     16|       6|     18|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+------+------+-----+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------------+----------------------+---------+-------+------+------+-----+
    |grp_Conv2d_b1_fu_1532       |Conv2d_b1             |        0|      5|   781|   951|    0|
    |grp_Conv2d_b2_fu_1517       |Conv2d_b2             |        0|     10|  1391|  2111|    0|
    |grp_Conv2d_b3_fu_1540       |Conv2d_b3             |        0|      5|   786|   907|    0|
    |grp_Conv2d_b4_fu_1510       |Conv2d_b4             |        0|      9|  1391|  2176|    0|
    |grp_Conv2d_b5_fu_1524       |Conv2d_b5             |        0|      5|   784|   952|    0|
    |grp_OverturnKernel_fu_1548  |OverturnKernel        |        0|      0|    27|   181|    0|
    |forw_back_dmul_64hbi_U91    |forw_back_dmul_64hbi  |        0|     11|   299|   203|    0|
    |forw_back_faddfsuyd2_U82    |forw_back_faddfsuyd2  |        0|      2|   227|   214|    0|
    |forw_back_fcmp_32g8j_U90    |forw_back_fcmp_32g8j  |        0|      0|    66|    66|    0|
    |forw_back_fmul_32cud_U85    |forw_back_fmul_32cud  |        0|      3|   128|   138|    0|
    |forw_back_fmul_32cud_U86    |forw_back_fmul_32cud  |        0|      3|   128|   138|    0|
    |forw_back_fmul_32cud_U87    |forw_back_fmul_32cud  |        0|      3|   128|   138|    0|
    |forw_back_fpext_3fYi_U89    |forw_back_fpext_3fYi  |        0|      0|   100|   139|    0|
    |forw_back_fptrunceOg_U88    |forw_back_fptrunceOg  |        0|      0|   128|    97|    0|
    |forw_back_fsub_32zec_U83    |forw_back_fsub_32zec  |        0|      2|   227|   214|    0|
    |forw_back_fsub_32zec_U84    |forw_back_fsub_32zec  |        0|      2|   227|   214|    0|
    +----------------------------+----------------------+---------+-------+------+------+-----+
    |Total                       |                      |        0|     60|  6818|  8839|    0|
    +----------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+----+----+-----+--------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF | LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+----+----+-----+--------+-----+------+-------------+
    |first_conv_grad_U       |backward_first_coudo  |        2|   0|   0|    0|     784|   32|     1|        25088|
    |first_wgrad_U           |backward_first_wgncg  |      186|   0|   0|    0|  103680|   32|     1|      3317760|
    |out_grad_U              |backward_out_grad     |        0|  64|   5|    0|      10|   32|     1|          320|
    |rgrad_assign_U          |backward_rgrad_asibs  |        1|   0|   0|    0|     450|   32|     1|        14400|
    |rgrad_assign_1_U        |backward_rgrad_aslbW  |       15|   0|   0|    0|    8100|   32|     1|       259200|
    |second_conv_grad1_U     |backward_second_cqcK  |        2|   0|   0|    0|     676|   32|     1|        21632|
    |second_conv_grad_pad_U  |backward_second_cwdI  |        2|   0|   0|    0|     900|   32|     1|        28800|
    |second_grad_U           |backward_second_gkbM  |        1|   0|   0|    0|     180|   32|     1|         5760|
    |first_rgrad_U           |backward_second_gkbM  |        1|   0|   0|    0|     180|   32|     1|         5760|
    |first_grad_U            |backward_second_gkbM  |        1|   0|   0|    0|     180|   32|     1|         5760|
    |second_rgrad_U          |backward_second_rjbC  |        1|   0|   0|    0|      45|   32|     1|         1440|
    |third_conv_grad1_U      |backward_third_coocq  |        2|   0|   0|    0|     576|   32|     1|        18432|
    |third_conv_grad_padd_U  |backward_third_cosc4  |        2|   0|   0|    0|     784|   32|     1|        25088|
    |third_kernel_grad_U     |backward_third_kepcA  |        0|  64|   5|    0|       9|   32|     1|          288|
    |third_kernel_overtur_U  |backward_third_kepcA  |        0|  64|   5|    0|       9|   32|     1|          288|
    |second_kernel_grad_U    |backward_third_kepcA  |        0|  64|   5|    0|       9|   32|     1|          288|
    |second_kernel_overtu_U  |backward_third_kepcA  |        0|  64|   5|    0|       9|   32|     1|          288|
    |first_kernel_grad_U     |backward_third_kepcA  |        0|  64|   5|    0|       9|   32|     1|          288|
    +------------------------+----------------------+---------+----+----+-----+--------+-----+------+-------------+
    |Total                   |                      |      216| 384|  30|    0|  116590|  576|    18|      3730880|
    +------------------------+----------------------+---------+----+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln150_1_fu_1863_p2            |     +    |      0|  0|  16|           9|           9|
    |add_ln150_fu_1854_p2              |     +    |      0|  0|  15|           7|           7|
    |add_ln157_1_fu_2002_p2            |     +    |      0|  0|  20|          13|           6|
    |add_ln157_fu_2046_p2              |     +    |      0|  0|  20|          13|          13|
    |add_ln164_1_fu_2168_p2            |     +    |      0|  0|  24|          17|           8|
    |add_ln164_fu_2212_p2              |     +    |      0|  0|  24|          17|          17|
    |add_ln172_1_fu_1930_p2            |     +    |      0|  0|  16|           9|           9|
    |add_ln172_fu_1921_p2              |     +    |      0|  0|  15|           7|           7|
    |add_ln180_1_fu_2056_p2            |     +    |      0|  0|  20|          13|           6|
    |add_ln180_fu_2095_p2              |     +    |      0|  0|  20|          13|          13|
    |add_ln188_1_fu_2222_p2            |     +    |      0|  0|  24|          17|           8|
    |add_ln188_fu_2261_p2              |     +    |      0|  0|  24|          17|          17|
    |add_ln209_fu_2335_p2              |     +    |      0|  0|  18|          11|          11|
    |add_ln214_1_fu_2349_p2            |     +    |      0|  0|  17|          10|           5|
    |add_ln214_fu_2383_p2              |     +    |      0|  0|  17|          10|          10|
    |add_ln280_fu_2444_p2              |     +    |      0|  0|  15|           5|           5|
    |add_ln285_fu_2466_p2              |     +    |      0|  0|  24|          17|           8|
    |add_ln287_1_fu_2516_p2            |     +    |      0|  0|  23|          16|          16|
    |add_ln287_2_fu_2539_p2            |     +    |      0|  0|  24|          17|          17|
    |add_ln287_fu_2525_p2              |     +    |      0|  0|  26|          19|          19|
    |add_ln292_1_fu_2604_p2            |     +    |      0|  0|  20|          13|          13|
    |add_ln292_2_fu_2549_p2            |     +    |      0|  0|  20|          13|           6|
    |add_ln292_3_fu_2555_p2            |     +    |      0|  0|  22|          15|           8|
    |add_ln292_fu_2589_p2              |     +    |      0|  0|  22|          15|          15|
    |add_ln297_1_fu_2656_p2            |     +    |      0|  0|  17|          10|          10|
    |add_ln297_2_fu_2693_p2            |     +    |      0|  0|  17|          10|          10|
    |add_ln297_3_fu_2614_p2            |     +    |      0|  0|  18|          11|           6|
    |add_ln297_fu_2678_p2              |     +    |      0|  0|  18|          11|          11|
    |add_ln300_fu_2709_p2              |     +    |      0|  0|  12|           4|           1|
    |add_ln301_fu_2726_p2              |     +    |      0|  0|  12|           4|           1|
    |add_ln302_fu_2743_p2              |     +    |      0|  0|  12|           4|           1|
    |add_ln303_fu_2760_p2              |     +    |      0|  0|  24|          17|           1|
    |add_ln304_fu_2777_p2              |     +    |      0|  0|  20|          13|           1|
    |add_ln305_fu_2794_p2              |     +    |      0|  0|  16|           9|           1|
    |i_10_fu_2361_p2                   |     +    |      0|  0|  15|           5|           1|
    |i_1_fu_1784_p2                    |     +    |      0|  0|  12|           4|           1|
    |i_2_fu_1878_p2                    |     +    |      0|  0|  15|           6|           1|
    |i_3_fu_2014_p2                    |     +    |      0|  0|  15|           8|           1|
    |i_4_fu_1951_p2                    |     +    |      0|  0|  15|           6|           1|
    |i_5_fu_2068_p2                    |     +    |      0|  0|  15|           8|           1|
    |i_6_fu_2180_p2                    |     +    |      0|  0|  17|          10|           1|
    |i_7_fu_2117_p2                    |     +    |      0|  0|  15|           8|           1|
    |i_8_fu_2234_p2                    |     +    |      0|  0|  17|          10|           1|
    |i_9_fu_2283_p2                    |     +    |      0|  0|  15|           5|           1|
    |i_fu_1806_p2                      |     +    |      0|  0|  15|           6|           1|
    |j_13_fu_1915_p2                   |     +    |      0|  0|  12|           4|           1|
    |j_14_fu_2035_p2                   |     +    |      0|  0|  15|           6|           1|
    |j_15_fu_2089_p2                   |     +    |      0|  0|  15|           6|           1|
    |j_16_fu_2201_p2                   |     +    |      0|  0|  15|           8|           1|
    |j_17_fu_2255_p2                   |     +    |      0|  0|  15|           8|           1|
    |j_18_fu_2329_p2                   |     +    |      0|  0|  15|           5|           1|
    |j_19_fu_2377_p2                   |     +    |      0|  0|  15|           5|           1|
    |j_fu_1843_p2                      |     +    |      0|  0|  12|           4|           1|
    |m_4_fu_2478_p2                    |     +    |      0|  0|  17|          10|           1|
    |m_5_fu_2567_p2                    |     +    |      0|  0|  15|           8|           1|
    |m_6_fu_2626_p2                    |     +    |      0|  0|  15|           6|           1|
    |m_fu_2404_p2                      |     +    |      0|  0|   9|           2|           1|
    |n_4_fu_2510_p2                    |     +    |      0|  0|  15|           8|           1|
    |n_5_fu_2583_p2                    |     +    |      0|  0|  15|           6|           1|
    |n_6_fu_2672_p2                    |     +    |      0|  0|  12|           4|           1|
    |n_fu_2438_p2                      |     +    |      0|  0|   9|           2|           1|
    |sub_ln209_fu_2313_p2              |     -    |      0|  0|  18|          11|          11|
    |sub_ln280_fu_2422_p2              |     -    |      0|  0|  15|           5|           5|
    |and_ln195_fu_1996_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln201_fu_2162_p2              |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp5_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state131_io              |    and   |      0|  0|   2|           1|           1|
    |ap_block_state144_io              |    and   |      0|  0|   2|           1|           1|
    |ap_block_state152_io              |    and   |      0|  0|   2|           1|           1|
    |ap_block_state160_io              |    and   |      0|  0|   2|           1|           1|
    |ap_block_state168_io              |    and   |      0|  0|   2|           1|           1|
    |ap_block_state176_io              |    and   |      0|  0|   2|           1|           1|
    |ap_block_state184_io              |    and   |      0|  0|   2|           1|           1|
    |ap_block_state91_io               |    and   |      0|  0|   2|           1|           1|
    |icmp_ln148_fu_1800_p2             |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln149_fu_1837_p2             |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln155_fu_2008_p2             |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln156_fu_2029_p2             |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln162_fu_2174_p2             |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln163_fu_2195_p2             |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln169_fu_1872_p2             |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln171_fu_1909_p2             |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln177_fu_2062_p2             |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln179_fu_2083_p2             |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln185_fu_2228_p2             |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln187_fu_2249_p2             |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln194_fu_1945_p2             |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln195_1_fu_1986_p2           |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln195_fu_1980_p2             |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln200_fu_2111_p2             |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln201_1_fu_2152_p2           |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln201_fu_2146_p2             |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln207_fu_2277_p2             |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln208_fu_2323_p2             |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln212_fu_2355_p2             |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln213_fu_2371_p2             |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln230_fu_1778_p2             |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln231_fu_1790_p2             |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln278_fu_2398_p2             |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln279_fu_2432_p2             |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln285_fu_2472_p2             |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln286_fu_2504_p2             |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln290_fu_2561_p2             |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln291_fu_2577_p2             |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln295_fu_2620_p2             |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln296_fu_2666_p2             |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln300_fu_2703_p2             |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln301_fu_2720_p2             |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln302_fu_2737_p2             |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln303_fu_2754_p2             |   icmp   |      0|  0|  20|          17|          16|
    |icmp_ln304_fu_2771_p2             |   icmp   |      0|  0|  13|          13|           8|
    |icmp_ln305_fu_2788_p2             |   icmp   |      0|  0|  13|           9|           7|
    |ap_block_state85_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state88_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |or_ln195_fu_1992_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln201_fu_2158_p2               |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp5                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp5_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1580|         941|         622|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                    | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  777|        178|    1|        178|
    |ap_enable_reg_pp0_iter1                     |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                     |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                     |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2                     |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                     |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2                     |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1                     |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2                     |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1                     |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2                     |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1                     |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2                     |    9|          2|    1|          2|
    |conv1_blk_n_AR                              |    9|          2|    1|          2|
    |conv1_blk_n_AW                              |    9|          2|    1|          2|
    |conv1_blk_n_B                               |    9|          2|    1|          2|
    |conv1_blk_n_R                               |    9|          2|    1|          2|
    |conv1_blk_n_W                               |    9|          2|    1|          2|
    |conv_kernel1_address0                       |   21|          4|    4|         16|
    |conv_kernel2_address0                       |   27|          5|    4|         20|
    |conv_kernel2_ce0                            |   15|          3|    1|          3|
    |conv_kernel3_address0                       |   27|          5|    4|         20|
    |conv_kernel3_ce0                            |   15|          3|    1|          3|
    |empty_35_reg_1045                           |    9|          2|   32|         64|
    |fc_hidden_layer1_address0                   |   27|          5|   17|         85|
    |fc_hidden_layer2_address0                   |   21|          4|   13|         52|
    |fc_hidden_layer3_address0                   |   21|          4|    9|         36|
    |first_conv_grad_address0                    |   15|          3|   10|         30|
    |first_conv_grad_ce0                         |   15|          3|    1|          3|
    |first_conv_grad_ce1                         |    9|          2|    1|          2|
    |first_conv_grad_we0                         |    9|          2|    1|          2|
    |first_grad_address0                         |   27|          5|    8|         40|
    |first_grad_d0                               |   15|          3|   32|         96|
    |first_kernel_grad_address0                  |   15|          3|    4|         12|
    |first_kernel_grad_ce0                       |   15|          3|    1|          3|
    |first_kernel_grad_we0                       |    9|          2|    1|          2|
    |first_rgrad_address0                        |   15|          3|    8|         24|
    |first_wgrad_address0                        |   15|          3|   17|         51|
    |grp_OverturnKernel_fu_1548_input_matrix_q0  |   15|          3|   32|         96|
    |grp_fu_1556_opcode                          |   15|          3|    2|          6|
    |grp_fu_1556_p0                              |   44|          9|   32|        288|
    |grp_fu_1556_p1                              |   15|          3|   32|         96|
    |grp_fu_1581_p0                              |   41|          8|   32|        256|
    |grp_fu_1581_p1                              |   41|          8|   32|        256|
    |grp_fu_1598_p0                              |   15|          3|   32|         96|
    |grp_fu_1603_p0                              |   15|          3|   32|         96|
    |i_0_i136_reg_1034                           |    9|          2|    6|         12|
    |i_0_i143_reg_1068                           |    9|          2|    6|         12|
    |i_0_i150_reg_1079                           |    9|          2|    8|         16|
    |i_0_i160_reg_1113                           |    9|          2|    8|         16|
    |i_0_i171_reg_1160                           |    9|          2|    8|         16|
    |i_0_i178_reg_1171                           |    9|          2|   10|         20|
    |i_0_i188_reg_1205                           |    9|          2|   10|         20|
    |i_0_i199_reg_1252                           |    9|          2|    5|         10|
    |i_0_i206_reg_1274                           |    9|          2|    5|         10|
    |i_0_i_reg_1011                              |    9|          2|    6|         12|
    |i_0_reg_1000                                |    9|          2|    4|          8|
    |j_0_i137_reg_1057                           |    9|          2|    4|          8|
    |j_0_i152_reg_1102                           |    9|          2|    6|         12|
    |j_0_i162_reg_1149                           |    9|          2|    6|         12|
    |j_0_i180_reg_1194                           |    9|          2|    8|         16|
    |j_0_i190_reg_1241                           |    9|          2|    8|         16|
    |j_0_i201_reg_1263                           |    9|          2|    5|         10|
    |j_0_i208_reg_1297                           |    9|          2|    5|         10|
    |j_0_i_reg_1023                              |    9|          2|    4|          8|
    |m_0_reg_1308                                |    9|          2|    2|          4|
    |m_1_reg_1330                                |    9|          2|   10|         20|
    |m_2_reg_1364                                |    9|          2|    8|         16|
    |m_3_reg_1410                                |    9|          2|    6|         12|
    |m_axi_conv1_AWADDR                          |   38|          7|   32|        224|
    |m_axi_conv1_AWLEN                           |   27|          5|   32|        160|
    |m_axi_conv1_WDATA                           |   38|          7|   32|        224|
    |n_0_reg_1319                                |    9|          2|    2|          4|
    |n_1_reg_1353                                |    9|          2|    8|         16|
    |n_2_reg_1399                                |    9|          2|    6|         12|
    |n_3_reg_1433                                |    9|          2|    4|          8|
    |out_grad_address0                           |   27|          5|    4|         20|
    |out_grad_d0                                 |   15|          3|   32|         96|
    |phi_ln300_reg_1444                          |    9|          2|    4|          8|
    |phi_ln301_reg_1455                          |    9|          2|    4|          8|
    |phi_ln302_reg_1466                          |    9|          2|    4|          8|
    |phi_ln303_reg_1477                          |    9|          2|   17|         34|
    |phi_ln304_reg_1488                          |    9|          2|   13|         26|
    |phi_ln305_reg_1499                          |    9|          2|    9|         18|
    |phi_mul360_reg_1124                         |    9|          2|   13|         26|
    |phi_mul362_reg_1182                         |    9|          2|   17|         34|
    |phi_mul364_reg_1216                         |    9|          2|   17|         34|
    |phi_mul366_reg_1285                         |    9|          2|   10|         20|
    |phi_mul368_reg_1341                         |    9|          2|   17|         34|
    |phi_mul370_reg_1375                         |    9|          2|   15|         30|
    |phi_mul372_reg_1387                         |    9|          2|   13|         26|
    |phi_mul374_reg_1421                         |    9|          2|   11|         22|
    |phi_mul_reg_1090                            |    9|          2|   13|         26|
    |result_address0                             |   15|          3|    4|         12|
    |rgrad_assign_1_address0                     |   15|          3|   13|         39|
    |rgrad_assign_address0                       |   15|          3|    9|         27|
    |second_conv_grad1_address0                  |   15|          3|   10|         30|
    |second_conv_grad1_ce0                       |   15|          3|    1|          3|
    |second_conv_grad1_ce1                       |    9|          2|    1|          2|
    |second_conv_grad1_we0                       |    9|          2|    1|          2|
    |second_conv_grad_pad_address0               |   15|          3|   10|         30|
    |second_conv_grad_pad_ce0                    |   15|          3|    1|          3|
    |second_grad_address0                        |   27|          5|    8|         40|
    |second_grad_d0                              |   15|          3|   32|         96|
    |second_kernel_grad_address0                 |   15|          3|    4|         12|
    |second_kernel_grad_ce0                      |   15|          3|    1|          3|
    |second_kernel_grad_we0                      |    9|          2|    1|          2|
    |second_kernel_overtu_address0               |   15|          3|    4|         12|
    |second_kernel_overtu_ce0                    |   15|          3|    1|          3|
    |second_kernel_overtu_we0                    |    9|          2|    1|          2|
    |second_rgrad_address0                       |   21|          4|    6|         24|
    |second_rgrad_d0                             |   15|          3|   32|         96|
    |storemerge376_reg_1228                      |    9|          2|   32|         64|
    |storemerge_reg_1136                         |    9|          2|   32|         64|
    |third_conv_grad1_address0                   |   15|          3|   10|         30|
    |third_conv_grad1_ce0                        |   15|          3|    1|          3|
    |third_conv_grad1_ce1                        |    9|          2|    1|          2|
    |third_conv_grad_padd_address0               |   15|          3|   10|         30|
    |third_conv_grad_padd_ce0                    |   15|          3|    1|          3|
    |third_kernel_grad_address0                  |   15|          3|    4|         12|
    |third_kernel_grad_ce0                       |   15|          3|    1|          3|
    |third_kernel_grad_we0                       |    9|          2|    1|          2|
    |third_kernel_overtur_address0               |   15|          3|    4|         12|
    |third_kernel_overtur_ce0                    |   15|          3|    1|          3|
    |third_kernel_overtur_we0                    |    9|          2|    1|          2|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |Total                                       | 2440|        520| 1129|       4048|
    +--------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+-----+----+-----+-----------+
    |                   Name                  |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------+-----+----+-----+-----------+
    |add_ln150_1_reg_2930                     |    9|   0|    9|          0|
    |add_ln157_1_reg_3025                     |   13|   0|   13|          0|
    |add_ln157_reg_3061                       |   13|   0|   13|          0|
    |add_ln164_1_reg_3151                     |   17|   0|   17|          0|
    |add_ln164_reg_3187                       |   17|   0|   17|          0|
    |add_ln180_1_reg_3066                     |   13|   0|   13|          0|
    |add_ln188_1_reg_3192                     |   17|   0|   17|          0|
    |add_ln214_1_reg_3249                     |   10|   0|   10|          0|
    |add_ln280_reg_3298                       |    5|   0|    5|          0|
    |add_ln285_reg_3358                       |   17|   0|   17|          0|
    |add_ln287_2_reg_3394                     |   17|   0|   17|          0|
    |add_ln292_1_reg_3440                     |   13|   0|   13|          0|
    |add_ln292_2_reg_3409                     |   13|   0|   13|          0|
    |add_ln292_3_reg_3414                     |   15|   0|   15|          0|
    |add_ln297_1_reg_3470                     |    9|   0|   10|          1|
    |add_ln297_3_reg_3456                     |   11|   0|   11|          0|
    |and_ln195_reg_3016                       |    1|   0|    1|          0|
    |and_ln201_reg_3142                       |    1|   0|    1|          0|
    |ap_CS_fsm                                |  177|   0|  177|          0|
    |ap_enable_reg_pp0_iter0                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                  |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                  |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                  |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                  |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                  |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                  |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                  |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                  |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                  |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                  |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                  |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2                  |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                  |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                  |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2                  |    1|   0|    1|          0|
    |conv1_addr_1_reg_2831                    |   30|   0|   32|          2|
    |conv1_addr_2_reg_2837                    |   30|   0|   32|          2|
    |conv1_addr_3_reg_2843                    |   30|   0|   32|          2|
    |conv1_addr_4_reg_2849                    |   30|   0|   32|          2|
    |conv1_addr_5_reg_2855                    |   30|   0|   32|          2|
    |conv1_addr_6_reg_2861                    |   30|   0|   32|          2|
    |conv1_addr_read_reg_3270                 |   32|   0|   32|          0|
    |conv1_addr_reg_2825                      |   30|   0|   32|          2|
    |conv_kernel1_addr_reg_3333               |    4|   0|    4|          0|
    |conv_kernel2_addr_reg_3338               |    4|   0|    4|          0|
    |conv_kernel3_addr_reg_3343               |    4|   0|    4|          0|
    |empty_35_reg_1045                        |   32|   0|   32|          0|
    |fc_hidden_layer1_add_2_reg_3404          |   17|   0|   17|          0|
    |fc_hidden_layer2_add_2_reg_3450          |   13|   0|   13|          0|
    |fc_hidden_layer3_add_2_reg_3488          |    9|   0|    9|          0|
    |first_kernel_grad_lo_reg_3318            |   32|   0|   32|          0|
    |first_relu_0_load_reg_3043               |   32|   0|   32|          0|
    |first_rgrad_addr_reg_3079                |    8|   0|    8|          0|
    |first_wgrad_load_reg_3399                |   32|   0|   32|          0|
    |flatten_conv_0_load_reg_3169             |   32|   0|   32|          0|
    |grp_Conv2d_b1_fu_1532_ap_start_reg       |    1|   0|    1|          0|
    |grp_Conv2d_b2_fu_1517_ap_start_reg       |    1|   0|    1|          0|
    |grp_Conv2d_b3_fu_1540_ap_start_reg       |    1|   0|    1|          0|
    |grp_Conv2d_b4_fu_1510_ap_start_reg       |    1|   0|    1|          0|
    |grp_Conv2d_b5_fu_1524_ap_start_reg       |    1|   0|    1|          0|
    |grp_OverturnKernel_fu_1548_ap_start_reg  |    1|   0|    1|          0|
    |i_0_i136_reg_1034                        |    6|   0|    6|          0|
    |i_0_i143_reg_1068                        |    6|   0|    6|          0|
    |i_0_i150_reg_1079                        |    8|   0|    8|          0|
    |i_0_i160_reg_1113                        |    8|   0|    8|          0|
    |i_0_i171_reg_1160                        |    8|   0|    8|          0|
    |i_0_i178_reg_1171                        |   10|   0|   10|          0|
    |i_0_i188_reg_1205                        |   10|   0|   10|          0|
    |i_0_i199_reg_1252                        |    5|   0|    5|          0|
    |i_0_i206_reg_1274                        |    5|   0|    5|          0|
    |i_0_i_reg_1011                           |    6|   0|    6|          0|
    |i_0_reg_1000                             |    4|   0|    4|          0|
    |i_10_reg_3257                            |    5|   0|    5|          0|
    |i_1_reg_2870                             |    4|   0|    4|          0|
    |i_2_reg_2938                             |    6|   0|    6|          0|
    |i_3_reg_3033                             |    8|   0|    8|          0|
    |i_4_reg_2979                             |    6|   0|    6|          0|
    |i_5_reg_3074                             |    8|   0|    8|          0|
    |i_6_reg_3159                             |   10|   0|   10|          0|
    |i_7_reg_3105                             |    8|   0|    8|          0|
    |i_8_reg_3200                             |   10|   0|   10|          0|
    |i_9_reg_3231                             |    5|   0|    5|          0|
    |i_reg_2892                               |    6|   0|    6|          0|
    |icmp_ln195_1_reg_3006                    |    1|   0|    1|          0|
    |icmp_ln195_reg_3001                      |    1|   0|    1|          0|
    |icmp_ln201_1_reg_3132                    |    1|   0|    1|          0|
    |icmp_ln201_reg_3127                      |    1|   0|    1|          0|
    |icmp_ln231_reg_2875                      |    1|   0|    1|          0|
    |icmp_ln300_reg_3498                      |    1|   0|    1|          0|
    |icmp_ln300_reg_3498_pp0_iter1_reg        |    1|   0|    1|          0|
    |icmp_ln301_reg_3512                      |    1|   0|    1|          0|
    |icmp_ln301_reg_3512_pp1_iter1_reg        |    1|   0|    1|          0|
    |icmp_ln302_reg_3526                      |    1|   0|    1|          0|
    |icmp_ln302_reg_3526_pp2_iter1_reg        |    1|   0|    1|          0|
    |icmp_ln303_reg_3540                      |    1|   0|    1|          0|
    |icmp_ln303_reg_3540_pp3_iter1_reg        |    1|   0|    1|          0|
    |icmp_ln304_reg_3554                      |    1|   0|    1|          0|
    |icmp_ln304_reg_3554_pp4_iter1_reg        |    1|   0|    1|          0|
    |icmp_ln305_reg_3568                      |    1|   0|    1|          0|
    |icmp_ln305_reg_3568_pp5_iter1_reg        |    1|   0|    1|          0|
    |j_0_i137_reg_1057                        |    4|   0|    4|          0|
    |j_0_i152_reg_1102                        |    6|   0|    6|          0|
    |j_0_i162_reg_1149                        |    6|   0|    6|          0|
    |j_0_i180_reg_1194                        |    8|   0|    8|          0|
    |j_0_i190_reg_1241                        |    8|   0|    8|          0|
    |j_0_i201_reg_1263                        |    5|   0|    5|          0|
    |j_0_i208_reg_1297                        |    5|   0|    5|          0|
    |j_0_i_reg_1023                           |    4|   0|    4|          0|
    |j_13_reg_2961                            |    4|   0|    4|          0|
    |j_14_reg_3051                            |    6|   0|    6|          0|
    |j_15_reg_3087                            |    6|   0|    6|          0|
    |j_16_reg_3177                            |    8|   0|    8|          0|
    |j_17_reg_3213                            |    8|   0|    8|          0|
    |j_reg_2920                               |    4|   0|    4|          0|
    |m_0_reg_1308                             |    2|   0|    2|          0|
    |m_1_reg_1330                             |   10|   0|   10|          0|
    |m_2_reg_1364                             |    8|   0|    8|          0|
    |m_3_reg_1410                             |    6|   0|    6|          0|
    |m_4_reg_3366                             |   10|   0|   10|          0|
    |m_5_reg_3422                             |    8|   0|    8|          0|
    |m_6_reg_3465                             |    6|   0|    6|          0|
    |m_reg_3280                               |    2|   0|    2|          0|
    |n_0_reg_1319                             |    2|   0|    2|          0|
    |n_1_reg_1353                             |    8|   0|    8|          0|
    |n_2_reg_1399                             |    6|   0|    6|          0|
    |n_3_reg_1433                             |    4|   0|    4|          0|
    |n_4_reg_3384                             |    8|   0|    8|          0|
    |n_5_reg_3430                             |    6|   0|    6|          0|
    |n_6_reg_3478                             |    4|   0|    4|          0|
    |n_reg_3293                               |    2|   0|    2|          0|
    |out_grad_addr_reg_2815                   |    4|   0|    4|          0|
    |phi_ln300_reg_1444                       |    4|   0|    4|          0|
    |phi_ln301_reg_1455                       |    4|   0|    4|          0|
    |phi_ln302_reg_1466                       |    4|   0|    4|          0|
    |phi_ln303_reg_1477                       |   17|   0|   17|          0|
    |phi_ln304_reg_1488                       |   13|   0|   13|          0|
    |phi_ln305_reg_1499                       |    9|   0|    9|          0|
    |phi_mul360_reg_1124                      |   13|   0|   13|          0|
    |phi_mul362_reg_1182                      |   17|   0|   17|          0|
    |phi_mul364_reg_1216                      |   17|   0|   17|          0|
    |phi_mul366_reg_1285                      |   10|   0|   10|          0|
    |phi_mul368_reg_1341                      |   17|   0|   17|          0|
    |phi_mul370_reg_1375                      |   15|   0|   15|          0|
    |phi_mul372_reg_1387                      |   13|   0|   13|          0|
    |phi_mul374_reg_1421                      |   11|   0|   11|          0|
    |phi_mul_reg_1090                         |   13|   0|   13|          0|
    |reg_1615                                 |   32|   0|   32|          0|
    |reg_1626                                 |   32|   0|   32|          0|
    |reg_1631                                 |   32|   0|   32|          0|
    |reg_1639                                 |   32|   0|   32|          0|
    |reg_1646                                 |   64|   0|   64|          0|
    |reg_1651                                 |   64|   0|   64|          0|
    |reg_1656                                 |   32|   0|   32|          0|
    |reg_1661                                 |   32|   0|   32|          0|
    |reg_1668                                 |   32|   0|   32|          0|
    |reg_1673                                 |   32|   0|   32|          0|
    |reg_1680                                 |   32|   0|   32|          0|
    |reg_1686                                 |   32|   0|   32|          0|
    |reg_1692                                 |   32|   0|   32|          0|
    |rgrad_assign_1_load_reg_3445             |   32|   0|   32|          0|
    |rgrad_assign_load_reg_3493               |   32|   0|   32|          0|
    |second_kernel_grad_l_reg_3323            |   32|   0|   32|          0|
    |second_relu_0_load_reg_2912              |   32|   0|   32|          0|
    |second_rgrad_addr_reg_2943               |    6|   0|    6|          0|
    |shl_ln150_1_reg_2907                     |    6|   0|    7|          1|
    |shl_ln172_1_reg_2953                     |    6|   0|    7|          1|
    |shl_ln287_1_reg_3376                     |   10|   0|   16|          6|
    |shl_ln2_reg_2948                         |    6|   0|    9|          3|
    |shl_ln5_reg_3371                         |   10|   0|   19|          9|
    |shl_ln_reg_2902                          |    6|   0|    9|          3|
    |storemerge376_reg_1228                   |   32|   0|   32|          0|
    |storemerge_reg_1136                      |   32|   0|   32|          0|
    |sub_ln209_reg_3236                       |    9|   0|   11|          2|
    |sub_ln280_reg_3285                       |    5|   0|    5|          0|
    |third_conv_grad1_add_reg_3205            |   10|   0|   10|          0|
    |third_kernel_grad_lo_reg_3328            |   32|   0|   32|          0|
    |tmp_2_reg_3348                           |   32|   0|   32|          0|
    |tmp_4_reg_3353                           |   32|   0|   32|          0|
    |zext_ln195_reg_2984                      |    6|   0|   64|         58|
    |zext_ln201_reg_3110                      |    8|   0|   64|         56|
    |zext_ln232_reg_2879                      |    4|   0|   64|         60|
    +-----------------------------------------+-----+----+-----+-----------+
    |Total                                    | 2257|   0| 2471|        214|
    +-----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |     backward     | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |     backward     | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |     backward     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |     backward     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |     backward     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |     backward     | return value |
|label_r                    |  in |   32|   ap_none  |      label_r     |    scalar    |
|m_axi_conv1_AWVALID        | out |    1|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_AWREADY        |  in |    1|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_AWADDR         | out |   32|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_AWID           | out |    1|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_AWLEN          | out |   32|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_AWSIZE         | out |    3|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_AWBURST        | out |    2|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_AWLOCK         | out |    2|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_AWCACHE        | out |    4|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_AWPROT         | out |    3|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_AWQOS          | out |    4|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_AWREGION       | out |    4|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_AWUSER         | out |    1|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_WVALID         | out |    1|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_WREADY         |  in |    1|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_WDATA          | out |   32|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_WSTRB          | out |    4|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_WLAST          | out |    1|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_WID            | out |    1|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_WUSER          | out |    1|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_ARVALID        | out |    1|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_ARREADY        |  in |    1|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_ARADDR         | out |   32|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_ARID           | out |    1|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_ARLEN          | out |   32|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_ARSIZE         | out |    3|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_ARBURST        | out |    2|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_ARLOCK         | out |    2|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_ARCACHE        | out |    4|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_ARPROT         | out |    3|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_ARQOS          | out |    4|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_ARREGION       | out |    4|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_ARUSER         | out |    1|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_RVALID         |  in |    1|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_RREADY         | out |    1|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_RDATA          |  in |   32|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_RLAST          |  in |    1|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_RID            |  in |    1|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_RUSER          |  in |    1|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_RRESP          |  in |    2|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_BVALID         |  in |    1|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_BREADY         | out |    1|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_BRESP          |  in |    2|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_BID            |  in |    1|    m_axi   |       conv1      |    pointer   |
|m_axi_conv1_BUSER          |  in |    1|    m_axi   |       conv1      |    pointer   |
|conv1_offset               |  in |   30|   ap_none  |   conv1_offset   |    scalar    |
|conv2_offset               |  in |   30|   ap_none  |   conv2_offset   |    scalar    |
|conv3_offset               |  in |   30|   ap_none  |   conv3_offset   |    scalar    |
|fc1_offset                 |  in |   30|   ap_none  |    fc1_offset    |    scalar    |
|fc2_offset                 |  in |   30|   ap_none  |    fc2_offset    |    scalar    |
|fc3_offset                 |  in |   30|   ap_none  |    fc3_offset    |    scalar    |
|lr_in_offset               |  in |   30|   ap_none  |   lr_in_offset   |    scalar    |
|result_address0            | out |    4|  ap_memory |      result      |     array    |
|result_ce0                 | out |    1|  ap_memory |      result      |     array    |
|result_q0                  |  in |   32|  ap_memory |      result      |     array    |
|second_relu_0_address0     | out |    6|  ap_memory |   second_relu_0  |     array    |
|second_relu_0_ce0          | out |    1|  ap_memory |   second_relu_0  |     array    |
|second_relu_0_q0           |  in |   32|  ap_memory |   second_relu_0  |     array    |
|fc_hidden_layer3_address0  | out |    9|  ap_memory | fc_hidden_layer3 |     array    |
|fc_hidden_layer3_ce0       | out |    1|  ap_memory | fc_hidden_layer3 |     array    |
|fc_hidden_layer3_we0       | out |    1|  ap_memory | fc_hidden_layer3 |     array    |
|fc_hidden_layer3_d0        | out |   32|  ap_memory | fc_hidden_layer3 |     array    |
|fc_hidden_layer3_q0        |  in |   32|  ap_memory | fc_hidden_layer3 |     array    |
|second_fc_0_address0       | out |    6|  ap_memory |    second_fc_0   |     array    |
|second_fc_0_ce0            | out |    1|  ap_memory |    second_fc_0   |     array    |
|second_fc_0_q0             |  in |   32|  ap_memory |    second_fc_0   |     array    |
|first_relu_0_address0      | out |    8|  ap_memory |   first_relu_0   |     array    |
|first_relu_0_ce0           | out |    1|  ap_memory |   first_relu_0   |     array    |
|first_relu_0_q0            |  in |   32|  ap_memory |   first_relu_0   |     array    |
|fc_hidden_layer2_address0  | out |   13|  ap_memory | fc_hidden_layer2 |     array    |
|fc_hidden_layer2_ce0       | out |    1|  ap_memory | fc_hidden_layer2 |     array    |
|fc_hidden_layer2_q0        |  in |   32|  ap_memory | fc_hidden_layer2 |     array    |
|fc_hidden_layer2_address1  | out |   13|  ap_memory | fc_hidden_layer2 |     array    |
|fc_hidden_layer2_ce1       | out |    1|  ap_memory | fc_hidden_layer2 |     array    |
|fc_hidden_layer2_we1       | out |    1|  ap_memory | fc_hidden_layer2 |     array    |
|fc_hidden_layer2_d1        | out |   32|  ap_memory | fc_hidden_layer2 |     array    |
|first_fc_0_address0        | out |    8|  ap_memory |    first_fc_0    |     array    |
|first_fc_0_ce0             | out |    1|  ap_memory |    first_fc_0    |     array    |
|first_fc_0_q0              |  in |   32|  ap_memory |    first_fc_0    |     array    |
|flatten_conv_0_address0    | out |   10|  ap_memory |  flatten_conv_0  |     array    |
|flatten_conv_0_ce0         | out |    1|  ap_memory |  flatten_conv_0  |     array    |
|flatten_conv_0_q0          |  in |   32|  ap_memory |  flatten_conv_0  |     array    |
|fc_hidden_layer1_address0  | out |   17|  ap_memory | fc_hidden_layer1 |     array    |
|fc_hidden_layer1_ce0       | out |    1|  ap_memory | fc_hidden_layer1 |     array    |
|fc_hidden_layer1_we0       | out |    1|  ap_memory | fc_hidden_layer1 |     array    |
|fc_hidden_layer1_d0        | out |   32|  ap_memory | fc_hidden_layer1 |     array    |
|fc_hidden_layer1_q0        |  in |   32|  ap_memory | fc_hidden_layer1 |     array    |
|sencond_conv1_address0     | out |   10|  ap_memory |   sencond_conv1  |     array    |
|sencond_conv1_ce0          | out |    1|  ap_memory |   sencond_conv1  |     array    |
|sencond_conv1_q0           |  in |   32|  ap_memory |   sencond_conv1  |     array    |
|sencond_conv1_address1     | out |   10|  ap_memory |   sencond_conv1  |     array    |
|sencond_conv1_ce1          | out |    1|  ap_memory |   sencond_conv1  |     array    |
|sencond_conv1_q1           |  in |   32|  ap_memory |   sencond_conv1  |     array    |
|conv_kernel3_address0      | out |    4|  ap_memory |   conv_kernel3   |     array    |
|conv_kernel3_ce0           | out |    1|  ap_memory |   conv_kernel3   |     array    |
|conv_kernel3_we0           | out |    1|  ap_memory |   conv_kernel3   |     array    |
|conv_kernel3_d0            | out |   32|  ap_memory |   conv_kernel3   |     array    |
|conv_kernel3_q0            |  in |   32|  ap_memory |   conv_kernel3   |     array    |
|first_conv1_address0       | out |   10|  ap_memory |    first_conv1   |     array    |
|first_conv1_ce0            | out |    1|  ap_memory |    first_conv1   |     array    |
|first_conv1_q0             |  in |   32|  ap_memory |    first_conv1   |     array    |
|first_conv1_address1       | out |   10|  ap_memory |    first_conv1   |     array    |
|first_conv1_ce1            | out |    1|  ap_memory |    first_conv1   |     array    |
|first_conv1_q1             |  in |   32|  ap_memory |    first_conv1   |     array    |
|conv_kernel2_address0      | out |    4|  ap_memory |   conv_kernel2   |     array    |
|conv_kernel2_ce0           | out |    1|  ap_memory |   conv_kernel2   |     array    |
|conv_kernel2_we0           | out |    1|  ap_memory |   conv_kernel2   |     array    |
|conv_kernel2_d0            | out |   32|  ap_memory |   conv_kernel2   |     array    |
|conv_kernel2_q0            |  in |   32|  ap_memory |   conv_kernel2   |     array    |
|mnist_data_address0        | out |   10|  ap_memory |    mnist_data    |     array    |
|mnist_data_ce0             | out |    1|  ap_memory |    mnist_data    |     array    |
|mnist_data_q0              |  in |   32|  ap_memory |    mnist_data    |     array    |
|mnist_data_address1        | out |   10|  ap_memory |    mnist_data    |     array    |
|mnist_data_ce1             | out |    1|  ap_memory |    mnist_data    |     array    |
|mnist_data_q1              |  in |   32|  ap_memory |    mnist_data    |     array    |
|conv_kernel1_address0      | out |    4|  ap_memory |   conv_kernel1   |     array    |
|conv_kernel1_ce0           | out |    1|  ap_memory |   conv_kernel1   |     array    |
|conv_kernel1_we0           | out |    1|  ap_memory |   conv_kernel1   |     array    |
|conv_kernel1_d0            | out |   32|  ap_memory |   conv_kernel1   |     array    |
|conv_kernel1_q0            |  in |   32|  ap_memory |   conv_kernel1   |     array    |
+---------------------------+-----+-----+------------+------------------+--------------+

