

================================================================
== Vitis HLS Report for 'v_mix_core_alpha_true_true_s'
================================================================
* Date:           Tue Sep  6 19:46:51 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  8.469 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_269_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.64>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 5 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_0_0_0_0_023_lcssa38 = alloca i32 1"   --->   Operation 6 'alloca' 'p_0_0_0_0_023_lcssa38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_0_1_0_0_025_lcssa41 = alloca i32 1"   --->   Operation 7 'alloca' 'p_0_1_0_0_025_lcssa41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_0_2_0_0_027_lcssa44 = alloca i32 1"   --->   Operation 8 'alloca' 'p_0_2_0_0_027_lcssa44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.74ns)   --->   "%hwReg_layerScaleFactor_1_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %hwReg_layerScaleFactor_1"   --->   Operation 9 'read' 'hwReg_layerScaleFactor_1_read' <Predicate = true> <Delay = 3.74> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 7> <FIFO>
ST_1 : Operation 10 [1/1] (3.90ns)   --->   "%hwReg_layerHeight_1_read = read i10 @_ssdm_op_Read.ap_fifo.i10P0A, i10 %hwReg_layerHeight_1"   --->   Operation 10 'read' 'hwReg_layerHeight_1_read' <Predicate = true> <Delay = 3.90> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (3.90ns)   --->   "%hwReg_layerWidth_1_read = read i10 @_ssdm_op_Read.ap_fifo.i10P0A, i10 %hwReg_layerWidth_1"   --->   Operation 11 'read' 'hwReg_layerWidth_1_read' <Predicate = true> <Delay = 3.90> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (3.74ns)   --->   "%layerStartY = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %hwReg_layerStartY_1"   --->   Operation 12 'read' 'layerStartY' <Predicate = true> <Delay = 3.74> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 7> <FIFO>
ST_1 : Operation 13 [1/1] (3.74ns)   --->   "%layerStartX = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %hwReg_layerStartX_1"   --->   Operation 13 'read' 'layerStartX' <Predicate = true> <Delay = 3.74> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 7> <FIFO>
ST_1 : Operation 14 [1/1] (3.74ns)   --->   "%hwReg_layerAlpha_1_read = read i10 @_ssdm_op_Read.ap_fifo.i10P0A, i10 %hwReg_layerAlpha_1"   --->   Operation 14 'read' 'hwReg_layerAlpha_1_read' <Predicate = true> <Delay = 3.74> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 7> <FIFO>
ST_1 : Operation 15 [1/1] (3.74ns)   --->   "%hwReg_layerEnable_read = read i2 @_ssdm_op_Read.ap_fifo.i2P0A, i2 %hwReg_layerEnable"   --->   Operation 15 'read' 'hwReg_layerEnable_read' <Predicate = true> <Delay = 3.74> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 7> <FIFO>
ST_1 : Operation 16 [1/1] (3.74ns)   --->   "%bkgpix_val_V_2 = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %hwReg_background_V_B"   --->   Operation 16 'read' 'bkgpix_val_V_2' <Predicate = true> <Delay = 3.74> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 7> <FIFO>
ST_1 : Operation 17 [1/1] (3.74ns)   --->   "%bkgpix_val_V_1 = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %hwReg_background_U_G"   --->   Operation 17 'read' 'bkgpix_val_V_1' <Predicate = true> <Delay = 3.74> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 7> <FIFO>
ST_1 : Operation 18 [1/1] (3.74ns)   --->   "%bkgpix_val_V = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %hwReg_background_Y_R"   --->   Operation 18 'read' 'bkgpix_val_V' <Predicate = true> <Delay = 3.74> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 7> <FIFO>
ST_1 : Operation 19 [1/1] (3.74ns)   --->   "%height = read i10 @_ssdm_op_Read.ap_fifo.i10P0A, i10 %hwReg_height"   --->   Operation 19 'read' 'height' <Predicate = true> <Delay = 3.74> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 7> <FIFO>
ST_1 : Operation 20 [1/1] (3.90ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i10P0A, i10 %HwReg_height_c45, i10 %height"   --->   Operation 20 'write' 'write_ln0' <Predicate = true> <Delay = 3.90> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (3.74ns)   --->   "%width = read i10 @_ssdm_op_Read.ap_fifo.i10P0A, i10 %hwReg_width"   --->   Operation 21 'read' 'width' <Predicate = true> <Delay = 3.74> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 7> <FIFO>
ST_1 : Operation 22 [1/1] (3.90ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i10P0A, i10 %HwReg_width_c41, i10 %width"   --->   Operation 22 'write' 'write_ln0' <Predicate = true> <Delay = 3.90> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 23 [2/2] (0.00ns)   --->   "%alpha = call i10 @reg<unsigned short>, i10 %hwReg_layerAlpha_1_read" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:253]   --->   Operation 23 'call' 'alpha' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty = trunc i2 %hwReg_layerEnable_read"   --->   Operation 24 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %hwReg_layerEnable_read, i32 1"   --->   Operation 25 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.61ns)   --->   "%store_ln269 = store i10 0, i10 %y" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:269]   --->   Operation 26 'store' 'store_ln269' <Predicate = true> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.14>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %hwReg_layerScaleFactor_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %hwReg_layerHeight_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %hwReg_layerWidth_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %hwReg_layerStartY_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %hwReg_layerStartX_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %hwReg_layerAlpha_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %hwReg_layerEnable, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %hwReg_background_V_B, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %hwReg_background_U_G, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %hwReg_background_Y_R, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %hwReg_height, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %HwReg_height_c45, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %hwReg_width, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %HwReg_width_c41, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outLayer1, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %srcLayer1Alphax, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer1x, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outLayer0, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add64)   --->   "%zext_ln251 = zext i10 %hwReg_layerHeight_1_read" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:251]   --->   Operation 45 'zext' 'zext_ln251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln251_1 = zext i8 %hwReg_layerScaleFactor_1_read" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:251]   --->   Operation 46 'zext' 'zext_ln251_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add64)   --->   "%shl_ln251 = shl i32 %zext_ln251, i32 %zext_ln251_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:251]   --->   Operation 47 'shl' 'shl_ln251' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add75)   --->   "%zext_ln252 = zext i10 %hwReg_layerWidth_1_read" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:252]   --->   Operation 48 'zext' 'zext_ln252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add75)   --->   "%shl_ln252 = shl i32 %zext_ln252, i32 %zext_ln251_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:252]   --->   Operation 49 'shl' 'shl_ln252' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/2] (0.00ns)   --->   "%alpha = call i10 @reg<unsigned short>, i10 %hwReg_layerAlpha_1_read" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:253]   --->   Operation 50 'call' 'alpha' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln246 = trunc i10 %alpha" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:246]   --->   Operation 51 'trunc' 'trunc_ln246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add64)   --->   "%layerHeight = trunc i32 %shl_ln251" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:251]   --->   Operation 52 'trunc' 'layerHeight' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add75)   --->   "%layerWidth = trunc i32 %shl_ln252" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:252]   --->   Operation 53 'trunc' 'layerWidth' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add64)   --->   "%layerStartY_cast = zext i16 %layerStartY"   --->   Operation 54 'zext' 'layerStartY_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add64)   --->   "%layerHeight_cast = zext i16 %layerHeight" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:251]   --->   Operation 55 'zext' 'layerHeight_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (3.14ns) (out node of the LUT)   --->   "%add64 = add i17 %layerHeight_cast, i17 %layerStartY_cast" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:251]   --->   Operation 56 'add' 'add64' <Predicate = true> <Delay = 3.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add75)   --->   "%layerStartX_cast = zext i16 %layerStartX"   --->   Operation 57 'zext' 'layerStartX_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add75)   --->   "%layerWidth_cast = zext i16 %layerWidth" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:252]   --->   Operation 58 'zext' 'layerWidth_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (3.14ns) (out node of the LUT)   --->   "%add75 = add i17 %layerWidth_cast, i17 %layerStartX_cast" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:252]   --->   Operation 59 'add' 'add75' <Predicate = true> <Delay = 3.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.97ns)   --->   "%rev = xor i1 %tmp, i1 1"   --->   Operation 60 'xor' 'rev' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln269 = br void %VITIS_LOOP_271_3" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:269]   --->   Operation 61 'br' 'br_ln269' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.33>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%y_11 = load i10 %y" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:269]   --->   Operation 62 'load' 'y_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln269 = zext i10 %y_11" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:269]   --->   Operation 63 'zext' 'zext_ln269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln269_1 = zext i10 %y_11" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:269]   --->   Operation 64 'zext' 'zext_ln269_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.70ns)   --->   "%icmp_ln269 = icmp_eq  i10 %y_11, i10 %height" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:269]   --->   Operation 65 'icmp' 'icmp_ln269' <Predicate = true> <Delay = 1.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (2.12ns)   --->   "%y_12 = add i10 %y_11, i10 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:269]   --->   Operation 66 'add' 'y_12' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln269 = br i1 %icmp_ln269, void %VITIS_LOOP_271_3.split, void %for.end153.loopexit" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:269]   --->   Operation 67 'br' 'br_ln269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (2.38ns)   --->   "%ult = icmp_ult  i16 %zext_ln269, i16 %layerStartY" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:269]   --->   Operation 68 'icmp' 'ult' <Predicate = (!icmp_ln269)> <Delay = 2.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln285)   --->   "%rev12 = xor i1 %ult, i1 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:269]   --->   Operation 69 'xor' 'rev12' <Predicate = (!icmp_ln269)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (2.38ns)   --->   "%notrhs = icmp_ult  i17 %zext_ln269_1, i17 %add64" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:269]   --->   Operation 70 'icmp' 'notrhs' <Predicate = (!icmp_ln269)> <Delay = 2.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln285 = and i1 %notrhs, i1 %rev12" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:285]   --->   Operation 71 'and' 'and_ln285' <Predicate = (!icmp_ln269)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%empty_68 = wait i32 @_ssdm_op_Wait"   --->   Operation 72 'wait' 'empty_68' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (4.97ns)   --->   "%call_ln246 = call void @v_mix_core_alpha<true, true>_Pipeline_VITIS_LOOP_271_3, i10 %width, i9 %trunc_ln246, i24 %outLayer1, i8 %bkgpix_val_V_2, i8 %bkgpix_val_V_1, i8 %bkgpix_val_V, i16 %layerStartX, i17 %add75, i1 %and_ln285, i1 %rev, i1 %empty, i24 %outLayer0, i24 %srcLayer1x, i8 %srcLayer1Alphax, i8 %p_0_2_0_0_027_lcssa44, i8 %p_0_1_0_0_025_lcssa41, i8 %p_0_0_0_0_023_lcssa38" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:246]   --->   Operation 73 'call' 'call_ln246' <Predicate = (!icmp_ln269)> <Delay = 4.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 74 [1/1] (1.61ns)   --->   "%store_ln269 = store i10 %y_12, i10 %y" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:269]   --->   Operation 74 'store' 'store_ln269' <Predicate = (!icmp_ln269)> <Delay = 1.61>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln314 = ret" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:314]   --->   Operation 75 'ret' 'ret_ln314' <Predicate = (icmp_ln269)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln241 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:241]   --->   Operation 76 'specloopname' 'specloopname_ln241' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/2] (0.00ns)   --->   "%call_ln246 = call void @v_mix_core_alpha<true, true>_Pipeline_VITIS_LOOP_271_3, i10 %width, i9 %trunc_ln246, i24 %outLayer1, i8 %bkgpix_val_V_2, i8 %bkgpix_val_V_1, i8 %bkgpix_val_V, i16 %layerStartX, i17 %add75, i1 %and_ln285, i1 %rev, i1 %empty, i24 %outLayer0, i24 %srcLayer1x, i8 %srcLayer1Alphax, i8 %p_0_2_0_0_027_lcssa44, i8 %p_0_1_0_0_025_lcssa41, i8 %p_0_0_0_0_023_lcssa38" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:246]   --->   Operation 77 'call' 'call_ln246' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln269 = br void %VITIS_LOOP_271_3" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:269]   --->   Operation 78 'br' 'br_ln269' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 7.65ns
The critical path consists of the following:
	fifo read operation ('height') on port 'hwReg_height' [44]  (3.74 ns)
	fifo write operation ('write_ln0') on port 'HwReg_height_c45' [46]  (3.91 ns)

 <State 2>: 3.15ns
The critical path consists of the following:
	'shl' operation ('shl_ln251', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:251) [57]  (0 ns)
	'add' operation ('add64', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:251) [67]  (3.15 ns)

 <State 3>: 8.33ns
The critical path consists of the following:
	'load' operation ('y', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:269) on local variable 'y' [76]  (0 ns)
	'icmp' operation ('notrhs', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:269) [86]  (2.38 ns)
	'and' operation ('and_ln285', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:285) [87]  (0.978 ns)
	'call' operation ('call_ln246', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:246) to 'v_mix_core_alpha<true, true>_Pipeline_VITIS_LOOP_271_3' [89]  (4.97 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
