--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Users\Stache\Documents\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml hex_to_sseg_test.twx
hex_to_sseg_test.ncd -o hex_to_sseg_test.twr hex_to_sseg_test.pcf -ucf
Nexys3_master.ucf

Design file:              hex_to_sseg_test.ncd
Physical constraint file: hex_to_sseg_test.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 171 paths analyzed, 57 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.748ns.
--------------------------------------------------------------------------------

Paths for end point disp_unit/q_reg_17 (SLICE_X20Y15.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               disp_unit/q_reg_0 (FF)
  Destination:          disp_unit/q_reg_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.709ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.155 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: disp_unit/q_reg_0 to disp_unit/q_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.AQ      Tcko                  0.408   disp_unit/q_reg<3>
                                                       disp_unit/q_reg_0
    SLICE_X20Y11.A5      net (fanout=1)        0.337   disp_unit/q_reg<0>
    SLICE_X20Y11.COUT    Topcya                0.395   disp_unit/q_reg<3>
                                                       disp_unit/Mcount_q_reg_lut<0>_INV_0
                                                       disp_unit/Mcount_q_reg_cy<3>
    SLICE_X20Y12.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<3>
    SLICE_X20Y12.COUT    Tbyp                  0.076   disp_unit/q_reg<7>
                                                       disp_unit/Mcount_q_reg_cy<7>
    SLICE_X20Y13.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<7>
    SLICE_X20Y13.COUT    Tbyp                  0.076   disp_unit/q_reg<11>
                                                       disp_unit/Mcount_q_reg_cy<11>
    SLICE_X20Y14.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<11>
    SLICE_X20Y14.COUT    Tbyp                  0.076   disp_unit/q_reg<15>
                                                       disp_unit/Mcount_q_reg_cy<15>
    SLICE_X20Y15.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<15>
    SLICE_X20Y15.CLK     Tcinck                0.329   disp_unit/q_reg<17>
                                                       disp_unit/Mcount_q_reg_xor<17>
                                                       disp_unit/q_reg_17
    -------------------------------------------------  ---------------------------
    Total                                      1.709ns (1.360ns logic, 0.349ns route)
                                                       (79.6% logic, 20.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               disp_unit/q_reg_4 (FF)
  Destination:          disp_unit/q_reg_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.630ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: disp_unit/q_reg_4 to disp_unit/q_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y12.AQ      Tcko                  0.408   disp_unit/q_reg<7>
                                                       disp_unit/q_reg_4
    SLICE_X20Y12.A5      net (fanout=1)        0.337   disp_unit/q_reg<4>
    SLICE_X20Y12.COUT    Topcya                0.395   disp_unit/q_reg<7>
                                                       disp_unit/q_reg<4>_rt
                                                       disp_unit/Mcount_q_reg_cy<7>
    SLICE_X20Y13.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<7>
    SLICE_X20Y13.COUT    Tbyp                  0.076   disp_unit/q_reg<11>
                                                       disp_unit/Mcount_q_reg_cy<11>
    SLICE_X20Y14.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<11>
    SLICE_X20Y14.COUT    Tbyp                  0.076   disp_unit/q_reg<15>
                                                       disp_unit/Mcount_q_reg_cy<15>
    SLICE_X20Y15.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<15>
    SLICE_X20Y15.CLK     Tcinck                0.329   disp_unit/q_reg<17>
                                                       disp_unit/Mcount_q_reg_xor<17>
                                                       disp_unit/q_reg_17
    -------------------------------------------------  ---------------------------
    Total                                      1.630ns (1.284ns logic, 0.346ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               disp_unit/q_reg_3 (FF)
  Destination:          disp_unit/q_reg_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.609ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.155 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: disp_unit/q_reg_3 to disp_unit/q_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.DQ      Tcko                  0.408   disp_unit/q_reg<3>
                                                       disp_unit/q_reg_3
    SLICE_X20Y11.D5      net (fanout=1)        0.372   disp_unit/q_reg<3>
    SLICE_X20Y11.COUT    Topcyd                0.260   disp_unit/q_reg<3>
                                                       disp_unit/q_reg<3>_rt
                                                       disp_unit/Mcount_q_reg_cy<3>
    SLICE_X20Y12.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<3>
    SLICE_X20Y12.COUT    Tbyp                  0.076   disp_unit/q_reg<7>
                                                       disp_unit/Mcount_q_reg_cy<7>
    SLICE_X20Y13.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<7>
    SLICE_X20Y13.COUT    Tbyp                  0.076   disp_unit/q_reg<11>
                                                       disp_unit/Mcount_q_reg_cy<11>
    SLICE_X20Y14.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<11>
    SLICE_X20Y14.COUT    Tbyp                  0.076   disp_unit/q_reg<15>
                                                       disp_unit/Mcount_q_reg_cy<15>
    SLICE_X20Y15.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<15>
    SLICE_X20Y15.CLK     Tcinck                0.329   disp_unit/q_reg<17>
                                                       disp_unit/Mcount_q_reg_xor<17>
                                                       disp_unit/q_reg_17
    -------------------------------------------------  ---------------------------
    Total                                      1.609ns (1.225ns logic, 0.384ns route)
                                                       (76.1% logic, 23.9% route)

--------------------------------------------------------------------------------

Paths for end point disp_unit/q_reg_14 (SLICE_X20Y14.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               disp_unit/q_reg_0 (FF)
  Destination:          disp_unit/q_reg_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.642ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.155 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: disp_unit/q_reg_0 to disp_unit/q_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.AQ      Tcko                  0.408   disp_unit/q_reg<3>
                                                       disp_unit/q_reg_0
    SLICE_X20Y11.A5      net (fanout=1)        0.337   disp_unit/q_reg<0>
    SLICE_X20Y11.COUT    Topcya                0.395   disp_unit/q_reg<3>
                                                       disp_unit/Mcount_q_reg_lut<0>_INV_0
                                                       disp_unit/Mcount_q_reg_cy<3>
    SLICE_X20Y12.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<3>
    SLICE_X20Y12.COUT    Tbyp                  0.076   disp_unit/q_reg<7>
                                                       disp_unit/Mcount_q_reg_cy<7>
    SLICE_X20Y13.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<7>
    SLICE_X20Y13.COUT    Tbyp                  0.076   disp_unit/q_reg<11>
                                                       disp_unit/Mcount_q_reg_cy<11>
    SLICE_X20Y14.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<11>
    SLICE_X20Y14.CLK     Tcinck                0.341   disp_unit/q_reg<15>
                                                       disp_unit/Mcount_q_reg_cy<15>
                                                       disp_unit/q_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      1.642ns (1.296ns logic, 0.346ns route)
                                                       (78.9% logic, 21.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               disp_unit/q_reg_4 (FF)
  Destination:          disp_unit/q_reg_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.563ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: disp_unit/q_reg_4 to disp_unit/q_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y12.AQ      Tcko                  0.408   disp_unit/q_reg<7>
                                                       disp_unit/q_reg_4
    SLICE_X20Y12.A5      net (fanout=1)        0.337   disp_unit/q_reg<4>
    SLICE_X20Y12.COUT    Topcya                0.395   disp_unit/q_reg<7>
                                                       disp_unit/q_reg<4>_rt
                                                       disp_unit/Mcount_q_reg_cy<7>
    SLICE_X20Y13.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<7>
    SLICE_X20Y13.COUT    Tbyp                  0.076   disp_unit/q_reg<11>
                                                       disp_unit/Mcount_q_reg_cy<11>
    SLICE_X20Y14.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<11>
    SLICE_X20Y14.CLK     Tcinck                0.341   disp_unit/q_reg<15>
                                                       disp_unit/Mcount_q_reg_cy<15>
                                                       disp_unit/q_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      1.563ns (1.220ns logic, 0.343ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               disp_unit/q_reg_3 (FF)
  Destination:          disp_unit/q_reg_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.542ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.155 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: disp_unit/q_reg_3 to disp_unit/q_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.DQ      Tcko                  0.408   disp_unit/q_reg<3>
                                                       disp_unit/q_reg_3
    SLICE_X20Y11.D5      net (fanout=1)        0.372   disp_unit/q_reg<3>
    SLICE_X20Y11.COUT    Topcyd                0.260   disp_unit/q_reg<3>
                                                       disp_unit/q_reg<3>_rt
                                                       disp_unit/Mcount_q_reg_cy<3>
    SLICE_X20Y12.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<3>
    SLICE_X20Y12.COUT    Tbyp                  0.076   disp_unit/q_reg<7>
                                                       disp_unit/Mcount_q_reg_cy<7>
    SLICE_X20Y13.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<7>
    SLICE_X20Y13.COUT    Tbyp                  0.076   disp_unit/q_reg<11>
                                                       disp_unit/Mcount_q_reg_cy<11>
    SLICE_X20Y14.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<11>
    SLICE_X20Y14.CLK     Tcinck                0.341   disp_unit/q_reg<15>
                                                       disp_unit/Mcount_q_reg_cy<15>
                                                       disp_unit/q_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      1.542ns (1.161ns logic, 0.381ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------

Paths for end point disp_unit/q_reg_15 (SLICE_X20Y14.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               disp_unit/q_reg_0 (FF)
  Destination:          disp_unit/q_reg_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.642ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.155 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: disp_unit/q_reg_0 to disp_unit/q_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.AQ      Tcko                  0.408   disp_unit/q_reg<3>
                                                       disp_unit/q_reg_0
    SLICE_X20Y11.A5      net (fanout=1)        0.337   disp_unit/q_reg<0>
    SLICE_X20Y11.COUT    Topcya                0.395   disp_unit/q_reg<3>
                                                       disp_unit/Mcount_q_reg_lut<0>_INV_0
                                                       disp_unit/Mcount_q_reg_cy<3>
    SLICE_X20Y12.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<3>
    SLICE_X20Y12.COUT    Tbyp                  0.076   disp_unit/q_reg<7>
                                                       disp_unit/Mcount_q_reg_cy<7>
    SLICE_X20Y13.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<7>
    SLICE_X20Y13.COUT    Tbyp                  0.076   disp_unit/q_reg<11>
                                                       disp_unit/Mcount_q_reg_cy<11>
    SLICE_X20Y14.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<11>
    SLICE_X20Y14.CLK     Tcinck                0.341   disp_unit/q_reg<15>
                                                       disp_unit/Mcount_q_reg_cy<15>
                                                       disp_unit/q_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      1.642ns (1.296ns logic, 0.346ns route)
                                                       (78.9% logic, 21.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               disp_unit/q_reg_4 (FF)
  Destination:          disp_unit/q_reg_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.563ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: disp_unit/q_reg_4 to disp_unit/q_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y12.AQ      Tcko                  0.408   disp_unit/q_reg<7>
                                                       disp_unit/q_reg_4
    SLICE_X20Y12.A5      net (fanout=1)        0.337   disp_unit/q_reg<4>
    SLICE_X20Y12.COUT    Topcya                0.395   disp_unit/q_reg<7>
                                                       disp_unit/q_reg<4>_rt
                                                       disp_unit/Mcount_q_reg_cy<7>
    SLICE_X20Y13.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<7>
    SLICE_X20Y13.COUT    Tbyp                  0.076   disp_unit/q_reg<11>
                                                       disp_unit/Mcount_q_reg_cy<11>
    SLICE_X20Y14.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<11>
    SLICE_X20Y14.CLK     Tcinck                0.341   disp_unit/q_reg<15>
                                                       disp_unit/Mcount_q_reg_cy<15>
                                                       disp_unit/q_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      1.563ns (1.220ns logic, 0.343ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               disp_unit/q_reg_3 (FF)
  Destination:          disp_unit/q_reg_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.542ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.155 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: disp_unit/q_reg_3 to disp_unit/q_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.DQ      Tcko                  0.408   disp_unit/q_reg<3>
                                                       disp_unit/q_reg_3
    SLICE_X20Y11.D5      net (fanout=1)        0.372   disp_unit/q_reg<3>
    SLICE_X20Y11.COUT    Topcyd                0.260   disp_unit/q_reg<3>
                                                       disp_unit/q_reg<3>_rt
                                                       disp_unit/Mcount_q_reg_cy<3>
    SLICE_X20Y12.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<3>
    SLICE_X20Y12.COUT    Tbyp                  0.076   disp_unit/q_reg<7>
                                                       disp_unit/Mcount_q_reg_cy<7>
    SLICE_X20Y13.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<7>
    SLICE_X20Y13.COUT    Tbyp                  0.076   disp_unit/q_reg<11>
                                                       disp_unit/Mcount_q_reg_cy<11>
    SLICE_X20Y14.CIN     net (fanout=1)        0.003   disp_unit/Mcount_q_reg_cy<11>
    SLICE_X20Y14.CLK     Tcinck                0.341   disp_unit/q_reg<15>
                                                       disp_unit/Mcount_q_reg_cy<15>
                                                       disp_unit/q_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      1.542ns (1.161ns logic, 0.381ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point disp_unit/q_reg_1 (SLICE_X20Y11.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               disp_unit/q_reg_1 (FF)
  Destination:          disp_unit/q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: disp_unit/q_reg_1 to disp_unit/q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y11.BQ      Tcko                  0.200   disp_unit/q_reg<3>
                                                       disp_unit/q_reg_1
    SLICE_X20Y11.B5      net (fanout=1)        0.070   disp_unit/q_reg<1>
    SLICE_X20Y11.CLK     Tah         (-Th)    -0.234   disp_unit/q_reg<3>
                                                       disp_unit/q_reg<1>_rt
                                                       disp_unit/Mcount_q_reg_cy<3>
                                                       disp_unit/q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point disp_unit/q_reg_5 (SLICE_X20Y12.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               disp_unit/q_reg_5 (FF)
  Destination:          disp_unit/q_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: disp_unit/q_reg_5 to disp_unit/q_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y12.BQ      Tcko                  0.200   disp_unit/q_reg<7>
                                                       disp_unit/q_reg_5
    SLICE_X20Y12.B5      net (fanout=1)        0.070   disp_unit/q_reg<5>
    SLICE_X20Y12.CLK     Tah         (-Th)    -0.234   disp_unit/q_reg<7>
                                                       disp_unit/q_reg<5>_rt
                                                       disp_unit/Mcount_q_reg_cy<7>
                                                       disp_unit/q_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point disp_unit/q_reg_9 (SLICE_X20Y13.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               disp_unit/q_reg_9 (FF)
  Destination:          disp_unit/q_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: disp_unit/q_reg_9 to disp_unit/q_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y13.BQ      Tcko                  0.200   disp_unit/q_reg<11>
                                                       disp_unit/q_reg_9
    SLICE_X20Y13.B5      net (fanout=1)        0.070   disp_unit/q_reg<9>
    SLICE_X20Y13.CLK     Tah         (-Th)    -0.234   disp_unit/q_reg<11>
                                                       disp_unit/q_reg<9>_rt
                                                       disp_unit/Mcount_q_reg_cy<11>
                                                       disp_unit/q_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: disp_unit/q_reg<3>/CLK
  Logical resource: disp_unit/q_reg_0/CK
  Location pin: SLICE_X20Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: disp_unit/q_reg<3>/CLK
  Logical resource: disp_unit/q_reg_1/CK
  Location pin: SLICE_X20Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.748|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 171 paths, 0 nets, and 28 connections

Design statistics:
   Minimum period:   1.748ns{1}   (Maximum frequency: 572.082MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Aug 16 07:16:54 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 183 MB



