// Seed: 2905099091
module module_0;
  wor id_2;
  assign module_2.id_1 = 0;
  always_latch @(id_1 or 1) id_1 = 1;
  wor id_3, id_4;
  assign module_1.type_1 = 0;
  supply1 id_5;
  assign id_3 = id_5;
  always @(posedge 1 or negedge id_2) assume (1);
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    output tri id_2,
    input tri1 id_3
);
  assign id_2 = id_0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wire id_0,
    input supply0 id_1
    , id_5,
    output tri id_2,
    output wor id_3
);
  always @(*) id_2 = 1;
  module_0 modCall_1 ();
endmodule
