V 51
K 224033052000 D690F
Y 0
D 0 0 1700 1100
Z 1
i 2825
N 2805
J 600 630 2
J 545 630 1
S 2 1
L 550 630 14 0 3 0 1 0 FPGA_ID
N 2804
J 545 650 1
J 600 650 2
S 1 2
L 550 650 12 0 3 0 1 0 NRDY2
N 2803
J 600 670 2
J 545 670 1
S 2 1
L 550 670 12 0 3 0 1 0 NRDY3
N 2806
J 545 690 1
J 600 690 2
S 1 2
L 550 690 14 0 3 0 1 0 FPGA_ID
N 2796
J 720 660 2
J 760 660 1
S 1 2
L 705 660 12 0 3 0 1 0 NRDY_F2
N 2772
J 1265 825 2
J 1350 825 1
S 1 2
L 1260 825 12 0 3 0 1 0 MULT_L1A_ERR
N 2823
J 1075 825 7
J 1185 825 8
B 1 2
L 1075 830 18 0 3 0 1 0 ML1ERR[3:0]
N 2825
J 1220 880 1
J 1135 880 1
S 2 1
L 1130 880 12 0 3 0 1 0 MULT_L1A_ERR
I 2824 virtex:AND2 1 1225 890 0 1 '
C 2770 4 20 0
C 2768 1 18 0
C 2767 2 19 0
N 2820
J 1300 975 8
J 1395 975 8
B 1 2
L 1290 980 18 0 3 0 1 0 LD_ML1ERR[3:0]
N 2770
J 1320 955 3
J 1320 920 3
J 1395 955 2
J 1305 920 2
S 2 1
S 1 3
L 1315 955 18 0 3 0 1 0 2L1ERR_LD
S 4 2
N 2767
J 1140 910 1
J 1225 910 2
S 1 2
L 1145 910 12 0 3 0 1 0 GOOD_L1A+1
N 2768
J 1225 930 2
J 1140 930 1
S 2 1
L 1145 930 12 0 3 0 1 0 L1AMISMATCH+1
N 2587
J 1005 185 8
J 985 185 9
J 985 230 9
J 1330 230 9
J 1330 175 9
J 1320 175 8
B 2 1
B 2 3
B 3 4
L 1045 235 18 0 3 0 1 0 DMB_ERR_UPD[3:0]
B 5 4
B 6 5
N 2580
J 1240 185 8
J 1125 185 8
B 2 1
L 1110 190 18 0 3 0 1 0 LDMB_ERR[3:0]
N 2581
J 1240 165 8
J 1220 165 9
J 1220 150 9
J 1120 150 7
B 4 3
L 1120 155 18 0 3 0 1 0 LREN[3:0]
B 3 2
B 2 1
N 2799
J 550 730 1
J 605 730 2
S 1 2
L 555 730 12 0 3 0 1 0 NRDY0
N 2798
J 675 730 2
J 715 730 1
S 1 2
L 660 730 12 0 3 0 1 0 NRDY_F0
N 2687
J 305 1000 2
J 220 1000 1
S 2 1
L 225 1000 12 0 3 0 1 0 L1AMISMATCH+1
N 2521
J 385 990 2
J 450 990 2
S 1 2
L 375 990 18 0 3 0 1 0 L1ERR_LD
N 2525
J 555 975 7
J 640 975 9
J 640 990 9
J 650 990 8
B 3 4
B 2 3
B 1 2
L 555 980 18 0 3 0 1 0 LLREN[3:0]
N 2523
J 570 1010 8
J 650 1010 8
B 1 2
L 560 1015 18 0 3 0 1 0 L1ERRORS[3:0]
N 2522
J 450 970 2
J 415 970 1
S 2 1
L 425 970 18 0 3 0 1 0 CLK
N 2520
J 415 940 1
J 450 940 2
S 1 2
L 420 940 14 0 3 0 1 0 RST
N 2524
J 450 1010 8
J 430 1010 9
J 430 1055 9
J 740 1055 9
J 740 1000 9
J 730 1000 8
B 2 1
B 2 3
B 3 4
L 490 1060 18 0 3 0 1 0 L1A_ERR_UPDATE[3:0]
B 5 4
B 6 5
N 2517
J 65 940 1
J 100 940 2
S 1 2
L 75 940 15 0 3 0 1 0 CLK
N 2516
J 100 910 2
J 65 910 1
S 2 1
L 75 910 15 0 3 0 1 0 RST
N 2515
J 25 980 1
J 100 980 2
S 1 2
L 30 980 18 0 3 0 1 0 GOOD_L1A
N 2519
J 220 980 2
J 305 980 2
S 1 2
L 225 980 12 0 3 0 1 0 GOOD_L1A+1
I 2807 virtex:BUF 1 1085 510 0 1 '
C 2808 1 2 0
C 2559 1 1 0
N 2808
J 1085 520 2
J 1055 520 2
S 2 1
L 1040 520 14 0 3 0 1 0 STATUS6
I 2809 virtex:GND 1 1015 540 3 1 '
C 2808 2 4 0
I 2791 virtex2p:BUF 1 605 700 0 1 '
C 2800 1 2 0
C 2797 2 1 0
I 2793 virtex2p:AND2B1 1 600 565 0 1 '
C 2795 2 20 0
C 2802 2 18 0
C 2801 2 19 0
N 2795
J 720 595 1
J 680 595 2
S 2 1
L 665 595 12 0 3 0 1 0 NRDY_F3
N 2797
J 715 710 1
J 675 710 2
S 2 1
L 660 710 12 0 3 0 1 0 NRDY_F1
N 2800
J 605 710 2
J 550 710 1
S 2 1
L 555 710 12 0 3 0 1 0 NRDY1
N 2801
J 545 585 1
J 600 585 2
S 1 2
L 550 585 14 0 3 0 1 0 FPGA_ID
N 2802
J 545 605 1
J 600 605 2
S 1 2
L 550 605 12 0 3 0 1 0 NRDY3
N 2775
J 335 690 2
J 280 690 1
S 2 1
L 285 690 14 0 3 0 1 0 FPGA_ID
N 2776
J 280 630 1
J 335 630 2
S 1 2
L 285 630 14 0 3 0 1 0 FPGA_ID
N 2777
J 335 650 2
J 280 650 1
S 2 1
L 285 650 12 0 3 0 1 0 RDY2
N 2778
J 280 670 1
J 335 670 2
S 1 2
L 285 670 12 0 3 0 1 0 RDY3
N 2780
J 335 605 2
J 280 605 1
S 2 1
L 285 605 12 0 3 0 1 0 RDY3
N 2781
J 335 585 2
J 280 585 1
S 2 1
L 285 585 14 0 3 0 1 0 FPGA_ID
N 2783
J 285 710 1
J 340 710 2
S 1 2
L 290 710 12 0 3 0 1 0 RDY1
N 2784
J 340 730 2
J 285 730 1
S 2 1
L 290 730 12 0 3 0 1 0 RDY0
N 2787
J 450 730 1
J 410 730 2
S 2 1
L 395 730 12 0 3 0 1 0 RDY_F0
N 2788
J 410 710 2
J 450 710 1
S 1 2
L 395 710 12 0 3 0 1 0 RDY_F1
N 2789
J 495 660 1
J 455 660 2
S 2 1
L 440 660 12 0 3 0 1 0 RDY_F2
N 2790
J 415 595 2
J 455 595 1
S 1 2
L 400 595 12 0 3 0 1 0 RDY_F3
I 2779 virtex2p:SOP4B1 1 335 610 0 1 '
C 2776 2 5 0
C 2777 1 4 0
C 2778 2 3 0
C 2775 1 1 0
C 2789 2 6 0
I 2782 virtex2p:AND2B1 1 335 565 0 1 '
C 2781 1 19 0
C 2780 1 18 0
C 2790 1 20 0
I 2785 virtex2p:BUF 1 340 720 0 1 '
C 2784 1 2 0
C 2787 2 1 0
I 2786 virtex2p:BUF 1 340 700 0 1 '
C 2788 1 1 0
C 2783 2 2 0
N 2586
J 1005 145 2
J 970 145 1
S 2 1
L 980 145 18 0 3 0 1 0 CLK
N 2574
J 955 165 1
J 1005 165 2
S 1 2
L 960 165 14 0 3 0 1 0 DMBERR
N 2585
J 970 115 1
J 1005 115 2
S 1 2
L 975 115 14 0 3 0 1 0 RST
N 2764
J 1395 935 2
J 1345 935 1
S 2 1
L 1355 935 18 0 3 0 1 0 CLK
N 2755
J 1010 955 8
J 1000 955 9
J 1000 940 9
J 915 940 7
B 4 3
L 915 945 18 0 3 0 1 0 LLREN[3:0]
B 3 2
B 2 1
N 2608
J 1220 540 8
J 1200 540 9
J 1200 585 9
J 1545 585 9
J 1545 530 9
J 1535 530 8
B 6 5
B 5 4
B 3 4
L 1260 590 18 0 3 0 1 0 LIE_ERR_UPD[3:0]
B 2 3
B 2 1
I 2711 FD4CE 1 255 750 0 1 '
C 2708 1 4 0
C 2709 6 1 0
C 2713 1 8 0
C 2714 1 7 0
C 2712 2 3 0
I 2499 FD4CE 1 255 410 0 1 '
C 2504 2 4 0
C 2505 6 1 0
C 2500 2 8 0
C 2502 1 7 0
C 2501 1 3 0
I 2491 FD4CE 1 255 265 0 1 '
C 2495 2 4 0
C 2494 6 1 0
C 2497 1 8 0
C 2489 2 7 0
C 2496 2 3 0
I 2484 FD4CE 1 255 95 0 1 '
C 2481 2 4 0
C 2482 1 1 0
C 2479 2 8 0
C 2486 1 7 0
C 2480 1 3 0
I 2601 FD4CE 1 1220 460 0 1 '
C 2603 2 4 0
C 2608 1 1 0
C 2606 2 8 0
C 2559 2 7 0
C 2607 1 3 0
I 2735 FD4CE 1 1220 285 0 1 '
C 2728 2 4 0
C 2727 1 1 0
C 2731 2 8 0
C 2734 2 7 0
C 2732 1 3 0
I 2715 4OR2 1 490 790 0 1 '
C 2709 1 10 0
C 2710 4 9 0
C 2708 2 21 0
I 2503 4OR2 1 490 450 0 1 '
C 2505 5 10 0
C 2745 1 9 0
C 2504 1 21 0
I 2490 4OR2 1 490 305 0 1 '
C 2494 3 10 0
C 2493 1 9 0
C 2495 1 21 0
I 2485 4OR2 1 490 135 0 1 '
C 2482 6 10 0
C 2483 1 9 0
C 2481 1 21 0
I 2600 4OR2 1 1455 500 0 1 '
C 2608 6 10 0
C 2748 1 9 0
C 2603 1 21 0
I 2738 4OR2 1 1455 325 0 1 '
C 2727 6 10 0
C 2746 1 9 0
C 2728 1 21 0
N 2727
J 1220 365 8
J 1200 365 9
J 1200 410 9
J 1545 410 9
J 1545 355 9
J 1535 355 8
B 2 1
B 2 3
B 3 4
L 1260 415 18 0 3 0 1 0 LID_ERR_UPD[3:0]
B 5 4
B 6 5
N 2728
J 1455 365 8
J 1340 365 8
B 2 1
L 1325 370 18 0 3 0 1 0 LID_ERR[3:0]
N 2731
J 1185 295 1
J 1220 295 2
S 1 2
L 1190 295 14 0 3 0 1 0 RST
N 2732
J 1220 325 2
J 1185 325 1
S 2 1
L 1195 325 18 0 3 0 1 0 CLK
N 2734
J 1180 345 2
J 1220 345 2
S 1 2
L 1155 345 14 0 3 0 1 0 LOSTINDATA
N 2606
J 1185 470 1
J 1220 470 2
S 1 2
L 1190 470 14 0 3 0 1 0 RST
N 2559
J 1155 520 2
J 1220 520 2
S 1 2
L 1160 520 14 0 3 0 1 0 LOSTINEVT
N 2607
J 1220 500 2
J 1185 500 1
S 2 1
L 1195 500 18 0 3 0 1 0 CLK
N 2603
J 1455 540 8
J 1340 540 8
B 2 1
L 1325 545 18 0 3 0 1 0 LIE_ERR[3:0]
N 2712
J 220 790 1
J 255 790 2
S 1 2
L 230 790 18 0 3 0 1 0 CLK
N 2713
J 255 760 2
J 220 760 1
S 2 1
L 225 760 14 0 3 0 1 0 RST
N 2714
J 255 810 2
J 160 810 1
S 2 1
L 165 810 14 0 3 0 1 0 STUCK_DATA
N 2502
J 255 470 2
J 145 470 1
S 2 1
L 150 470 18 0 3 0 1 0 START_TIMEOUT
N 2500
J 220 420 1
J 255 420 2
S 1 2
L 225 420 14 0 3 0 1 0 RST
N 2501
J 255 450 2
J 220 450 1
S 2 1
L 230 450 18 0 3 0 1 0 CLK
N 2489
J 150 325 1
J 255 325 2
S 1 2
L 155 325 18 0 3 0 1 0 ENDTIME_WAIT
N 2479
J 220 105 1
J 255 105 2
S 1 2
L 225 105 14 0 3 0 1 0 RST
N 2480
J 255 135 2
J 220 135 1
S 2 1
L 230 135 18 0 3 0 1 0 CLK
N 2482
J 255 175 8
J 235 175 9
J 235 220 9
J 580 220 9
J 580 165 9
J 570 165 8
B 2 1
B 2 3
B 3 4
L 295 225 18 0 3 0 1 0 ENDBUSY_ERR_UPD[3:0]
B 5 4
B 6 5
I 110 PAGE 1 0 0 0 1 '
N 2486
J 255 155 2
J 150 155 1
S 2 1
L 155 155 18 0 3 0 1 0 ENDTIME_BUSY
N 2496
J 220 305 1
J 255 305 2
S 1 2
L 230 305 18 0 3 0 1 0 CLK
N 2497
J 255 275 2
J 220 275 1
S 2 1
L 225 275 14 0 3 0 1 0 RST
N 2494
J 580 390 9
J 240 390 9
J 570 335 8
J 580 335 9
J 240 345 9
J 255 345 8
B 3 4
B 4 1
B 5 6
B 2 1
L 295 395 18 0 3 0 1 0 ENDWAIT_ERR_UPD[3:0]
B 5 2
N 2504
J 490 490 8
J 375 490 8
B 2 1
L 360 495 18 0 3 0 1 0 STARTIME_ERR[3:0]
N 2495
J 490 345 8
J 375 345 8
B 2 1
L 360 350 18 0 3 0 1 0 ENDWAIT_ERR[3:0]
N 2481
J 490 175 8
J 375 175 8
B 2 1
L 360 180 18 0 3 0 1 0 ENDBUSY_ERR[3:0]
N 2709
J 570 820 8
J 580 820 9
J 580 875 9
J 235 875 9
J 235 830 9
J 255 830 8
B 1 2
B 2 3
B 5 4
B 5 6
B 4 3
L 295 880 18 0 3 0 1 0 STUCK_ERR_UPD[3:0]
N 2708
J 375 830 8
J 490 830 8
B 1 2
L 360 835 18 0 3 0 1 0 STUCK_ERR[3:0]
N 2505
J 245 535 9
J 245 490 9
J 580 535 9
J 580 480 9
J 570 480 8
J 255 490 8
B 2 6
B 5 4
B 2 1
B 4 3
B 1 3
L 315 540 18 0 3 0 1 0 STARTIME_ERR_UPD[3:0]
N 2483
J 490 155 8
J 470 155 9
J 370 140 7
J 470 140 9
B 2 1
B 4 2
B 3 4
L 370 145 18 0 3 0 1 0 LLREN[3:0]
N 2493
J 490 325 8
J 475 325 9
J 475 310 9
J 370 310 7
B 2 1
B 3 2
B 4 3
L 370 315 18 0 3 0 1 0 LLREN[3:0]
N 2748
J 1455 520 8
J 1445 520 9
J 1445 505 9
J 1340 505 7
B 2 1
B 3 2
B 4 3
L 1350 510 18 0 3 0 1 0 LLREN[3:0]
I 2526 virtex:FDC 1 100 900 0 1 '
C 2517 2 3 0
C 2516 1 6 0
C 2515 2 1 0
C 2519 1 4 0
N 2765
J 1395 905 2
J 1345 905 1
S 2 1
L 1355 905 15 0 3 0 1 0 RST
N 2710
J 375 790 7
J 470 790 9
J 470 810 9
J 490 810 8
B 2 3
B 3 4
B 1 2
L 375 795 18 0 3 0 1 0 RDY_F[3:0]
N 2745
J 490 470 8
J 470 470 9
J 470 450 9
J 370 450 7
B 3 2
B 2 1
B 4 3
L 370 455 18 0 3 0 1 0 NRDY_F[3:0]
I 2726 virtex:GND 1 1040 365 3 1 '
C 2733 1 4 0
N 2733
J 1080 345 2
J 1110 345 2
S 1 2
L 1065 345 14 0 3 0 1 0 STATUS7
I 2736 virtex:BUF 1 1110 335 0 1 '
C 2734 1 1 0
C 2733 2 2 0
I 2578 FD4CE 1 1005 105 0 1 '
C 2580 2 4 0
C 2587 1 1 0
C 2585 2 8 0
C 2574 2 7 0
C 2586 1 3 0
N 2746
J 1455 345 8
J 1445 345 9
J 1445 330 9
J 1345 330 7
B 2 1
B 3 2
B 4 3
L 1355 335 18 0 3 0 1 0 LLREN[3:0]
I 2792 virtex2p:BUF 1 605 720 0 1 '
C 2798 1 1 0
C 2799 2 2 0
I 2577 4OR2 1 1240 145 0 1 '
C 2587 6 10 0
C 2581 1 9 0
C 2580 1 21 0
I 2528 FD4CE 1 450 930 0 1 '
C 2523 1 4 0
C 2524 1 1 0
C 2520 2 8 0
C 2521 2 7 0
C 2522 1 3 0
I 2816 FD4CE 1 1395 895 0 1 '
C 2764 1 3 0
C 2770 3 7 0
C 2765 1 8 0
C 2820 2 1 0
C 2821 2 4 0
I 2529 4OR2 1 650 970 0 1 '
C 2524 6 10 0
C 2525 4 9 0
C 2523 2 21 0
I 2819 4OR2 1 1220 945 0 1 '
C 2821 6 21 0
C 2762 2 9 0
C 2820 1 10 0
N 2751
J 1010 975 8
J 915 975 7
B 2 1
L 915 980 18 0 3 0 1 0 L1ERRORS[3:0]
N 2762
J 1090 965 8
J 1220 965 8
B 1 2
L 1075 970 18 0 3 0 1 0 SEL_L1ERR[3:0]
I 2753 4AND2 1 1010 935 0 1 '
C 2762 1 20 0
C 2755 1 19 0
C 2751 1 18 0
N 2821
J 1625 975 9
J 1515 975 8
J 1210 1020 9
J 1210 985 9
J 1625 1020 9
J 1220 985 8
B 4 3
B 4 6
B 1 5
B 3 5
B 2 1
L 1515 980 18 0 3 0 1 0 ML1ERR[3:0]
I 2527 virtex:AND2 1 305 960 0 1 '
C 2519 2 19 0
C 2687 1 18 0
C 2521 1 20 0
I 2817 OR4_BUS 1 1185 795 0 1 '
C 2823 2 9 0
C 2772 1 10 0
I 2794 virtex2p:SOP4B1 1 600 610 0 1 '
C 2796 1 6 0
C 2806 2 1 0
C 2803 1 3 0
C 2804 2 4 0
C 2805 1 5 0
T 1510 30 25 0 3 D785D
Q 11 0 0
T 751 38 20 0 3 Read Control
Q 11 0 0
T 751 18 20 0 3 DDU Input Controller Logic
Q 11 0 0
c 1225 355 0
c 1225 355 0
T 210 830 24 0 9 8-bit
Q 12 0 0
T 290 945 24 0 9 8-bit
Q 12 0 0
T 225 195 24 0 9 8-bit
Q 12 0 0
T 220 365 24 0 9 8-bit
Q 12 0 0
T 230 530 24 0 9 8-bit
Q 12 0 0
T 1149 30 25 0 3 JRG
Q 11 0 0
T 750 0 20 0 3 CMS CSC Electronics
Q 11 0 0
T 205 280 40 0 9 End w/wait
Q 12 0 0
T 205 425 40 0 9 Start
Q 12 0 0
T 25 485 50 0 3 Timeouts
Q 13 0 0
T 255 1015 20 0 3 synched w/GoodDat+1
Q 11 0 0
T 205 110 40 0 9 End w/data
Q 12 0 0
T 205 760 50 0 9 StuckData
Q 13 0 0
T 1170 370 24 0 9 8-bit
Q 12 0 0
T 1140 465 50 0 9 LostInEvt
Q 13 0 0
T 1140 290 50 0 9 LostInData
Q 13 0 0
T 1175 545 24 0 9 8-bit
Q 12 0 0
T 935 160 24 0 9 8-bit
Q 12 0 0
T 950 110 50 0 9 DMB_Err
Q 13 0 0
T 1635 0 25 0 3 16E
Q 11 0 0
T 1295 30 25 0 3 2, 2D
Q 11 0 0
U 1565 5 20 0 3 3 @SHEET=6
U 1510 5 20 0 9 3 @NAME=RD_CTRL
U 1205 5 14 0 3 3 @DATETIME=9-1-2005_17:57
T 410 1030 50 0 9 L1A# Mismatch
Q 13 0 0
T 1315 1030 50 0 9 Multi-L1A# Mismatch
Q 13 0 0
E
