   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.fpu softvfp
   4              		.eabi_attribute 23, 1
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 2
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.thumb
  12              		.file	"stm32f4xx_rcc.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.RCC_DeInit,"ax",%progbits
  17              		.align	2
  18              		.global	RCC_DeInit
  19              		.thumb
  20              		.thumb_func
  22              	RCC_DeInit:
  23              	.LFB110:
  24              		.file 1 "../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c"
   1:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
   2:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ******************************************************************************
   3:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @file    stm32f4xx_rcc.c
   4:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @author  MCD Application Team
   5:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @version V1.0.2
   6:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @date    05-March-2012
   7:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief   This file provides firmware functions to manage the following 
   8:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          functionalities of the Reset and clock control (RCC) peripheral:
   9:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Internal/external clocks, PLL, CSS and MCO configuration
  10:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - System, AHB and APB busses clocks configuration
  11:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Peripheral clocks configuration
  12:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Interrupts and flags management
  13:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  14:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  @verbatim
  15:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *               
  16:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          ===================================================================
  17:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                               RCC specific features
  18:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          ===================================================================
  19:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
  20:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          After reset the device is running from Internal High Speed oscillator 
  21:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache 
  22:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          and I-Cache are disabled, and all peripherals are off except internal
  23:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          SRAM, Flash and JTAG.
  24:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - There is no prescaler on High speed (AHB) and Low speed (APB) busses;
  25:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             all peripherals mapped on these busses are running at HSI speed.
  26:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *       	  - The clock for all peripherals is switched off, except the SRAM and FLASH.
  27:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - All GPIOs are in input floating state, except the JTAG pins which
  28:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             are assigned to be used for debug purpose.
  29:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *        
  30:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          Once the device started from reset, the user application has to:        
  31:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Configure the clock source to be used to drive the System clock
  32:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             (if the application needs higher frequency/performance)
  33:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Configure the System clock frequency and Flash settings  
  34:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Configure the AHB and APB busses prescalers
  35:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Enable the clock for the peripheral(s) to be used
  36:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Configure the clock source(s) for peripherals which clocks are not
  37:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)      
  38:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                        
  39:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  @endverbatim
  40:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
  41:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ******************************************************************************
  42:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @attention
  43:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  44:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * <h2><center>&copy; COPYRIGHT 2012 STMicroelectronics</center></h2>
  45:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  46:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  47:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * You may not use this file except in compliance with the License.
  48:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * You may obtain a copy of the License at:
  49:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  50:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  51:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  52:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * Unless required by applicable law or agreed to in writing, software 
  53:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  54:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  55:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * See the License for the specific language governing permissions and
  56:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * limitations under the License.
  57:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  58:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ******************************************************************************
  59:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
  60:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  61:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Includes ------------------------------------------------------------------*/
  62:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #include "stm32f4xx_rcc.h"
  63:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  64:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  65:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
  66:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
  67:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  68:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC 
  69:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief RCC driver modules
  70:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
  71:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */ 
  72:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  73:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  74:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private define ------------------------------------------------------------*/
  75:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* ------------ RCC registers bit address in the alias region ----------- */
  76:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)
  77:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- CR Register ---*/
  78:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of HSION bit */
  79:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_OFFSET                 (RCC_OFFSET + 0x00)
  80:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define HSION_BitNumber           0x00
  81:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_HSION_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))
  82:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of CSSON bit */
  83:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CSSON_BitNumber           0x13
  84:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_CSSON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))
  85:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of PLLON bit */
  86:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define PLLON_BitNumber           0x18
  87:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_PLLON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))
  88:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of PLLI2SON bit */
  89:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define PLLI2SON_BitNumber        0x1A
  90:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_PLLI2SON_BB            (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLI2SON_BitNumber * 4))
  91:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  92:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- CFGR Register ---*/
  93:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of I2SSRC bit */
  94:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_OFFSET               (RCC_OFFSET + 0x08)
  95:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define I2SSRC_BitNumber          0x17
  96:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_I2SSRC_BB            (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (I2SSRC_BitNumber * 4))
  97:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  98:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- BDCR Register ---*/
  99:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of RTCEN bit */
 100:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_OFFSET               (RCC_OFFSET + 0x70)
 101:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RTCEN_BitNumber           0x0F
 102:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_RTCEN_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))
 103:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of BDRST bit */
 104:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDRST_BitNumber           0x10
 105:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_BDRST_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))
 106:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- CSR Register ---*/
 107:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of LSION bit */
 108:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CSR_OFFSET                (RCC_OFFSET + 0x74)
 109:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define LSION_BitNumber           0x00
 110:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CSR_LSION_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))
 111:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* ---------------------- RCC registers bit mask ------------------------ */
 112:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CFGR register bit mask */
 113:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_MCO2_RESET_MASK      ((uint32_t)0x07FFFFFF)
 114:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_MCO1_RESET_MASK      ((uint32_t)0xF89FFFFF)
 115:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 116:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* RCC Flag Mask */
 117:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define FLAG_MASK                 ((uint8_t)0x1F)
 118:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 119:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CR register byte 3 (Bits[23:16]) base address */
 120:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_BYTE3_ADDRESS          ((uint32_t)0x40023802)
 121:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 122:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CIR register byte 2 (Bits[15:8]) base address */
 123:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CIR_BYTE2_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x01))
 124:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 125:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CIR register byte 3 (Bits[23:16]) base address */
 126:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CIR_BYTE3_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x02))
 127:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 128:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* BDCR register base address */
 129:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_ADDRESS              (PERIPH_BASE + BDCR_OFFSET)
 130:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 131:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private macro -------------------------------------------------------------*/
 132:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private variables ---------------------------------------------------------*/
 133:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 134:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 135:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 136:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private functions ---------------------------------------------------------*/
 137:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 138:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Private_Functions
 139:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
 140:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */ 
 141:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 142:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group1 Internal and external clocks, PLL, CSS and MCO configuration functions
 143:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   Internal and external clocks, PLL, CSS and MCO configuration functions 
 144:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
 145:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
 146:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
 147:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       Internal/external clocks, PLL, CSS and MCO configuration functions
 148:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
 149:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 150:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   This section provide functions allowing to configure the internal/external clocks,
 151:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   PLLs, CSS and MCO pins.
 152:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 153:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   1. HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through
 154:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      the PLL as System clock source.
 155:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 156:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   2. LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC
 157:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      clock source.
 158:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 159:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   3. HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or
 160:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      through the PLL as System clock source. Can be used also as RTC clock source.
 161:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 162:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   4. LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   
 163:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 164:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   5. PLL (clocked by HSI or HSE), featuring two different output clocks:
 165:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       - The first output is used to generate the high speed system clock (up to 168 MHz)
 166:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       - The second output is used to generate the clock for the USB OTG FS (48 MHz),
 167:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         the random analog generator (<=48 MHz) and the SDIO (<= 48 MHz).
 168:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 169:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   6. PLLI2S (clocked by HSI or HSE), used to generate an accurate clock to achieve 
 170:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      high-quality audio performance on the I2S interface.
 171:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 172:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   7. CSS (Clock security system), once enable and if a HSE clock failure occurs 
 173:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      (HSE used directly or through PLL as System clock source), the System clock
 174:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      is automatically switched to HSI and an interrupt is generated if enabled. 
 175:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      The interrupt is linked to the Cortex-M4 NMI (Non-Maskable Interrupt) 
 176:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      exception vector.   
 177:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 178:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   8. MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL
 179:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      clock (through a configurable prescaler) on PA8 pin.
 180:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 181:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   9. MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S
 182:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      clock (through a configurable prescaler) on PC9 pin.
 183:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 184:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
 185:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
 186:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 187:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 188:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 189:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 190:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 191:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - HSI ON and used as system clock source
 192:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - HSE, PLL and PLLI2S OFF
 193:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 194:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - CSS, MCO1 and MCO2 OFF
 195:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - All interrupts disabled
 196:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function doesn't modify the configuration of the
 197:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - Peripheral clocks
 198:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - LSI, LSE and RTC clocks 
 199:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
 200:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 201:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 202:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_DeInit(void)
 203:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
  25              		.loc 1 203 0
  26              		.cfi_startproc
  27              		@ args = 0, pretend = 0, frame = 0
  28              		@ frame_needed = 0, uses_anonymous_args = 0
  29              		@ link register save eliminated.
 204:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set HSION bit */
 205:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR |= (uint32_t)0x00000001;
  30              		.loc 1 205 0
  31 0000 0A4B     		ldr	r3, .L2
  32 0002 1968     		ldr	r1, [r3, #0]
 206:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 207:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset CFGR register */
 208:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = 0x00000000;
  33              		.loc 1 208 0
  34 0004 0022     		movs	r2, #0
 205:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR |= (uint32_t)0x00000001;
  35              		.loc 1 205 0
  36 0006 41F00101 		orr	r1, r1, #1
  37 000a 1960     		str	r1, [r3, #0]
  38              		.loc 1 208 0
  39 000c 9A60     		str	r2, [r3, #8]
 209:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 210:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset HSEON, CSSON and PLLON bits */
 211:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  40              		.loc 1 211 0
  41 000e 1968     		ldr	r1, [r3, #0]
  42 0010 21F08471 		bic	r1, r1, #17301504
  43 0014 21F48031 		bic	r1, r1, #65536
  44 0018 1960     		str	r1, [r3, #0]
 212:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 213:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset PLLCFGR register */
 214:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLCFGR = 0x24003010;
  45              		.loc 1 214 0
  46 001a 0549     		ldr	r1, .L2+4
  47 001c 5960     		str	r1, [r3, #4]
 215:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 216:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset HSEBYP bit */
 217:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  48              		.loc 1 217 0
  49 001e 1968     		ldr	r1, [r3, #0]
  50 0020 21F48021 		bic	r1, r1, #262144
  51 0024 1960     		str	r1, [r3, #0]
 218:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 219:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Disable all interrupts */
 220:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CIR = 0x00000000;
  52              		.loc 1 220 0
  53 0026 DA60     		str	r2, [r3, #12]
  54 0028 7047     		bx	lr
  55              	.L3:
  56 002a 00BF     		.align	2
  57              	.L2:
  58 002c 00380240 		.word	1073887232
  59 0030 10300024 		.word	603992080
  60              		.cfi_endproc
  61              	.LFE110:
  63              		.section	.text.RCC_HSEConfig,"ax",%progbits
  64              		.align	2
  65              		.global	RCC_HSEConfig
  66              		.thumb
  67              		.thumb_func
  69              	RCC_HSEConfig:
  70              	.LFB111:
 221:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 222:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 223:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 224:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the External High Speed oscillator (HSE).
 225:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application
 226:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         software should wait on HSERDY flag to be set indicating that HSE clock
 227:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is stable and can be used to clock the PLL and/or system clock.
 228:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   HSE state can not be changed if it is used directly or through the
 229:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PLL as system clock. In this case, you have to select another source
 230:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of the system clock then change the HSE state (ex. disable it).
 231:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The HSE is stopped by hardware when entering STOP and STANDBY modes.  
 232:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function reset the CSSON bit, so if the Clock security system(CSS)
 233:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         was previously enabled you have to enable it again after calling this
 234:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         function.    
 235:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_HSE: specifies the new state of the HSE.
 236:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 237:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_OFF: turn OFF the HSE oscillator, HSERDY flag goes low after
 238:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                              6 HSE oscillator clock cycles.
 239:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_ON: turn ON the HSE oscillator
 240:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
 241:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 242:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 243:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_HSEConfig(uint8_t RCC_HSE)
 244:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
  71              		.loc 1 244 0
  72              		.cfi_startproc
  73              		@ args = 0, pretend = 0, frame = 0
  74              		@ frame_needed = 0, uses_anonymous_args = 0
  75              		@ link register save eliminated.
  76              	.LVL0:
 245:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 246:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_HSE(RCC_HSE));
 247:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 248:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
 249:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
  77              		.loc 1 249 0
  78 0000 024B     		ldr	r3, .L5
  79 0002 0022     		movs	r2, #0
  80 0004 1A70     		strb	r2, [r3, #0]
 250:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 251:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set the new HSE configuration -------------------------------------------*/
 252:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
  81              		.loc 1 252 0
  82 0006 1870     		strb	r0, [r3, #0]
  83 0008 7047     		bx	lr
  84              	.L6:
  85 000a 00BF     		.align	2
  86              	.L5:
  87 000c 02380240 		.word	1073887234
  88              		.cfi_endproc
  89              	.LFE111:
  91              		.section	.text.RCC_WaitForHSEStartUp,"ax",%progbits
  92              		.align	2
  93              		.global	RCC_WaitForHSEStartUp
  94              		.thumb
  95              		.thumb_func
  97              	RCC_WaitForHSEStartUp:
  98              	.LFB112:
 253:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 254:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 255:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 256:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Waits for HSE start-up.
 257:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This functions waits on HSERDY flag to be set and return SUCCESS if 
 258:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         this flag is set, otherwise returns ERROR if the timeout is reached 
 259:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         and this flag is not set. The timeout value is defined by the constant
 260:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         HSE_STARTUP_TIMEOUT in stm32f4xx.h file. You can tailor it depending
 261:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         on the HSE crystal used in your application. 
 262:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
 263:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval An ErrorStatus enumeration value:
 264:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          - SUCCESS: HSE oscillator is stable and ready to use
 265:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          - ERROR: HSE oscillator not yet ready
 266:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 267:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** ErrorStatus RCC_WaitForHSEStartUp(void)
 268:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
  99              		.loc 1 268 0
 100              		.cfi_startproc
 101              		@ args = 0, pretend = 0, frame = 8
 102              		@ frame_needed = 0, uses_anonymous_args = 0
 103              		@ link register save eliminated.
 104 0000 82B0     		sub	sp, sp, #8
 105              	.LCFI0:
 106              		.cfi_def_cfa_offset 8
 107              	.LBB6:
 108              	.LBB7:
 269:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   __IO uint32_t startupcounter = 0;
 270:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ErrorStatus status = ERROR;
 271:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   FlagStatus hsestatus = RESET;
 272:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 273:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   do
 274:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 275:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 276:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     startupcounter++;
 277:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 278:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 279:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 280:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 281:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     status = SUCCESS;
 282:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 283:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
 284:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 285:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     status = ERROR;
 286:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 287:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return (status);
 288:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 289:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 290:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 291:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Adjusts the Internal High Speed oscillator (HSI) calibration value.
 292:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The calibration is used to compensate for the variations in voltage
 293:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         and temperature that influence the frequency of the internal HSI RC.
 294:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  HSICalibrationValue: specifies the calibration trimming value.
 295:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number between 0 and 0x1F.
 296:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 297:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 298:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
 299:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 300:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 301:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 302:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
 303:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 304:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CR;
 305:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 306:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear HSITRIM[4:0] bits */
 307:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CR_HSITRIM;
 308:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 309:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
 310:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= (uint32_t)HSICalibrationValue << 3;
 311:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 312:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 313:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR = tmpreg;
 314:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 315:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 316:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 317:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Internal High Speed oscillator (HSI).
 318:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The HSI is stopped by hardware when entering STOP and STANDBY modes.
 319:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         It is used (enabled by hardware) as system clock source after startup
 320:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         from Reset, wakeup from STOP and STANDBY mode, or in case of failure
 321:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of the HSE used directly or indirectly as system clock (if the Clock
 322:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         Security System CSS is enabled).             
 323:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   HSI can not be stopped if it is used as system clock source. In this case,
 324:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         you have to select another source of the system clock then stop the HSI.  
 325:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the HSI, the application software should wait on HSIRDY
 326:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         flag to be set indicating that HSI clock is stable and can be used as
 327:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         system clock source.  
 328:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the HSI.
 329:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
 330:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
 331:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         clock cycles.  
 332:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 333:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 334:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_HSICmd(FunctionalState NewState)
 335:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 336:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 337:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 338:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 339:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 340:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 341:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 342:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 343:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the External Low Speed oscillator (LSE).
 344:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   As the LSE is in the Backup domain and write access is denied to
 345:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         this domain after reset, you have to enable write access using 
 346:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PWR_BackupAccessCmd(ENABLE) function before to configure the LSE
 347:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         (to be done once after reset).  
 348:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the LSE (RCC_LSE_ON or RCC_LSE_Bypass), the application
 349:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         software should wait on LSERDY flag to be set indicating that LSE clock
 350:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is stable and can be used to clock the RTC.
 351:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_LSE: specifies the new state of the LSE.
 352:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 353:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_OFF: turn OFF the LSE oscillator, LSERDY flag goes low after
 354:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                              6 LSE oscillator clock cycles.
 355:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_ON: turn ON the LSE oscillator
 356:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
 357:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 358:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 359:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_LSEConfig(uint8_t RCC_LSE)
 360:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 361:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 362:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_LSE(RCC_LSE));
 363:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 364:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
 365:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset LSEON bit */
 366:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 367:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 368:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset LSEBYP bit */
 369:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 370:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 371:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
 372:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   switch (RCC_LSE)
 373:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 374:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case RCC_LSE_ON:
 375:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* Set LSEON bit */
 376:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 377:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 378:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case RCC_LSE_Bypass:
 379:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* Set LSEBYP and LSEON bits */
 380:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 381:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 382:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     default:
 383:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 384:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 385:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 386:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 387:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 388:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Internal Low Speed oscillator (LSI).
 389:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the LSI, the application software should wait on 
 390:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         LSIRDY flag to be set indicating that LSI clock is stable and can
 391:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         be used to clock the IWDG and/or the RTC.
 392:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   LSI can not be disabled if the IWDG is running.  
 393:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the LSI.
 394:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
 395:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
 396:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         clock cycles. 
 397:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 398:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 399:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_LSICmd(FunctionalState NewState)
 400:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 401:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 402:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 403:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 404:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 405:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 406:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 407:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 408:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the main PLL clock source, multiplication and division factors.
 409:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the main PLL is disabled.
 410:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 411:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_PLLSource: specifies the PLL entry clock source.
 412:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 413:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSource_HSI: HSI oscillator clock selected as PLL clock entry
 414:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSource_HSE: HSE oscillator clock selected as PLL clock entry
 415:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This clock source (RCC_PLLSource) is common for the main PLL and PLLI2S.  
 416:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 417:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLM: specifies the division factor for PLL VCO input clock
 418:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 0 and 63.
 419:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLM parameter correctly to ensure that the VCO input
 420:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
 421:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of 2 MHz to limit PLL jitter.
 422:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 423:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLN: specifies the multiplication factor for PLL VCO output clock
 424:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 192 and 432.
 425:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLN parameter correctly to ensure that the VCO
 426:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 192 and 432 MHz.
 427:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 428:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLP: specifies the division factor for main system clock (SYSCLK)
 429:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number in the range {2, 4, 6, or 8}.
 430:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLP parameter correctly to not exceed 168 MHz on
 431:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the System clock frequency.
 432:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 433:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLQ: specifies the division factor for OTG FS, SDIO and RNG clocks
 434:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 4 and 15.
 435:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   If the USB OTG FS is used in your application, you have to set the
 436:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PLLQ parameter correctly to have 48 MHz clock for the USB. However,
 437:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the SDIO and RNG need a frequency lower than or equal to 48 MHz to work
 438:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         correctly.
 439:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 440:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 441:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 442:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PL
 443:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 444:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 445:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
 446:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLM_VALUE(PLLM));
 447:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLN_VALUE(PLLN));
 448:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLP_VALUE(PLLP));
 449:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLQ_VALUE(PLLQ));
 450:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 451:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 452:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                  (PLLQ << 24);
 453:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 454:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 455:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 456:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the main PLL.
 457:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the main PLL, the application software should wait on 
 458:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PLLRDY flag to be set indicating that PLL clock is stable and can
 459:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         be used as system clock source.
 460:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The main PLL can not be disabled if it is used as system clock source
 461:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
 462:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the main PLL. This parameter can be: ENABLE or DISABLE.
 463:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 464:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 465:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLCmd(FunctionalState NewState)
 466:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 467:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 468:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 469:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 470:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 471:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 472:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 473:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the PLLI2S clock multiplication and division factors.
 474:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 475:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the PLLI2S is disabled.
 476:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PLLI2S clock source is common with the main PLL (configured in 
 477:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_PLLConfig function )  
 478:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             
 479:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SN: specifies the multiplication factor for PLLI2S VCO output clock
 480:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 192 and 432.
 481:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO 
 482:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 192 and 432 MHz.
 483:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
 484:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SR: specifies the division factor for I2S clock
 485:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 7.
 486:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
 487:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         on the I2S clock frequency.
 488:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 489:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 490:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 491:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR)
 492:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 493:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 494:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
 495:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));
 496:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 497:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 498:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 499:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 500:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 501:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the PLLI2S. 
 502:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.  
 503:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the PLLI2S. This parameter can be: ENABLE or DISABLE.
 504:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 505:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 506:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLI2SCmd(FunctionalState NewState)
 507:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 508:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 509:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 510:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 511:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 512:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 513:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 514:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Clock Security System.
 515:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 516:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 517:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 518:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to 
 519:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.  
 520:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the Clock Security System.
 521:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter can be: ENABLE or DISABLE.
 522:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 523:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 524:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
 525:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 526:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 527:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 528:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 529:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 530:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 531:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 532:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Selects the clock source to output on MCO1 pin(PA8).
 533:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PA8 should be configured in alternate function mode.
 534:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO1Source: specifies the clock source to output.
 535:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 536:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_HSI: HSI clock selected as MCO1 source
 537:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_LSE: LSE clock selected as MCO1 source
 538:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_HSE: HSE clock selected as MCO1 source
 539:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_PLLCLK: main PLL clock selected as MCO1 source
 540:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO1Div: specifies the MCO1 prescaler.
 541:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 542:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_1: no division applied to MCO1 clock
 543:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_2: division by 2 applied to MCO1 clock
 544:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_3: division by 3 applied to MCO1 clock
 545:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_4: division by 4 applied to MCO1 clock
 546:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_5: division by 5 applied to MCO1 clock
 547:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 548:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 549:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_MCO1Config(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)
 550:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 551:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 552:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 553:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 554:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
 555:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  
 556:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 557:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 558:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 559:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
 560:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= CFGR_MCO1_RESET_MASK;
 561:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 562:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Select MCO1 clock source and prescaler */
 563:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 564:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 565:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 566:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;  
 567:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 568:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 569:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 570:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Selects the clock source to output on MCO2 pin(PC9).
 571:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PC9 should be configured in alternate function mode.
 572:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO2Source: specifies the clock source to output.
 573:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 574:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_SYSCLK: System clock (SYSCLK) selected as MCO2 source
 575:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_PLLI2SCLK: PLLI2S clock selected as MCO2 source
 576:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_HSE: HSE clock selected as MCO2 source
 577:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_PLLCLK: main PLL clock selected as MCO2 source
 578:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO2Div: specifies the MCO2 prescaler.
 579:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 580:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_1: no division applied to MCO2 clock
 581:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_2: division by 2 applied to MCO2 clock
 582:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_3: division by 3 applied to MCO2 clock
 583:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_4: division by 4 applied to MCO2 clock
 584:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_5: division by 5 applied to MCO2 clock
 585:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 586:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 587:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)
 588:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 589:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 590:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 591:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 592:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
 593:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
 594:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 595:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 596:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 597:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear MCO2 and MCO2PRE[2:0] bits */
 598:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= CFGR_MCO2_RESET_MASK;
 599:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 600:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Select MCO2 clock source and prescaler */
 601:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 602:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 603:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 604:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;  
 605:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 606:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 607:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 608:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @}
 609:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 610:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 611:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group2 System AHB and APB busses clocks configuration functions
 612:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   System, AHB and APB busses clocks configuration functions
 613:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
 614:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
 615:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
 616:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****              System, AHB and APB busses clocks configuration functions
 617:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
 618:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 619:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   This section provide functions allowing to configure the System, AHB, APB1 and 
 620:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   APB2 busses clocks.
 621:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 622:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   1. Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 623:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      HSE and PLL.
 624:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      The AHB clock (HCLK) is derived from System clock through configurable prescaler
 625:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      and used to clock the CPU, memory and peripherals mapped on AHB bus (DMA, GPIO...).
 626:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      APB1 (PCLK1) and APB2 (PCLK2) clocks are derived from AHB clock through 
 627:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      configurable prescalers and used to clock the peripherals mapped on these busses.
 628:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      You can use "RCC_GetClocksFreq()" function to retrieve the frequencies of these clocks.  
 629:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 630:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @note All the peripheral clocks are derived from the System clock (SYSCLK) except:
 631:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        - I2S: the I2S clock can be derived either from a specific PLL (PLLI2S) or
 632:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           from an external clock mapped on the I2S_CKIN pin. 
 633:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           You have to use RCC_I2SCLKConfig() function to configure this clock. 
 634:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        - RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock
 635:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           divided by 2 to 31. You have to use RCC_RTCCLKConfig() and RCC_RTCCLKCmd()
 636:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           functions to configure this clock. 
 637:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        - USB OTG FS, SDIO and RTC: USB OTG FS require a frequency equal to 48 MHz
 638:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           to work correctly, while the SDIO require a frequency equal or lower than
 639:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           to 48. This clock is derived of the main PLL through PLLQ divider.
 640:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        - IWDG clock which is always the LSI clock.
 641:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        
 642:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   2. The maximum frequency of the SYSCLK and HCLK is 168 MHz, PCLK2 82 MHz and PCLK1 42 MHz.
 643:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      Depending on the device voltage range, the maximum frequency should be 
 644:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      adapted accordingly:
 645:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+     
 646:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  | Latency       |                HCLK clock frequency (MHz)                           |
 647:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               |---------------------------------------------------------------------|     
 648:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | voltage range  | voltage range  | voltage range   | voltage range   |
 649:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
 650:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|           
 651:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |0WS(1CPU cycle)|0 < HCLK <= 30  |0 < HCLK <= 24  |0 < HCLK <= 18   |0 < HCLK <= 16   |
 652:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|   
 653:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |1WS(2CPU cycle)|30 < HCLK <= 60 |24 < HCLK <= 48 |18 < HCLK <= 36  |16 < HCLK <= 32  | 
 654:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|   
 655:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |2WS(3CPU cycle)|60 < HCLK <= 90 |48 < HCLK <= 72 |36 < HCLK <= 54  |32 < HCLK <= 48  |
 656:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 657:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |3WS(4CPU cycle)|90 < HCLK <= 120|72 < HCLK <= 96 |54 < HCLK <= 72  |48 < HCLK <= 64  |
 658:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 659:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |4WS(5CPU cycle)|120< HCLK <= 150|96 < HCLK <= 120|72 < HCLK <= 90  |64 < HCLK <= 80  |
 660:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 661:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |5WS(6CPU cycle)|120< HCLK <= 168|120< HCLK <= 144|90 < HCLK <= 108 |80 < HCLK <= 96  | 
 662:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 663:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |6WS(7CPU cycle)|      NA        |144< HCLK <= 168|108 < HCLK <= 120|96 < HCLK <= 112 | 
 664:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 665:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |7WS(8CPU cycle)|      NA        |      NA        |120 < HCLK <= 138|112 < HCLK <= 120| 
 666:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+    
 667:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****    @note When VOS bit (in PWR_CR register) is reset to '0, the maximum value of HCLK is 144 MHz.
 668:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          You can use PWR_MainRegulatorModeConfig() function to set or reset this bit.
 669:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 670:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
 671:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
 672:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 673:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 674:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 675:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the system clock (SYSCLK).
 676:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 677:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         startup from Reset, wake-up from STOP and STANDBY mode, or in case
 678:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 679:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 680:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 681:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked). 
 682:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 683:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         occur when the clock source will be ready. 
 684:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         You can use RCC_GetSYSCLKSource() function to know which clock is
 685:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         currently used as system clock source. 
 686:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SYSCLKSource: specifies the clock source used as system clock.
 687:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 688:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_HSI:    HSI selected as system clock source
 689:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_HSE:    HSE selected as system clock source
 690:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source
 691:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 692:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 693:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
 694:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 695:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 696:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 697:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 698:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
 699:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 700:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 701:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 702:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear SW[1:0] bits */
 703:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_SW;
 704:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 705:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
 706:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SYSCLKSource;
 707:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 708:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 709:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 710:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 711:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 712:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 713:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Returns the clock source used as system clock.
 714:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
 715:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval The clock source used as system clock. The returned value can be one
 716:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of the following:
 717:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              - 0x00: HSI used as system clock
 718:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              - 0x04: HSE used as system clock
 719:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              - 0x08: PLL used as system clock
 720:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 721:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** uint8_t RCC_GetSYSCLKSource(void)
 722:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 723:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 724:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 725:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 726:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 727:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the AHB clock (HCLK).
 728:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
 729:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         these bits to ensure that HCLK not exceed the maximum allowed frequency
 730:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         (for more details refer to section above
 731:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           "CPU, AHB and APB busses clocks configuration functions")
 732:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SYSCLK: defines the AHB clock divider. This clock is derived from 
 733:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the system clock (SYSCLK).
 734:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 735:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div1: AHB clock = SYSCLK
 736:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div2: AHB clock = SYSCLK/2
 737:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div4: AHB clock = SYSCLK/4
 738:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div8: AHB clock = SYSCLK/8
 739:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div16: AHB clock = SYSCLK/16
 740:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div64: AHB clock = SYSCLK/64
 741:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128
 742:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
 743:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
 744:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 745:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 746:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
 747:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 748:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 749:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 750:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 751:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_HCLK(RCC_SYSCLK));
 752:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 753:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 754:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 755:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear HPRE[3:0] bits */
 756:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_HPRE;
 757:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 758:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
 759:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SYSCLK;
 760:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 761:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 762:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 763:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 764:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 765:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 766:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 767:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the Low Speed APB clock (PCLK1).
 768:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_HCLK: defines the APB1 clock divider. This clock is derived from 
 769:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the AHB clock (HCLK).
 770:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 771:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div1:  APB1 clock = HCLK
 772:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div2:  APB1 clock = HCLK/2
 773:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div4:  APB1 clock = HCLK/4
 774:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div8:  APB1 clock = HCLK/8
 775:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
 776:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 777:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 778:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PCLK1Config(uint32_t RCC_HCLK)
 779:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 780:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 781:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 782:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 783:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 784:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 785:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 786:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 787:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PPRE1[2:0] bits */
 788:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_PPRE1;
 789:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 790:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PPRE1[2:0] bits according to RCC_HCLK value */
 791:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_HCLK;
 792:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 793:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 794:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 795:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 796:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 797:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 798:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the High Speed APB clock (PCLK2).
 799:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_HCLK: defines the APB2 clock divider. This clock is derived from 
 800:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the AHB clock (HCLK).
 801:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 802:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div1:  APB2 clock = HCLK
 803:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div2:  APB2 clock = HCLK/2
 804:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div4:  APB2 clock = HCLK/4
 805:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div8:  APB2 clock = HCLK/8
 806:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
 807:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 808:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 809:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PCLK2Config(uint32_t RCC_HCLK)
 810:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 811:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 812:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 813:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 814:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 815:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 816:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 817:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 818:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PPRE2[2:0] bits */
 819:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_PPRE2;
 820:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 821:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PPRE2[2:0] bits according to RCC_HCLK value */
 822:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_HCLK << 3;
 823:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 824:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 825:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 826:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 827:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 828:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 829:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Returns the frequencies of different on chip clocks; SYSCLK, HCLK, 
 830:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PCLK1 and PCLK2.       
 831:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
 832:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The system frequency computed by this function is not the real 
 833:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined 
 834:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         constant and the selected clock source:
 835:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 836:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
 837:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**) 
 838:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.         
 839:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f4xx.h file (default value
 840:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
 841:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *               in voltage and temperature.
 842:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f4xx.h file (default value
 843:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                25 MHz), user has to ensure that HSE_VALUE is same as the real
 844:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 845:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                have wrong result.
 846:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                
 847:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 848:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         value for HSE crystal.
 849:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 850:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold
 851:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          the clocks frequencies.
 852:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *     
 853:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used by the user application to compute the 
 854:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
 855:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Each time SYSCLK, HCLK, PCLK1 and/or PCLK2 clock changes, this function
 856:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         must be called to update the structure's field. Otherwise, any
 857:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         configuration based on this function will be incorrect.
 858:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
 859:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 860:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 861:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
 862:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 863:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 864:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 865:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 866:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 867:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 868:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   switch (tmp)
 869:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 870:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case 0x00:  /* HSI used as system clock source */
 871:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 872:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 873:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case 0x04:  /* HSE used as system clock  source */
 874:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 875:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 876:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case 0x08:  /* PLL used as system clock  source */
 877:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 878:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
 879:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          SYSCLK = PLL_VCO / PLLP
 880:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          */    
 881:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 882:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 883:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       
 884:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       if (pllsource != 0)
 885:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       {
 886:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         /* HSE used as PLL clock source */
 887:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 888:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       }
 889:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       else
 890:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       {
 891:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         /* HSI used as PLL clock source */
 892:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 893:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       }
 894:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 895:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 896:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 897:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 898:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     default:
 899:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 900:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 901:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 902:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/
 903:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 904:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get HCLK prescaler */
 905:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_HPRE;
 906:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = tmp >> 4;
 907:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 908:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* HCLK clock frequency */
 909:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 910:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 911:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get PCLK1 prescaler */
 912:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 913:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = tmp >> 10;
 914:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 915:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* PCLK1 clock frequency */
 916:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 917:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 918:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get PCLK2 prescaler */
 919:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 920:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = tmp >> 13;
 921:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 922:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* PCLK2 clock frequency */
 923:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 924:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 925:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 926:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 927:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @}
 928:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 929:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 930:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group3 Peripheral clocks configuration functions
 931:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   Peripheral clocks configuration functions 
 932:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
 933:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
 934:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
 935:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                    Peripheral clocks configuration functions
 936:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
 937:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 938:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   This section provide functions allowing to configure the Peripheral clocks. 
 939:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 940:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   1. The RTC clock which is derived from the LSI, LSE or HSE clock divided by 2 to 31.
 941:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      
 942:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   2. After restart from Reset or wakeup from STANDBY, all peripherals are off
 943:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      except internal SRAM, Flash and JTAG. Before to start using a peripheral you
 944:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      have to enable its interface clock. You can do this using RCC_AHBPeriphClockCmd()
 945:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      , RCC_APB2PeriphClockCmd() and RCC_APB1PeriphClockCmd() functions.
 946:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 947:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   3. To reset the peripherals configuration (to the default state after device reset)
 948:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      you can use RCC_AHBPeriphResetCmd(), RCC_APB2PeriphResetCmd() and 
 949:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      RCC_APB1PeriphResetCmd() functions.
 950:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      
 951:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   4. To further reduce power consumption in SLEEP mode the peripheral clocks can
 952:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      be disabled prior to executing the WFI or WFE instructions. You can do this
 953:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      using RCC_AHBPeriphClockLPModeCmd(), RCC_APB2PeriphClockLPModeCmd() and
 954:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      RCC_APB1PeriphClockLPModeCmd() functions.  
 955:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 956:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
 957:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
 958:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 959:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 960:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 961:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the RTC clock (RTCCLK).
 962:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   As the RTC clock configuration bits are in the Backup domain and write
 963:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         access is denied to this domain after reset, you have to enable write
 964:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         access using PWR_BackupAccessCmd(ENABLE) function before to configure
 965:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the RTC clock source (to be done once after reset).    
 966:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Once the RTC clock is configured it can't be changed unless the  
 967:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         Backup domain is reset using RCC_BackupResetCmd() function, or by
 968:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         a Power On Reset (POR).
 969:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
 970:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_RTCCLKSource: specifies the RTC clock source.
 971:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 972:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_LSE: LSE selected as RTC clock
 973:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
 974:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_HSE_Divx: HSE clock divided by x selected
 975:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                            as RTC clock, where x:[2,31]
 976:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 977:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   If the LSE or LSI is used as RTC clock source, the RTC continues to
 978:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         work in STOP and STANDBY modes, and can be used as wakeup source.
 979:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         However, when the HSE clock is used as RTC clock source, the RTC
 980:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         cannot be used in STOP and STANDBY modes.    
 981:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The maximum input clock frequency for RTC is 1MHz (when using HSE as
 982:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RTC clock source).
 983:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 984:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 985:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 986:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
 987:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 988:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 989:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 990:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 991:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
 992:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 993:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 994:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
 995:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg = RCC->CFGR;
 996:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 997:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Clear RTCPRE[4:0] bits */
 998:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg &= ~RCC_CFGR_RTCPRE;
 999:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1000:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Configure HSE division factor for RTC clock */
1001:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
1002:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1003:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Store the new value */
1004:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->CFGR = tmpreg;
1005:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1006:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
1007:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Select the RTC clock source */
1008:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
1009:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1010:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1011:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1012:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the RTC clock.
1013:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only after the RTC clock source was selected
1014:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using the RCC_RTCCLKConfig function.
1015:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
1016:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1017:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1018:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_RTCCLKCmd(FunctionalState NewState)
1019:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1020:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1021:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1022:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1023:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
1024:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1025:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1026:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1027:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases the Backup domain reset.
1028:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function resets the RTC peripheral (including the backup registers)
1029:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         and the RTC clock source selection in RCC_CSR register.
1030:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The BKPSRAM is not affected by this reset.    
1031:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the Backup domain reset.
1032:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1033:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1034:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1035:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_BackupResetCmd(FunctionalState NewState)
1036:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1037:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1038:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1039:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
1040:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1041:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1042:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1043:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the I2S clock source (I2SCLK).
1044:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the I2S APB clock.
1045:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_I2SCLKSource: specifies the I2S clock source.
1046:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1047:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2S2CLKSource_PLLI2S: PLLI2S clock used as I2S clock source
1048:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin
1049:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                        used as I2S clock source
1050:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1051:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1052:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
1053:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1054:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1055:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));
1056:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1057:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;
1058:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1059:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1060:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1061:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB1 peripheral clock.
1062:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1063:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1064:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it.   
1065:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB1 peripheral to gates its clock.
1066:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1067:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:       GPIOA clock
1068:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:       GPIOB clock 
1069:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:       GPIOC clock
1070:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:       GPIOD clock
1071:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:       GPIOE clock
1072:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:       GPIOF clock
1073:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1074:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1075:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:       GPIOI clock
1076:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:         CRC clock
1077:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_BKPSRAM:     BKPSRAM interface clock
1078:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CCMDATARAMEN CCM data RAM interface clock
1079:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:        DMA1 clock
1080:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:        DMA2 clock
1081:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC:     Ethernet MAC clock
1082:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Tx:  Ethernet Transmission clock
1083:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Rx:  Ethernet Reception clock
1084:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
1085:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:      USB OTG HS clock
1086:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
1087:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1088:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1089:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1090:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1091:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
1092:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1093:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1094:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));
1095:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1096:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1097:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
1098:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1099:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1ENR |= RCC_AHB1Periph;
1100:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1101:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1102:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1103:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1ENR &= ~RCC_AHB1Periph;
1104:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1105:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1106:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1107:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1108:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB2 peripheral clock.
1109:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1110:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1111:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it. 
1112:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB2 peripheral to gates its clock.
1113:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1114:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
1115:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
1116:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
1117:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
1118:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock
1119:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1120:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1121:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1122:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1123:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
1124:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1125:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1126:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
1127:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1128:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1129:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
1130:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1131:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2ENR |= RCC_AHB2Periph;
1132:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1133:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1134:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1135:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2ENR &= ~RCC_AHB2Periph;
1136:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1137:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1138:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1139:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1140:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB3 peripheral clock.
1141:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1142:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1143:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it. 
1144:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB3 peripheral to gates its clock.
1145:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be: RCC_AHB3Periph_FSMC
1146:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1147:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1148:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1149:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1150:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
1151:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1152:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1153:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
1154:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1155:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1156:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
1157:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1158:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3ENR |= RCC_AHB3Periph;
1159:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1160:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1161:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1162:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3ENR &= ~RCC_AHB3Periph;
1163:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1164:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1165:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1166:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1167:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Low Speed APB (APB1) peripheral clock.
1168:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1169:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1170:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it. 
1171:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1172:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1173:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
1174:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
1175:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
1176:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
1177:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
1178:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
1179:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
1180:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
1181:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
1182:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
1183:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
1184:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
1185:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
1186:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
1187:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
1188:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
1189:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
1190:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
1191:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
1192:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
1193:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
1194:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
1195:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
1196:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1197:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1198:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1199:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1200:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1201:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1202:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1203:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
1204:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1205:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1206:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
1207:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1208:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1ENR |= RCC_APB1Periph;
1209:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1210:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1211:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1212:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1ENR &= ~RCC_APB1Periph;
1213:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1214:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1215:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1216:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1217:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the High Speed APB (APB2) peripheral clock.
1218:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1219:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1220:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it.
1221:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
1222:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1223:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
1224:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
1225:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
1226:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
1227:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
1228:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
1229:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
1230:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
1231:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
1232:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
1233:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
1234:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
1235:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
1236:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1237:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1238:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1239:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1240:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1241:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1242:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1243:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1244:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1245:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1246:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
1247:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1248:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2ENR |= RCC_APB2Periph;
1249:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1250:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1251:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1252:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2ENR &= ~RCC_APB2Periph;
1253:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1254:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1255:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1256:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1257:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB1 peripheral reset.
1258:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB1Periph: specifies the AHB1 peripheral to reset.
1259:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1260:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:   GPIOA clock
1261:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:   GPIOB clock 
1262:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:   GPIOC clock
1263:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:   GPIOD clock
1264:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:   GPIOE clock
1265:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:   GPIOF clock
1266:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:   GPIOG clock
1267:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:   GPIOG clock
1268:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:   GPIOI clock
1269:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:     CRC clock
1270:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:    DMA1 clock
1271:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:    DMA2 clock
1272:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock
1273:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:  USB OTG HS clock
1274:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                  
1275:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1276:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1277:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1278:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1279:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
1280:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1281:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1282:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
1283:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1284:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1285:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
1286:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1287:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1RSTR |= RCC_AHB1Periph;
1288:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1289:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1290:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1291:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1RSTR &= ~RCC_AHB1Periph;
1292:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1293:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1294:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1295:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1296:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB2 peripheral reset.
1297:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB2Periph: specifies the AHB2 peripheral to reset.
1298:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1299:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
1300:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
1301:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
1302:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
1303:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock
1304:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1305:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1306:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1307:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1308:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
1309:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1310:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1311:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
1312:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1313:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1314:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
1315:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1316:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2RSTR |= RCC_AHB2Periph;
1317:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1318:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1319:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1320:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2RSTR &= ~RCC_AHB2Periph;
1321:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1322:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1323:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1324:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1325:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB3 peripheral reset.
1326:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB3Periph: specifies the AHB3 peripheral to reset.
1327:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be: RCC_AHB3Periph_FSMC
1328:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1329:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1330:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1331:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1332:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
1333:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1334:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1335:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
1336:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1337:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1338:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
1339:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1340:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3RSTR |= RCC_AHB3Periph;
1341:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1342:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1343:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1344:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3RSTR &= ~RCC_AHB3Periph;
1345:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1346:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1347:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1348:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1349:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases Low Speed APB (APB1) peripheral reset.
1350:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to reset.
1351:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1352:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
1353:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
1354:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
1355:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
1356:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
1357:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
1358:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
1359:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
1360:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
1361:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
1362:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
1363:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
1364:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
1365:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
1366:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
1367:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
1368:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
1369:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
1370:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
1371:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
1372:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
1373:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
1374:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
1375:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1376:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1377:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1378:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1379:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1380:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1381:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1382:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1383:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1384:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
1385:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1386:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1RSTR |= RCC_APB1Periph;
1387:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1388:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1389:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1390:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1RSTR &= ~RCC_APB1Periph;
1391:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1392:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1393:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1394:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1395:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases High Speed APB (APB2) peripheral reset.
1396:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to reset.
1397:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1398:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
1399:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
1400:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
1401:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
1402:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
1403:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
1404:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
1405:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
1406:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
1407:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
1408:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
1409:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
1410:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
1411:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1412:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1413:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1414:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1415:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1416:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1417:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1418:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
1419:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1420:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
1421:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1422:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2RSTR |= RCC_APB2Periph;
1423:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1424:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1425:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1426:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2RSTR &= ~RCC_APB2Periph;
1427:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1428:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1429:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1430:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1431:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode.
1432:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1433:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
1434:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1435:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1436:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB1 peripheral to gates its clock.
1437:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1438:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:       GPIOA clock
1439:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:       GPIOB clock 
1440:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:       GPIOC clock
1441:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:       GPIOD clock
1442:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:       GPIOE clock
1443:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:       GPIOF clock
1444:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1445:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1446:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:       GPIOI clock
1447:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:         CRC clock
1448:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_BKPSRAM:     BKPSRAM interface clock
1449:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:        DMA1 clock
1450:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:        DMA2 clock
1451:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC:     Ethernet MAC clock
1452:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Tx:  Ethernet Transmission clock
1453:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Rx:  Ethernet Reception clock
1454:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
1455:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:      USB OTG HS clock
1456:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
1457:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1458:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1459:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1460:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1461:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
1462:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1463:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1464:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
1465:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1466:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
1467:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1468:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1LPENR |= RCC_AHB1Periph;
1469:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1470:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1471:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1472:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1LPENR &= ~RCC_AHB1Periph;
1473:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1474:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1475:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1476:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1477:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode.
1478:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1479:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           power consumption.
1480:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1481:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1482:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB2 peripheral to gates its clock.
1483:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1484:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
1485:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
1486:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
1487:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
1488:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock  
1489:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1490:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1491:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1492:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1493:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
1494:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1495:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1496:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
1497:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1498:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
1499:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1500:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2LPENR |= RCC_AHB2Periph;
1501:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1502:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1503:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1504:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2LPENR &= ~RCC_AHB2Periph;
1505:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1506:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1507:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1508:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1509:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode.
1510:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1511:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
1512:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1513:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1514:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB3 peripheral to gates its clock.
1515:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be: RCC_AHB3Periph_FSMC
1516:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1517:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1518:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1519:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1520:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
1521:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1522:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1523:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
1524:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1525:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
1526:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1527:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3LPENR |= RCC_AHB3Periph;
1528:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1529:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1530:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1531:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3LPENR &= ~RCC_AHB3Periph;
1532:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1533:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1534:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1535:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1536:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode.
1537:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1538:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
1539:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1540:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1541:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1542:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1543:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
1544:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
1545:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
1546:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
1547:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
1548:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
1549:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
1550:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
1551:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
1552:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
1553:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
1554:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
1555:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
1556:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
1557:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
1558:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
1559:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
1560:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
1561:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
1562:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
1563:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
1564:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
1565:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
1566:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1567:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1568:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1569:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1570:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1571:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1572:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1573:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1574:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1575:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
1576:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1577:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1LPENR |= RCC_APB1Periph;
1578:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1579:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1580:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1581:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1LPENR &= ~RCC_APB1Periph;
1582:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1583:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1584:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1585:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1586:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode.
1587:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1588:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
1589:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1590:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1591:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
1592:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1593:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
1594:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
1595:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
1596:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
1597:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
1598:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
1599:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
1600:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
1601:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
1602:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
1603:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
1604:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
1605:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
1606:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1607:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1608:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1609:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1610:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1611:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1612:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1613:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1614:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1615:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
1616:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1617:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2LPENR |= RCC_APB2Periph;
1618:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1619:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1620:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1621:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2LPENR &= ~RCC_APB2Periph;
1622:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1623:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1624:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1625:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1626:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @}
1627:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1628:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1629:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group4 Interrupts and flags management functions
1630:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   Interrupts and flags management functions 
1631:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
1632:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
1633:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
1634:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                    Interrupts and flags management functions
1635:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
1636:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1637:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
1638:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
1639:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1640:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1641:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1642:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the specified RCC interrupts.
1643:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt sources to be enabled or disabled.
1644:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1645:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
1646:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
1647:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
1648:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
1649:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
1650:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
1651:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified RCC interrupts.
1652:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1653:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1654:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1655:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
1656:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1657:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1658:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_IT(RCC_IT));
1659:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1660:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
1661:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1662:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
1663:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
1664:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1665:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1666:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1667:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
1668:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
1669:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1670:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1671:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1672:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1673:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Checks whether the specified RCC flag is set or not.
1674:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_FLAG: specifies the flag to check.
1675:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1676:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1677:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1678:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PLLRDY: main PLL clock ready
1679:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PLLI2SRDY: PLLI2S clock ready
1680:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1681:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1682:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_BORRST: POR/PDR or BOR reset
1683:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PINRST: Pin reset
1684:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PORRST: POR/PDR reset
1685:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_SFTRST: Software reset
1686:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1687:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1688:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LPWRRST: Low Power reset
1689:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval The new state of RCC_FLAG (SET or RESET).
1690:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1691:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
1692:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1693:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmp = 0;
1694:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t statusreg = 0;
1695:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   FlagStatus bitstatus = RESET;
1696:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1697:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1698:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_FLAG(RCC_FLAG));
1699:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1700:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get the RCC register index */
1701:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC_FLAG >> 5;
1702:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (tmp == 1)               /* The flag to check is in CR register */
1703:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1704:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->CR;
 109              		.loc 1 1704 0
 110 0002 0C4A     		ldr	r2, .L17
 111              	.LBE7:
 112              	.LBE6:
 269:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   __IO uint32_t startupcounter = 0;
 113              		.loc 1 269 0
 114 0004 0023     		movs	r3, #0
 115 0006 0193     		str	r3, [sp, #4]
 116              	.LVL1:
 117              	.L11:
 118              	.LBB9:
 119              	.LBB8:
 120              		.loc 1 1704 0 discriminator 1
 121 0008 1368     		ldr	r3, [r2, #0]
 122              	.LVL2:
1705:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1706:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else if (tmp == 2)          /* The flag to check is in BDCR register */
1707:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1708:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->BDCR;
1709:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1710:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else                       /* The flag to check is in CSR register */
1711:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1712:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->CSR;
1713:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1714:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1715:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get the flag position */
1716:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC_FLAG & FLAG_MASK;
1717:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 123              		.loc 1 1717 0 discriminator 1
 124 000a 9B03     		lsls	r3, r3, #14
 125              	.LVL3:
 126 000c 09D5     		bpl	.L16
 127              	.LVL4:
 128              	.LBE8:
 129              	.LBE9:
 276:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     startupcounter++;
 130              		.loc 1 276 0
 131 000e 019B     		ldr	r3, [sp, #4]
 132 0010 0133     		adds	r3, r3, #1
 133 0012 0193     		str	r3, [sp, #4]
 277:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 134              		.loc 1 277 0
 135 0014 019B     		ldr	r3, [sp, #4]
 136              	.LVL5:
 137              	.L10:
 138              	.LBB10:
 139              	.LBB11:
1704:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->CR;
 140              		.loc 1 1704 0
 141 0016 074B     		ldr	r3, .L17
 142 0018 1868     		ldr	r0, [r3, #0]
 143              	.LVL6:
 144              	.LBE11:
 145              	.LBE10:
 287:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return (status);
 146              		.loc 1 287 0
 147 001a C0F34040 		ubfx	r0, r0, #17, #1
 148              	.LVL7:
 288:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 149              		.loc 1 288 0
 150 001e 02B0     		add	sp, sp, #8
 151 0020 7047     		bx	lr
 152              	.LVL8:
 153              	.L16:
 276:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     startupcounter++;
 154              		.loc 1 276 0
 155 0022 019B     		ldr	r3, [sp, #4]
 156 0024 0133     		adds	r3, r3, #1
 157 0026 0193     		str	r3, [sp, #4]
 277:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 158              		.loc 1 277 0
 159 0028 019B     		ldr	r3, [sp, #4]
 160 002a B3F5A06F 		cmp	r3, #1280
 161 002e EBD1     		bne	.L11
 162 0030 F1E7     		b	.L10
 163              	.L18:
 164 0032 00BF     		.align	2
 165              	.L17:
 166 0034 00380240 		.word	1073887232
 167              		.cfi_endproc
 168              	.LFE112:
 170              		.section	.text.RCC_AdjustHSICalibrationValue,"ax",%progbits
 171              		.align	2
 172              		.global	RCC_AdjustHSICalibrationValue
 173              		.thumb
 174              		.thumb_func
 176              	RCC_AdjustHSICalibrationValue:
 177              	.LFB113:
 299:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 178              		.loc 1 299 0
 179              		.cfi_startproc
 180              		@ args = 0, pretend = 0, frame = 0
 181              		@ frame_needed = 0, uses_anonymous_args = 0
 182              		@ link register save eliminated.
 183              	.LVL9:
 184              	.LVL10:
 304:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CR;
 185              		.loc 1 304 0
 186 0000 034B     		ldr	r3, .L20
 187 0002 1A68     		ldr	r2, [r3, #0]
 188              	.LVL11:
 307:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CR_HSITRIM;
 189              		.loc 1 307 0
 190 0004 22F0F802 		bic	r2, r2, #248
 191              	.LVL12:
 310:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= (uint32_t)HSICalibrationValue << 3;
 192              		.loc 1 310 0
 193 0008 42EAC000 		orr	r0, r2, r0, lsl #3
 194              	.LVL13:
 313:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR = tmpreg;
 195              		.loc 1 313 0
 196 000c 1860     		str	r0, [r3, #0]
 197 000e 7047     		bx	lr
 198              	.L21:
 199              		.align	2
 200              	.L20:
 201 0010 00380240 		.word	1073887232
 202              		.cfi_endproc
 203              	.LFE113:
 205              		.section	.text.RCC_HSICmd,"ax",%progbits
 206              		.align	2
 207              		.global	RCC_HSICmd
 208              		.thumb
 209              		.thumb_func
 211              	RCC_HSICmd:
 212              	.LFB114:
 335:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 213              		.loc 1 335 0
 214              		.cfi_startproc
 215              		@ args = 0, pretend = 0, frame = 0
 216              		@ frame_needed = 0, uses_anonymous_args = 0
 217              		@ link register save eliminated.
 218              	.LVL14:
 339:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 219              		.loc 1 339 0
 220 0000 014B     		ldr	r3, .L23
 221 0002 1860     		str	r0, [r3, #0]
 222 0004 7047     		bx	lr
 223              	.L24:
 224 0006 00BF     		.align	2
 225              	.L23:
 226 0008 00004742 		.word	1111949312
 227              		.cfi_endproc
 228              	.LFE114:
 230              		.section	.text.RCC_LSEConfig,"ax",%progbits
 231              		.align	2
 232              		.global	RCC_LSEConfig
 233              		.thumb
 234              		.thumb_func
 236              	RCC_LSEConfig:
 237              	.LFB115:
 360:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 238              		.loc 1 360 0
 239              		.cfi_startproc
 240              		@ args = 0, pretend = 0, frame = 0
 241              		@ frame_needed = 0, uses_anonymous_args = 0
 242              		@ link register save eliminated.
 243              	.LVL15:
 366:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 244              		.loc 1 366 0
 245 0000 064B     		ldr	r3, .L29
 246 0002 0022     		movs	r2, #0
 247 0004 1A70     		strb	r2, [r3, #0]
 369:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 248              		.loc 1 369 0
 249 0006 1A70     		strb	r2, [r3, #0]
 372:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   switch (RCC_LSE)
 250              		.loc 1 372 0
 251 0008 0128     		cmp	r0, #1
 252 000a 04D0     		beq	.L27
 253 000c 0428     		cmp	r0, #4
 254 000e 01D1     		bne	.L25
 380:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 255              		.loc 1 380 0
 256 0010 0522     		movs	r2, #5
 257 0012 1A70     		strb	r2, [r3, #0]
 258              	.L25:
 259 0014 7047     		bx	lr
 260              	.L27:
 376:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 261              		.loc 1 376 0
 262 0016 1870     		strb	r0, [r3, #0]
 377:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 263              		.loc 1 377 0
 264 0018 7047     		bx	lr
 265              	.L30:
 266 001a 00BF     		.align	2
 267              	.L29:
 268 001c 70380240 		.word	1073887344
 269              		.cfi_endproc
 270              	.LFE115:
 272              		.section	.text.RCC_LSICmd,"ax",%progbits
 273              		.align	2
 274              		.global	RCC_LSICmd
 275              		.thumb
 276              		.thumb_func
 278              	RCC_LSICmd:
 279              	.LFB116:
 400:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 280              		.loc 1 400 0
 281              		.cfi_startproc
 282              		@ args = 0, pretend = 0, frame = 0
 283              		@ frame_needed = 0, uses_anonymous_args = 0
 284              		@ link register save eliminated.
 285              	.LVL16:
 404:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 286              		.loc 1 404 0
 287 0000 014B     		ldr	r3, .L32
 288 0002 1860     		str	r0, [r3, #0]
 289 0004 7047     		bx	lr
 290              	.L33:
 291 0006 00BF     		.align	2
 292              	.L32:
 293 0008 800E4742 		.word	1111953024
 294              		.cfi_endproc
 295              	.LFE116:
 297              		.section	.text.RCC_PLLConfig,"ax",%progbits
 298              		.align	2
 299              		.global	RCC_PLLConfig
 300              		.thumb
 301              		.thumb_func
 303              	RCC_PLLConfig:
 304              	.LFB117:
 443:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 305              		.loc 1 443 0
 306              		.cfi_startproc
 307              		@ args = 4, pretend = 0, frame = 0
 308              		@ frame_needed = 0, uses_anonymous_args = 0
 309              		@ link register save eliminated.
 310              	.LVL17:
 311 0000 10B4     		push	{r4}
 312              	.LCFI1:
 313              		.cfi_def_cfa_offset 4
 314              		.cfi_offset 4, -4
 451:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 315              		.loc 1 451 0
 316 0002 0143     		orrs	r1, r1, r0
 317              	.LVL18:
 318 0004 41EA8212 		orr	r2, r1, r2, lsl #6
 319              	.LVL19:
 320 0008 5B08     		lsrs	r3, r3, #1
 321              	.LVL20:
 322 000a 019C     		ldr	r4, [sp, #4]
 323 000c 42EA0464 		orr	r4, r2, r4, lsl #24
 324 0010 591E     		subs	r1, r3, #1
 325 0012 44EA0141 		orr	r1, r4, r1, lsl #16
 326 0016 024B     		ldr	r3, .L35
 327 0018 5960     		str	r1, [r3, #4]
 453:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 328              		.loc 1 453 0
 329 001a 10BC     		pop	{r4}
 330 001c 7047     		bx	lr
 331              	.L36:
 332 001e 00BF     		.align	2
 333              	.L35:
 334 0020 00380240 		.word	1073887232
 335              		.cfi_endproc
 336              	.LFE117:
 338              		.section	.text.RCC_PLLCmd,"ax",%progbits
 339              		.align	2
 340              		.global	RCC_PLLCmd
 341              		.thumb
 342              		.thumb_func
 344              	RCC_PLLCmd:
 345              	.LFB118:
 466:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 346              		.loc 1 466 0
 347              		.cfi_startproc
 348              		@ args = 0, pretend = 0, frame = 0
 349              		@ frame_needed = 0, uses_anonymous_args = 0
 350              		@ link register save eliminated.
 351              	.LVL21:
 469:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 352              		.loc 1 469 0
 353 0000 014B     		ldr	r3, .L38
 354 0002 1860     		str	r0, [r3, #0]
 355 0004 7047     		bx	lr
 356              	.L39:
 357 0006 00BF     		.align	2
 358              	.L38:
 359 0008 60004742 		.word	1111949408
 360              		.cfi_endproc
 361              	.LFE118:
 363              		.section	.text.RCC_PLLI2SConfig,"ax",%progbits
 364              		.align	2
 365              		.global	RCC_PLLI2SConfig
 366              		.thumb
 367              		.thumb_func
 369              	RCC_PLLI2SConfig:
 370              	.LFB119:
 492:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 371              		.loc 1 492 0
 372              		.cfi_startproc
 373              		@ args = 0, pretend = 0, frame = 0
 374              		@ frame_needed = 0, uses_anonymous_args = 0
 375              		@ link register save eliminated.
 376              	.LVL22:
 497:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 377              		.loc 1 497 0
 378 0000 8001     		lsls	r0, r0, #6
 379              	.LVL23:
 380 0002 40EA0171 		orr	r1, r0, r1, lsl #28
 381              	.LVL24:
 382 0006 024B     		ldr	r3, .L41
 383 0008 C3F88410 		str	r1, [r3, #132]
 384 000c 7047     		bx	lr
 385              	.L42:
 386 000e 00BF     		.align	2
 387              	.L41:
 388 0010 00380240 		.word	1073887232
 389              		.cfi_endproc
 390              	.LFE119:
 392              		.section	.text.RCC_PLLI2SCmd,"ax",%progbits
 393              		.align	2
 394              		.global	RCC_PLLI2SCmd
 395              		.thumb
 396              		.thumb_func
 398              	RCC_PLLI2SCmd:
 399              	.LFB120:
 507:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 400              		.loc 1 507 0
 401              		.cfi_startproc
 402              		@ args = 0, pretend = 0, frame = 0
 403              		@ frame_needed = 0, uses_anonymous_args = 0
 404              		@ link register save eliminated.
 405              	.LVL25:
 510:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 406              		.loc 1 510 0
 407 0000 014B     		ldr	r3, .L44
 408 0002 1860     		str	r0, [r3, #0]
 409 0004 7047     		bx	lr
 410              	.L45:
 411 0006 00BF     		.align	2
 412              	.L44:
 413 0008 68004742 		.word	1111949416
 414              		.cfi_endproc
 415              	.LFE120:
 417              		.section	.text.RCC_ClockSecuritySystemCmd,"ax",%progbits
 418              		.align	2
 419              		.global	RCC_ClockSecuritySystemCmd
 420              		.thumb
 421              		.thumb_func
 423              	RCC_ClockSecuritySystemCmd:
 424              	.LFB121:
 525:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 425              		.loc 1 525 0
 426              		.cfi_startproc
 427              		@ args = 0, pretend = 0, frame = 0
 428              		@ frame_needed = 0, uses_anonymous_args = 0
 429              		@ link register save eliminated.
 430              	.LVL26:
 528:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 431              		.loc 1 528 0
 432 0000 014B     		ldr	r3, .L47
 433 0002 1860     		str	r0, [r3, #0]
 434 0004 7047     		bx	lr
 435              	.L48:
 436 0006 00BF     		.align	2
 437              	.L47:
 438 0008 4C004742 		.word	1111949388
 439              		.cfi_endproc
 440              	.LFE121:
 442              		.section	.text.RCC_MCO1Config,"ax",%progbits
 443              		.align	2
 444              		.global	RCC_MCO1Config
 445              		.thumb
 446              		.thumb_func
 448              	RCC_MCO1Config:
 449              	.LFB122:
 550:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 450              		.loc 1 550 0
 451              		.cfi_startproc
 452              		@ args = 0, pretend = 0, frame = 0
 453              		@ frame_needed = 0, uses_anonymous_args = 0
 454              		@ link register save eliminated.
 455              	.LVL27:
 456              	.LVL28:
 557:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 457              		.loc 1 557 0
 458 0000 034B     		ldr	r3, .L50
 459 0002 9A68     		ldr	r2, [r3, #8]
 460              	.LVL29:
 560:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= CFGR_MCO1_RESET_MASK;
 461              		.loc 1 560 0
 462 0004 22F0EC62 		bic	r2, r2, #123731968
 463              	.LVL30:
 563:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 464              		.loc 1 563 0
 465 0008 1043     		orrs	r0, r0, r2
 466              	.LVL31:
 467 000a 0143     		orrs	r1, r1, r0
 468              	.LVL32:
 566:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;  
 469              		.loc 1 566 0
 470 000c 9960     		str	r1, [r3, #8]
 471 000e 7047     		bx	lr
 472              	.L51:
 473              		.align	2
 474              	.L50:
 475 0010 00380240 		.word	1073887232
 476              		.cfi_endproc
 477              	.LFE122:
 479              		.section	.text.RCC_MCO2Config,"ax",%progbits
 480              		.align	2
 481              		.global	RCC_MCO2Config
 482              		.thumb
 483              		.thumb_func
 485              	RCC_MCO2Config:
 486              	.LFB123:
 588:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 487              		.loc 1 588 0
 488              		.cfi_startproc
 489              		@ args = 0, pretend = 0, frame = 0
 490              		@ frame_needed = 0, uses_anonymous_args = 0
 491              		@ link register save eliminated.
 492              	.LVL33:
 493              	.LVL34:
 595:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 494              		.loc 1 595 0
 495 0000 034B     		ldr	r3, .L53
 496 0002 9A68     		ldr	r2, [r3, #8]
 497              	.LVL35:
 598:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= CFGR_MCO2_RESET_MASK;
 498              		.loc 1 598 0
 499 0004 22F07842 		bic	r2, r2, #-134217728
 500              	.LVL36:
 601:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 501              		.loc 1 601 0
 502 0008 1043     		orrs	r0, r0, r2
 503              	.LVL37:
 504 000a 0143     		orrs	r1, r1, r0
 505              	.LVL38:
 604:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;  
 506              		.loc 1 604 0
 507 000c 9960     		str	r1, [r3, #8]
 508 000e 7047     		bx	lr
 509              	.L54:
 510              		.align	2
 511              	.L53:
 512 0010 00380240 		.word	1073887232
 513              		.cfi_endproc
 514              	.LFE123:
 516              		.section	.text.RCC_SYSCLKConfig,"ax",%progbits
 517              		.align	2
 518              		.global	RCC_SYSCLKConfig
 519              		.thumb
 520              		.thumb_func
 522              	RCC_SYSCLKConfig:
 523              	.LFB124:
 694:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 524              		.loc 1 694 0
 525              		.cfi_startproc
 526              		@ args = 0, pretend = 0, frame = 0
 527              		@ frame_needed = 0, uses_anonymous_args = 0
 528              		@ link register save eliminated.
 529              	.LVL39:
 530              	.LVL40:
 700:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 531              		.loc 1 700 0
 532 0000 034B     		ldr	r3, .L56
 533 0002 9A68     		ldr	r2, [r3, #8]
 534              	.LVL41:
 703:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_SW;
 535              		.loc 1 703 0
 536 0004 22F00302 		bic	r2, r2, #3
 537              	.LVL42:
 706:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SYSCLKSource;
 538              		.loc 1 706 0
 539 0008 1043     		orrs	r0, r0, r2
 540              	.LVL43:
 709:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 541              		.loc 1 709 0
 542 000a 9860     		str	r0, [r3, #8]
 543 000c 7047     		bx	lr
 544              	.L57:
 545 000e 00BF     		.align	2
 546              	.L56:
 547 0010 00380240 		.word	1073887232
 548              		.cfi_endproc
 549              	.LFE124:
 551              		.section	.text.RCC_GetSYSCLKSource,"ax",%progbits
 552              		.align	2
 553              		.global	RCC_GetSYSCLKSource
 554              		.thumb
 555              		.thumb_func
 557              	RCC_GetSYSCLKSource:
 558              	.LFB125:
 722:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 559              		.loc 1 722 0
 560              		.cfi_startproc
 561              		@ args = 0, pretend = 0, frame = 0
 562              		@ frame_needed = 0, uses_anonymous_args = 0
 563              		@ link register save eliminated.
 723:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 564              		.loc 1 723 0
 565 0000 024B     		ldr	r3, .L59
 566 0002 9868     		ldr	r0, [r3, #8]
 724:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 567              		.loc 1 724 0
 568 0004 00F00C00 		and	r0, r0, #12
 569 0008 7047     		bx	lr
 570              	.L60:
 571 000a 00BF     		.align	2
 572              	.L59:
 573 000c 00380240 		.word	1073887232
 574              		.cfi_endproc
 575              	.LFE125:
 577              		.section	.text.RCC_HCLKConfig,"ax",%progbits
 578              		.align	2
 579              		.global	RCC_HCLKConfig
 580              		.thumb
 581              		.thumb_func
 583              	RCC_HCLKConfig:
 584              	.LFB126:
 747:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 585              		.loc 1 747 0
 586              		.cfi_startproc
 587              		@ args = 0, pretend = 0, frame = 0
 588              		@ frame_needed = 0, uses_anonymous_args = 0
 589              		@ link register save eliminated.
 590              	.LVL44:
 591              	.LVL45:
 753:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 592              		.loc 1 753 0
 593 0000 034B     		ldr	r3, .L62
 594 0002 9A68     		ldr	r2, [r3, #8]
 595              	.LVL46:
 756:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_HPRE;
 596              		.loc 1 756 0
 597 0004 22F0F002 		bic	r2, r2, #240
 598              	.LVL47:
 759:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SYSCLK;
 599              		.loc 1 759 0
 600 0008 1043     		orrs	r0, r0, r2
 601              	.LVL48:
 762:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 602              		.loc 1 762 0
 603 000a 9860     		str	r0, [r3, #8]
 604 000c 7047     		bx	lr
 605              	.L63:
 606 000e 00BF     		.align	2
 607              	.L62:
 608 0010 00380240 		.word	1073887232
 609              		.cfi_endproc
 610              	.LFE126:
 612              		.section	.text.RCC_PCLK1Config,"ax",%progbits
 613              		.align	2
 614              		.global	RCC_PCLK1Config
 615              		.thumb
 616              		.thumb_func
 618              	RCC_PCLK1Config:
 619              	.LFB127:
 779:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 620              		.loc 1 779 0
 621              		.cfi_startproc
 622              		@ args = 0, pretend = 0, frame = 0
 623              		@ frame_needed = 0, uses_anonymous_args = 0
 624              		@ link register save eliminated.
 625              	.LVL49:
 626              	.LVL50:
 785:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 627              		.loc 1 785 0
 628 0000 034B     		ldr	r3, .L65
 629 0002 9A68     		ldr	r2, [r3, #8]
 630              	.LVL51:
 788:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_PPRE1;
 631              		.loc 1 788 0
 632 0004 22F4E052 		bic	r2, r2, #7168
 633              	.LVL52:
 791:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_HCLK;
 634              		.loc 1 791 0
 635 0008 1043     		orrs	r0, r0, r2
 636              	.LVL53:
 794:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 637              		.loc 1 794 0
 638 000a 9860     		str	r0, [r3, #8]
 639 000c 7047     		bx	lr
 640              	.L66:
 641 000e 00BF     		.align	2
 642              	.L65:
 643 0010 00380240 		.word	1073887232
 644              		.cfi_endproc
 645              	.LFE127:
 647              		.section	.text.RCC_PCLK2Config,"ax",%progbits
 648              		.align	2
 649              		.global	RCC_PCLK2Config
 650              		.thumb
 651              		.thumb_func
 653              	RCC_PCLK2Config:
 654              	.LFB128:
 810:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 655              		.loc 1 810 0
 656              		.cfi_startproc
 657              		@ args = 0, pretend = 0, frame = 0
 658              		@ frame_needed = 0, uses_anonymous_args = 0
 659              		@ link register save eliminated.
 660              	.LVL54:
 661              	.LVL55:
 816:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 662              		.loc 1 816 0
 663 0000 034B     		ldr	r3, .L68
 664 0002 9A68     		ldr	r2, [r3, #8]
 665              	.LVL56:
 819:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_PPRE2;
 666              		.loc 1 819 0
 667 0004 22F46042 		bic	r2, r2, #57344
 668              	.LVL57:
 822:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_HCLK << 3;
 669              		.loc 1 822 0
 670 0008 42EAC000 		orr	r0, r2, r0, lsl #3
 671              	.LVL58:
 825:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 672              		.loc 1 825 0
 673 000c 9860     		str	r0, [r3, #8]
 674 000e 7047     		bx	lr
 675              	.L69:
 676              		.align	2
 677              	.L68:
 678 0010 00380240 		.word	1073887232
 679              		.cfi_endproc
 680              	.LFE128:
 682              		.section	.text.RCC_GetClocksFreq,"ax",%progbits
 683              		.align	2
 684              		.global	RCC_GetClocksFreq
 685              		.thumb
 686              		.thumb_func
 688              	RCC_GetClocksFreq:
 689              	.LFB129:
 862:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 690              		.loc 1 862 0
 691              		.cfi_startproc
 692              		@ args = 0, pretend = 0, frame = 0
 693              		@ frame_needed = 0, uses_anonymous_args = 0
 694              		@ link register save eliminated.
 695              	.LVL59:
 696 0000 10B4     		push	{r4}
 697              	.LCFI2:
 698              		.cfi_def_cfa_offset 4
 699              		.cfi_offset 4, -4
 700              	.LVL60:
 866:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 701              		.loc 1 866 0
 702 0002 1F4A     		ldr	r2, .L79
 703 0004 9368     		ldr	r3, [r2, #8]
 704              	.LVL61:
 705 0006 03F00C03 		and	r3, r3, #12
 706              	.LVL62:
 868:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   switch (tmp)
 707              		.loc 1 868 0
 708 000a 042B     		cmp	r3, #4
 709 000c 1CD0     		beq	.L73
 710 000e 082B     		cmp	r3, #8
 711 0010 1DD0     		beq	.L74
 899:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 712              		.loc 1 899 0
 713 0012 1C4B     		ldr	r3, .L79+4
 714              	.LVL63:
 715 0014 0360     		str	r3, [r0, #0]
 716              	.LVL64:
 717              	.L75:
 905:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_HPRE;
 718              		.loc 1 905 0
 719 0016 1A49     		ldr	r1, .L79
 907:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 720              		.loc 1 907 0
 721 0018 1B4A     		ldr	r2, .L79+8
 905:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_HPRE;
 722              		.loc 1 905 0
 723 001a 8C68     		ldr	r4, [r1, #8]
 724              	.LVL65:
 906:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = tmp >> 4;
 725              		.loc 1 906 0
 726 001c C4F30314 		ubfx	r4, r4, #4, #4
 727              	.LVL66:
 907:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 728              		.loc 1 907 0
 729 0020 145D     		ldrb	r4, [r2, r4]	@ zero_extendqisi2
 730              	.LVL67:
 909:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 731              		.loc 1 909 0
 732 0022 23FA04F3 		lsr	r3, r3, r4
 733 0026 4360     		str	r3, [r0, #4]
 912:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 734              		.loc 1 912 0
 735 0028 8C68     		ldr	r4, [r1, #8]
 736              	.LVL68:
 913:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = tmp >> 10;
 737              		.loc 1 913 0
 738 002a C4F38224 		ubfx	r4, r4, #10, #3
 739              	.LVL69:
 914:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 740              		.loc 1 914 0
 741 002e 145D     		ldrb	r4, [r2, r4]	@ zero_extendqisi2
 742              	.LVL70:
 916:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 743              		.loc 1 916 0
 744 0030 23FA04F4 		lsr	r4, r3, r4
 745              	.LVL71:
 746 0034 8460     		str	r4, [r0, #8]
 919:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 747              		.loc 1 919 0
 748 0036 8968     		ldr	r1, [r1, #8]
 749              	.LVL72:
 920:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = tmp >> 13;
 750              		.loc 1 920 0
 751 0038 C1F34231 		ubfx	r1, r1, #13, #3
 752              	.LVL73:
 921:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 753              		.loc 1 921 0
 754 003c 525C     		ldrb	r2, [r2, r1]	@ zero_extendqisi2
 755              	.LVL74:
 923:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 756              		.loc 1 923 0
 757 003e 23FA02F3 		lsr	r3, r3, r2
 758 0042 C360     		str	r3, [r0, #12]
 924:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 759              		.loc 1 924 0
 760 0044 10BC     		pop	{r4}
 761 0046 7047     		bx	lr
 762              	.LVL75:
 763              	.L73:
 874:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 764              		.loc 1 874 0
 765 0048 104B     		ldr	r3, .L79+12
 766              	.LVL76:
 767 004a 0360     		str	r3, [r0, #0]
 875:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 768              		.loc 1 875 0
 769 004c E3E7     		b	.L75
 770              	.LVL77:
 771              	.L74:
 881:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 772              		.loc 1 881 0
 773 004e 5468     		ldr	r4, [r2, #4]
 774              	.LVL78:
 882:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 775              		.loc 1 882 0
 776 0050 5168     		ldr	r1, [r2, #4]
 777 0052 01F03F01 		and	r1, r1, #63
 778              	.LVL79:
 887:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 779              		.loc 1 887 0
 780 0056 5268     		ldr	r2, [r2, #4]
 781 0058 C2F38812 		ubfx	r2, r2, #6, #9
 884:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       if (pllsource != 0)
 782              		.loc 1 884 0
 783 005c 6402     		lsls	r4, r4, #9
 784              	.LVL80:
 887:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 785              		.loc 1 887 0
 786 005e 4CBF     		ite	mi
 787 0060 0A4B     		ldrmi	r3, .L79+12
 788              	.LVL81:
 892:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 789              		.loc 1 892 0
 790 0062 084B     		ldrpl	r3, .L79+4
 791 0064 B3FBF1F3 		udiv	r3, r3, r1
 792 0068 03FB02F3 		mul	r3, r3, r2
 793              	.LVL82:
 895:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 794              		.loc 1 895 0
 795 006c 044A     		ldr	r2, .L79
 796 006e 5268     		ldr	r2, [r2, #4]
 797              	.LVL83:
 798 0070 C2F30142 		ubfx	r2, r2, #16, #2
 799              	.LVL84:
 800 0074 0132     		adds	r2, r2, #1
 801 0076 5200     		lsls	r2, r2, #1
 896:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 802              		.loc 1 896 0
 803 0078 B3FBF2F3 		udiv	r3, r3, r2
 804              	.LVL85:
 805 007c 0360     		str	r3, [r0, #0]
 897:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 806              		.loc 1 897 0
 807 007e CAE7     		b	.L75
 808              	.L80:
 809              		.align	2
 810              	.L79:
 811 0080 00380240 		.word	1073887232
 812 0084 0024F400 		.word	16000000
 813 0088 00000000 		.word	.LANCHOR0
 814 008c 40787D01 		.word	25000000
 815              		.cfi_endproc
 816              	.LFE129:
 818              		.section	.text.RCC_RTCCLKConfig,"ax",%progbits
 819              		.align	2
 820              		.global	RCC_RTCCLKConfig
 821              		.thumb
 822              		.thumb_func
 824              	RCC_RTCCLKConfig:
 825              	.LFB130:
 987:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 826              		.loc 1 987 0
 827              		.cfi_startproc
 828              		@ args = 0, pretend = 0, frame = 0
 829              		@ frame_needed = 0, uses_anonymous_args = 0
 830              		@ link register save eliminated.
 831              	.LVL86:
 832              	.LVL87:
 993:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 833              		.loc 1 993 0
 834 0000 00F44073 		and	r3, r0, #768
 835 0004 B3F5407F 		cmp	r3, #768
 836 0008 09D1     		bne	.L82
 995:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg = RCC->CFGR;
 837              		.loc 1 995 0
 838 000a 084B     		ldr	r3, .L83
 839 000c 9968     		ldr	r1, [r3, #8]
 840              	.LVL88:
1001:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 841              		.loc 1 1001 0
 842 000e 20F07042 		bic	r2, r0, #-268435456
 998:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg &= ~RCC_CFGR_RTCPRE;
 843              		.loc 1 998 0
 844 0012 21F4F811 		bic	r1, r1, #2031616
 845              	.LVL89:
1001:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 846              		.loc 1 1001 0
 847 0016 22F44072 		bic	r2, r2, #768
 848 001a 0A43     		orrs	r2, r2, r1
 849              	.LVL90:
1004:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->CFGR = tmpreg;
 850              		.loc 1 1004 0
 851 001c 9A60     		str	r2, [r3, #8]
 852              	.LVL91:
 853              	.L82:
1008:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 854              		.loc 1 1008 0
 855 001e 034B     		ldr	r3, .L83
 856 0020 0005     		lsls	r0, r0, #20
 857              	.LVL92:
 858 0022 1A6F     		ldr	r2, [r3, #112]
 859 0024 000D     		lsrs	r0, r0, #20
 860 0026 1043     		orrs	r0, r0, r2
 861 0028 1867     		str	r0, [r3, #112]
 862 002a 7047     		bx	lr
 863              	.L84:
 864              		.align	2
 865              	.L83:
 866 002c 00380240 		.word	1073887232
 867              		.cfi_endproc
 868              	.LFE130:
 870              		.section	.text.RCC_RTCCLKCmd,"ax",%progbits
 871              		.align	2
 872              		.global	RCC_RTCCLKCmd
 873              		.thumb
 874              		.thumb_func
 876              	RCC_RTCCLKCmd:
 877              	.LFB131:
1019:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 878              		.loc 1 1019 0
 879              		.cfi_startproc
 880              		@ args = 0, pretend = 0, frame = 0
 881              		@ frame_needed = 0, uses_anonymous_args = 0
 882              		@ link register save eliminated.
 883              	.LVL93:
1023:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 884              		.loc 1 1023 0
 885 0000 014B     		ldr	r3, .L86
 886 0002 1860     		str	r0, [r3, #0]
 887 0004 7047     		bx	lr
 888              	.L87:
 889 0006 00BF     		.align	2
 890              	.L86:
 891 0008 3C0E4742 		.word	1111952956
 892              		.cfi_endproc
 893              	.LFE131:
 895              		.section	.text.RCC_BackupResetCmd,"ax",%progbits
 896              		.align	2
 897              		.global	RCC_BackupResetCmd
 898              		.thumb
 899              		.thumb_func
 901              	RCC_BackupResetCmd:
 902              	.LFB132:
1036:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 903              		.loc 1 1036 0
 904              		.cfi_startproc
 905              		@ args = 0, pretend = 0, frame = 0
 906              		@ frame_needed = 0, uses_anonymous_args = 0
 907              		@ link register save eliminated.
 908              	.LVL94:
1039:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 909              		.loc 1 1039 0
 910 0000 014B     		ldr	r3, .L89
 911 0002 1860     		str	r0, [r3, #0]
 912 0004 7047     		bx	lr
 913              	.L90:
 914 0006 00BF     		.align	2
 915              	.L89:
 916 0008 400E4742 		.word	1111952960
 917              		.cfi_endproc
 918              	.LFE132:
 920              		.section	.text.RCC_I2SCLKConfig,"ax",%progbits
 921              		.align	2
 922              		.global	RCC_I2SCLKConfig
 923              		.thumb
 924              		.thumb_func
 926              	RCC_I2SCLKConfig:
 927              	.LFB133:
1053:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 928              		.loc 1 1053 0
 929              		.cfi_startproc
 930              		@ args = 0, pretend = 0, frame = 0
 931              		@ frame_needed = 0, uses_anonymous_args = 0
 932              		@ link register save eliminated.
 933              	.LVL95:
1057:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;
 934              		.loc 1 1057 0
 935 0000 014B     		ldr	r3, .L92
 936 0002 1860     		str	r0, [r3, #0]
 937 0004 7047     		bx	lr
 938              	.L93:
 939 0006 00BF     		.align	2
 940              	.L92:
 941 0008 5C014742 		.word	1111949660
 942              		.cfi_endproc
 943              	.LFE133:
 945              		.section	.text.RCC_AHB1PeriphClockCmd,"ax",%progbits
 946              		.align	2
 947              		.global	RCC_AHB1PeriphClockCmd
 948              		.thumb
 949              		.thumb_func
 951              	RCC_AHB1PeriphClockCmd:
 952              	.LFB134:
1092:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 953              		.loc 1 1092 0
 954              		.cfi_startproc
 955              		@ args = 0, pretend = 0, frame = 0
 956              		@ frame_needed = 0, uses_anonymous_args = 0
 957              		@ link register save eliminated.
 958              	.LVL96:
1099:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1ENR |= RCC_AHB1Periph;
 959              		.loc 1 1099 0
 960 0000 044B     		ldr	r3, .L98
 961 0002 1A6B     		ldr	r2, [r3, #48]
1097:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 962              		.loc 1 1097 0
 963 0004 19B9     		cbnz	r1, .L97
1103:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1ENR &= ~RCC_AHB1Periph;
 964              		.loc 1 1103 0
 965 0006 22EA0000 		bic	r0, r2, r0
 966              	.LVL97:
 967 000a 1863     		str	r0, [r3, #48]
 968 000c 7047     		bx	lr
 969              	.LVL98:
 970              	.L97:
1099:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1ENR |= RCC_AHB1Periph;
 971              		.loc 1 1099 0
 972 000e 1043     		orrs	r0, r0, r2
 973              	.LVL99:
 974 0010 1863     		str	r0, [r3, #48]
 975 0012 7047     		bx	lr
 976              	.L99:
 977              		.align	2
 978              	.L98:
 979 0014 00380240 		.word	1073887232
 980              		.cfi_endproc
 981              	.LFE134:
 983              		.section	.text.RCC_AHB2PeriphClockCmd,"ax",%progbits
 984              		.align	2
 985              		.global	RCC_AHB2PeriphClockCmd
 986              		.thumb
 987              		.thumb_func
 989              	RCC_AHB2PeriphClockCmd:
 990              	.LFB135:
1124:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 991              		.loc 1 1124 0
 992              		.cfi_startproc
 993              		@ args = 0, pretend = 0, frame = 0
 994              		@ frame_needed = 0, uses_anonymous_args = 0
 995              		@ link register save eliminated.
 996              	.LVL100:
1131:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2ENR |= RCC_AHB2Periph;
 997              		.loc 1 1131 0
 998 0000 044B     		ldr	r3, .L104
 999 0002 5A6B     		ldr	r2, [r3, #52]
1129:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1000              		.loc 1 1129 0
 1001 0004 19B9     		cbnz	r1, .L103
1135:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2ENR &= ~RCC_AHB2Periph;
 1002              		.loc 1 1135 0
 1003 0006 22EA0000 		bic	r0, r2, r0
 1004              	.LVL101:
 1005 000a 5863     		str	r0, [r3, #52]
 1006 000c 7047     		bx	lr
 1007              	.LVL102:
 1008              	.L103:
1131:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2ENR |= RCC_AHB2Periph;
 1009              		.loc 1 1131 0
 1010 000e 1043     		orrs	r0, r0, r2
 1011              	.LVL103:
 1012 0010 5863     		str	r0, [r3, #52]
 1013 0012 7047     		bx	lr
 1014              	.L105:
 1015              		.align	2
 1016              	.L104:
 1017 0014 00380240 		.word	1073887232
 1018              		.cfi_endproc
 1019              	.LFE135:
 1021              		.section	.text.RCC_AHB3PeriphClockCmd,"ax",%progbits
 1022              		.align	2
 1023              		.global	RCC_AHB3PeriphClockCmd
 1024              		.thumb
 1025              		.thumb_func
 1027              	RCC_AHB3PeriphClockCmd:
 1028              	.LFB136:
1151:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1029              		.loc 1 1151 0
 1030              		.cfi_startproc
 1031              		@ args = 0, pretend = 0, frame = 0
 1032              		@ frame_needed = 0, uses_anonymous_args = 0
 1033              		@ link register save eliminated.
 1034              	.LVL104:
1158:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3ENR |= RCC_AHB3Periph;
 1035              		.loc 1 1158 0
 1036 0000 044B     		ldr	r3, .L110
 1037 0002 9A6B     		ldr	r2, [r3, #56]
1156:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1038              		.loc 1 1156 0
 1039 0004 19B9     		cbnz	r1, .L109
1162:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3ENR &= ~RCC_AHB3Periph;
 1040              		.loc 1 1162 0
 1041 0006 22EA0000 		bic	r0, r2, r0
 1042              	.LVL105:
 1043 000a 9863     		str	r0, [r3, #56]
 1044 000c 7047     		bx	lr
 1045              	.LVL106:
 1046              	.L109:
1158:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3ENR |= RCC_AHB3Periph;
 1047              		.loc 1 1158 0
 1048 000e 1043     		orrs	r0, r0, r2
 1049              	.LVL107:
 1050 0010 9863     		str	r0, [r3, #56]
 1051 0012 7047     		bx	lr
 1052              	.L111:
 1053              		.align	2
 1054              	.L110:
 1055 0014 00380240 		.word	1073887232
 1056              		.cfi_endproc
 1057              	.LFE136:
 1059              		.section	.text.RCC_APB1PeriphClockCmd,"ax",%progbits
 1060              		.align	2
 1061              		.global	RCC_APB1PeriphClockCmd
 1062              		.thumb
 1063              		.thumb_func
 1065              	RCC_APB1PeriphClockCmd:
 1066              	.LFB137:
1201:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1067              		.loc 1 1201 0
 1068              		.cfi_startproc
 1069              		@ args = 0, pretend = 0, frame = 0
 1070              		@ frame_needed = 0, uses_anonymous_args = 0
 1071              		@ link register save eliminated.
 1072              	.LVL108:
1208:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1ENR |= RCC_APB1Periph;
 1073              		.loc 1 1208 0
 1074 0000 044B     		ldr	r3, .L116
 1075 0002 1A6C     		ldr	r2, [r3, #64]
1206:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1076              		.loc 1 1206 0
 1077 0004 19B9     		cbnz	r1, .L115
1212:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1ENR &= ~RCC_APB1Periph;
 1078              		.loc 1 1212 0
 1079 0006 22EA0000 		bic	r0, r2, r0
 1080              	.LVL109:
 1081 000a 1864     		str	r0, [r3, #64]
 1082 000c 7047     		bx	lr
 1083              	.LVL110:
 1084              	.L115:
1208:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1ENR |= RCC_APB1Periph;
 1085              		.loc 1 1208 0
 1086 000e 1043     		orrs	r0, r0, r2
 1087              	.LVL111:
 1088 0010 1864     		str	r0, [r3, #64]
 1089 0012 7047     		bx	lr
 1090              	.L117:
 1091              		.align	2
 1092              	.L116:
 1093 0014 00380240 		.word	1073887232
 1094              		.cfi_endproc
 1095              	.LFE137:
 1097              		.section	.text.RCC_APB2PeriphClockCmd,"ax",%progbits
 1098              		.align	2
 1099              		.global	RCC_APB2PeriphClockCmd
 1100              		.thumb
 1101              		.thumb_func
 1103              	RCC_APB2PeriphClockCmd:
 1104              	.LFB138:
1241:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1105              		.loc 1 1241 0
 1106              		.cfi_startproc
 1107              		@ args = 0, pretend = 0, frame = 0
 1108              		@ frame_needed = 0, uses_anonymous_args = 0
 1109              		@ link register save eliminated.
 1110              	.LVL112:
1248:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2ENR |= RCC_APB2Periph;
 1111              		.loc 1 1248 0
 1112 0000 044B     		ldr	r3, .L122
 1113 0002 5A6C     		ldr	r2, [r3, #68]
1246:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1114              		.loc 1 1246 0
 1115 0004 19B9     		cbnz	r1, .L121
1252:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2ENR &= ~RCC_APB2Periph;
 1116              		.loc 1 1252 0
 1117 0006 22EA0000 		bic	r0, r2, r0
 1118              	.LVL113:
 1119 000a 5864     		str	r0, [r3, #68]
 1120 000c 7047     		bx	lr
 1121              	.LVL114:
 1122              	.L121:
1248:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2ENR |= RCC_APB2Periph;
 1123              		.loc 1 1248 0
 1124 000e 1043     		orrs	r0, r0, r2
 1125              	.LVL115:
 1126 0010 5864     		str	r0, [r3, #68]
 1127 0012 7047     		bx	lr
 1128              	.L123:
 1129              		.align	2
 1130              	.L122:
 1131 0014 00380240 		.word	1073887232
 1132              		.cfi_endproc
 1133              	.LFE138:
 1135              		.section	.text.RCC_AHB1PeriphResetCmd,"ax",%progbits
 1136              		.align	2
 1137              		.global	RCC_AHB1PeriphResetCmd
 1138              		.thumb
 1139              		.thumb_func
 1141              	RCC_AHB1PeriphResetCmd:
 1142              	.LFB139:
1280:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1143              		.loc 1 1280 0
 1144              		.cfi_startproc
 1145              		@ args = 0, pretend = 0, frame = 0
 1146              		@ frame_needed = 0, uses_anonymous_args = 0
 1147              		@ link register save eliminated.
 1148              	.LVL116:
1287:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1RSTR |= RCC_AHB1Periph;
 1149              		.loc 1 1287 0
 1150 0000 044B     		ldr	r3, .L128
 1151 0002 1A69     		ldr	r2, [r3, #16]
1285:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1152              		.loc 1 1285 0
 1153 0004 19B9     		cbnz	r1, .L127
1291:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 1154              		.loc 1 1291 0
 1155 0006 22EA0000 		bic	r0, r2, r0
 1156              	.LVL117:
 1157 000a 1861     		str	r0, [r3, #16]
 1158 000c 7047     		bx	lr
 1159              	.LVL118:
 1160              	.L127:
1287:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1RSTR |= RCC_AHB1Periph;
 1161              		.loc 1 1287 0
 1162 000e 1043     		orrs	r0, r0, r2
 1163              	.LVL119:
 1164 0010 1861     		str	r0, [r3, #16]
 1165 0012 7047     		bx	lr
 1166              	.L129:
 1167              		.align	2
 1168              	.L128:
 1169 0014 00380240 		.word	1073887232
 1170              		.cfi_endproc
 1171              	.LFE139:
 1173              		.section	.text.RCC_AHB2PeriphResetCmd,"ax",%progbits
 1174              		.align	2
 1175              		.global	RCC_AHB2PeriphResetCmd
 1176              		.thumb
 1177              		.thumb_func
 1179              	RCC_AHB2PeriphResetCmd:
 1180              	.LFB140:
1309:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1181              		.loc 1 1309 0
 1182              		.cfi_startproc
 1183              		@ args = 0, pretend = 0, frame = 0
 1184              		@ frame_needed = 0, uses_anonymous_args = 0
 1185              		@ link register save eliminated.
 1186              	.LVL120:
1316:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2RSTR |= RCC_AHB2Periph;
 1187              		.loc 1 1316 0
 1188 0000 044B     		ldr	r3, .L134
 1189 0002 5A69     		ldr	r2, [r3, #20]
1314:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1190              		.loc 1 1314 0
 1191 0004 19B9     		cbnz	r1, .L133
1320:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 1192              		.loc 1 1320 0
 1193 0006 22EA0000 		bic	r0, r2, r0
 1194              	.LVL121:
 1195 000a 5861     		str	r0, [r3, #20]
 1196 000c 7047     		bx	lr
 1197              	.LVL122:
 1198              	.L133:
1316:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2RSTR |= RCC_AHB2Periph;
 1199              		.loc 1 1316 0
 1200 000e 1043     		orrs	r0, r0, r2
 1201              	.LVL123:
 1202 0010 5861     		str	r0, [r3, #20]
 1203 0012 7047     		bx	lr
 1204              	.L135:
 1205              		.align	2
 1206              	.L134:
 1207 0014 00380240 		.word	1073887232
 1208              		.cfi_endproc
 1209              	.LFE140:
 1211              		.section	.text.RCC_AHB3PeriphResetCmd,"ax",%progbits
 1212              		.align	2
 1213              		.global	RCC_AHB3PeriphResetCmd
 1214              		.thumb
 1215              		.thumb_func
 1217              	RCC_AHB3PeriphResetCmd:
 1218              	.LFB141:
1333:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1219              		.loc 1 1333 0
 1220              		.cfi_startproc
 1221              		@ args = 0, pretend = 0, frame = 0
 1222              		@ frame_needed = 0, uses_anonymous_args = 0
 1223              		@ link register save eliminated.
 1224              	.LVL124:
1340:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3RSTR |= RCC_AHB3Periph;
 1225              		.loc 1 1340 0
 1226 0000 044B     		ldr	r3, .L140
 1227 0002 9A69     		ldr	r2, [r3, #24]
1338:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1228              		.loc 1 1338 0
 1229 0004 19B9     		cbnz	r1, .L139
1344:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 1230              		.loc 1 1344 0
 1231 0006 22EA0000 		bic	r0, r2, r0
 1232              	.LVL125:
 1233 000a 9861     		str	r0, [r3, #24]
 1234 000c 7047     		bx	lr
 1235              	.LVL126:
 1236              	.L139:
1340:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3RSTR |= RCC_AHB3Periph;
 1237              		.loc 1 1340 0
 1238 000e 1043     		orrs	r0, r0, r2
 1239              	.LVL127:
 1240 0010 9861     		str	r0, [r3, #24]
 1241 0012 7047     		bx	lr
 1242              	.L141:
 1243              		.align	2
 1244              	.L140:
 1245 0014 00380240 		.word	1073887232
 1246              		.cfi_endproc
 1247              	.LFE141:
 1249              		.section	.text.RCC_APB1PeriphResetCmd,"ax",%progbits
 1250              		.align	2
 1251              		.global	RCC_APB1PeriphResetCmd
 1252              		.thumb
 1253              		.thumb_func
 1255              	RCC_APB1PeriphResetCmd:
 1256              	.LFB142:
1380:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1257              		.loc 1 1380 0
 1258              		.cfi_startproc
 1259              		@ args = 0, pretend = 0, frame = 0
 1260              		@ frame_needed = 0, uses_anonymous_args = 0
 1261              		@ link register save eliminated.
 1262              	.LVL128:
1386:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1RSTR |= RCC_APB1Periph;
 1263              		.loc 1 1386 0
 1264 0000 044B     		ldr	r3, .L146
 1265 0002 1A6A     		ldr	r2, [r3, #32]
1384:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1266              		.loc 1 1384 0
 1267 0004 19B9     		cbnz	r1, .L145
1390:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1RSTR &= ~RCC_APB1Periph;
 1268              		.loc 1 1390 0
 1269 0006 22EA0000 		bic	r0, r2, r0
 1270              	.LVL129:
 1271 000a 1862     		str	r0, [r3, #32]
 1272 000c 7047     		bx	lr
 1273              	.LVL130:
 1274              	.L145:
1386:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1RSTR |= RCC_APB1Periph;
 1275              		.loc 1 1386 0
 1276 000e 1043     		orrs	r0, r0, r2
 1277              	.LVL131:
 1278 0010 1862     		str	r0, [r3, #32]
 1279 0012 7047     		bx	lr
 1280              	.L147:
 1281              		.align	2
 1282              	.L146:
 1283 0014 00380240 		.word	1073887232
 1284              		.cfi_endproc
 1285              	.LFE142:
 1287              		.section	.text.RCC_APB2PeriphResetCmd,"ax",%progbits
 1288              		.align	2
 1289              		.global	RCC_APB2PeriphResetCmd
 1290              		.thumb
 1291              		.thumb_func
 1293              	RCC_APB2PeriphResetCmd:
 1294              	.LFB143:
1416:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1295              		.loc 1 1416 0
 1296              		.cfi_startproc
 1297              		@ args = 0, pretend = 0, frame = 0
 1298              		@ frame_needed = 0, uses_anonymous_args = 0
 1299              		@ link register save eliminated.
 1300              	.LVL132:
1422:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2RSTR |= RCC_APB2Periph;
 1301              		.loc 1 1422 0
 1302 0000 044B     		ldr	r3, .L152
 1303 0002 5A6A     		ldr	r2, [r3, #36]
1420:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1304              		.loc 1 1420 0
 1305 0004 19B9     		cbnz	r1, .L151
1426:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2RSTR &= ~RCC_APB2Periph;
 1306              		.loc 1 1426 0
 1307 0006 22EA0000 		bic	r0, r2, r0
 1308              	.LVL133:
 1309 000a 5862     		str	r0, [r3, #36]
 1310 000c 7047     		bx	lr
 1311              	.LVL134:
 1312              	.L151:
1422:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2RSTR |= RCC_APB2Periph;
 1313              		.loc 1 1422 0
 1314 000e 1043     		orrs	r0, r0, r2
 1315              	.LVL135:
 1316 0010 5862     		str	r0, [r3, #36]
 1317 0012 7047     		bx	lr
 1318              	.L153:
 1319              		.align	2
 1320              	.L152:
 1321 0014 00380240 		.word	1073887232
 1322              		.cfi_endproc
 1323              	.LFE143:
 1325              		.section	.text.RCC_AHB1PeriphClockLPModeCmd,"ax",%progbits
 1326              		.align	2
 1327              		.global	RCC_AHB1PeriphClockLPModeCmd
 1328              		.thumb
 1329              		.thumb_func
 1331              	RCC_AHB1PeriphClockLPModeCmd:
 1332              	.LFB144:
1462:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1333              		.loc 1 1462 0
 1334              		.cfi_startproc
 1335              		@ args = 0, pretend = 0, frame = 0
 1336              		@ frame_needed = 0, uses_anonymous_args = 0
 1337              		@ link register save eliminated.
 1338              	.LVL136:
1468:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1LPENR |= RCC_AHB1Periph;
 1339              		.loc 1 1468 0
 1340 0000 044B     		ldr	r3, .L158
 1341 0002 1A6D     		ldr	r2, [r3, #80]
1466:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1342              		.loc 1 1466 0
 1343 0004 19B9     		cbnz	r1, .L157
1472:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 1344              		.loc 1 1472 0
 1345 0006 22EA0000 		bic	r0, r2, r0
 1346              	.LVL137:
 1347 000a 1865     		str	r0, [r3, #80]
 1348 000c 7047     		bx	lr
 1349              	.LVL138:
 1350              	.L157:
1468:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1LPENR |= RCC_AHB1Periph;
 1351              		.loc 1 1468 0
 1352 000e 1043     		orrs	r0, r0, r2
 1353              	.LVL139:
 1354 0010 1865     		str	r0, [r3, #80]
 1355 0012 7047     		bx	lr
 1356              	.L159:
 1357              		.align	2
 1358              	.L158:
 1359 0014 00380240 		.word	1073887232
 1360              		.cfi_endproc
 1361              	.LFE144:
 1363              		.section	.text.RCC_AHB2PeriphClockLPModeCmd,"ax",%progbits
 1364              		.align	2
 1365              		.global	RCC_AHB2PeriphClockLPModeCmd
 1366              		.thumb
 1367              		.thumb_func
 1369              	RCC_AHB2PeriphClockLPModeCmd:
 1370              	.LFB145:
1494:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1371              		.loc 1 1494 0
 1372              		.cfi_startproc
 1373              		@ args = 0, pretend = 0, frame = 0
 1374              		@ frame_needed = 0, uses_anonymous_args = 0
 1375              		@ link register save eliminated.
 1376              	.LVL140:
1500:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2LPENR |= RCC_AHB2Periph;
 1377              		.loc 1 1500 0
 1378 0000 044B     		ldr	r3, .L164
 1379 0002 5A6D     		ldr	r2, [r3, #84]
1498:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1380              		.loc 1 1498 0
 1381 0004 19B9     		cbnz	r1, .L163
1504:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 1382              		.loc 1 1504 0
 1383 0006 22EA0000 		bic	r0, r2, r0
 1384              	.LVL141:
 1385 000a 5865     		str	r0, [r3, #84]
 1386 000c 7047     		bx	lr
 1387              	.LVL142:
 1388              	.L163:
1500:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2LPENR |= RCC_AHB2Periph;
 1389              		.loc 1 1500 0
 1390 000e 1043     		orrs	r0, r0, r2
 1391              	.LVL143:
 1392 0010 5865     		str	r0, [r3, #84]
 1393 0012 7047     		bx	lr
 1394              	.L165:
 1395              		.align	2
 1396              	.L164:
 1397 0014 00380240 		.word	1073887232
 1398              		.cfi_endproc
 1399              	.LFE145:
 1401              		.section	.text.RCC_AHB3PeriphClockLPModeCmd,"ax",%progbits
 1402              		.align	2
 1403              		.global	RCC_AHB3PeriphClockLPModeCmd
 1404              		.thumb
 1405              		.thumb_func
 1407              	RCC_AHB3PeriphClockLPModeCmd:
 1408              	.LFB146:
1521:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1409              		.loc 1 1521 0
 1410              		.cfi_startproc
 1411              		@ args = 0, pretend = 0, frame = 0
 1412              		@ frame_needed = 0, uses_anonymous_args = 0
 1413              		@ link register save eliminated.
 1414              	.LVL144:
1527:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3LPENR |= RCC_AHB3Periph;
 1415              		.loc 1 1527 0
 1416 0000 044B     		ldr	r3, .L170
 1417 0002 9A6D     		ldr	r2, [r3, #88]
1525:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1418              		.loc 1 1525 0
 1419 0004 19B9     		cbnz	r1, .L169
1531:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 1420              		.loc 1 1531 0
 1421 0006 22EA0000 		bic	r0, r2, r0
 1422              	.LVL145:
 1423 000a 9865     		str	r0, [r3, #88]
 1424 000c 7047     		bx	lr
 1425              	.LVL146:
 1426              	.L169:
1527:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3LPENR |= RCC_AHB3Periph;
 1427              		.loc 1 1527 0
 1428 000e 1043     		orrs	r0, r0, r2
 1429              	.LVL147:
 1430 0010 9865     		str	r0, [r3, #88]
 1431 0012 7047     		bx	lr
 1432              	.L171:
 1433              		.align	2
 1434              	.L170:
 1435 0014 00380240 		.word	1073887232
 1436              		.cfi_endproc
 1437              	.LFE146:
 1439              		.section	.text.RCC_APB1PeriphClockLPModeCmd,"ax",%progbits
 1440              		.align	2
 1441              		.global	RCC_APB1PeriphClockLPModeCmd
 1442              		.thumb
 1443              		.thumb_func
 1445              	RCC_APB1PeriphClockLPModeCmd:
 1446              	.LFB147:
1571:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1447              		.loc 1 1571 0
 1448              		.cfi_startproc
 1449              		@ args = 0, pretend = 0, frame = 0
 1450              		@ frame_needed = 0, uses_anonymous_args = 0
 1451              		@ link register save eliminated.
 1452              	.LVL148:
1577:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1LPENR |= RCC_APB1Periph;
 1453              		.loc 1 1577 0
 1454 0000 044B     		ldr	r3, .L176
 1455 0002 1A6E     		ldr	r2, [r3, #96]
1575:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1456              		.loc 1 1575 0
 1457 0004 19B9     		cbnz	r1, .L175
1581:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1LPENR &= ~RCC_APB1Periph;
 1458              		.loc 1 1581 0
 1459 0006 22EA0000 		bic	r0, r2, r0
 1460              	.LVL149:
 1461 000a 1866     		str	r0, [r3, #96]
 1462 000c 7047     		bx	lr
 1463              	.LVL150:
 1464              	.L175:
1577:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1LPENR |= RCC_APB1Periph;
 1465              		.loc 1 1577 0
 1466 000e 1043     		orrs	r0, r0, r2
 1467              	.LVL151:
 1468 0010 1866     		str	r0, [r3, #96]
 1469 0012 7047     		bx	lr
 1470              	.L177:
 1471              		.align	2
 1472              	.L176:
 1473 0014 00380240 		.word	1073887232
 1474              		.cfi_endproc
 1475              	.LFE147:
 1477              		.section	.text.RCC_APB2PeriphClockLPModeCmd,"ax",%progbits
 1478              		.align	2
 1479              		.global	RCC_APB2PeriphClockLPModeCmd
 1480              		.thumb
 1481              		.thumb_func
 1483              	RCC_APB2PeriphClockLPModeCmd:
 1484              	.LFB148:
1611:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1485              		.loc 1 1611 0
 1486              		.cfi_startproc
 1487              		@ args = 0, pretend = 0, frame = 0
 1488              		@ frame_needed = 0, uses_anonymous_args = 0
 1489              		@ link register save eliminated.
 1490              	.LVL152:
1617:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2LPENR |= RCC_APB2Periph;
 1491              		.loc 1 1617 0
 1492 0000 044B     		ldr	r3, .L182
 1493 0002 5A6E     		ldr	r2, [r3, #100]
1615:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1494              		.loc 1 1615 0
 1495 0004 19B9     		cbnz	r1, .L181
1621:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2LPENR &= ~RCC_APB2Periph;
 1496              		.loc 1 1621 0
 1497 0006 22EA0000 		bic	r0, r2, r0
 1498              	.LVL153:
 1499 000a 5866     		str	r0, [r3, #100]
 1500 000c 7047     		bx	lr
 1501              	.LVL154:
 1502              	.L181:
1617:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2LPENR |= RCC_APB2Periph;
 1503              		.loc 1 1617 0
 1504 000e 1043     		orrs	r0, r0, r2
 1505              	.LVL155:
 1506 0010 5866     		str	r0, [r3, #100]
 1507 0012 7047     		bx	lr
 1508              	.L183:
 1509              		.align	2
 1510              	.L182:
 1511 0014 00380240 		.word	1073887232
 1512              		.cfi_endproc
 1513              	.LFE148:
 1515              		.section	.text.RCC_ITConfig,"ax",%progbits
 1516              		.align	2
 1517              		.global	RCC_ITConfig
 1518              		.thumb
 1519              		.thumb_func
 1521              	RCC_ITConfig:
 1522              	.LFB149:
1656:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1523              		.loc 1 1656 0
 1524              		.cfi_startproc
 1525              		@ args = 0, pretend = 0, frame = 0
 1526              		@ frame_needed = 0, uses_anonymous_args = 0
 1527              		@ link register save eliminated.
 1528              	.LVL156:
1663:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 1529              		.loc 1 1663 0
 1530 0000 044B     		ldr	r3, .L188
 1531 0002 1A78     		ldrb	r2, [r3, #0]	@ zero_extendqisi2
1660:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1532              		.loc 1 1660 0
 1533 0004 19B9     		cbnz	r1, .L187
1668:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 1534              		.loc 1 1668 0
 1535 0006 22EA0000 		bic	r0, r2, r0
 1536              	.LVL157:
 1537 000a 1870     		strb	r0, [r3, #0]
 1538 000c 7047     		bx	lr
 1539              	.LVL158:
 1540              	.L187:
1663:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 1541              		.loc 1 1663 0
 1542 000e 1043     		orrs	r0, r0, r2
 1543              	.LVL159:
 1544 0010 1870     		strb	r0, [r3, #0]
 1545 0012 7047     		bx	lr
 1546              	.L189:
 1547              		.align	2
 1548              	.L188:
 1549 0014 0D380240 		.word	1073887245
 1550              		.cfi_endproc
 1551              	.LFE149:
 1553              		.section	.text.RCC_GetFlagStatus,"ax",%progbits
 1554              		.align	2
 1555              		.global	RCC_GetFlagStatus
 1556              		.thumb
 1557              		.thumb_func
 1559              	RCC_GetFlagStatus:
 1560              	.LFB150:
1692:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1561              		.loc 1 1692 0
 1562              		.cfi_startproc
 1563              		@ args = 0, pretend = 0, frame = 0
 1564              		@ frame_needed = 0, uses_anonymous_args = 0
 1565              		@ link register save eliminated.
 1566              	.LVL160:
 1567              	.LVL161:
1701:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC_FLAG >> 5;
 1568              		.loc 1 1701 0
 1569 0000 4309     		lsrs	r3, r0, #5
 1570              	.LVL162:
1702:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (tmp == 1)               /* The flag to check is in CR register */
 1571              		.loc 1 1702 0
 1572 0002 012B     		cmp	r3, #1
 1573 0004 0BD0     		beq	.L194
1706:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else if (tmp == 2)          /* The flag to check is in BDCR register */
 1574              		.loc 1 1706 0
 1575 0006 022B     		cmp	r3, #2
1708:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->BDCR;
 1576              		.loc 1 1708 0
 1577 0008 064B     		ldr	r3, .L195
 1578              	.LVL163:
 1579 000a 0CBF     		ite	eq
 1580 000c 1B6F     		ldreq	r3, [r3, #112]
 1581              	.LVL164:
1712:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->CSR;
 1582              		.loc 1 1712 0
 1583 000e 5B6F     		ldrne	r3, [r3, #116]
 1584              	.LVL165:
 1585              	.L192:
 1586              		.loc 1 1717 0
 1587 0010 00F01F00 		and	r0, r0, #31
 1588              	.LVL166:
 1589 0014 23FA00F0 		lsr	r0, r3, r0
1718:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1719:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = SET;
1720:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1721:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1722:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1723:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = RESET;
1724:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1725:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Return the flag status */
1726:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return bitstatus;
1727:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1590              		.loc 1 1727 0
 1591 0018 00F00100 		and	r0, r0, #1
 1592 001c 7047     		bx	lr
 1593              	.LVL167:
 1594              	.L194:
1704:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->CR;
 1595              		.loc 1 1704 0
 1596 001e 014B     		ldr	r3, .L195
 1597              	.LVL168:
 1598 0020 1B68     		ldr	r3, [r3, #0]
 1599              	.LVL169:
 1600 0022 F5E7     		b	.L192
 1601              	.L196:
 1602              		.align	2
 1603              	.L195:
 1604 0024 00380240 		.word	1073887232
 1605              		.cfi_endproc
 1606              	.LFE150:
 1608              		.section	.text.RCC_ClearFlag,"ax",%progbits
 1609              		.align	2
 1610              		.global	RCC_ClearFlag
 1611              		.thumb
 1612              		.thumb_func
 1614              	RCC_ClearFlag:
 1615              	.LFB151:
1728:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1729:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1730:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Clears the RCC reset flags.
1731:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST,  RCC_FLAG_SFTRST,
1732:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
1733:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
1734:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1735:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1736:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ClearFlag(void)
1737:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1616              		.loc 1 1737 0
 1617              		.cfi_startproc
 1618              		@ args = 0, pretend = 0, frame = 0
 1619              		@ frame_needed = 0, uses_anonymous_args = 0
 1620              		@ link register save eliminated.
1738:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set RMVF bit to clear the reset flags */
1739:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CSR |= RCC_CSR_RMVF;
 1621              		.loc 1 1739 0
 1622 0000 024B     		ldr	r3, .L198
 1623 0002 5A6F     		ldr	r2, [r3, #116]
 1624 0004 42F08072 		orr	r2, r2, #16777216
 1625 0008 5A67     		str	r2, [r3, #116]
 1626 000a 7047     		bx	lr
 1627              	.L199:
 1628              		.align	2
 1629              	.L198:
 1630 000c 00380240 		.word	1073887232
 1631              		.cfi_endproc
 1632              	.LFE151:
 1634              		.section	.text.RCC_GetITStatus,"ax",%progbits
 1635              		.align	2
 1636              		.global	RCC_GetITStatus
 1637              		.thumb
 1638              		.thumb_func
 1640              	RCC_GetITStatus:
 1641              	.LFB152:
1740:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1741:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1742:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1743:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Checks whether the specified RCC interrupt has occurred or not.
1744:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt source to check.
1745:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1746:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
1747:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
1748:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
1749:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
1750:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
1751:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
1752:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_CSS: Clock Security System interrupt
1753:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval The new state of RCC_IT (SET or RESET).
1754:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1755:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** ITStatus RCC_GetITStatus(uint8_t RCC_IT)
1756:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1642              		.loc 1 1756 0
 1643              		.cfi_startproc
 1644              		@ args = 0, pretend = 0, frame = 0
 1645              		@ frame_needed = 0, uses_anonymous_args = 0
 1646              		@ link register save eliminated.
 1647              	.LVL170:
 1648              	.LVL171:
1757:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ITStatus bitstatus = RESET;
1758:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1759:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1760:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_GET_IT(RCC_IT));
1761:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1762:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the status of the specified RCC interrupt */
1763:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 1649              		.loc 1 1763 0
 1650 0000 034B     		ldr	r3, .L201
 1651 0002 DB68     		ldr	r3, [r3, #12]
 1652              	.LVL172:
 1653 0004 1842     		tst	r0, r3
1764:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1765:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = SET;
1766:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1767:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1768:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1769:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = RESET;
1770:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1771:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Return the RCC_IT status */
1772:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return  bitstatus;
1773:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1654              		.loc 1 1773 0
 1655 0006 0CBF     		ite	eq
 1656 0008 0020     		moveq	r0, #0
 1657 000a 0120     		movne	r0, #1
 1658              	.LVL173:
 1659 000c 7047     		bx	lr
 1660              	.L202:
 1661 000e 00BF     		.align	2
 1662              	.L201:
 1663 0010 00380240 		.word	1073887232
 1664              		.cfi_endproc
 1665              	.LFE152:
 1667              		.section	.text.RCC_ClearITPendingBit,"ax",%progbits
 1668              		.align	2
 1669              		.global	RCC_ClearITPendingBit
 1670              		.thumb
 1671              		.thumb_func
 1673              	RCC_ClearITPendingBit:
 1674              	.LFB153:
1774:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1775:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1776:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Clears the RCC's interrupt pending bits.
1777:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the interrupt pending bit to clear.
1778:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1779:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
1780:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
1781:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
1782:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
1783:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
1784:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
1785:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_CSS: Clock Security System interrupt
1786:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1787:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1788:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ClearITPendingBit(uint8_t RCC_IT)
1789:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1675              		.loc 1 1789 0
 1676              		.cfi_startproc
 1677              		@ args = 0, pretend = 0, frame = 0
 1678              		@ frame_needed = 0, uses_anonymous_args = 0
 1679              		@ link register save eliminated.
 1680              	.LVL174:
1790:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1791:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_CLEAR_IT(RCC_IT));
1792:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1793:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
1794:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      pending bits */
1795:../../lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 1681              		.loc 1 1795 0
 1682 0000 014B     		ldr	r3, .L204
 1683 0002 1870     		strb	r0, [r3, #0]
 1684 0004 7047     		bx	lr
 1685              	.L205:
 1686 0006 00BF     		.align	2
 1687              	.L204:
 1688 0008 0E380240 		.word	1073887246
 1689              		.cfi_endproc
 1690              	.LFE153:
 1692              		.section	.data.APBAHBPrescTable,"aw",%progbits
 1693              		.align	2
 1694              		.set	.LANCHOR0,. + 0
 1697              	APBAHBPrescTable:
 1698 0000 00       		.byte	0
 1699 0001 00       		.byte	0
 1700 0002 00       		.byte	0
 1701 0003 00       		.byte	0
 1702 0004 01       		.byte	1
 1703 0005 02       		.byte	2
 1704 0006 03       		.byte	3
 1705 0007 04       		.byte	4
 1706 0008 01       		.byte	1
 1707 0009 02       		.byte	2
 1708 000a 03       		.byte	3
 1709 000b 04       		.byte	4
 1710 000c 06       		.byte	6
 1711 000d 07       		.byte	7
 1712 000e 08       		.byte	8
 1713 000f 09       		.byte	9
 1714              		.text
 1715              	.Letext0:
 1716              		.file 2 "c:\\program files (x86)\\codesourcery\\sourcery_codebench_lite_for_arm_eabi\\bin\\../lib/
 1717              		.file 3 "../../lib/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1718              		.file 4 "../../lib/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h"
 1719              		.file 5 "../../lib/CMSIS/Include/core_cm4.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_rcc.c
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:17     .text.RCC_DeInit:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:22     .text.RCC_DeInit:00000000 RCC_DeInit
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:58     .text.RCC_DeInit:0000002c $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:64     .text.RCC_HSEConfig:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:69     .text.RCC_HSEConfig:00000000 RCC_HSEConfig
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:87     .text.RCC_HSEConfig:0000000c $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:92     .text.RCC_WaitForHSEStartUp:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:97     .text.RCC_WaitForHSEStartUp:00000000 RCC_WaitForHSEStartUp
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:166    .text.RCC_WaitForHSEStartUp:00000034 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:171    .text.RCC_AdjustHSICalibrationValue:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:176    .text.RCC_AdjustHSICalibrationValue:00000000 RCC_AdjustHSICalibrationValue
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:201    .text.RCC_AdjustHSICalibrationValue:00000010 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:206    .text.RCC_HSICmd:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:211    .text.RCC_HSICmd:00000000 RCC_HSICmd
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:226    .text.RCC_HSICmd:00000008 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:231    .text.RCC_LSEConfig:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:236    .text.RCC_LSEConfig:00000000 RCC_LSEConfig
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:268    .text.RCC_LSEConfig:0000001c $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:273    .text.RCC_LSICmd:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:278    .text.RCC_LSICmd:00000000 RCC_LSICmd
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:293    .text.RCC_LSICmd:00000008 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:298    .text.RCC_PLLConfig:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:303    .text.RCC_PLLConfig:00000000 RCC_PLLConfig
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:334    .text.RCC_PLLConfig:00000020 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:339    .text.RCC_PLLCmd:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:344    .text.RCC_PLLCmd:00000000 RCC_PLLCmd
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:359    .text.RCC_PLLCmd:00000008 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:364    .text.RCC_PLLI2SConfig:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:369    .text.RCC_PLLI2SConfig:00000000 RCC_PLLI2SConfig
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:388    .text.RCC_PLLI2SConfig:00000010 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:393    .text.RCC_PLLI2SCmd:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:398    .text.RCC_PLLI2SCmd:00000000 RCC_PLLI2SCmd
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:413    .text.RCC_PLLI2SCmd:00000008 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:418    .text.RCC_ClockSecuritySystemCmd:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:423    .text.RCC_ClockSecuritySystemCmd:00000000 RCC_ClockSecuritySystemCmd
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:438    .text.RCC_ClockSecuritySystemCmd:00000008 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:443    .text.RCC_MCO1Config:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:448    .text.RCC_MCO1Config:00000000 RCC_MCO1Config
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:475    .text.RCC_MCO1Config:00000010 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:480    .text.RCC_MCO2Config:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:485    .text.RCC_MCO2Config:00000000 RCC_MCO2Config
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:512    .text.RCC_MCO2Config:00000010 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:517    .text.RCC_SYSCLKConfig:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:522    .text.RCC_SYSCLKConfig:00000000 RCC_SYSCLKConfig
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:547    .text.RCC_SYSCLKConfig:00000010 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:552    .text.RCC_GetSYSCLKSource:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:557    .text.RCC_GetSYSCLKSource:00000000 RCC_GetSYSCLKSource
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:573    .text.RCC_GetSYSCLKSource:0000000c $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:578    .text.RCC_HCLKConfig:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:583    .text.RCC_HCLKConfig:00000000 RCC_HCLKConfig
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:608    .text.RCC_HCLKConfig:00000010 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:613    .text.RCC_PCLK1Config:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:618    .text.RCC_PCLK1Config:00000000 RCC_PCLK1Config
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:643    .text.RCC_PCLK1Config:00000010 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:648    .text.RCC_PCLK2Config:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:653    .text.RCC_PCLK2Config:00000000 RCC_PCLK2Config
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:678    .text.RCC_PCLK2Config:00000010 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:683    .text.RCC_GetClocksFreq:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:688    .text.RCC_GetClocksFreq:00000000 RCC_GetClocksFreq
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:811    .text.RCC_GetClocksFreq:00000080 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:819    .text.RCC_RTCCLKConfig:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:824    .text.RCC_RTCCLKConfig:00000000 RCC_RTCCLKConfig
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:866    .text.RCC_RTCCLKConfig:0000002c $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:871    .text.RCC_RTCCLKCmd:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:876    .text.RCC_RTCCLKCmd:00000000 RCC_RTCCLKCmd
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:891    .text.RCC_RTCCLKCmd:00000008 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:896    .text.RCC_BackupResetCmd:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:901    .text.RCC_BackupResetCmd:00000000 RCC_BackupResetCmd
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:916    .text.RCC_BackupResetCmd:00000008 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:921    .text.RCC_I2SCLKConfig:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:926    .text.RCC_I2SCLKConfig:00000000 RCC_I2SCLKConfig
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:941    .text.RCC_I2SCLKConfig:00000008 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:946    .text.RCC_AHB1PeriphClockCmd:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:951    .text.RCC_AHB1PeriphClockCmd:00000000 RCC_AHB1PeriphClockCmd
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:979    .text.RCC_AHB1PeriphClockCmd:00000014 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:984    .text.RCC_AHB2PeriphClockCmd:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:989    .text.RCC_AHB2PeriphClockCmd:00000000 RCC_AHB2PeriphClockCmd
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1017   .text.RCC_AHB2PeriphClockCmd:00000014 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1022   .text.RCC_AHB3PeriphClockCmd:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1027   .text.RCC_AHB3PeriphClockCmd:00000000 RCC_AHB3PeriphClockCmd
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1055   .text.RCC_AHB3PeriphClockCmd:00000014 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1060   .text.RCC_APB1PeriphClockCmd:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1065   .text.RCC_APB1PeriphClockCmd:00000000 RCC_APB1PeriphClockCmd
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1093   .text.RCC_APB1PeriphClockCmd:00000014 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1098   .text.RCC_APB2PeriphClockCmd:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1103   .text.RCC_APB2PeriphClockCmd:00000000 RCC_APB2PeriphClockCmd
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1131   .text.RCC_APB2PeriphClockCmd:00000014 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1136   .text.RCC_AHB1PeriphResetCmd:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1141   .text.RCC_AHB1PeriphResetCmd:00000000 RCC_AHB1PeriphResetCmd
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1169   .text.RCC_AHB1PeriphResetCmd:00000014 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1174   .text.RCC_AHB2PeriphResetCmd:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1179   .text.RCC_AHB2PeriphResetCmd:00000000 RCC_AHB2PeriphResetCmd
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1207   .text.RCC_AHB2PeriphResetCmd:00000014 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1212   .text.RCC_AHB3PeriphResetCmd:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1217   .text.RCC_AHB3PeriphResetCmd:00000000 RCC_AHB3PeriphResetCmd
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1245   .text.RCC_AHB3PeriphResetCmd:00000014 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1250   .text.RCC_APB1PeriphResetCmd:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1255   .text.RCC_APB1PeriphResetCmd:00000000 RCC_APB1PeriphResetCmd
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1283   .text.RCC_APB1PeriphResetCmd:00000014 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1288   .text.RCC_APB2PeriphResetCmd:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1293   .text.RCC_APB2PeriphResetCmd:00000000 RCC_APB2PeriphResetCmd
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1321   .text.RCC_APB2PeriphResetCmd:00000014 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1326   .text.RCC_AHB1PeriphClockLPModeCmd:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1331   .text.RCC_AHB1PeriphClockLPModeCmd:00000000 RCC_AHB1PeriphClockLPModeCmd
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1359   .text.RCC_AHB1PeriphClockLPModeCmd:00000014 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1364   .text.RCC_AHB2PeriphClockLPModeCmd:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1369   .text.RCC_AHB2PeriphClockLPModeCmd:00000000 RCC_AHB2PeriphClockLPModeCmd
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1397   .text.RCC_AHB2PeriphClockLPModeCmd:00000014 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1402   .text.RCC_AHB3PeriphClockLPModeCmd:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1407   .text.RCC_AHB3PeriphClockLPModeCmd:00000000 RCC_AHB3PeriphClockLPModeCmd
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1435   .text.RCC_AHB3PeriphClockLPModeCmd:00000014 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1440   .text.RCC_APB1PeriphClockLPModeCmd:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1445   .text.RCC_APB1PeriphClockLPModeCmd:00000000 RCC_APB1PeriphClockLPModeCmd
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1473   .text.RCC_APB1PeriphClockLPModeCmd:00000014 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1478   .text.RCC_APB2PeriphClockLPModeCmd:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1483   .text.RCC_APB2PeriphClockLPModeCmd:00000000 RCC_APB2PeriphClockLPModeCmd
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1511   .text.RCC_APB2PeriphClockLPModeCmd:00000014 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1516   .text.RCC_ITConfig:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1521   .text.RCC_ITConfig:00000000 RCC_ITConfig
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1549   .text.RCC_ITConfig:00000014 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1554   .text.RCC_GetFlagStatus:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1559   .text.RCC_GetFlagStatus:00000000 RCC_GetFlagStatus
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1604   .text.RCC_GetFlagStatus:00000024 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1609   .text.RCC_ClearFlag:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1614   .text.RCC_ClearFlag:00000000 RCC_ClearFlag
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1630   .text.RCC_ClearFlag:0000000c $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1635   .text.RCC_GetITStatus:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1640   .text.RCC_GetITStatus:00000000 RCC_GetITStatus
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1663   .text.RCC_GetITStatus:00000010 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1668   .text.RCC_ClearITPendingBit:00000000 $t
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1673   .text.RCC_ClearITPendingBit:00000000 RCC_ClearITPendingBit
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1688   .text.RCC_ClearITPendingBit:00000008 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1693   .data.APBAHBPrescTable:00000000 $d
C:\Users\root\AppData\Local\Temp\ccjAKUiH.s:1697   .data.APBAHBPrescTable:00000000 APBAHBPrescTable
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
