{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544514502974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544514502975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 11 01:48:22 2018 " "Processing started: Tue Dec 11 01:48:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544514502975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514502975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mario_cv_game -c mario_cv_game " "Command: quartus_map --read_settings_files=on --write_settings_files=off mario_cv_game -c mario_cv_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514502975 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1544514503332 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1544514503332 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "final_project.qsys " "Elaborating Platform Designer system entity \"final_project.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514512823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:37 Progress: Loading final_project/final_project.qsys " "2018.12.11.01:48:37 Progress: Loading final_project/final_project.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514517203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:37 Progress: Reading input file " "2018.12.11.01:48:37 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514517582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:37 Progress: Adding clk_0 \[clock_source 18.1\] " "2018.12.11.01:48:37 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514517703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:38 Progress: Parameterizing module clk_0 " "2018.12.11.01:48:38 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514518525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:38 Progress: Adding jtag_game_nios \[altera_avalon_jtag_uart 18.1\] " "2018.12.11.01:48:38 Progress: Adding jtag_game_nios \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514518527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:38 Progress: Parameterizing module jtag_game_nios " "2018.12.11.01:48:38 Progress: Parameterizing module jtag_game_nios" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514518587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:38 Progress: Adding keycode_pio \[altera_avalon_pio 18.1\] " "2018.12.11.01:48:38 Progress: Adding keycode_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514518589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:38 Progress: Parameterizing module keycode_pio " "2018.12.11.01:48:38 Progress: Parameterizing module keycode_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514518617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:38 Progress: Adding master_template_0 \[master_template 1.0\] " "2018.12.11.01:48:38 Progress: Adding master_template_0 \[master_template 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514518618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:40 Progress: Parameterizing module master_template_0 " "2018.12.11.01:48:40 Progress: Parameterizing module master_template_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514520639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:40 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2018.12.11.01:48:40 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514520640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:40 Progress: Parameterizing module nios2_gen2_0 " "2018.12.11.01:48:40 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514520818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:40 Progress: Adding nios2_gen2_1 \[altera_nios2_gen2 18.1\] " "2018.12.11.01:48:40 Progress: Adding nios2_gen2_1 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514520823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:40 Progress: Parameterizing module nios2_gen2_1 " "2018.12.11.01:48:40 Progress: Parameterizing module nios2_gen2_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514520825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:40 Progress: Adding otg_address_pio \[altera_avalon_pio 18.1\] " "2018.12.11.01:48:40 Progress: Adding otg_address_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514520829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:40 Progress: Parameterizing module otg_address_pio " "2018.12.11.01:48:40 Progress: Parameterizing module otg_address_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514520830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:40 Progress: Adding otg_cs_pio \[altera_avalon_pio 18.1\] " "2018.12.11.01:48:40 Progress: Adding otg_cs_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514520831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:40 Progress: Parameterizing module otg_cs_pio " "2018.12.11.01:48:40 Progress: Parameterizing module otg_cs_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514520831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:40 Progress: Adding otg_data_pio \[altera_avalon_pio 18.1\] " "2018.12.11.01:48:40 Progress: Adding otg_data_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514520832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:40 Progress: Parameterizing module otg_data_pio " "2018.12.11.01:48:40 Progress: Parameterizing module otg_data_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514520833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:40 Progress: Adding otg_read_pio \[altera_avalon_pio 18.1\] " "2018.12.11.01:48:40 Progress: Adding otg_read_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514520833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:40 Progress: Parameterizing module otg_read_pio " "2018.12.11.01:48:40 Progress: Parameterizing module otg_read_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514520834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:40 Progress: Adding otg_write_pio \[altera_avalon_pio 18.1\] " "2018.12.11.01:48:40 Progress: Adding otg_write_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514520834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:40 Progress: Parameterizing module otg_write_pio " "2018.12.11.01:48:40 Progress: Parameterizing module otg_write_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514520835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:40 Progress: Adding pll \[altpll 18.1\] " "2018.12.11.01:48:40 Progress: Adding pll \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514520835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:41 Progress: Parameterizing module pll " "2018.12.11.01:48:41 Progress: Parameterizing module pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514521277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:41 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2018.12.11.01:48:41 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514521281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:41 Progress: Parameterizing module sdram " "2018.12.11.01:48:41 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514521311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:41 Progress: Adding sprite_address_pio \[altera_avalon_pio 18.1\] " "2018.12.11.01:48:41 Progress: Adding sprite_address_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514521312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:41 Progress: Parameterizing module sprite_address_pio " "2018.12.11.01:48:41 Progress: Parameterizing module sprite_address_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514521312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:41 Progress: Adding sprite_height_pio \[altera_avalon_pio 18.1\] " "2018.12.11.01:48:41 Progress: Adding sprite_height_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514521313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:41 Progress: Parameterizing module sprite_height_pio " "2018.12.11.01:48:41 Progress: Parameterizing module sprite_height_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514521313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:41 Progress: Adding sprite_id_pio \[altera_avalon_pio 18.1\] " "2018.12.11.01:48:41 Progress: Adding sprite_id_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514521314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:41 Progress: Parameterizing module sprite_id_pio " "2018.12.11.01:48:41 Progress: Parameterizing module sprite_id_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514521315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:41 Progress: Adding sprite_rotate_pio \[altera_avalon_pio 18.1\] " "2018.12.11.01:48:41 Progress: Adding sprite_rotate_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514521316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:41 Progress: Parameterizing module sprite_rotate_pio " "2018.12.11.01:48:41 Progress: Parameterizing module sprite_rotate_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514521316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:41 Progress: Adding sprite_width_pio \[altera_avalon_pio 18.1\] " "2018.12.11.01:48:41 Progress: Adding sprite_width_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514521317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:41 Progress: Parameterizing module sprite_width_pio " "2018.12.11.01:48:41 Progress: Parameterizing module sprite_width_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514521317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:41 Progress: Adding sprite_x_pio \[altera_avalon_pio 18.1\] " "2018.12.11.01:48:41 Progress: Adding sprite_x_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514521320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:41 Progress: Parameterizing module sprite_x_pio " "2018.12.11.01:48:41 Progress: Parameterizing module sprite_x_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514521320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:41 Progress: Adding sprite_y_pio \[altera_avalon_pio 18.1\] " "2018.12.11.01:48:41 Progress: Adding sprite_y_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514521321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:41 Progress: Parameterizing module sprite_y_pio " "2018.12.11.01:48:41 Progress: Parameterizing module sprite_y_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514521321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:41 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\] " "2018.12.11.01:48:41 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514521322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:41 Progress: Parameterizing module sysid " "2018.12.11.01:48:41 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514521342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:41 Progress: Building connections " "2018.12.11.01:48:41 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514521343 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:41 Progress: Parameterizing connections " "2018.12.11.01:48:41 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514521399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:41 Progress: Validating " "2018.12.11.01:48:41 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514521406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.12.11.01:48:42 Progress: Done reading input file " "2018.12.11.01:48:42 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514522370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_project.jtag_game_nios: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Final_project.jtag_game_nios: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514522961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_project.keycode_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Final_project.keycode_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514522961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_project.otg_data_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Final_project.otg_data_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514522962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_project.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Final_project.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514522962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_project.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Final_project.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514522962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_project.sysid: Time stamp will be automatically updated when this component is generated. " "Final_project.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514522962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_project: Generating final_project \"final_project\" for QUARTUS_SYNTH " "Final_project: Generating final_project \"final_project\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514524354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_005.sink0 " "Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_005.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514527011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_002.src5 and cmd_mux_005.sink1 " "Inserting clock-crossing logic between cmd_demux_002.src5 and cmd_mux_005.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514527023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux_001.sink5 " "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux_001.sink5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514527030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_002.sink5 " "Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_002.sink5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514527036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_game_nios: Starting RTL generation for module 'final_project_jtag_game_nios' " "Jtag_game_nios: Starting RTL generation for module 'final_project_jtag_game_nios'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514531959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_game_nios:   Generation command is \[exec /opt/altera/18.1/quartus/linux64/perl/bin/perl -I /opt/altera/18.1/quartus/linux64/perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=final_project_jtag_game_nios --dir=/tmp/alt7876_7048719306014517988.dir/0004_jtag_game_nios_gen/ --quartus_dir=/opt/altera/18.1/quartus --verilog --config=/tmp/alt7876_7048719306014517988.dir/0004_jtag_game_nios_gen//final_project_jtag_game_nios_component_configuration.pl  --do_build_sim=0  \] " "Jtag_game_nios:   Generation command is \[exec /opt/altera/18.1/quartus/linux64/perl/bin/perl -I /opt/altera/18.1/quartus/linux64/perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=final_project_jtag_game_nios --dir=/tmp/alt7876_7048719306014517988.dir/0004_jtag_game_nios_gen/ --quartus_dir=/opt/altera/18.1/quartus --verilog --config=/tmp/alt7876_7048719306014517988.dir/0004_jtag_game_nios_gen//final_project_jtag_game_nios_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514531959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_game_nios: Done RTL generation for module 'final_project_jtag_game_nios' " "Jtag_game_nios: Done RTL generation for module 'final_project_jtag_game_nios'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514532220 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_game_nios: \"final_project\" instantiated altera_avalon_jtag_uart \"jtag_game_nios\" " "Jtag_game_nios: \"final_project\" instantiated altera_avalon_jtag_uart \"jtag_game_nios\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514532229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode_pio: Starting RTL generation for module 'final_project_keycode_pio' " "Keycode_pio: Starting RTL generation for module 'final_project_keycode_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514532231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode_pio:   Generation command is \[exec /opt/altera/18.1/quartus/linux64/perl/bin/perl -I /opt/altera/18.1/quartus/linux64/perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_keycode_pio --dir=/tmp/alt7876_7048719306014517988.dir/0005_keycode_pio_gen/ --quartus_dir=/opt/altera/18.1/quartus --verilog --config=/tmp/alt7876_7048719306014517988.dir/0005_keycode_pio_gen//final_project_keycode_pio_component_configuration.pl  --do_build_sim=0  \] " "Keycode_pio:   Generation command is \[exec /opt/altera/18.1/quartus/linux64/perl/bin/perl -I /opt/altera/18.1/quartus/linux64/perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_keycode_pio --dir=/tmp/alt7876_7048719306014517988.dir/0005_keycode_pio_gen/ --quartus_dir=/opt/altera/18.1/quartus --verilog --config=/tmp/alt7876_7048719306014517988.dir/0005_keycode_pio_gen//final_project_keycode_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514532232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode_pio: Done RTL generation for module 'final_project_keycode_pio' " "Keycode_pio: Done RTL generation for module 'final_project_keycode_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514532374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode_pio: \"final_project\" instantiated altera_avalon_pio \"keycode_pio\" " "Keycode_pio: \"final_project\" instantiated altera_avalon_pio \"keycode_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514532376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_template_0: \"final_project\" instantiated master_template \"master_template_0\" " "Master_template_0: \"final_project\" instantiated master_template \"master_template_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514533947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"final_project\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"final_project\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514534006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_1: \"final_project\" instantiated altera_nios2_gen2 \"nios2_gen2_1\" " "Nios2_gen2_1: \"final_project\" instantiated altera_nios2_gen2 \"nios2_gen2_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514534046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_address_pio: Starting RTL generation for module 'final_project_otg_address_pio' " "Otg_address_pio: Starting RTL generation for module 'final_project_otg_address_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514534048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_address_pio:   Generation command is \[exec /opt/altera/18.1/quartus/linux64/perl/bin/perl -I /opt/altera/18.1/quartus/linux64/perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_otg_address_pio --dir=/tmp/alt7876_7048719306014517988.dir/0007_otg_address_pio_gen/ --quartus_dir=/opt/altera/18.1/quartus --verilog --config=/tmp/alt7876_7048719306014517988.dir/0007_otg_address_pio_gen//final_project_otg_address_pio_component_configuration.pl  --do_build_sim=0  \] " "Otg_address_pio:   Generation command is \[exec /opt/altera/18.1/quartus/linux64/perl/bin/perl -I /opt/altera/18.1/quartus/linux64/perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_otg_address_pio --dir=/tmp/alt7876_7048719306014517988.dir/0007_otg_address_pio_gen/ --quartus_dir=/opt/altera/18.1/quartus --verilog --config=/tmp/alt7876_7048719306014517988.dir/0007_otg_address_pio_gen//final_project_otg_address_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514534048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_address_pio: Done RTL generation for module 'final_project_otg_address_pio' " "Otg_address_pio: Done RTL generation for module 'final_project_otg_address_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514534158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_address_pio: \"final_project\" instantiated altera_avalon_pio \"otg_address_pio\" " "Otg_address_pio: \"final_project\" instantiated altera_avalon_pio \"otg_address_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514534159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_data_pio: Starting RTL generation for module 'final_project_otg_data_pio' " "Otg_data_pio: Starting RTL generation for module 'final_project_otg_data_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514534161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_data_pio:   Generation command is \[exec /opt/altera/18.1/quartus/linux64/perl/bin/perl -I /opt/altera/18.1/quartus/linux64/perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_otg_data_pio --dir=/tmp/alt7876_7048719306014517988.dir/0008_otg_data_pio_gen/ --quartus_dir=/opt/altera/18.1/quartus --verilog --config=/tmp/alt7876_7048719306014517988.dir/0008_otg_data_pio_gen//final_project_otg_data_pio_component_configuration.pl  --do_build_sim=0  \] " "Otg_data_pio:   Generation command is \[exec /opt/altera/18.1/quartus/linux64/perl/bin/perl -I /opt/altera/18.1/quartus/linux64/perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_otg_data_pio --dir=/tmp/alt7876_7048719306014517988.dir/0008_otg_data_pio_gen/ --quartus_dir=/opt/altera/18.1/quartus --verilog --config=/tmp/alt7876_7048719306014517988.dir/0008_otg_data_pio_gen//final_project_otg_data_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514534161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_data_pio: Done RTL generation for module 'final_project_otg_data_pio' " "Otg_data_pio: Done RTL generation for module 'final_project_otg_data_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514534256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_data_pio: \"final_project\" instantiated altera_avalon_pio \"otg_data_pio\" " "Otg_data_pio: \"final_project\" instantiated altera_avalon_pio \"otg_data_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514534257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll: \"final_project\" instantiated altpll \"pll\" " "Pll: \"final_project\" instantiated altpll \"pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514535218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'final_project_sdram' " "Sdram: Starting RTL generation for module 'final_project_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514535222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec /opt/altera/18.1/quartus/linux64/perl/bin/perl -I /opt/altera/18.1/quartus/linux64/perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=final_project_sdram --dir=/tmp/alt7876_7048719306014517988.dir/0011_sdram_gen/ --quartus_dir=/opt/altera/18.1/quartus --verilog --config=/tmp/alt7876_7048719306014517988.dir/0011_sdram_gen//final_project_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec /opt/altera/18.1/quartus/linux64/perl/bin/perl -I /opt/altera/18.1/quartus/linux64/perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=final_project_sdram --dir=/tmp/alt7876_7048719306014517988.dir/0011_sdram_gen/ --quartus_dir=/opt/altera/18.1/quartus --verilog --config=/tmp/alt7876_7048719306014517988.dir/0011_sdram_gen//final_project_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514535222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'final_project_sdram' " "Sdram: Done RTL generation for module 'final_project_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514535454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"final_project\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"final_project\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514535455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_address_pio: Starting RTL generation for module 'final_project_sprite_address_pio' " "Sprite_address_pio: Starting RTL generation for module 'final_project_sprite_address_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514535456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_address_pio:   Generation command is \[exec /opt/altera/18.1/quartus/linux64/perl/bin/perl -I /opt/altera/18.1/quartus/linux64/perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_sprite_address_pio --dir=/tmp/alt7876_7048719306014517988.dir/0012_sprite_address_pio_gen/ --quartus_dir=/opt/altera/18.1/quartus --verilog --config=/tmp/alt7876_7048719306014517988.dir/0012_sprite_address_pio_gen//final_project_sprite_address_pio_component_configuration.pl  --do_build_sim=0  \] " "Sprite_address_pio:   Generation command is \[exec /opt/altera/18.1/quartus/linux64/perl/bin/perl -I /opt/altera/18.1/quartus/linux64/perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_sprite_address_pio --dir=/tmp/alt7876_7048719306014517988.dir/0012_sprite_address_pio_gen/ --quartus_dir=/opt/altera/18.1/quartus --verilog --config=/tmp/alt7876_7048719306014517988.dir/0012_sprite_address_pio_gen//final_project_sprite_address_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514535456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_address_pio: Done RTL generation for module 'final_project_sprite_address_pio' " "Sprite_address_pio: Done RTL generation for module 'final_project_sprite_address_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514535535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_address_pio: \"final_project\" instantiated altera_avalon_pio \"sprite_address_pio\" " "Sprite_address_pio: \"final_project\" instantiated altera_avalon_pio \"sprite_address_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514535536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_height_pio: Starting RTL generation for module 'final_project_sprite_height_pio' " "Sprite_height_pio: Starting RTL generation for module 'final_project_sprite_height_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514535538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_height_pio:   Generation command is \[exec /opt/altera/18.1/quartus/linux64/perl/bin/perl -I /opt/altera/18.1/quartus/linux64/perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_sprite_height_pio --dir=/tmp/alt7876_7048719306014517988.dir/0013_sprite_height_pio_gen/ --quartus_dir=/opt/altera/18.1/quartus --verilog --config=/tmp/alt7876_7048719306014517988.dir/0013_sprite_height_pio_gen//final_project_sprite_height_pio_component_configuration.pl  --do_build_sim=0  \] " "Sprite_height_pio:   Generation command is \[exec /opt/altera/18.1/quartus/linux64/perl/bin/perl -I /opt/altera/18.1/quartus/linux64/perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_sprite_height_pio --dir=/tmp/alt7876_7048719306014517988.dir/0013_sprite_height_pio_gen/ --quartus_dir=/opt/altera/18.1/quartus --verilog --config=/tmp/alt7876_7048719306014517988.dir/0013_sprite_height_pio_gen//final_project_sprite_height_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514535538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_height_pio: Done RTL generation for module 'final_project_sprite_height_pio' " "Sprite_height_pio: Done RTL generation for module 'final_project_sprite_height_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514535627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_height_pio: \"final_project\" instantiated altera_avalon_pio \"sprite_height_pio\" " "Sprite_height_pio: \"final_project\" instantiated altera_avalon_pio \"sprite_height_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514535627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"final_project\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"final_project\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514535633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514537313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514537377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514537430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514537472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514537518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514537561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514537609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514537667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514537716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514537761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514537814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514537861 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514537910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514537964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514538011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514538058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514538102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514538150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514538201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"final_project\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"final_project\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514539477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"final_project\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"final_project\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514539482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper_001: \"final_project\" instantiated altera_irq_mapper \"irq_mapper_001\" " "Irq_mapper_001: \"final_project\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514539485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"final_project\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"final_project\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514539488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'final_project_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'final_project_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514539504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /opt/altera/18.1/quartus/linux64//eperlcmd -I /opt/altera/18.1/quartus/linux64//perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=final_project_nios2_gen2_0_cpu --dir=/tmp/alt7876_7048719306014517988.dir/0018_cpu_gen/ --quartus_bindir=/opt/altera/18.1/quartus/linux64/ --verilog --config=/tmp/alt7876_7048719306014517988.dir/0018_cpu_gen//final_project_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /opt/altera/18.1/quartus/linux64//eperlcmd -I /opt/altera/18.1/quartus/linux64//perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=final_project_nios2_gen2_0_cpu --dir=/tmp/alt7876_7048719306014517988.dir/0018_cpu_gen/ --quartus_bindir=/opt/altera/18.1/quartus/linux64/ --verilog --config=/tmp/alt7876_7048719306014517988.dir/0018_cpu_gen//final_project_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514539505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 01:48:59 (*) Starting Nios II generation " "Cpu: # 2018.12.11 01:48:59 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514541744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 01:48:59 (*)   Checking for plaintext license. " "Cpu: # 2018.12.11 01:48:59 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514541744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 01:49:00 (*)   Couldn't query license setup in Quartus directory /opt/altera/18.1/quartus/linux64/ " "Cpu: # 2018.12.11 01:49:00 (*)   Couldn't query license setup in Quartus directory /opt/altera/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514541745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 01:49:00 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2018.12.11 01:49:00 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514541745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 01:49:00 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2018.12.11 01:49:00 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514541745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 01:49:00 (*)   Plaintext license not found. " "Cpu: # 2018.12.11 01:49:00 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514541745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 01:49:00 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2018.12.11 01:49:00 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514541745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 01:49:00 (*)   Elaborating CPU configuration settings " "Cpu: # 2018.12.11 01:49:00 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514541746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 01:49:00 (*)   Creating all objects for CPU " "Cpu: # 2018.12.11 01:49:00 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514541746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 01:49:01 (*)   Generating RTL from CPU objects " "Cpu: # 2018.12.11 01:49:01 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514541746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 01:49:01 (*)   Creating plain-text RTL " "Cpu: # 2018.12.11 01:49:01 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514541746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 01:49:01 (*) Done Nios II generation " "Cpu: # 2018.12.11 01:49:01 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514541746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'final_project_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'final_project_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514541747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514541751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'final_project_nios2_gen2_1_cpu' " "Cpu: Starting RTL generation for module 'final_project_nios2_gen2_1_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514541758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /opt/altera/18.1/quartus/linux64//eperlcmd -I /opt/altera/18.1/quartus/linux64//perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=final_project_nios2_gen2_1_cpu --dir=/tmp/alt7876_7048719306014517988.dir/0019_cpu_gen/ --quartus_bindir=/opt/altera/18.1/quartus/linux64/ --verilog --config=/tmp/alt7876_7048719306014517988.dir/0019_cpu_gen//final_project_nios2_gen2_1_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /opt/altera/18.1/quartus/linux64//eperlcmd -I /opt/altera/18.1/quartus/linux64//perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=final_project_nios2_gen2_1_cpu --dir=/tmp/alt7876_7048719306014517988.dir/0019_cpu_gen/ --quartus_bindir=/opt/altera/18.1/quartus/linux64/ --verilog --config=/tmp/alt7876_7048719306014517988.dir/0019_cpu_gen//final_project_nios2_gen2_1_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514541758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 01:49:01 (*) Starting Nios II generation " "Cpu: # 2018.12.11 01:49:01 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514543938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 01:49:01 (*)   Checking for plaintext license. " "Cpu: # 2018.12.11 01:49:01 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514543938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 01:49:02 (*)   Couldn't query license setup in Quartus directory /opt/altera/18.1/quartus/linux64/ " "Cpu: # 2018.12.11 01:49:02 (*)   Couldn't query license setup in Quartus directory /opt/altera/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514543938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 01:49:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2018.12.11 01:49:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514543938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 01:49:02 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2018.12.11 01:49:02 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514543938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 01:49:02 (*)   Plaintext license not found. " "Cpu: # 2018.12.11 01:49:02 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514543939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 01:49:02 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2018.12.11 01:49:02 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514543939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 01:49:02 (*)   Elaborating CPU configuration settings " "Cpu: # 2018.12.11 01:49:02 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514543939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 01:49:02 (*)   Creating all objects for CPU " "Cpu: # 2018.12.11 01:49:02 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514543939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 01:49:03 (*)   Generating RTL from CPU objects " "Cpu: # 2018.12.11 01:49:03 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514543939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 01:49:03 (*)   Creating plain-text RTL " "Cpu: # 2018.12.11 01:49:03 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514543939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.12.11 01:49:03 (*) Done Nios II generation " "Cpu: # 2018.12.11 01:49:03 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514543939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'final_project_nios2_gen2_1_cpu' " "Cpu: Done RTL generation for module 'final_project_nios2_gen2_1_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514543939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_1\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_1\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514543941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_template_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_template_0_avalon_master_translator\" " "Master_template_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_template_0_avalon_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514543942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_gen2_0_debug_mem_slave_translator\" " "Nios2_gen2_0_debug_mem_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_gen2_0_debug_mem_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514543943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_template_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"master_template_0_avalon_master_agent\" " "Master_template_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"master_template_0_avalon_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514543944 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_gen2_0_debug_mem_slave_agent\" " "Nios2_gen2_0_debug_mem_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_gen2_0_debug_mem_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514543944 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\" " "Nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514543945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514543950 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514543956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514543961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514543965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514543970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514543974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_template_0_avalon_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"master_template_0_avalon_master_limiter\" " "Master_template_0_avalon_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"master_template_0_avalon_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514543975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514543976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"nios2_gen2_0_debug_mem_slave_burst_adapter\" " "Nios2_gen2_0_debug_mem_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"nios2_gen2_0_debug_mem_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514543979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514543980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514543984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514543989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\" " "Cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514543992 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514544006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514544018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514544019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514544036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514544036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514544039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\" " "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514544041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514544050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514544051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514544063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514544063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\" " "Rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514544072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514544073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_template_0_avalon_master_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"master_template_0_avalon_master_cmd_width_adapter\" " "Master_template_0_avalon_master_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"master_template_0_avalon_master_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514544074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514544074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514544074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514544076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514544076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514544104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514544109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_project: Done \"final_project\" with 47 modules, 84 files " "Final_project: Done \"final_project\" with 47 modules, 84 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514544109 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "final_project.qsys " "Finished elaborating Platform Designer system entity \"final_project.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514545353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/altera_up_sd_card_interface/SdCardRdFifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/altera_up_sd_card_interface/SdCardRdFifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 SdCardRdFifo " "Found entity 1: SdCardRdFifo" {  } { { "ip/altera_up_sd_card_interface/SdCardRdFifo.v" "" { Text "/home/joey/courses/ece385/final_project/ip/altera_up_sd_card_interface/SdCardRdFifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/altera_up_sd_card_interface/SdCardSlave.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/altera_up_sd_card_interface/SdCardSlave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SdCardSlave " "Found entity 1: SdCardSlave" {  } { { "ip/altera_up_sd_card_interface/SdCardSlave.v" "" { Text "/home/joey/courses/ece385/final_project/ip/altera_up_sd_card_interface/SdCardSlave.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 0 0 " "Found 0 design units, including 0 entities, in source file testbench.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/VGA_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/VGA_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "system_verilog/VGA_controller.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/sprite_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/sprite_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_controller " "Found entity 1: sprite_controller" {  } { { "system_verilog/sprite_controller.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/sprite_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/frame_number.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/frame_number.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frame_number " "Found entity 1: frame_number" {  } { { "system_verilog/frame_number.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/frame_number.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/frame_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/frame_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frame_controller " "Found entity 1: frame_controller" {  } { { "system_verilog/frame_controller.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/frame_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/Color_Mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/Color_Mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Color_Mapper " "Found entity 1: Color_Mapper" {  } { { "system_verilog/Color_Mapper.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/Color_Mapper.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM_param.sv 1 1 " "Found 1 design units, including 1 entities, in source file RAM_param.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_param " "Found entity 1: RAM_param" {  } { { "RAM_param.sv" "" { Text "/home/joey/courses/ece385/final_project/RAM_param.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_reader.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_reader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_reader " "Found entity 1: memory_reader" {  } { { "memory_reader.sv" "" { Text "/home/joey/courses/ece385/final_project/memory_reader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_writer.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_writer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_writer " "Found entity 1: memory_writer" {  } { { "memory_writer.sv" "" { Text "/home/joey/courses/ece385/final_project/memory_writer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HexDriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file HexDriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "/home/joey/courses/ece385/final_project/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/sprite_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/sprite_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_fifo " "Found entity 1: sprite_fifo" {  } { { "system_verilog/sprite_fifo.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/sprite_fifo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545568 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mario_cv_game.sv(351) " "Verilog HDL information at mario_cv_game.sv(351): always construct contains both blocking and non-blocking assignments" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 351 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1544514545569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/mario_cv_game.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/mario_cv_game.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mario_cv_game " "Found entity 1: mario_cv_game" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545570 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "db/ip/final_project/submodules/SdCardSlave.v " "Can't analyze file -- file db/ip/final_project/submodules/SdCardSlave.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1544514545571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "system_verilog/hpi_io_intf.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/hpi_io_intf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/final_project.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/final_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project " "Found entity 1: final_project" {  } { { "db/ip/final_project/final_project.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/final_project/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/final_project/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/final_project/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/final_project/submodules/altera_default_burst_converter.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/final_project/submodules/altera_incr_burst_converter.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/final_project/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/final_project/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545581 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/final_project/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545584 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545584 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545584 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545584 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544514545587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/final_project/submodules/altera_merlin_master_agent.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/final_project/submodules/altera_merlin_master_translator.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/final_project/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545592 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/final_project/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/final_project/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/final_project/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/final_project/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/final_project/submodules/altera_reset_controller.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/final_project/submodules/altera_reset_synchronizer.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/final_project/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545601 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/final_project/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544514545601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/final_project/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/burst_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/burst_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 burst_read_master " "Found entity 1: burst_read_master" {  } { { "db/ip/final_project/submodules/burst_read_master.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/burst_read_master.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/burst_write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/burst_write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 burst_write_master " "Found entity 1: burst_write_master" {  } { { "db/ip/final_project/submodules/burst_write_master.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/burst_write_master.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/custom_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/custom_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_master " "Found entity 1: custom_master" {  } { { "db/ip/final_project/submodules/custom_master.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/custom_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_irq_mapper " "Found entity 1: final_project_irq_mapper" {  } { { "db/ip/final_project/submodules/final_project_irq_mapper.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_irq_mapper_001 " "Found entity 1: final_project_irq_mapper_001" {  } { { "db/ip/final_project/submodules/final_project_irq_mapper_001.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_jtag_game_nios.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/final_project/submodules/final_project_jtag_game_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_jtag_game_nios_sim_scfifo_w " "Found entity 1: final_project_jtag_game_nios_sim_scfifo_w" {  } { { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545607 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_jtag_game_nios_scfifo_w " "Found entity 2: final_project_jtag_game_nios_scfifo_w" {  } { { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545607 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_jtag_game_nios_sim_scfifo_r " "Found entity 3: final_project_jtag_game_nios_sim_scfifo_r" {  } { { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545607 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_jtag_game_nios_scfifo_r " "Found entity 4: final_project_jtag_game_nios_scfifo_r" {  } { { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545607 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_jtag_game_nios " "Found entity 5: final_project_jtag_game_nios" {  } { { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_keycode_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_keycode_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_keycode_pio " "Found entity 1: final_project_keycode_pio" {  } { { "db/ip/final_project/submodules/final_project_keycode_pio.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_keycode_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0 " "Found entity 1: final_project_mm_interconnect_0" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_avalon_st_adapter " "Found entity 1: final_project_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_cmd_demux " "Found entity 1: final_project_mm_interconnect_0_cmd_demux" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_cmd_demux_001 " "Found entity 1: final_project_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_cmd_demux_003 " "Found entity 1: final_project_mm_interconnect_0_cmd_demux_003" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux_003.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_cmd_mux " "Found entity 1: final_project_mm_interconnect_0_cmd_mux" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_cmd_mux_001 " "Found entity 1: final_project_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_cmd_mux_003 " "Found entity 1: final_project_mm_interconnect_0_cmd_mux_003" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545632 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544514545633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544514545633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_router_default_decode " "Found entity 1: final_project_mm_interconnect_0_router_default_decode" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545633 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_mm_interconnect_0_router " "Found entity 2: final_project_mm_interconnect_0_router" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544514545634 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544514545634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_router_001_default_decode " "Found entity 1: final_project_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545634 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_mm_interconnect_0_router_001 " "Found entity 2: final_project_mm_interconnect_0_router_001" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545634 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544514545635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544514545635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_router_003_default_decode " "Found entity 1: final_project_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545635 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_mm_interconnect_0_router_003 " "Found entity 2: final_project_mm_interconnect_0_router_003" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_005.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544514545636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_005.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544514545636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_router_005_default_decode " "Found entity 1: final_project_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_005.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545636 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_mm_interconnect_0_router_005 " "Found entity 2: final_project_mm_interconnect_0_router_005" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_005.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_006.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544514545637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_006.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544514545637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_router_006_default_decode " "Found entity 1: final_project_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_006.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545637 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_mm_interconnect_0_router_006 " "Found entity 2: final_project_mm_interconnect_0_router_006" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_006.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_008.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544514545638 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_008.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544514545638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_router_008_default_decode " "Found entity 1: final_project_mm_interconnect_0_router_008_default_decode" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_008.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545638 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_mm_interconnect_0_router_008 " "Found entity 2: final_project_mm_interconnect_0_router_008" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_008.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_rsp_demux_001 " "Found entity 1: final_project_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_rsp_demux_005 " "Found entity 1: final_project_mm_interconnect_0_rsp_demux_005" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_005.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_rsp_mux " "Found entity 1: final_project_mm_interconnect_0_rsp_mux" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_rsp_mux_001 " "Found entity 1: final_project_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_rsp_mux_003 " "Found entity 1: final_project_mm_interconnect_0_rsp_mux_003" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_003.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_0 " "Found entity 1: final_project_nios2_gen2_0" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: final_project_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545654 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: final_project_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545654 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: final_project_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545654 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: final_project_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545654 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: final_project_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545654 ""} { "Info" "ISGN_ENTITY_NAME" "6 final_project_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: final_project_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545654 ""} { "Info" "ISGN_ENTITY_NAME" "7 final_project_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: final_project_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545654 ""} { "Info" "ISGN_ENTITY_NAME" "8 final_project_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: final_project_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545654 ""} { "Info" "ISGN_ENTITY_NAME" "9 final_project_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: final_project_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545654 ""} { "Info" "ISGN_ENTITY_NAME" "10 final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545654 ""} { "Info" "ISGN_ENTITY_NAME" "11 final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545654 ""} { "Info" "ISGN_ENTITY_NAME" "12 final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545654 ""} { "Info" "ISGN_ENTITY_NAME" "13 final_project_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: final_project_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545654 ""} { "Info" "ISGN_ENTITY_NAME" "14 final_project_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: final_project_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545654 ""} { "Info" "ISGN_ENTITY_NAME" "15 final_project_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: final_project_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545654 ""} { "Info" "ISGN_ENTITY_NAME" "16 final_project_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: final_project_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545654 ""} { "Info" "ISGN_ENTITY_NAME" "17 final_project_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: final_project_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545654 ""} { "Info" "ISGN_ENTITY_NAME" "18 final_project_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: final_project_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545654 ""} { "Info" "ISGN_ENTITY_NAME" "19 final_project_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: final_project_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545654 ""} { "Info" "ISGN_ENTITY_NAME" "20 final_project_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: final_project_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545654 ""} { "Info" "ISGN_ENTITY_NAME" "21 final_project_nios2_gen2_0_cpu " "Found entity 21: final_project_nios2_gen2_0_cpu" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: final_project_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: final_project_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: final_project_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_0_cpu_test_bench " "Found entity 1: final_project_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_nios2_gen2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_1 " "Found entity 1: final_project_nios2_gen2_1" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_1_cpu_register_bank_a_module " "Found entity 1: final_project_nios2_gen2_1_cpu_register_bank_a_module" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545671 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_nios2_gen2_1_cpu_register_bank_b_module " "Found entity 2: final_project_nios2_gen2_1_cpu_register_bank_b_module" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545671 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_nios2_gen2_1_cpu_nios2_oci_debug " "Found entity 3: final_project_nios2_gen2_1_cpu_nios2_oci_debug" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545671 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_nios2_gen2_1_cpu_nios2_oci_break " "Found entity 4: final_project_nios2_gen2_1_cpu_nios2_oci_break" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545671 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_nios2_gen2_1_cpu_nios2_oci_xbrk " "Found entity 5: final_project_nios2_gen2_1_cpu_nios2_oci_xbrk" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545671 ""} { "Info" "ISGN_ENTITY_NAME" "6 final_project_nios2_gen2_1_cpu_nios2_oci_dbrk " "Found entity 6: final_project_nios2_gen2_1_cpu_nios2_oci_dbrk" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545671 ""} { "Info" "ISGN_ENTITY_NAME" "7 final_project_nios2_gen2_1_cpu_nios2_oci_itrace " "Found entity 7: final_project_nios2_gen2_1_cpu_nios2_oci_itrace" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545671 ""} { "Info" "ISGN_ENTITY_NAME" "8 final_project_nios2_gen2_1_cpu_nios2_oci_td_mode " "Found entity 8: final_project_nios2_gen2_1_cpu_nios2_oci_td_mode" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545671 ""} { "Info" "ISGN_ENTITY_NAME" "9 final_project_nios2_gen2_1_cpu_nios2_oci_dtrace " "Found entity 9: final_project_nios2_gen2_1_cpu_nios2_oci_dtrace" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545671 ""} { "Info" "ISGN_ENTITY_NAME" "10 final_project_nios2_gen2_1_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: final_project_nios2_gen2_1_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545671 ""} { "Info" "ISGN_ENTITY_NAME" "11 final_project_nios2_gen2_1_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: final_project_nios2_gen2_1_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545671 ""} { "Info" "ISGN_ENTITY_NAME" "12 final_project_nios2_gen2_1_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: final_project_nios2_gen2_1_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545671 ""} { "Info" "ISGN_ENTITY_NAME" "13 final_project_nios2_gen2_1_cpu_nios2_oci_fifo " "Found entity 13: final_project_nios2_gen2_1_cpu_nios2_oci_fifo" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545671 ""} { "Info" "ISGN_ENTITY_NAME" "14 final_project_nios2_gen2_1_cpu_nios2_oci_pib " "Found entity 14: final_project_nios2_gen2_1_cpu_nios2_oci_pib" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545671 ""} { "Info" "ISGN_ENTITY_NAME" "15 final_project_nios2_gen2_1_cpu_nios2_oci_im " "Found entity 15: final_project_nios2_gen2_1_cpu_nios2_oci_im" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545671 ""} { "Info" "ISGN_ENTITY_NAME" "16 final_project_nios2_gen2_1_cpu_nios2_performance_monitors " "Found entity 16: final_project_nios2_gen2_1_cpu_nios2_performance_monitors" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545671 ""} { "Info" "ISGN_ENTITY_NAME" "17 final_project_nios2_gen2_1_cpu_nios2_avalon_reg " "Found entity 17: final_project_nios2_gen2_1_cpu_nios2_avalon_reg" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545671 ""} { "Info" "ISGN_ENTITY_NAME" "18 final_project_nios2_gen2_1_cpu_ociram_sp_ram_module " "Found entity 18: final_project_nios2_gen2_1_cpu_ociram_sp_ram_module" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545671 ""} { "Info" "ISGN_ENTITY_NAME" "19 final_project_nios2_gen2_1_cpu_nios2_ocimem " "Found entity 19: final_project_nios2_gen2_1_cpu_nios2_ocimem" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545671 ""} { "Info" "ISGN_ENTITY_NAME" "20 final_project_nios2_gen2_1_cpu_nios2_oci " "Found entity 20: final_project_nios2_gen2_1_cpu_nios2_oci" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545671 ""} { "Info" "ISGN_ENTITY_NAME" "21 final_project_nios2_gen2_1_cpu " "Found entity 21: final_project_nios2_gen2_1_cpu" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_1_cpu_debug_slave_sysclk " "Found entity 1: final_project_nios2_gen2_1_cpu_debug_slave_sysclk" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu_debug_slave_sysclk.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_1_cpu_debug_slave_tck " "Found entity 1: final_project_nios2_gen2_1_cpu_debug_slave_tck" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu_debug_slave_tck.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_1_cpu_debug_slave_wrapper " "Found entity 1: final_project_nios2_gen2_1_cpu_debug_slave_wrapper" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu_debug_slave_wrapper.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_1_cpu_test_bench " "Found entity 1: final_project_nios2_gen2_1_cpu_test_bench" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu_test_bench.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_otg_address_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_otg_address_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_otg_address_pio " "Found entity 1: final_project_otg_address_pio" {  } { { "db/ip/final_project/submodules/final_project_otg_address_pio.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_otg_address_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_otg_data_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_otg_data_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_otg_data_pio " "Found entity 1: final_project_otg_data_pio" {  } { { "db/ip/final_project/submodules/final_project_otg_data_pio.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_otg_data_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/final_project/submodules/final_project_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_pll_dffpipe_l2c " "Found entity 1: final_project_pll_dffpipe_l2c" {  } { { "db/ip/final_project/submodules/final_project_pll.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545678 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_pll_stdsync_sv6 " "Found entity 2: final_project_pll_stdsync_sv6" {  } { { "db/ip/final_project/submodules/final_project_pll.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545678 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_pll_altpll_1qn2 " "Found entity 3: final_project_pll_altpll_1qn2" {  } { { "db/ip/final_project/submodules/final_project_pll.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545678 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_pll " "Found entity 4: final_project_pll" {  } { { "db/ip/final_project/submodules/final_project_pll.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_pll.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/final_project_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_sdram_input_efifo_module " "Found entity 1: final_project_sdram_input_efifo_module" {  } { { "db/ip/final_project/submodules/final_project_sdram.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545680 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_sdram " "Found entity 2: final_project_sdram" {  } { { "db/ip/final_project/submodules/final_project_sdram.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_sprite_address_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_sprite_address_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_sprite_address_pio " "Found entity 1: final_project_sprite_address_pio" {  } { { "db/ip/final_project/submodules/final_project_sprite_address_pio.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_sprite_address_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_sprite_height_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_sprite_height_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_sprite_height_pio " "Found entity 1: final_project_sprite_height_pio" {  } { { "db/ip/final_project/submodules/final_project_sprite_height_pio.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_sprite_height_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_sysid " "Found entity 1: final_project_sysid" {  } { { "db/ip/final_project/submodules/final_project_sysid.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/latency_aware_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/latency_aware_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 latency_aware_read_master " "Found entity 1: latency_aware_read_master" {  } { { "db/ip/final_project/submodules/latency_aware_read_master.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/latency_aware_read_master.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "db/ip/final_project/submodules/write_master.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/write_master.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514545683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545683 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYS_CLOCK mario_cv_game.sv(107) " "Verilog HDL Implicit Net warning at mario_cv_game.sv(107): created implicit net for \"SYS_CLOCK\"" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514545683 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_sdram.v(318) " "Verilog HDL or VHDL warning at final_project_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/final_project/submodules/final_project_sdram.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1544514545720 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_sdram.v(328) " "Verilog HDL or VHDL warning at final_project_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/final_project/submodules/final_project_sdram.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1544514545720 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_sdram.v(338) " "Verilog HDL or VHDL warning at final_project_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/final_project/submodules/final_project_sdram.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1544514545720 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_sdram.v(682) " "Verilog HDL or VHDL warning at final_project_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/final_project/submodules/final_project_sdram.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1544514545721 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mario_cv_game " "Elaborating entity \"mario_cv_game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544514545853 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sprite_rotate_test mario_cv_game.sv(94) " "Verilog HDL or VHDL warning at mario_cv_game.sv(94): object \"sprite_rotate_test\" assigned a value but never read" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544514545855 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_addr mario_cv_game.sv(260) " "Verilog HDL or VHDL warning at mario_cv_game.sv(260): object \"test_addr\" assigned a value but never read" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 260 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544514545856 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_data mario_cv_game.sv(261) " "Verilog HDL or VHDL warning at mario_cv_game.sv(261): object \"test_data\" assigned a value but never read" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 261 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544514545856 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_read mario_cv_game.sv(346) " "Verilog HDL or VHDL warning at mario_cv_game.sv(346): object \"test_read\" assigned a value but never read" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 346 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544514545856 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_write mario_cv_game.sv(346) " "Verilog HDL or VHDL warning at mario_cv_game.sv(346): object \"test_write\" assigned a value but never read" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 346 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544514545856 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sprite_address_test mario_cv_game.sv(126) " "Verilog HDL Always Construct warning at mario_cv_game.sv(126): inferring latch(es) for variable \"sprite_address_test\", which holds its previous value in one or more paths through the always construct" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544514545858 "|mario_cv_game"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "keycode 0 mario_cv_game.sv(97) " "Net \"keycode\" at mario_cv_game.sv(97) has no driver or initial value, using a default initial value '0'" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 97 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544514545867 "|mario_cv_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_address_test\[0\] mario_cv_game.sv(126) " "Inferred latch for \"sprite_address_test\[0\]\" at mario_cv_game.sv(126)" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545871 "|mario_cv_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_address_test\[1\] mario_cv_game.sv(126) " "Inferred latch for \"sprite_address_test\[1\]\" at mario_cv_game.sv(126)" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545871 "|mario_cv_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_address_test\[2\] mario_cv_game.sv(126) " "Inferred latch for \"sprite_address_test\[2\]\" at mario_cv_game.sv(126)" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545871 "|mario_cv_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_address_test\[3\] mario_cv_game.sv(126) " "Inferred latch for \"sprite_address_test\[3\]\" at mario_cv_game.sv(126)" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545871 "|mario_cv_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_address_test\[4\] mario_cv_game.sv(126) " "Inferred latch for \"sprite_address_test\[4\]\" at mario_cv_game.sv(126)" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545871 "|mario_cv_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_address_test\[5\] mario_cv_game.sv(126) " "Inferred latch for \"sprite_address_test\[5\]\" at mario_cv_game.sv(126)" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545871 "|mario_cv_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_address_test\[6\] mario_cv_game.sv(126) " "Inferred latch for \"sprite_address_test\[6\]\" at mario_cv_game.sv(126)" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545871 "|mario_cv_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_address_test\[7\] mario_cv_game.sv(126) " "Inferred latch for \"sprite_address_test\[7\]\" at mario_cv_game.sv(126)" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545871 "|mario_cv_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_address_test\[8\] mario_cv_game.sv(126) " "Inferred latch for \"sprite_address_test\[8\]\" at mario_cv_game.sv(126)" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545871 "|mario_cv_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_address_test\[9\] mario_cv_game.sv(126) " "Inferred latch for \"sprite_address_test\[9\]\" at mario_cv_game.sv(126)" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545871 "|mario_cv_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_address_test\[10\] mario_cv_game.sv(126) " "Inferred latch for \"sprite_address_test\[10\]\" at mario_cv_game.sv(126)" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545871 "|mario_cv_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_address_test\[11\] mario_cv_game.sv(126) " "Inferred latch for \"sprite_address_test\[11\]\" at mario_cv_game.sv(126)" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545871 "|mario_cv_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_address_test\[12\] mario_cv_game.sv(126) " "Inferred latch for \"sprite_address_test\[12\]\" at mario_cv_game.sv(126)" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545871 "|mario_cv_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_address_test\[13\] mario_cv_game.sv(126) " "Inferred latch for \"sprite_address_test\[13\]\" at mario_cv_game.sv(126)" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545871 "|mario_cv_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_address_test\[14\] mario_cv_game.sv(126) " "Inferred latch for \"sprite_address_test\[14\]\" at mario_cv_game.sv(126)" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545871 "|mario_cv_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_address_test\[15\] mario_cv_game.sv(126) " "Inferred latch for \"sprite_address_test\[15\]\" at mario_cv_game.sv(126)" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545871 "|mario_cv_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_address_test\[16\] mario_cv_game.sv(126) " "Inferred latch for \"sprite_address_test\[16\]\" at mario_cv_game.sv(126)" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545871 "|mario_cv_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_address_test\[17\] mario_cv_game.sv(126) " "Inferred latch for \"sprite_address_test\[17\]\" at mario_cv_game.sv(126)" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545872 "|mario_cv_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_address_test\[18\] mario_cv_game.sv(126) " "Inferred latch for \"sprite_address_test\[18\]\" at mario_cv_game.sv(126)" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545872 "|mario_cv_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_address_test\[19\] mario_cv_game.sv(126) " "Inferred latch for \"sprite_address_test\[19\]\" at mario_cv_game.sv(126)" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545872 "|mario_cv_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_address_test\[20\] mario_cv_game.sv(126) " "Inferred latch for \"sprite_address_test\[20\]\" at mario_cv_game.sv(126)" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545872 "|mario_cv_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_address_test\[21\] mario_cv_game.sv(126) " "Inferred latch for \"sprite_address_test\[21\]\" at mario_cv_game.sv(126)" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545872 "|mario_cv_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_address_test\[22\] mario_cv_game.sv(126) " "Inferred latch for \"sprite_address_test\[22\]\" at mario_cv_game.sv(126)" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545872 "|mario_cv_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_address_test\[23\] mario_cv_game.sv(126) " "Inferred latch for \"sprite_address_test\[23\]\" at mario_cv_game.sv(126)" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545872 "|mario_cv_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_address_test\[24\] mario_cv_game.sv(126) " "Inferred latch for \"sprite_address_test\[24\]\" at mario_cv_game.sv(126)" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545872 "|mario_cv_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_address_test\[25\] mario_cv_game.sv(126) " "Inferred latch for \"sprite_address_test\[25\]\" at mario_cv_game.sv(126)" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545872 "|mario_cv_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_address_test\[26\] mario_cv_game.sv(126) " "Inferred latch for \"sprite_address_test\[26\]\" at mario_cv_game.sv(126)" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545872 "|mario_cv_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_address_test\[27\] mario_cv_game.sv(126) " "Inferred latch for \"sprite_address_test\[27\]\" at mario_cv_game.sv(126)" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545872 "|mario_cv_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_address_test\[28\] mario_cv_game.sv(126) " "Inferred latch for \"sprite_address_test\[28\]\" at mario_cv_game.sv(126)" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545872 "|mario_cv_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_address_test\[29\] mario_cv_game.sv(126) " "Inferred latch for \"sprite_address_test\[29\]\" at mario_cv_game.sv(126)" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545872 "|mario_cv_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_address_test\[30\] mario_cv_game.sv(126) " "Inferred latch for \"sprite_address_test\[30\]\" at mario_cv_game.sv(126)" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545872 "|mario_cv_game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_address_test\[31\] mario_cv_game.sv(126) " "Inferred latch for \"sprite_address_test\[31\]\" at mario_cv_game.sv(126)" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514545872 "|mario_cv_game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpi_io_intf hpi_io_intf:hpi_io_inst " "Elaborating entity \"hpi_io_intf\" for hierarchy \"hpi_io_intf:hpi_io_inst\"" {  } { { "system_verilog/mario_cv_game.sv" "hpi_io_inst" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514545894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project final_project:nios_system " "Elaborating entity \"final_project\" for hierarchy \"final_project:nios_system\"" {  } { { "system_verilog/mario_cv_game.sv" "nios_system" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514545900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_jtag_game_nios final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios " "Elaborating entity \"final_project_jtag_game_nios\" for hierarchy \"final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\"" {  } { { "db/ip/final_project/final_project.v" "jtag_game_nios" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514545965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_jtag_game_nios_scfifo_w final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w " "Elaborating entity \"final_project_jtag_game_nios_scfifo_w\" for hierarchy \"final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\"" {  } { { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "the_final_project_jtag_game_nios_scfifo_w" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514545974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "wfifo" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514546145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514546149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514546149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514546149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514546149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514546149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514546149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514546149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514546149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514546149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514546149 ""}  } { { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544514546149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514546185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514546185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514546186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514546191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514546191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/joey/courses/ece385/final_project/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514546192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514546198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514546198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/joey/courses/ece385/final_project/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514546199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514546240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514546240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/joey/courses/ece385/final_project/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514546241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514546279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514546279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/joey/courses/ece385/final_project/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514546280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514546323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514546323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/joey/courses/ece385/final_project/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514546324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_jtag_game_nios_scfifo_r final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_r:the_final_project_jtag_game_nios_scfifo_r " "Elaborating entity \"final_project_jtag_game_nios_scfifo_r\" for hierarchy \"final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_r:the_final_project_jtag_game_nios_scfifo_r\"" {  } { { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "the_final_project_jtag_game_nios_scfifo_r" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514546332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|alt_jtag_atlantic:final_project_jtag_game_nios_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|alt_jtag_atlantic:final_project_jtag_game_nios_alt_jtag_atlantic\"" {  } { { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "final_project_jtag_game_nios_alt_jtag_atlantic" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514546607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|alt_jtag_atlantic:final_project_jtag_game_nios_alt_jtag_atlantic " "Elaborated megafunction instantiation \"final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|alt_jtag_atlantic:final_project_jtag_game_nios_alt_jtag_atlantic\"" {  } { { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514546629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|alt_jtag_atlantic:final_project_jtag_game_nios_alt_jtag_atlantic " "Instantiated megafunction \"final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|alt_jtag_atlantic:final_project_jtag_game_nios_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514546629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514546629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514546629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514546629 ""}  } { { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544514546629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|alt_jtag_atlantic:final_project_jtag_game_nios_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|alt_jtag_atlantic:final_project_jtag_game_nios_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514547131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|alt_jtag_atlantic:final_project_jtag_game_nios_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|alt_jtag_atlantic:final_project_jtag_game_nios_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514547295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_keycode_pio final_project:nios_system\|final_project_keycode_pio:keycode_pio " "Elaborating entity \"final_project_keycode_pio\" for hierarchy \"final_project:nios_system\|final_project_keycode_pio:keycode_pio\"" {  } { { "db/ip/final_project/final_project.v" "keycode_pio" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514547346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_master final_project:nios_system\|custom_master:master_template_0 " "Elaborating entity \"custom_master\" for hierarchy \"final_project:nios_system\|custom_master:master_template_0\"" {  } { { "db/ip/final_project/final_project.v" "master_template_0" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514547350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burst_read_master final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master " "Elaborating entity \"burst_read_master\" for hierarchy \"final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\"" {  } { { "db/ip/final_project/submodules/custom_master.v" "a_burst_read_master" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/custom_master.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514547355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo " "Elaborating entity \"scfifo\" for hierarchy \"final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\"" {  } { { "db/ip/final_project/submodules/burst_read_master.v" "the_master_to_user_fifo" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/burst_read_master.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514547500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo " "Elaborated megafunction instantiation \"final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\"" {  } { { "db/ip/final_project/submodules/burst_read_master.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/burst_read_master.v" 247 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514547503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo " "Instantiated megafunction \"final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514547503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514547503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514547503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514547503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514547503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514547503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514547503 ""}  } { { "db/ip/final_project/submodules/burst_read_master.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/burst_read_master.v" 247 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544514547503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_a801.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_a801.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_a801 " "Found entity 1: scfifo_a801" {  } { { "db/scfifo_a801.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/scfifo_a801.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514547535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514547535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_a801 final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated " "Elaborating entity \"scfifo_a801\" for hierarchy \"final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514547536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_he01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_he01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_he01 " "Found entity 1: a_dpfifo_he01" {  } { { "db/a_dpfifo_he01.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/a_dpfifo_he01.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514547540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514547540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_he01 final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo " "Elaborating entity \"a_dpfifo_he01\" for hierarchy \"final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\"" {  } { { "db/scfifo_a801.tdf" "dpfifo" { Text "/home/joey/courses/ece385/final_project/db/scfifo_a801.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514547541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dqb1 " "Found entity 1: altsyncram_dqb1" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/altsyncram_dqb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514547575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514547575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dqb1 final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\|altsyncram_dqb1:FIFOram " "Elaborating entity \"altsyncram_dqb1\" for hierarchy \"final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\|altsyncram_dqb1:FIFOram\"" {  } { { "db/a_dpfifo_he01.tdf" "FIFOram" { Text "/home/joey/courses/ece385/final_project/db/a_dpfifo_he01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514547577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/cmpr_ks8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514547621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514547621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_he01.tdf" "almost_full_comparer" { Text "/home/joey/courses/ece385/final_project/db/a_dpfifo_he01.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514547622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_he01.tdf" "three_comparison" { Text "/home/joey/courses/ece385/final_project/db/a_dpfifo_he01.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514547625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_eo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_eo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_eo7 " "Found entity 1: cntr_eo7" {  } { { "db/cntr_eo7.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/cntr_eo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514547660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514547660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_eo7 final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\|cntr_eo7:usedw_counter " "Elaborating entity \"cntr_eo7\" for hierarchy \"final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\|cntr_eo7:usedw_counter\"" {  } { { "db/a_dpfifo_he01.tdf" "usedw_counter" { Text "/home/joey/courses/ece385/final_project/db/a_dpfifo_he01.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514547661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ob " "Found entity 1: cntr_2ob" {  } { { "db/cntr_2ob.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/cntr_2ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514547695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514547695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ob final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\|cntr_2ob:wr_ptr " "Elaborating entity \"cntr_2ob\" for hierarchy \"final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\|cntr_2ob:wr_ptr\"" {  } { { "db/a_dpfifo_he01.tdf" "wr_ptr" { Text "/home/joey/courses/ece385/final_project/db/a_dpfifo_he01.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514547696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0 final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"final_project_nios2_gen2_0\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/final_project/final_project.v" "nios2_gen2_0" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514547700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu " "Elaborating entity \"final_project_nios2_gen2_0_cpu\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0.v" "cpu" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514547707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_test_bench final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_test_bench:the_final_project_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"final_project_nios2_gen2_0_cpu_test_bench\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_test_bench:the_final_project_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_test_bench" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514547803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_register_bank_a_module final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"final_project_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "final_project_nios2_gen2_0_cpu_register_bank_a" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514547814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514547842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514547850 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514547850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514547850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514547850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514547850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514547850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514547850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514547850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514547850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514547850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514547850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514547850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514547850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514547850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514547850 ""}  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544514547850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514547886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514547886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514547887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_register_bank_b_module final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_register_bank_b_module:final_project_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"final_project_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_register_bank_b_module:final_project_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "final_project_nios2_gen2_0_cpu_register_bank_b" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514547902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514547914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_debug final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514547939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514547954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514547958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514547958 ""}  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544514547958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_break final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514547959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_xbrk final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_dbrk final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_itrace final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_project_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_project_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_dtrace final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_td_mode final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_nios2_gen2_0_cpu_nios2_oci_dtrace\|final_project_nios2_gen2_0_cpu_nios2_oci_td_mode:final_project_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_nios2_gen2_0_cpu_nios2_oci_dtrace\|final_project_nios2_gen2_0_cpu_nios2_oci_td_mode:final_project_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "final_project_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_fifo final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_pib final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_pib:the_final_project_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_pib:the_final_project_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_im final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_im:the_final_project_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_im:the_final_project_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_avalon_reg final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_ocimem final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_ociram_sp_ram_module final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"final_project_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "final_project_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514548229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514548229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514548229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514548229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514548229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514548229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514548229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514548229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514548229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514548229 ""}  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544514548229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514548275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514548275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_debug_slave_wrapper final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"final_project_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_debug_slave_tck final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"final_project_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_final_project_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_debug_slave_sysclk final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"final_project_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_final_project_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" "final_project_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514548400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514548400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514548400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514548400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514548400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514548400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514548400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514548400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514548400 ""}  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544514548400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548401 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_1 final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1 " "Elaborating entity \"final_project_nios2_gen2_1\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\"" {  } { { "db/ip/final_project/final_project.v" "nios2_gen2_1" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_1_cpu final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu " "Elaborating entity \"final_project_nios2_gen2_1_cpu\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1.v" "cpu" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_1_cpu_test_bench final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_test_bench:the_final_project_nios2_gen2_1_cpu_test_bench " "Elaborating entity \"final_project_nios2_gen2_1_cpu_test_bench\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_test_bench:the_final_project_nios2_gen2_1_cpu_test_bench\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "the_final_project_nios2_gen2_1_cpu_test_bench" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_1_cpu_register_bank_a_module final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_register_bank_a_module:final_project_nios2_gen2_1_cpu_register_bank_a " "Elaborating entity \"final_project_nios2_gen2_1_cpu_register_bank_a_module\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_register_bank_a_module:final_project_nios2_gen2_1_cpu_register_bank_a\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "final_project_nios2_gen2_1_cpu_register_bank_a" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_1_cpu_register_bank_b_module final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_register_bank_b_module:final_project_nios2_gen2_1_cpu_register_bank_b " "Elaborating entity \"final_project_nios2_gen2_1_cpu_register_bank_b_module\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_register_bank_b_module:final_project_nios2_gen2_1_cpu_register_bank_b\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "final_project_nios2_gen2_1_cpu_register_bank_b" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_1_cpu_nios2_oci final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci " "Elaborating entity \"final_project_nios2_gen2_1_cpu_nios2_oci\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "the_final_project_nios2_gen2_1_cpu_nios2_oci" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_1_cpu_nios2_oci_debug final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_nios2_oci_debug:the_final_project_nios2_gen2_1_cpu_nios2_oci_debug " "Elaborating entity \"final_project_nios2_gen2_1_cpu_nios2_oci_debug\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_nios2_oci_debug:the_final_project_nios2_gen2_1_cpu_nios2_oci_debug\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "the_final_project_nios2_gen2_1_cpu_nios2_oci_debug" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_1_cpu_nios2_oci_break final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_nios2_oci_break:the_final_project_nios2_gen2_1_cpu_nios2_oci_break " "Elaborating entity \"final_project_nios2_gen2_1_cpu_nios2_oci_break\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_nios2_oci_break:the_final_project_nios2_gen2_1_cpu_nios2_oci_break\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "the_final_project_nios2_gen2_1_cpu_nios2_oci_break" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_1_cpu_nios2_oci_xbrk final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_nios2_oci_xbrk:the_final_project_nios2_gen2_1_cpu_nios2_oci_xbrk " "Elaborating entity \"final_project_nios2_gen2_1_cpu_nios2_oci_xbrk\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_nios2_oci_xbrk:the_final_project_nios2_gen2_1_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "the_final_project_nios2_gen2_1_cpu_nios2_oci_xbrk" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_1_cpu_nios2_oci_dbrk final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_nios2_oci_dbrk:the_final_project_nios2_gen2_1_cpu_nios2_oci_dbrk " "Elaborating entity \"final_project_nios2_gen2_1_cpu_nios2_oci_dbrk\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_nios2_oci_dbrk:the_final_project_nios2_gen2_1_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "the_final_project_nios2_gen2_1_cpu_nios2_oci_dbrk" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_1_cpu_nios2_oci_itrace final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_nios2_oci_itrace:the_final_project_nios2_gen2_1_cpu_nios2_oci_itrace " "Elaborating entity \"final_project_nios2_gen2_1_cpu_nios2_oci_itrace\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_nios2_oci_itrace:the_final_project_nios2_gen2_1_cpu_nios2_oci_itrace\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "the_final_project_nios2_gen2_1_cpu_nios2_oci_itrace" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_1_cpu_nios2_oci_dtrace final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_nios2_oci_dtrace:the_final_project_nios2_gen2_1_cpu_nios2_oci_dtrace " "Elaborating entity \"final_project_nios2_gen2_1_cpu_nios2_oci_dtrace\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_nios2_oci_dtrace:the_final_project_nios2_gen2_1_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "the_final_project_nios2_gen2_1_cpu_nios2_oci_dtrace" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_1_cpu_nios2_oci_td_mode final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_nios2_oci_dtrace:the_final_project_nios2_gen2_1_cpu_nios2_oci_dtrace\|final_project_nios2_gen2_1_cpu_nios2_oci_td_mode:final_project_nios2_gen2_1_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"final_project_nios2_gen2_1_cpu_nios2_oci_td_mode\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_nios2_oci_dtrace:the_final_project_nios2_gen2_1_cpu_nios2_oci_dtrace\|final_project_nios2_gen2_1_cpu_nios2_oci_td_mode:final_project_nios2_gen2_1_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "final_project_nios2_gen2_1_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_1_cpu_nios2_oci_fifo final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_1_cpu_nios2_oci_fifo " "Elaborating entity \"final_project_nios2_gen2_1_cpu_nios2_oci_fifo\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_1_cpu_nios2_oci_fifo\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "the_final_project_nios2_gen2_1_cpu_nios2_oci_fifo" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_1_cpu_nios2_oci_compute_input_tm_cnt final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_1_cpu_nios2_oci_fifo\|final_project_nios2_gen2_1_cpu_nios2_oci_compute_input_tm_cnt:the_final_project_nios2_gen2_1_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"final_project_nios2_gen2_1_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_1_cpu_nios2_oci_fifo\|final_project_nios2_gen2_1_cpu_nios2_oci_compute_input_tm_cnt:the_final_project_nios2_gen2_1_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "the_final_project_nios2_gen2_1_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_1_cpu_nios2_oci_fifo_wrptr_inc final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_1_cpu_nios2_oci_fifo\|final_project_nios2_gen2_1_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_nios2_gen2_1_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"final_project_nios2_gen2_1_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_1_cpu_nios2_oci_fifo\|final_project_nios2_gen2_1_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_nios2_gen2_1_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "the_final_project_nios2_gen2_1_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_1_cpu_nios2_oci_fifo_cnt_inc final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_1_cpu_nios2_oci_fifo\|final_project_nios2_gen2_1_cpu_nios2_oci_fifo_cnt_inc:the_final_project_nios2_gen2_1_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"final_project_nios2_gen2_1_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_1_cpu_nios2_oci_fifo\|final_project_nios2_gen2_1_cpu_nios2_oci_fifo_cnt_inc:the_final_project_nios2_gen2_1_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "the_final_project_nios2_gen2_1_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_1_cpu_nios2_oci_pib final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_nios2_oci_pib:the_final_project_nios2_gen2_1_cpu_nios2_oci_pib " "Elaborating entity \"final_project_nios2_gen2_1_cpu_nios2_oci_pib\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_nios2_oci_pib:the_final_project_nios2_gen2_1_cpu_nios2_oci_pib\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "the_final_project_nios2_gen2_1_cpu_nios2_oci_pib" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_1_cpu_nios2_oci_im final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_nios2_oci_im:the_final_project_nios2_gen2_1_cpu_nios2_oci_im " "Elaborating entity \"final_project_nios2_gen2_1_cpu_nios2_oci_im\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_nios2_oci_im:the_final_project_nios2_gen2_1_cpu_nios2_oci_im\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "the_final_project_nios2_gen2_1_cpu_nios2_oci_im" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_1_cpu_nios2_avalon_reg final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_1_cpu_nios2_avalon_reg " "Elaborating entity \"final_project_nios2_gen2_1_cpu_nios2_avalon_reg\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_1_cpu_nios2_avalon_reg\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "the_final_project_nios2_gen2_1_cpu_nios2_avalon_reg" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_1_cpu_nios2_ocimem final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_nios2_ocimem:the_final_project_nios2_gen2_1_cpu_nios2_ocimem " "Elaborating entity \"final_project_nios2_gen2_1_cpu_nios2_ocimem\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_nios2_ocimem:the_final_project_nios2_gen2_1_cpu_nios2_ocimem\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "the_final_project_nios2_gen2_1_cpu_nios2_ocimem" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_1_cpu_ociram_sp_ram_module final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_nios2_ocimem:the_final_project_nios2_gen2_1_cpu_nios2_ocimem\|final_project_nios2_gen2_1_cpu_ociram_sp_ram_module:final_project_nios2_gen2_1_cpu_ociram_sp_ram " "Elaborating entity \"final_project_nios2_gen2_1_cpu_ociram_sp_ram_module\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_nios2_ocimem:the_final_project_nios2_gen2_1_cpu_nios2_ocimem\|final_project_nios2_gen2_1_cpu_ociram_sp_ram_module:final_project_nios2_gen2_1_cpu_ociram_sp_ram\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "final_project_nios2_gen2_1_cpu_ociram_sp_ram" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_1_cpu_debug_slave_wrapper final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_1_cpu_debug_slave_wrapper " "Elaborating entity \"final_project_nios2_gen2_1_cpu_debug_slave_wrapper\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_1_cpu_debug_slave_wrapper\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "the_final_project_nios2_gen2_1_cpu_debug_slave_wrapper" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_1_cpu_debug_slave_tck final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_1_cpu_debug_slave_wrapper\|final_project_nios2_gen2_1_cpu_debug_slave_tck:the_final_project_nios2_gen2_1_cpu_debug_slave_tck " "Elaborating entity \"final_project_nios2_gen2_1_cpu_debug_slave_tck\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_1_cpu_debug_slave_wrapper\|final_project_nios2_gen2_1_cpu_debug_slave_tck:the_final_project_nios2_gen2_1_cpu_debug_slave_tck\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu_debug_slave_wrapper.v" "the_final_project_nios2_gen2_1_cpu_debug_slave_tck" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_1_cpu_debug_slave_sysclk final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_1_cpu_debug_slave_wrapper\|final_project_nios2_gen2_1_cpu_debug_slave_sysclk:the_final_project_nios2_gen2_1_cpu_debug_slave_sysclk " "Elaborating entity \"final_project_nios2_gen2_1_cpu_debug_slave_sysclk\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_1:nios2_gen2_1\|final_project_nios2_gen2_1_cpu:cpu\|final_project_nios2_gen2_1_cpu_nios2_oci:the_final_project_nios2_gen2_1_cpu_nios2_oci\|final_project_nios2_gen2_1_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_1_cpu_debug_slave_wrapper\|final_project_nios2_gen2_1_cpu_debug_slave_sysclk:the_final_project_nios2_gen2_1_cpu_debug_slave_sysclk\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu_debug_slave_wrapper.v" "the_final_project_nios2_gen2_1_cpu_debug_slave_sysclk" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_otg_address_pio final_project:nios_system\|final_project_otg_address_pio:otg_address_pio " "Elaborating entity \"final_project_otg_address_pio\" for hierarchy \"final_project:nios_system\|final_project_otg_address_pio:otg_address_pio\"" {  } { { "db/ip/final_project/final_project.v" "otg_address_pio" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_otg_data_pio final_project:nios_system\|final_project_otg_data_pio:otg_data_pio " "Elaborating entity \"final_project_otg_data_pio\" for hierarchy \"final_project:nios_system\|final_project_otg_data_pio:otg_data_pio\"" {  } { { "db/ip/final_project/final_project.v" "otg_data_pio" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_pll final_project:nios_system\|final_project_pll:pll " "Elaborating entity \"final_project_pll\" for hierarchy \"final_project:nios_system\|final_project_pll:pll\"" {  } { { "db/ip/final_project/final_project.v" "pll" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_pll_stdsync_sv6 final_project:nios_system\|final_project_pll:pll\|final_project_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"final_project_pll_stdsync_sv6\" for hierarchy \"final_project:nios_system\|final_project_pll:pll\|final_project_pll_stdsync_sv6:stdsync2\"" {  } { { "db/ip/final_project/submodules/final_project_pll.v" "stdsync2" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_pll_dffpipe_l2c final_project:nios_system\|final_project_pll:pll\|final_project_pll_stdsync_sv6:stdsync2\|final_project_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"final_project_pll_dffpipe_l2c\" for hierarchy \"final_project:nios_system\|final_project_pll:pll\|final_project_pll_stdsync_sv6:stdsync2\|final_project_pll_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/final_project/submodules/final_project_pll.v" "dffpipe3" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_pll_altpll_1qn2 final_project:nios_system\|final_project_pll:pll\|final_project_pll_altpll_1qn2:sd1 " "Elaborating entity \"final_project_pll_altpll_1qn2\" for hierarchy \"final_project:nios_system\|final_project_pll:pll\|final_project_pll_altpll_1qn2:sd1\"" {  } { { "db/ip/final_project/submodules/final_project_pll.v" "sd1" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_pll.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_sdram final_project:nios_system\|final_project_sdram:sdram " "Elaborating entity \"final_project_sdram\" for hierarchy \"final_project:nios_system\|final_project_sdram:sdram\"" {  } { { "db/ip/final_project/final_project.v" "sdram" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514548978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_sdram_input_efifo_module final_project:nios_system\|final_project_sdram:sdram\|final_project_sdram_input_efifo_module:the_final_project_sdram_input_efifo_module " "Elaborating entity \"final_project_sdram_input_efifo_module\" for hierarchy \"final_project:nios_system\|final_project_sdram:sdram\|final_project_sdram_input_efifo_module:the_final_project_sdram_input_efifo_module\"" {  } { { "db/ip/final_project/submodules/final_project_sdram.v" "the_final_project_sdram_input_efifo_module" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514549087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_sprite_address_pio final_project:nios_system\|final_project_sprite_address_pio:sprite_address_pio " "Elaborating entity \"final_project_sprite_address_pio\" for hierarchy \"final_project:nios_system\|final_project_sprite_address_pio:sprite_address_pio\"" {  } { { "db/ip/final_project/final_project.v" "sprite_address_pio" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514549100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_sprite_height_pio final_project:nios_system\|final_project_sprite_height_pio:sprite_height_pio " "Elaborating entity \"final_project_sprite_height_pio\" for hierarchy \"final_project:nios_system\|final_project_sprite_height_pio:sprite_height_pio\"" {  } { { "db/ip/final_project/final_project.v" "sprite_height_pio" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514549106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_sysid final_project:nios_system\|final_project_sysid:sysid " "Elaborating entity \"final_project_sysid\" for hierarchy \"final_project:nios_system\|final_project_sysid:sysid\"" {  } { { "db/ip/final_project/final_project.v" "sysid" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514549113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0 final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"final_project_mm_interconnect_0\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/final_project/final_project.v" "mm_interconnect_0" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514549116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_template_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_template_0_avalon_master_translator\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "master_template_0_avalon_master_translator" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 1865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514549950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 1925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514549963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514549976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 2169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514549991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "sdram_s1_translator" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 2297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_game_nios_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_game_nios_avalon_jtag_slave_translator\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "jtag_game_nios_avalon_jtag_slave_translator" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 2361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 2425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_pll_slave_translator\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "pll_pll_slave_translator" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 2489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sprite_id_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sprite_id_pio_s1_translator\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "sprite_id_pio_s1_translator" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 2553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_template_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_template_0_avalon_master_agent\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "master_template_0_avalon_master_agent" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 3402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 3483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 3564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_1_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_1_data_master_agent\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "nios2_gen2_1_data_master_agent" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 3645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_1_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_1_instruction_master_agent\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "nios2_gen2_1_instruction_master_agent" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 3726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 3810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/final_project/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 3851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent_rdata_fifo" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 3892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 4183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 4224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_router final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router:router " "Elaborating entity \"final_project_mm_interconnect_0_router\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router:router\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "router" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 6896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_router_default_decode final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router:router\|final_project_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"final_project_mm_interconnect_0_router_default_decode\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router:router\|final_project_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_router_001 final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"final_project_mm_interconnect_0_router_001\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "router_001" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 6912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_router_001_default_decode final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_001:router_001\|final_project_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"final_project_mm_interconnect_0_router_001_default_decode\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_001:router_001\|final_project_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_router_003 final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"final_project_mm_interconnect_0_router_003\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "router_003" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 6944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_router_003_default_decode final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_003:router_003\|final_project_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"final_project_mm_interconnect_0_router_003_default_decode\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_003:router_003\|final_project_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_router_005 final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"final_project_mm_interconnect_0_router_005\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "router_005" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 6976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_router_005_default_decode final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_005:router_005\|final_project_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"final_project_mm_interconnect_0_router_005_default_decode\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_005:router_005\|final_project_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_router_006 final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"final_project_mm_interconnect_0_router_006\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "router_006" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 6992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_router_006_default_decode final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_006:router_006\|final_project_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"final_project_mm_interconnect_0_router_006_default_decode\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_006:router_006\|final_project_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_router_008 final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"final_project_mm_interconnect_0_router_008\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_008:router_008\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "router_008" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 7024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_router_008_default_decode final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_008:router_008\|final_project_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"final_project_mm_interconnect_0_router_008_default_decode\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_008:router_008\|final_project_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_template_0_avalon_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_template_0_avalon_master_limiter\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "master_template_0_avalon_master_limiter" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 7314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550559 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 19 to match size of target (1)" {  } { { "db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544514550564 "|mario_cv_game|final_project:nios_system|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_template_0_avalon_master_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_burst_adapter" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 7364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550581 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 3 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 7 to match size of target (3)" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544514550589 "|mario_cv_game|final_project:nios_system|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_cmd_demux final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"final_project_mm_interconnect_0_cmd_demux\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "cmd_demux" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 7493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_cmd_demux_001 final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"final_project_mm_interconnect_0_cmd_demux_001\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 7618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_cmd_demux_003 final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"final_project_mm_interconnect_0_cmd_demux_003\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "cmd_demux_003" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 7766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_cmd_mux final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"final_project_mm_interconnect_0_cmd_mux\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "cmd_mux" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 7818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/final_project/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_cmd_mux_001 final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"final_project_mm_interconnect_0_cmd_mux_001\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 7859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_001.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/final_project/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_cmd_mux_003 final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"final_project_mm_interconnect_0_cmd_mux_003\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "cmd_mux_003" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 7923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/final_project/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_rsp_demux_001 final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"final_project_mm_interconnect_0_rsp_demux_001\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 8338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_rsp_demux_005 final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"final_project_mm_interconnect_0_rsp_demux_005\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "rsp_demux_005" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 8448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_rsp_mux final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"final_project_mm_interconnect_0_rsp_mux\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "rsp_mux" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 8776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_rsp_mux_001 final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"final_project_mm_interconnect_0_rsp_mux_001\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 8901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514550924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_001.sv" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514551023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/final_project/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514551027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_rsp_mux_003 final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"final_project_mm_interconnect_0_rsp_mux_003\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "rsp_mux_003" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 9049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514551034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_003.sv" "arb" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_003.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514551045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:master_template_0_avalon_master_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:master_template_0_avalon_master_cmd_width_adapter\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "master_template_0_avalon_master_cmd_width_adapter" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 9138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514551051 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/final_project/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544514551060 "|mario_cv_game|final_project:nios_system|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_template_0_avalon_master_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:master_template_0_avalon_master_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:master_template_0_avalon_master_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/final_project/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514551087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:master_template_0_avalon_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:master_template_0_avalon_master_rsp_width_adapter\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "master_template_0_avalon_master_rsp_width_adapter" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 9204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514551100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "crosser" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 9238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514551129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514551140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/final_project/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514551164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_avalon_st_adapter final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"final_project_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 9369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514551179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0 final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514551184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_irq_mapper final_project:nios_system\|final_project_irq_mapper:irq_mapper " "Elaborating entity \"final_project_irq_mapper\" for hierarchy \"final_project:nios_system\|final_project_irq_mapper:irq_mapper\"" {  } { { "db/ip/final_project/final_project.v" "irq_mapper" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514551220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_irq_mapper_001 final_project:nios_system\|final_project_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"final_project_irq_mapper_001\" for hierarchy \"final_project:nios_system\|final_project_irq_mapper_001:irq_mapper_001\"" {  } { { "db/ip/final_project/final_project.v" "irq_mapper_001" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514551224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project:nios_system\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project:nios_system\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/final_project/final_project.v" "rst_controller" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514551226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_project:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_project:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/final_project/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514551232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_project:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_project:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/final_project/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514551235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project:nios_system\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project:nios_system\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/final_project/final_project.v" "rst_controller_001" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514551238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_number frame_number:f_num " "Elaborating entity \"frame_number\" for hierarchy \"frame_number:f_num\"" {  } { { "system_verilog/mario_cv_game.sv" "f_num" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514551243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_param RAM_param:fb_curr " "Elaborating entity \"RAM_param\" for hierarchy \"RAM_param:fb_curr\"" {  } { { "system_verilog/mario_cv_game.sv" "fb_curr" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514551245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga_controller " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga_controller\"" {  } { { "system_verilog/mario_cv_game.sv" "vga_controller" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514552214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_controller frame_controller:f_ctl " "Elaborating entity \"frame_controller\" for hierarchy \"frame_controller:f_ctl\"" {  } { { "system_verilog/mario_cv_game.sv" "f_ctl" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514552219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Color_Mapper frame_controller:f_ctl\|Color_Mapper:color_mapper " "Elaborating entity \"Color_Mapper\" for hierarchy \"frame_controller:f_ctl\|Color_Mapper:color_mapper\"" {  } { { "system_verilog/frame_controller.sv" "color_mapper" { Text "/home/joey/courses/ece385/final_project/system_verilog/frame_controller.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514552225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_controller sprite_controller:s_ctl " "Elaborating entity \"sprite_controller\" for hierarchy \"sprite_controller:s_ctl\"" {  } { { "system_verilog/mario_cv_game.sv" "s_ctl" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514552231 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "test sprite_controller.sv(153) " "Verilog HDL warning at sprite_controller.sv(153): object test used but never assigned" {  } { { "system_verilog/sprite_controller.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/sprite_controller.sv" 153 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1544514552232 "|mario_cv_game|sprite_controller:s_ctl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sprite_controller.sv(37) " "Verilog HDL Case Statement information at sprite_controller.sv(37): all case item expressions in this case statement are onehot" {  } { { "system_verilog/sprite_controller.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/sprite_controller.sv" 37 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1544514552233 "|mario_cv_game|sprite_controller:s_ctl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "test 0 sprite_controller.sv(153) " "Net \"test\" at sprite_controller.sv(153) has no driver or initial value, using a default initial value '0'" {  } { { "system_verilog/sprite_controller.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/sprite_controller.sv" 153 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544514552237 "|mario_cv_game|sprite_controller:s_ctl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_fifo sprite_fifo:sprite_id_fifo " "Elaborating entity \"sprite_fifo\" for hierarchy \"sprite_fifo:sprite_id_fifo\"" {  } { { "system_verilog/mario_cv_game.sv" "sprite_id_fifo" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514552263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_fifo sprite_fifo:sprite_address_fifo " "Elaborating entity \"sprite_fifo\" for hierarchy \"sprite_fifo:sprite_address_fifo\"" {  } { { "system_verilog/mario_cv_game.sv" "sprite_address_fifo" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514552327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_fifo sprite_fifo:sprite_rotate_fifo " "Elaborating entity \"sprite_fifo\" for hierarchy \"sprite_fifo:sprite_rotate_fifo\"" {  } { { "system_verilog/mario_cv_game.sv" "sprite_rotate_fifo" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514552373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex0_inst " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex0_inst\"" {  } { { "system_verilog/mario_cv_game.sv" "hex0_inst" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514552426 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1544514556917 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.12.11.01:49:21 Progress: Loading sldd887a179/alt_sld_fab_wrapper_hw.tcl " "2018.12.11.01:49:21 Progress: Loading sldd887a179/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514561166 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514563582 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514563796 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514565060 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514565224 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514565406 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514565599 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514565603 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514565603 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1544514566297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd887a179/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd887a179/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd887a179/alt_sld_fab.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/sldd887a179/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514566591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514566591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514566725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514566725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514566727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514566727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514566829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514566829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/joey/courses/ece385/final_project/db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514566950 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/joey/courses/ece385/final_project/db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514566950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514566950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514567053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514567053 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RAM_param:fb_update\|mem_rtl_0 " "Inferred dual-clock RAM node \"RAM_param:fb_update\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1544514573821 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RAM_param:fb_curr\|mem_rtl_0 " "Inferred dual-clock RAM node \"RAM_param:fb_curr\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1544514573822 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/final_project/submodules/altera_avalon_sc_fifo.v" "mem" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1544514573822 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1544514573822 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM_param:fb_update\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM_param:fb_update\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544514579748 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544514579748 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 18 " "Parameter WIDTHAD_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544514579748 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 172800 " "Parameter NUMWORDS_A set to 172800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544514579748 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544514579748 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 18 " "Parameter WIDTHAD_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544514579748 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 172800 " "Parameter NUMWORDS_B set to 172800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544514579748 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544514579748 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544514579748 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544514579748 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544514579748 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544514579748 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544514579748 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544514579748 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544514579748 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM_param:fb_curr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM_param:fb_curr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544514579748 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544514579748 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 18 " "Parameter WIDTHAD_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544514579748 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 172800 " "Parameter NUMWORDS_A set to 172800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544514579748 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544514579748 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 18 " "Parameter WIDTHAD_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544514579748 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 172800 " "Parameter NUMWORDS_B set to 172800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544514579748 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544514579748 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544514579748 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544514579748 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544514579748 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544514579748 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544514579748 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1544514579748 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1544514579748 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1544514579748 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "sprite_controller:s_ctl\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sprite_controller:s_ctl\|Mult0\"" {  } { { "system_verilog/sprite_controller.sv" "Mult0" { Text "/home/joey/courses/ece385/final_project/system_verilog/sprite_controller.sv" 72 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544514579750 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1544514579750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_param:fb_update\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"RAM_param:fb_update\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514579782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_param:fb_update\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"RAM_param:fb_update\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514579782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514579782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 18 " "Parameter \"WIDTHAD_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514579782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 172800 " "Parameter \"NUMWORDS_A\" = \"172800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514579782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514579782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 18 " "Parameter \"WIDTHAD_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514579782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 172800 " "Parameter \"NUMWORDS_B\" = \"172800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514579782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514579782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514579782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514579782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514579782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514579782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514579782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514579782 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544514579782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c6e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c6e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c6e1 " "Found entity 1: altsyncram_c6e1" {  } { { "db/altsyncram_c6e1.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/altsyncram_c6e1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514579841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514579841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_9ua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_9ua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_9ua " "Found entity 1: decode_9ua" {  } { { "db/decode_9ua.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/decode_9ua.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514579952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514579952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pob " "Found entity 1: mux_pob" {  } { { "db/mux_pob.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/mux_pob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514579995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514579995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sprite_controller:s_ctl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sprite_controller:s_ctl\|lpm_mult:Mult0\"" {  } { { "system_verilog/sprite_controller.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/sprite_controller.sv" 72 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514580038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sprite_controller:s_ctl\|lpm_mult:Mult0 " "Instantiated megafunction \"sprite_controller:s_ctl\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514580038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514580038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514580038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514580038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514580038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514580038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514580038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514580038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544514580038 ""}  } { { "system_verilog/sprite_controller.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/sprite_controller.sv" 72 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544514580038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2at " "Found entity 1: mult_2at" {  } { { "db/mult_2at.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/mult_2at.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544514580068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514580068 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1544514581675 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/final_project/submodules/final_project_sdram.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_sdram.v" 442 -1 0 } } { "db/ip/final_project/submodules/final_project_sdram.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_sdram.v" 356 -1 0 } } { "db/ip/final_project/submodules/altera_reset_synchronizer.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/final_project/submodules/final_project_sdram.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/final_project/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/final_project/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 2878 -1 0 } } { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 3878 -1 0 } } { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 398 -1 0 } } { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_1_cpu.v" 3500 -1 0 } } { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 352 -1 0 } } { "db/ip/final_project/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/final_project/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_width_adapter.sv" 747 -1 0 } } { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "db/ip/final_project/submodules/final_project_pll.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_pll.v" 278 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1544514582048 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1544514582048 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544514588126 "|mario_cv_game|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544514588126 "|mario_cv_game|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544514588126 "|mario_cv_game|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544514588126 "|mario_cv_game|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544514588126 "|mario_cv_game|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N GND " "Pin \"OTG_WR_N\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544514588126 "|mario_cv_game|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544514588126 "|mario_cv_game|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 407 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544514588126 "|mario_cv_game|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 407 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544514588126 "|mario_cv_game|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 407 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544514588126 "|mario_cv_game|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 407 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544514588126 "|mario_cv_game|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 407 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544514588126 "|mario_cv_game|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 407 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544514588126 "|mario_cv_game|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 407 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544514588126 "|mario_cv_game|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544514588126 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514588971 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "904 " "904 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1544514598136 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1544514598630 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1544514598630 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514598852 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/joey/courses/ece385/final_project/output_files/mario_cv_game.map.smsg " "Generated suppressed messages file /home/joey/courses/ece385/final_project/output_files/mario_cv_game.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514600030 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544514602506 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544514602506 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "final_project:nios_system\|final_project_pll:pll\|final_project_pll_altpll_1qn2:sd1\|pll7 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"final_project:nios_system\|final_project_pll:pll\|final_project_pll_altpll_1qn2:sd1\|pll7\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/ip/final_project/submodules/final_project_pll.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_pll.v" 150 -1 0 } } { "db/ip/final_project/submodules/final_project_pll.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_pll.v" 300 0 0 } } { "db/ip/final_project/final_project.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 382 0 0 } } { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 175 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1544514603112 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544514603879 "|mario_cv_game|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544514603879 "|mario_cv_game|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544514603879 "|mario_cv_game|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[0\] " "No output dependent on input pin \"OTG_INT\[0\]\"" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544514603879 "|mario_cv_game|OTG_INT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[1\] " "No output dependent on input pin \"OTG_INT\[1\]\"" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544514603879 "|mario_cv_game|OTG_INT[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1544514603879 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17700 " "Implemented 17700 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544514603880 ""} { "Info" "ICUT_CUT_TM_OPINS" "118 " "Implemented 118 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544514603880 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1544514603880 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16953 " "Implemented 16953 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544514603880 ""} { "Info" "ICUT_CUT_TM_RAMS" "568 " "Implemented 568 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1544514603880 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1544514603880 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1544514603880 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544514603880 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1389 " "Peak virtual memory: 1389 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544514603994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 11 01:50:03 2018 " "Processing ended: Tue Dec 11 01:50:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544514603994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:41 " "Elapsed time: 00:01:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544514603994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:55 " "Total CPU time (on all processors): 00:02:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544514603994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544514603994 ""}
