;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 108
	ADD 210, 30
	MOV -9, <-20
	SUB 900, 0
	MOV -1, <-20
	SLT 1, <-20
	SUB 121, 0
	SPL 400, #2
	SUB 1, <-0
	SUB @121, 103
	MOV -1, <-20
	SUB #12, @0
	SPL -100, -100
	SPL -100, -300
	SUB 1, <-0
	SUB 0, -0
	DJN -1, @-20
	SUB @121, 103
	SUB 1, <-1
	SUB -100, -300
	SUB 12, @10
	ADD 100, 9
	SUB 900, 0
	SUB 900, 0
	SPL 0, -202
	ADD 0, @20
	SLT 721, -0
	DJN <721, 106
	CMP #12, @0
	CMP #12, @0
	ADD 210, 60
	ADD 100, 9
	SPL 0, -202
	SPL 0, #20
	SUB <400, @2
	ADD 210, 30
	SUB <400, @2
	MOV -1, <-20
	CMP -207, <-120
	SUB 12, @10
	SUB <400, @2
	MOV -7, <-20
	CMP -207, <-120
	SPL 0, -202
	SPL 0, -202
