INFO: [VRFC 10-2263] Analyzing Verilog file "D:/onedrive/Tsinghua/Third-A/Computer-Composition/TeamLab/thinpad_top-rev.3/thinpad_top.sim/sim_1/impl/func/xsim/tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BaudTickGen__parameterized0
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module serial
INFO: [VRFC 10-311] analyzing module sram_controller
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/onedrive/Tsinghua/Third-A/Computer-Composition/TeamLab/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/onedrive/Tsinghua/Third-A/Computer-Composition/TeamLab/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_50M' is not allowed [D:/onedrive/Tsinghua/Third-A/Computer-Composition/TeamLab/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/onedrive/Tsinghua/Third-A/Computer-Composition/TeamLab/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/cpld_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpld_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/onedrive/Tsinghua/Third-A/Computer-Composition/TeamLab/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_sync_cpld
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/onedrive/Tsinghua/Third-A/Computer-Composition/TeamLab/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/onedrive/Tsinghua/Third-A/Computer-Composition/TeamLab/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
