"filename", "language", "Python", "Markdown", "Verilog", "Xilinx Design Constraints", "comment", "blank", "total"
"d:\fpga\project\PlaneWar\README.md", "Markdown", 0, 5, 0, 0, 0, 3, 8
"d:\fpga\project\PlaneWar\src\constrs\constrs.xdc", "Xilinx Design Constraints", 0, 0, 0, 43, 3, 5, 51
"d:\fpga\project\PlaneWar\src\header\define.v", "Verilog", 0, 0, 88, 0, 19, 10, 117
"d:\fpga\project\PlaneWar\src\rtl\bullet.v", "Verilog", 0, 0, 106, 0, 10, 11, 127
"d:\fpga\project\PlaneWar\src\rtl\clk_mgr.v", "Verilog", 0, 0, 25, 0, 10, 4, 39
"d:\fpga\project\PlaneWar\src\rtl\dff_delay.v", "Verilog", 0, 0, 43, 0, 8, 5, 56
"d:\fpga\project\PlaneWar\src\rtl\disp_ctrl.v", "Verilog", 0, 0, 52, 0, 8, 7, 67
"d:\fpga\project\PlaneWar\src\rtl\dri_vga.v", "Verilog", 0, 0, 56, 0, 11, 10, 77
"d:\fpga\project\PlaneWar\src\rtl\enc_btn.v", "Verilog", 0, 0, 35, 0, 8, 5, 48
"d:\fpga\project\PlaneWar\src\rtl\enemy1.v", "Verilog", 0, 0, 107, 0, 30, 7, 144
"d:\fpga\project\PlaneWar\src\rtl\enemy_mgr.v", "Verilog", 0, 0, 5, 0, 0, 1, 6
"d:\fpga\project\PlaneWar\src\rtl\me.v", "Verilog", 0, 0, 136, 0, 18, 10, 164
"d:\fpga\project\PlaneWar\src\rtl\top.v", "Verilog", 0, 0, 91, 0, 15, 13, 119
"d:\fpga\project\PlaneWar\utils\gen_coe.py", "Python", 79, 0, 0, 0, 1, 11, 91
"Total", "-", 79, 5, 744, 43, 141, 102, 1114