
---------- Begin Simulation Statistics ----------
final_tick                                  271613500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 436500                       # Simulator instruction rate (inst/s)
host_mem_usage                                 678752                       # Number of bytes of host memory used
host_op_rate                                   510905                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.68                       # Real time elapsed on the host
host_tick_rate                              398793197                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      297245                       # Number of instructions simulated
sim_ops                                        347966                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000272                       # Number of seconds simulated
sim_ticks                                   271613500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.887279                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   22300                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                49680                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2744                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             40674                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3023                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4905                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1882                       # Number of indirect misses.
system.cpu.branchPred.lookups                   61672                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6398                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         125                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      297245                       # Number of instructions committed
system.cpu.committedOps                        347966                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.827540                       # CPI: cycles per instruction
system.cpu.discardedOps                          5596                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             183060                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             45516                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            22167                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          159222                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.547184                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                           543227                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  234694     67.45%     67.45% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1820      0.52%     67.97% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.97% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.97% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.97% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.97% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.97% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.97% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.97% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.97% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.97% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.97% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.97% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.97% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.97% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.97% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.97% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.97% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.97% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.97% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.97% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.97% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               21      0.01%     67.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.98% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.98% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.98% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.98% # Class of committed instruction
system.cpu.op_class_0::MemRead                  61878     17.78%     85.76% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 49553     14.24%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   347966                       # Class of committed instruction
system.cpu.tickCycles                          384005                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    47                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests          557                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2737                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5980                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    271613500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3165                       # Transaction distribution
system.membus.trans_dist::WritebackClean         2715                       # Transaction distribution
system.membus.trans_dist::CleanEvict                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq                98                       # Transaction distribution
system.membus.trans_dist::ReadExResp               98                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3051                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           114                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         8817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          426                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9243                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       369024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        13568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  382592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3263                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.176831                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.381584                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2686     82.32%     82.32% # Request fanout histogram
system.membus.snoop_fanout::1                     577     17.68%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                3263                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8420000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7859500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy             573750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    271613500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         195264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          13568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             208832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       195264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        195264                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            3051                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3263                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         718903884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          49953334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             768857218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    718903884                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        718903884                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        718903884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         49953334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            768857218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       161.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1029.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000452031250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            8                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            9                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4694                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                126                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3263                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2159                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3263                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2159                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2022                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1998                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      9348500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    6205000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                32617250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7533.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26283.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1056                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     114                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3263                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2159                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      95                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          198                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    428.929293                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   305.385110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   303.883936                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           28     14.14%     14.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           44     22.22%     36.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           30     15.15%     51.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           12      6.06%     57.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      3.03%     60.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           47     23.74%     84.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           13      6.57%     90.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      2.53%     93.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           13      6.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          198                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            9                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     137.888889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     82.882903                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    154.070961                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31             1     11.11%     11.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             3     33.33%     44.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             1     11.11%     55.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1     11.11%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1     11.11%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367            1     11.11%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1     11.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             9                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            8                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                8    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             8                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  79424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  129408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    8640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  208832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               138176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       292.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        31.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    768.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    508.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     271605000                       # Total gap between requests
system.mem_ctrls.avgGap                      50093.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        65856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        13568                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         8640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 242462175.112798154354                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 49953334.425571635365                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 31809906.355906464159                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         3051                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          212                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2159                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26711500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      5905750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   4453875750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      8755.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27857.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2062934.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               656880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               333960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2727480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             344520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     20897760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         28469220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         80325600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          133755420                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        492.447614                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    208558500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      8840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     54215000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               806820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               409860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             6133260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             334080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     20897760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        115418730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          7104960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          151105470                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        556.325330                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     17532250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      8840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    245241250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       271613500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    271613500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        92071                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            92071                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        92071                       # number of overall hits
system.cpu.icache.overall_hits::total           92071                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3051                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3051                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3051                       # number of overall misses
system.cpu.icache.overall_misses::total          3051                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     90003500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     90003500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     90003500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     90003500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        95122                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        95122                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        95122                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        95122                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.032075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.032075                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.032075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.032075                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 29499.672239                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29499.672239                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 29499.672239                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29499.672239                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2715                       # number of writebacks
system.cpu.icache.writebacks::total              2715                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3051                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3051                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3051                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3051                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     86952500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     86952500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     86952500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     86952500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.032075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.032075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.032075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.032075                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 28499.672239                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28499.672239                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 28499.672239                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28499.672239                       # average overall mshr miss latency
system.cpu.icache.replacements                   2715                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        92071                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           92071                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3051                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3051                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     90003500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     90003500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        95122                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        95122                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.032075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.032075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 29499.672239                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29499.672239                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3051                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3051                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     86952500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     86952500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.032075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.032075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 28499.672239                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28499.672239                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    271613500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           292.320240                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               95122                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3051                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             31.177319                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             71500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   292.320240                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.570938                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.570938                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          336                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          282                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.656250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            193295                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           193295                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    271613500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    271613500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    271613500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       104864                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           104864                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       104894                       # number of overall hits
system.cpu.dcache.overall_hits::total          104894                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          259                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            259                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          271                       # number of overall misses
system.cpu.dcache.overall_misses::total           271                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     13844500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     13844500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     13844500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     13844500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       105123                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       105123                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       105165                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       105165                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002464                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002464                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002577                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002577                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53453.667954                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53453.667954                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51086.715867                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51086.715867                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           58                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           58                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           58                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           58                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          201                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          201                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          211                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          211                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     10443500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     10443500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     11430500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     11430500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001912                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001912                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002006                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002006                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51957.711443                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51957.711443                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 54172.985782                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54172.985782                       # average overall mshr miss latency
system.cpu.dcache.replacements                      2                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        58544                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           58544                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          112                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           112                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      6043000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6043000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        58656                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        58656                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001909                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001909                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53955.357143                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53955.357143                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          103                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          103                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5241000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5241000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001756                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001756                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50883.495146                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50883.495146                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        46320                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          46320                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          147                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          147                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      7801500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7801500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        46467                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        46467                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003164                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003164                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 53071.428571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53071.428571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           49                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           49                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           98                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           98                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      5202500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5202500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002109                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002109                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 53086.734694                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53086.734694                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           30                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            30                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           42                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           42                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.285714                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.285714                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       987000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       987000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.238095                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.238095                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        98700                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        98700                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1091                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1091                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        47500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        47500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000916                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000916                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        47500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        47500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        46500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        46500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000916                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000916                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        46500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        46500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1092                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1092                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1092                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1092                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    271613500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           181.156292                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              107289                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               212                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            506.080189                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            134000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   181.156292                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.176910                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.176910                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          210                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          194                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.205078                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            214910                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           214910                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    271613500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    271613500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
