# Verilog-EX-NOR
This trove consists of verilog code,RTL,simulation output,testbench of EX-OR gate in all three levels of modeling(gate level,data flow and behavioral model) 

gexnor - gate level verilog code

gexnortest - gate level testbench

gexnor simulation - gate level simulation output

gexnor.pdf - gate level RTL structure

dexnor - data flow verilog code

dexnortest - data flow testbench

dexnor simulation - data flow simulation output

dexnor.pdf - data flow RTL structure

bexnor - behavioral level verilog code

bexnortest - behavioral level testbench

bexnor simulation - behavioral level simulation output

bexnor.pdf - behavioral level RTL structure
