INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240522_RAM_SystemVerilog_Verification/20240522_RAM_SystemVerilog_Verification.srcs/sim_1/new/tb_RAM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RAM
