// Seed: 2356805358
`timescale 1ps / 1 ps
module module_0 (
    id_1
);
  input id_1;
  type_5(
      id_1, 1, id_1
  );
  reg  id_2 = 1;
  reg  id_3;
  byte id_4;
  initial begin
    id_2 <= id_4;
    id_3 <= id_3[1];
  end
endmodule
