/*
 * Copyright 2024 NXP
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef __DT_BINDINGS_INPUTMUX_NXP_INPUTMUX_RT6XX_H__
#define __DT_BINDINGS_INPUTMUX_NXP_INPUTMUX_RT6XX_H__

#define SCT0_PMUX_ID 0x00U
#define SHSGPIO_PMUX_ID 0x80U
#define PINTSEL_PMUX_ID 0x100U
#define DSP_INT_PMUX_ID 0x140U
#define DMA0_ITRIG_PMUX_ID 0x200U
#define DMA0_OTRIG_PMUX_ID 0x300U
#define DMA1_ITRIG_PMUX_ID 0x400U
#define DMA1_OTRIG_PMUX_ID 0x500U
#define CT32BIT0_CAP_PMUX_ID 0x600U
#define CT32BIT1_CAP_PMUX_ID 0x610U
#define CT32BIT2_CAP_PMUX_ID 0x620U
#define CT32BIT3_CAP_PMUX_ID 0x630U
#define CT32BIT4_CAP_PMUX_ID 0x640U
#define FREQMEAS_PMUX_ID 0x700U
#define DMA0_REQ_ENA0_ID 0x740U
#define DMA1_REQ_ENA0_ID 0x760U
#define DMA0_ITRIG_EN0_ID 0x780U
#define DMA1_ITRIG_EN0_ID 0x7A0U
#define ENA_SHIFT 8U
#define PMUX_SHIFT 20U

/* Definitions for SCT0 */
#define MUX_SCT0_PIN_INP0_TO_SCT0                    (0U + (SCT0_PMUX_ID << PMUX_SHIFT))
#define MUX_SCT0_PIN_INP1_TO_SCT0                    (1U + (SCT0_PMUX_ID << PMUX_SHIFT))
#define MUX_SCT0_PIN_INP2_TO_SCT0                    (2U + (SCT0_PMUX_ID << PMUX_SHIFT))
#define MUX_SCT0_PIN_INP3_TO_SCT0                    (3U + (SCT0_PMUX_ID << PMUX_SHIFT))
#define MUX_SCT0_PIN_INP4_TO_SCT0                    (4U + (SCT0_PMUX_ID << PMUX_SHIFT))
#define MUX_SCT0_PIN_INP5_TO_SCT0                    (5U + (SCT0_PMUX_ID << PMUX_SHIFT))
#define MUX_SCT0_PIN_INP6_TO_SCT0                    (6U + (SCT0_PMUX_ID << PMUX_SHIFT))
#define MUX_SCT0_PIN_INP7_TO_SCT0                    (7U + (SCT0_PMUX_ID << PMUX_SHIFT))
#define MUX_CTIMER0_MAT0_TO_SCT0                     (8U + (SCT0_PMUX_ID << PMUX_SHIFT))
#define MUX_CTIMER1_MAT0_TO_SCT0                     (9U + (SCT0_PMUX_ID << PMUX_SHIFT))
#define MUX_CTIMER2_MAT0_TO_SCT0                     (10U + (SCT0_PMUX_ID << PMUX_SHIFT))
#define MUX_CTIMER3_MAT0_TO_SCT0                     (11U + (SCT0_PMUX_ID << PMUX_SHIFT))
#define MUX_CTIMER4_MAT0_TO_SCT0                     (12U + (SCT0_PMUX_ID << PMUX_SHIFT))
#define MUX_ADC_IRQ_TO_SCT0                          (13U + (SCT0_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_INT_BMATCH_TO_SCT0                  (14U + (SCT0_PMUX_ID << PMUX_SHIFT))
#define MUX_USB1_FRAME_TOGGLE_TO_SCT0                (15U + (SCT0_PMUX_ID << PMUX_SHIFT))
#define MUX_CMP0_OUT_TO_SCT0                         (16U + (SCT0_PMUX_ID << PMUX_SHIFT))
#define MUX_SHARED_I2S0_SCLK_TO_SCT0                 (17U + (SCT0_PMUX_ID << PMUX_SHIFT))
#define MUX_SHARED_I2S1_SCLK_TO_SCT0                 (18U + (SCT0_PMUX_ID << PMUX_SHIFT))
#define MUX_SHARED_I2S0_WS_TO_SCT0                   (19U + (SCT0_PMUX_ID << PMUX_SHIFT))
#define MUX_SHARED_I2S1_WS_TO_SCT0                   (20U + (SCT0_PMUX_ID << PMUX_SHIFT))
#define MUX_MCLK_TO_SCT0                             (21U + (SCT0_PMUX_ID << PMUX_SHIFT))
#define MUX_ARM_TXEV_TO_SCT0                         (22U + (SCT0_PMUX_ID << PMUX_SHIFT))
#define MUX_DEBUG_HALTED_TO_SCT0                     (23U + (SCT0_PMUX_ID << PMUX_SHIFT))

/* Definitions for PINTSEL */
#define MUX_GPIO_PORT0_PIN0_TO_PINTSEL               (0U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT0_PIN1_TO_PINTSEL               (1U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT0_PIN2_TO_PINTSEL               (2U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT0_PIN3_TO_PINTSEL               (3U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT0_PIN4_TO_PINTSEL               (4U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT0_PIN5_TO_PINTSEL               (5U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT0_PIN6_TO_PINTSEL               (6U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT0_PIN7_TO_PINTSEL               (7U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT0_PIN8_TO_PINTSEL               (8U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT0_PIN9_TO_PINTSEL               (9U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT0_PIN10_TO_PINTSEL              (10U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT0_PIN11_TO_PINTSEL              (11U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT0_PIN12_TO_PINTSEL              (12U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT0_PIN13_TO_PINTSEL              (13U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT0_PIN14_TO_PINTSEL              (14U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT0_PIN15_TO_PINTSEL              (15U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT0_PIN16_TO_PINTSEL              (16U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT0_PIN17_TO_PINTSEL              (17U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT0_PIN18_TO_PINTSEL              (18U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT0_PIN19_TO_PINTSEL              (19U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT0_PIN20_TO_PINTSEL              (20U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT0_PIN21_TO_PINTSEL              (21U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT0_PIN22_TO_PINTSEL              (22U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT0_PIN23_TO_PINTSEL              (23U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT0_PIN24_TO_PINTSEL              (24U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT0_PIN25_TO_PINTSEL              (25U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT0_PIN26_TO_PINTSEL              (26U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT0_PIN27_TO_PINTSEL              (27U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT0_PIN28_TO_PINTSEL              (28U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT0_PIN29_TO_PINTSEL              (29U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT0_PIN30_TO_PINTSEL              (30U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT0_PIN31_TO_PINTSEL              (31U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT1_PIN0_TO_PINTSEL               (32U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT1_PIN1_TO_PINTSEL               (33U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT1_PIN2_TO_PINTSEL               (34U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT1_PIN3_TO_PINTSEL               (35U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT1_PIN4_TO_PINTSEL               (36U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT1_PIN5_TO_PINTSEL               (37U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT1_PIN6_TO_PINTSEL               (38U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT1_PIN7_TO_PINTSEL               (39U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT1_PIN8_TO_PINTSEL               (40U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT1_PIN9_TO_PINTSEL               (41U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT1_PIN10_TO_PINTSEL              (42U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT1_PIN11_TO_PINTSEL              (43U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT1_PIN12_TO_PINTSEL              (44U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT1_PIN13_TO_PINTSEL              (45U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT1_PIN14_TO_PINTSEL              (46U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT1_PIN15_TO_PINTSEL              (47U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT1_PIN16_TO_PINTSEL              (48U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT1_PIN17_TO_PINTSEL              (49U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT1_PIN18_TO_PINTSEL              (50U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT1_PIN19_TO_PINTSEL              (51U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT1_PIN20_TO_PINTSEL              (52U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT1_PIN21_TO_PINTSEL              (53U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT1_PIN22_TO_PINTSEL              (54U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT1_PIN23_TO_PINTSEL              (55U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT1_PIN24_TO_PINTSEL              (56U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT1_PIN25_TO_PINTSEL              (57U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT1_PIN26_TO_PINTSEL              (58U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT1_PIN27_TO_PINTSEL              (59U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT1_PIN28_TO_PINTSEL              (60U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT1_PIN29_TO_PINTSEL              (61U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT1_PIN30_TO_PINTSEL              (62U + (PINTSEL_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_PORT1_PIN31_TO_PINTSEL              (63U + (PINTSEL_PMUX_ID << PMUX_SHIFT))

/* Definitions for DSPINTERRUPT */
#define MUX_FLEXCOMM0_TO_DSP_INTERRUPT               (0U + (DSP_INT_PMUX_ID << PMUX_SHIFT))
#define MUX_FLEXCOMM1_TO_DSP_INTERRUPT               (1U + (DSP_INT_PMUX_ID << PMUX_SHIFT))
#define MUX_FLEXCOMM2_TO_DSP_INTERRUPT               (2U + (DSP_INT_PMUX_ID << PMUX_SHIFT))
#define MUX_FLEXCOMM3_TO_DSP_INTERRUPT               (3U + (DSP_INT_PMUX_ID << PMUX_SHIFT))
#define MUX_FLEXCOMM4_TO_DSP_INTERRUPT               (4U + (DSP_INT_PMUX_ID << PMUX_SHIFT))
#define MUX_FLEXCOMM5_TO_DSP_INTERRUPT               (5U + (DSP_INT_PMUX_ID << PMUX_SHIFT))
#define MUX_FLEXCOMM6_TO_DSP_INTERRUPT               (6U + (DSP_INT_PMUX_ID << PMUX_SHIFT))
#define MUX_FLEXCOMM7_TO_DSP_INTERRUPT               (7U + (DSP_INT_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_INT0_TO_DSP_INTERRUPT               (8U + (DSP_INT_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_INT1_TO_DSP_INTERRUPT               (9U + (DSP_INT_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_INT2_TO_DSP_INTERRUPT               (10U + (DSP_INT_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_INT3_TO_DSP_INTERRUPT               (11U + (DSP_INT_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_INT4_TO_DSP_INTERRUPT               (12U + (DSP_INT_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_INT5_TO_DSP_INTERRUPT               (13U + (DSP_INT_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_INT6_TO_DSP_INTERRUPT               (14U + (DSP_INT_PMUX_ID << PMUX_SHIFT))
#define MUX_GPIO_INT7_TO_DSP_INTERRUPT               (15U + (DSP_INT_PMUX_ID << PMUX_SHIFT))
#define MUX_NS_HS_GPIO_INT0_TO_DSP_INTERRUPT         (16U + (DSP_INT_PMUX_ID << PMUX_SHIFT))
#define MUX_NS_HS_GPIO_INT1_TO_DSP_INTERRUPT         (17U + (DSP_INT_PMUX_ID << PMUX_SHIFT))
#define MUX_WDT1_TO_DSP_INTERRUPT                    (18U + (DSP_INT_PMUX_ID << PMUX_SHIFT))
#define MUX_DMAC0_TO_DSP_INTERRUPT                   (19U + (DSP_INT_PMUX_ID << PMUX_SHIFT))
#define MUX_DMAC1_TO_DSP_INTERRUPT                   (20U + (DSP_INT_PMUX_ID << PMUX_SHIFT))
#define MUX_MU_BTO_DSP_INTERRUPT                     (21U + (DSP_INT_PMUX_ID << PMUX_SHIFT))
#define MUX_UTICK0_TO_DSP_INTERRUPT                  (22U + (DSP_INT_PMUX_ID << PMUX_SHIFT))
#define MUX_MRT0_TO_DSP_INTERRUPT                    (23U + (DSP_INT_PMUX_ID << PMUX_SHIFT))
#define MUX_OS_EVENT_TIMER_TO_DSP_INTERRUPT          (24U + (DSP_INT_PMUX_ID << PMUX_SHIFT))
#define MUX_CTIMER0_TO_DSP_INTERRUPT                 (25U + (DSP_INT_PMUX_ID << PMUX_SHIFT))
#define MUX_CTIMER1_TO_DSP_INTERRUPT                 (26U + (DSP_INT_PMUX_ID << PMUX_SHIFT))
#define MUX_CTIMER2_TO_DSP_INTERRUPT                 (27U + (DSP_INT_PMUX_ID << PMUX_SHIFT))
#define MUX_CTIMER3_TO_DSP_INTERRUPT                 (28U + (DSP_INT_PMUX_ID << PMUX_SHIFT))
#define MUX_CTIMER4_TO_DSP_INTERRUPT                 (29U + (DSP_INT_PMUX_ID << PMUX_SHIFT))
#define MUX_RTC_TO_DSP_INTERRUPT                     (30U + (DSP_INT_PMUX_ID << PMUX_SHIFT))
#define MUX_I3C0_TO_DSP_INTERRUPT                    (31U + (DSP_INT_PMUX_ID << PMUX_SHIFT))
#define MUX_DMIC0_TO_DSP_INTERRUPT                   (32U + (DSP_INT_PMUX_ID << PMUX_SHIFT))
#define MUX_HWVAD0_TO_DSP_INTERRUPT                  (33U + (DSP_INT_PMUX_ID << PMUX_SHIFT))
#define MUX_FLEXSPI_TO_DSP_INTERRUPT                 (34U + (DSP_INT_PMUX_ID << PMUX_SHIFT))

/* Definitions for FREQMEAS */
#define MUX_XTALIN_TO_FREQMEAS                       (0U + (FREQMEAS_PMUX_ID << PMUX_SHIFT))
#define MUX_SFRO_TO_FREQMEAS                         (1U + (FREQMEAS_PMUX_ID << PMUX_SHIFT))
#define MUX_FFRO_TO_FREQMEAS                         (2U + (FREQMEAS_PMUX_ID << PMUX_SHIFT))
#define MUX_LPOSC_TO_FREQMEAS                        (3U + (FREQMEAS_PMUX_ID << PMUX_SHIFT))
#define MUX_RTC32_KHZ_OSC_TO_FREQMEAS                (4U + (FREQMEAS_PMUX_ID << PMUX_SHIFT))
#define MUX_MAIN_SYS_CLK_TO_FREQMEAS                 (5U + (FREQMEAS_PMUX_ID << PMUX_SHIFT))
#define MUX_FREQME_GPIO_CLK_TO_FREQMEAS              (6U + (FREQMEAS_PMUX_ID << PMUX_SHIFT))

/* Definitions for TIMER0CAPTURECHANNELS */
#define MUX_CT_INP0_TO_TIMER0_CAPTURE_CHANNELS       (0U + (CT32BIT0_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP1_TO_TIMER0_CAPTURE_CHANNELS       (1U + (CT32BIT0_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP2_TO_TIMER0_CAPTURE_CHANNELS       (2U + (CT32BIT0_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP3_TO_TIMER0_CAPTURE_CHANNELS       (3U + (CT32BIT0_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP4_TO_TIMER0_CAPTURE_CHANNELS       (4U + (CT32BIT0_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP5_TO_TIMER0_CAPTURE_CHANNELS       (5U + (CT32BIT0_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP6_TO_TIMER0_CAPTURE_CHANNELS       (6U + (CT32BIT0_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP7_TO_TIMER0_CAPTURE_CHANNELS       (7U + (CT32BIT0_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP8_TO_TIMER0_CAPTURE_CHANNELS       (8U + (CT32BIT0_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP9_TO_TIMER0_CAPTURE_CHANNELS       (9U + (CT32BIT0_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP10_TO_TIMER0_CAPTURE_CHANNELS      (10U + \
		(CT32BIT0_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP11_TO_TIMER0_CAPTURE_CHANNELS      (11U + \
		(CT32BIT0_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP12_TO_TIMER0_CAPTURE_CHANNELS      (12U + \
		(CT32BIT0_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP13_TO_TIMER0_CAPTURE_CHANNELS      (13U + \
		(CT32BIT0_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP14_TO_TIMER0_CAPTURE_CHANNELS      (14U + \
		(CT32BIT0_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP15_TO_TIMER0_CAPTURE_CHANNELS      (15U + \
		(CT32BIT0_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_SHARED_I2S0_WS_TO_TIMER0_CAPTURE_CHANNELS (16U + \
		(CT32BIT0_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_SHARED_I2S1_WS_TO_TIMER0_CAPTURE_CHANNELS (17U + \
		(CT32BIT0_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_USB1_FRAME_TOGGLE_TO_TIMER0_CAPTURE_CHANNELS (18U \
		+ (CT32BIT0_CAP_PMUX_ID << PMUX_SHIFT))

/* Definitions for TIMER1CAPTURECHANNELS */
#define MUX_CT_INP0_TO_TIMER1_CAPTURE_CHANNELS       (0U + (CT32BIT1_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP1_TO_TIMER1_CAPTURE_CHANNELS       (1U + (CT32BIT1_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP2_TO_TIMER1_CAPTURE_CHANNELS       (2U + (CT32BIT1_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP3_TO_TIMER1_CAPTURE_CHANNELS       (3U + (CT32BIT1_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP4_TO_TIMER1_CAPTURE_CHANNELS       (4U + (CT32BIT1_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP5_TO_TIMER1_CAPTURE_CHANNELS       (5U + (CT32BIT1_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP6_TO_TIMER1_CAPTURE_CHANNELS       (6U + (CT32BIT1_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP7_TO_TIMER1_CAPTURE_CHANNELS       (7U + (CT32BIT1_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP8_TO_TIMER1_CAPTURE_CHANNELS       (8U + (CT32BIT1_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP9_TO_TIMER1_CAPTURE_CHANNELS       (9U + (CT32BIT1_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP10_TO_TIMER1_CAPTURE_CHANNELS      (10U + \
		(CT32BIT1_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP11_TO_TIMER1_CAPTURE_CHANNELS      (11U + \
		(CT32BIT1_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP12_TO_TIMER1_CAPTURE_CHANNELS      (12U + \
		(CT32BIT1_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP13_TO_TIMER1_CAPTURE_CHANNELS      (13U + \
		(CT32BIT1_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP14_TO_TIMER1_CAPTURE_CHANNELS      (14U + \
		(CT32BIT1_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP15_TO_TIMER1_CAPTURE_CHANNELS      (15U + \
		(CT32BIT1_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_SHARED_I2S0_WS_TO_TIMER1_CAPTURE_CHANNELS (16U + \
		(CT32BIT1_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_SHARED_I2S1_WS_TO_TIMER1_CAPTURE_CHANNELS (17U + \
		(CT32BIT1_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_USB1_FRAME_TOGGLE_TO_TIMER1_CAPTURE_CHANNELS (18U \
		+ (CT32BIT1_CAP_PMUX_ID << PMUX_SHIFT))

/* Definitions for TIMER2CAPTURECHANNELS */
#define MUX_CT_INP0_TO_TIMER2_CAPTURE_CHANNELS       (0U + (CT32BIT2_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP1_TO_TIMER2_CAPTURE_CHANNELS       (1U + (CT32BIT2_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP2_TO_TIMER2_CAPTURE_CHANNELS       (2U + (CT32BIT2_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP3_TO_TIMER2_CAPTURE_CHANNELS       (3U + (CT32BIT2_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP4_TO_TIMER2_CAPTURE_CHANNELS       (4U + (CT32BIT2_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP5_TO_TIMER2_CAPTURE_CHANNELS       (5U + (CT32BIT2_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP6_TO_TIMER2_CAPTURE_CHANNELS       (6U + (CT32BIT2_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP7_TO_TIMER2_CAPTURE_CHANNELS       (7U + (CT32BIT2_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP8_TO_TIMER2_CAPTURE_CHANNELS       (8U + (CT32BIT2_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP9_TO_TIMER2_CAPTURE_CHANNELS       (9U + (CT32BIT2_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP10_TO_TIMER2_CAPTURE_CHANNELS      (10U + \
		(CT32BIT2_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP11_TO_TIMER2_CAPTURE_CHANNELS      (11U + \
		(CT32BIT2_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP12_TO_TIMER2_CAPTURE_CHANNELS      (12U + \
		(CT32BIT2_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP13_TO_TIMER2_CAPTURE_CHANNELS      (13U + \
		(CT32BIT2_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP14_TO_TIMER2_CAPTURE_CHANNELS      (14U + \
		(CT32BIT2_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP15_TO_TIMER2_CAPTURE_CHANNELS      (15U + \
		(CT32BIT2_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_SHARED_I2S0_WS_TO_TIMER2_CAPTURE_CHANNELS (16U + \
		(CT32BIT2_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_SHARED_I2S1_WS_TO_TIMER2_CAPTURE_CHANNELS (17U + \
		(CT32BIT2_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_USB1_FRAME_TOGGLE_TO_TIMER2_CAPTURE_CHANNELS (18U \
		+ (CT32BIT2_CAP_PMUX_ID << PMUX_SHIFT))

/* Definitions for TIMER3CAPTURECHANNELS */
#define MUX_CT_INP0_TO_TIMER3_CAPTURE_CHANNELS       (0U + (CT32BIT3_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP1_TO_TIMER3_CAPTURE_CHANNELS       (1U + (CT32BIT3_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP2_TO_TIMER3_CAPTURE_CHANNELS       (2U + (CT32BIT3_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP3_TO_TIMER3_CAPTURE_CHANNELS       (3U + (CT32BIT3_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP4_TO_TIMER3_CAPTURE_CHANNELS       (4U + (CT32BIT3_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP5_TO_TIMER3_CAPTURE_CHANNELS       (5U + (CT32BIT3_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP6_TO_TIMER3_CAPTURE_CHANNELS       (6U + (CT32BIT3_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP7_TO_TIMER3_CAPTURE_CHANNELS       (7U + (CT32BIT3_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP8_TO_TIMER3_CAPTURE_CHANNELS       (8U + (CT32BIT3_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP9_TO_TIMER3_CAPTURE_CHANNELS       (9U + (CT32BIT3_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP10_TO_TIMER3_CAPTURE_CHANNELS      (10U + \
		(CT32BIT3_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP11_TO_TIMER3_CAPTURE_CHANNELS      (11U + \
		(CT32BIT3_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP12_TO_TIMER3_CAPTURE_CHANNELS      (12U + \
		(CT32BIT3_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP13_TO_TIMER3_CAPTURE_CHANNELS      (13U + \
		(CT32BIT3_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP14_TO_TIMER3_CAPTURE_CHANNELS      (14U + \
		(CT32BIT3_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP15_TO_TIMER3_CAPTURE_CHANNELS      (15U + \
		(CT32BIT3_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_SHARED_I2S0_WS_TO_TIMER3_CAPTURE_CHANNELS (16U + \
		(CT32BIT3_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_SHARED_I2S1_WS_TO_TIMER3_CAPTURE_CHANNELS (17U + \
		(CT32BIT3_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_USB1_FRAME_TOGGLE_TO_TIMER3_CAPTURE_CHANNELS (18U \
		+ (CT32BIT3_CAP_PMUX_ID << PMUX_SHIFT))

/* Definitions for TIMER4CAPTURECHANNELS */
#define MUX_CT_INP0_TO_TIMER4_CAPTURE_CHANNELS       (0U + (CT32BIT4_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP1_TO_TIMER4_CAPTURE_CHANNELS       (1U + (CT32BIT4_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP2_TO_TIMER4_CAPTURE_CHANNELS       (2U + (CT32BIT4_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP3_TO_TIMER4_CAPTURE_CHANNELS       (3U + (CT32BIT4_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP4_TO_TIMER4_CAPTURE_CHANNELS       (4U + (CT32BIT4_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP5_TO_TIMER4_CAPTURE_CHANNELS       (5U + (CT32BIT4_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP6_TO_TIMER4_CAPTURE_CHANNELS       (6U + (CT32BIT4_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP7_TO_TIMER4_CAPTURE_CHANNELS       (7U + (CT32BIT4_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP8_TO_TIMER4_CAPTURE_CHANNELS       (8U + (CT32BIT4_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP9_TO_TIMER4_CAPTURE_CHANNELS       (9U + (CT32BIT4_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP10_TO_TIMER4_CAPTURE_CHANNELS      (10U + \
		(CT32BIT4_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP11_TO_TIMER4_CAPTURE_CHANNELS      (11U + \
		(CT32BIT4_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP12_TO_TIMER4_CAPTURE_CHANNELS      (12U + \
		(CT32BIT4_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP13_TO_TIMER4_CAPTURE_CHANNELS      (13U + \
		(CT32BIT4_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP14_TO_TIMER4_CAPTURE_CHANNELS      (14U + \
		(CT32BIT4_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_CT_INP15_TO_TIMER4_CAPTURE_CHANNELS      (15U + \
		(CT32BIT4_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_SHARED_I2S0_WS_TO_TIMER4_CAPTURE_CHANNELS (16U + \
		(CT32BIT4_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_SHARED_I2S1_WS_TO_TIMER4_CAPTURE_CHANNELS (17U + \
		(CT32BIT4_CAP_PMUX_ID << PMUX_SHIFT))
#define MUX_USB1_FRAME_TOGGLE_TO_TIMER4_CAPTURE_CHANNELS (18U \
		+ (CT32BIT4_CAP_PMUX_ID << PMUX_SHIFT))

/* Definitions for DMA0 */
#define MUX_NS_GPIO_PINT0_INT0_TO_DMA0               (0U + (DMA0_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_NS_GPIO_PINT0_INT1_TO_DMA0               (1U + (DMA0_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_NS_GPIO_PINT0_INT2_TO_DMA0               (2U + (DMA0_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_NS_GPIO_PINT0_INT3_TO_DMA0               (3U + (DMA0_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_CTIMER0_M0_TO_DMA0                       (4U + (DMA0_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_CTIMER0_M1_TO_DMA0                       (5U + (DMA0_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_CTIMER1_M0_TO_DMA0                       (6U + (DMA0_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_CTIMER1_M1_TO_DMA0                       (7U + (DMA0_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_CTIMER2_M0_TO_DMA0                       (8U + (DMA0_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_CTIMER2_M1_TO_DMA0                       (9U + (DMA0_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_CTIMER3_M0_TO_DMA0                       (10U + (DMA0_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_CTIMER3_M1_TO_DMA0                       (11U + (DMA0_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_CTIMER4_M0_TO_DMA0                       (12U + (DMA0_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_CTIMER4_M1_TO_DMA0                       (13U + (DMA0_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA0_TRIG_OUT_ATO_DMA0                   (14U + (DMA0_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA0_TRIG_OUT_BTO_DMA0                   (15U + (DMA0_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA0_TRIG_OUT_CTO_DMA0                   (16U + (DMA0_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA0_TRIG_OUT_DTO_DMA0                   (17U + (DMA0_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_SCT0_DMAC0_TO_DMA0                       (18U + (DMA0_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_SCT0_DMAC1_TO_DMA0                       (19U + (DMA0_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_HASH_CRYPT_OUT_TO_DMA0                   (20U + (DMA0_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_ACMP_TO_DMA0                             (21U + (DMA0_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_ADC_TO_DMA0                              (24U + (DMA0_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_FLEXSPI_RX_TO_DMA0                       (28U + (DMA0_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_FLEXSPI_TX_TO_DMA0                       (29U + (DMA0_ITRIG_PMUX_ID << PMUX_SHIFT))

/* Definitions for DMA1 */
#define MUX_NS_GPIO_PINT0_INT0_TO_DMA1               (0U + (DMA1_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_NS_GPIO_PINT0_INT1_TO_DMA1               (1U + (DMA1_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_NS_GPIO_PINT0_INT2_TO_DMA1               (2U + (DMA1_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_NS_GPIO_PINT0_INT3_TO_DMA1               (3U + (DMA1_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_CTIMER0_M0_TO_DMA1                       (4U + (DMA1_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_CTIMER0_M1_TO_DMA1                       (5U + (DMA1_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_CTIMER1_M0_TO_DMA1                       (6U + (DMA1_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_CTIMER1_M1_TO_DMA1                       (7U + (DMA1_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_CTIMER2_M0_TO_DMA1                       (8U + (DMA1_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_CTIMER2_M1_TO_DMA1                       (9U + (DMA1_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_CTIMER3_M0_TO_DMA1                       (10U + (DMA1_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_CTIMER3_M1_TO_DMA1                       (11U + (DMA1_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_CTIMER4_M0_TO_DMA1                       (12U + (DMA1_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_CTIMER4_M1_TO_DMA1                       (13U + (DMA1_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_TRIG_OUT_ATO_DMA1                   (14U + (DMA1_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_TRIG_OUT_BTO_DMA1                   (15U + (DMA1_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_TRIG_OUT_CTO_DMA1                   (16U + (DMA1_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_TRIG_OUT_DTO_DMA1                   (17U + (DMA1_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_SCT0_DMAC0_TO_DMA1                       (18U + (DMA1_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_SCT0_DMAC1_TO_DMA1                       (19U + (DMA1_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_HASH_CRYPT_OUT_TO_DMA1                   (20U + (DMA1_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_ACMP_TO_DMA1                             (21U + (DMA1_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_ADC_TO_DMA1                              (24U + (DMA1_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_FLEXSPI_RX_TO_DMA1                       (28U + (DMA1_ITRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_FLEXSPI_TX_TO_DMA1                       (29U + (DMA1_ITRIG_PMUX_ID << PMUX_SHIFT))

/* Definitions for TRIGINCHANNELS */
#define MUX_DMA0_OTRIG_CHANNEL0_TO_TRIGIN_CHANNELS   (0U + (DMA0_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA0_OTRIG_CHANNEL1_TO_TRIGIN_CHANNELS   (1U + (DMA0_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA0_OTRIG_CHANNEL2_TO_TRIGIN_CHANNELS   (2U + (DMA0_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA0_OTRIG_CHANNEL3_TO_TRIGIN_CHANNELS   (3U + (DMA0_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA0_OTRIG_CHANNEL4_TO_TRIGIN_CHANNELS   (4U + (DMA0_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA0_OTRIG_CHANNEL5_TO_TRIGIN_CHANNELS   (5U + (DMA0_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA0_OTRIG_CHANNEL6_TO_TRIGIN_CHANNELS   (6U + (DMA0_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA0_OTRIG_CHANNEL7_TO_TRIGIN_CHANNELS   (7U + (DMA0_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA0_OTRIG_CHANNEL8_TO_TRIGIN_CHANNELS   (8U + (DMA0_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA0_OTRIG_CHANNEL9_TO_TRIGIN_CHANNELS   (9U + (DMA0_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA0_OTRIG_CHANNEL10_TO_TRIGIN_CHANNELS  (10U + (DMA0_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA0_OTRIG_CHANNEL11_TO_TRIGIN_CHANNELS  (11U + (DMA0_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA0_OTRIG_CHANNEL12_TO_TRIGIN_CHANNELS  (12U + (DMA0_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA0_OTRIG_CHANNEL13_TO_TRIGIN_CHANNELS  (13U + (DMA0_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA0_OTRIG_CHANNEL14_TO_TRIGIN_CHANNELS  (14U + (DMA0_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA0_OTRIG_CHANNEL15_TO_TRIGIN_CHANNELS  (15U + (DMA0_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA0_OTRIG_CHANNEL16_TO_TRIGIN_CHANNELS  (16U + (DMA0_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA0_OTRIG_CHANNEL17_TO_TRIGIN_CHANNELS  (17U + (DMA0_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA0_OTRIG_CHANNEL18_TO_TRIGIN_CHANNELS  (18U + (DMA0_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA0_OTRIG_CHANNEL19_TO_TRIGIN_CHANNELS  (19U + (DMA0_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA0_OTRIG_CHANNEL20_TO_TRIGIN_CHANNELS  (20U + (DMA0_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA0_OTRIG_CHANNEL21_TO_TRIGIN_CHANNELS  (21U + (DMA0_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA0_OTRIG_CHANNEL22_TO_TRIGIN_CHANNELS  (22U + (DMA0_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA0_OTRIG_CHANNEL23_TO_TRIGIN_CHANNELS  (23U + (DMA0_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA0_OTRIG_CHANNEL24_TO_TRIGIN_CHANNELS  (24U + (DMA0_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA0_OTRIG_CHANNEL25_TO_TRIGIN_CHANNELS  (25U + (DMA0_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA0_OTRIG_CHANNEL26_TO_TRIGIN_CHANNELS  (26U + (DMA0_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA0_OTRIG_CHANNEL27_TO_TRIGIN_CHANNELS  (27U + (DMA0_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA0_OTRIG_CHANNEL28_TO_TRIGIN_CHANNELS  (28U + (DMA0_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA0_OTRIG_CHANNEL29_TO_TRIGIN_CHANNELS  (29U + (DMA0_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA0_OTRIG_CHANNEL30_TO_TRIGIN_CHANNELS  (30U + (DMA0_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA0_OTRIG_CHANNEL31_TO_TRIGIN_CHANNELS  (31U + (DMA0_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA0_OTRIG_CHANNEL32_TO_TRIGIN_CHANNELS  (32U + (DMA0_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_OTRIG_CHANNEL0_TO_TRIGIN_CHANNELS   (0U + (DMA1_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_OTRIG_CHANNEL1_TO_TRIGIN_CHANNELS   (1U + (DMA1_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_OTRIG_CHANNEL2_TO_TRIGIN_CHANNELS   (2U + (DMA1_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_OTRIG_CHANNEL3_TO_TRIGIN_CHANNELS   (3U + (DMA1_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_OTRIG_CHANNEL4_TO_TRIGIN_CHANNELS   (4U + (DMA1_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_OTRIG_CHANNEL5_TO_TRIGIN_CHANNELS   (5U + (DMA1_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_OTRIG_CHANNEL6_TO_TRIGIN_CHANNELS   (6U + (DMA1_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_OTRIG_CHANNEL7_TO_TRIGIN_CHANNELS   (7U + (DMA1_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_OTRIG_CHANNEL8_TO_TRIGIN_CHANNELS   (8U + (DMA1_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_OTRIG_CHANNEL9_TO_TRIGIN_CHANNELS   (9U + (DMA1_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_OTRIG_CHANNEL10_TO_TRIGIN_CHANNELS  (10U + (DMA1_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_OTRIG_CHANNEL11_TO_TRIGIN_CHANNELS  (11U + (DMA1_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_OTRIG_CHANNEL12_TO_TRIGIN_CHANNELS  (12U + (DMA1_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_OTRIG_CHANNEL13_TO_TRIGIN_CHANNELS  (13U + (DMA1_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_OTRIG_CHANNEL14_TO_TRIGIN_CHANNELS  (14U + (DMA1_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_OTRIG_CHANNEL15_TO_TRIGIN_CHANNELS  (15U + (DMA1_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_OTRIG_CHANNEL16_TO_TRIGIN_CHANNELS  (16U + (DMA1_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_OTRIG_CHANNEL17_TO_TRIGIN_CHANNELS  (17U + (DMA1_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_OTRIG_CHANNEL18_TO_TRIGIN_CHANNELS  (18U + (DMA1_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_OTRIG_CHANNEL19_TO_TRIGIN_CHANNELS  (19U + (DMA1_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_OTRIG_CHANNEL20_TO_TRIGIN_CHANNELS  (20U + (DMA1_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_OTRIG_CHANNEL21_TO_TRIGIN_CHANNELS  (21U + (DMA1_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_OTRIG_CHANNEL22_TO_TRIGIN_CHANNELS  (22U + (DMA1_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_OTRIG_CHANNEL23_TO_TRIGIN_CHANNELS  (23U + (DMA1_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_OTRIG_CHANNEL24_TO_TRIGIN_CHANNELS  (24U + (DMA1_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_OTRIG_CHANNEL25_TO_TRIGIN_CHANNELS  (25U + (DMA1_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_OTRIG_CHANNEL26_TO_TRIGIN_CHANNELS  (26U + (DMA1_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_OTRIG_CHANNEL27_TO_TRIGIN_CHANNELS  (27U + (DMA1_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_OTRIG_CHANNEL28_TO_TRIGIN_CHANNELS  (28U + (DMA1_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_OTRIG_CHANNEL29_TO_TRIGIN_CHANNELS  (29U + (DMA1_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_OTRIG_CHANNEL30_TO_TRIGIN_CHANNELS  (30U + (DMA1_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_OTRIG_CHANNEL31_TO_TRIGIN_CHANNELS  (31U + (DMA1_OTRIG_PMUX_ID << PMUX_SHIFT))
#define MUX_DMA1_OTRIG_CHANNEL32_TO_TRIGIN_CHANNELS  (32U + (DMA1_OTRIG_PMUX_ID << PMUX_SHIFT))

/* Definitions for DMAC0CH0REQUESTENA */
#define MUX_FLEXCOMM0_RX_TO_DMAC0_CH0_REQUEST_ENA    (0U + (DMA0_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC0CH1REQUESTENA */
#define MUX_FLEXCOMM0_TX_TO_DMAC0_CH1_REQUEST_ENA    (1U + (DMA0_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC0CH2REQUESTENA */
#define MUX_FLEXCOMM1_RX_TO_DMAC0_CH2_REQUEST_ENA    (2U + (DMA0_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC0CH3REQUESTENA */
#define MUX_FLEXCOMM1_TX_TO_DMAC0_CH3_REQUEST_ENA    (3U + (DMA0_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC0CH4REQUESTENA */
#define MUX_FLEXCOMM2_RX_TO_DMAC0_CH4_REQUEST_ENA    (4U + (DMA0_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC0CH5REQUESTENA */
#define MUX_FLEXCOMM2_TX_TO_DMAC0_CH5_REQUEST_ENA    (5U + (DMA0_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC0CH6REQUESTENA */
#define MUX_FLEXCOMM3_RX_TO_DMAC0_CH6_REQUEST_ENA    (6U + (DMA0_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC0CH7REQUESTENA */
#define MUX_FLEXCOMM3_TX_TO_DMAC0_CH7_REQUEST_ENA    (7U + (DMA0_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC0CH8REQUESTENA */
#define MUX_FLEXCOMM4_RX_TO_DMAC0_CH8_REQUEST_ENA    (8U + (DMA0_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC0CH9REQUESTENA */
#define MUX_FLEXCOMM4_TX_TO_DMAC0_CH9_REQUEST_ENA    (9U + (DMA0_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC0CH10REQUESTENA */
#define MUX_FLEXCOMM5_RX_TO_DMAC0_CH10_REQUEST_ENA   (10U + (DMA0_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC0CH11REQUESTENA */
#define MUX_FLEXCOMM5_TX_TO_DMAC0_CH11_REQUEST_ENA   (11U + (DMA0_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC0CH12REQUESTENA */
#define MUX_FLEXCOMM6_RX_TO_DMAC0_CH12_REQUEST_ENA   (12U + (DMA0_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC0CH13REQUESTENA */
#define MUX_FLEXCOMM6_TX_TO_DMAC0_CH13_REQUEST_ENA   (13U + (DMA0_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC0CH14REQUESTENA */
#define MUX_FLEXCOMM7_RX_TO_DMAC0_CH14_REQUEST_ENA   (14U + (DMA0_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC0CH15REQUESTENA */
#define MUX_FLEXCOMM7_TX_TO_DMAC0_CH15_REQUEST_ENA   (15U + (DMA0_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC0CH16REQUESTENA */
#define MUX_DMIC0_CH0_TO_DMAC0_CH16_REQUEST_ENA      (16U + (DMA0_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC0CH17REQUESTENA */
#define MUX_DMIC0_CH1_TO_DMAC0_CH17_REQUEST_ENA      (17U + (DMA0_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC0CH18REQUESTENA */
#define MUX_DMIC0_CH2_TO_DMAC0_CH18_REQUEST_ENA      (18U + (DMA0_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC0CH19REQUESTENA */
#define MUX_DMIC0_CH3_TO_DMAC0_CH19_REQUEST_ENA      (19U + (DMA0_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC0CH20REQUESTENA */
#define MUX_DMIC0_CH4_TO_DMAC0_CH20_REQUEST_ENA      (20U + (DMA0_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC0CH21REQUESTENA */
#define MUX_DMIC0_CH5_TO_DMAC0_CH21_REQUEST_ENA      (21U + (DMA0_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC0CH22REQUESTENA */
#define MUX_DMIC0_CH6_TO_DMAC0_CH22_REQUEST_ENA      (22U + (DMA0_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC0CH23REQUESTENA */
#define MUX_DMIC0_CH7_TO_DMAC0_CH23_REQUEST_ENA      (23U + (DMA0_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC0CH24REQUESTENA */
#define MUX_I3C0_RX_TO_DMAC0_CH24_REQUEST_ENA        (24U + (DMA0_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC0CH25REQUESTENA */
#define MUX_I3C0_TX_TO_DMAC0_CH25_REQUEST_ENA        (25U + (DMA0_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC0CH26REQUESTENA */
#define MUX_FLEXCOMM14_RX_TO_DMAC0_CH26_REQUEST_ENA  (26U + (DMA0_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC0CH27REQUESTENA */
#define MUX_FLEXCOMM14_TX_TO_DMAC0_CH27_REQUEST_ENA  (27U + (DMA0_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC0CH30REQUESTENA */
#define MUX_HASH_CRYPT_TO_DMAC0_CH30_REQUEST_ENA     (30U + (DMA0_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC1CH0REQUESTENA */
#define MUX_FLEXCOMM0_RX_TO_DMAC1_CH0_REQUEST_ENA    (0U + (DMA1_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC1CH1REQUESTENA */
#define MUX_FLEXCOMM0_TX_TO_DMAC1_CH1_REQUEST_ENA    (1U + (DMA1_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC1CH2REQUESTENA */
#define MUX_FLEXCOMM1_RX_TO_DMAC1_CH2_REQUEST_ENA    (2U + (DMA1_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC1CH3REQUESTENA */
#define MUX_FLEXCOMM1_TX_TO_DMAC1_CH3_REQUEST_ENA    (3U + (DMA1_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC1CH4REQUESTENA */
#define MUX_FLEXCOMM2_RX_TO_DMAC1_CH4_REQUEST_ENA    (4U + (DMA1_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC1CH5REQUESTENA */
#define MUX_FLEXCOMM2_TX_TO_DMAC1_CH5_REQUEST_ENA    (5U + (DMA1_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC1CH6REQUESTENA */
#define MUX_FLEXCOMM3_RX_TO_DMAC1_CH6_REQUEST_ENA    (6U + (DMA1_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC1CH7REQUESTENA */
#define MUX_FLEXCOMM3_TX_TO_DMAC1_CH7_REQUEST_ENA    (7U + (DMA1_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC1CH8REQUESTENA */
#define MUX_FLEXCOMM4_RX_TO_DMAC1_CH8_REQUEST_ENA    (8U + (DMA1_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC1CH9REQUESTENA */
#define MUX_FLEXCOMM4_TX_TO_DMAC1_CH9_REQUEST_ENA    (9U + (DMA1_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC1CH10REQUESTENA */
#define MUX_FLEXCOMM5_RX_TO_DMAC1_CH10_REQUEST_ENA   (10U + (DMA1_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC1CH11REQUESTENA */
#define MUX_FLEXCOMM5_TX_TO_DMAC1_CH11_REQUEST_ENA   (11U + (DMA1_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC1CH12REQUESTENA */
#define MUX_FLEXCOMM6_RX_TO_DMAC1_CH12_REQUEST_ENA   (12U + (DMA1_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC1CH13REQUESTENA */
#define MUX_FLEXCOMM6_TX_TO_DMAC1_CH13_REQUEST_ENA   (13U + (DMA1_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC1CH14REQUESTENA */
#define MUX_FLEXCOMM7_RX_TO_DMAC1_CH14_REQUEST_ENA   (14U + (DMA1_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC1CH15REQUESTENA */
#define MUX_FLEXCOMM7_TX_TO_DMAC1_CH15_REQUEST_ENA   (15U + (DMA1_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC1CH16REQUESTENA */
#define MUX_DMIC0_CH0_TO_DMAC1_CH16_REQUEST_ENA      (16U + (DMA1_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC1CH17REQUESTENA */
#define MUX_DMIC0_CH1_TO_DMAC1_CH17_REQUEST_ENA      (17U + (DMA1_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC1CH18REQUESTENA */
#define MUX_DMIC0_CH2_TO_DMAC1_CH18_REQUEST_ENA      (18U + (DMA1_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC1CH19REQUESTENA */
#define MUX_DMIC0_CH3_TO_DMAC1_CH19_REQUEST_ENA      (19U + (DMA1_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC1CH20REQUESTENA */
#define MUX_DMIC0_CH4_TO_DMAC1_CH20_REQUEST_ENA      (20U + (DMA1_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC1CH21REQUESTENA */
#define MUX_DMIC0_CH5_TO_DMAC1_CH21_REQUEST_ENA      (21U + (DMA1_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC1CH22REQUESTENA */
#define MUX_DMIC0_CH6_TO_DMAC1_CH22_REQUEST_ENA      (22U + (DMA1_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC1CH23REQUESTENA */
#define MUX_DMIC0_CH7_TO_DMAC1_CH23_REQUEST_ENA      (23U + (DMA1_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC1CH24REQUESTENA */
#define MUX_I3C0_RX_TO_DMAC1_CH24_REQUEST_ENA        (24U + (DMA1_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC1CH25REQUESTENA */
#define MUX_I3C0_TX_TO_DMAC1_CH25_REQUEST_ENA        (25U + (DMA1_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC1CH26REQUESTENA */
#define MUX_FLEXCOMM14_RX_TO_DMAC1_CH26_REQUEST_ENA  (26U + (DMA1_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC1CH27REQUESTENA */
#define MUX_FLEXCOMM14_TX_TO_DMAC1_CH27_REQUEST_ENA  (27U + (DMA1_REQ_ENA0_ID << ENA_SHIFT))

/* Definitions for DMAC1CH30REQUESTENA */
#define MUX_HASH_CRYPT_TO_DMAC1_CH30_REQUEST_ENA     (30U + (DMA1_REQ_ENA0_ID << ENA_SHIFT))

#endif /* __DT_BINDINGS_INPUTMUX_NXP_INPUTMUX_RT6XX_H__ */
