
*** Running vivado
    with args -log pfm_dynamic_left_update_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pfm_dynamic_left_update_1_0.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source pfm_dynamic_left_update_1_0.tcl -notrace
INFO: Dispatch client connection id - 39645
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/xo/ip_repo/xilinx_com_hls_inner_update_mm0_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/xo/ip_repo/xilinx_com_hls_left_update_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/xo/ip_repo/xilinx_com_hls_top_update_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/xo/ip_repo/xilinx_com_hls_lu_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2020.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2020.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top pfm_dynamic_left_update_1_0 -part xcu280-fsvh2892-2L-e -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10644
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 3329.766 ; gain = 175.719 ; free physical = 48514 ; free virtual = 291278
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_left_update_1_0' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_left_update_1_0/synth/pfm_dynamic_left_update_1_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'left_update' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update.v:12]
	Parameter ap_ST_fsm_state1 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state158 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state173 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state174 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state175 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state176 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state177 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state178 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state179 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state251 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state252 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state257 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state258 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state259 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state260 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state261 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state262 bound to: 164'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state263 bound to: 164'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state264 bound to: 164'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state265 bound to: 164'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state266 bound to: 164'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state267 bound to: 164'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state268 bound to: 164'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state269 bound to: 164'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state270 bound to: 164'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state271 bound to: 164'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state272 bound to: 164'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state273 bound to: 164'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state274 bound to: 164'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state275 bound to: 164'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state276 bound to: 164'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state277 bound to: 164'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state278 bound to: 164'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state279 bound to: 164'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state280 bound to: 164'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state281 bound to: 164'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state282 bound to: 164'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state283 bound to: 164'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state284 bound to: 164'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state285 bound to: 164'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state286 bound to: 164'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state287 bound to: 164'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state288 bound to: 164'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state289 bound to: 164'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state290 bound to: 164'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state291 bound to: 164'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state292 bound to: 164'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state293 bound to: 164'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state294 bound to: 164'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state295 bound to: 164'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state296 bound to: 164'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state297 bound to: 164'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state298 bound to: 164'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state299 bound to: 164'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state300 bound to: 164'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state301 bound to: 164'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state302 bound to: 164'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state303 bound to: 164'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state304 bound to: 164'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state305 bound to: 164'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state306 bound to: 164'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state307 bound to: 164'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state308 bound to: 164'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state309 bound to: 164'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state310 bound to: 164'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state311 bound to: 164'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state312 bound to: 164'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state313 bound to: 164'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state314 bound to: 164'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state315 bound to: 164'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state316 bound to: 164'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state317 bound to: 164'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state318 bound to: 164'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state319 bound to: 164'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state320 bound to: 164'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state321 bound to: 164'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state322 bound to: 164'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state323 bound to: 164'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state324 bound to: 164'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 4'b0011 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'left_update_a_buffer_0_0' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_a_buffer_0_0.v:55]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'left_update_a_buffer_0_0_ram' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_a_buffer_0_0.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './left_update_a_buffer_0_0_ram.dat' is read successfully [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_a_buffer_0_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'left_update_a_buffer_0_0_ram' (1#1) [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_a_buffer_0_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'left_update_a_buffer_0_0' (2#1) [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_a_buffer_0_0.v:55]
INFO: [Synth 8-6157] synthesizing module 'left_update_control_s_axi' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_control_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_A_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_A_DATA_1 bound to: 7'b0010100 
	Parameter ADDR_A_CTRL bound to: 7'b0011000 
	Parameter ADDR_LEFT_BLOCK_DATA_0 bound to: 7'b0011100 
	Parameter ADDR_LEFT_BLOCK_DATA_1 bound to: 7'b0100000 
	Parameter ADDR_LEFT_BLOCK_CTRL bound to: 7'b0100100 
	Parameter ADDR_LU_GLOBAL_BUFFER_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_LU_GLOBAL_BUFFER_DATA_1 bound to: 7'b0101100 
	Parameter ADDR_LU_GLOBAL_BUFFER_CTRL bound to: 7'b0110000 
	Parameter ADDR_IS_FIRST_BLOCK_DATA_0 bound to: 7'b0110100 
	Parameter ADDR_IS_FIRST_BLOCK_CTRL bound to: 7'b0111000 
	Parameter ADDR_BLOCK_COL_DATA_0 bound to: 7'b0111100 
	Parameter ADDR_BLOCK_COL_CTRL bound to: 7'b1000000 
	Parameter ADDR_BLOCK_ROW_DATA_0 bound to: 7'b1000100 
	Parameter ADDR_BLOCK_ROW_CTRL bound to: 7'b1001000 
	Parameter ADDR_BLOCKS_PER_ROW_DATA_0 bound to: 7'b1001100 
	Parameter ADDR_BLOCKS_PER_ROW_CTRL bound to: 7'b1010000 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_control_s_axi.v:246]
INFO: [Synth 8-6155] done synthesizing module 'left_update_control_s_axi' (3#1) [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'left_update_gmem_m_axi' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_gmem_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'left_update_gmem_m_axi_write' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_gmem_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_DATA_BYTES bound to: 64 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 64 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 6'b111111 
INFO: [Synth 8-6157] synthesizing module 'left_update_gmem_m_axi_fifo' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'left_update_gmem_m_axi_fifo' (4#1) [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'left_update_gmem_m_axi_reg_slice' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_gmem_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'left_update_gmem_m_axi_reg_slice' (5#1) [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_gmem_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'left_update_gmem_m_axi_fifo__parameterized0' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'left_update_gmem_m_axi_fifo__parameterized0' (5#1) [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'left_update_gmem_m_axi_buffer' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_gmem_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 576 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_gmem_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'left_update_gmem_m_axi_buffer' (6#1) [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_gmem_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'left_update_gmem_m_axi_fifo__parameterized1' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'left_update_gmem_m_axi_fifo__parameterized1' (6#1) [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'left_update_gmem_m_axi_fifo__parameterized2' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'left_update_gmem_m_axi_fifo__parameterized2' (6#1) [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_gmem_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'left_update_gmem_m_axi_write' (7#1) [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_gmem_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'left_update_gmem_m_axi_read' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_gmem_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_DATA_BYTES bound to: 64 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 64 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 6'b111111 
INFO: [Synth 8-6157] synthesizing module 'left_update_gmem_m_axi_buffer__parameterized0' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_gmem_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 515 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_gmem_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'left_update_gmem_m_axi_buffer__parameterized0' (7#1) [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_gmem_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'left_update_gmem_m_axi_reg_slice__parameterized0' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_gmem_m_axi.v:314]
	Parameter N bound to: 514 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'left_update_gmem_m_axi_reg_slice__parameterized0' (7#1) [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_gmem_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'left_update_gmem_m_axi_read' (8#1) [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_gmem_m_axi.v:932]
INFO: [Synth 8-6157] synthesizing module 'left_update_gmem_m_axi_throttle' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_gmem_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'left_update_gmem_m_axi_reg_slice__parameterized1' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_gmem_m_axi.v:314]
	Parameter N bound to: 72 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'left_update_gmem_m_axi_reg_slice__parameterized1' (8#1) [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_gmem_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'left_update_gmem_m_axi_fifo__parameterized3' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'left_update_gmem_m_axi_fifo__parameterized3' (8#1) [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'left_update_gmem_m_axi_fifo__parameterized4' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 577 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'left_update_gmem_m_axi_fifo__parameterized4' (8#1) [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_gmem_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'left_update_gmem_m_axi_throttle' (9#1) [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_gmem_m_axi.v:710]
INFO: [Synth 8-6155] done synthesizing module 'left_update_gmem_m_axi' (10#1) [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_gmem_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'left_update_current_lu_row_0' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_current_lu_row_0.v:37]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'left_update_current_lu_row_0_ram' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_current_lu_row_0.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'left_update_current_lu_row_0_ram' (11#1) [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_current_lu_row_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'left_update_current_lu_row_0' (12#1) [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_current_lu_row_0.v:37]
INFO: [Synth 8-6157] synthesizing module 'left_update_fadd_32ns_32ns_32_7_full_dsp_1' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fadd_32ns_32ns_32_7_full_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'left_update_ap_fadd_5_full_dsp_32' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/ip/left_update_ap_fadd_5_full_dsp_32.v:60]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (13#1) [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'left_update_ap_fadd_5_full_dsp_32' (32#1) [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/ip/left_update_ap_fadd_5_full_dsp_32.v:60]
INFO: [Synth 8-6155] done synthesizing module 'left_update_fadd_32ns_32ns_32_7_full_dsp_1' (33#1) [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fadd_32ns_32ns_32_7_full_dsp_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'left_update_fmul_32ns_32ns_32_4_max_dsp_1' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'left_update_ap_fmul_2_max_dsp_32' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/ip/left_update_ap_fmul_2_max_dsp_32.v:60]
INFO: [Synth 8-6155] done synthesizing module 'left_update_ap_fmul_2_max_dsp_32' (41#1) [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/ip/left_update_ap_fmul_2_max_dsp_32.v:60]
INFO: [Synth 8-6155] done synthesizing module 'left_update_fmul_32ns_32ns_32_4_max_dsp_1' (42#1) [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'left_update_mul_32s_32s_32_2_1' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_mul_32s_32s_32_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'left_update_mul_32s_32s_32_2_1_Multiplier_0' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_mul_32s_32s_32_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'left_update_mul_32s_32s_32_2_1_Multiplier_0' (43#1) [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_mul_32s_32s_32_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'left_update_mul_32s_32s_32_2_1' (44#1) [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_mul_32s_32s_32_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'left_update_mul_4ns_24s_24_2_1' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_mul_4ns_24s_24_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'left_update_mul_4ns_24s_24_2_1_Multiplier_1' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_mul_4ns_24s_24_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'left_update_mul_4ns_24s_24_2_1_Multiplier_1' (45#1) [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_mul_4ns_24s_24_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'left_update_mul_4ns_24s_24_2_1' (46#1) [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_mul_4ns_24s_24_2_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'left_update_mux_83_32_1_1' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_mux_83_32_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'left_update_mux_83_32_1_1' (47#1) [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_mux_83_32_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'left_update_mul_mul_6ns_21s_21_4_1' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_mul_mul_6ns_21s_21_4_1.v:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'left_update_mul_mul_6ns_21s_21_4_1_DSP48_0' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_mul_mul_6ns_21s_21_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'left_update_mul_mul_6ns_21s_21_4_1_DSP48_0' (48#1) [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_mul_mul_6ns_21s_21_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'left_update_mul_mul_6ns_21s_21_4_1' (49#1) [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_mul_mul_6ns_21s_21_4_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'left_update' (50#1) [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update.v:12]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_left_update_1_0' (51#1) [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_left_update_1_0/synth/pfm_dynamic_left_update_1_0.v:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 3548.742 ; gain = 394.695 ; free physical = 44130 ; free virtual = 287013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 3557.648 ; gain = 403.602 ; free physical = 43961 ; free virtual = 286827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 3557.648 ; gain = 403.602 ; free physical = 43961 ; free virtual = 286827
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3714.273 ; gain = 14.000 ; free physical = 42563 ; free virtual = 285460
INFO: [Netlist 29-17] Analyzing 7040 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_left_update_1_0/constraints/left_update_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_left_update_1_0/constraints/left_update_ooc.xdc] for cell 'inst'
Parsing XDC File [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_left_update_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_left_update_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4462.172 ; gain = 0.000 ; free physical = 75306 ; free virtual = 318226
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 512 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 320 instances
  FDE => FDRE: 192 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4493.047 ; gain = 30.875 ; free physical = 79086 ; free virtual = 322071
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:10 ; elapsed = 00:01:20 . Memory (MB): peak = 4493.047 ; gain = 1339.000 ; free physical = 87500 ; free virtual = 330633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:10 ; elapsed = 00:01:20 . Memory (MB): peak = 4493.047 ; gain = 1339.000 ; free physical = 87480 ; free virtual = 330613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_left_update_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:21 . Memory (MB): peak = 4493.047 ; gain = 1339.000 ; free physical = 87461 ; free virtual = 330596
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'left_update_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'left_update_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'left_update_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'left_update_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'left_update_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update_a_buffer_0_0_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update_a_buffer_0_0_ram:/ram_reg"
INFO: [Synth 8-3971] The signal "left_update_a_buffer_0_0_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'left_update_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'left_update_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'left_update_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'left_update_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'left_update_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-6904] The RAM "left_update_current_lu_row_0_ram:/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:18 ; elapsed = 00:01:29 . Memory (MB): peak = 4493.047 ; gain = 1339.000 ; free physical = 86320 ; free virtual = 329369
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'left_update_fadd_32ns_32ns_32_7_full_dsp_1:/left_update_ap_fadd_5_full_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'left_update_fadd_32ns_32ns_32_7_full_dsp_1:/left_update_ap_fadd_5_full_dsp_32_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'left_update_fadd_32ns_32ns_32_7_full_dsp_1:/left_update_ap_fadd_5_full_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'left_update_fadd_32ns_32ns_32_7_full_dsp_1:/left_update_ap_fadd_5_full_dsp_32_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'left_update_fmul_32ns_32ns_32_4_max_dsp_1:/left_update_ap_fmul_2_max_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'left_update_fmul_32ns_32ns_32_4_max_dsp_1:/left_update_ap_fmul_2_max_dsp_32_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'left_update_fmul_32ns_32ns_32_4_max_dsp_1:/left_update_ap_fmul_2_max_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'left_update_fmul_32ns_32ns_32_4_max_dsp_1:/left_update_ap_fmul_2_max_dsp_32_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
RAM ("inst/a_buffer_6_0_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/a_buffer_6_0_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/a_buffer_6_0_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/a_buffer_6_0_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("inst/a_buffer_5_0_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/a_buffer_5_0_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/a_buffer_5_0_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/a_buffer_5_0_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("inst/a_buffer_4_0_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/a_buffer_4_0_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/a_buffer_4_0_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/a_buffer_4_0_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("inst/a_buffer_3_0_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/a_buffer_3_0_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/a_buffer_3_0_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/a_buffer_3_0_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("inst/a_buffer_2_0_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/a_buffer_2_0_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/a_buffer_2_0_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/a_buffer_2_0_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("inst/a_buffer_1_0_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/a_buffer_1_0_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/a_buffer_1_0_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/a_buffer_1_0_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("inst/a_buffer_0_0_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/a_buffer_0_0_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/a_buffer_0_0_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/a_buffer_0_0_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-6904] The RAM "left_update__GB0/current_col_0_U/left_update_current_lu_row_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "left_update__GB0/current_col_1_U/left_update_current_lu_row_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "left_update__GB0/current_col_2_U/left_update_current_lu_row_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "left_update__GB0/current_col_3_U/left_update_current_lu_row_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "left_update__GB0/current_col_4_U/left_update_current_lu_row_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "left_update__GB0/current_col_5_U/left_update_current_lu_row_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "left_update__GB0/current_col_6_U/left_update_current_lu_row_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tvalid in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[5] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[4] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[3] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[1] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[0] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tuser[0] in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tlast in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tready in module floating_point_v7_1_11_viv__parameterized1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module left_update_fmul_32ns_32ns_32_4_max_dsp_1__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tvalid in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[5] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[4] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[3] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_11_viv__parameterized1__11 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM ("left_update__GB0/a_buffer_0_3_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB0/a_buffer_0_3_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB0/a_buffer_0_3_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB0/a_buffer_0_3_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB0/a_buffer_0_5_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB0/a_buffer_0_5_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB0/a_buffer_0_5_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB0/a_buffer_0_5_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB0/a_buffer_0_6_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB0/a_buffer_0_6_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB0/a_buffer_0_6_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB0/a_buffer_0_6_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB0/a_buffer_0_7_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB0/a_buffer_0_7_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB0/a_buffer_0_7_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB0/a_buffer_0_7_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB0/a_buffer_1_3_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB0/a_buffer_1_3_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB0/a_buffer_1_3_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB0/a_buffer_1_3_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB0/a_buffer_1_5_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB0/a_buffer_1_5_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB0/a_buffer_1_5_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB0/a_buffer_1_5_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB0/a_buffer_1_6_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB0/a_buffer_1_6_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB0/a_buffer_1_6_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB0/a_buffer_1_6_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB0/a_buffer_1_7_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB0/a_buffer_1_7_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB0/a_buffer_1_7_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB0/a_buffer_1_7_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB0/a_buffer_2_3_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB0/a_buffer_2_3_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB0/a_buffer_2_3_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB0/a_buffer_2_3_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB0/a_buffer_2_5_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB0/a_buffer_2_5_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB0/a_buffer_2_5_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB0/a_buffer_2_5_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB0/a_buffer_2_6_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB0/a_buffer_2_6_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB0/a_buffer_2_6_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB0/a_buffer_2_6_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB0/a_buffer_2_7_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB0/a_buffer_2_7_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB0/a_buffer_2_7_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB0/a_buffer_2_7_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB0/a_buffer_3_3_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB0/a_buffer_3_3_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB0/a_buffer_3_3_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB0/a_buffer_3_3_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB0/a_buffer_3_5_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB0/a_buffer_3_5_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB0/a_buffer_3_5_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB0/a_buffer_3_5_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB0/a_buffer_3_6_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB0/a_buffer_3_6_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB0/a_buffer_3_6_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB0/a_buffer_3_6_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB0/a_buffer_3_7_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB0/a_buffer_3_7_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB0/a_buffer_3_7_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB0/a_buffer_3_7_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB0/a_buffer_4_3_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB0/a_buffer_4_3_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB0/a_buffer_4_3_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB0/a_buffer_4_3_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB0/a_buffer_4_5_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB0/a_buffer_4_5_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB0/a_buffer_4_5_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB0/a_buffer_4_5_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB0/a_buffer_4_6_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB0/a_buffer_4_6_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB0/a_buffer_4_6_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB0/a_buffer_4_6_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB0/a_buffer_4_7_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB0/a_buffer_4_7_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB0/a_buffer_4_7_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB0/a_buffer_4_7_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB0/a_buffer_5_3_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB0/a_buffer_5_3_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB0/a_buffer_5_3_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB0/a_buffer_5_3_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB0/a_buffer_5_5_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB0/a_buffer_5_5_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB0/a_buffer_5_5_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB0/a_buffer_5_5_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB0/a_buffer_5_6_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB0/a_buffer_5_6_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB0/a_buffer_5_6_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB0/a_buffer_5_6_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB0/a_buffer_5_7_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB0/a_buffer_5_7_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB0/a_buffer_5_7_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB0/a_buffer_5_7_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB0/a_buffer_6_3_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB0/a_buffer_6_3_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB0/a_buffer_6_3_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB0/a_buffer_6_3_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB0/a_buffer_6_5_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB0/a_buffer_6_5_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB0/a_buffer_6_5_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB0/a_buffer_6_5_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB0/a_buffer_6_6_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB0/a_buffer_6_6_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB0/a_buffer_6_6_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB0/a_buffer_6_6_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB0/a_buffer_6_7_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB0/a_buffer_6_7_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB0/a_buffer_6_7_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB0/a_buffer_6_7_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB0/a_buffer_7_3_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB0/a_buffer_7_3_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB0/a_buffer_7_3_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB0/a_buffer_7_3_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB0/a_buffer_7_5_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB0/a_buffer_7_5_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB0/a_buffer_7_5_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB0/a_buffer_7_5_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB0/a_buffer_7_6_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB0/a_buffer_7_6_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB0/a_buffer_7_6_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB0/a_buffer_7_6_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB0/a_buffer_7_7_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB0/a_buffer_7_7_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB0/a_buffer_7_7_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB0/a_buffer_7_7_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "left_update__GB0/current_col_0_U/left_update_current_lu_row_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "left_update__GB0/current_col_1_U/left_update_current_lu_row_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "left_update__GB0/current_col_2_U/left_update_current_lu_row_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "left_update__GB0/current_col_3_U/left_update_current_lu_row_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "left_update__GB0/current_col_4_U/left_update_current_lu_row_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "left_update__GB0/current_col_5_U/left_update_current_lu_row_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "left_update__GB0/current_col_6_U/left_update_current_lu_row_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U92/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U76/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U68/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U110/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U94/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U86/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U78/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U118/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U96/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U88/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U80/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U72/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_7_full_dsp_1_U28/left_update_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_7_full_dsp_1_U28/left_update_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_7_full_dsp_1_U12/left_update_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_7_full_dsp_1_U12/left_update_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_7_full_dsp_1_U4/left_update_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_7_full_dsp_1_U4/left_update_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_7_full_dsp_1_U46/left_update_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_7_full_dsp_1_U46/left_update_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_7_full_dsp_1_U30/left_update_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_7_full_dsp_1_U30/left_update_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_7_full_dsp_1_U22/left_update_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_7_full_dsp_1_U22/left_update_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_7_full_dsp_1_U14/left_update_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_7_full_dsp_1_U14/left_update_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_7_full_dsp_1_U54/left_update_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_7_full_dsp_1_U54/left_update_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_7_full_dsp_1_U32/left_update_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_7_full_dsp_1_U32/left_update_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_7_full_dsp_1_U24/left_update_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_7_full_dsp_1_U24/left_update_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_7_full_dsp_1_U16/left_update_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_7_full_dsp_1_U16/left_update_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_7_full_dsp_1_U8/left_update_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_7_full_dsp_1_U8/left_update_ap_fadd_5_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_7_full_dsp_1_U28/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_7_full_dsp_1_U12/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_7_full_dsp_1_U4/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_7_full_dsp_1_U46/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_7_full_dsp_1_U30/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_7_full_dsp_1_U22/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_7_full_dsp_1_U14/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_7_full_dsp_1_U54/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_7_full_dsp_1_U32/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_7_full_dsp_1_U24/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_7_full_dsp_1_U16/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_7_full_dsp_1_U8/ce_r_reg)
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__12.
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U81/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U87/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U81/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U87/din1_buf1_reg[31:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:54]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U79/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U87/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U79/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U87/din0_buf1_reg[31:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:52]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U73/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U87/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U73/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U81/din0_buf1_reg[31:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:52]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U73/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U79/din1_buf1_reg[31:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:54]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U65/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U87/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U65/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U81/din0_buf1_reg[31:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:52]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U40/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U87/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fadd_32ns_32ns_32_7_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U23/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U87/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fadd_32ns_32ns_32_7_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U17/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U87/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fadd_32ns_32ns_32_7_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U15/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U87/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fadd_32ns_32ns_32_7_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U9/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U87/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fadd_32ns_32ns_32_7_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U1/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U87/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fadd_32ns_32ns_32_7_full_dsp_1.v:50]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U126/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U127/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U126/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U127/din1_buf1_reg[31:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:54]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U102/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U127/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U102/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U126/din0_buf1_reg[31:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:52]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U101/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U127/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U101/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U102/din1_buf1_reg[31:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:54]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U95/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U127/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U95/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U127/din0_buf1_reg[31:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:52]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U93/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U127/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U93/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U101/din0_buf1_reg[31:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:52]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U93/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U95/din1_buf1_reg[31:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:54]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U71/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U127/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U71/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U127/din0_buf1_reg[31:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:52]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U70/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U127/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U70/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U126/din0_buf1_reg[31:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:52]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U70/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U71/din1_buf1_reg[31:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:54]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U69/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U127/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U69/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U101/din0_buf1_reg[31:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:52]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U69/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U71/din1_buf1_reg[31:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:54]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U63/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U127/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fadd_32ns_32ns_32_7_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U62/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U127/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fadd_32ns_32ns_32_7_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U38/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U127/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fadd_32ns_32ns_32_7_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U31/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U127/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fadd_32ns_32ns_32_7_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U7/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U127/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fadd_32ns_32ns_32_7_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U6/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U127/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fadd_32ns_32ns_32_7_full_dsp_1.v:50]
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__23.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__23.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U117/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U125/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U117/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U125/din0_buf1_reg[31:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:52]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U109/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U125/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U109/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U125/din0_buf1_reg[31:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:52]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U85/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U125/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U85/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U125/din0_buf1_reg[31:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:52]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U84/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U125/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U84/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U85/din1_buf1_reg[31:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:54]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U77/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U125/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U77/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U125/din0_buf1_reg[31:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:52]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U67/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U125/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U61/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U125/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fadd_32ns_32ns_32_7_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U53/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U125/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fadd_32ns_32ns_32_7_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U45/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U125/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fadd_32ns_32ns_32_7_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U37/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U125/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fadd_32ns_32ns_32_7_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U29/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U125/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fadd_32ns_32ns_32_7_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U21/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U125/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fadd_32ns_32ns_32_7_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U20/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U125/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fadd_32ns_32ns_32_7_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U13/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U125/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fadd_32ns_32ns_32_7_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U3/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U125/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fadd_32ns_32ns_32_7_full_dsp_1.v:50]
RAM ("left_update__GB4/a_buffer_7_4_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB4/a_buffer_7_4_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB4/a_buffer_7_4_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB4/a_buffer_7_4_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB4/a_buffer_6_4_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB4/a_buffer_6_4_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB4/a_buffer_6_4_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB4/a_buffer_6_4_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB4/a_buffer_5_4_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB4/a_buffer_5_4_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB4/a_buffer_5_4_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB4/a_buffer_5_4_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB4/a_buffer_4_4_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB4/a_buffer_4_4_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB4/a_buffer_4_4_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB4/a_buffer_4_4_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB4/a_buffer_3_4_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB4/a_buffer_3_4_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB4/a_buffer_3_4_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB4/a_buffer_3_4_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB4/a_buffer_2_4_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB4/a_buffer_2_4_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB4/a_buffer_2_4_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB4/a_buffer_2_4_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB4/a_buffer_1_4_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB4/a_buffer_1_4_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB4/a_buffer_1_4_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB4/a_buffer_1_4_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB4/a_buffer_0_4_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB4/a_buffer_0_4_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB4/a_buffer_0_4_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB4/a_buffer_0_4_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__29.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__29.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__30.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__30.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__31.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__31.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__32.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__32.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__33.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__33.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__34.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__34.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__35.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__35.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__36.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__36.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__37.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__37.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U124/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U128/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U124/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U128/din1_buf1_reg[31:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:54]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U120/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U128/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U120/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U128/din0_buf1_reg[31:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:52]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U119/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U128/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U119/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U120/din1_buf1_reg[31:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:54]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U116/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U128/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U116/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U124/din0_buf1_reg[31:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:52]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U116/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U120/din1_buf1_reg[31:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:54]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U112/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U128/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U112/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U128/din0_buf1_reg[31:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:52]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U111/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U128/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U111/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U119/din0_buf1_reg[31:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:52]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U111/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U112/din1_buf1_reg[31:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:54]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U108/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U128/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U108/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U124/din0_buf1_reg[31:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:52]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U108/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U112/din1_buf1_reg[31:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:54]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U104/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U128/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U104/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U128/din0_buf1_reg[31:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:52]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U103/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U128/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U103/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U119/din0_buf1_reg[31:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:52]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U103/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U104/din1_buf1_reg[31:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:54]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U100/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U128/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U100/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U124/din0_buf1_reg[31:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:52]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U100/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U104/din1_buf1_reg[31:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fmul_32ns_32ns_32_4_max_dsp_1.v:54]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U64/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U128/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fadd_32ns_32ns_32_7_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U60/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U128/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fadd_32ns_32ns_32_7_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U56/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U128/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fadd_32ns_32ns_32_7_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U55/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U128/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fadd_32ns_32ns_32_7_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U52/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U128/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fadd_32ns_32ns_32_7_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U48/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U128/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fadd_32ns_32ns_32_7_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U47/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U128/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fadd_32ns_32ns_32_7_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U44/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U128/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fadd_32ns_32ns_32_7_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U39/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U128/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fadd_32ns_32ns_32_7_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U36/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U128/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fadd_32ns_32ns_32_7_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_7_full_dsp_1_U5/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U128/ce_r_reg' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_fadd_32ns_32ns_32_7_full_dsp_1.v:50]
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__38.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__38.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__39.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__39.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__40.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__40.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__41.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__41.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__42.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__42.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__43.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__43.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__44.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__44.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__45.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__45.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__46.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__46.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__47.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__47.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__48.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__48.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5544] ROM "ap_NS_fsm1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
RAM ("left_update__GB6/a_buffer_6_2_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB6/a_buffer_6_2_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB6/a_buffer_6_2_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB6/a_buffer_6_2_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB6/a_buffer_6_1_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB6/a_buffer_6_1_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB6/a_buffer_6_1_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB6/a_buffer_6_1_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB6/a_buffer_5_2_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB6/a_buffer_5_2_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB6/a_buffer_5_2_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB6/a_buffer_5_2_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB6/a_buffer_5_1_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB6/a_buffer_5_1_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB6/a_buffer_5_1_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB6/a_buffer_5_1_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB6/a_buffer_4_2_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB6/a_buffer_4_2_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB6/a_buffer_4_2_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB6/a_buffer_4_2_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB6/a_buffer_4_1_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB6/a_buffer_4_1_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB6/a_buffer_4_1_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB6/a_buffer_4_1_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB6/a_buffer_3_2_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB6/a_buffer_3_2_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB6/a_buffer_3_2_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB6/a_buffer_3_2_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB6/a_buffer_3_1_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB6/a_buffer_3_1_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB6/a_buffer_3_1_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB6/a_buffer_3_1_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB6/a_buffer_2_2_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB6/a_buffer_2_2_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB6/a_buffer_2_2_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB6/a_buffer_2_2_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB6/a_buffer_2_1_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB6/a_buffer_2_1_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB6/a_buffer_2_1_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB6/a_buffer_2_1_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB6/a_buffer_1_2_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB6/a_buffer_1_2_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB6/a_buffer_1_2_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB6/a_buffer_1_2_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB6/a_buffer_1_1_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB6/a_buffer_1_1_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB6/a_buffer_1_1_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB6/a_buffer_1_1_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB6/a_buffer_0_2_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB6/a_buffer_0_2_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB6/a_buffer_0_2_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB6/a_buffer_0_2_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB6/a_buffer_0_1_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB6/a_buffer_0_1_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB6/a_buffer_0_1_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB6/a_buffer_0_1_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_4_max_dsp_1_U66/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_4_max_dsp_1_U74/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_4_max_dsp_1_U82/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_4_max_dsp_1_U90/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_4_max_dsp_1_U98/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_4_max_dsp_1_U106/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_4_max_dsp_1_U114/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_4_max_dsp_1_U75/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_4_max_dsp_1_U83/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_4_max_dsp_1_U91/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_4_max_dsp_1_U99/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_4_max_dsp_1_U107/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fmul_32ns_32ns_32_4_max_dsp_1_U115/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_7_full_dsp_1_U2/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_7_full_dsp_1_U10/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_7_full_dsp_1_U18/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_7_full_dsp_1_U26/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_7_full_dsp_1_U34/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_7_full_dsp_1_U42/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_7_full_dsp_1_U50/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_7_full_dsp_1_U11/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_7_full_dsp_1_U19/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_7_full_dsp_1_U27/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_7_full_dsp_1_U35/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_7_full_dsp_1_U43/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fadd_32ns_32ns_32_7_full_dsp_1_U51/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\k_cast25_cast_reg_8023_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\k_cast86_reg_8018_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\k_cast86_reg_8018_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\k_cast86_reg_8018_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\k_cast86_reg_8018_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_151_reg_8497_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__49.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__49.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__50.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__50.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__51.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__51.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__52.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__52.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__53.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__53.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__54.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__54.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__55.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__55.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__56.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__56.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__57.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__57.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__58.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__58.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__59.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__59.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__60.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__60.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__61.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__61.
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln603_reg_7803_reg' and it is trimmed from '32' to '16' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update.v:10610]
INFO: [Synth 8-5544] ROM "O251" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'mul_mul_6ns_21s_21_4_1_U156/left_update_mul_mul_6ns_21s_21_4_1_DSP48_0_U/b_reg_reg[20:0]' into 'mul_mul_6ns_21s_21_4_1_U157/left_update_mul_mul_6ns_21s_21_4_1_DSP48_0_U/b_reg_reg[20:0]' [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_mul_mul_6ns_21s_21_4_1.v:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_32s_32s_32_2_1_U129/left_update_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg' and it is trimmed from '32' to '16' bits. [/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/3168/hdl/verilog/left_update_mul_32s_32s_32_2_1.v:20]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "O251" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
DSP Report: Generating DSP empty_29_reg_7881_reg, operation Mode is: (A2*B2)'.
DSP Report: register empty_29_reg_7881_reg is absorbed into DSP empty_29_reg_7881_reg.
DSP Report: register empty_26_reg_7797_reg is absorbed into DSP empty_29_reg_7881_reg.
DSP Report: register empty_29_reg_7881_reg is absorbed into DSP empty_29_reg_7881_reg.
DSP Report: register mul_4ns_24s_24_2_1_U130/left_update_mul_4ns_24s_24_2_1_Multiplier_1_U/p_reg is absorbed into DSP empty_29_reg_7881_reg.
DSP Report: operator mul_4ns_24s_24_2_1_U130/left_update_mul_4ns_24s_24_2_1_Multiplier_1_U/tmp_product is absorbed into DSP empty_29_reg_7881_reg.
DSP Report: Generating DSP mul_mul_6ns_21s_21_4_1_U156/left_update_mul_mul_6ns_21s_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_mul_6ns_21s_21_4_1_U156/left_update_mul_mul_6ns_21s_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_6ns_21s_21_4_1_U156/left_update_mul_mul_6ns_21s_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register trunc_ln604_reg_7791_reg is absorbed into DSP mul_mul_6ns_21s_21_4_1_U156/left_update_mul_mul_6ns_21s_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_6ns_21s_21_4_1_U157/left_update_mul_mul_6ns_21s_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_6ns_21s_21_4_1_U156/left_update_mul_mul_6ns_21s_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_6ns_21s_21_4_1_U156/left_update_mul_mul_6ns_21s_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_6ns_21s_21_4_1_U156/left_update_mul_mul_6ns_21s_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_6ns_21s_21_4_1_U156/left_update_mul_mul_6ns_21s_21_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_6ns_21s_21_4_1_U156/left_update_mul_mul_6ns_21s_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_6ns_21s_21_4_1_U156/left_update_mul_mul_6ns_21s_21_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_6ns_21s_21_4_1_U156/left_update_mul_mul_6ns_21s_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_ln603_reg_7803_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln603_reg_7803_reg is absorbed into DSP mul_ln603_reg_7803_reg.
DSP Report: register mul_32s_32s_32_2_1_U129/left_update_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg is absorbed into DSP mul_ln603_reg_7803_reg.
DSP Report: operator mul_32s_32s_32_2_1_U129/left_update_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product is absorbed into DSP mul_ln603_reg_7803_reg.
DSP Report: Generating DSP empty_43_reg_10199_reg, operation Mode is: (A2*B2)'.
DSP Report: register empty_43_reg_10199_reg is absorbed into DSP empty_43_reg_10199_reg.
DSP Report: register empty_26_reg_7797_reg is absorbed into DSP empty_43_reg_10199_reg.
DSP Report: register empty_43_reg_10199_reg is absorbed into DSP empty_43_reg_10199_reg.
DSP Report: register mul_4ns_24s_24_2_1_U139/left_update_mul_4ns_24s_24_2_1_Multiplier_1_U/p_reg is absorbed into DSP empty_43_reg_10199_reg.
DSP Report: operator mul_4ns_24s_24_2_1_U139/left_update_mul_4ns_24s_24_2_1_Multiplier_1_U/tmp_product is absorbed into DSP empty_43_reg_10199_reg.
DSP Report: Generating DSP mul_mul_6ns_21s_21_4_1_U157/left_update_mul_mul_6ns_21s_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_mul_6ns_21s_21_4_1_U157/left_update_mul_mul_6ns_21s_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_6ns_21s_21_4_1_U157/left_update_mul_mul_6ns_21s_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register trunc_ln604_reg_7791_reg is absorbed into DSP mul_mul_6ns_21s_21_4_1_U157/left_update_mul_mul_6ns_21s_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_6ns_21s_21_4_1_U157/left_update_mul_mul_6ns_21s_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_6ns_21s_21_4_1_U157/left_update_mul_mul_6ns_21s_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_6ns_21s_21_4_1_U157/left_update_mul_mul_6ns_21s_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_6ns_21s_21_4_1_U157/left_update_mul_mul_6ns_21s_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_6ns_21s_21_4_1_U157/left_update_mul_mul_6ns_21s_21_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_6ns_21s_21_4_1_U157/left_update_mul_mul_6ns_21s_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_6ns_21s_21_4_1_U157/left_update_mul_mul_6ns_21s_21_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_6ns_21s_21_4_1_U157/left_update_mul_mul_6ns_21s_21_4_1_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-6904] The RAM "left_update__GB7/current_lu_row_0_U/left_update_current_lu_row_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "left_update__GB7/current_col_7_U/left_update_current_lu_row_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "left_update__GB7/current_lu_row_1_U/left_update_current_lu_row_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "left_update__GB7/current_lu_row_2_U/left_update_current_lu_row_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "left_update__GB7/current_lu_row_3_U/left_update_current_lu_row_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "left_update__GB7/current_lu_row_4_U/left_update_current_lu_row_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "left_update__GB7/current_lu_row_5_U/left_update_current_lu_row_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "left_update__GB7/current_lu_row_6_U/left_update_current_lu_row_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "left_update__GB7/current_lu_row_7_U/left_update_current_lu_row_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("left_update__GB7/a_buffer_7_2_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB7/a_buffer_7_2_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB7/a_buffer_7_2_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB7/a_buffer_7_2_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB7/a_buffer_7_1_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB7/a_buffer_7_1_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB7/a_buffer_7_1_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB7/a_buffer_7_1_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("left_update__GB7/a_buffer_7_0_U/left_update_a_buffer_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"left_update__GB7/a_buffer_7_0_U/left_update_a_buffer_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "left_update__GB7/a_buffer_7_0_U/left_update_a_buffer_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "left_update__GB7/a_buffer_7_0_U/left_update_a_buffer_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "left_update__GB7/current_lu_row_0_U/left_update_current_lu_row_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "left_update__GB7/current_col_7_U/left_update_current_lu_row_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "left_update__GB7/current_lu_row_1_U/left_update_current_lu_row_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "left_update__GB7/current_lu_row_2_U/left_update_current_lu_row_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "left_update__GB7/current_lu_row_3_U/left_update_current_lu_row_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "left_update__GB7/current_lu_row_4_U/left_update_current_lu_row_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "left_update__GB7/current_lu_row_5_U/left_update_current_lu_row_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "left_update__GB7/current_lu_row_6_U/left_update_current_lu_row_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "left_update__GB7/current_lu_row_7_U/left_update_current_lu_row_0_ram_U/ram_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul51_cast_reg_8029_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U123/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U122/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_4_max_dsp_1_U121/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul51_cast_reg_8029_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul51_cast_reg_8029_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul51_cast_reg_8029_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul51_cast_reg_8029_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul51_cast_reg_8029_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul51_cast_reg_8029_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul51_cast_reg_8029_reg[7] )
INFO: [Synth 8-3886] merging instance 'mul51_cast_reg_8029_reg[8]' (FDE) to 'kk_reg_8000_reg[0]'
INFO: [Synth 8-3886] merging instance 'mul51_cast_reg_8029_reg[9]' (FDE) to 'kk_reg_8000_reg[1]'
INFO: [Synth 8-3886] merging instance 'mul51_cast_reg_8029_reg[10]' (FDE) to 'kk_reg_8000_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul51_cast_reg_8029_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln603_reg_7825_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln603_reg_7825_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln603_reg_7825_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln603_reg_7825_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln603_reg_7825_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln603_reg_7825_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln603_reg_7825_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln603_reg_7825_reg[7] )
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[94]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[93]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[92]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[91]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[90]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[89]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[88]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[87]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[86]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[85]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[84]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[83]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[82]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[81]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[80]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[79]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[78]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[77]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[76]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[75]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[74]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[73]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[72]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[71]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[70]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[69]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[67]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]' (FDE) to 'gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[95]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/bus_read/\rs_rreq/data_p2_reg[95] )
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[94]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[93]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[92]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[91]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[90]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[89]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[88]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[87]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[86]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[85]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[84]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[83]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[82]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[81]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[80]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[79]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[78]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[77]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[75]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[74]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[73]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[72]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[71]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[70]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[69]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[67]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]' (FDE) to 'gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/bus_write/\rs_wreq/data_p2_reg[95] )
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[512]' (FDRE) to 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[575]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[513]' (FDRE) to 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[575]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[514]' (FDRE) to 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[575]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[515]' (FDRE) to 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[575]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[516]' (FDRE) to 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[575]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[517]' (FDRE) to 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[575]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[518]' (FDRE) to 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[575]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[519]' (FDRE) to 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[575]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[520]' (FDRE) to 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[575]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[521]' (FDRE) to 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[575]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[522]' (FDRE) to 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[575]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[523]' (FDRE) to 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[575]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[524]' (FDRE) to 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[575]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[525]' (FDRE) to 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[575]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[526]' (FDRE) to 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[575]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[527]' (FDRE) to 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[575]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[528]' (FDRE) to 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[575]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[529]' (FDRE) to 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[575]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[530]' (FDRE) to 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[575]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[531]' (FDRE) to 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[575]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[532]' (FDRE) to 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[575]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[533]' (FDRE) to 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[575]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[534]' (FDRE) to 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[575]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[535]' (FDRE) to 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[575]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[536]' (FDRE) to 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[575]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[537]' (FDRE) to 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[575]'
INFO: [Synth 8-3886] merging instance 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[538]' (FDRE) to 'gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[575]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln647_2_reg_8447_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln647_2_reg_8447_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln647_2_reg_8447_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/bus_write/\could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/bus_write/\could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/bus_write/\could_multi_bursts.awaddr_buf_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/bus_read/\start_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/bus_write/\start_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_7_full_dsp_1_U59/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_7_full_dsp_1_U58/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_7_full_dsp_1_U57/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/bus_read/\could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/bus_read/\could_multi_bursts.araddr_buf_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/bus_read/\rs_rreq/data_p1_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/bus_write/\rs_wreq/data_p1_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/bus_write/\bus_equal_gen.fifo_burst/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/wreq_throttle/\req_fifo/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/bus_write/\bus_equal_gen.fifo_burst/q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/wreq_throttle/\rs_req/data_p2_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/wreq_throttle/\rs_req/data_p1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/bus_read/\fifo_rreq/q_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_m_axi_U/bus_write/\fifo_wreq/q_reg[95] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__62.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__62.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__63.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__63.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module left_update_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module left_update_control_s_axi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:42 ; elapsed = 00:03:41 . Memory (MB): peak = 4520.980 ; gain = 1366.934 ; free physical = 98416 ; free virtual = 342044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:02 ; elapsed = 00:04:09 . Memory (MB): peak = 4520.980 ; gain = 1366.934 ; free physical = 96053 ; free virtual = 339869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:30 ; elapsed = 00:04:38 . Memory (MB): peak = 4520.980 ; gain = 1366.934 ; free physical = 103266 ; free virtual = 347223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_3_1/a_buffer_6_0_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_1/a_buffer_6_0_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_1/a_buffer_5_0_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_1/a_buffer_5_0_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_1/a_buffer_4_0_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_1/a_buffer_4_0_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_1/a_buffer_3_0_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_1/a_buffer_3_0_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_1/a_buffer_2_0_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_1/a_buffer_2_0_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_1/a_buffer_1_0_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_1/a_buffer_1_0_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_1/a_buffer_0_0_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_1/a_buffer_0_0_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_4/a_buffer_7_4_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_4/a_buffer_7_4_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_0_3_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_0_3_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_0_5_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_0_5_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_0_6_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_0_6_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_0_7_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_0_7_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_1_3_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_1_3_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_1_5_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_1_5_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_1_6_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_1_6_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_1_7_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_1_7_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_2_3_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_2_3_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_2_5_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_2_5_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_2_6_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_2_6_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_2_7_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_2_7_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_3_3_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_3_3_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_3_5_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_3_5_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_3_6_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_3_6_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_3_7_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_3_7_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_4_3_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_4_3_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_4_5_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_4_5_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_4_6_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_4_6_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_4_7_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_4_7_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_5_3_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_5_3_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_5_5_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_5_5_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_5_6_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_5_6_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_5_7_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_5_7_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_6_3_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_6_3_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_6_5_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_6_5_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_6_6_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_6_6_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_6_7_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_6_7_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_7_3_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_7_3_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_7_5_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_7_5_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_7_6_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_7_6_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_7_7_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_7_7_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_6_2_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_6_2_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_6_1_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_6_1_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_5_2_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_5_2_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_5_1_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_5_1_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_4_2_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_4_2_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_4_1_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_4_1_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_3_2_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_3_2_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_3_1_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_3_1_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_2_2_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_2_2_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_2_1_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/a_buffer_2_1_U/left_update_a_buffer_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:10 ; elapsed = 00:05:53 . Memory (MB): peak = 4528.984 ; gain = 1374.938 ; free physical = 103370 ; free virtual = 349492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:25 ; elapsed = 00:06:09 . Memory (MB): peak = 4528.984 ; gain = 1374.938 ; free physical = 103964 ; free virtual = 351178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:25 ; elapsed = 00:06:09 . Memory (MB): peak = 4528.984 ; gain = 1374.938 ; free physical = 103991 ; free virtual = 351206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:38 ; elapsed = 00:06:22 . Memory (MB): peak = 4528.984 ; gain = 1374.938 ; free physical = 106122 ; free virtual = 353079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:38 ; elapsed = 00:06:22 . Memory (MB): peak = 4528.984 ; gain = 1374.938 ; free physical = 106072 ; free virtual = 353030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:43 ; elapsed = 00:06:27 . Memory (MB): peak = 4528.984 ; gain = 1374.938 ; free physical = 105917 ; free virtual = 353150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:43 ; elapsed = 00:06:28 . Memory (MB): peak = 4528.984 ; gain = 1374.938 ; free physical = 107618 ; free virtual = 354876
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   103|
|2     |DSP48E1         |   320|
|3     |DSP_ALU         |     5|
|4     |DSP_A_B_DATA    |     5|
|6     |DSP_C_DATA      |     5|
|7     |DSP_MULTIPLIER  |     5|
|8     |DSP_M_DATA      |     5|
|9     |DSP_OUTPUT      |     5|
|10    |DSP_PREADD      |     5|
|11    |DSP_PREADD_DATA |     5|
|12    |LUT1            |   107|
|13    |LUT2            |  3163|
|14    |LUT3            |  8916|
|15    |LUT4            |  5456|
|16    |LUT5            |  5284|
|17    |LUT6            |  8083|
|18    |MUXCY           |  4736|
|19    |MUXF7           |   896|
|20    |MUXF8           |     2|
|21    |RAM32X1S        |   512|
|22    |RAMB18E2        |     1|
|23    |RAMB36E2        |    79|
|25    |SRL16E          |   652|
|26    |SRLC32E         |   399|
|27    |XORCY           |  1600|
|28    |FDE             |   192|
|29    |FDRE            | 39264|
|30    |FDSE            |     5|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:44 ; elapsed = 00:06:28 . Memory (MB): peak = 4528.984 ; gain = 1374.938 ; free physical = 107618 ; free virtual = 354887
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 104 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:01 ; elapsed = 00:05:43 . Memory (MB): peak = 4528.984 ; gain = 439.539 ; free physical = 110302 ; free virtual = 357724
Synthesis Optimization Complete : Time (s): cpu = 00:04:49 ; elapsed = 00:06:34 . Memory (MB): peak = 4528.984 ; gain = 1374.938 ; free physical = 110313 ; free virtual = 357723
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4528.984 ; gain = 0.000 ; free physical = 108883 ; free virtual = 356508
INFO: [Netlist 29-17] Analyzing 8366 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4618.750 ; gain = 0.000 ; free physical = 107004 ; free virtual = 354842
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1861 instances were transformed.
  (CARRY4) => CARRY8: 832 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 320 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 5 instances
  FDE => FDRE: 192 instances
  RAM32X1S => RAM32X1S (RAMS32): 512 instances

INFO: [Common 17-83] Releasing license: Synthesis
949 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:27 ; elapsed = 00:07:18 . Memory (MB): peak = 4618.750 ; gain = 2184.062 ; free physical = 106871 ; free virtual = 354748
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_left_update_1_0_synth_1/pfm_dynamic_left_update_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 4618.750 ; gain = 0.000 ; free physical = 105825 ; free virtual = 354501
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4690.359 ; gain = 0.000 ; free physical = 105447 ; free virtual = 354196
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP pfm_dynamic_left_update_1_0, cache-ID = 25489b95452b8214
INFO: [Coretcl 2-1174] Renamed 7758 cell refs.
INFO: [Common 17-1381] The checkpoint '/dev/shm/meyermar_synth/linpack_sp/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_left_update_1_0_synth_1/pfm_dynamic_left_update_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 4690.359 ; gain = 0.000 ; free physical = 108142 ; free virtual = 357014
INFO: [runtcl-4] Executing : report_utilization -file pfm_dynamic_left_update_1_0_utilization_synth.rpt -pb pfm_dynamic_left_update_1_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4690.359 ; gain = 0.000 ; free physical = 111083 ; free virtual = 359789
INFO: [Common 17-206] Exiting Vivado at Fri Oct 29 13:17:24 2021...
