Analysis & Synthesis report for cpu_001
Thu Jul 08 18:27:36 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for Top-level Entity: |cpu_001
 15. Source assignments for ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated
 16. Source assignments for ALU_Unit:ALU_Unit
 17. Parameter Settings for User Entity Instance: ROM_1KW:rom|altsyncram:altsyncram_component
 18. altsyncram Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "GreyCode:GreyCodeCounter"
 20. Port Connectivity Checks: "SlowClock:slowClock"
 21. Port Connectivity Checks: "ProgramCounter:progCtr"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jul 08 18:27:36 2021       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; cpu_001                                     ;
; Top-level Entity Name              ; cpu_001                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 160                                         ;
;     Total combinational functions  ; 135                                         ;
;     Dedicated logic registers      ; 52                                          ;
; Total registers                    ; 52                                          ;
; Total pins                         ; 3                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,192                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE15F23C8       ;                    ;
; Top-level entity name                                            ; cpu_001            ; cpu_001            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                          ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------+---------+
; cpu_001.vhd                      ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd              ;         ;
; ProgramCounter.vhd               ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ProgramCounter.vhd       ;         ;
; SlowClock.vhd                    ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/SlowClock.vhd            ;         ;
; RegisterFile.vhd                 ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/RegisterFile.vhd         ;         ;
; ROM_1KW.vhd                      ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ROM_1KW.vhd              ;         ;
; GreyCode.vhd                     ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/GreyCode.vhd             ;         ;
; PeriphTestReg.vhd                ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/PeriphTestReg.vhd        ;         ;
; ALU.vhd                          ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd                  ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                 ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc          ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                    ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                 ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                 ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                  ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                     ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                   ;         ;
; db/altsyncram_97t3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_97t3.tdf   ;         ;
; ../CPU_Code/Part9_Test3.mif      ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_Code/Part9_Test3.mif ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 160           ;
;                                             ;               ;
; Total combinational functions               ; 135           ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 45            ;
;     -- 3 input functions                    ; 35            ;
;     -- <=2 input functions                  ; 55            ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 127           ;
;     -- arithmetic mode                      ; 8             ;
;                                             ;               ;
; Total registers                             ; 52            ;
;     -- Dedicated logic registers            ; 52            ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 3             ;
; Total memory bits                           ; 8192          ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; i_clock~input ;
; Maximum fan-out                             ; 68            ;
; Total fan-out                               ; 696           ;
; Average fan-out                             ; 3.33          ;
+---------------------------------------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                 ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+-----------------+--------------+
; |cpu_001                                  ; 135 (52)            ; 52 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 3    ; 0            ; |cpu_001                                                                            ; cpu_001         ; work         ;
;    |ALU_Unit:ALU_Unit|                    ; 45 (45)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|ALU_Unit:ALU_Unit                                                          ; ALU_Unit        ; work         ;
;    |GreyCode:GreyCodeCounter|             ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|GreyCode:GreyCodeCounter                                                   ; GreyCode        ; work         ;
;    |PeriphTestReg:testPeriphReg|          ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|PeriphTestReg:testPeriphReg                                                ; PeriphTestReg   ; work         ;
;    |ProgramCounter:progCtr|               ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|ProgramCounter:progCtr                                                     ; ProgramCounter  ; work         ;
;    |ROM_1KW:rom|                          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|ROM_1KW:rom                                                                ; ROM_1KW         ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|ROM_1KW:rom|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_97t3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated ; altsyncram_97t3 ; work         ;
;    |RegisterFile:RegFile|                 ; 28 (28)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu_001|RegisterFile:RegFile                                                       ; RegisterFile    ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------------------------+
; Name                                                                                  ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                         ;
+---------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------------------------+
; ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated|ALTSYNCRAM ; M9K  ; ROM  ; 512          ; 16           ; --           ; --           ; 8192 ; ../CPU_Code/Part9_Test3.mif ;
+---------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                  ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |cpu_001|ROM_1KW:rom ; ROM_1KW.vhd     ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; ALU_Unit:ALU_Unit|o_ALU_Out[7]_126                 ; Equal2              ; yes                    ;
; ALU_Unit:ALU_Unit|o_ALU_Out[0]_84                  ; Equal2              ; yes                    ;
; ALU_Unit:ALU_Unit|o_ALU_Out[1]_90                  ; Equal2              ; yes                    ;
; ALU_Unit:ALU_Unit|o_ALU_Out[2]_96                  ; Equal2              ; yes                    ;
; ALU_Unit:ALU_Unit|o_ALU_Out[3]_102                 ; Equal2              ; yes                    ;
; ALU_Unit:ALU_Unit|o_ALU_Out[4]_108                 ; Equal2              ; yes                    ;
; ALU_Unit:ALU_Unit|o_ALU_Out[5]_114                 ; Equal2              ; yes                    ;
; ALU_Unit:ALU_Unit|o_ALU_Out[6]_120                 ; Equal2              ; yes                    ;
; Number of user-specified and inferred latches = 8  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------+
; Registers Removed During Synthesis                           ;
+-----------------------------------------+--------------------+
; Register name                           ; Reason for Removal ;
+-----------------------------------------+--------------------+
; ProgramCounter:progCtr|w_progCtr[9..11] ; Lost fanout        ;
; Total Number of Removed Registers = 3   ;                    ;
+-----------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 52    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 49    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |cpu_001|ProgramCounter:progCtr|w_progCtr[0] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cpu_001|w_regFIn[7]                         ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |cpu_001|RegisterFile:RegFile|o_RegFData[2]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for Top-level Entity: |cpu_001                   ;
+------------------------------+-------+------+-----------------------+
; Assignment                   ; Value ; From ; To                    ;
+------------------------------+-------+------+-----------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; OP_IOR                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; OP_IOR                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripDataToCPU[7]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripDataToCPU[7]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripDataToCPU[6]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripDataToCPU[6]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripDataToCPU[5]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripDataToCPU[5]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripDataToCPU[4]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripDataToCPU[4]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripDataToCPU[3]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripDataToCPU[3]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripDataToCPU[2]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripDataToCPU[2]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripDataToCPU[1]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripDataToCPU[1]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripDataToCPU[0]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripDataToCPU[0]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripAddr[7]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripAddr[7]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripAddr[6]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripAddr[6]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripAddr[5]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripAddr[5]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripAddr[4]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripAddr[4]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripAddr[3]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripAddr[3]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripAddr[2]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripAddr[2]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripAddr[1]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripAddr[1]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripAddr[0]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripAddr[0]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripDataFromCPU[7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripDataFromCPU[7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripDataFromCPU[6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripDataFromCPU[6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripDataFromCPU[5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripDataFromCPU[5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripDataFromCPU[4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripDataFromCPU[4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripDataFromCPU[3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripDataFromCPU[3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripDataFromCPU[2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripDataFromCPU[2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripDataFromCPU[1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripDataFromCPU[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_peripDataFromCPU[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_peripDataFromCPU[0] ;
+------------------------------+-------+------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+------------------------------------------------------------------+
; Source assignments for ALU_Unit:ALU_Unit                         ;
+------------------------------+-------+------+--------------------+
; Assignment                   ; Value ; From ; To                 ;
+------------------------------+-------+------+--------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_A_In[7]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_A_In[7]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_A_In[6]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_A_In[6]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_A_In[5]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_A_In[5]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_A_In[4]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_A_In[4]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_A_In[3]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_A_In[3]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_A_In[2]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_A_In[2]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_A_In[1]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_A_In[1]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_A_In[0]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_A_In[0]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_B_In[7]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_B_In[7]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_B_In[6]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_B_In[6]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_B_In[5]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_B_In[5]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_B_In[4]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_B_In[4]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_B_In[3]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_B_In[3]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_B_In[2]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_B_In[2]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_B_In[1]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_B_In[1]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_B_In[0]~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_B_In[0]~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_ALU_Out[7]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_ALU_Out[7]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_ALU_Out[6]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_ALU_Out[6]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_ALU_Out[5]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_ALU_Out[5]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_ALU_Out[4]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_ALU_Out[4]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_ALU_Out[3]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_ALU_Out[3]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_ALU_Out[2]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_ALU_Out[2]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_ALU_Out[1]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_ALU_Out[1]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_ALU_Out[0]~buf0  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_ALU_Out[0]~buf0  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_zeroVal          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_zeroVal          ;
+------------------------------+-------+------+--------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_1KW:rom|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+-----------------------+
; Parameter Name                     ; Value                       ; Type                  ;
+------------------------------------+-----------------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped               ;
; OPERATION_MODE                     ; ROM                         ; Untyped               ;
; WIDTH_A                            ; 16                          ; Signed Integer        ;
; WIDTHAD_A                          ; 9                           ; Signed Integer        ;
; NUMWORDS_A                         ; 512                         ; Signed Integer        ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped               ;
; WIDTH_B                            ; 1                           ; Signed Integer        ;
; WIDTHAD_B                          ; 1                           ; Signed Integer        ;
; NUMWORDS_B                         ; 0                           ; Signed Integer        ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer        ;
; WIDTH_BYTEENA_B                    ; 1                           ; Signed Integer        ;
; RAM_BLOCK_TYPE                     ; M9K                         ; Untyped               ;
; BYTE_SIZE                          ; 8                           ; Signed Integer        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped               ;
; INIT_FILE                          ; ../CPU_Code/Part9_Test3.mif ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                           ; Signed Integer        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped               ;
; ENABLE_ECC                         ; FALSE                       ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                           ; Signed Integer        ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_97t3             ; Untyped               ;
+------------------------------------+-----------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 1                                           ;
; Entity Instance                           ; ROM_1KW:rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 16                                          ;
;     -- NUMWORDS_A                         ; 512                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 0                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "GreyCode:GreyCodeCounter" ;
+----------+-------+----------+------------------------+
; Port     ; Type  ; Severity ; Details                ;
+----------+-------+----------+------------------------+
; i_resetn ; Input ; Info     ; Stuck at VCC           ;
+----------+-------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SlowClock:slowClock"                                                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; o_slowclock ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ProgramCounter:progCtr"                                                                         ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; o_progctr[11..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 3                           ;
; cycloneiii_ff         ; 52                          ;
;     ENA               ; 40                          ;
;     ENA SLD           ; 9                           ;
;     plain             ; 3                           ;
; cycloneiii_lcell_comb ; 135                         ;
;     arith             ; 8                           ;
;         2 data inputs ; 8                           ;
;     normal            ; 127                         ;
;         1 data inputs ; 34                          ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 35                          ;
;         4 data inputs ; 45                          ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 3.52                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Jul 08 18:27:18 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu_001 -c cpu_001
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file cpu_001.vhd
    Info (12022): Found design unit 1: cpu_001-beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 20
    Info (12023): Found entity 1: cpu_001 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file programcounter.vhd
    Info (12022): Found design unit 1: ProgramCounter-beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ProgramCounter.vhd Line: 24
    Info (12023): Found entity 1: ProgramCounter File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ProgramCounter.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file slowclock.vhd
    Info (12022): Found design unit 1: SlowClock-beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/SlowClock.vhd Line: 17
    Info (12023): Found entity 1: SlowClock File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/SlowClock.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file registerfile.vhd
    Info (12022): Found design unit 1: RegisterFile-beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/RegisterFile.vhd Line: 19
    Info (12023): Found entity 1: RegisterFile File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/RegisterFile.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file rom_1kw.vhd
    Info (12022): Found design unit 1: rom_1kw-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ROM_1KW.vhd Line: 53
    Info (12023): Found entity 1: ROM_1KW File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ROM_1KW.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file greycode.vhd
    Info (12022): Found design unit 1: GreyCode-beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/GreyCode.vhd Line: 17
    Info (12023): Found entity 1: GreyCode File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/GreyCode.vhd Line: 9
Warning (12019): Can't analyze file -- file output_files/PeriphTestReg.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file periphtestreg.vhd
    Info (12022): Found design unit 1: PeriphTestReg-beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/PeriphTestReg.vhd Line: 20
    Info (12023): Found entity 1: PeriphTestReg File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/PeriphTestReg.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU_Unit-beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 23
    Info (12023): Found entity 1: ALU_Unit File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 9
Info (12127): Elaborating entity "cpu_001" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at cpu_001.vhd(22): object "w_keyBuff" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 22
Warning (10036): Verilog HDL or VHDL warning at cpu_001.vhd(27): object "w_PCLDVal" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 27
Warning (10036): Verilog HDL or VHDL warning at cpu_001.vhd(31): object "w_slowPulse" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 31
Warning (10036): Verilog HDL or VHDL warning at cpu_001.vhd(55): object "w_peripWr" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 55
Warning (10036): Verilog HDL or VHDL warning at cpu_001.vhd(56): object "w_peripRd" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 56
Info (12128): Elaborating entity "ProgramCounter" for hierarchy "ProgramCounter:progCtr" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 89
Info (12128): Elaborating entity "SlowClock" for hierarchy "SlowClock:slowClock" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 102
Info (12128): Elaborating entity "RegisterFile" for hierarchy "RegisterFile:RegFile" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 109
Info (12128): Elaborating entity "ROM_1KW" for hierarchy "ROM_1KW:rom" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 128
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM_1KW:rom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ROM_1KW.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "ROM_1KW:rom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ROM_1KW.vhd Line: 60
Info (12133): Instantiated megafunction "ROM_1KW:rom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ROM_1KW.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../CPU_Code/Part9_Test3.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_97t3.tdf
    Info (12023): Found entity 1: altsyncram_97t3 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/db/altsyncram_97t3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_97t3" for hierarchy "ROM_1KW:rom|altsyncram:altsyncram_component|altsyncram_97t3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127005): Memory depth (512) in the design file differs from memory depth (9) in the Memory Initialization File "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_Code/Part9_Test3.mif" -- setting initial value for remaining addresses to 0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ROM_1KW.vhd Line: 60
Info (12128): Elaborating entity "GreyCode" for hierarchy "GreyCode:GreyCodeCounter" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 137
Info (12128): Elaborating entity "PeriphTestReg" for hierarchy "PeriphTestReg:testPeriphReg" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 151
Info (12128): Elaborating entity "ALU_Unit" for hierarchy "ALU_Unit:ALU_Unit" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 174
Info (10041): Inferred latch for "o_ALU_Out[0]" at ALU.vhd(35) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 35
Info (10041): Inferred latch for "o_ALU_Out[1]" at ALU.vhd(35) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 35
Info (10041): Inferred latch for "o_ALU_Out[2]" at ALU.vhd(35) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 35
Info (10041): Inferred latch for "o_ALU_Out[3]" at ALU.vhd(35) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 35
Info (10041): Inferred latch for "o_ALU_Out[4]" at ALU.vhd(35) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 35
Info (10041): Inferred latch for "o_ALU_Out[5]" at ALU.vhd(35) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 35
Info (10041): Inferred latch for "o_ALU_Out[6]" at ALU.vhd(35) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 35
Info (10041): Inferred latch for "o_ALU_Out[7]" at ALU.vhd(35) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 35
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "ALU_Unit:ALU_Unit|o_ALU_Out[7]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 35
    Info (17048): Logic cell "ALU_Unit:ALU_Unit|o_ALU_Out[6]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 35
    Info (17048): Logic cell "ALU_Unit:ALU_Unit|o_ALU_Out[5]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 35
    Info (17048): Logic cell "ALU_Unit:ALU_Unit|o_ALU_Out[4]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 35
    Info (17048): Logic cell "ALU_Unit:ALU_Unit|o_ALU_Out[3]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 35
    Info (17048): Logic cell "ALU_Unit:ALU_Unit|o_ALU_Out[2]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 35
    Info (17048): Logic cell "ALU_Unit:ALU_Unit|o_ALU_Out[1]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 35
    Info (17048): Logic cell "ALU_Unit:ALU_Unit|o_ALU_Out[0]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 35
    Info (17048): Logic cell "ALU_Unit:ALU_Unit|i_ALU_B_In[7]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 14
    Info (17048): Logic cell "ALU_Unit:ALU_Unit|i_ALU_B_In[6]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 14
    Info (17048): Logic cell "ALU_Unit:ALU_Unit|i_ALU_B_In[5]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 14
    Info (17048): Logic cell "ALU_Unit:ALU_Unit|i_ALU_B_In[4]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 14
    Info (17048): Logic cell "ALU_Unit:ALU_Unit|i_ALU_B_In[3]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 14
    Info (17048): Logic cell "ALU_Unit:ALU_Unit|i_ALU_B_In[2]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 14
    Info (17048): Logic cell "ALU_Unit:ALU_Unit|i_ALU_B_In[1]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 14
    Info (17048): Logic cell "ALU_Unit:ALU_Unit|i_ALU_B_In[0]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 14
    Info (17048): Logic cell "w_peripDataToCPU[7]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 54
    Info (17048): Logic cell "w_peripAddr[6]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 52
    Info (17048): Logic cell "w_peripAddr[7]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 52
    Info (17048): Logic cell "w_peripAddr[5]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 52
    Info (17048): Logic cell "w_peripAddr[0]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 52
    Info (17048): Logic cell "w_peripAddr[4]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 52
    Info (17048): Logic cell "w_peripAddr[2]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 52
    Info (17048): Logic cell "w_peripAddr[3]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 52
    Info (17048): Logic cell "w_peripAddr[1]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 52
    Info (17048): Logic cell "w_peripDataToCPU[6]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 54
    Info (17048): Logic cell "w_peripDataToCPU[5]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 54
    Info (17048): Logic cell "w_peripDataToCPU[4]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 54
    Info (17048): Logic cell "w_peripDataToCPU[3]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 54
    Info (17048): Logic cell "w_peripDataToCPU[2]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 54
    Info (17048): Logic cell "w_peripDataToCPU[1]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 54
    Info (17048): Logic cell "w_peripDataToCPU[0]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 54
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 187 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 168 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4809 megabytes
    Info: Processing ended: Thu Jul 08 18:27:36 2021
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:38


