{
  "module_name": "rt5677.h",
  "hash_id": "448461c9cd235fb6b849cd0a83e477a7d8ad14afa6a6b2951750b24c6342f391",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/rt5677.h",
  "human_readable_source": " \n \n\n#ifndef __RT5677_H__\n#define __RT5677_H__\n\n#include <linux/gpio/driver.h>\n#include <linux/gpio/consumer.h>\n\n \n#define RT5677_RESET\t\t\t\t0x00\n#define RT5677_VENDOR_ID\t\t\t0xfd\n#define RT5677_VENDOR_ID1\t\t\t0xfe\n#define RT5677_VENDOR_ID2\t\t\t0xff\n \n#define RT5677_LOUT1\t\t\t\t0x01\n \n#define RT5677_IN1\t\t\t\t0x03\n#define RT5677_MICBIAS\t\t\t\t0x04\n \n#define RT5677_SLIMBUS_PARAM\t\t\t0x07\n#define RT5677_SLIMBUS_RX\t\t\t0x08\n#define RT5677_SLIMBUS_CTRL\t\t\t0x09\n \n#define RT5677_SIDETONE_CTRL\t\t\t0x13\n \n#define RT5677_ANA_DAC1_2_3_SRC\t\t\t0x15\n#define RT5677_IF_DSP_DAC3_4_MIXER\t\t0x16\n#define RT5677_DAC4_DIG_VOL\t\t\t0x17\n#define RT5677_DAC3_DIG_VOL\t\t\t0x18\n#define RT5677_DAC1_DIG_VOL\t\t\t0x19\n#define RT5677_DAC2_DIG_VOL\t\t\t0x1a\n#define RT5677_IF_DSP_DAC2_MIXER\t\t0x1b\n#define RT5677_STO1_ADC_DIG_VOL\t\t\t0x1c\n#define RT5677_MONO_ADC_DIG_VOL\t\t\t0x1d\n#define RT5677_STO1_2_ADC_BST\t\t\t0x1e\n#define RT5677_STO2_ADC_DIG_VOL\t\t\t0x1f\n \n#define RT5677_ADC_BST_CTRL2\t\t\t0x20\n#define RT5677_STO3_4_ADC_BST\t\t\t0x21\n#define RT5677_STO3_ADC_DIG_VOL\t\t\t0x22\n#define RT5677_STO4_ADC_DIG_VOL\t\t\t0x23\n#define RT5677_STO4_ADC_MIXER\t\t\t0x24\n#define RT5677_STO3_ADC_MIXER\t\t\t0x25\n#define RT5677_STO2_ADC_MIXER\t\t\t0x26\n#define RT5677_STO1_ADC_MIXER\t\t\t0x27\n#define RT5677_MONO_ADC_MIXER\t\t\t0x28\n#define RT5677_ADC_IF_DSP_DAC1_MIXER\t\t0x29\n#define RT5677_STO1_DAC_MIXER\t\t\t0x2a\n#define RT5677_MONO_DAC_MIXER\t\t\t0x2b\n#define RT5677_DD1_MIXER\t\t\t0x2c\n#define RT5677_DD2_MIXER\t\t\t0x2d\n#define RT5677_IF3_DATA\t\t\t\t0x2f\n#define RT5677_IF4_DATA\t\t\t\t0x30\n \n#define RT5677_PDM_OUT_CTRL\t\t\t0x31\n#define RT5677_PDM_DATA_CTRL1\t\t\t0x32\n#define RT5677_PDM_DATA_CTRL2\t\t\t0x33\n#define RT5677_PDM1_DATA_CTRL2\t\t\t0x34\n#define RT5677_PDM1_DATA_CTRL3\t\t\t0x35\n#define RT5677_PDM1_DATA_CTRL4\t\t\t0x36\n#define RT5677_PDM2_DATA_CTRL2\t\t\t0x37\n#define RT5677_PDM2_DATA_CTRL3\t\t\t0x38\n#define RT5677_PDM2_DATA_CTRL4\t\t\t0x39\n \n#define RT5677_TDM1_CTRL1\t\t\t0x3b\n#define RT5677_TDM1_CTRL2\t\t\t0x3c\n#define RT5677_TDM1_CTRL3\t\t\t0x3d\n#define RT5677_TDM1_CTRL4\t\t\t0x3e\n#define RT5677_TDM1_CTRL5\t\t\t0x3f\n#define RT5677_TDM2_CTRL1\t\t\t0x40\n#define RT5677_TDM2_CTRL2\t\t\t0x41\n#define RT5677_TDM2_CTRL3\t\t\t0x42\n#define RT5677_TDM2_CTRL4\t\t\t0x43\n#define RT5677_TDM2_CTRL5\t\t\t0x44\n \n#define RT5677_I2C_MASTER_CTRL1\t\t\t0x47\n#define RT5677_I2C_MASTER_CTRL2\t\t\t0x48\n#define RT5677_I2C_MASTER_CTRL3\t\t\t0x49\n#define RT5677_I2C_MASTER_CTRL4\t\t\t0x4a\n#define RT5677_I2C_MASTER_CTRL5\t\t\t0x4b\n#define RT5677_I2C_MASTER_CTRL6\t\t\t0x4c\n#define RT5677_I2C_MASTER_CTRL7\t\t\t0x4d\n#define RT5677_I2C_MASTER_CTRL8\t\t\t0x4e\n \n#define RT5677_DMIC_CTRL1\t\t\t0x50\n#define RT5677_DMIC_CTRL2\t\t\t0x51\n \n#define RT5677_HAP_GENE_CTRL1\t\t\t0x56\n#define RT5677_HAP_GENE_CTRL2\t\t\t0x57\n#define RT5677_HAP_GENE_CTRL3\t\t\t0x58\n#define RT5677_HAP_GENE_CTRL4\t\t\t0x59\n#define RT5677_HAP_GENE_CTRL5\t\t\t0x5a\n#define RT5677_HAP_GENE_CTRL6\t\t\t0x5b\n#define RT5677_HAP_GENE_CTRL7\t\t\t0x5c\n#define RT5677_HAP_GENE_CTRL8\t\t\t0x5d\n#define RT5677_HAP_GENE_CTRL9\t\t\t0x5e\n#define RT5677_HAP_GENE_CTRL10\t\t\t0x5f\n \n#define RT5677_PWR_DIG1\t\t\t\t0x61\n#define RT5677_PWR_DIG2\t\t\t\t0x62\n#define RT5677_PWR_ANLG1\t\t\t0x63\n#define RT5677_PWR_ANLG2\t\t\t0x64\n#define RT5677_PWR_DSP1\t\t\t\t0x65\n#define RT5677_PWR_DSP_ST\t\t\t0x66\n#define RT5677_PWR_DSP2\t\t\t\t0x67\n#define RT5677_ADC_DAC_HPF_CTRL1\t\t0x68\n \n#define RT5677_PRIV_INDEX\t\t\t0x6a\n#define RT5677_PRIV_DATA\t\t\t0x6c\n \n#define RT5677_I2S4_SDP\t\t\t\t0x6f\n#define RT5677_I2S1_SDP\t\t\t\t0x70\n#define RT5677_I2S2_SDP\t\t\t\t0x71\n#define RT5677_I2S3_SDP\t\t\t\t0x72\n#define RT5677_CLK_TREE_CTRL1\t\t\t0x73\n#define RT5677_CLK_TREE_CTRL2\t\t\t0x74\n#define RT5677_CLK_TREE_CTRL3\t\t\t0x75\n \n#define RT5677_PLL1_CTRL1\t\t\t0x7a\n#define RT5677_PLL1_CTRL2\t\t\t0x7b\n#define RT5677_PLL2_CTRL1\t\t\t0x7c\n#define RT5677_PLL2_CTRL2\t\t\t0x7d\n#define RT5677_GLB_CLK1\t\t\t\t0x80\n#define RT5677_GLB_CLK2\t\t\t\t0x81\n#define RT5677_ASRC_1\t\t\t\t0x83\n#define RT5677_ASRC_2\t\t\t\t0x84\n#define RT5677_ASRC_3\t\t\t\t0x85\n#define RT5677_ASRC_4\t\t\t\t0x86\n#define RT5677_ASRC_5\t\t\t\t0x87\n#define RT5677_ASRC_6\t\t\t\t0x88\n#define RT5677_ASRC_7\t\t\t\t0x89\n#define RT5677_ASRC_8\t\t\t\t0x8a\n#define RT5677_ASRC_9\t\t\t\t0x8b\n#define RT5677_ASRC_10\t\t\t\t0x8c\n#define RT5677_ASRC_11\t\t\t\t0x8d\n#define RT5677_ASRC_12\t\t\t\t0x8e\n#define RT5677_ASRC_13\t\t\t\t0x8f\n#define RT5677_ASRC_14\t\t\t\t0x90\n#define RT5677_ASRC_15\t\t\t\t0x91\n#define RT5677_ASRC_16\t\t\t\t0x92\n#define RT5677_ASRC_17\t\t\t\t0x93\n#define RT5677_ASRC_18\t\t\t\t0x94\n#define RT5677_ASRC_19\t\t\t\t0x95\n#define RT5677_ASRC_20\t\t\t\t0x97\n#define RT5677_ASRC_21\t\t\t\t0x98\n#define RT5677_ASRC_22\t\t\t\t0x99\n#define RT5677_ASRC_23\t\t\t\t0x9a\n#define RT5677_VAD_CTRL1\t\t\t0x9c\n#define RT5677_VAD_CTRL2\t\t\t0x9d\n#define RT5677_VAD_CTRL3\t\t\t0x9e\n#define RT5677_VAD_CTRL4\t\t\t0x9f\n#define RT5677_VAD_CTRL5\t\t\t0xa0\n \n#define RT5677_DSP_INB_CTRL1\t\t\t0xa3\n#define RT5677_DSP_INB_CTRL2\t\t\t0xa4\n#define RT5677_DSP_IN_OUTB_CTRL\t\t\t0xa5\n#define RT5677_DSP_OUTB0_1_DIG_VOL\t\t0xa6\n#define RT5677_DSP_OUTB2_3_DIG_VOL\t\t0xa7\n#define RT5677_DSP_OUTB4_5_DIG_VOL\t\t0xa8\n#define RT5677_DSP_OUTB6_7_DIG_VOL\t\t0xa9\n#define RT5677_ADC_EQ_CTRL1\t\t\t0xae\n#define RT5677_ADC_EQ_CTRL2\t\t\t0xaf\n#define RT5677_EQ_CTRL1\t\t\t\t0xb0\n#define RT5677_EQ_CTRL2\t\t\t\t0xb1\n#define RT5677_EQ_CTRL3\t\t\t\t0xb2\n#define RT5677_SOFT_VOL_ZERO_CROSS1\t\t0xb3\n#define RT5677_JD_CTRL1\t\t\t\t0xb5\n#define RT5677_JD_CTRL2\t\t\t\t0xb6\n#define RT5677_JD_CTRL3\t\t\t\t0xb8\n#define RT5677_IRQ_CTRL1\t\t\t0xbd\n#define RT5677_IRQ_CTRL2\t\t\t0xbe\n#define RT5677_GPIO_ST\t\t\t\t0xbf\n#define RT5677_GPIO_CTRL1\t\t\t0xc0\n#define RT5677_GPIO_CTRL2\t\t\t0xc1\n#define RT5677_GPIO_CTRL3\t\t\t0xc2\n#define RT5677_STO1_ADC_HI_FILTER1\t\t0xc5\n#define RT5677_STO1_ADC_HI_FILTER2\t\t0xc6\n#define RT5677_MONO_ADC_HI_FILTER1\t\t0xc7\n#define RT5677_MONO_ADC_HI_FILTER2\t\t0xc8\n#define RT5677_STO2_ADC_HI_FILTER1\t\t0xc9\n#define RT5677_STO2_ADC_HI_FILTER2\t\t0xca\n#define RT5677_STO3_ADC_HI_FILTER1\t\t0xcb\n#define RT5677_STO3_ADC_HI_FILTER2\t\t0xcc\n#define RT5677_STO4_ADC_HI_FILTER1\t\t0xcd\n#define RT5677_STO4_ADC_HI_FILTER2\t\t0xce\n#define RT5677_MB_DRC_CTRL1\t\t\t0xd0\n#define RT5677_DRC1_CTRL1\t\t\t0xd2\n#define RT5677_DRC1_CTRL2\t\t\t0xd3\n#define RT5677_DRC1_CTRL3\t\t\t0xd4\n#define RT5677_DRC1_CTRL4\t\t\t0xd5\n#define RT5677_DRC1_CTRL5\t\t\t0xd6\n#define RT5677_DRC1_CTRL6\t\t\t0xd7\n#define RT5677_DRC2_CTRL1\t\t\t0xd8\n#define RT5677_DRC2_CTRL2\t\t\t0xd9\n#define RT5677_DRC2_CTRL3\t\t\t0xda\n#define RT5677_DRC2_CTRL4\t\t\t0xdb\n#define RT5677_DRC2_CTRL5\t\t\t0xdc\n#define RT5677_DRC2_CTRL6\t\t\t0xdd\n#define RT5677_DRC1_HL_CTRL1\t\t\t0xde\n#define RT5677_DRC1_HL_CTRL2\t\t\t0xdf\n#define RT5677_DRC2_HL_CTRL1\t\t\t0xe0\n#define RT5677_DRC2_HL_CTRL2\t\t\t0xe1\n#define RT5677_DSP_INB1_SRC_CTRL1\t\t0xe3\n#define RT5677_DSP_INB1_SRC_CTRL2\t\t0xe4\n#define RT5677_DSP_INB1_SRC_CTRL3\t\t0xe5\n#define RT5677_DSP_INB1_SRC_CTRL4\t\t0xe6\n#define RT5677_DSP_INB2_SRC_CTRL1\t\t0xe7\n#define RT5677_DSP_INB2_SRC_CTRL2\t\t0xe8\n#define RT5677_DSP_INB2_SRC_CTRL3\t\t0xe9\n#define RT5677_DSP_INB2_SRC_CTRL4\t\t0xea\n#define RT5677_DSP_INB3_SRC_CTRL1\t\t0xeb\n#define RT5677_DSP_INB3_SRC_CTRL2\t\t0xec\n#define RT5677_DSP_INB3_SRC_CTRL3\t\t0xed\n#define RT5677_DSP_INB3_SRC_CTRL4\t\t0xee\n#define RT5677_DSP_OUTB1_SRC_CTRL1\t\t0xef\n#define RT5677_DSP_OUTB1_SRC_CTRL2\t\t0xf0\n#define RT5677_DSP_OUTB1_SRC_CTRL3\t\t0xf1\n#define RT5677_DSP_OUTB1_SRC_CTRL4\t\t0xf2\n#define RT5677_DSP_OUTB2_SRC_CTRL1\t\t0xf3\n#define RT5677_DSP_OUTB2_SRC_CTRL2\t\t0xf4\n#define RT5677_DSP_OUTB2_SRC_CTRL3\t\t0xf5\n#define RT5677_DSP_OUTB2_SRC_CTRL4\t\t0xf6\n\n \n#define RT5677_DSP_OUTB_0123_MIXER_CTRL\t\t0xf7\n#define RT5677_DSP_OUTB_45_MIXER_CTRL\t\t0xf8\n#define RT5677_DSP_OUTB_67_MIXER_CTRL\t\t0xf9\n\n \n#define RT5677_DIG_MISC\t\t\t\t0xfa\n#define RT5677_GEN_CTRL1\t\t\t0xfb\n#define RT5677_GEN_CTRL2\t\t\t0xfc\n\n \n#define RT5677_DSP_I2C_OP_CODE\t\t\t0x00\n#define RT5677_DSP_I2C_ADDR_LSB\t\t\t0x01\n#define RT5677_DSP_I2C_ADDR_MSB\t\t\t0x02\n#define RT5677_DSP_I2C_DATA_LSB\t\t\t0x03\n#define RT5677_DSP_I2C_DATA_MSB\t\t\t0x04\n\n \n#define RT5677_PR_DRC1_CTRL_1\t\t\t0x01\n#define RT5677_PR_DRC1_CTRL_2\t\t\t0x02\n#define RT5677_PR_DRC1_CTRL_3\t\t\t0x03\n#define RT5677_PR_DRC1_CTRL_4\t\t\t0x04\n#define RT5677_PR_DRC1_CTRL_5\t\t\t0x05\n#define RT5677_PR_DRC1_CTRL_6\t\t\t0x06\n#define RT5677_PR_DRC1_CTRL_7\t\t\t0x07\n#define RT5677_PR_DRC2_CTRL_1\t\t\t0x08\n#define RT5677_PR_DRC2_CTRL_2\t\t\t0x09\n#define RT5677_PR_DRC2_CTRL_3\t\t\t0x0a\n#define RT5677_PR_DRC2_CTRL_4\t\t\t0x0b\n#define RT5677_PR_DRC2_CTRL_5\t\t\t0x0c\n#define RT5677_PR_DRC2_CTRL_6\t\t\t0x0d\n#define RT5677_PR_DRC2_CTRL_7\t\t\t0x0e\n#define RT5677_BIAS_CUR1\t\t\t0x10\n#define RT5677_BIAS_CUR2\t\t\t0x12\n#define RT5677_BIAS_CUR3\t\t\t0x13\n#define RT5677_BIAS_CUR4\t\t\t0x14\n#define RT5677_BIAS_CUR5\t\t\t0x15\n#define RT5677_VREF_LOUT_CTRL\t\t\t0x17\n#define RT5677_DIG_VOL_CTRL1\t\t\t0x1a\n#define RT5677_DIG_VOL_CTRL2\t\t\t0x1b\n#define RT5677_ANA_ADC_GAIN_CTRL\t\t0x1e\n#define RT5677_VAD_SRAM_TEST1\t\t\t0x20\n#define RT5677_VAD_SRAM_TEST2\t\t\t0x21\n#define RT5677_VAD_SRAM_TEST3\t\t\t0x22\n#define RT5677_VAD_SRAM_TEST4\t\t\t0x23\n#define RT5677_PAD_DRV_CTRL\t\t\t0x26\n#define RT5677_DIG_IN_PIN_ST_CTRL1\t\t0x29\n#define RT5677_DIG_IN_PIN_ST_CTRL2\t\t0x2a\n#define RT5677_DIG_IN_PIN_ST_CTRL3\t\t0x2b\n#define RT5677_PLL1_INT\t\t\t\t0x38\n#define RT5677_PLL2_INT\t\t\t\t0x39\n#define RT5677_TEST_CTRL1\t\t\t0x3a\n#define RT5677_TEST_CTRL2\t\t\t0x3b\n#define RT5677_TEST_CTRL3\t\t\t0x3c\n#define RT5677_CHOP_DAC_ADC\t\t\t0x3d\n#define RT5677_SOFT_DEPOP_DAC_CLK_CTRL\t\t0x3e\n#define RT5677_CROSS_OVER_FILTER1\t\t0x90\n#define RT5677_CROSS_OVER_FILTER2\t\t0x91\n#define RT5677_CROSS_OVER_FILTER3\t\t0x92\n#define RT5677_CROSS_OVER_FILTER4\t\t0x93\n#define RT5677_CROSS_OVER_FILTER5\t\t0x94\n#define RT5677_CROSS_OVER_FILTER6\t\t0x95\n#define RT5677_CROSS_OVER_FILTER7\t\t0x96\n#define RT5677_CROSS_OVER_FILTER8\t\t0x97\n#define RT5677_CROSS_OVER_FILTER9\t\t0x98\n#define RT5677_CROSS_OVER_FILTER10\t\t0x99\n\n \n#define RT5677_L_MUTE\t\t\t\t(0x1 << 15)\n#define RT5677_L_MUTE_SFT\t\t\t15\n#define RT5677_VOL_L_MUTE\t\t\t(0x1 << 14)\n#define RT5677_VOL_L_SFT\t\t\t14\n#define RT5677_R_MUTE\t\t\t\t(0x1 << 7)\n#define RT5677_R_MUTE_SFT\t\t\t7\n#define RT5677_VOL_R_MUTE\t\t\t(0x1 << 6)\n#define RT5677_VOL_R_SFT\t\t\t6\n#define RT5677_L_VOL_MASK\t\t\t(0x7f << 9)\n#define RT5677_L_VOL_SFT\t\t\t9\n#define RT5677_R_VOL_MASK\t\t\t(0x7f << 1)\n#define RT5677_R_VOL_SFT\t\t\t1\n\n \n#define RT5677_LOUT1_L_MUTE\t\t\t(0x1 << 15)\n#define RT5677_LOUT1_L_MUTE_SFT\t\t\t(15)\n#define RT5677_LOUT1_L_DF\t\t\t(0x1 << 14)\n#define RT5677_LOUT1_L_DF_SFT\t\t\t(14)\n#define RT5677_LOUT2_L_MUTE\t\t\t(0x1 << 13)\n#define RT5677_LOUT2_L_MUTE_SFT\t\t\t(13)\n#define RT5677_LOUT2_L_DF\t\t\t(0x1 << 12)\n#define RT5677_LOUT2_L_DF_SFT\t\t\t(12)\n#define RT5677_LOUT3_L_MUTE\t\t\t(0x1 << 11)\n#define RT5677_LOUT3_L_MUTE_SFT\t\t\t(11)\n#define RT5677_LOUT3_L_DF\t\t\t(0x1 << 10)\n#define RT5677_LOUT3_L_DF_SFT\t\t\t(10)\n#define RT5677_LOUT1_ENH_DRV\t\t\t(0x1 << 9)\n#define RT5677_LOUT1_ENH_DRV_SFT\t\t(9)\n#define RT5677_LOUT2_ENH_DRV\t\t\t(0x1 << 8)\n#define RT5677_LOUT2_ENH_DRV_SFT\t\t(8)\n#define RT5677_LOUT3_ENH_DRV\t\t\t(0x1 << 7)\n#define RT5677_LOUT3_ENH_DRV_SFT\t\t(7)\n\n \n#define RT5677_BST_MASK1\t\t\t(0xf << 12)\n#define RT5677_BST_SFT1\t\t\t\t12\n#define RT5677_BST_MASK2\t\t\t(0xf << 8)\n#define RT5677_BST_SFT2\t\t\t\t8\n#define RT5677_IN_DF1\t\t\t\t(0x1 << 7)\n#define RT5677_IN_DF1_SFT\t\t\t7\n#define RT5677_IN_DF2\t\t\t\t(0x1 << 6)\n#define RT5677_IN_DF2_SFT\t\t\t6\n\n \n#define RT5677_MICBIAS1_OUTVOLT_MASK\t\t(0x1 << 15)\n#define RT5677_MICBIAS1_OUTVOLT_SFT\t\t(15)\n#define RT5677_MICBIAS1_OUTVOLT_2_7V\t\t(0x0 << 15)\n#define RT5677_MICBIAS1_OUTVOLT_2_25V\t\t(0x1 << 15)\n#define RT5677_MICBIAS1_CTRL_VDD_MASK\t\t(0x1 << 14)\n#define RT5677_MICBIAS1_CTRL_VDD_SFT\t\t(14)\n#define RT5677_MICBIAS1_CTRL_VDD_1_8V\t\t(0x0 << 14)\n#define RT5677_MICBIAS1_CTRL_VDD_3_3V\t\t(0x1 << 14)\n#define RT5677_MICBIAS1_OVCD_MASK\t\t(0x1 << 11)\n#define RT5677_MICBIAS1_OVCD_SHIFT\t\t(11)\n#define RT5677_MICBIAS1_OVCD_DIS\t\t(0x0 << 11)\n#define RT5677_MICBIAS1_OVCD_EN\t\t\t(0x1 << 11)\n#define RT5677_MICBIAS1_OVTH_MASK\t\t(0x3 << 9)\n#define RT5677_MICBIAS1_OVTH_SFT\t\t9\n#define RT5677_MICBIAS1_OVTH_640UA\t\t(0x0 << 9)\n#define RT5677_MICBIAS1_OVTH_1280UA\t\t(0x1 << 9)\n#define RT5677_MICBIAS1_OVTH_1920UA\t\t(0x2 << 9)\n\n \n\n \n#define RT5677_SLB_ADC4_MASK\t\t\t(0x3 << 6)\n#define RT5677_SLB_ADC4_SFT\t\t\t6\n#define RT5677_SLB_ADC3_MASK\t\t\t(0x3 << 4)\n#define RT5677_SLB_ADC3_SFT\t\t\t4\n#define RT5677_SLB_ADC2_MASK\t\t\t(0x3 << 2)\n#define RT5677_SLB_ADC2_SFT\t\t\t2\n#define RT5677_SLB_ADC1_MASK\t\t\t(0x3 << 0)\n#define RT5677_SLB_ADC1_SFT\t\t\t0\n\n \n\n \n#define RT5677_ST_HPF_SEL_MASK\t\t\t(0x7 << 13)\n#define RT5677_ST_HPF_SEL_SFT\t\t\t13\n#define RT5677_ST_HPF_PATH\t\t\t(0x1 << 12)\n#define RT5677_ST_HPF_PATH_SFT\t\t\t12\n#define RT5677_ST_SEL_MASK\t\t\t(0x7 << 9)\n#define RT5677_ST_SEL_SFT\t\t\t9\n#define RT5677_ST_EN\t\t\t\t(0x1 << 6)\n#define RT5677_ST_EN_SFT\t\t\t6\n#define RT5677_ST_GAIN\t\t\t\t(0x1 << 5)\n#define RT5677_ST_GAIN_SFT\t\t\t5\n#define RT5677_ST_VOL_MASK\t\t\t(0x1f << 0)\n#define RT5677_ST_VOL_SFT\t\t\t0\n\n \n#define RT5677_ANA_DAC3_SRC_SEL_MASK\t\t(0x3 << 4)\n#define RT5677_ANA_DAC3_SRC_SEL_SFT\t\t4\n#define RT5677_ANA_DAC1_2_SRC_SEL_MASK\t\t(0x3 << 0)\n#define RT5677_ANA_DAC1_2_SRC_SEL_SFT\t\t0\n\n \n#define RT5677_M_DAC4_L_VOL\t\t\t(0x1 << 15)\n#define RT5677_M_DAC4_L_VOL_SFT\t\t\t15\n#define RT5677_SEL_DAC4_L_SRC_MASK\t\t(0x7 << 12)\n#define RT5677_SEL_DAC4_L_SRC_SFT\t\t12\n#define RT5677_M_DAC4_R_VOL\t\t\t(0x1 << 11)\n#define RT5677_M_DAC4_R_VOL_SFT\t\t\t11\n#define RT5677_SEL_DAC4_R_SRC_MASK\t\t(0x7 << 8)\n#define RT5677_SEL_DAC4_R_SRC_SFT\t\t8\n#define RT5677_M_DAC3_L_VOL\t\t\t(0x1 << 7)\n#define RT5677_M_DAC3_L_VOL_SFT\t\t\t7\n#define RT5677_SEL_DAC3_L_SRC_MASK\t\t(0x7 << 4)\n#define RT5677_SEL_DAC3_L_SRC_SFT\t\t4\n#define RT5677_M_DAC3_R_VOL\t\t\t(0x1 << 3)\n#define RT5677_M_DAC3_R_VOL_SFT\t\t\t3\n#define RT5677_SEL_DAC3_R_SRC_MASK\t\t(0x7 << 0)\n#define RT5677_SEL_DAC3_R_SRC_SFT\t\t0\n\n \n#define RT5677_DAC4_L_VOL_MASK\t\t\t(0xff << 8)\n#define RT5677_DAC4_L_VOL_SFT\t\t\t8\n#define RT5677_DAC4_R_VOL_MASK\t\t\t(0xff)\n#define RT5677_DAC4_R_VOL_SFT\t\t\t0\n\n \n#define RT5677_DAC3_L_VOL_MASK\t\t\t(0xff << 8)\n#define RT5677_DAC3_L_VOL_SFT\t\t\t8\n#define RT5677_DAC3_R_VOL_MASK\t\t\t(0xff)\n#define RT5677_DAC3_R_VOL_SFT\t\t\t0\n\n \n#define RT5677_DAC1_L_VOL_MASK\t\t\t(0xff << 8)\n#define RT5677_DAC1_L_VOL_SFT\t\t\t8\n#define RT5677_DAC1_R_VOL_MASK\t\t\t(0xff)\n#define RT5677_DAC1_R_VOL_SFT\t\t\t0\n\n \n#define RT5677_DAC2_L_VOL_MASK\t\t\t(0xff << 8)\n#define RT5677_DAC2_L_VOL_SFT\t\t\t8\n#define RT5677_DAC2_R_VOL_MASK\t\t\t(0xff)\n#define RT5677_DAC2_R_VOL_SFT\t\t\t0\n\n \n#define RT5677_M_DAC2_L_VOL\t\t\t(0x1 << 7)\n#define RT5677_M_DAC2_L_VOL_SFT\t\t\t7\n#define RT5677_SEL_DAC2_L_SRC_MASK\t\t(0x7 << 4)\n#define RT5677_SEL_DAC2_L_SRC_SFT\t\t4\n#define RT5677_M_DAC2_R_VOL\t\t\t(0x1 << 3)\n#define RT5677_M_DAC2_R_VOL_SFT\t\t\t3\n#define RT5677_SEL_DAC2_R_SRC_MASK\t\t(0x7 << 0)\n#define RT5677_SEL_DAC2_R_SRC_SFT\t\t0\n\n \n#define RT5677_STO1_ADC_L_VOL_MASK\t\t(0x3f << 9)\n#define RT5677_STO1_ADC_L_VOL_SFT\t\t9\n#define RT5677_STO1_ADC_R_VOL_MASK\t\t(0x3f << 1)\n#define RT5677_STO1_ADC_R_VOL_SFT\t\t1\n\n \n#define RT5677_MONO_ADC_L_VOL_MASK\t\t(0x3f << 9)\n#define RT5677_MONO_ADC_L_VOL_SFT\t\t9\n#define RT5677_MONO_ADC_R_VOL_MASK\t\t(0x3f << 1)\n#define RT5677_MONO_ADC_R_VOL_SFT\t\t1\n\n \n#define RT5677_STO1_ADC_L_BST_MASK\t\t(0x3 << 14)\n#define RT5677_STO1_ADC_L_BST_SFT\t\t14\n#define RT5677_STO1_ADC_R_BST_MASK\t\t(0x3 << 12)\n#define RT5677_STO1_ADC_R_BST_SFT\t\t12\n#define RT5677_STO1_ADC_COMP_MASK\t\t(0x3 << 10)\n#define RT5677_STO1_ADC_COMP_SFT\t\t10\n#define RT5677_STO2_ADC_L_BST_MASK\t\t(0x3 << 8)\n#define RT5677_STO2_ADC_L_BST_SFT\t\t8\n#define RT5677_STO2_ADC_R_BST_MASK\t\t(0x3 << 6)\n#define RT5677_STO2_ADC_R_BST_SFT\t\t6\n#define RT5677_STO2_ADC_COMP_MASK\t\t(0x3 << 4)\n#define RT5677_STO2_ADC_COMP_SFT\t\t4\n\n \n#define RT5677_STO2_ADC_L_VOL_MASK\t\t(0x7f << 8)\n#define RT5677_STO2_ADC_L_VOL_SFT\t\t8\n#define RT5677_STO2_ADC_R_VOL_MASK\t\t(0x7f)\n#define RT5677_STO2_ADC_R_VOL_SFT\t\t0\n\n \n#define RT5677_MONO_ADC_L_BST_MASK\t\t(0x3 << 14)\n#define RT5677_MONO_ADC_L_BST_SFT\t\t14\n#define RT5677_MONO_ADC_R_BST_MASK\t\t(0x3 << 12)\n#define RT5677_MONO_ADC_R_BST_SFT\t\t12\n#define RT5677_MONO_ADC_COMP_MASK\t\t(0x3 << 10)\n#define RT5677_MONO_ADC_COMP_SFT\t\t10\n\n \n#define RT5677_STO3_ADC_L_BST_MASK\t\t(0x3 << 14)\n#define RT5677_STO3_ADC_L_BST_SFT\t\t14\n#define RT5677_STO3_ADC_R_BST_MASK\t\t(0x3 << 12)\n#define RT5677_STO3_ADC_R_BST_SFT\t\t12\n#define RT5677_STO3_ADC_COMP_MASK\t\t(0x3 << 10)\n#define RT5677_STO3_ADC_COMP_SFT\t\t10\n#define RT5677_STO4_ADC_L_BST_MASK\t\t(0x3 << 8)\n#define RT5677_STO4_ADC_L_BST_SFT\t\t8\n#define RT5677_STO4_ADC_R_BST_MASK\t\t(0x3 << 6)\n#define RT5677_STO4_ADC_R_BST_SFT\t\t6\n#define RT5677_STO4_ADC_COMP_MASK\t\t(0x3 << 4)\n#define RT5677_STO4_ADC_COMP_SFT\t\t4\n\n \n#define RT5677_STO3_ADC_L_VOL_MASK\t\t(0x7f << 8)\n#define RT5677_STO3_ADC_L_VOL_SFT\t\t8\n#define RT5677_STO3_ADC_R_VOL_MASK\t\t(0x7f)\n#define RT5677_STO3_ADC_R_VOL_SFT\t\t0\n\n \n#define RT5677_STO4_ADC_L_VOL_MASK\t\t(0x7f << 8)\n#define RT5677_STO4_ADC_L_VOL_SFT\t\t8\n#define RT5677_STO4_ADC_R_VOL_MASK\t\t(0x7f)\n#define RT5677_STO4_ADC_R_VOL_SFT\t\t0\n\n \n#define RT5677_M_STO4_ADC_L2\t\t\t(0x1 << 15)\n#define RT5677_M_STO4_ADC_L2_SFT\t\t15\n#define RT5677_M_STO4_ADC_L1\t\t\t(0x1 << 14)\n#define RT5677_M_STO4_ADC_L1_SFT\t\t14\n#define RT5677_SEL_STO4_ADC1_MASK\t\t(0x3 << 12)\n#define RT5677_SEL_STO4_ADC1_SFT\t\t12\n#define RT5677_SEL_STO4_ADC2_MASK\t\t(0x3 << 10)\n#define RT5677_SEL_STO4_ADC2_SFT\t\t10\n#define RT5677_SEL_STO4_DMIC_MASK\t\t(0x3 << 8)\n#define RT5677_SEL_STO4_DMIC_SFT\t\t8\n#define RT5677_M_STO4_ADC_R1\t\t\t(0x1 << 7)\n#define RT5677_M_STO4_ADC_R1_SFT\t\t7\n#define RT5677_M_STO4_ADC_R2\t\t\t(0x1 << 6)\n#define RT5677_M_STO4_ADC_R2_SFT\t\t6\n\n \n#define RT5677_M_STO3_ADC_L2\t\t\t(0x1 << 15)\n#define RT5677_M_STO3_ADC_L2_SFT\t\t15\n#define RT5677_M_STO3_ADC_L1\t\t\t(0x1 << 14)\n#define RT5677_M_STO3_ADC_L1_SFT\t\t14\n#define RT5677_SEL_STO3_ADC1_MASK\t\t(0x3 << 12)\n#define RT5677_SEL_STO3_ADC1_SFT\t\t12\n#define RT5677_SEL_STO3_ADC2_MASK\t\t(0x3 << 10)\n#define RT5677_SEL_STO3_ADC2_SFT\t\t10\n#define RT5677_SEL_STO3_DMIC_MASK\t\t(0x3 << 8)\n#define RT5677_SEL_STO3_DMIC_SFT\t\t8\n#define RT5677_M_STO3_ADC_R1\t\t\t(0x1 << 7)\n#define RT5677_M_STO3_ADC_R1_SFT\t\t7\n#define RT5677_M_STO3_ADC_R2\t\t\t(0x1 << 6)\n#define RT5677_M_STO3_ADC_R2_SFT\t\t6\n\n \n#define RT5677_M_STO2_ADC_L2\t\t\t(0x1 << 15)\n#define RT5677_M_STO2_ADC_L2_SFT\t\t15\n#define RT5677_M_STO2_ADC_L1\t\t\t(0x1 << 14)\n#define RT5677_M_STO2_ADC_L1_SFT\t\t14\n#define RT5677_SEL_STO2_ADC1_MASK\t\t(0x3 << 12)\n#define RT5677_SEL_STO2_ADC1_SFT\t\t12\n#define RT5677_SEL_STO2_ADC2_MASK\t\t(0x3 << 10)\n#define RT5677_SEL_STO2_ADC2_SFT\t\t10\n#define RT5677_SEL_STO2_DMIC_MASK\t\t(0x3 << 8)\n#define RT5677_SEL_STO2_DMIC_SFT\t\t8\n#define RT5677_M_STO2_ADC_R1\t\t\t(0x1 << 7)\n#define RT5677_M_STO2_ADC_R1_SFT\t\t7\n#define RT5677_M_STO2_ADC_R2\t\t\t(0x1 << 6)\n#define RT5677_M_STO2_ADC_R2_SFT\t\t6\n#define RT5677_SEL_STO2_LR_MIX_MASK\t\t(0x1 << 0)\n#define RT5677_SEL_STO2_LR_MIX_SFT\t\t0\n#define RT5677_SEL_STO2_LR_MIX_L\t\t(0x0 << 0)\n#define RT5677_SEL_STO2_LR_MIX_LR\t\t(0x1 << 0)\n\n \n#define RT5677_M_STO1_ADC_L2\t\t\t(0x1 << 15)\n#define RT5677_M_STO1_ADC_L2_SFT\t\t15\n#define RT5677_M_STO1_ADC_L1\t\t\t(0x1 << 14)\n#define RT5677_M_STO1_ADC_L1_SFT\t\t14\n#define RT5677_SEL_STO1_ADC1_MASK\t\t(0x3 << 12)\n#define RT5677_SEL_STO1_ADC1_SFT\t\t12\n#define RT5677_SEL_STO1_ADC2_MASK\t\t(0x3 << 10)\n#define RT5677_SEL_STO1_ADC2_SFT\t\t10\n#define RT5677_SEL_STO1_DMIC_MASK\t\t(0x3 << 8)\n#define RT5677_SEL_STO1_DMIC_SFT\t\t8\n#define RT5677_M_STO1_ADC_R1\t\t\t(0x1 << 7)\n#define RT5677_M_STO1_ADC_R1_SFT\t\t7\n#define RT5677_M_STO1_ADC_R2\t\t\t(0x1 << 6)\n#define RT5677_M_STO1_ADC_R2_SFT\t\t6\n\n \n#define RT5677_M_MONO_ADC_L2\t\t\t(0x1 << 15)\n#define RT5677_M_MONO_ADC_L2_SFT\t\t15\n#define RT5677_M_MONO_ADC_L1\t\t\t(0x1 << 14)\n#define RT5677_M_MONO_ADC_L1_SFT\t\t14\n#define RT5677_SEL_MONO_ADC_L1_MASK\t\t(0x3 << 12)\n#define RT5677_SEL_MONO_ADC_L1_SFT\t\t12\n#define RT5677_SEL_MONO_ADC_L2_MASK\t\t(0x3 << 10)\n#define RT5677_SEL_MONO_ADC_L2_SFT\t\t10\n#define RT5677_SEL_MONO_DMIC_L_MASK\t\t(0x3 << 8)\n#define RT5677_SEL_MONO_DMIC_L_SFT\t\t8\n#define RT5677_M_MONO_ADC_R1\t\t\t(0x1 << 7)\n#define RT5677_M_MONO_ADC_R1_SFT\t\t7\n#define RT5677_M_MONO_ADC_R2\t\t\t(0x1 << 6)\n#define RT5677_M_MONO_ADC_R2_SFT\t\t6\n#define RT5677_SEL_MONO_ADC_R1_MASK\t\t(0x3 << 4)\n#define RT5677_SEL_MONO_ADC_R1_SFT\t\t4\n#define RT5677_SEL_MONO_ADC_R2_MASK\t\t(0x3 << 2)\n#define RT5677_SEL_MONO_ADC_R2_SFT\t\t2\n#define RT5677_SEL_MONO_DMIC_R_MASK\t\t(0x3 << 0)\n#define RT5677_SEL_MONO_DMIC_R_SFT\t\t0\n\n \n#define RT5677_M_ADDA_MIXER1_L\t\t\t(0x1 << 15)\n#define RT5677_M_ADDA_MIXER1_L_SFT\t\t15\n#define RT5677_M_DAC1_L\t\t\t\t(0x1 << 14)\n#define RT5677_M_DAC1_L_SFT\t\t\t14\n#define RT5677_DAC1_L_SEL_MASK\t\t\t(0x7 << 8)\n#define RT5677_DAC1_L_SEL_SFT\t\t\t8\n#define RT5677_M_ADDA_MIXER1_R\t\t\t(0x1 << 7)\n#define RT5677_M_ADDA_MIXER1_R_SFT\t\t7\n#define RT5677_M_DAC1_R\t\t\t\t(0x1 << 6)\n#define RT5677_M_DAC1_R_SFT\t\t\t6\n#define RT5677_ADDA1_SEL_MASK\t\t\t(0x3 << 0)\n#define RT5677_ADDA1_SEL_SFT\t\t\t0\n\n \n#define RT5677_M_ST_DAC1_L\t\t\t(0x1 << 15)\n#define RT5677_M_ST_DAC1_L_SFT\t\t\t15\n#define RT5677_M_DAC1_L_STO_L\t\t\t(0x1 << 13)\n#define RT5677_M_DAC1_L_STO_L_SFT\t\t13\n#define RT5677_DAC1_L_STO_L_VOL_MASK\t\t(0x1 << 12)\n#define RT5677_DAC1_L_STO_L_VOL_SFT\t\t12\n#define RT5677_M_DAC2_L_STO_L\t\t\t(0x1 << 11)\n#define RT5677_M_DAC2_L_STO_L_SFT\t\t11\n#define RT5677_DAC2_L_STO_L_VOL_MASK\t\t(0x1 << 10)\n#define RT5677_DAC2_L_STO_L_VOL_SFT\t\t10\n#define RT5677_M_DAC1_R_STO_L\t\t\t(0x1 << 9)\n#define RT5677_M_DAC1_R_STO_L_SFT\t\t9\n#define RT5677_DAC1_R_STO_L_VOL_MASK\t\t(0x1 << 8)\n#define RT5677_DAC1_R_STO_L_VOL_SFT\t\t8\n#define RT5677_M_ST_DAC1_R\t\t\t(0x1 << 7)\n#define RT5677_M_ST_DAC1_R_SFT\t\t\t7\n#define RT5677_M_DAC1_R_STO_R\t\t\t(0x1 << 5)\n#define RT5677_M_DAC1_R_STO_R_SFT\t\t5\n#define RT5677_DAC1_R_STO_R_VOL_MASK\t\t(0x1 << 4)\n#define RT5677_DAC1_R_STO_R_VOL_SFT\t\t4\n#define RT5677_M_DAC2_R_STO_R\t\t\t(0x1 << 3)\n#define RT5677_M_DAC2_R_STO_R_SFT\t\t3\n#define RT5677_DAC2_R_STO_R_VOL_MASK\t\t(0x1 << 2)\n#define RT5677_DAC2_R_STO_R_VOL_SFT\t\t2\n#define RT5677_M_DAC1_L_STO_R\t\t\t(0x1 << 1)\n#define RT5677_M_DAC1_L_STO_R_SFT\t\t1\n#define RT5677_DAC1_L_STO_R_VOL_MASK\t\t(0x1 << 0)\n#define RT5677_DAC1_L_STO_R_VOL_SFT\t\t0\n\n \n#define RT5677_M_ST_DAC2_L\t\t\t(0x1 << 15)\n#define RT5677_M_ST_DAC2_L_SFT\t\t\t15\n#define RT5677_M_DAC2_L_MONO_L\t\t\t(0x1 << 13)\n#define RT5677_M_DAC2_L_MONO_L_SFT\t\t13\n#define RT5677_DAC2_L_MONO_L_VOL_MASK\t\t(0x1 << 12)\n#define RT5677_DAC2_L_MONO_L_VOL_SFT\t\t12\n#define RT5677_M_DAC2_R_MONO_L\t\t\t(0x1 << 11)\n#define RT5677_M_DAC2_R_MONO_L_SFT\t\t11\n#define RT5677_DAC2_R_MONO_L_VOL_MASK\t\t(0x1 << 10)\n#define RT5677_DAC2_R_MONO_L_VOL_SFT\t\t10\n#define RT5677_M_DAC1_L_MONO_L\t\t\t(0x1 << 9)\n#define RT5677_M_DAC1_L_MONO_L_SFT\t\t9\n#define RT5677_DAC1_L_MONO_L_VOL_MASK\t\t(0x1 << 8)\n#define RT5677_DAC1_L_MONO_L_VOL_SFT\t\t8\n#define RT5677_M_ST_DAC2_R\t\t\t(0x1 << 7)\n#define RT5677_M_ST_DAC2_R_SFT\t\t\t7\n#define RT5677_M_DAC2_R_MONO_R\t\t\t(0x1 << 5)\n#define RT5677_M_DAC2_R_MONO_R_SFT\t\t5\n#define RT5677_DAC2_R_MONO_R_VOL_MASK\t\t(0x1 << 4)\n#define RT5677_DAC2_R_MONO_R_VOL_SFT\t\t4\n#define RT5677_M_DAC1_R_MONO_R\t\t\t(0x1 << 3)\n#define RT5677_M_DAC1_R_MONO_R_SFT\t\t3\n#define RT5677_DAC1_R_MONO_R_VOL_MASK\t\t(0x1 << 2)\n#define RT5677_DAC1_R_MONO_R_VOL_SFT\t\t2\n#define RT5677_M_DAC2_L_MONO_R\t\t\t(0x1 << 1)\n#define RT5677_M_DAC2_L_MONO_R_SFT\t\t1\n#define RT5677_DAC2_L_MONO_R_VOL_MASK\t\t(0x1 << 0)\n#define RT5677_DAC2_L_MONO_R_VOL_SFT\t\t0\n\n \n#define RT5677_M_STO_L_DD1_L\t\t\t(0x1 << 15)\n#define RT5677_M_STO_L_DD1_L_SFT\t\t15\n#define RT5677_STO_L_DD1_L_VOL_MASK\t\t(0x1 << 14)\n#define RT5677_STO_L_DD1_L_VOL_SFT\t\t14\n#define RT5677_M_MONO_L_DD1_L\t\t\t(0x1 << 13)\n#define RT5677_M_MONO_L_DD1_L_SFT\t\t13\n#define RT5677_MONO_L_DD1_L_VOL_MASK\t\t(0x1 << 12)\n#define RT5677_MONO_L_DD1_L_VOL_SFT\t\t12\n#define RT5677_M_DAC3_L_DD1_L\t\t\t(0x1 << 11)\n#define RT5677_M_DAC3_L_DD1_L_SFT\t\t11\n#define RT5677_DAC3_L_DD1_L_VOL_MASK\t\t(0x1 << 10)\n#define RT5677_DAC3_L_DD1_L_VOL_SFT\t\t10\n#define RT5677_M_DAC3_R_DD1_L\t\t\t(0x1 << 9)\n#define RT5677_M_DAC3_R_DD1_L_SFT\t\t9\n#define RT5677_DAC3_R_DD1_L_VOL_MASK\t\t(0x1 << 8)\n#define RT5677_DAC3_R_DD1_L_VOL_SFT\t\t8\n#define RT5677_M_STO_R_DD1_R\t\t\t(0x1 << 7)\n#define RT5677_M_STO_R_DD1_R_SFT\t\t7\n#define RT5677_STO_R_DD1_R_VOL_MASK\t\t(0x1 << 6)\n#define RT5677_STO_R_DD1_R_VOL_SFT\t\t6\n#define RT5677_M_MONO_R_DD1_R\t\t\t(0x1 << 5)\n#define RT5677_M_MONO_R_DD1_R_SFT\t\t5\n#define RT5677_MONO_R_DD1_R_VOL_MASK\t\t(0x1 << 4)\n#define RT5677_MONO_R_DD1_R_VOL_SFT\t\t4\n#define RT5677_M_DAC3_R_DD1_R\t\t\t(0x1 << 3)\n#define RT5677_M_DAC3_R_DD1_R_SFT\t\t3\n#define RT5677_DAC3_R_DD1_R_VOL_MASK\t\t(0x1 << 2)\n#define RT5677_DAC3_R_DD1_R_VOL_SFT\t\t2\n#define RT5677_M_DAC3_L_DD1_R\t\t\t(0x1 << 1)\n#define RT5677_M_DAC3_L_DD1_R_SFT\t\t1\n#define RT5677_DAC3_L_DD1_R_VOL_MASK\t\t(0x1 << 0)\n#define RT5677_DAC3_L_DD1_R_VOL_SFT\t\t0\n\n \n#define RT5677_M_STO_L_DD2_L\t\t\t(0x1 << 15)\n#define RT5677_M_STO_L_DD2_L_SFT\t\t15\n#define RT5677_STO_L_DD2_L_VOL_MASK\t\t(0x1 << 14)\n#define RT5677_STO_L_DD2_L_VOL_SFT\t\t14\n#define RT5677_M_MONO_L_DD2_L\t\t\t(0x1 << 13)\n#define RT5677_M_MONO_L_DD2_L_SFT\t\t13\n#define RT5677_MONO_L_DD2_L_VOL_MASK\t\t(0x1 << 12)\n#define RT5677_MONO_L_DD2_L_VOL_SFT\t\t12\n#define RT5677_M_DAC4_L_DD2_L\t\t\t(0x1 << 11)\n#define RT5677_M_DAC4_L_DD2_L_SFT\t\t11\n#define RT5677_DAC4_L_DD2_L_VOL_MASK\t\t(0x1 << 10)\n#define RT5677_DAC4_L_DD2_L_VOL_SFT\t\t10\n#define RT5677_M_DAC4_R_DD2_L\t\t\t(0x1 << 9)\n#define RT5677_M_DAC4_R_DD2_L_SFT\t\t9\n#define RT5677_DAC4_R_DD2_L_VOL_MASK\t\t(0x1 << 8)\n#define RT5677_DAC4_R_DD2_L_VOL_SFT\t\t8\n#define RT5677_M_STO_R_DD2_R\t\t\t(0x1 << 7)\n#define RT5677_M_STO_R_DD2_R_SFT\t\t7\n#define RT5677_STO_R_DD2_R_VOL_MASK\t\t(0x1 << 6)\n#define RT5677_STO_R_DD2_R_VOL_SFT\t\t6\n#define RT5677_M_MONO_R_DD2_R\t\t\t(0x1 << 5)\n#define RT5677_M_MONO_R_DD2_R_SFT\t\t5\n#define RT5677_MONO_R_DD2_R_VOL_MASK\t\t(0x1 << 4)\n#define RT5677_MONO_R_DD2_R_VOL_SFT\t\t4\n#define RT5677_M_DAC4_R_DD2_R\t\t\t(0x1 << 3)\n#define RT5677_M_DAC4_R_DD2_R_SFT\t\t3\n#define RT5677_DAC4_R_DD2_R_VOL_MASK\t\t(0x1 << 2)\n#define RT5677_DAC4_R_DD2_R_VOL_SFT\t\t2\n#define RT5677_M_DAC4_L_DD2_R\t\t\t(0x1 << 1)\n#define RT5677_M_DAC4_L_DD2_R_SFT\t\t1\n#define RT5677_DAC4_L_DD2_R_VOL_MASK\t\t(0x1 << 0)\n#define RT5677_DAC4_L_DD2_R_VOL_SFT\t\t0\n\n \n#define RT5677_IF3_DAC_SEL_MASK\t\t\t(0x3 << 6)\n#define RT5677_IF3_DAC_SEL_SFT\t\t\t6\n#define RT5677_IF3_ADC_SEL_MASK\t\t\t(0x3 << 4)\n#define RT5677_IF3_ADC_SEL_SFT\t\t\t4\n#define RT5677_IF3_ADC_IN_MASK\t\t\t(0xf << 0)\n#define RT5677_IF3_ADC_IN_SFT\t\t\t0\n\n \n#define RT5677_IF4_ADC_IN_MASK\t\t\t(0xf << 4)\n#define RT5677_IF4_ADC_IN_SFT\t\t\t4\n#define RT5677_IF4_DAC_SEL_MASK\t\t\t(0x3 << 2)\n#define RT5677_IF4_DAC_SEL_SFT\t\t\t2\n#define RT5677_IF4_ADC_SEL_MASK\t\t\t(0x3 << 0)\n#define RT5677_IF4_ADC_SEL_SFT\t\t\t0\n\n \n#define RT5677_M_PDM1_L\t\t\t\t(0x1 << 15)\n#define RT5677_M_PDM1_L_SFT\t\t\t15\n#define RT5677_SEL_PDM1_L_MASK\t\t\t(0x3 << 12)\n#define RT5677_SEL_PDM1_L_SFT\t\t\t12\n#define RT5677_M_PDM1_R\t\t\t\t(0x1 << 11)\n#define RT5677_M_PDM1_R_SFT\t\t\t11\n#define RT5677_SEL_PDM1_R_MASK\t\t\t(0x3 << 8)\n#define RT5677_SEL_PDM1_R_SFT\t\t\t8\n#define RT5677_M_PDM2_L\t\t\t\t(0x1 << 7)\n#define RT5677_M_PDM2_L_SFT\t\t\t7\n#define RT5677_SEL_PDM2_L_MASK\t\t\t(0x3 << 4)\n#define RT5677_SEL_PDM2_L_SFT\t\t\t4\n#define RT5677_M_PDM2_R\t\t\t\t(0x1 << 3)\n#define RT5677_M_PDM2_R_SFT\t\t\t3\n#define RT5677_SEL_PDM2_R_MASK\t\t\t(0x3 << 0)\n#define RT5677_SEL_PDM2_R_SFT\t\t\t0\n\n \n#define RT5677_PDM2_PW_DOWN\t\t\t(0x1 << 7)\n#define RT5677_PDM1_PW_DOWN\t\t\t(0x1 << 6)\n#define RT5677_PDM2_BUSY\t\t\t(0x1 << 5)\n#define RT5677_PDM1_BUSY\t\t\t(0x1 << 4)\n#define RT5677_PDM_PATTERN\t\t\t(0x1 << 3)\n#define RT5677_PDM_GAIN\t\t\t\t(0x1 << 2)\n#define RT5677_PDM_DIV_MASK\t\t\t(0x3 << 0)\n\n \n#define RT5677_PDM1_I2C_ID\t\t\t(0xf << 12)\n#define RT5677_PDM1_EXE\t\t\t\t(0x1 << 11)\n#define RT5677_PDM1_I2C_CMD\t\t\t(0x1 << 10)\n#define RT5677_PDM1_I2C_EXE\t\t\t(0x1 << 9)\n#define RT5677_PDM1_I2C_BUSY\t\t\t(0x1 << 8)\n#define RT5677_PDM2_I2C_ID\t\t\t(0xf << 4)\n#define RT5677_PDM2_EXE\t\t\t\t(0x1 << 3)\n#define RT5677_PDM2_I2C_CMD\t\t\t(0x1 << 2)\n#define RT5677_PDM2_I2C_EXE\t\t\t(0x1 << 1)\n#define RT5677_PDM2_I2C_BUSY\t\t\t(0x1 << 0)\n\n \n#define RT5677_IF1_ADC_MODE_MASK\t\t(0x1 << 12)\n#define RT5677_IF1_ADC_MODE_SFT\t\t\t12\n#define RT5677_IF1_ADC_MODE_I2S\t\t\t(0x0 << 12)\n#define RT5677_IF1_ADC_MODE_TDM\t\t\t(0x1 << 12)\n#define RT5677_IF1_ADC1_SWAP_MASK\t\t(0x3 << 6)\n#define RT5677_IF1_ADC1_SWAP_SFT\t\t6\n#define RT5677_IF1_ADC2_SWAP_MASK\t\t(0x3 << 4)\n#define RT5677_IF1_ADC2_SWAP_SFT\t\t4\n#define RT5677_IF1_ADC3_SWAP_MASK\t\t(0x3 << 2)\n#define RT5677_IF1_ADC3_SWAP_SFT\t\t2\n#define RT5677_IF1_ADC4_SWAP_MASK\t\t(0x3 << 0)\n#define RT5677_IF1_ADC4_SWAP_SFT\t\t0\n\n \n#define RT5677_IF1_ADC4_MASK\t\t\t(0x3 << 10)\n#define RT5677_IF1_ADC4_SFT\t\t\t10\n#define RT5677_IF1_ADC3_MASK\t\t\t(0x3 << 8)\n#define RT5677_IF1_ADC3_SFT\t\t\t8\n#define RT5677_IF1_ADC2_MASK\t\t\t(0x3 << 6)\n#define RT5677_IF1_ADC2_SFT\t\t\t6\n#define RT5677_IF1_ADC1_MASK\t\t\t(0x3 << 4)\n#define RT5677_IF1_ADC1_SFT\t\t\t4\n#define RT5677_IF1_ADC_CTRL_MASK\t\t(0x7 << 0)\n#define RT5677_IF1_ADC_CTRL_SFT\t\t\t0\n\n \n#define RT5677_IF1_DAC0_MASK\t\t\t(0x7 << 12)\n#define RT5677_IF1_DAC0_SFT\t\t\t12\n#define RT5677_IF1_DAC1_MASK\t\t\t(0x7 << 8)\n#define RT5677_IF1_DAC1_SFT\t\t\t8\n#define RT5677_IF1_DAC2_MASK\t\t\t(0x7 << 4)\n#define RT5677_IF1_DAC2_SFT\t\t\t4\n#define RT5677_IF1_DAC3_MASK\t\t\t(0x7 << 0)\n#define RT5677_IF1_DAC3_SFT\t\t\t0\n\n \n#define RT5677_IF1_DAC4_MASK\t\t\t(0x7 << 12)\n#define RT5677_IF1_DAC4_SFT\t\t\t12\n#define RT5677_IF1_DAC5_MASK\t\t\t(0x7 << 8)\n#define RT5677_IF1_DAC5_SFT\t\t\t8\n#define RT5677_IF1_DAC6_MASK\t\t\t(0x7 << 4)\n#define RT5677_IF1_DAC6_SFT\t\t\t4\n#define RT5677_IF1_DAC7_MASK\t\t\t(0x7 << 0)\n#define RT5677_IF1_DAC7_SFT\t\t\t0\n\n \n#define RT5677_IF2_ADC_MODE_MASK\t\t(0x1 << 12)\n#define RT5677_IF2_ADC_MODE_SFT\t\t\t12\n#define RT5677_IF2_ADC_MODE_I2S\t\t\t(0x0 << 12)\n#define RT5677_IF2_ADC_MODE_TDM\t\t\t(0x1 << 12)\n#define RT5677_IF2_ADC1_SWAP_MASK\t\t(0x3 << 6)\n#define RT5677_IF2_ADC1_SWAP_SFT\t\t6\n#define RT5677_IF2_ADC2_SWAP_MASK\t\t(0x3 << 4)\n#define RT5677_IF2_ADC2_SWAP_SFT\t\t4\n#define RT5677_IF2_ADC3_SWAP_MASK\t\t(0x3 << 2)\n#define RT5677_IF2_ADC3_SWAP_SFT\t\t2\n#define RT5677_IF2_ADC4_SWAP_MASK\t\t(0x3 << 0)\n#define RT5677_IF2_ADC4_SWAP_SFT\t\t0\n\n \n#define RT5677_IF2_ADC4_MASK\t\t\t(0x3 << 10)\n#define RT5677_IF2_ADC4_SFT\t\t\t10\n#define RT5677_IF2_ADC3_MASK\t\t\t(0x3 << 8)\n#define RT5677_IF2_ADC3_SFT\t\t\t8\n#define RT5677_IF2_ADC2_MASK\t\t\t(0x3 << 6)\n#define RT5677_IF2_ADC2_SFT\t\t\t6\n#define RT5677_IF2_ADC1_MASK\t\t\t(0x3 << 4)\n#define RT5677_IF2_ADC1_SFT\t\t\t4\n#define RT5677_IF2_ADC_CTRL_MASK\t\t(0x7 << 0)\n#define RT5677_IF2_ADC_CTRL_SFT\t\t\t0\n\n \n#define RT5677_IF2_DAC0_MASK\t\t\t(0x7 << 12)\n#define RT5677_IF2_DAC0_SFT\t\t\t12\n#define RT5677_IF2_DAC1_MASK\t\t\t(0x7 << 8)\n#define RT5677_IF2_DAC1_SFT\t\t\t8\n#define RT5677_IF2_DAC2_MASK\t\t\t(0x7 << 4)\n#define RT5677_IF2_DAC2_SFT\t\t\t4\n#define RT5677_IF2_DAC3_MASK\t\t\t(0x7 << 0)\n#define RT5677_IF2_DAC3_SFT\t\t\t0\n\n \n#define RT5677_IF2_DAC4_MASK\t\t\t(0x7 << 12)\n#define RT5677_IF2_DAC4_SFT\t\t\t12\n#define RT5677_IF2_DAC5_MASK\t\t\t(0x7 << 8)\n#define RT5677_IF2_DAC5_SFT\t\t\t8\n#define RT5677_IF2_DAC6_MASK\t\t\t(0x7 << 4)\n#define RT5677_IF2_DAC6_SFT\t\t\t4\n#define RT5677_IF2_DAC7_MASK\t\t\t(0x7 << 0)\n#define RT5677_IF2_DAC7_SFT\t\t\t0\n\n \n#define RT5677_DMIC_1_EN_MASK\t\t\t(0x1 << 15)\n#define RT5677_DMIC_1_EN_SFT\t\t\t15\n#define RT5677_DMIC_1_DIS\t\t\t(0x0 << 15)\n#define RT5677_DMIC_1_EN\t\t\t(0x1 << 15)\n#define RT5677_DMIC_2_EN_MASK\t\t\t(0x1 << 14)\n#define RT5677_DMIC_2_EN_SFT\t\t\t14\n#define RT5677_DMIC_2_DIS\t\t\t(0x0 << 14)\n#define RT5677_DMIC_2_EN\t\t\t(0x1 << 14)\n#define RT5677_DMIC_L_STO1_LH_MASK\t\t(0x1 << 13)\n#define RT5677_DMIC_L_STO1_LH_SFT\t\t13\n#define RT5677_DMIC_L_STO1_LH_FALLING\t\t(0x0 << 13)\n#define RT5677_DMIC_L_STO1_LH_RISING\t\t(0x1 << 13)\n#define RT5677_DMIC_R_STO1_LH_MASK\t\t(0x1 << 12)\n#define RT5677_DMIC_R_STO1_LH_SFT\t\t12\n#define RT5677_DMIC_R_STO1_LH_FALLING\t\t(0x0 << 12)\n#define RT5677_DMIC_R_STO1_LH_RISING\t\t(0x1 << 12)\n#define RT5677_DMIC_L_STO3_LH_MASK\t\t(0x1 << 11)\n#define RT5677_DMIC_L_STO3_LH_SFT\t\t11\n#define RT5677_DMIC_L_STO3_LH_FALLING\t\t(0x0 << 11)\n#define RT5677_DMIC_L_STO3_LH_RISING\t\t(0x1 << 11)\n#define RT5677_DMIC_R_STO3_LH_MASK\t\t(0x1 << 10)\n#define RT5677_DMIC_R_STO3_LH_SFT\t\t10\n#define RT5677_DMIC_R_STO3_LH_FALLING\t\t(0x0 << 10)\n#define RT5677_DMIC_R_STO3_LH_RISING\t\t(0x1 << 10)\n#define RT5677_DMIC_L_STO2_LH_MASK\t\t(0x1 << 9)\n#define RT5677_DMIC_L_STO2_LH_SFT\t\t9\n#define RT5677_DMIC_L_STO2_LH_FALLING\t\t(0x0 << 9)\n#define RT5677_DMIC_L_STO2_LH_RISING\t\t(0x1 << 9)\n#define RT5677_DMIC_R_STO2_LH_MASK\t\t(0x1 << 8)\n#define RT5677_DMIC_R_STO2_LH_SFT\t\t8\n#define RT5677_DMIC_R_STO2_LH_FALLING\t\t(0x0 << 8)\n#define RT5677_DMIC_R_STO2_LH_RISING\t\t(0x1 << 8)\n#define RT5677_DMIC_CLK_MASK\t\t\t(0x7 << 5)\n#define RT5677_DMIC_CLK_SFT\t\t\t5\n#define RT5677_DMIC_3_EN_MASK\t\t\t(0x1 << 4)\n#define RT5677_DMIC_3_EN_SFT\t\t\t4\n#define RT5677_DMIC_3_DIS\t\t\t(0x0 << 4)\n#define RT5677_DMIC_3_EN\t\t\t(0x1 << 4)\n#define RT5677_DMIC_R_MONO_LH_MASK\t\t(0x1 << 2)\n#define RT5677_DMIC_R_MONO_LH_SFT\t\t2\n#define RT5677_DMIC_R_MONO_LH_FALLING\t\t(0x0 << 2)\n#define RT5677_DMIC_R_MONO_LH_RISING\t\t(0x1 << 2)\n#define RT5677_DMIC_L_STO4_LH_MASK\t\t(0x1 << 1)\n#define RT5677_DMIC_L_STO4_LH_SFT\t\t1\n#define RT5677_DMIC_L_STO4_LH_FALLING\t\t(0x0 << 1)\n#define RT5677_DMIC_L_STO4_LH_RISING\t\t(0x1 << 1)\n#define RT5677_DMIC_R_STO4_LH_MASK\t\t(0x1 << 0)\n#define RT5677_DMIC_R_STO4_LH_SFT\t\t0\n#define RT5677_DMIC_R_STO4_LH_FALLING\t\t(0x0 << 0)\n#define RT5677_DMIC_R_STO4_LH_RISING\t\t(0x1 << 0)\n\n \n#define RT5677_DMIC_4_EN_MASK\t\t\t(0x1 << 15)\n#define RT5677_DMIC_4_EN_SFT\t\t\t15\n#define RT5677_DMIC_4_DIS\t\t\t(0x0 << 15)\n#define RT5677_DMIC_4_EN\t\t\t(0x1 << 15)\n#define RT5677_DMIC_4L_LH_MASK\t\t\t(0x1 << 7)\n#define RT5677_DMIC_4L_LH_SFT\t\t\t7\n#define RT5677_DMIC_4L_LH_FALLING\t\t(0x0 << 7)\n#define RT5677_DMIC_4L_LH_RISING\t\t(0x1 << 7)\n#define RT5677_DMIC_4R_LH_MASK\t\t\t(0x1 << 6)\n#define RT5677_DMIC_4R_LH_SFT\t\t\t6\n#define RT5677_DMIC_4R_LH_FALLING\t\t(0x0 << 6)\n#define RT5677_DMIC_4R_LH_RISING\t\t(0x1 << 6)\n#define RT5677_DMIC_3L_LH_MASK\t\t\t(0x1 << 5)\n#define RT5677_DMIC_3L_LH_SFT\t\t\t5\n#define RT5677_DMIC_3L_LH_FALLING\t\t(0x0 << 5)\n#define RT5677_DMIC_3L_LH_RISING\t\t(0x1 << 5)\n#define RT5677_DMIC_3R_LH_MASK\t\t\t(0x1 << 4)\n#define RT5677_DMIC_3R_LH_SFT\t\t\t4\n#define RT5677_DMIC_3R_LH_FALLING\t\t(0x0 << 4)\n#define RT5677_DMIC_3R_LH_RISING\t\t(0x1 << 4)\n#define RT5677_DMIC_2L_LH_MASK\t\t\t(0x1 << 3)\n#define RT5677_DMIC_2L_LH_SFT\t\t\t3\n#define RT5677_DMIC_2L_LH_FALLING\t\t(0x0 << 3)\n#define RT5677_DMIC_2L_LH_RISING\t\t(0x1 << 3)\n#define RT5677_DMIC_2R_LH_MASK\t\t\t(0x1 << 2)\n#define RT5677_DMIC_2R_LH_SFT\t\t\t2\n#define RT5677_DMIC_2R_LH_FALLING\t\t(0x0 << 2)\n#define RT5677_DMIC_2R_LH_RISING\t\t(0x1 << 2)\n#define RT5677_DMIC_1L_LH_MASK\t\t\t(0x1 << 1)\n#define RT5677_DMIC_1L_LH_SFT\t\t\t1\n#define RT5677_DMIC_1L_LH_FALLING\t\t(0x0 << 1)\n#define RT5677_DMIC_1L_LH_RISING\t\t(0x1 << 1)\n#define RT5677_DMIC_1R_LH_MASK\t\t\t(0x1 << 0)\n#define RT5677_DMIC_1R_LH_SFT\t\t\t0\n#define RT5677_DMIC_1R_LH_FALLING\t\t(0x0 << 0)\n#define RT5677_DMIC_1R_LH_RISING\t\t(0x1 << 0)\n\n \n#define RT5677_PWR_I2S1\t\t\t\t(0x1 << 15)\n#define RT5677_PWR_I2S1_BIT\t\t\t15\n#define RT5677_PWR_I2S2\t\t\t\t(0x1 << 14)\n#define RT5677_PWR_I2S2_BIT\t\t\t14\n#define RT5677_PWR_I2S3\t\t\t\t(0x1 << 13)\n#define RT5677_PWR_I2S3_BIT\t\t\t13\n#define RT5677_PWR_DAC1\t\t\t\t(0x1 << 12)\n#define RT5677_PWR_DAC1_BIT\t\t\t12\n#define RT5677_PWR_DAC2\t\t\t\t(0x1 << 11)\n#define RT5677_PWR_DAC2_BIT\t\t\t11\n#define RT5677_PWR_I2S4\t\t\t\t(0x1 << 10)\n#define RT5677_PWR_I2S4_BIT\t\t\t10\n#define RT5677_PWR_SLB\t\t\t\t(0x1 << 9)\n#define RT5677_PWR_SLB_BIT\t\t\t9\n#define RT5677_PWR_DAC3\t\t\t\t(0x1 << 7)\n#define RT5677_PWR_DAC3_BIT\t\t\t7\n#define RT5677_PWR_ADCFED2\t\t\t(0x1 << 4)\n#define RT5677_PWR_ADCFED2_BIT\t\t\t4\n#define RT5677_PWR_ADCFED1\t\t\t(0x1 << 3)\n#define RT5677_PWR_ADCFED1_BIT\t\t\t3\n#define RT5677_PWR_ADC_L\t\t\t(0x1 << 2)\n#define RT5677_PWR_ADC_L_BIT\t\t\t2\n#define RT5677_PWR_ADC_R\t\t\t(0x1 << 1)\n#define RT5677_PWR_ADC_R_BIT\t\t\t1\n#define RT5677_PWR_I2C_MASTER\t\t\t(0x1 << 0)\n#define RT5677_PWR_I2C_MASTER_BIT\t\t0\n\n \n#define RT5677_PWR_ADC_S1F\t\t\t(0x1 << 15)\n#define RT5677_PWR_ADC_S1F_BIT\t\t\t15\n#define RT5677_PWR_ADC_MF_L\t\t\t(0x1 << 14)\n#define RT5677_PWR_ADC_MF_L_BIT\t\t\t14\n#define RT5677_PWR_ADC_MF_R\t\t\t(0x1 << 13)\n#define RT5677_PWR_ADC_MF_R_BIT\t\t\t13\n#define RT5677_PWR_DAC_S1F\t\t\t(0x1 << 12)\n#define RT5677_PWR_DAC_S1F_BIT\t\t\t12\n#define RT5677_PWR_DAC_M2F_L\t\t\t(0x1 << 11)\n#define RT5677_PWR_DAC_M2F_L_BIT\t\t11\n#define RT5677_PWR_DAC_M2F_R\t\t\t(0x1 << 10)\n#define RT5677_PWR_DAC_M2F_R_BIT\t\t10\n#define RT5677_PWR_DAC_M3F_L\t\t\t(0x1 << 9)\n#define RT5677_PWR_DAC_M3F_L_BIT\t\t9\n#define RT5677_PWR_DAC_M3F_R\t\t\t(0x1 << 8)\n#define RT5677_PWR_DAC_M3F_R_BIT\t\t8\n#define RT5677_PWR_DAC_M4F_L\t\t\t(0x1 << 7)\n#define RT5677_PWR_DAC_M4F_L_BIT\t\t7\n#define RT5677_PWR_DAC_M4F_R\t\t\t(0x1 << 6)\n#define RT5677_PWR_DAC_M4F_R_BIT\t\t6\n#define RT5677_PWR_ADC_S2F\t\t\t(0x1 << 5)\n#define RT5677_PWR_ADC_S2F_BIT\t\t\t5\n#define RT5677_PWR_ADC_S3F\t\t\t(0x1 << 4)\n#define RT5677_PWR_ADC_S3F_BIT\t\t\t4\n#define RT5677_PWR_ADC_S4F\t\t\t(0x1 << 3)\n#define RT5677_PWR_ADC_S4F_BIT\t\t\t3\n#define RT5677_PWR_PDM1\t\t\t\t(0x1 << 2)\n#define RT5677_PWR_PDM1_BIT\t\t\t2\n#define RT5677_PWR_PDM2\t\t\t\t(0x1 << 1)\n#define RT5677_PWR_PDM2_BIT\t\t\t1\n\n \n#define RT5677_PWR_VREF1\t\t\t(0x1 << 15)\n#define RT5677_PWR_VREF1_BIT\t\t\t15\n#define RT5677_PWR_FV1\t\t\t\t(0x1 << 14)\n#define RT5677_PWR_FV1_BIT\t\t\t14\n#define RT5677_PWR_MB\t\t\t\t(0x1 << 13)\n#define RT5677_PWR_MB_BIT\t\t\t13\n#define RT5677_PWR_LO1\t\t\t\t(0x1 << 12)\n#define RT5677_PWR_LO1_BIT\t\t\t12\n#define RT5677_PWR_BG\t\t\t\t(0x1 << 11)\n#define RT5677_PWR_BG_BIT\t\t\t11\n#define RT5677_PWR_LO2\t\t\t\t(0x1 << 10)\n#define RT5677_PWR_LO2_BIT\t\t\t10\n#define RT5677_PWR_LO3\t\t\t\t(0x1 << 9)\n#define RT5677_PWR_LO3_BIT\t\t\t9\n#define RT5677_PWR_VREF2\t\t\t(0x1 << 8)\n#define RT5677_PWR_VREF2_BIT\t\t\t8\n#define RT5677_PWR_FV2\t\t\t\t(0x1 << 7)\n#define RT5677_PWR_FV2_BIT\t\t\t7\n#define RT5677_LDO2_SEL_MASK\t\t\t(0x7 << 4)\n#define RT5677_LDO2_SEL_SFT\t\t\t4\n#define RT5677_LDO1_SEL_MASK\t\t\t(0x7 << 0)\n#define RT5677_LDO1_SEL_SFT\t\t\t0\n\n \n#define RT5677_PWR_BST1\t\t\t\t(0x1 << 15)\n#define RT5677_PWR_BST1_BIT\t\t\t15\n#define RT5677_PWR_BST2\t\t\t\t(0x1 << 14)\n#define RT5677_PWR_BST2_BIT\t\t\t14\n#define RT5677_PWR_CLK_MB1\t\t\t(0x1 << 13)\n#define RT5677_PWR_CLK_MB1_BIT\t\t\t13\n#define RT5677_PWR_SLIM\t\t\t\t(0x1 << 12)\n#define RT5677_PWR_SLIM_BIT\t\t\t12\n#define RT5677_PWR_MB1\t\t\t\t(0x1 << 11)\n#define RT5677_PWR_MB1_BIT\t\t\t11\n#define RT5677_PWR_PP_MB1\t\t\t(0x1 << 10)\n#define RT5677_PWR_PP_MB1_BIT\t\t\t10\n#define RT5677_PWR_PLL1\t\t\t\t(0x1 << 9)\n#define RT5677_PWR_PLL1_BIT\t\t\t9\n#define RT5677_PWR_PLL2\t\t\t\t(0x1 << 8)\n#define RT5677_PWR_PLL2_BIT\t\t\t8\n#define RT5677_PWR_CORE\t\t\t\t(0x1 << 7)\n#define RT5677_PWR_CORE_BIT\t\t\t7\n#define RT5677_PWR_CLK_MB\t\t\t(0x1 << 6)\n#define RT5677_PWR_CLK_MB_BIT\t\t\t6\n#define RT5677_PWR_BST1_P\t\t\t(0x1 << 5)\n#define RT5677_PWR_BST1_P_BIT\t\t\t5\n#define RT5677_PWR_BST2_P\t\t\t(0x1 << 4)\n#define RT5677_PWR_BST2_P_BIT\t\t\t4\n#define RT5677_PWR_IPTV\t\t\t\t(0x1 << 3)\n#define RT5677_PWR_IPTV_BIT\t\t\t3\n#define RT5677_PWR_25M_CLK\t\t\t(0x1 << 1)\n#define RT5677_PWR_25M_CLK_BIT\t\t\t1\n#define RT5677_PWR_LDO1\t\t\t\t(0x1 << 0)\n#define RT5677_PWR_LDO1_BIT\t\t\t0\n\n \n#define RT5677_PWR_SR7\t\t\t\t(0x1 << 10)\n#define RT5677_PWR_SR7_BIT\t\t\t10\n#define RT5677_PWR_SR6\t\t\t\t(0x1 << 9)\n#define RT5677_PWR_SR6_BIT\t\t\t9\n#define RT5677_PWR_SR5\t\t\t\t(0x1 << 8)\n#define RT5677_PWR_SR5_BIT\t\t\t8\n#define RT5677_PWR_SR4\t\t\t\t(0x1 << 7)\n#define RT5677_PWR_SR4_BIT\t\t\t7\n#define RT5677_PWR_SR3\t\t\t\t(0x1 << 6)\n#define RT5677_PWR_SR3_BIT\t\t\t6\n#define RT5677_PWR_SR2\t\t\t\t(0x1 << 5)\n#define RT5677_PWR_SR2_BIT\t\t\t5\n#define RT5677_PWR_SR1\t\t\t\t(0x1 << 4)\n#define RT5677_PWR_SR1_BIT\t\t\t4\n#define RT5677_PWR_SR0\t\t\t\t(0x1 << 3)\n#define RT5677_PWR_SR0_BIT\t\t\t3\n#define RT5677_PWR_MLT\t\t\t\t(0x1 << 2)\n#define RT5677_PWR_MLT_BIT\t\t\t2\n#define RT5677_PWR_DSP\t\t\t\t(0x1 << 1)\n#define RT5677_PWR_DSP_BIT\t\t\t1\n#define RT5677_PWR_DSP_CPU\t\t\t(0x1 << 0)\n#define RT5677_PWR_DSP_CPU_BIT\t\t\t0\n\n \n#define RT5677_PWR_SR7_RDY\t\t\t(0x1 << 9)\n#define RT5677_PWR_SR7_RDY_BIT\t\t\t9\n#define RT5677_PWR_SR6_RDY\t\t\t(0x1 << 8)\n#define RT5677_PWR_SR6_RDY_BIT\t\t\t8\n#define RT5677_PWR_SR5_RDY\t\t\t(0x1 << 7)\n#define RT5677_PWR_SR5_RDY_BIT\t\t\t7\n#define RT5677_PWR_SR4_RDY\t\t\t(0x1 << 6)\n#define RT5677_PWR_SR4_RDY_BIT\t\t\t6\n#define RT5677_PWR_SR3_RDY\t\t\t(0x1 << 5)\n#define RT5677_PWR_SR3_RDY_BIT\t\t\t5\n#define RT5677_PWR_SR2_RDY\t\t\t(0x1 << 4)\n#define RT5677_PWR_SR2_RDY_BIT\t\t\t4\n#define RT5677_PWR_SR1_RDY\t\t\t(0x1 << 3)\n#define RT5677_PWR_SR1_RDY_BIT\t\t\t3\n#define RT5677_PWR_SR0_RDY\t\t\t(0x1 << 2)\n#define RT5677_PWR_SR0_RDY_BIT\t\t\t2\n#define RT5677_PWR_MLT_RDY\t\t\t(0x1 << 1)\n#define RT5677_PWR_MLT_RDY_BIT\t\t\t1\n#define RT5677_PWR_DSP_RDY\t\t\t(0x1 << 0)\n#define RT5677_PWR_DSP_RDY_BIT\t\t\t0\n\n \n#define RT5677_PWR_SLIM_ISO\t\t\t(0x1 << 11)\n#define RT5677_PWR_SLIM_ISO_BIT\t\t\t11\n#define RT5677_PWR_CORE_ISO\t\t\t(0x1 << 10)\n#define RT5677_PWR_CORE_ISO_BIT\t\t\t10\n#define RT5677_PWR_DSP_ISO\t\t\t(0x1 << 9)\n#define RT5677_PWR_DSP_ISO_BIT\t\t\t9\n#define RT5677_PWR_SR7_ISO\t\t\t(0x1 << 8)\n#define RT5677_PWR_SR7_ISO_BIT\t\t\t8\n#define RT5677_PWR_SR6_ISO\t\t\t(0x1 << 7)\n#define RT5677_PWR_SR6_ISO_BIT\t\t\t7\n#define RT5677_PWR_SR5_ISO\t\t\t(0x1 << 6)\n#define RT5677_PWR_SR5_ISO_BIT\t\t\t6\n#define RT5677_PWR_SR4_ISO\t\t\t(0x1 << 5)\n#define RT5677_PWR_SR4_ISO_BIT\t\t\t5\n#define RT5677_PWR_SR3_ISO\t\t\t(0x1 << 4)\n#define RT5677_PWR_SR3_ISO_BIT\t\t\t4\n#define RT5677_PWR_SR2_ISO\t\t\t(0x1 << 3)\n#define RT5677_PWR_SR2_ISO_BIT\t\t\t3\n#define RT5677_PWR_SR1_ISO\t\t\t(0x1 << 2)\n#define RT5677_PWR_SR1_ISO_BIT\t\t\t2\n#define RT5677_PWR_SR0_ISO\t\t\t(0x1 << 1)\n#define RT5677_PWR_SR0_ISO_BIT\t\t\t1\n#define RT5677_PWR_MLT_ISO\t\t\t(0x1 << 0)\n#define RT5677_PWR_MLT_ISO_BIT\t\t\t0\n\n \n#define RT5677_I2S_MS_MASK\t\t\t(0x1 << 15)\n#define RT5677_I2S_MS_SFT\t\t\t15\n#define RT5677_I2S_MS_M\t\t\t\t(0x0 << 15)\n#define RT5677_I2S_MS_S\t\t\t\t(0x1 << 15)\n#define RT5677_I2S_O_CP_MASK\t\t\t(0x3 << 10)\n#define RT5677_I2S_O_CP_SFT\t\t\t10\n#define RT5677_I2S_O_CP_OFF\t\t\t(0x0 << 10)\n#define RT5677_I2S_O_CP_U_LAW\t\t\t(0x1 << 10)\n#define RT5677_I2S_O_CP_A_LAW\t\t\t(0x2 << 10)\n#define RT5677_I2S_I_CP_MASK\t\t\t(0x3 << 8)\n#define RT5677_I2S_I_CP_SFT\t\t\t8\n#define RT5677_I2S_I_CP_OFF\t\t\t(0x0 << 8)\n#define RT5677_I2S_I_CP_U_LAW\t\t\t(0x1 << 8)\n#define RT5677_I2S_I_CP_A_LAW\t\t\t(0x2 << 8)\n#define RT5677_I2S_BP_MASK\t\t\t(0x1 << 7)\n#define RT5677_I2S_BP_SFT\t\t\t7\n#define RT5677_I2S_BP_NOR\t\t\t(0x0 << 7)\n#define RT5677_I2S_BP_INV\t\t\t(0x1 << 7)\n#define RT5677_I2S_DL_MASK\t\t\t(0x3 << 2)\n#define RT5677_I2S_DL_SFT\t\t\t2\n#define RT5677_I2S_DL_16\t\t\t(0x0 << 2)\n#define RT5677_I2S_DL_20\t\t\t(0x1 << 2)\n#define RT5677_I2S_DL_24\t\t\t(0x2 << 2)\n#define RT5677_I2S_DL_8\t\t\t\t(0x3 << 2)\n#define RT5677_I2S_DF_MASK\t\t\t(0x3 << 0)\n#define RT5677_I2S_DF_SFT\t\t\t0\n#define RT5677_I2S_DF_I2S\t\t\t(0x0 << 0)\n#define RT5677_I2S_DF_LEFT\t\t\t(0x1 << 0)\n#define RT5677_I2S_DF_PCM_A\t\t\t(0x2 << 0)\n#define RT5677_I2S_DF_PCM_B\t\t\t(0x3 << 0)\n\n \n#define RT5677_I2S_PD1_MASK\t\t\t(0x7 << 12)\n#define RT5677_I2S_PD1_SFT\t\t\t12\n#define RT5677_I2S_PD1_1\t\t\t(0x0 << 12)\n#define RT5677_I2S_PD1_2\t\t\t(0x1 << 12)\n#define RT5677_I2S_PD1_3\t\t\t(0x2 << 12)\n#define RT5677_I2S_PD1_4\t\t\t(0x3 << 12)\n#define RT5677_I2S_PD1_6\t\t\t(0x4 << 12)\n#define RT5677_I2S_PD1_8\t\t\t(0x5 << 12)\n#define RT5677_I2S_PD1_12\t\t\t(0x6 << 12)\n#define RT5677_I2S_PD1_16\t\t\t(0x7 << 12)\n#define RT5677_I2S_BCLK_MS2_MASK\t\t(0x1 << 11)\n#define RT5677_I2S_BCLK_MS2_SFT\t\t\t11\n#define RT5677_I2S_BCLK_MS2_32\t\t\t(0x0 << 11)\n#define RT5677_I2S_BCLK_MS2_64\t\t\t(0x1 << 11)\n#define RT5677_I2S_PD2_MASK\t\t\t(0x7 << 8)\n#define RT5677_I2S_PD2_SFT\t\t\t8\n#define RT5677_I2S_PD2_1\t\t\t(0x0 << 8)\n#define RT5677_I2S_PD2_2\t\t\t(0x1 << 8)\n#define RT5677_I2S_PD2_3\t\t\t(0x2 << 8)\n#define RT5677_I2S_PD2_4\t\t\t(0x3 << 8)\n#define RT5677_I2S_PD2_6\t\t\t(0x4 << 8)\n#define RT5677_I2S_PD2_8\t\t\t(0x5 << 8)\n#define RT5677_I2S_PD2_12\t\t\t(0x6 << 8)\n#define RT5677_I2S_PD2_16\t\t\t(0x7 << 8)\n#define RT5677_I2S_BCLK_MS3_MASK\t\t(0x1 << 7)\n#define RT5677_I2S_BCLK_MS3_SFT\t\t\t7\n#define RT5677_I2S_BCLK_MS3_32\t\t\t(0x0 << 7)\n#define RT5677_I2S_BCLK_MS3_64\t\t\t(0x1 << 7)\n#define RT5677_I2S_PD3_MASK\t\t\t(0x7 << 4)\n#define RT5677_I2S_PD3_SFT\t\t\t4\n#define RT5677_I2S_PD3_1\t\t\t(0x0 << 4)\n#define RT5677_I2S_PD3_2\t\t\t(0x1 << 4)\n#define RT5677_I2S_PD3_3\t\t\t(0x2 << 4)\n#define RT5677_I2S_PD3_4\t\t\t(0x3 << 4)\n#define RT5677_I2S_PD3_6\t\t\t(0x4 << 4)\n#define RT5677_I2S_PD3_8\t\t\t(0x5 << 4)\n#define RT5677_I2S_PD3_12\t\t\t(0x6 << 4)\n#define RT5677_I2S_PD3_16\t\t\t(0x7 << 4)\n#define RT5677_I2S_BCLK_MS4_MASK\t\t(0x1 << 3)\n#define RT5677_I2S_BCLK_MS4_SFT\t\t\t3\n#define RT5677_I2S_BCLK_MS4_32\t\t\t(0x0 << 3)\n#define RT5677_I2S_BCLK_MS4_64\t\t\t(0x1 << 3)\n#define RT5677_I2S_PD4_MASK\t\t\t(0x7 << 0)\n#define RT5677_I2S_PD4_SFT\t\t\t0\n#define RT5677_I2S_PD4_1\t\t\t(0x0 << 0)\n#define RT5677_I2S_PD4_2\t\t\t(0x1 << 0)\n#define RT5677_I2S_PD4_3\t\t\t(0x2 << 0)\n#define RT5677_I2S_PD4_4\t\t\t(0x3 << 0)\n#define RT5677_I2S_PD4_6\t\t\t(0x4 << 0)\n#define RT5677_I2S_PD4_8\t\t\t(0x5 << 0)\n#define RT5677_I2S_PD4_12\t\t\t(0x6 << 0)\n#define RT5677_I2S_PD4_16\t\t\t(0x7 << 0)\n\n \n#define RT5677_I2S_PD5_MASK\t\t\t(0x7 << 12)\n#define RT5677_I2S_PD5_SFT\t\t\t12\n#define RT5677_I2S_PD5_1\t\t\t(0x0 << 12)\n#define RT5677_I2S_PD5_2\t\t\t(0x1 << 12)\n#define RT5677_I2S_PD5_3\t\t\t(0x2 << 12)\n#define RT5677_I2S_PD5_4\t\t\t(0x3 << 12)\n#define RT5677_I2S_PD5_6\t\t\t(0x4 << 12)\n#define RT5677_I2S_PD5_8\t\t\t(0x5 << 12)\n#define RT5677_I2S_PD5_12\t\t\t(0x6 << 12)\n#define RT5677_I2S_PD5_16\t\t\t(0x7 << 12)\n#define RT5677_I2S_PD6_MASK\t\t\t(0x7 << 8)\n#define RT5677_I2S_PD6_SFT\t\t\t8\n#define RT5677_I2S_PD6_1\t\t\t(0x0 << 8)\n#define RT5677_I2S_PD6_2\t\t\t(0x1 << 8)\n#define RT5677_I2S_PD6_3\t\t\t(0x2 << 8)\n#define RT5677_I2S_PD6_4\t\t\t(0x3 << 8)\n#define RT5677_I2S_PD6_6\t\t\t(0x4 << 8)\n#define RT5677_I2S_PD6_8\t\t\t(0x5 << 8)\n#define RT5677_I2S_PD6_12\t\t\t(0x6 << 8)\n#define RT5677_I2S_PD6_16\t\t\t(0x7 << 8)\n#define RT5677_I2S_PD7_MASK\t\t\t(0x7 << 4)\n#define RT5677_I2S_PD7_SFT\t\t\t4\n#define RT5677_I2S_PD7_1\t\t\t(0x0 << 4)\n#define RT5677_I2S_PD7_2\t\t\t(0x1 << 4)\n#define RT5677_I2S_PD7_3\t\t\t(0x2 << 4)\n#define RT5677_I2S_PD7_4\t\t\t(0x3 << 4)\n#define RT5677_I2S_PD7_6\t\t\t(0x4 << 4)\n#define RT5677_I2S_PD7_8\t\t\t(0x5 << 4)\n#define RT5677_I2S_PD7_12\t\t\t(0x6 << 4)\n#define RT5677_I2S_PD7_16\t\t\t(0x7 << 4)\n#define RT5677_I2S_PD8_MASK\t\t\t(0x7 << 0)\n#define RT5677_I2S_PD8_SFT\t\t\t0\n#define RT5677_I2S_PD8_1\t\t\t(0x0 << 0)\n#define RT5677_I2S_PD8_2\t\t\t(0x1 << 0)\n#define RT5677_I2S_PD8_3\t\t\t(0x2 << 0)\n#define RT5677_I2S_PD8_4\t\t\t(0x3 << 0)\n#define RT5677_I2S_PD8_6\t\t\t(0x4 << 0)\n#define RT5677_I2S_PD8_8\t\t\t(0x5 << 0)\n#define RT5677_I2S_PD8_12\t\t\t(0x6 << 0)\n#define RT5677_I2S_PD8_16\t\t\t(0x7 << 0)\n\n \n#define RT5677_DSP_ASRC_O_MASK\t\t\t(0x3 << 6)\n#define RT5677_DSP_ASRC_O_SFT\t\t\t6\n#define RT5677_DSP_ASRC_O_1_0\t\t\t(0x0 << 6)\n#define RT5677_DSP_ASRC_O_1_5\t\t\t(0x1 << 6)\n#define RT5677_DSP_ASRC_O_2_0\t\t\t(0x2 << 6)\n#define RT5677_DSP_ASRC_O_3_0\t\t\t(0x3 << 6)\n#define RT5677_DSP_ASRC_I_MASK\t\t\t(0x3 << 4)\n#define RT5677_DSP_ASRC_I_SFT\t\t\t4\n#define RT5677_DSP_ASRC_I_1_0\t\t\t(0x0 << 4)\n#define RT5677_DSP_ASRC_I_1_5\t\t\t(0x1 << 4)\n#define RT5677_DSP_ASRC_I_2_0\t\t\t(0x2 << 4)\n#define RT5677_DSP_ASRC_I_3_0\t\t\t(0x3 << 4)\n#define RT5677_DSP_BUS_PD_MASK\t\t\t(0x7 << 0)\n#define RT5677_DSP_BUS_PD_SFT\t\t\t0\n#define RT5677_DSP_BUS_PD_1\t\t\t(0x0 << 0)\n#define RT5677_DSP_BUS_PD_2\t\t\t(0x1 << 0)\n#define RT5677_DSP_BUS_PD_3\t\t\t(0x2 << 0)\n#define RT5677_DSP_BUS_PD_4\t\t\t(0x3 << 0)\n#define RT5677_DSP_BUS_PD_6\t\t\t(0x4 << 0)\n#define RT5677_DSP_BUS_PD_8\t\t\t(0x5 << 0)\n#define RT5677_DSP_BUS_PD_12\t\t\t(0x6 << 0)\n#define RT5677_DSP_BUS_PD_16\t\t\t(0x7 << 0)\n\n#define RT5677_PLL_INP_MAX\t\t\t40000000\n#define RT5677_PLL_INP_MIN\t\t\t2048000\n \n#define RT5677_PLL_N_MAX\t\t\t0x1ff\n#define RT5677_PLL_N_MASK\t\t\t(RT5677_PLL_N_MAX << 7)\n#define RT5677_PLL_N_SFT\t\t\t7\n#define RT5677_PLL_K_BP\t\t\t\t(0x1 << 5)\n#define RT5677_PLL_K_BP_SFT\t\t\t5\n#define RT5677_PLL_K_MAX\t\t\t0x1f\n#define RT5677_PLL_K_MASK\t\t\t(RT5677_PLL_K_MAX)\n#define RT5677_PLL_K_SFT\t\t\t0\n\n \n#define RT5677_PLL_M_MAX\t\t\t0xf\n#define RT5677_PLL_M_MASK\t\t\t(RT5677_PLL_M_MAX << 12)\n#define RT5677_PLL_M_SFT\t\t\t12\n#define RT5677_PLL_M_BP\t\t\t\t(0x1 << 11)\n#define RT5677_PLL_M_BP_SFT\t\t\t11\n#define RT5677_PLL_UPDATE_PLL1\t\t\t(0x1 << 1)\n#define RT5677_PLL_UPDATE_PLL1_SFT\t\t1\n\n \n#define RT5677_SCLK_SRC_MASK\t\t\t(0x3 << 14)\n#define RT5677_SCLK_SRC_SFT\t\t\t14\n#define RT5677_SCLK_SRC_MCLK\t\t\t(0x0 << 14)\n#define RT5677_SCLK_SRC_PLL1\t\t\t(0x1 << 14)\n#define RT5677_SCLK_SRC_RCCLK\t\t\t(0x2 << 14)  \n#define RT5677_SCLK_SRC_SLIM\t\t\t(0x3 << 14)\n#define RT5677_PLL1_SRC_MASK\t\t\t(0x7 << 11)\n#define RT5677_PLL1_SRC_SFT\t\t\t11\n#define RT5677_PLL1_SRC_MCLK\t\t\t(0x0 << 11)\n#define RT5677_PLL1_SRC_BCLK1\t\t\t(0x1 << 11)\n#define RT5677_PLL1_SRC_BCLK2\t\t\t(0x2 << 11)\n#define RT5677_PLL1_SRC_BCLK3\t\t\t(0x3 << 11)\n#define RT5677_PLL1_SRC_BCLK4\t\t\t(0x4 << 11)\n#define RT5677_PLL1_SRC_RCCLK\t\t\t(0x5 << 11)\n#define RT5677_PLL1_SRC_SLIM\t\t\t(0x6 << 11)\n#define RT5677_MCLK_SRC_MASK\t\t\t(0x1 << 10)\n#define RT5677_MCLK_SRC_SFT\t\t\t10\n#define RT5677_MCLK1_SRC\t\t\t(0x0 << 10)\n#define RT5677_MCLK2_SRC\t\t\t(0x1 << 10)\n#define RT5677_PLL1_PD_MASK\t\t\t(0x1 << 8)\n#define RT5677_PLL1_PD_SFT\t\t\t8\n#define RT5677_PLL1_PD_1\t\t\t(0x0 << 8)\n#define RT5677_PLL1_PD_2\t\t\t(0x1 << 8)\n#define RT5677_DAC_OSR_MASK\t\t\t(0x3 << 6)\n#define RT5677_DAC_OSR_SFT\t\t\t6\n#define RT5677_DAC_OSR_128\t\t\t(0x0 << 6)\n#define RT5677_DAC_OSR_64\t\t\t(0x1 << 6)\n#define RT5677_DAC_OSR_32\t\t\t(0x2 << 6)\n#define RT5677_ADC_OSR_MASK\t\t\t(0x3 << 4)\n#define RT5677_ADC_OSR_SFT\t\t\t4\n#define RT5677_ADC_OSR_128\t\t\t(0x0 << 4)\n#define RT5677_ADC_OSR_64\t\t\t(0x1 << 4)\n#define RT5677_ADC_OSR_32\t\t\t(0x2 << 4)\n\n \n#define RT5677_PLL2_PR_SRC_MASK\t\t\t(0x1 << 15)\n#define RT5677_PLL2_PR_SRC_SFT\t\t\t15\n#define RT5677_PLL2_PR_SRC_MCLK1\t\t(0x0 << 15)\n#define RT5677_PLL2_PR_SRC_MCLK2\t\t(0x1 << 15)\n#define RT5677_PLL2_SRC_MASK\t\t\t(0x7 << 12)\n#define RT5677_PLL2_SRC_SFT\t\t\t12\n#define RT5677_PLL2_SRC_MCLK\t\t\t(0x0 << 12)\n#define RT5677_PLL2_SRC_BCLK1\t\t\t(0x1 << 12)\n#define RT5677_PLL2_SRC_BCLK2\t\t\t(0x2 << 12)\n#define RT5677_PLL2_SRC_BCLK3\t\t\t(0x3 << 12)\n#define RT5677_PLL2_SRC_BCLK4\t\t\t(0x4 << 12)\n#define RT5677_PLL2_SRC_RCCLK\t\t\t(0x5 << 12)\n#define RT5677_PLL2_SRC_SLIM\t\t\t(0x6 << 12)\n#define RT5677_DSP_ASRC_O_SRC\t\t\t(0x3 << 10)\n#define RT5677_DSP_ASRC_O_SRC_SFT\t\t10\n#define RT5677_DSP_ASRC_O_MCLK\t\t\t(0x0 << 10)\n#define RT5677_DSP_ASRC_O_PLL1\t\t\t(0x1 << 10)\n#define RT5677_DSP_ASRC_O_SLIM\t\t\t(0x2 << 10)\n#define RT5677_DSP_ASRC_O_RCCLK\t\t\t(0x3 << 10)\n#define RT5677_DSP_ASRC_I_SRC\t\t\t(0x3 << 8)\n#define RT5677_DSP_ASRC_I_SRC_SFT\t\t8\n#define RT5677_DSP_ASRC_I_MCLK\t\t\t(0x0 << 8)\n#define RT5677_DSP_ASRC_I_PLL1\t\t\t(0x1 << 8)\n#define RT5677_DSP_ASRC_I_SLIM\t\t\t(0x2 << 8)\n#define RT5677_DSP_ASRC_I_RCCLK\t\t\t(0x3 << 8)\n#define RT5677_DSP_CLK_SRC_MASK\t\t\t(0x1 << 7)\n#define RT5677_DSP_CLK_SRC_SFT\t\t\t7\n#define RT5677_DSP_CLK_SRC_PLL2\t\t\t(0x0 << 7)\n#define RT5677_DSP_CLK_SRC_BYPASS\t\t(0x1 << 7)\n\n \n#define RT5677_DA_STO_CLK_SEL_MASK\t\t(0xf << 12)\n#define RT5677_DA_STO_CLK_SEL_SFT\t\t12\n#define RT5677_DA_MONO2L_CLK_SEL_MASK\t\t(0xf << 4)\n#define RT5677_DA_MONO2L_CLK_SEL_SFT\t\t4\n#define RT5677_DA_MONO2R_CLK_SEL_MASK\t\t(0xf << 0)\n#define RT5677_DA_MONO2R_CLK_SEL_SFT\t\t0\n\n \n#define RT5677_DA_MONO3L_CLK_SEL_MASK\t\t(0xf << 12)\n#define RT5677_DA_MONO3L_CLK_SEL_SFT\t\t12\n#define RT5677_DA_MONO3R_CLK_SEL_MASK\t\t(0xf << 8)\n#define RT5677_DA_MONO3R_CLK_SEL_SFT\t\t8\n#define RT5677_DA_MONO4L_CLK_SEL_MASK\t\t(0xf << 4)\n#define RT5677_DA_MONO4L_CLK_SEL_SFT\t\t4\n#define RT5677_DA_MONO4R_CLK_SEL_MASK\t\t(0xf << 0)\n#define RT5677_DA_MONO4R_CLK_SEL_SFT\t\t0\n\n \n#define RT5677_AD_STO1_CLK_SEL_MASK\t\t(0xf << 12)\n#define RT5677_AD_STO1_CLK_SEL_SFT\t\t12\n#define RT5677_AD_STO2_CLK_SEL_MASK\t\t(0xf << 8)\n#define RT5677_AD_STO2_CLK_SEL_SFT\t\t8\n#define RT5677_AD_STO3_CLK_SEL_MASK\t\t(0xf << 4)\n#define RT5677_AD_STO3_CLK_SEL_SFT\t\t4\n#define RT5677_AD_STO4_CLK_SEL_MASK\t\t(0xf << 0)\n#define RT5677_AD_STO4_CLK_SEL_SFT\t\t0\n\n \n#define RT5677_AD_MONOL_CLK_SEL_MASK\t\t(0xf << 12)\n#define RT5677_AD_MONOL_CLK_SEL_SFT\t\t12\n#define RT5677_AD_MONOR_CLK_SEL_MASK\t\t(0xf << 8)\n#define RT5677_AD_MONOR_CLK_SEL_SFT\t\t8\n\n \n#define RT5677_DSP_OB_0_3_CLK_SEL_MASK\t\t(0xf << 12)\n#define RT5677_DSP_OB_0_3_CLK_SEL_SFT\t\t12\n#define RT5677_DSP_OB_4_7_CLK_SEL_MASK\t\t(0xf << 8)\n#define RT5677_DSP_OB_4_7_CLK_SEL_SFT\t\t8\n\n \n#define RT5677_I2S1_CLK_SEL_MASK\t\t(0xf << 12)\n#define RT5677_I2S1_CLK_SEL_SFT\t\t\t12\n#define RT5677_I2S2_CLK_SEL_MASK\t\t(0xf << 8)\n#define RT5677_I2S2_CLK_SEL_SFT\t\t\t8\n#define RT5677_I2S3_CLK_SEL_MASK\t\t(0xf << 4)\n#define RT5677_I2S3_CLK_SEL_SFT\t\t\t4\n#define RT5677_I2S4_CLK_SEL_MASK\t\t(0xf)\n#define RT5677_I2S4_CLK_SEL_SFT\t\t\t0\n\n \n#define RT5677_VAD_MIN_DUR_MASK\t\t\t(0x3 << 13)\n#define RT5677_VAD_MIN_DUR_SFT\t\t\t13\n#define RT5677_VAD_ADPCM_BYPASS\t\t\t(1 << 10)\n#define RT5677_VAD_ADPCM_BYPASS_BIT\t\t10\n#define RT5677_VAD_FG2ENC\t\t\t(1 << 9)\n#define RT5677_VAD_FG2ENC_BIT\t\t\t9\n#define RT5677_VAD_BUF_OW\t\t\t(1 << 8)\n#define RT5677_VAD_BUF_OW_BIT\t\t\t8\n#define RT5677_VAD_CLR_FLAG\t\t\t(1 << 7)\n#define RT5677_VAD_CLR_FLAG_BIT\t\t\t7\n#define RT5677_VAD_BUF_POP\t\t\t(1 << 6)\n#define RT5677_VAD_BUF_POP_BIT\t\t\t6\n#define RT5677_VAD_BUF_PUSH\t\t\t(1 << 5)\n#define RT5677_VAD_BUF_PUSH_BIT\t\t\t5\n#define RT5677_VAD_DET_ENABLE\t\t\t(1 << 4)\n#define RT5677_VAD_DET_ENABLE_BIT\t\t4\n#define RT5677_VAD_FUNC_ENABLE\t\t\t(1 << 3)\n#define RT5677_VAD_FUNC_ENABLE_BIT\t\t3\n#define RT5677_VAD_FUNC_RESET\t\t\t(1 << 2)\n#define RT5677_VAD_FUNC_RESET_BIT\t\t2\n\n \n#define RT5677_VAD_OUT_SRC_RATE_MASK\t\t(0x1 << 11)\n#define RT5677_VAD_OUT_SRC_RATE_SFT\t\t11\n#define RT5677_VAD_OUT_SRC_MASK\t\t\t(0x1 << 10)\n#define RT5677_VAD_OUT_SRC_SFT\t\t\t10\n#define RT5677_VAD_SRC_MASK\t\t\t(0x3 << 8)\n#define RT5677_VAD_SRC_SFT\t\t\t8\n#define RT5677_VAD_LV_DIFF_MASK\t\t\t(0xff << 0)\n#define RT5677_VAD_LV_DIFF_SFT\t\t\t0\n\n \n#define RT5677_IB01_SRC_MASK\t\t\t(0x7 << 12)\n#define RT5677_IB01_SRC_SFT\t\t\t12\n#define RT5677_IB23_SRC_MASK\t\t\t(0x7 << 8)\n#define RT5677_IB23_SRC_SFT\t\t\t8\n#define RT5677_IB45_SRC_MASK\t\t\t(0x7 << 4)\n#define RT5677_IB45_SRC_SFT\t\t\t4\n#define RT5677_IB6_SRC_MASK\t\t\t(0x7 << 0)\n#define RT5677_IB6_SRC_SFT\t\t\t0\n\n \n#define RT5677_IB7_SRC_MASK\t\t\t(0x7 << 12)\n#define RT5677_IB7_SRC_SFT\t\t\t12\n#define RT5677_IB8_SRC_MASK\t\t\t(0x7 << 8)\n#define RT5677_IB8_SRC_SFT\t\t\t8\n#define RT5677_IB9_SRC_MASK\t\t\t(0x7 << 4)\n#define RT5677_IB9_SRC_SFT\t\t\t4\n\n \n#define RT5677_SEL_SRC_OB23\t\t\t(0x1 << 4)\n#define RT5677_SEL_SRC_OB23_SFT\t\t\t4\n#define RT5677_SEL_SRC_OB01\t\t\t(0x1 << 3)\n#define RT5677_SEL_SRC_OB01_SFT\t\t\t3\n#define RT5677_SEL_SRC_IB45\t\t\t(0x1 << 2)\n#define RT5677_SEL_SRC_IB45_SFT\t\t\t2\n#define RT5677_SEL_SRC_IB23\t\t\t(0x1 << 1)\n#define RT5677_SEL_SRC_IB23_SFT\t\t\t1\n#define RT5677_SEL_SRC_IB01\t\t\t(0x1 << 0)\n#define RT5677_SEL_SRC_IB01_SFT\t\t\t0\n\n \n#define RT5677_SEL_GPIO_JD1_MASK\t\t(0x3 << 14)\n#define RT5677_SEL_GPIO_JD1_SFT\t\t\t14\n#define RT5677_SEL_GPIO_JD2_MASK\t\t(0x3 << 12)\n#define RT5677_SEL_GPIO_JD2_SFT\t\t\t12\n#define RT5677_SEL_GPIO_JD3_MASK\t\t(0x3 << 10)\n#define RT5677_SEL_GPIO_JD3_SFT\t\t\t10\n\n \n#define RT5677_STA_GPIO_JD1\t\t\t(0x1 << 15)\n#define RT5677_STA_GPIO_JD1_SFT\t\t\t15\n#define RT5677_EN_IRQ_GPIO_JD1\t\t\t(0x1 << 14)\n#define RT5677_EN_IRQ_GPIO_JD1_SFT\t\t14\n#define RT5677_EN_GPIO_JD1_STICKY\t\t(0x1 << 13)\n#define RT5677_EN_GPIO_JD1_STICKY_SFT\t\t13\n#define RT5677_INV_GPIO_JD1\t\t\t(0x1 << 12)\n#define RT5677_INV_GPIO_JD1_SFT\t\t\t12\n#define RT5677_STA_GPIO_JD2\t\t\t(0x1 << 11)\n#define RT5677_STA_GPIO_JD2_SFT\t\t\t11\n#define RT5677_EN_IRQ_GPIO_JD2\t\t\t(0x1 << 10)\n#define RT5677_EN_IRQ_GPIO_JD2_SFT\t\t10\n#define RT5677_EN_GPIO_JD2_STICKY\t\t(0x1 << 9)\n#define RT5677_EN_GPIO_JD2_STICKY_SFT\t\t9\n#define RT5677_INV_GPIO_JD2\t\t\t(0x1 << 8)\n#define RT5677_INV_GPIO_JD2_SFT\t\t\t8\n#define RT5677_STA_MICBIAS1_OVCD\t\t(0x1 << 7)\n#define RT5677_STA_MICBIAS1_OVCD_SFT\t\t7\n#define RT5677_EN_IRQ_MICBIAS1_OVCD\t\t(0x1 << 6)\n#define RT5677_EN_IRQ_MICBIAS1_OVCD_SFT\t\t6\n#define RT5677_EN_MICBIAS1_OVCD_STICKY\t\t(0x1 << 5)\n#define RT5677_EN_MICBIAS1_OVCD_STICKY_SFT\t5\n#define RT5677_INV_MICBIAS1_OVCD\t\t(0x1 << 4)\n#define RT5677_INV_MICBIAS1_OVCD_SFT\t\t4\n#define RT5677_STA_GPIO_JD3\t\t\t(0x1 << 3)\n#define RT5677_STA_GPIO_JD3_SFT\t\t\t3\n#define RT5677_EN_IRQ_GPIO_JD3\t\t\t(0x1 << 2)\n#define RT5677_EN_IRQ_GPIO_JD3_SFT\t\t2\n#define RT5677_EN_GPIO_JD3_STICKY\t\t(0x1 << 1)\n#define RT5677_EN_GPIO_JD3_STICKY_SFT\t\t1\n#define RT5677_INV_GPIO_JD3\t\t\t(0x1 << 0)\n#define RT5677_INV_GPIO_JD3_SFT\t\t\t0\n\n \n#define RT5677_GPIO6_STATUS_MASK\t\t(0x1 << 5)\n#define RT5677_GPIO6_STATUS_SFT\t\t\t5\n#define RT5677_GPIO5_STATUS_MASK\t\t(0x1 << 4)\n#define RT5677_GPIO5_STATUS_SFT\t\t\t4\n#define RT5677_GPIO4_STATUS_MASK\t\t(0x1 << 3)\n#define RT5677_GPIO4_STATUS_SFT\t\t\t3\n#define RT5677_GPIO3_STATUS_MASK\t\t(0x1 << 2)\n#define RT5677_GPIO3_STATUS_SFT\t\t\t2\n#define RT5677_GPIO2_STATUS_MASK\t\t(0x1 << 1)\n#define RT5677_GPIO2_STATUS_SFT\t\t\t1\n#define RT5677_GPIO1_STATUS_MASK\t\t(0x1 << 0)\n#define RT5677_GPIO1_STATUS_SFT\t\t\t0\n\n \n#define RT5677_GPIO1_PIN_MASK\t\t\t(0x1 << 15)\n#define RT5677_GPIO1_PIN_SFT\t\t\t15\n#define RT5677_GPIO1_PIN_GPIO1\t\t\t(0x0 << 15)\n#define RT5677_GPIO1_PIN_IRQ\t\t\t(0x1 << 15)\n#define RT5677_IPTV_MODE_MASK\t\t\t(0x1 << 14)\n#define RT5677_IPTV_MODE_SFT\t\t\t14\n#define RT5677_IPTV_MODE_GPIO\t\t\t(0x0 << 14)\n#define RT5677_IPTV_MODE_IPTV\t\t\t(0x1 << 14)\n#define RT5677_FUNC_MODE_MASK\t\t\t(0x1 << 13)\n#define RT5677_FUNC_MODE_SFT\t\t\t13\n#define RT5677_FUNC_MODE_DMIC_GPIO\t\t(0x0 << 13)\n#define RT5677_FUNC_MODE_JTAG\t\t\t(0x1 << 13)\n\n \n#define RT5677_GPIOx_DIR_MASK\t\t\t(0x1 << 2)\n#define RT5677_GPIOx_DIR_SFT\t\t\t2\n#define RT5677_GPIOx_DIR_IN\t\t\t(0x0 << 2)\n#define RT5677_GPIOx_DIR_OUT\t\t\t(0x1 << 2)\n#define RT5677_GPIOx_OUT_MASK\t\t\t(0x1 << 1)\n#define RT5677_GPIOx_OUT_SFT\t\t\t1\n#define RT5677_GPIOx_OUT_LO\t\t\t(0x0 << 1)\n#define RT5677_GPIOx_OUT_HI\t\t\t(0x1 << 1)\n#define RT5677_GPIOx_P_MASK\t\t\t(0x1 << 0)\n#define RT5677_GPIOx_P_SFT\t\t\t0\n#define RT5677_GPIOx_P_NOR\t\t\t(0x0 << 0)\n#define RT5677_GPIOx_P_INV\t\t\t(0x1 << 0)\n\n \n#define RT5677_IRQ_DEBOUNCE_SEL_MASK\t\t(0x3 << 3)\n#define RT5677_IRQ_DEBOUNCE_SEL_MCLK\t\t(0x0 << 3)\n#define RT5677_IRQ_DEBOUNCE_SEL_RC\t\t(0x1 << 3)\n#define RT5677_IRQ_DEBOUNCE_SEL_SLIM\t\t(0x2 << 3)\n\n \n#define RT5677_DSP_IB_01_H\t\t\t(0x1 << 15)\n#define RT5677_DSP_IB_01_H_SFT\t\t\t15\n#define RT5677_DSP_IB_23_H\t\t\t(0x1 << 14)\n#define RT5677_DSP_IB_23_H_SFT\t\t\t14\n#define RT5677_DSP_IB_45_H\t\t\t(0x1 << 13)\n#define RT5677_DSP_IB_45_H_SFT\t\t\t13\n#define RT5677_DSP_IB_6_H\t\t\t(0x1 << 12)\n#define RT5677_DSP_IB_6_H_SFT\t\t\t12\n#define RT5677_DSP_IB_7_H\t\t\t(0x1 << 11)\n#define RT5677_DSP_IB_7_H_SFT\t\t\t11\n#define RT5677_DSP_IB_8_H\t\t\t(0x1 << 10)\n#define RT5677_DSP_IB_8_H_SFT\t\t\t10\n#define RT5677_DSP_IB_9_H\t\t\t(0x1 << 9)\n#define RT5677_DSP_IB_9_H_SFT\t\t\t9\n#define RT5677_DSP_IB_01_L\t\t\t(0x1 << 7)\n#define RT5677_DSP_IB_01_L_SFT\t\t\t7\n#define RT5677_DSP_IB_23_L\t\t\t(0x1 << 6)\n#define RT5677_DSP_IB_23_L_SFT\t\t\t6\n#define RT5677_DSP_IB_45_L\t\t\t(0x1 << 5)\n#define RT5677_DSP_IB_45_L_SFT\t\t\t5\n#define RT5677_DSP_IB_6_L\t\t\t(0x1 << 4)\n#define RT5677_DSP_IB_6_L_SFT\t\t\t4\n#define RT5677_DSP_IB_7_L\t\t\t(0x1 << 3)\n#define RT5677_DSP_IB_7_L_SFT\t\t\t3\n#define RT5677_DSP_IB_8_L\t\t\t(0x1 << 2)\n#define RT5677_DSP_IB_8_L_SFT\t\t\t2\n#define RT5677_DSP_IB_9_L\t\t\t(0x1 << 1)\n#define RT5677_DSP_IB_9_L_SFT\t\t\t1\n\n \n#define RT5677_GPIO5_FUNC_MASK\t\t\t(0x1 << 9)\n#define RT5677_GPIO5_FUNC_GPIO\t\t\t(0x0 << 9)\n#define RT5677_GPIO5_FUNC_DMIC\t\t\t(0x1 << 9)\n\n#define RT5677_FIRMWARE1\t\"rt5677_dsp_fw1.bin\"\n#define RT5677_FIRMWARE2\t\"rt5677_dsp_fw2.bin\"\n\n#define RT5677_DRV_NAME\t\t\"rt5677\"\n\n \nenum {\n\tRT5677_SCLK_S_MCLK,\n\tRT5677_SCLK_S_PLL1,\n\tRT5677_SCLK_S_RCCLK,\n};\n\n \nenum {\n\tRT5677_PLL1_S_MCLK,\n\tRT5677_PLL1_S_BCLK1,\n\tRT5677_PLL1_S_BCLK2,\n\tRT5677_PLL1_S_BCLK3,\n\tRT5677_PLL1_S_BCLK4,\n};\n\nenum {\n\tRT5677_AIF1,\n\tRT5677_AIF2,\n\tRT5677_AIF3,\n\tRT5677_AIF4,\n\tRT5677_AIF5,\n\tRT5677_AIFS,\n\tRT5677_DSPBUFF,\n};\n\nenum {\n\tRT5677_GPIO1,\n\tRT5677_GPIO2,\n\tRT5677_GPIO3,\n\tRT5677_GPIO4,\n\tRT5677_GPIO5,\n\tRT5677_GPIO6,\n\tRT5677_GPIO_NUM,\n};\n\nenum {\n\tRT5677_IRQ_JD1,\n\tRT5677_IRQ_JD2,\n\tRT5677_IRQ_JD3,\n\tRT5677_IRQ_NUM,\n};\n\nenum rt5677_type {\n\tRT5677 = 1,\n\tRT5676 = 2,\n};\n\n \nenum {\n\tRT5677_CLK_SEL_SYS,\n\tRT5677_CLK_SEL_I2S1_ASRC,\n\tRT5677_CLK_SEL_I2S2_ASRC,\n\tRT5677_CLK_SEL_I2S3_ASRC,\n\tRT5677_CLK_SEL_I2S4_ASRC,\n\tRT5677_CLK_SEL_I2S5_ASRC,\n\tRT5677_CLK_SEL_I2S6_ASRC,\n\tRT5677_CLK_SEL_SYS2,\n\tRT5677_CLK_SEL_SYS3,\n\tRT5677_CLK_SEL_SYS4,\n\tRT5677_CLK_SEL_SYS5,\n\tRT5677_CLK_SEL_SYS6,\n\tRT5677_CLK_SEL_SYS7,\n};\n\n \nenum {\n\tRT5677_DA_STEREO_FILTER = 0x1,\n\tRT5677_DA_MONO2_L_FILTER = (0x1 << 1),\n\tRT5677_DA_MONO2_R_FILTER = (0x1 << 2),\n\tRT5677_DA_MONO3_L_FILTER = (0x1 << 3),\n\tRT5677_DA_MONO3_R_FILTER = (0x1 << 4),\n\tRT5677_DA_MONO4_L_FILTER = (0x1 << 5),\n\tRT5677_DA_MONO4_R_FILTER = (0x1 << 6),\n\tRT5677_AD_STEREO1_FILTER = (0x1 << 7),\n\tRT5677_AD_STEREO2_FILTER = (0x1 << 8),\n\tRT5677_AD_STEREO3_FILTER = (0x1 << 9),\n\tRT5677_AD_STEREO4_FILTER = (0x1 << 10),\n\tRT5677_AD_MONO_L_FILTER = (0x1 << 11),\n\tRT5677_AD_MONO_R_FILTER = (0x1 << 12),\n\tRT5677_DSP_OB_0_3_FILTER = (0x1 << 13),\n\tRT5677_DSP_OB_4_7_FILTER = (0x1 << 14),\n\tRT5677_I2S1_SOURCE = (0x1 << 15),\n\tRT5677_I2S2_SOURCE = (0x1 << 16),\n\tRT5677_I2S3_SOURCE = (0x1 << 17),\n\tRT5677_I2S4_SOURCE = (0x1 << 18),\n};\n\nenum rt5677_dmic2_clk {\n\tRT5677_DMIC_CLK1 = 0,\n\tRT5677_DMIC_CLK2 = 1,\n};\n\nstruct rt5677_platform_data {\n\t \n\tbool in1_diff;\n\tbool in2_diff;\n\tbool lout1_diff;\n\tbool lout2_diff;\n\tbool lout3_diff;\n\t \n\tenum rt5677_dmic2_clk dmic2_clk_pin;\n\n\t \n\tu8 gpio_config[6];\n\n\t \n\tunsigned int jd1_gpio;\n\t \n\tunsigned int jd2_gpio;\n\tunsigned int jd3_gpio;\n\n\t \n\tbool micbias1_vdd_3v3;\n};\n\nstruct rt5677_priv {\n\tstruct snd_soc_component *component;\n\tstruct device *dev;\n\tstruct rt5677_platform_data pdata;\n\tstruct regmap *regmap, *regmap_physical;\n\tconst struct firmware *fw1, *fw2;\n\tstruct mutex dsp_cmd_lock, dsp_pri_lock;\n\n\tint sysclk;\n\tint sysclk_src;\n\tint lrck[RT5677_AIFS];\n\tint bclk[RT5677_AIFS];\n\tint master[RT5677_AIFS];\n\tint pll_src;\n\tint pll_in;\n\tint pll_out;\n\tstruct gpio_desc *pow_ldo2;  \n\tstruct gpio_desc *reset_pin;  \n\tenum rt5677_type type;\n#ifdef CONFIG_GPIOLIB\n\tstruct gpio_chip gpio_chip;\n#endif\n\tbool dsp_vad_en_request;  \n\tbool dsp_vad_en;  \n\tbool is_dsp_mode;\n\tbool is_vref_slow;\n\tstruct delayed_work dsp_work;\n\n\t \n\tstruct irq_domain *domain;\n\tstruct mutex irq_lock;\n\tunsigned int irq_en;\n\tstruct delayed_work resume_irq_check;\n\tint irq;\n\n\tint (*set_dsp_vad)(struct snd_soc_component *component, bool on);\n};\n\nint rt5677_sel_asrc_clk_src(struct snd_soc_component *component,\n\t\tunsigned int filter_mask, unsigned int clk_src);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}