 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : router
Version: P-2019.03-SP2
Date   : Wed May  5 17:34:00 2021
****************************************

Operating Conditions: BCCOM   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: packet_receiver1/present_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: packet_receiver1/present_state_reg[0]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  packet_receiver1/present_state_reg[2]/CP (FD2)          0.00       0.00 r
  packet_receiver1/present_state_reg[2]/Q (FD2)           0.80       0.80 f
  packet_receiver1/U20/Z (IVP)                            0.38       1.19 r
  packet_receiver1/U45/Z (ND3)                            0.42       1.61 f
  packet_receiver1/U46/Z (ND2)                            0.68       2.28 r
  packet_receiver1/U41/Z (IV)                             0.17       2.45 f
  packet_receiver1/U59/Z (ND3)                            0.40       2.85 r
  packet_receiver1/U60/Z (ND3)                            0.25       3.10 f
  packet_receiver1/present_state_reg[0]/D (FD2)           0.00       3.10 f
  data arrival time                                                  3.10

  clock clk1 (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  packet_receiver1/present_state_reg[0]/CP (FD2)          0.00       4.00 r
  library setup time                                     -0.85       3.15
  data required time                                                 3.15
  --------------------------------------------------------------------------
  data required time                                                 3.15
  data arrival time                                                 -3.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: fifo1/fs/w2rdff1/rq2_addr_reg[1]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: packet_sender1/raddr_in_reg[3]
            (rising edge-triggered flip-flop clocked by clk2')
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo1/fs/w2rdff1/rq2_addr_reg[1]/CP (FD2)               0.00       0.00 r
  fifo1/fs/w2rdff1/rq2_addr_reg[1]/Q (FD2)                0.72       0.72 f
  fifo1/fs/w2rdff1/rq2_addr[1] (DFF1_0)                   0.00       0.72 f
  fifo1/fs/rq2_waddr[1] (synchronizer_0)                  0.00       0.72 f
  fifo1/frl/rq2_waddr[1] (fifo_read_logic_0)              0.00       0.72 f
  fifo1/frl/U9/Z (EO)                                     0.57       1.30 f
  fifo1/frl/U8/Z (NR3)                                    1.40       2.69 r
  fifo1/frl/rempty (fifo_read_logic_0)                    0.00       2.69 r
  fifo1/rempty (fifo_0)                                   0.00       2.69 r
  packet_sender1/rempty (packet_sender_0)                 0.00       2.69 r
  packet_sender1/U15/Z (ND2)                              0.15       2.85 f
  packet_sender1/U3/Z (AO3)                               0.40       3.24 r
  packet_sender1/U18/Z (AO6)                              0.18       3.42 f
  packet_sender1/U16/Z (AO4)                              0.60       4.02 r
  packet_sender1/raddr_in_reg[3]/D (FD2)                  0.00       4.02 r
  data arrival time                                                  4.02

  clock clk2' (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  packet_sender1/raddr_in_reg[3]/CP (FD2)                 0.00       5.00 r
  library setup time                                     -0.85       4.15
  data required time                                                 4.15
  --------------------------------------------------------------------------
  data required time                                                 4.15
  data arrival time                                                 -4.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


1
