// Seed: 902618949
module module_0 (
    output tri1 id_0,
    input supply0 id_1,
    input wor id_2,
    output supply1 id_3
);
  struct packed {id_5 id_6;} id_7;
  ;
endmodule
module module_0 #(
    parameter id_13 = 32'd86,
    parameter id_9  = 32'd72
) (
    input  wire  id_0,
    output tri   id_1
    , id_7,
    input  uwire id_2,
    input  tri   id_3,
    output tri0  id_4,
    output tri   module_1
);
  logic [7:0][1 : -1 'h0]
      id_8, _id_9, id_10, id_11, id_12, _id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20;
  logic id_21;
  always @(-1 or negedge 1 == id_17) begin : LABEL_0
    id_20[id_9==-1] += -1;
    if ("" == -1) disable id_22;
    else begin : LABEL_1
      id_22[id_13] <= id_22 == 1;
    end
  end
  module_0 modCall_1 (
      id_4,
      id_0,
      id_3,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
