<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="OpenRISC_SOPC.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="OpenRISC_SOPC.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="OpenRISC_SOPC.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="OpenRISC_SOPC.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="OpenRISC_SOPC.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="OpenRISC_SOPC.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="OpenRISC_SOPC.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="OpenRISC_SOPC.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="OpenRISC_SOPC.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="OpenRISC_SOPC.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="OpenRISC_SOPC.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="OpenRISC_SOPC.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="OpenRISC_SOPC.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="OpenRISC_SOPC.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="OpenRISC_SOPC.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="OpenRISC_SOPC.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="OpenRISC_SOPC.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="OpenRISC_SOPC.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="OpenRISC_SOPC.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="OpenRISC_SOPC.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="OpenRISC_SOPC.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="OpenRISC_SOPC.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="OpenRISC_SOPC.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="OpenRISC_SOPC.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="OpenRISC_SOPC_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="OpenRISC_SOPC_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="OpenRISC_SOPC_TB_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="OpenRISC_SOPC_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="OpenRISC_SOPC_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="OpenRISC_SOPC_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="OpenRISC_SOPC_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="OpenRISC_SOPC_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="OpenRISC_SOPC_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="OpenRISC_SOPC_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="OpenRISC_SOPC_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="OpenRISC_SOPC_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="OpenRISC_SOPC_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="OpenRISC_SOPC_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="OpenRISC_SOPC_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="OpenRISC_SOPC_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="OpenRISC_SOPC_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="OpenRISC_SOPC_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="OpenRISC_SOPC_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1563034287" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1563034287">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1563034749" xil_pn:in_ck="-316065940105417251" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1563034749">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_alu.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_cfgr.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_cpu.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_ctrl.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_dc_fsm.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_dc_ram.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_dc_tag.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_dc_top.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_defines.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_dmmu_top.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_du.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_except.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_freeze.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_genpc.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_gmultp2_32x32.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_ic_fsm.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_ic_ram.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_ic_tag.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_ic_top.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_if.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_immu_top.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_iwb_biu.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_lsu.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_mem2reg.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_mult_mac.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_operandmuxes.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_pic.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_pm.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_qmem_top.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_reg2mem.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_rf.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_rfram_generic.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_sb.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_sprs.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_top.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_tt.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_wb_biu.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_wbmux.v"/>
      <outfile xil_pn:name="../rtl/or1200/timescale.v"/>
      <outfile xil_pn:name="../rtl/top/OpenRISC_SOPC.v"/>
      <outfile xil_pn:name="../rtl/top/OpenRISC_SOPC_TB.v"/>
      <outfile xil_pn:name="../rtl/top/rst_sync.v"/>
      <outfile xil_pn:name="../rtl/uart16550/raminfr.v"/>
      <outfile xil_pn:name="../rtl/uart16550/timescale.v"/>
      <outfile xil_pn:name="../rtl/uart16550/uart_debug_if.v"/>
      <outfile xil_pn:name="../rtl/uart16550/uart_defines.v"/>
      <outfile xil_pn:name="../rtl/uart16550/uart_receiver.v"/>
      <outfile xil_pn:name="../rtl/uart16550/uart_regs.v"/>
      <outfile xil_pn:name="../rtl/uart16550/uart_rfifo.v"/>
      <outfile xil_pn:name="../rtl/uart16550/uart_sync_flops.v"/>
      <outfile xil_pn:name="../rtl/uart16550/uart_tfifo.v"/>
      <outfile xil_pn:name="../rtl/uart16550/uart_top.v"/>
      <outfile xil_pn:name="../rtl/uart16550/uart_transmitter.v"/>
      <outfile xil_pn:name="../rtl/uart16550/uart_wb.v"/>
      <outfile xil_pn:name="../rtl/wb_conmax/wb_conmax_arb.v"/>
      <outfile xil_pn:name="../rtl/wb_conmax/wb_conmax_defines.v"/>
      <outfile xil_pn:name="../rtl/wb_conmax/wb_conmax_master_if.v"/>
      <outfile xil_pn:name="../rtl/wb_conmax/wb_conmax_msel.v"/>
      <outfile xil_pn:name="../rtl/wb_conmax/wb_conmax_pri_dec.v"/>
      <outfile xil_pn:name="../rtl/wb_conmax/wb_conmax_pri_enc.v"/>
      <outfile xil_pn:name="../rtl/wb_conmax/wb_conmax_rf.v"/>
      <outfile xil_pn:name="../rtl/wb_conmax/wb_conmax_slave_if.v"/>
      <outfile xil_pn:name="../rtl/wb_conmax/wb_conmax_top.v"/>
      <outfile xil_pn:name="../rtl/wb_gpio/gpio_defines.v"/>
      <outfile xil_pn:name="../rtl/wb_gpio/gpio_top.v"/>
      <outfile xil_pn:name="../rtl/wb_ram/wb_ram.v"/>
      <outfile xil_pn:name="../rtl/wb_xmigddr/infrastructure.v"/>
      <outfile xil_pn:name="../rtl/wb_xmigddr/mcb_controller/iodrp_controller.v"/>
      <outfile xil_pn:name="../rtl/wb_xmigddr/mcb_controller/iodrp_mcb_controller.v"/>
      <outfile xil_pn:name="../rtl/wb_xmigddr/mcb_controller/mcb_raw_wrapper.v"/>
      <outfile xil_pn:name="../rtl/wb_xmigddr/mcb_controller/mcb_soft_calibration.v"/>
      <outfile xil_pn:name="../rtl/wb_xmigddr/mcb_controller/mcb_soft_calibration_top.v"/>
      <outfile xil_pn:name="../rtl/wb_xmigddr/mcb_controller/mcb_ui_top.v"/>
      <outfile xil_pn:name="../rtl/wb_xmigddr/memc_wrapper.v"/>
      <outfile xil_pn:name="../rtl/wb_xmigddr/mig_spartan6.v"/>
      <outfile xil_pn:name="../rtl/wb_xmigddr/wb_xmigddr.v"/>
    </transform>
    <transform xil_pn:end_ts="1563034315" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4593494690722197091" xil_pn:start_ts="1563034315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1563034315" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5460966453123230753" xil_pn:start_ts="1563034315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1563034315" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6789912661757460997" xil_pn:start_ts="1563034315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1563034752" xil_pn:in_ck="-316065940105417251" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1563034752">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_alu.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_cfgr.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_cpu.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_ctrl.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_dc_fsm.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_dc_ram.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_dc_tag.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_dc_top.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_defines.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_dmmu_top.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_du.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_except.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_freeze.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_genpc.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_gmultp2_32x32.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_ic_fsm.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_ic_ram.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_ic_tag.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_ic_top.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_if.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_immu_top.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_iwb_biu.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_lsu.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_mem2reg.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_mult_mac.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_operandmuxes.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_pic.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_pm.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_qmem_top.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_reg2mem.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_rf.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_rfram_generic.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_sb.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_sprs.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_top.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_tt.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_wb_biu.v"/>
      <outfile xil_pn:name="../rtl/or1200/or1200_wbmux.v"/>
      <outfile xil_pn:name="../rtl/or1200/timescale.v"/>
      <outfile xil_pn:name="../rtl/top/OpenRISC_SOPC.v"/>
      <outfile xil_pn:name="../rtl/top/OpenRISC_SOPC_TB.v"/>
      <outfile xil_pn:name="../rtl/top/rst_sync.v"/>
      <outfile xil_pn:name="../rtl/uart16550/raminfr.v"/>
      <outfile xil_pn:name="../rtl/uart16550/timescale.v"/>
      <outfile xil_pn:name="../rtl/uart16550/uart_debug_if.v"/>
      <outfile xil_pn:name="../rtl/uart16550/uart_defines.v"/>
      <outfile xil_pn:name="../rtl/uart16550/uart_receiver.v"/>
      <outfile xil_pn:name="../rtl/uart16550/uart_regs.v"/>
      <outfile xil_pn:name="../rtl/uart16550/uart_rfifo.v"/>
      <outfile xil_pn:name="../rtl/uart16550/uart_sync_flops.v"/>
      <outfile xil_pn:name="../rtl/uart16550/uart_tfifo.v"/>
      <outfile xil_pn:name="../rtl/uart16550/uart_top.v"/>
      <outfile xil_pn:name="../rtl/uart16550/uart_transmitter.v"/>
      <outfile xil_pn:name="../rtl/uart16550/uart_wb.v"/>
      <outfile xil_pn:name="../rtl/wb_conmax/wb_conmax_arb.v"/>
      <outfile xil_pn:name="../rtl/wb_conmax/wb_conmax_defines.v"/>
      <outfile xil_pn:name="../rtl/wb_conmax/wb_conmax_master_if.v"/>
      <outfile xil_pn:name="../rtl/wb_conmax/wb_conmax_msel.v"/>
      <outfile xil_pn:name="../rtl/wb_conmax/wb_conmax_pri_dec.v"/>
      <outfile xil_pn:name="../rtl/wb_conmax/wb_conmax_pri_enc.v"/>
      <outfile xil_pn:name="../rtl/wb_conmax/wb_conmax_rf.v"/>
      <outfile xil_pn:name="../rtl/wb_conmax/wb_conmax_slave_if.v"/>
      <outfile xil_pn:name="../rtl/wb_conmax/wb_conmax_top.v"/>
      <outfile xil_pn:name="../rtl/wb_gpio/gpio_defines.v"/>
      <outfile xil_pn:name="../rtl/wb_gpio/gpio_top.v"/>
      <outfile xil_pn:name="../rtl/wb_ram/wb_ram.v"/>
      <outfile xil_pn:name="../rtl/wb_xmigddr/infrastructure.v"/>
      <outfile xil_pn:name="../rtl/wb_xmigddr/mcb_controller/iodrp_controller.v"/>
      <outfile xil_pn:name="../rtl/wb_xmigddr/mcb_controller/iodrp_mcb_controller.v"/>
      <outfile xil_pn:name="../rtl/wb_xmigddr/mcb_controller/mcb_raw_wrapper.v"/>
      <outfile xil_pn:name="../rtl/wb_xmigddr/mcb_controller/mcb_soft_calibration.v"/>
      <outfile xil_pn:name="../rtl/wb_xmigddr/mcb_controller/mcb_soft_calibration_top.v"/>
      <outfile xil_pn:name="../rtl/wb_xmigddr/mcb_controller/mcb_ui_top.v"/>
      <outfile xil_pn:name="../rtl/wb_xmigddr/memc_wrapper.v"/>
      <outfile xil_pn:name="../rtl/wb_xmigddr/mig_spartan6.v"/>
      <outfile xil_pn:name="../rtl/wb_xmigddr/wb_xmigddr.v"/>
    </transform>
    <transform xil_pn:end_ts="1563034810" xil_pn:in_ck="-316065940105417251" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6399895450129253435" xil_pn:start_ts="1563034752">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="OpenRISC_SOPC_TB_beh.prj"/>
      <outfile xil_pn:name="OpenRISC_SOPC_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1563034810" xil_pn:in_ck="1958792858581036187" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3675206982521067448" xil_pn:start_ts="1563034810">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="OpenRISC_SOPC_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1563036429" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1563036429">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1563036429" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5543717975515864820" xil_pn:start_ts="1563036429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1563036429" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6789912661757460997" xil_pn:start_ts="1563036429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1563036429" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1563036429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1563036429" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7171915228825670734" xil_pn:start_ts="1563036429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1563036429" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1563036429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1563036429" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4630169135031725755" xil_pn:start_ts="1563036429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1563036511" xil_pn:in_ck="-5537809282830251451" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="4115556653961459050" xil_pn:start_ts="1563036429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="OpenRISC_SOPC.lso"/>
      <outfile xil_pn:name="OpenRISC_SOPC.ngc"/>
      <outfile xil_pn:name="OpenRISC_SOPC.ngr"/>
      <outfile xil_pn:name="OpenRISC_SOPC.prj"/>
      <outfile xil_pn:name="OpenRISC_SOPC.stx"/>
      <outfile xil_pn:name="OpenRISC_SOPC.syr"/>
      <outfile xil_pn:name="OpenRISC_SOPC.xst"/>
      <outfile xil_pn:name="OpenRISC_SOPC_TB_beh.prj"/>
      <outfile xil_pn:name="OpenRISC_SOPC_TB_stx_beh.prj"/>
      <outfile xil_pn:name="OpenRISC_SOPC_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1563036511" xil_pn:in_ck="-9157409355557972733" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="93002186795578361" xil_pn:start_ts="1563036511">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1563036519" xil_pn:in_ck="-4565052816913228192" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6504358299888353028" xil_pn:start_ts="1563036511">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="OpenRISC_SOPC.bld"/>
      <outfile xil_pn:name="OpenRISC_SOPC.ngd"/>
      <outfile xil_pn:name="OpenRISC_SOPC_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1563036633" xil_pn:in_ck="-1673704442981793663" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1563036519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="OpenRISC_SOPC.pcf"/>
      <outfile xil_pn:name="OpenRISC_SOPC_map.map"/>
      <outfile xil_pn:name="OpenRISC_SOPC_map.mrp"/>
      <outfile xil_pn:name="OpenRISC_SOPC_map.ncd"/>
      <outfile xil_pn:name="OpenRISC_SOPC_map.ngm"/>
      <outfile xil_pn:name="OpenRISC_SOPC_map.xrpt"/>
      <outfile xil_pn:name="OpenRISC_SOPC_summary.xml"/>
      <outfile xil_pn:name="OpenRISC_SOPC_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1563036769" xil_pn:in_ck="-6068967591288501574" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1563036633">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="OpenRISC_SOPC.ncd"/>
      <outfile xil_pn:name="OpenRISC_SOPC.pad"/>
      <outfile xil_pn:name="OpenRISC_SOPC.par"/>
      <outfile xil_pn:name="OpenRISC_SOPC.ptwx"/>
      <outfile xil_pn:name="OpenRISC_SOPC.unroutes"/>
      <outfile xil_pn:name="OpenRISC_SOPC.xpi"/>
      <outfile xil_pn:name="OpenRISC_SOPC_pad.csv"/>
      <outfile xil_pn:name="OpenRISC_SOPC_pad.txt"/>
      <outfile xil_pn:name="OpenRISC_SOPC_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1563036796" xil_pn:in_ck="-9157409355557980358" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1563036769">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="OpenRISC_SOPC.bgn"/>
      <outfile xil_pn:name="OpenRISC_SOPC.bit"/>
      <outfile xil_pn:name="OpenRISC_SOPC.drc"/>
      <outfile xil_pn:name="OpenRISC_SOPC.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1563036824" xil_pn:in_ck="-9157409355557993212" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1563036796">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1563036769" xil_pn:in_ck="4049935745969432445" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1563036736">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="OpenRISC_SOPC.twr"/>
      <outfile xil_pn:name="OpenRISC_SOPC.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
