Invoking simulator...
SimCMD>./simv -ucli -a sim.log +UVM_VERBOSITY=UVM_LOW +UVM_CONFIG_DB_TRACE +UVM_PHASE_TRACE +UVM_OBJECTION_TRACE +UVM_RESOURCE_DB_TRACE +UVM_LOG_RECORD +UVM_VERDI_TRACE=UVM_AWARE -ucli2Proc -lca
Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Dec  4 13:18 2021
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_root.svh(402) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2.Synopsys
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------
  ***********       IMPORTANT RELEASE NOTES         ************
  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.
  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.
      (Specify +UVM_NO_RELNOTES to turn off this notice)
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* : Create FSDB file '/home/milo/ICCodes/mcu_verify/inter.fsdb'
*Verdi3* : Flush all FSDB Files at 0 ps.
32335
SimCMD>fsdbDumpvars 0 {TopTb.in_if.data_to_dut} ;fsdbDumpvars 0 {TopTb.in_if.interupt} ;fsdbDumpvars 0 {TopTb.in_if.clk} 
*Verdi3* : Dumping the signal (TopTb.in_if.data_to_dut).
*Verdi3* : Dumping the signal (TopTb.in_if.interupt).
*Verdi3* : Dumping the signal (TopTb.in_if.clk).
*Verdi3* : Flush all FSDB Files at 0 ps.
SimCMD>run 200ns
UVM_INFO ./sv/TopTb.sv(34) @ 0: reporter [TopTb] aaaaaaaaaaaaaaaaaaaaaaaaa
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_component.svh(1834) @ 0: uvm_test_top [SNPS_COMP_TRACE] label:Creating uvm_test_top name:uvm_test_top full_name:uvm_test_top type_name:CpuEnv full_type_name:CpuEnv
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.recording_detail' (type logic signed[4095:0]) read by uvm_test_top = null (failed lookup)
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.recording_detail' (type int) read by uvm_test_top = null (failed lookup)
UVM_INFO @ 0: reporter [RNTST] Running test CpuEnv...
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/SET] Configuration 'uvm_test_top.cpu_drv.cpu_if' (type virtual interface CpuInterface) set by  = (virtual interface CpuInterface) '{clk:'hx, rst_n:'hx, interupt:'hxx, data_to_dut:'hxx, data_to_tb:'hxx, read_en:'hx, write_en:'hx, clk_1M:'hx, clk_6M:'hx, memory_select:'hx, addr_bus:'hxxxx}
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/SET] Configuration 'uvm_test_top.i_mon.cpu_if' (type virtual interface CpuInterface) set by  = (virtual interface CpuInterface) '{clk:'hx, rst_n:'hx, interupt:'hxx, data_to_dut:'hxx, data_to_tb:'hxx, read_en:'hx, write_en:'hx, clk_1M:'hx, clk_6M:'hx, memory_select:'hx, addr_bus:'hxxxx}
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/SET] Configuration 'uvm_test_top.o_mon.cpu_if' (type virtual interface CpuInterface) set by  = (virtual interface CpuInterface) '{clk:'hx, rst_n:'hx, interupt:'hxx, data_to_dut:'hxx, data_to_tb:'hxx, read_en:'hx, write_en:'hx, clk_1M:'hx, clk_6M:'hx, memory_select:'hx, addr_bus:'hxxxx}
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'common' (id=187) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'common' (id=187) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'common.build' (id=190) Scheduled from phase common
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'common.build' (id=190) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_component.svh(1834) @ 0: cpu_drv [SNPS_COMP_TRACE] label:Creating cpu_drv name:cpu_drv full_name:uvm_test_top.cpu_drv type_name:CpuDriver full_type_name:CpuDriver
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.cpu_drv.recording_detail' (type logic signed[4095:0]) read by uvm_test_top.cpu_drv = null (failed lookup)
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.cpu_drv.recording_detail' (type int) read by uvm_test_top.cpu_drv = null (failed lookup)
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.cpu_drv.seq_item_port.recording_detail' (type logic signed[4095:0]) read by uvm_test_top.cpu_drv.seq_item_port = null (failed lookup)
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.cpu_drv.seq_item_port.recording_detail' (type int) read by uvm_test_top.cpu_drv.seq_item_port = null (failed lookup)
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.cpu_drv.seq_item_port.check_connection_relationships' (type logic signed[4095:0]) read by uvm_test_top.cpu_drv.seq_item_port = null (failed lookup)
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_port_base.svh(257) @ 0: reporter [SNPS_PORT_TRACE] label:Creating seq_item_port name:seq_item_port full_name:uvm_test_top.cpu_drv.seq_item_port type_name:uvm_seq_item_pull_port full_type_name:uvm_seq_item_pull_port
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.cpu_drv.rsp_port.recording_detail' (type logic signed[4095:0]) read by uvm_test_top.cpu_drv.rsp_port = null (failed lookup)
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.cpu_drv.rsp_port.recording_detail' (type int) read by uvm_test_top.cpu_drv.rsp_port = null (failed lookup)
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.cpu_drv.rsp_port.check_connection_relationships' (type logic signed[4095:0]) read by uvm_test_top.cpu_drv.rsp_port = null (failed lookup)
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_port_base.svh(257) @ 0: reporter [SNPS_PORT_TRACE] label:Creating rsp_port name:rsp_port full_name:uvm_test_top.cpu_drv.rsp_port type_name:uvm_analysis_port full_type_name:uvm_analysis_port
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_component.svh(1834) @ 0: i_mon [SNPS_COMP_TRACE] label:Creating i_mon name:i_mon full_name:uvm_test_top.i_mon type_name:CpuMonitor full_type_name:CpuMonitor
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.i_mon.recording_detail' (type logic signed[4095:0]) read by uvm_test_top.i_mon = null (failed lookup)
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.i_mon.recording_detail' (type int) read by uvm_test_top.i_mon = null (failed lookup)
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_component.svh(1834) @ 0: o_mon [SNPS_COMP_TRACE] label:Creating o_mon name:o_mon full_name:uvm_test_top.o_mon type_name:CpuMonitor full_type_name:CpuMonitor
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.o_mon.recording_detail' (type logic signed[4095:0]) read by uvm_test_top.o_mon = null (failed lookup)
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.o_mon.recording_detail' (type int) read by uvm_test_top.o_mon = null (failed lookup)
UVM_INFO sv/CpuDriver.sv(20) @ 0: uvm_test_top.cpu_drv [CpuDriver] build_pahse has run
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.cpu_drv.cpu_if' (type virtual interface CpuInterface) read by uvm_test_top.cpu_drv = (virtual interface CpuInterface) '{clk:'h0, rst_n:'h0, interupt:'hxx, data_to_dut:'hxx, data_to_tb:'hxx, read_en:'hx, write_en:'hx, clk_1M:'hx, clk_6M:'hx, memory_select:'hx, addr_bus:'hxxxx}
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.i_mon.cpu_if' (type virtual interface CpuInterface) read by uvm_test_top.i_mon = (virtual interface CpuInterface) '{clk:'h0, rst_n:'h0, interupt:'hxx, data_to_dut:'hxx, data_to_tb:'hxx, read_en:'hx, write_en:'hx, clk_1M:'hx, clk_6M:'hx, memory_select:'hx, addr_bus:'hxxxx}
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.o_mon.cpu_if' (type virtual interface CpuInterface) read by uvm_test_top.o_mon = (virtual interface CpuInterface) '{clk:'h0, rst_n:'h0, interupt:'hxx, data_to_dut:'hxx, data_to_tb:'hxx, read_en:'hx, write_en:'hx, clk_1M:'hx, clk_6M:'hx, memory_select:'hx, addr_bus:'hxxxx}
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'common.build' (id=190) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'common.connect' (id=193) Scheduled from phase common.build
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'common.connect' (id=193) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'common.connect' (id=193) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'common.end_of_elaboration' (id=196) Scheduled from phase common.connect
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'common.end_of_elaboration' (id=196) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'common.end_of_elaboration' (id=196) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'common.start_of_simulation' (id=199) Scheduled from phase common.end_of_elaboration
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'common.start_of_simulation' (id=199) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'common.start_of_simulation' (id=199) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'common.run' (id=202) Scheduled from phase common.start_of_simulation
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm' (id=222) Scheduled from phase common.start_of_simulation
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'common.run' (id=202) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'uvm' (id=222) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'uvm' (id=222) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched' (id=224) Scheduled from phase uvm
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched' (id=224) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched' (id=224) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.pre_reset' (id=227) Scheduled from phase uvm.uvm_sched
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.pre_reset' (id=227) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1439) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.pre_reset' (id=227) No objections raised, skipping phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1439) @ 0: reporter [PH/TRC/SKIP] Phase 'common.run' (id=202) No objections raised, skipping phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.pre_reset' (id=227) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.reset' (id=236) Scheduled from phase uvm.uvm_sched.pre_reset
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.reset' (id=236) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1439) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.reset' (id=236) No objections raised, skipping phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.reset' (id=236) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.post_reset' (id=245) Scheduled from phase uvm.uvm_sched.reset
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.post_reset' (id=245) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1439) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.post_reset' (id=245) No objections raised, skipping phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.post_reset' (id=245) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.pre_configure' (id=254) Scheduled from phase uvm.uvm_sched.post_reset
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.pre_configure' (id=254) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1439) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.pre_configure' (id=254) No objections raised, skipping phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.pre_configure' (id=254) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.configure' (id=263) Scheduled from phase uvm.uvm_sched.pre_configure
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.configure' (id=263) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1439) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.configure' (id=263) No objections raised, skipping phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.configure' (id=263) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.post_configure' (id=272) Scheduled from phase uvm.uvm_sched.configure
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.post_configure' (id=272) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1439) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.post_configure' (id=272) No objections raised, skipping phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.post_configure' (id=272) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.pre_main' (id=281) Scheduled from phase uvm.uvm_sched.post_configure
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.pre_main' (id=281) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1439) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.pre_main' (id=281) No objections raised, skipping phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.pre_main' (id=281) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.main' (id=290) Scheduled from phase uvm.uvm_sched.pre_main
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.main' (id=290) Starting phase
UVM_INFO @ 0: main_objection [OBJTN_TRC] Object uvm_test_top.cpu_drv raised 1 objection(s): count=1  total=1
UVM_INFO @ 0: main_objection [OBJTN_TRC] Object uvm_test_top added 1 objection(s) to its total (raised from source object uvm_test_top.cpu_drv): count=0  total=1
UVM_INFO @ 0: main_objection [OBJTN_TRC] Object uvm_top added 1 objection(s) to its total (raised from source object uvm_test_top.cpu_drv): count=0  total=1
data_to_tb = 00000000
addr = 0000000000000000
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 00000000
interupt = 00000
data_to_tb = 00000000
addr = 0000000000000000
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 00000000
interupt = 00000
data_to_tb = 00000000
addr = 0000000000000000
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 00000000
interupt = 00000
data_to_tb = 00000000
addr = 0000000000000000
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 00000000
interupt = 00000
data_to_tb = 00000000
addr = 0000000000000000
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 00000000
interupt = 00000
data_to_tb = 00000000
addr = 0000000000000000
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 00000000
interupt = 00000
data_to_tb = 00000000
addr = 0000000000000000
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 00000000
interupt = 00000
data_to_tb = 00000000
addr = 0000000000000000
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 00000000
interupt = 00000
data_to_tb = 00000000
addr = 0000000000000000
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 00000000
interupt = 00000
data_to_tb = 00000000
addr = 0000000000000000
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 00000000
interupt = 00000
data_to_tb = 00000000
addr = 0000000000000000
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 00000000
interupt = 00000
data_to_tb = 00000000
addr = 0000000000000000
read_en = 0; write_en = 0; memory_select = 1
data_to_dut = 00000000
interupt = 00000
data_to_tb = 00000000
addr = 0000000000000000
read_en = 0; write_en = 0; memory_select = 1
data_to_dut = 00000000
interupt = 00000
data_to_tb = 00000000
addr = 0000000000000000
read_en = 0; write_en = 0; memory_select = 1
data_to_dut = 00000000
interupt = 00000
data_to_tb = 00000000
addr = 0000000000000000
read_en = 0; write_en = 0; memory_select = 1
data_to_dut = 00000000
interupt = 00000
data_to_tb = 00000000
addr = 0000000000000000
read_en = 0; write_en = 0; memory_select = 1
data_to_dut = 00000000
interupt = 00000
data_to_tb = 00000000
addr = 0000000000000000
read_en = 0; write_en = 0; memory_select = 1
data_to_dut = 00000000
interupt = 00000
data_to_tb = 00000000
addr = 0000000000000000
read_en = 0; write_en = 0; memory_select = 1
data_to_dut = 00000000
interupt = 00000
data_to_tb = 00000000
addr = 0000000000000000
read_en = 0; write_en = 0; memory_select = 1
data_to_dut = 00000000
interupt = 00000
data_to_tb = 00000000
addr = 0000000000000000
read_en = 0; write_en = 0; memory_select = 1
data_to_dut = 00000000
interupt = 00000
data_to_tb = 00000000
addr = 0000000000000000
read_en = 0; write_en = 0; memory_select = 1
data_to_dut = 00000000
interupt = 00000
data_to_tb = 00000000
addr = 0000000000000000
read_en = 0; write_en = 0; memory_select = 1
data_to_dut = 00000000
interupt = 00000
data_to_tb = 00000000
addr = 0000000000000000
read_en = 0; write_en = 0; memory_select = 1
data_to_dut = 00000000
interupt = 00000
data_to_tb = 00000000
addr = 0000000000000000
read_en = 0; write_en = 0; memory_select = 1
data_to_dut = 00000000
interupt = 00000
data_to_tb = 00000000
addr = 1010100001000101
read_en = 1; write_en = 0; memory_select = 0
data_to_dut = 00000000
interupt = 00000
data_to_tb = 00000000
addr = 1010100001000101
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 00000000
interupt = 00000
data_to_tb = 00000000
addr = 1010100001000101
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 11011110
interupt = 00000
data_to_tb = 00000000
addr = 1010100001000101
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 11011110
interupt = 00000
data_to_tb = 00000000
addr = 1010100001000101
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 11011110
interupt = 00000
data_to_tb = 00000000
addr = 1010100001000101
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 11011110
interupt = 00000
data_to_tb = 00000000
addr = 1010100001000101
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 11011110
interupt = 00000
data_to_tb = 00000000
addr = 1010100001000101
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 11011110
interupt = 00000
data_to_tb = 00000000
addr = 1010100001000101
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 11011110
interupt = 00000
data_to_tb = 00000000
addr = 1010100001000101
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 11011110
interupt = 00000
data_to_tb = 00000000
addr = 1010100001000110
read_en = 1; write_en = 0; memory_select = 0
data_to_dut = 11011110
interupt = 00000
data_to_tb = 00000000
addr = 1010100001000110
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 11011110
interupt = 00000
data_to_tb = 00000000
addr = 1010100001000110
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 11111111
interupt = 00000
data_to_tb = 00000000
addr = 1010100000000110
read_en = 1; write_en = 0; memory_select = 1
data_to_dut = 11111111
interupt = 00000
data_to_tb = 00000000
addr = 1010100000000110
read_en = 0; write_en = 0; memory_select = 1
data_to_dut = 11111111
interupt = 00000
data_to_tb = 00000000
addr = 1010100000000110
read_en = 0; write_en = 0; memory_select = 1
data_to_dut = 11111111
interupt = 00000
data_to_tb = 00000000
addr = 1010100000000110
read_en = 0; write_en = 0; memory_select = 1
data_to_dut = 11111111
interupt = 00000
data_to_tb = 00000000
addr = 1010100000000110
read_en = 0; write_en = 0; memory_select = 1
data_to_dut = 11111111
interupt = 00000
data_to_tb = 00000000
addr = 1010100001000111
read_en = 1; write_en = 0; memory_select = 0
data_to_dut = 11111111
interupt = 00000
data_to_tb = 00000000
addr = 1010100001000111
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 11111111
interupt = 00000
data_to_tb = 00000000
addr = 1010100001000111
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 11111111
interupt = 00000
data_to_tb = 00000000
addr = 1010100001000111
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 11111111
interupt = 00000
data_to_tb = 00000000
addr = 1010100101000111
read_en = 1; write_en = 0; memory_select = 0
data_to_dut = 00000000
interupt = 00000
data_to_tb = 00000000
addr = 1010100101000111
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 00000000
interupt = 00000
data_to_tb = 00000000
addr = 1010100101000111
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 00000000
interupt = 00000
data_to_tb = 00000000
addr = 1010100101000111
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 00000000
interupt = 00000
data_to_tb = 00000000
addr = 1010100101000111
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 00000000
interupt = 00000
data_to_tb = 00000000
addr = 1010100101000111
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 00000000
interupt = 00000
data_to_tb = 00000000
addr = 1010100101000111
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 00000000
interupt = 00000
data_to_tb = 00000000
addr = 1010100101000111
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 00000000
interupt = 00000
data_to_tb = 00000000
addr = 1010100101000111
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 00000000
interupt = 00000
data_to_tb = 00000000
addr = 1010100101000111
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 00000000
interupt = 00000
data_to_tb = 00000000
addr = 1010100101001000
read_en = 1; write_en = 0; memory_select = 0
data_to_dut = 10000100
interupt = 00000
data_to_tb = 00000000
addr = 1010100101001000
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 10000100
interupt = 00000
data_to_tb = 00000000
addr = 1010100101001000
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 10000100
interupt = 00000
data_to_tb = 00000000
addr = 1010100111110000
read_en = 1; write_en = 0; memory_select = 1
data_to_dut = 10000100
interupt = 00000
data_to_tb = 00000000
addr = 1010100111110000
read_en = 0; write_en = 0; memory_select = 1
data_to_dut = 10000100
interupt = 00000
data_to_tb = 00000000
addr = 1010100111110000
read_en = 0; write_en = 0; memory_select = 1
data_to_dut = 10000100
interupt = 00000
data_to_tb = 00000000
addr = 1010100111110000
read_en = 0; write_en = 0; memory_select = 1
data_to_dut = 10000100
interupt = 00000
data_to_tb = 00000000
addr = 1010100101001001
read_en = 1; write_en = 0; memory_select = 0
data_to_dut = 10000100
interupt = 00000
data_to_tb = 00000000
addr = 1010100101001001
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 10000100
interupt = 00000
data_to_tb = 00000000
addr = 1010100101001001
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 10000100
interupt = 00000
data_to_tb = 00000000
addr = 1010100111110000
read_en = 1; write_en = 0; memory_select = 1
data_to_dut = 11111100
interupt = 00000
data_to_tb = 00000000
addr = 1010100111110000
read_en = 0; write_en = 0; memory_select = 1
data_to_dut = 11111100
interupt = 00000
data_to_tb = 00000000
addr = 1010100111110000
read_en = 0; write_en = 0; memory_select = 1
data_to_dut = 11111100
interupt = 00000
data_to_tb = 00000000
addr = 1010100111110000
read_en = 0; write_en = 0; memory_select = 1
data_to_dut = 11111100
interupt = 00000
data_to_tb = 00000000
addr = 1010100101001010
read_en = 1; write_en = 0; memory_select = 0
data_to_dut = 11111100
interupt = 00000
data_to_tb = 00000000
addr = 1010100101001010
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 11111100
interupt = 00000
data_to_tb = 00000000
addr = 1010100101001010
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 11111100
interupt = 00000
data_to_tb = 00000000
addr = 1010100100000100
read_en = 0; write_en = 1; memory_select = 1
data_to_dut = 11111100
interupt = 00000
data_to_tb = 00000000
addr = 1010100100000100
read_en = 0; write_en = 0; memory_select = 1
data_to_dut = 11111100
interupt = 00000
data_to_tb = 00000000
addr = 1010100101001011
read_en = 1; write_en = 0; memory_select = 0
data_to_dut = 11111100
interupt = 00000
data_to_tb = 00000000
addr = 1010100101001011
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 11011101
interupt = 00000
data_to_tb = 00000000
addr = 1010100101001011
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 11011101
interupt = 00000
data_to_tb = 00000000
addr = 1010100100000100
read_en = 0; write_en = 1; memory_select = 1
data_to_dut = 11011101
interupt = 00000
data_to_tb = 00000000
addr = 1010100100000100
read_en = 0; write_en = 0; memory_select = 1
data_to_dut = 11011101
interupt = 00000
data_to_tb = 00000000
addr = 1010100101001100
read_en = 1; write_en = 0; memory_select = 0
data_to_dut = 11011101
interupt = 00000
data_to_tb = 00000000
addr = 1010100101001100
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 11011101
interupt = 00000
data_to_tb = 00000000
addr = 1010100101001100
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 11011101
interupt = 00000
data_to_tb = 00000000
addr = 1010100100000101
read_en = 1; write_en = 0; memory_select = 1
data_to_dut = 11011101
interupt = 00000
data_to_tb = 00000000
addr = 1010100100000101
read_en = 0; write_en = 0; memory_select = 1
data_to_dut = 11011101
interupt = 00000
data_to_tb = 00000000
addr = 1010100100000101
read_en = 0; write_en = 0; memory_select = 1
data_to_dut = 11011101
interupt = 00000
data_to_tb = 00000000
addr = 1010100100000101
read_en = 0; write_en = 0; memory_select = 1
data_to_dut = 11011110
interupt = 00000
data_to_tb = 00000000
addr = 1010100100000101
read_en = 0; write_en = 0; memory_select = 1
data_to_dut = 11011110
interupt = 00000
data_to_tb = 00000000
addr = 1010100101001101
read_en = 1; write_en = 0; memory_select = 0
data_to_dut = 11011110
interupt = 00000
data_to_tb = 00000000
addr = 1010100101001101
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 11011110
interupt = 00000
data_to_tb = 00000000
addr = 1010100101001101
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 11011110
interupt = 00000
data_to_tb = 00000000
addr = 1010100101001101
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 11011110
interupt = 00000
data_to_tb = 00000000
addr = 1010101000101100
read_en = 1; write_en = 0; memory_select = 0
data_to_dut = 11011110
interupt = 00000
data_to_tb = 00000000
addr = 1010101000101100
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 11011110
interupt = 00000
data_to_tb = 00000000
addr = 1010101000101100
read_en = 0; write_en = 0; memory_select = 0
data_to_dut = 11011110
interupt = 00000
data_to_tb = 00000000
addr = 1010101000000110
read_en = 1; write_en = 0; memory_select = 1
data_to_dut = 11011110
interupt = 00000
data_to_tb = 00000000
addr = 1010101000000110
read_en = 0; write_en = 0; memory_select = 1
data_to_dut = 01100110
interupt = 00000
data_to_tb = 00000000
addr = 1010101000000110
read_en = 0; write_en = 0; memory_select = 1
data_to_dut = 01100110
interupt = 00000
data_to_tb = 00000000
addr = 1010101000000110
read_en = 0; write_en = 0; memory_select = 1
data_to_dut = 01100110
interupt = 00000
data_to_tb = 00000000
addr = 1010101000000110
read_en = 0; write_en = 0; memory_select = 1
data_to_dut = 01100110
interupt = 00000
200000 ps
