{
  "design": {
    "design_info": {
      "boundary_crc": "0x9E5E212A823D983C",
      "device": "xc7z020clg484-2",
      "gen_directory": "../../../../camera.gen/sources_1/bd/evf",
      "name": "evf",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "mipi_dsi_tx_subsystem_0": "",
      "axi_vdma_0": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {}
      },
      "clk_wiz_0": "",
      "proc_sys_reset_0": "",
      "axi_clock_converter_0": ""
    },
    "interface_ports": {
      "mipi_evf_out": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:mipi_phy:1.0",
        "vlnv": "xilinx.com:interface:mipi_phy_rtl:1.0",
        "port_maps": {
          "CLK_HS_N": {
            "physical_name": "mipi_evf_out_clk_hs_n",
            "direction": "O"
          },
          "CLK_HS_P": {
            "physical_name": "mipi_evf_out_clk_hs_p",
            "direction": "O"
          },
          "CLK_LP_N": {
            "physical_name": "mipi_evf_out_clk_lp_n",
            "direction": "O"
          },
          "CLK_LP_P": {
            "physical_name": "mipi_evf_out_clk_lp_p",
            "direction": "O"
          },
          "DATA_HS_N": {
            "physical_name": "mipi_evf_out_data_hs_n",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "DATA_HS_P": {
            "physical_name": "mipi_evf_out_data_hs_p",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "DATA_LP_N": {
            "physical_name": "mipi_evf_out_data_lp_n",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "DATA_LP_P": {
            "physical_name": "mipi_evf_out_data_lp_p",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "S00_AXI_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "evf_ACLK_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "S00_AXI_0",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFF",
          "width": "32"
        },
        "port_maps": {
          "AWADDR": {
            "physical_name": "S00_AXI_0_awaddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "S00_AXI_0_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "S00_AXI_0_awsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "S00_AXI_0_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "S00_AXI_0_awlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "S00_AXI_0_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "S00_AXI_0_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "S00_AXI_0_awqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "S00_AXI_0_awvalid",
            "direction": "I"
          },
          "AWREADY": {
            "physical_name": "S00_AXI_0_awready",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "S00_AXI_0_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "S00_AXI_0_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "S00_AXI_0_wlast",
            "direction": "I"
          },
          "WVALID": {
            "physical_name": "S00_AXI_0_wvalid",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "S00_AXI_0_wready",
            "direction": "O"
          },
          "BRESP": {
            "physical_name": "S00_AXI_0_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "S00_AXI_0_bvalid",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "S00_AXI_0_bready",
            "direction": "I"
          },
          "ARADDR": {
            "physical_name": "S00_AXI_0_araddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "S00_AXI_0_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "S00_AXI_0_arsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "S00_AXI_0_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "S00_AXI_0_arlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "S00_AXI_0_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "S00_AXI_0_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "S00_AXI_0_arqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "S00_AXI_0_arvalid",
            "direction": "I"
          },
          "ARREADY": {
            "physical_name": "S00_AXI_0_arready",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "S00_AXI_0_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "S00_AXI_0_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "S00_AXI_0_rlast",
            "direction": "O"
          },
          "RVALID": {
            "physical_name": "S00_AXI_0_rvalid",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "S00_AXI_0_rready",
            "direction": "I"
          },
          "ARREGION": {
            "physical_name": "S00_AXI_0_arregion",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWREGION": {
            "physical_name": "S00_AXI_0_awregion",
            "direction": "I",
            "left": "3",
            "right": "0"
          }
        }
      },
      "vdma_axi_mm": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "CLK_DOMAIN": {
            "value": "evf_ACLK_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "128"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "HAS_BRESP": {
            "value": "0"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_WSTRB": {
            "value": "0"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "user_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_ONLY"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "memory_map_ref": "vdma_axi_mm",
        "port_maps": {
          "ARADDR": {
            "physical_name": "vdma_axi_mm_araddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "vdma_axi_mm_arburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "vdma_axi_mm_arcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "vdma_axi_mm_arlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "vdma_axi_mm_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "vdma_axi_mm_arready",
            "direction": "I"
          },
          "ARSIZE": {
            "physical_name": "vdma_axi_mm_arsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "vdma_axi_mm_arvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "vdma_axi_mm_rdata",
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "vdma_axi_mm_rlast",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "vdma_axi_mm_rready",
            "direction": "O"
          },
          "RRESP": {
            "physical_name": "vdma_axi_mm_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "vdma_axi_mm_rvalid",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "ACLK_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S00_AXI_0:vdma_axi_mm"
          },
          "ASSOCIATED_RESET": {
            "value": "ARESETN_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "evf_ACLK_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "ARESETN_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "vmda_int": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "dsi_int": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "const_prop"
          }
        }
      }
    },
    "components": {
      "mipi_dsi_tx_subsystem_0": {
        "vlnv": "xilinx.com:ip:mipi_dsi_tx_subsystem:2.3",
        "ip_revision": "3",
        "xci_name": "evf_mipi_dsi_tx_subsystem_0_0",
        "xci_path": "ip/evf_mipi_dsi_tx_subsystem_0_0/evf_mipi_dsi_tx_subsystem_0_0.xci",
        "inst_hier_path": "mipi_dsi_tx_subsystem_0",
        "parameters": {
          "C_EN_7S_LINERATE_CHECK": {
            "value": "false"
          },
          "C_EN_HS_OBUFTDS": {
            "value": "false"
          },
          "C_INCLUDE_DCS_CMD_MODE": {
            "value": "true"
          },
          "DPHY_EN_REG_IF": {
            "value": "false"
          },
          "DSI_LANES": {
            "value": "4"
          },
          "DSI_PIXELS": {
            "value": "4"
          },
          "SupportLevel": {
            "value": "1"
          }
        },
        "interface_ports": {
          "mipi_phy_if": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:mipi_phy:1.0",
            "vlnv": "xilinx.com:interface:mipi_phy_rtl:1.0"
          },
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "16"
              },
              "DATA_WIDTH": {
                "value": "32"
              },
              "PROTOCOL": {
                "value": "AXI4LITE"
              }
            },
            "memory_map_ref": "s_axi"
          },
          "s_axis": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "addressing": {
          "memory_maps": {
            "s_axi": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0x0000",
                  "range": "64K",
                  "width": "16",
                  "usage": "register",
                  "bank_blocks": {
                    "mipi_dsi_tx_ctrl_0;/mipi_dsi_tx_ctrl_0/s_axi/reg0;xilinx.com:ip:mipi_dsi_tx_ctrl:1.0;/mipi_dsi_tx_ctrl_0;s_axi;NONE;NONE": {
                      "base_address": "0x0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          }
        }
      },
      "axi_vdma_0": {
        "vlnv": "xilinx.com:ip:axi_vdma:6.3",
        "ip_revision": "17",
        "xci_name": "evf_axi_vdma_0_0",
        "xci_path": "ip/evf_axi_vdma_0_0/evf_axi_vdma_0_0.xci",
        "inst_hier_path": "axi_vdma_0",
        "parameters": {
          "c_include_s2mm": {
            "value": "0"
          },
          "c_m_axi_mm2s_data_width": {
            "value": "128"
          },
          "c_m_axis_mm2s_tdata_width": {
            "value": "96"
          },
          "c_mm2s_genlock_mode": {
            "value": "0"
          },
          "c_mm2s_max_burst_length": {
            "value": "256"
          },
          "c_num_fstores": {
            "value": "1"
          },
          "c_use_mm2s_fsync": {
            "value": "0"
          }
        },
        "interface_ports": {
          "M_AXI_MM2S": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_MM2S",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_MM2S": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/evf_axi_interconnect_0_0/evf_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "evf_axi_interconnect_0_0",
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "30",
            "xci_name": "evf_xbar_0",
            "xci_path": "ip/evf_xbar_0/evf_xbar_0.xci",
            "inst_hier_path": "axi_interconnect_0/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "evf_auto_pc_0",
                "xci_path": "ip/evf_auto_pc_0/evf_auto_pc_0.xci",
                "inst_hier_path": "axi_interconnect_0/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "evf_clk_wiz_0_0",
        "xci_path": "ip/evf_clk_wiz_0_0/evf_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "595.907"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_ref"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "3.125"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_LOCKED": {
            "value": "false"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "evf_proc_sys_reset_0_0",
        "xci_path": "ip/evf_proc_sys_reset_0_0/evf_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "axi_clock_converter_0": {
        "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
        "ip_revision": "28",
        "xci_name": "evf_axi_clock_converter_0_0",
        "xci_path": "ip/evf_axi_clock_converter_0_0/evf_axi_clock_converter_0_0.xci",
        "inst_hier_path": "axi_clock_converter_0",
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "S00_AXI_0_1": {
        "interface_ports": [
          "S00_AXI_0",
          "axi_interconnect_0/S00_AXI"
        ]
      },
      "axi_clock_converter_0_M_AXI": {
        "interface_ports": [
          "axi_clock_converter_0/M_AXI",
          "mipi_dsi_tx_subsystem_0/s_axi"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_clock_converter_0/S_AXI",
          "axi_interconnect_0/M00_AXI"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M01_AXI",
          "axi_vdma_0/S_AXI_LITE"
        ]
      },
      "axi_vdma_0_M_AXIS_MM2S": {
        "interface_ports": [
          "axi_vdma_0/M_AXIS_MM2S",
          "mipi_dsi_tx_subsystem_0/s_axis"
        ]
      },
      "axi_vdma_0_M_AXI_MM2S": {
        "interface_ports": [
          "vdma_axi_mm",
          "axi_vdma_0/M_AXI_MM2S"
        ]
      },
      "mipi_dsi_tx_subsystem_0_mipi_phy_if": {
        "interface_ports": [
          "mipi_evf_out",
          "mipi_dsi_tx_subsystem_0/mipi_phy_if"
        ]
      }
    },
    "nets": {
      "ACLK_0_1": {
        "ports": [
          "ACLK_0",
          "axi_interconnect_0/ACLK",
          "axi_vdma_0/m_axis_mm2s_aclk",
          "mipi_dsi_tx_subsystem_0/s_axis_aclk",
          "axi_vdma_0/m_axi_mm2s_aclk",
          "axi_vdma_0/s_axi_lite_aclk",
          "axi_interconnect_0/M01_ACLK",
          "axi_interconnect_0/S00_ACLK",
          "clk_wiz_0/clk_in1",
          "axi_interconnect_0/M00_ACLK",
          "axi_clock_converter_0/s_axi_aclk"
        ]
      },
      "ARESETN_0_1": {
        "ports": [
          "ARESETN_0",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/M01_ARESETN",
          "axi_vdma_0/axi_resetn",
          "axi_interconnect_0/S00_ARESETN",
          "mipi_dsi_tx_subsystem_0/s_axis_aresetn",
          "clk_wiz_0/resetn",
          "proc_sys_reset_0/ext_reset_in",
          "axi_interconnect_0/M00_ARESETN",
          "axi_clock_converter_0/s_axi_aresetn"
        ]
      },
      "axi_vdma_0_mm2s_introut": {
        "ports": [
          "axi_vdma_0/mm2s_introut",
          "vmda_int"
        ]
      },
      "clk_wiz_0_clk_ref": {
        "ports": [
          "clk_wiz_0/clk_ref",
          "mipi_dsi_tx_subsystem_0/dphy_clk_200M",
          "proc_sys_reset_0/slowest_sync_clk",
          "axi_clock_converter_0/m_axi_aclk"
        ]
      },
      "mipi_dsi_tx_subsystem_0_interrupt": {
        "ports": [
          "mipi_dsi_tx_subsystem_0/interrupt",
          "dsi_int"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "axi_clock_converter_0/m_axi_aresetn"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S00_AXI_0": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_vdma_0_Reg": {
                "address_block": "/axi_vdma_0/S_AXI_LITE/Reg",
                "offset": "0x44A10000",
                "range": "64K"
              },
              "SEG_mipi_dsi_tx_subsystem_0_Reg": {
                "address_block": "/mipi_dsi_tx_subsystem_0/s_axi/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              }
            }
          }
        },
        "memory_maps": {
          "vdma_axi_mm": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      },
      "/axi_vdma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_vdma_axi_mm_Reg": {
                "address_block": "/vdma_axi_mm/Reg",
                "offset": "0x44A00000",
                "range": "2M"
              }
            }
          }
        }
      }
    }
  }
}