<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SYN 201-303] Cannot apply resource assignment of 'AXI_SLAVE' (VIP/vip.cpp:208): '' does not exist or is optimized away." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:30.126+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Cannot apply resource assignment of 'AXI_SLAVE' (VIP/vip.cpp:207): '' does not exist or is optimized away." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:30.122+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Cannot apply resource assignment of 'AXI_SLAVE' (VIP/vip.cpp:205): '' does not exist or is optimized away." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:30.118+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-303] Cannot apply resource assignment of 'AXI_SLAVE' (VIP/vip.cpp:204): '' does not exist or is optimized away." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:30.114+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 480 for loop 'loop_height' in function 'AXIvideo2Mat'." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:30.073+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 640 for loop 'loop_width' in function 'AXIvideo2Mat'." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:29.251+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Block_._crit_edge151_proc40' to 'Block_._crit_edge151' " projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:29.248+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Loop_loop_height_proc41' to 'Loop_loop_height_pro' (VIP/vip.cpp:232:1)" projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:29.198+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat&lt;24, 480, 640, 4096>' to 'AXIvideo2Mat' (D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:49:9)" projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:29.195+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo&lt;24, 960, 1280, 4096>' to 'Mat2AXIvideo' (D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:78:50)" projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:29.191+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 960 for loop 'loop_height' in function 'hls::Mat2AXIvideo&lt;24, 960, 1280, 4096>'." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:27.535+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::Mat2AXIvideo&lt;24, 960, 1280, 4096>'." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:27.489+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.44': cannot find another array to be merged with." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:27.161+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.43': cannot find another array to be merged with." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:27.049+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.36': cannot find another array to be merged with." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:27.046+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.17': cannot find another array to be merged with." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:27.043+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.32': cannot find another array to be merged with." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:27.039+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.25': cannot find another array to be merged with." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:27.035+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.40': cannot find another array to be merged with." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:27.030+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'imag0_0.data_stream.V' (VIP/vip.cpp:229)." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:27.027+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'imag_1.data_stream.V' (VIP/vip.cpp:236)." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:27.023+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'imag3_0.data_stream.V' (VIP/vip.cpp:234)." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:27.020+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'imag2_0.data_stream.V' (VIP/vip.cpp:232)." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:27.010+0800" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:26.789+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K4' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:23.020+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:23.016+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:23.013+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:23.010+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K3' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:23.007+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:23.004+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K4' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:23.000+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K4' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:22.997+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:22.993+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:22.990+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:22.984+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:22.980+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:22.977+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:22.972+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K3' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:22.968+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:22.965+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'first_order_fixed_16::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:22.961+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:22.957+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:22.954+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:22.951+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:22.948+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K3' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:22.944+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:22.940+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:22.937+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'first_order_fixed_16::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:22.933+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:22.930+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] In file included from VIP/vip.cpp:1:&#xD;&#xA;VIP/vip.cpp:51:110: warning: 'typename' occurs outside of a template [-Wc++11-extensions]&#xD;&#xA;              hls::Scalar&lt;(((((((0) &amp; ((1 &lt;&lt; 11) - 1)) + (((3)-1) &lt;&lt; 11))) &amp; ((512 - 1) &lt;&lt; 11)) >> 11) + 1), typename Type&lt;(((((0) &amp; ((1 &lt;&lt; 11) - 1)) + (((3)-1) &lt;&lt; 11))) &amp; ((1 &lt;&lt; 11) - 1))>::name> s;&#xD;&#xA;                                                                                                             ^~~~~~~~&#xD;&#xA;VIP/vip.cpp:147:110: warning: 'typename' occurs outside of a template [-Wc++11-extensions]&#xD;&#xA;              hls::Scalar&lt;(((((((0) &amp; ((1 &lt;&lt; 11) - 1)) + (((3)-1) &lt;&lt; 11))) &amp; ((512 - 1) &lt;&lt; 11)) >> 11) + 1), typename Type&lt;(((((0) &amp; ((1 &lt;&lt; 11) - 1)) + (((3)-1) &lt;&lt; 11))) &amp; ((1 &lt;&lt; 11) - 1))>::name> s;&#xD;&#xA;                                                                                                             ^~~~~~~~&#xD;&#xA;VIP/vip.cpp:256:110: warning: 'typename' occurs outside of a template [-Wc++11-extensions]&#xD;&#xA;              hls::Scalar&lt;(((((((0) &amp; ((1 &lt;&lt; 11) - 1)) + (((3)-1) &lt;&lt; 11))) &amp; ((512 - 1) &lt;&lt; 11)) >> 11) + 1), typename Type&lt;(((((0) &amp; ((1 &lt;&lt; 11) - 1)) + (((3)-1) &lt;&lt; 11))) &amp; ((1 &lt;&lt; 11) - 1))>::name> s;&#xD;&#xA;                                                                                                             ^~~~~~~~&#xD;&#xA;VIP/vip.cpp:384:110: warning: 'typename' occurs outside of a template [-Wc++11-extensions]&#xD;&#xA;              hls::Scalar&lt;(((((((0) &amp; ((1 &lt;&lt; 11) - 1)) + (((3)-1) &lt;&lt; 11))) &amp; ((512 - 1) &lt;&lt; 11)) >> 11) + 1), typename Type&lt;(((((0) &amp; ((1 &lt;&lt; 11) - 1)) + (((3)-1) &lt;&lt; 11))) &amp; ((1 &lt;&lt; 11) - 1))>::name> s;&#xD;&#xA;                                                                                                             ^~~~~~~~&#xD;&#xA;4 warnings generated." projectName="VIP" solutionName="VIP" date="2020-08-16T08:57:22.926+0800" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;&#xA;report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 1171.648 ; gain = 1.781&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Implementation tool: Xilinx Vivado v.2017.4&#xD;&#xA;Project:             VIP&#xD;&#xA;Solution:            VIP&#xD;&#xA;Device target:       xc7z010clg400-1&#xD;&#xA;Report date:         Sun Aug 16 09:25:32 +0800 2020&#xD;&#xA;&#xD;&#xA;#=== Post-Implementation Resource usage ===&#xD;&#xA;SLICE:          276&#xD;&#xA;LUT:            710&#xD;&#xA;FF:             862&#xD;&#xA;DSP:              1&#xD;&#xA;BRAM:             6&#xD;&#xA;SRL:              0&#xD;&#xA;#=== Final timing ===&#xD;&#xA;CP required:    10.000&#xD;&#xA;CP achieved post-synthesis:    6.886&#xD;&#xA;CP achieved post-implementation:    7.335&#xD;&#xA;Timing met" projectName="VIP" solutionName="VIP" date="2020-08-16T09:25:32.669+0800" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="VIP" solutionName="VIP" date="2020-08-16T09:25:25.505+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_TDATA[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_TDATA[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;&#xA;Phase 1 Build RT Design | Checksum: e17dbadd&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1143.043 ; gain = 0.000&#xD;&#xA;Post Restoration Checksum: NetGraph: 7d4ef185 NumContArr: 642ec958 Constraints: 0 Timing: 0&#xD;&#xA;&#xD;&#xA;Phase 2 Router Initialization&#xD;&#xA;&#xD;&#xA;Phase 2.1 Create Timer&#xD;&#xA;Phase 2.1 Create Timer | Checksum: e17dbadd&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1143.043 ; gain = 0.000&#xD;&#xA;&#xD;&#xA;Phase 2.2 Fix Topology Constraints&#xD;&#xA;Phase 2.2 Fix Topology Constraints | Checksum: e17dbadd&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1143.043 ; gain = 0.000&#xD;&#xA;&#xD;&#xA;Phase 2.3 Pre Route Cleanup&#xD;&#xA;Phase 2.3 Pre Route Cleanup | Checksum: e17dbadd&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1143.043 ; gain = 0.000&#xD;&#xA; Number of Nodes with overlaps = 0&#xD;&#xA;&#xD;&#xA;Phase 2.4 Update Timing&#xD;&#xA;Phase 2.4 Update Timing | Checksum: 17438ead6&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1143.043 ; gain = 0.000" projectName="VIP" solutionName="VIP" date="2020-08-16T09:25:20.473+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_TDATA[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_TDATA[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2020-08-16T09:25:10.606+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_TDATA[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_TDATA[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2020-08-16T09:25:10.601+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_TDATA[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_TDATA[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2020-08-16T09:25:10.596+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_TDATA[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_TDATA[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2020-08-16T09:25:10.591+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_TDATA[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_TDATA[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2020-08-16T09:25:10.585+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_TDATA[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_TDATA[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2020-08-16T09:25:10.579+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_TDATA[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_TDATA[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2020-08-16T09:25:10.574+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_TDATA[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_TDATA[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2020-08-16T09:25:10.569+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_TDATA[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_TDATA[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2020-08-16T09:25:10.561+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_TDATA[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_TDATA[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2020-08-16T09:25:10.556+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_TDATA[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_TDATA[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2020-08-16T09:25:10.552+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_TLAST[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_TLAST[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2020-08-16T09:25:10.547+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_TDATA[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_TDATA[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2020-08-16T09:25:10.541+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_TDATA[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_TDATA[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2020-08-16T09:25:10.536+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_TDATA[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_TDATA[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2020-08-16T09:25:10.531+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_TDATA[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_TDATA[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2020-08-16T09:25:10.526+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_TDATA[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_TDATA[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2020-08-16T09:25:10.521+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_TDATA[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_TDATA[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2020-08-16T09:25:10.517+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_TDATA[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_TDATA[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2020-08-16T09:25:10.512+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_TDATA[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_TDATA[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2020-08-16T09:25:10.507+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_TDATA[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_TDATA[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2020-08-16T09:25:10.502+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_start&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_start&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2020-08-16T09:25:10.497+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_TUSER[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_TUSER[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2020-08-16T09:25:10.493+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_TDATA[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_TDATA[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2020-08-16T09:25:10.488+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_TDATA[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_TDATA[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2020-08-16T09:25:10.483+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_TDATA[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_TDATA[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2020-08-16T09:25:10.478+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_TVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_TVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2020-08-16T09:25:10.474+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;dst_axi_TREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;dst_axi_TREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2020-08-16T09:25:10.469+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="VIP" solutionName="VIP" date="2020-08-16T09:25:10.464+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="VIP" solutionName="VIP" date="2020-08-16T09:25:10.460+0800" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="VIP" solutionName="VIP" date="2020-08-16T09:24:55.485+0800" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="VIP" solutionName="VIP" date="2020-08-16T09:24:19.984+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (start_for_Mat2AXIdEe_U/U_start_for_Mat2AXIdEe_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module vip1_m.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 720.098 ; gain = 486.883&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Block RAM: Preliminary Mapping  Report (see note below)&#xD;&#xA;+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;|Module Name     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | &#xD;&#xA;+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;|fifo_w8_d640_A: | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|fifo_w8_d640_A: | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|fifo_w8_d640_A: | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|fifo_w8_d640_A: | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|fifo_w8_d640_A: | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|fifo_w8_d640_A: | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;&#xD;&#xA;Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. &#xD;&#xA;&#xD;&#xA;DSP: Preliminary Mapping  Report (see note below)&#xD;&#xA;+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | &#xD;&#xA;+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;|vip1_m_mul_mul_10bkb_DSP48_0 | A*B         | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | &#xD;&#xA;+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;&#xD;&#xA;Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 797.059 ; gain = 563.844&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Timing Optimization&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 861.629 ; gain = 628.414&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Block RAM: Final Mapping  Report&#xD;&#xA;+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;|Module Name     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | &#xD;&#xA;+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;|fifo_w8_d640_A: | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|fifo_w8_d640_A: | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|fifo_w8_d640_A: | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|fifo_w8_d640_A: | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|fifo_w8_d640_A: | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;|fifo_w8_d640_A: | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | &#xD;&#xA;+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Technology Mapping&#xD;&#xA;---------------------------------------------------------------------------------" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:54.824+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (start_for_Mat2AXIdEe_U/U_start_for_Mat2AXIdEe_ram/SRL_SIG_reg[0][0]) is unused and will be removed from module vip1_m." projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:34.992+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (start_for_Loop_locud_U/U_start_for_Loop_locud_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module vip1_m." projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:34.987+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (start_for_Loop_locud_U/U_start_for_Loop_locud_ram/SRL_SIG_reg[0][0]) is unused and will be removed from module vip1_m." projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:34.982+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (Mat2AXIvideo_U0/ap_done_reg_reg) is unused and will be removed from module vip1_m." projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:34.978+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/ap_done_reg_reg) is unused and will be removed from module vip1_m." projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:34.973+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (Loop_loop_height_pro_U0/ap_done_reg_reg) is unused and will be removed from module vip1_m." projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:34.966+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design vip1_m has unconnected port src_axi0_TDEST[0]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:34.957+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design vip1_m has unconnected port src_axi0_TID[0]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:34.952+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design vip1_m has unconnected port src_axi0_TSTRB[0]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:34.946+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design vip1_m has unconnected port src_axi0_TSTRB[1]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:34.940+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design vip1_m has unconnected port src_axi0_TSTRB[2]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:34.935+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design vip1_m has unconnected port src_axi0_TKEEP[0]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:34.929+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design vip1_m has unconnected port src_axi0_TKEEP[1]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:34.920+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design vip1_m has unconnected port src_axi0_TKEEP[2]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:34.915+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design vip1_m has port dst_axi_TDEST[0] driven by constant 0" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:34.911+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design vip1_m has port dst_axi_TID[0] driven by constant 0" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:34.906+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design vip1_m has port dst_axi_TSTRB[0] driven by constant 0" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:34.901+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design vip1_m has port dst_axi_TSTRB[1] driven by constant 0" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:34.895+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design vip1_m has port dst_axi_TSTRB[2] driven by constant 0" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:34.891+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design vip1_m has port dst_axi_TKEEP[0] driven by constant 1" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:34.886+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design vip1_m has port dst_axi_TKEEP[1] driven by constant 1" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:34.881+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design vip1_m has port dst_axi_TKEEP[2] driven by constant 1" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:34.873+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element Mat2AXIvideo_U0/t_V_1_reg_152_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Mat2AXIvideo.v:490]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:34.867+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element AXIvideo2Mat_U0/t_V_2_reg_166_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/AXIvideo2Mat.v:499]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:34.855+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element t_V_1_reg_253_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Loop_loop_height_pro.v:449]&#xD;&#xA;DSP Report: Generating DSP vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/in00, operation Mode is: A*B.&#xD;&#xA;DSP Report: operator vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/in00 is absorbed into DSP vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/in00." projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:34.851+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/fifo_w8_d640_A.v:92]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:34.846+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/fifo_w8_d640_A.v:92]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:34.837+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/fifo_w8_d640_A.v:92]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:34.833+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/fifo_w8_d640_A.v:92]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:34.829+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/fifo_w8_d640_A.v:92]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:34.820+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/fifo_w8_d640_A.v:92]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:34.814+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element t_V_1_reg_152_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Mat2AXIvideo.v:490]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:29.851+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element t_V_1_reg_253_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Loop_loop_height_pro.v:449]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:29.843+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter1_tmp_24_reg_297_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Loop_loop_height_pro.v:467]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:29.836+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter1_tmp_23_reg_285_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Loop_loop_height_pro.v:466]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:29.828+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/fifo_w8_d640_A.v:92]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:29.819+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element t_V_2_reg_166_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/AXIvideo2Mat.v:499]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:29.810+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi0_TDEST[0]&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 384.566 ; gain = 151.352&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 384.566 ; gain = 151.352&#xD;&#xA;---------------------------------------------------------------------------------" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:19.803+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi0_TID[0]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:14.881+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi0_TSTRB[0]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:14.876+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi0_TSTRB[1]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:14.870+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi0_TSTRB[2]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:14.865+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi0_TKEEP[0]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:14.859+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi0_TKEEP[1]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:14.855+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port src_axi0_TKEEP[2]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:14.851+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Mat2AXIvideo.v:370]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:14.845+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Mat2AXIvideo.v:308]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:14.840+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Mat2AXIvideo.v:282]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:14.835+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Mat2AXIvideo.v:256]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:14.830+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Loop_loop_height_pro.v:1019]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:14.825+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Loop_loop_height_pro.v:1013]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:14.819+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Loop_loop_height_pro.v:1009]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:14.813+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Loop_loop_height_pro.v:949]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:14.807+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Loop_loop_height_pro.v:947]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:14.803+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/VIP/VIP/impl/verilog/Loop_loop_height_pro.v:945]" projectName="VIP" solutionName="VIP" date="2020-08-16T09:23:14.798+0800" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
