

================================================================
== Vivado HLS Report for 'ProxGS4'
================================================================
* Date:           Tue Jan 19 21:42:19 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ISPfinal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   594729|   594729| 5.947 ms | 5.947 ms |  594729|  594729|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1       |    16511|    16511|       129|          -|          -|    128|    no    |
        | + Loop 1.1    |      127|      127|         1|          -|          -|    128|    no    |
        |- Loop 2       |    16511|    16511|       129|          -|          -|    128|    no    |
        | + Loop 2.1    |      127|      127|         1|          -|          -|    128|    no    |
        |- for_y_for_x  |    16384|    16384|         2|          1|          1|  16384|    yes   |
        |- for_y_for_x  |    16408|    16408|        26|          1|          1|  16384|    yes   |
        |- for_y_for_x  |    16389|    16389|         7|          1|          1|  16384|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 26
  * Pipeline-2: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 45
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 6 7 }
  Pipeline-1 : II = 1, D = 26, States = { 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 }
  Pipeline-2 : II = 1, D = 7, States = { 38 39 40 41 42 43 44 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 3 2 4 
4 --> 5 
5 --> 5 4 6 
6 --> 8 7 
7 --> 6 
8 --> 9 
9 --> 10 
10 --> 36 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 10 
36 --> 37 
37 --> 38 
38 --> 45 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 38 
45 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_M_real = alloca [16384 x float], align 4" [proximal.cpp:14]   --->   Operation 46 'alloca' 'tmp_M_real' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_M_imag = alloca [16384 x float], align 4" [proximal.cpp:14]   --->   Operation 47 'alloca' 'tmp_M_imag' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%fft_result_M_real = alloca [16384 x float], align 4" [proximal.cpp:14]   --->   Operation 48 'alloca' 'fft_result_M_real' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%fft_result_M_imag = alloca [16384 x float], align 4" [proximal.cpp:14]   --->   Operation 49 'alloca' 'fft_result_M_imag' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 50 [1/1] (1.76ns)   --->   "br label %arrayctor.loop"   --->   Operation 50 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%phi_ln14 = phi i7 [ 0, %0 ], [ %add_ln14, %arrayctor.loop1 ]" [proximal.cpp:14]   --->   Operation 51 'phi' 'phi_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.87ns)   --->   "%add_ln14 = add i7 %phi_ln14, 1" [proximal.cpp:14]   --->   Operation 52 'add' 'add_ln14' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 53 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.76ns)   --->   "br label %arrayctor.loop3"   --->   Operation 54 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.44>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%phi_ln14_1 = phi i7 [ 0, %arrayctor.loop ], [ %add_ln14_1, %arrayctor.loop3 ]" [proximal.cpp:14]   --->   Operation 55 'phi' 'phi_ln14_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.87ns)   --->   "%add_ln14_1 = add i7 %phi_ln14_1, 1" [proximal.cpp:14]   --->   Operation 56 'add' 'add_ln14_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %phi_ln14, i7 %phi_ln14_1)" [proximal.cpp:14]   --->   Operation 57 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i14 %tmp to i64" [proximal.cpp:14]   --->   Operation 58 'zext' 'zext_ln1027' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_M_real_addr = getelementptr [16384 x float]* %tmp_M_real, i64 0, i64 %zext_ln1027" [proximal.cpp:14]   --->   Operation 59 'getelementptr' 'tmp_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_M_imag_addr = getelementptr [16384 x float]* %tmp_M_imag, i64 0, i64 %zext_ln1027" [proximal.cpp:14]   --->   Operation 60 'getelementptr' 'tmp_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %tmp_M_real_addr, align 8" [proximal.cpp:14]   --->   Operation 61 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_3 : Operation 62 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %tmp_M_imag_addr, align 4" [proximal.cpp:14]   --->   Operation 62 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_3 : Operation 63 [1/1] (1.48ns)   --->   "%icmp_ln14 = icmp eq i7 %phi_ln14_1, -1" [proximal.cpp:14]   --->   Operation 63 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 64 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %arrayctor.loop1, label %arrayctor.loop3" [proximal.cpp:14]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.48ns)   --->   "%icmp_ln14_1 = icmp eq i7 %phi_ln14, -1" [proximal.cpp:14]   --->   Operation 66 'icmp' 'icmp_ln14_1' <Predicate = (icmp_ln14)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_1, label %arrayctor.loop4.preheader, label %arrayctor.loop" [proximal.cpp:14]   --->   Operation 67 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.76ns)   --->   "br label %arrayctor.loop4" [proximal.cpp:14]   --->   Operation 68 'br' <Predicate = (icmp_ln14 & icmp_ln14_1)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.87>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%phi_ln14_2 = phi i7 [ %add_ln14_2, %arrayctor.loop45 ], [ 0, %arrayctor.loop4.preheader ]" [proximal.cpp:14]   --->   Operation 69 'phi' 'phi_ln14_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.87ns)   --->   "%add_ln14_2 = add i7 %phi_ln14_2, 1" [proximal.cpp:14]   --->   Operation 70 'add' 'add_ln14_2' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 71 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.76ns)   --->   "br label %arrayctor.loop7"   --->   Operation 72 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.44>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%phi_ln14_3 = phi i7 [ 0, %arrayctor.loop4 ], [ %add_ln14_3, %arrayctor.loop7 ]" [proximal.cpp:14]   --->   Operation 73 'phi' 'phi_ln14_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.87ns)   --->   "%add_ln14_3 = add i7 %phi_ln14_3, 1" [proximal.cpp:14]   --->   Operation 74 'add' 'add_ln14_3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_141 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %phi_ln14_2, i7 %phi_ln14_3)" [proximal.cpp:14]   --->   Operation 75 'bitconcatenate' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln1027_1 = zext i14 %tmp_141 to i64" [proximal.cpp:14]   --->   Operation 76 'zext' 'zext_ln1027_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%fft_result_M_real_a = getelementptr [16384 x float]* %fft_result_M_real, i64 0, i64 %zext_ln1027_1" [proximal.cpp:14]   --->   Operation 77 'getelementptr' 'fft_result_M_real_a' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%fft_result_M_imag_a = getelementptr [16384 x float]* %fft_result_M_imag, i64 0, i64 %zext_ln1027_1" [proximal.cpp:14]   --->   Operation 78 'getelementptr' 'fft_result_M_imag_a' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %fft_result_M_real_a, align 8" [proximal.cpp:14]   --->   Operation 79 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_5 : Operation 80 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %fft_result_M_imag_a, align 4" [proximal.cpp:14]   --->   Operation 80 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_5 : Operation 81 [1/1] (1.48ns)   --->   "%icmp_ln14_2 = icmp eq i7 %phi_ln14_3, -1" [proximal.cpp:14]   --->   Operation 81 'icmp' 'icmp_ln14_2' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 82 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_2, label %arrayctor.loop45, label %arrayctor.loop7" [proximal.cpp:14]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.48ns)   --->   "%icmp_ln14_3 = icmp eq i7 %phi_ln14_2, -1" [proximal.cpp:14]   --->   Operation 84 'icmp' 'icmp_ln14_3' <Predicate = (icmp_ln14_2)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_3, label %.preheader.preheader.preheader, label %arrayctor.loop4" [proximal.cpp:14]   --->   Operation 85 'br' <Predicate = (icmp_ln14_2)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (1.76ns)   --->   "br label %.preheader.preheader" [proximal.cpp:56->proximal.cpp:23]   --->   Operation 86 'br' <Predicate = (icmp_ln14_2 & icmp_ln14_3)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 8.36>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i15 [ %add_ln56, %for_x ], [ 0, %.preheader.preheader.preheader ]" [proximal.cpp:56->proximal.cpp:23]   --->   Operation 87 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%y_0_i = phi i8 [ %select_ln61_1, %for_x ], [ 0, %.preheader.preheader.preheader ]" [proximal.cpp:61->proximal.cpp:23]   --->   Operation 88 'phi' 'y_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%x_0_i = phi i8 [ %x_3, %for_x ], [ 0, %.preheader.preheader.preheader ]"   --->   Operation 89 'phi' 'x_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (2.31ns)   --->   "%icmp_ln56 = icmp eq i15 %indvar_flatten, -16384" [proximal.cpp:56->proximal.cpp:23]   --->   Operation 90 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (1.94ns)   --->   "%add_ln56 = add i15 %indvar_flatten, 1" [proximal.cpp:56->proximal.cpp:23]   --->   Operation 91 'add' 'add_ln56' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %icmp_ln56, label %P2S.exit, label %for_x" [proximal.cpp:56->proximal.cpp:23]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (1.91ns)   --->   "%y_1 = add i8 %y_0_i, 1" [proximal.cpp:56->proximal.cpp:23]   --->   Operation 93 'add' 'y_1' <Predicate = (!icmp_ln56)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (1.55ns)   --->   "%icmp_ln58 = icmp eq i8 %x_0_i, -128" [proximal.cpp:58->proximal.cpp:23]   --->   Operation 94 'icmp' 'icmp_ln58' <Predicate = (!icmp_ln56)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (1.24ns)   --->   "%select_ln61 = select i1 %icmp_ln58, i8 0, i8 %x_0_i" [proximal.cpp:61->proximal.cpp:23]   --->   Operation 95 'select' 'select_ln61' <Predicate = (!icmp_ln56)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (1.24ns)   --->   "%select_ln61_1 = select i1 %icmp_ln58, i8 %y_1, i8 %y_0_i" [proximal.cpp:61->proximal.cpp:23]   --->   Operation 96 'select' 'select_ln61_1' <Predicate = (!icmp_ln56)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_144 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln61_1, i7 0)" [proximal.cpp:61->proximal.cpp:23]   --->   Operation 97 'bitconcatenate' 'tmp_144' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i15 %tmp_144 to i16" [proximal.cpp:59->proximal.cpp:23]   --->   Operation 98 'zext' 'zext_ln59' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i8 %select_ln61 to i16" [proximal.cpp:61->proximal.cpp:23]   --->   Operation 99 'zext' 'zext_ln61' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (1.94ns)   --->   "%add_ln61 = add i16 %zext_ln61, %zext_ln59" [proximal.cpp:61->proximal.cpp:23]   --->   Operation 100 'add' 'add_ln61' <Predicate = (!icmp_ln56)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i16 %add_ln61 to i64" [proximal.cpp:61->proximal.cpp:23]   --->   Operation 101 'zext' 'zext_ln61_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%x_io_addr = getelementptr [16384 x float]* %x_io, i64 0, i64 %zext_ln61_1" [proximal.cpp:61->proximal.cpp:23]   --->   Operation 102 'getelementptr' 'x_io_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_M_imag_addr_1 = getelementptr [16384 x float]* %tmp_M_imag, i64 0, i64 %zext_ln61_1" [proximal.cpp:61->proximal.cpp:23]   --->   Operation 103 'getelementptr' 'tmp_M_imag_addr_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_6 : Operation 104 [2/2] (3.25ns)   --->   "%x_io_load = load float* %x_io_addr, align 4" [proximal.cpp:61->proximal.cpp:23]   --->   Operation 104 'load' 'x_io_load' <Predicate = (!icmp_ln56)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_6 : Operation 105 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %tmp_M_imag_addr_1, align 4" [proximal.cpp:61->proximal.cpp:23]   --->   Operation 105 'store' <Predicate = (!icmp_ln56)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_6 : Operation 106 [1/1] (1.91ns)   --->   "%x_3 = add i8 %select_ln61, 1" [proximal.cpp:58->proximal.cpp:23]   --->   Operation 106 'add' 'x_3' <Predicate = (!icmp_ln56)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.50>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @for_y_for_x_str)"   --->   Operation 107 'specloopname' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 108 'speclooptripcount' 'empty_59' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1) nounwind" [proximal.cpp:59->proximal.cpp:23]   --->   Operation 109 'specloopname' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_48_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1)" [proximal.cpp:59->proximal.cpp:23]   --->   Operation 110 'specregionbegin' 'tmp_48_i' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [proximal.cpp:60->proximal.cpp:23]   --->   Operation 111 'specpipeline' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_M_real_addr_1 = getelementptr [16384 x float]* %tmp_M_real, i64 0, i64 %zext_ln61_1" [proximal.cpp:61->proximal.cpp:23]   --->   Operation 112 'getelementptr' 'tmp_M_real_addr_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_7 : Operation 113 [1/2] (3.25ns)   --->   "%x_io_load = load float* %x_io_addr, align 4" [proximal.cpp:61->proximal.cpp:23]   --->   Operation 113 'load' 'x_io_load' <Predicate = (!icmp_ln56)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_7 : Operation 114 [1/1] (3.25ns)   --->   "store float %x_io_load, float* %tmp_M_real_addr_1, align 4" [proximal.cpp:61->proximal.cpp:23]   --->   Operation 114 'store' <Predicate = (!icmp_ln56)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1, i32 %tmp_48_i)" [proximal.cpp:63->proximal.cpp:23]   --->   Operation 115 'specregionend' 'empty_60' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "br label %.preheader.preheader"   --->   Operation 116 'br' <Predicate = (!icmp_ln56)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 1.76>
ST_8 : Operation 117 [2/2] (1.76ns)   --->   "call fastcc void @fft_top_2D(i1 true, [16384 x float]* %tmp_M_real, [16384 x float]* %tmp_M_imag, [16384 x float]* %fft_result_M_real, [16384 x float]* %fft_result_M_imag)" [proximal.cpp:25]   --->   Operation 117 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 1.76>
ST_9 : Operation 118 [1/2] (0.00ns)   --->   "call fastcc void @fft_top_2D(i1 true, [16384 x float]* %tmp_M_real, [16384 x float]* %tmp_M_imag, [16384 x float]* %fft_result_M_real, [16384 x float]* %fft_result_M_imag)" [proximal.cpp:25]   --->   Operation 118 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 119 [1/1] (1.76ns)   --->   "br label %1" [proximal.cpp:27]   --->   Operation 119 'br' <Predicate = true> <Delay = 1.76>

State 10 <SV = 8> <Delay = 8.36>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i15 [ 0, %P2S.exit ], [ %add_ln27, %for_x_end ]" [proximal.cpp:27]   --->   Operation 120 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%y_0 = phi i8 [ 0, %P2S.exit ], [ %select_ln33_1, %for_x_end ]" [proximal.cpp:33]   --->   Operation 121 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%x_0 = phi i8 [ 0, %P2S.exit ], [ %x, %for_x_end ]"   --->   Operation 122 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (2.31ns)   --->   "%icmp_ln27 = icmp eq i15 %indvar_flatten11, -16384" [proximal.cpp:27]   --->   Operation 123 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (1.94ns)   --->   "%add_ln27 = add i15 %indvar_flatten11, 1" [proximal.cpp:27]   --->   Operation 124 'add' 'add_ln27' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %icmp_ln27, label %3, label %for_x_begin" [proximal.cpp:27]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (1.91ns)   --->   "%y = add i8 1, %y_0" [proximal.cpp:27]   --->   Operation 126 'add' 'y' <Predicate = (!icmp_ln27)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (1.55ns)   --->   "%icmp_ln29 = icmp eq i8 %x_0, -128" [proximal.cpp:29]   --->   Operation 127 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln27)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (1.24ns)   --->   "%select_ln33 = select i1 %icmp_ln29, i8 0, i8 %x_0" [proximal.cpp:33]   --->   Operation 128 'select' 'select_ln33' <Predicate = (!icmp_ln27)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (1.24ns)   --->   "%select_ln33_1 = select i1 %icmp_ln29, i8 %y, i8 %y_0" [proximal.cpp:33]   --->   Operation 129 'select' 'select_ln33_1' <Predicate = (!icmp_ln27)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_145 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln33_1, i7 0)" [proximal.cpp:34]   --->   Operation 130 'bitconcatenate' 'tmp_145' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i15 %tmp_145 to i16" [proximal.cpp:30]   --->   Operation 131 'zext' 'zext_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1044 = zext i8 %select_ln33 to i16" [proximal.cpp:34]   --->   Operation 132 'zext' 'zext_ln1044' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (1.94ns)   --->   "%add_ln1044 = add i16 %zext_ln30, %zext_ln1044" [proximal.cpp:34]   --->   Operation 133 'add' 'add_ln1044' <Predicate = (!icmp_ln27)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln1044_1 = zext i16 %add_ln1044 to i64" [proximal.cpp:34]   --->   Operation 134 'zext' 'zext_ln1044_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%coe_a_M_real_addr = getelementptr [16384 x float]* %coe_a_M_real, i64 0, i64 %zext_ln1044_1" [proximal.cpp:34]   --->   Operation 135 'getelementptr' 'coe_a_M_real_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%coe_a_M_imag_addr = getelementptr [16384 x float]* %coe_a_M_imag, i64 0, i64 %zext_ln1044_1" [proximal.cpp:35]   --->   Operation 136 'getelementptr' 'coe_a_M_imag_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%coe_b_addr = getelementptr [16384 x float]* %coe_b, i64 0, i64 %zext_ln1044_1" [proximal.cpp:33]   --->   Operation 137 'getelementptr' 'coe_b_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%fft_result_M_real_a_1 = getelementptr [16384 x float]* %fft_result_M_real, i64 0, i64 %zext_ln1044_1" [proximal.cpp:34]   --->   Operation 138 'getelementptr' 'fft_result_M_real_a_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%fft_result_M_imag_a_1 = getelementptr [16384 x float]* %fft_result_M_imag, i64 0, i64 %zext_ln1044_1" [proximal.cpp:35]   --->   Operation 139 'getelementptr' 'fft_result_M_imag_a_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_10 : Operation 140 [2/2] (3.25ns)   --->   "%coe_b_load = load float* %coe_b_addr, align 4" [proximal.cpp:33]   --->   Operation 140 'load' 'coe_b_load' <Predicate = (!icmp_ln27)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_10 : Operation 141 [1/1] (1.91ns)   --->   "%x = add i8 %select_ln33, 1" [proximal.cpp:29]   --->   Operation 141 'add' 'x' <Predicate = (!icmp_ln27)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 8.68>
ST_11 : Operation 142 [1/2] (3.25ns)   --->   "%coe_b_load = load float* %coe_b_addr, align 4" [proximal.cpp:33]   --->   Operation 142 'load' 'coe_b_load' <Predicate = (!icmp_ln27)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_11 : Operation 143 [2/2] (5.43ns)   --->   "%tmp_138 = fcmp oeq float %coe_b_load, 0.000000e+00" [proximal.cpp:33]   --->   Operation 143 'fcmp' 'tmp_138' <Predicate = (!icmp_ln27)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 8.17>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast float %coe_b_load to i32" [proximal.cpp:33]   --->   Operation 144 'bitcast' 'bitcast_ln33' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_137 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln33, i32 23, i32 30)" [proximal.cpp:33]   --->   Operation 145 'partselect' 'tmp_137' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i32 %bitcast_ln33 to i23" [proximal.cpp:33]   --->   Operation 146 'trunc' 'trunc_ln33' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (1.55ns)   --->   "%icmp_ln33 = icmp ne i8 %tmp_137, -1" [proximal.cpp:33]   --->   Operation 147 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln27)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (2.44ns)   --->   "%icmp_ln33_1 = icmp eq i23 %trunc_ln33, 0" [proximal.cpp:33]   --->   Operation 148 'icmp' 'icmp_ln33_1' <Predicate = (!icmp_ln27)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node and_ln33)   --->   "%or_ln33 = or i1 %icmp_ln33_1, %icmp_ln33" [proximal.cpp:33]   --->   Operation 149 'or' 'or_ln33' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/2] (5.43ns)   --->   "%tmp_138 = fcmp oeq float %coe_b_load, 0.000000e+00" [proximal.cpp:33]   --->   Operation 150 'fcmp' 'tmp_138' <Predicate = (!icmp_ln27)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 151 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln33 = and i1 %or_ln33, %tmp_138" [proximal.cpp:33]   --->   Operation 151 'and' 'and_ln33' <Predicate = (!icmp_ln27)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [1/1] (1.76ns)   --->   "br i1 %and_ln33, label %for_x_end, label %2" [proximal.cpp:33]   --->   Operation 152 'br' <Predicate = (!icmp_ln27)> <Delay = 1.76>
ST_12 : Operation 153 [2/2] (3.25ns)   --->   "%fft_result_M_real_l = load float* %fft_result_M_real_a_1, align 8" [proximal.cpp:34]   --->   Operation 153 'load' 'fft_result_M_real_l' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_12 : Operation 154 [2/2] (3.25ns)   --->   "%coe_a_M_real_load = load float* %coe_a_M_real_addr, align 4" [proximal.cpp:34]   --->   Operation 154 'load' 'coe_a_M_real_load' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_12 : Operation 155 [2/2] (3.25ns)   --->   "%fft_result_M_imag_l = load float* %fft_result_M_imag_a_1, align 4" [proximal.cpp:35]   --->   Operation 155 'load' 'fft_result_M_imag_l' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_12 : Operation 156 [2/2] (3.25ns)   --->   "%coe_a_M_imag_load = load float* %coe_a_M_imag_addr, align 4" [proximal.cpp:35]   --->   Operation 156 'load' 'coe_a_M_imag_load' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 13 <SV = 11> <Delay = 3.25>
ST_13 : Operation 157 [1/2] (3.25ns)   --->   "%fft_result_M_real_l = load float* %fft_result_M_real_a_1, align 8" [proximal.cpp:34]   --->   Operation 157 'load' 'fft_result_M_real_l' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_13 : Operation 158 [1/2] (3.25ns)   --->   "%coe_a_M_real_load = load float* %coe_a_M_real_addr, align 4" [proximal.cpp:34]   --->   Operation 158 'load' 'coe_a_M_real_load' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_13 : Operation 159 [1/2] (3.25ns)   --->   "%fft_result_M_imag_l = load float* %fft_result_M_imag_a_1, align 4" [proximal.cpp:35]   --->   Operation 159 'load' 'fft_result_M_imag_l' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_13 : Operation 160 [1/2] (3.25ns)   --->   "%coe_a_M_imag_load = load float* %coe_a_M_imag_addr, align 4" [proximal.cpp:35]   --->   Operation 160 'load' 'coe_a_M_imag_load' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 14 <SV = 12> <Delay = 7.25>
ST_14 : Operation 161 [5/5] (7.25ns)   --->   "%tmp_s = fadd float %fft_result_M_real_l, %coe_a_M_real_load" [proximal.cpp:34]   --->   Operation 161 'fadd' 'tmp_s' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 162 [5/5] (7.25ns)   --->   "%tmp_136 = fadd float %fft_result_M_imag_l, %coe_a_M_imag_load" [proximal.cpp:35]   --->   Operation 162 'fadd' 'tmp_136' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 7.25>
ST_15 : Operation 163 [4/5] (7.25ns)   --->   "%tmp_s = fadd float %fft_result_M_real_l, %coe_a_M_real_load" [proximal.cpp:34]   --->   Operation 163 'fadd' 'tmp_s' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 164 [4/5] (7.25ns)   --->   "%tmp_136 = fadd float %fft_result_M_imag_l, %coe_a_M_imag_load" [proximal.cpp:35]   --->   Operation 164 'fadd' 'tmp_136' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 7.25>
ST_16 : Operation 165 [3/5] (7.25ns)   --->   "%tmp_s = fadd float %fft_result_M_real_l, %coe_a_M_real_load" [proximal.cpp:34]   --->   Operation 165 'fadd' 'tmp_s' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 166 [3/5] (7.25ns)   --->   "%tmp_136 = fadd float %fft_result_M_imag_l, %coe_a_M_imag_load" [proximal.cpp:35]   --->   Operation 166 'fadd' 'tmp_136' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 7.25>
ST_17 : Operation 167 [2/5] (7.25ns)   --->   "%tmp_s = fadd float %fft_result_M_real_l, %coe_a_M_real_load" [proximal.cpp:34]   --->   Operation 167 'fadd' 'tmp_s' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 168 [2/5] (7.25ns)   --->   "%tmp_136 = fadd float %fft_result_M_imag_l, %coe_a_M_imag_load" [proximal.cpp:35]   --->   Operation 168 'fadd' 'tmp_136' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 7.25>
ST_18 : Operation 169 [1/5] (7.25ns)   --->   "%tmp_s = fadd float %fft_result_M_real_l, %coe_a_M_real_load" [proximal.cpp:34]   --->   Operation 169 'fadd' 'tmp_s' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 170 [1/5] (7.25ns)   --->   "%tmp_136 = fadd float %fft_result_M_imag_l, %coe_a_M_imag_load" [proximal.cpp:35]   --->   Operation 170 'fadd' 'tmp_136' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 6.07>
ST_19 : Operation 171 [16/16] (6.07ns)   --->   "%input_data_re = fdiv float %tmp_s, %coe_b_load" [proximal.cpp:34]   --->   Operation 171 'fdiv' 'input_data_re' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 172 [16/16] (6.07ns)   --->   "%input_data_im = fdiv float %tmp_136, %coe_b_load" [proximal.cpp:35]   --->   Operation 172 'fdiv' 'input_data_im' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 6.07>
ST_20 : Operation 173 [15/16] (6.07ns)   --->   "%input_data_re = fdiv float %tmp_s, %coe_b_load" [proximal.cpp:34]   --->   Operation 173 'fdiv' 'input_data_re' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 174 [15/16] (6.07ns)   --->   "%input_data_im = fdiv float %tmp_136, %coe_b_load" [proximal.cpp:35]   --->   Operation 174 'fdiv' 'input_data_im' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 6.07>
ST_21 : Operation 175 [14/16] (6.07ns)   --->   "%input_data_re = fdiv float %tmp_s, %coe_b_load" [proximal.cpp:34]   --->   Operation 175 'fdiv' 'input_data_re' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 176 [14/16] (6.07ns)   --->   "%input_data_im = fdiv float %tmp_136, %coe_b_load" [proximal.cpp:35]   --->   Operation 176 'fdiv' 'input_data_im' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 6.07>
ST_22 : Operation 177 [13/16] (6.07ns)   --->   "%input_data_re = fdiv float %tmp_s, %coe_b_load" [proximal.cpp:34]   --->   Operation 177 'fdiv' 'input_data_re' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 178 [13/16] (6.07ns)   --->   "%input_data_im = fdiv float %tmp_136, %coe_b_load" [proximal.cpp:35]   --->   Operation 178 'fdiv' 'input_data_im' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 6.07>
ST_23 : Operation 179 [12/16] (6.07ns)   --->   "%input_data_re = fdiv float %tmp_s, %coe_b_load" [proximal.cpp:34]   --->   Operation 179 'fdiv' 'input_data_re' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 180 [12/16] (6.07ns)   --->   "%input_data_im = fdiv float %tmp_136, %coe_b_load" [proximal.cpp:35]   --->   Operation 180 'fdiv' 'input_data_im' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 6.07>
ST_24 : Operation 181 [11/16] (6.07ns)   --->   "%input_data_re = fdiv float %tmp_s, %coe_b_load" [proximal.cpp:34]   --->   Operation 181 'fdiv' 'input_data_re' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 182 [11/16] (6.07ns)   --->   "%input_data_im = fdiv float %tmp_136, %coe_b_load" [proximal.cpp:35]   --->   Operation 182 'fdiv' 'input_data_im' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 23> <Delay = 6.07>
ST_25 : Operation 183 [10/16] (6.07ns)   --->   "%input_data_re = fdiv float %tmp_s, %coe_b_load" [proximal.cpp:34]   --->   Operation 183 'fdiv' 'input_data_re' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 184 [10/16] (6.07ns)   --->   "%input_data_im = fdiv float %tmp_136, %coe_b_load" [proximal.cpp:35]   --->   Operation 184 'fdiv' 'input_data_im' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 24> <Delay = 6.07>
ST_26 : Operation 185 [9/16] (6.07ns)   --->   "%input_data_re = fdiv float %tmp_s, %coe_b_load" [proximal.cpp:34]   --->   Operation 185 'fdiv' 'input_data_re' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 186 [9/16] (6.07ns)   --->   "%input_data_im = fdiv float %tmp_136, %coe_b_load" [proximal.cpp:35]   --->   Operation 186 'fdiv' 'input_data_im' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 25> <Delay = 6.07>
ST_27 : Operation 187 [8/16] (6.07ns)   --->   "%input_data_re = fdiv float %tmp_s, %coe_b_load" [proximal.cpp:34]   --->   Operation 187 'fdiv' 'input_data_re' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 188 [8/16] (6.07ns)   --->   "%input_data_im = fdiv float %tmp_136, %coe_b_load" [proximal.cpp:35]   --->   Operation 188 'fdiv' 'input_data_im' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 26> <Delay = 6.07>
ST_28 : Operation 189 [7/16] (6.07ns)   --->   "%input_data_re = fdiv float %tmp_s, %coe_b_load" [proximal.cpp:34]   --->   Operation 189 'fdiv' 'input_data_re' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 190 [7/16] (6.07ns)   --->   "%input_data_im = fdiv float %tmp_136, %coe_b_load" [proximal.cpp:35]   --->   Operation 190 'fdiv' 'input_data_im' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 27> <Delay = 6.07>
ST_29 : Operation 191 [6/16] (6.07ns)   --->   "%input_data_re = fdiv float %tmp_s, %coe_b_load" [proximal.cpp:34]   --->   Operation 191 'fdiv' 'input_data_re' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 192 [6/16] (6.07ns)   --->   "%input_data_im = fdiv float %tmp_136, %coe_b_load" [proximal.cpp:35]   --->   Operation 192 'fdiv' 'input_data_im' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 28> <Delay = 6.07>
ST_30 : Operation 193 [5/16] (6.07ns)   --->   "%input_data_re = fdiv float %tmp_s, %coe_b_load" [proximal.cpp:34]   --->   Operation 193 'fdiv' 'input_data_re' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 194 [5/16] (6.07ns)   --->   "%input_data_im = fdiv float %tmp_136, %coe_b_load" [proximal.cpp:35]   --->   Operation 194 'fdiv' 'input_data_im' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 29> <Delay = 6.07>
ST_31 : Operation 195 [4/16] (6.07ns)   --->   "%input_data_re = fdiv float %tmp_s, %coe_b_load" [proximal.cpp:34]   --->   Operation 195 'fdiv' 'input_data_re' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 196 [4/16] (6.07ns)   --->   "%input_data_im = fdiv float %tmp_136, %coe_b_load" [proximal.cpp:35]   --->   Operation 196 'fdiv' 'input_data_im' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 30> <Delay = 6.07>
ST_32 : Operation 197 [3/16] (6.07ns)   --->   "%input_data_re = fdiv float %tmp_s, %coe_b_load" [proximal.cpp:34]   --->   Operation 197 'fdiv' 'input_data_re' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 198 [3/16] (6.07ns)   --->   "%input_data_im = fdiv float %tmp_136, %coe_b_load" [proximal.cpp:35]   --->   Operation 198 'fdiv' 'input_data_im' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 31> <Delay = 6.07>
ST_33 : Operation 199 [2/16] (6.07ns)   --->   "%input_data_re = fdiv float %tmp_s, %coe_b_load" [proximal.cpp:34]   --->   Operation 199 'fdiv' 'input_data_re' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 200 [2/16] (6.07ns)   --->   "%input_data_im = fdiv float %tmp_136, %coe_b_load" [proximal.cpp:35]   --->   Operation 200 'fdiv' 'input_data_im' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 32> <Delay = 6.07>
ST_34 : Operation 201 [1/16] (6.07ns)   --->   "%input_data_re = fdiv float %tmp_s, %coe_b_load" [proximal.cpp:34]   --->   Operation 201 'fdiv' 'input_data_re' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 202 [1/16] (6.07ns)   --->   "%input_data_im = fdiv float %tmp_136, %coe_b_load" [proximal.cpp:35]   --->   Operation 202 'fdiv' 'input_data_im' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 203 [1/1] (1.76ns)   --->   "br label %for_x_end" [proximal.cpp:36]   --->   Operation 203 'br' <Predicate = (!icmp_ln27 & !and_ln33)> <Delay = 1.76>

State 35 <SV = 33> <Delay = 3.25>
ST_35 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @for_y_for_x_str)"   --->   Operation 204 'specloopname' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_35 : Operation 205 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 205 'speclooptripcount' 'empty_62' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_35 : Operation 206 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1) nounwind" [proximal.cpp:30]   --->   Operation 206 'specloopname' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_35 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1)" [proximal.cpp:30]   --->   Operation 207 'specregionbegin' 'tmp_47' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_35 : Operation 208 [1/1] (0.00ns)   --->   "%p_r_assign = phi float [ %input_data_re, %2 ], [ 1.000000e+00, %for_x_begin ]"   --->   Operation 208 'phi' 'p_r_assign' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_35 : Operation 209 [1/1] (0.00ns)   --->   "%p_i_assign = phi float [ %input_data_im, %2 ], [ 1.000000e+00, %for_x_begin ]"   --->   Operation 209 'phi' 'p_i_assign' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_35 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [proximal.cpp:40]   --->   Operation 210 'specpipeline' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_35 : Operation 211 [1/1] (3.25ns)   --->   "store float %p_r_assign, float* %fft_result_M_real_a_1, align 8" [proximal.cpp:42]   --->   Operation 211 'store' <Predicate = (!icmp_ln27)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_35 : Operation 212 [1/1] (3.25ns)   --->   "store float %p_i_assign, float* %fft_result_M_imag_a_1, align 4" [proximal.cpp:42]   --->   Operation 212 'store' <Predicate = (!icmp_ln27)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_35 : Operation 213 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1, i32 %tmp_47)" [proximal.cpp:46]   --->   Operation 213 'specregionend' 'empty_61' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_35 : Operation 214 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 214 'br' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 36 <SV = 9> <Delay = 1.76>
ST_36 : Operation 215 [2/2] (1.76ns)   --->   "call fastcc void @fft_top_2D(i1 false, [16384 x float]* %fft_result_M_real, [16384 x float]* %fft_result_M_imag, [16384 x float]* %tmp_M_real, [16384 x float]* %tmp_M_imag)" [proximal.cpp:50]   --->   Operation 215 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 10> <Delay = 1.76>
ST_37 : Operation 216 [1/2] (0.00ns)   --->   "call fastcc void @fft_top_2D(i1 false, [16384 x float]* %fft_result_M_real, [16384 x float]* %fft_result_M_imag, [16384 x float]* %tmp_M_real, [16384 x float]* %tmp_M_imag)" [proximal.cpp:50]   --->   Operation 216 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 217 [1/1] (1.76ns)   --->   "br label %4" [proximal.cpp:70->proximal.cpp:52]   --->   Operation 217 'br' <Predicate = true> <Delay = 1.76>

State 38 <SV = 11> <Delay = 8.36>
ST_38 : Operation 218 [1/1] (0.00ns)   --->   "%indvar_flatten23 = phi i15 [ 0, %3 ], [ %add_ln70, %for_x2 ]" [proximal.cpp:70->proximal.cpp:52]   --->   Operation 218 'phi' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 219 [1/1] (0.00ns)   --->   "%y_0_i9 = phi i8 [ 0, %3 ], [ %select_ln77_1, %for_x2 ]" [proximal.cpp:77->proximal.cpp:52]   --->   Operation 219 'phi' 'y_0_i9' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 220 [1/1] (0.00ns)   --->   "%x_0_i10 = phi i8 [ 0, %3 ], [ %x_4, %for_x2 ]"   --->   Operation 220 'phi' 'x_0_i10' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 221 [1/1] (2.31ns)   --->   "%icmp_ln70 = icmp eq i15 %indvar_flatten23, -16384" [proximal.cpp:70->proximal.cpp:52]   --->   Operation 221 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 222 [1/1] (1.94ns)   --->   "%add_ln70 = add i15 %indvar_flatten23, 1" [proximal.cpp:70->proximal.cpp:52]   --->   Operation 222 'add' 'add_ln70' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 223 [1/1] (0.00ns)   --->   "br i1 %icmp_ln70, label %S2P.exit, label %for_x2" [proximal.cpp:70->proximal.cpp:52]   --->   Operation 223 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 224 [1/1] (1.91ns)   --->   "%y_2 = add i8 %y_0_i9, 1" [proximal.cpp:70->proximal.cpp:52]   --->   Operation 224 'add' 'y_2' <Predicate = (!icmp_ln70)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 225 [1/1] (1.55ns)   --->   "%icmp_ln72 = icmp eq i8 %x_0_i10, -128" [proximal.cpp:72->proximal.cpp:52]   --->   Operation 225 'icmp' 'icmp_ln72' <Predicate = (!icmp_ln70)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 226 [1/1] (1.24ns)   --->   "%select_ln77 = select i1 %icmp_ln72, i8 0, i8 %x_0_i10" [proximal.cpp:77->proximal.cpp:52]   --->   Operation 226 'select' 'select_ln77' <Predicate = (!icmp_ln70)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 227 [1/1] (1.24ns)   --->   "%select_ln77_1 = select i1 %icmp_ln72, i8 %y_2, i8 %y_0_i9" [proximal.cpp:77->proximal.cpp:52]   --->   Operation 227 'select' 'select_ln77_1' <Predicate = (!icmp_ln70)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_146 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln77_1, i7 0)" [proximal.cpp:77->proximal.cpp:52]   --->   Operation 228 'bitconcatenate' 'tmp_146' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_38 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i15 %tmp_146 to i16" [proximal.cpp:73->proximal.cpp:52]   --->   Operation 229 'zext' 'zext_ln73' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_38 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i8 %select_ln77 to i16" [proximal.cpp:77->proximal.cpp:52]   --->   Operation 230 'zext' 'zext_ln77' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_38 : Operation 231 [1/1] (1.94ns)   --->   "%add_ln77 = add i16 %zext_ln77, %zext_ln73" [proximal.cpp:77->proximal.cpp:52]   --->   Operation 231 'add' 'add_ln77' <Predicate = (!icmp_ln70)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i16 %add_ln77 to i64" [proximal.cpp:77->proximal.cpp:52]   --->   Operation 232 'zext' 'zext_ln77_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_38 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_M_real_addr_2 = getelementptr [16384 x float]* %tmp_M_real, i64 0, i64 %zext_ln77_1" [proximal.cpp:77->proximal.cpp:52]   --->   Operation 233 'getelementptr' 'tmp_M_real_addr_2' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_38 : Operation 234 [2/2] (3.25ns)   --->   "%tmp_M_real_load = load float* %tmp_M_real_addr_2, align 4" [proximal.cpp:77->proximal.cpp:52]   --->   Operation 234 'load' 'tmp_M_real_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_38 : Operation 235 [1/1] (1.91ns)   --->   "%x_4 = add i8 %select_ln77, 1" [proximal.cpp:72->proximal.cpp:52]   --->   Operation 235 'add' 'x_4' <Predicate = (!icmp_ln70)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 12> <Delay = 3.25>
ST_39 : Operation 236 [1/2] (3.25ns)   --->   "%tmp_M_real_load = load float* %tmp_M_real_addr_2, align 4" [proximal.cpp:77->proximal.cpp:52]   --->   Operation 236 'load' 'tmp_M_real_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 40 <SV = 13> <Delay = 5.70>
ST_40 : Operation 237 [4/4] (5.70ns)   --->   "%tmp_i1 = fmul float %tmp_M_real_load, 7.812500e-03" [proximal.cpp:77->proximal.cpp:52]   --->   Operation 237 'fmul' 'tmp_i1' <Predicate = (!icmp_ln70)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 14> <Delay = 5.70>
ST_41 : Operation 238 [3/4] (5.70ns)   --->   "%tmp_i1 = fmul float %tmp_M_real_load, 7.812500e-03" [proximal.cpp:77->proximal.cpp:52]   --->   Operation 238 'fmul' 'tmp_i1' <Predicate = (!icmp_ln70)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 15> <Delay = 5.70>
ST_42 : Operation 239 [2/4] (5.70ns)   --->   "%tmp_i1 = fmul float %tmp_M_real_load, 7.812500e-03" [proximal.cpp:77->proximal.cpp:52]   --->   Operation 239 'fmul' 'tmp_i1' <Predicate = (!icmp_ln70)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 16> <Delay = 5.70>
ST_43 : Operation 240 [1/4] (5.70ns)   --->   "%tmp_i1 = fmul float %tmp_M_real_load, 7.812500e-03" [proximal.cpp:77->proximal.cpp:52]   --->   Operation 240 'fmul' 'tmp_i1' <Predicate = (!icmp_ln70)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 17> <Delay = 3.25>
ST_44 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @for_y_for_x_str)"   --->   Operation 241 'specloopname' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_44 : Operation 242 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 242 'speclooptripcount' 'empty_63' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_44 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1) nounwind" [proximal.cpp:73->proximal.cpp:52]   --->   Operation 243 'specloopname' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_44 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_44_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1)" [proximal.cpp:73->proximal.cpp:52]   --->   Operation 244 'specregionbegin' 'tmp_44_i' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_44 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [proximal.cpp:76->proximal.cpp:52]   --->   Operation 245 'specpipeline' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_44 : Operation 246 [1/1] (0.00ns)   --->   "%x_io_addr_1 = getelementptr [16384 x float]* %x_io, i64 0, i64 %zext_ln77_1" [proximal.cpp:77->proximal.cpp:52]   --->   Operation 246 'getelementptr' 'x_io_addr_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_44 : Operation 247 [1/1] (3.25ns)   --->   "store float %tmp_i1, float* %x_io_addr_1, align 4" [proximal.cpp:77->proximal.cpp:52]   --->   Operation 247 'store' <Predicate = (!icmp_ln70)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_44 : Operation 248 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1, i32 %tmp_44_i)" [proximal.cpp:80->proximal.cpp:52]   --->   Operation 248 'specregionend' 'empty_64' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_44 : Operation 249 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 249 'br' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 45 <SV = 12> <Delay = 0.00>
ST_45 : Operation 250 [1/1] (0.00ns)   --->   "ret void" [proximal.cpp:53]   --->   Operation 250 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln14', proximal.cpp:14) with incoming values : ('add_ln14', proximal.cpp:14) [11]  (1.77 ns)

 <State 2>: 1.87ns
The critical path consists of the following:
	'phi' operation ('phi_ln14', proximal.cpp:14) with incoming values : ('add_ln14', proximal.cpp:14) [11]  (0 ns)
	'add' operation ('add_ln14', proximal.cpp:14) [12]  (1.87 ns)

 <State 3>: 3.44ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln14', proximal.cpp:14) [24]  (1.49 ns)
	blocking operation 1.96 ns on control path)

 <State 4>: 1.87ns
The critical path consists of the following:
	'phi' operation ('phi_ln14_2', proximal.cpp:14) with incoming values : ('add_ln14_2', proximal.cpp:14) [33]  (0 ns)
	'add' operation ('add_ln14_2', proximal.cpp:14) [34]  (1.87 ns)

 <State 5>: 3.44ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln14_2', proximal.cpp:14) [46]  (1.49 ns)
	blocking operation 1.96 ns on control path)

 <State 6>: 8.36ns
The critical path consists of the following:
	'phi' operation ('y_0_i', proximal.cpp:61->proximal.cpp:23) with incoming values : ('select_ln61_1', proximal.cpp:61->proximal.cpp:23) [56]  (0 ns)
	'add' operation ('y', proximal.cpp:56->proximal.cpp:23) [62]  (1.92 ns)
	'select' operation ('select_ln61_1', proximal.cpp:61->proximal.cpp:23) [67]  (1.25 ns)
	'add' operation ('add_ln61', proximal.cpp:61->proximal.cpp:23) [74]  (1.94 ns)
	'getelementptr' operation ('x_io_addr', proximal.cpp:61->proximal.cpp:23) [76]  (0 ns)
	'load' operation ('__r', proximal.cpp:61->proximal.cpp:23) on array 'x_io' [79]  (3.25 ns)

 <State 7>: 6.51ns
The critical path consists of the following:
	'load' operation ('__r', proximal.cpp:61->proximal.cpp:23) on array 'x_io' [79]  (3.25 ns)
	'store' operation ('store_ln61', proximal.cpp:61->proximal.cpp:23) of variable '__r', proximal.cpp:61->proximal.cpp:23 on array 'data_out._M_real', proximal.cpp:14 [80]  (3.25 ns)

 <State 8>: 1.77ns
The critical path consists of the following:
	'call' operation ('call_ln25', proximal.cpp:25) to 'fft_top_2D' [86]  (1.77 ns)

 <State 9>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten11', proximal.cpp:27) with incoming values : ('add_ln27', proximal.cpp:27) [89]  (1.77 ns)

 <State 10>: 8.36ns
The critical path consists of the following:
	'phi' operation ('y_0', proximal.cpp:33) with incoming values : ('select_ln33_1', proximal.cpp:33) [90]  (0 ns)
	'add' operation ('y', proximal.cpp:27) [96]  (1.92 ns)
	'select' operation ('select_ln33_1', proximal.cpp:33) [101]  (1.25 ns)
	'add' operation ('add_ln1044', proximal.cpp:34) [107]  (1.94 ns)
	'getelementptr' operation ('coe_b_addr', proximal.cpp:33) [111]  (0 ns)
	'load' operation ('coe_b_load', proximal.cpp:33) on array 'coe_b' [114]  (3.25 ns)

 <State 11>: 8.69ns
The critical path consists of the following:
	'load' operation ('coe_b_load', proximal.cpp:33) on array 'coe_b' [114]  (3.25 ns)
	'fcmp' operation ('tmp_138', proximal.cpp:33) [121]  (5.43 ns)

 <State 12>: 8.18ns
The critical path consists of the following:
	'fcmp' operation ('tmp_138', proximal.cpp:33) [121]  (5.43 ns)
	'and' operation ('and_ln33', proximal.cpp:33) [122]  (0.978 ns)
	multiplexor before 'phi' operation ('input_data_re') with incoming values : ('input_data_re', proximal.cpp:34) [135]  (1.77 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'load' operation ('fft_result_M_real_l', proximal.cpp:34) on array 'fft_result._M_real', proximal.cpp:14 [125]  (3.25 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', proximal.cpp:34) [127]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', proximal.cpp:34) [127]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', proximal.cpp:34) [127]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', proximal.cpp:34) [127]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', proximal.cpp:34) [127]  (7.26 ns)

 <State 19>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('input_data_re', proximal.cpp:34) [128]  (6.08 ns)

 <State 20>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('input_data_re', proximal.cpp:34) [128]  (6.08 ns)

 <State 21>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('input_data_re', proximal.cpp:34) [128]  (6.08 ns)

 <State 22>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('input_data_re', proximal.cpp:34) [128]  (6.08 ns)

 <State 23>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('input_data_re', proximal.cpp:34) [128]  (6.08 ns)

 <State 24>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('input_data_re', proximal.cpp:34) [128]  (6.08 ns)

 <State 25>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('input_data_re', proximal.cpp:34) [128]  (6.08 ns)

 <State 26>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('input_data_re', proximal.cpp:34) [128]  (6.08 ns)

 <State 27>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('input_data_re', proximal.cpp:34) [128]  (6.08 ns)

 <State 28>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('input_data_re', proximal.cpp:34) [128]  (6.08 ns)

 <State 29>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('input_data_re', proximal.cpp:34) [128]  (6.08 ns)

 <State 30>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('input_data_re', proximal.cpp:34) [128]  (6.08 ns)

 <State 31>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('input_data_re', proximal.cpp:34) [128]  (6.08 ns)

 <State 32>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('input_data_re', proximal.cpp:34) [128]  (6.08 ns)

 <State 33>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('input_data_re', proximal.cpp:34) [128]  (6.08 ns)

 <State 34>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('input_data_re', proximal.cpp:34) [128]  (6.08 ns)

 <State 35>: 3.25ns
The critical path consists of the following:
	'phi' operation ('input_data_re') with incoming values : ('input_data_re', proximal.cpp:34) [135]  (0 ns)
	'store' operation ('store_ln42', proximal.cpp:42) of variable 'input_data_re' on array 'fft_result._M_real', proximal.cpp:14 [138]  (3.25 ns)

 <State 36>: 1.77ns
The critical path consists of the following:
	'call' operation ('call_ln50', proximal.cpp:50) to 'fft_top_2D' [144]  (1.77 ns)

 <State 37>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten23', proximal.cpp:70->proximal.cpp:52) with incoming values : ('add_ln70', proximal.cpp:70->proximal.cpp:52) [147]  (1.77 ns)

 <State 38>: 8.36ns
The critical path consists of the following:
	'phi' operation ('y_0_i9', proximal.cpp:77->proximal.cpp:52) with incoming values : ('select_ln77_1', proximal.cpp:77->proximal.cpp:52) [148]  (0 ns)
	'add' operation ('y', proximal.cpp:70->proximal.cpp:52) [154]  (1.92 ns)
	'select' operation ('select_ln77_1', proximal.cpp:77->proximal.cpp:52) [159]  (1.25 ns)
	'add' operation ('add_ln77', proximal.cpp:77->proximal.cpp:52) [166]  (1.94 ns)
	'getelementptr' operation ('tmp_M_real_addr_2', proximal.cpp:77->proximal.cpp:52) [169]  (0 ns)
	'load' operation ('tmp_M_real_load', proximal.cpp:77->proximal.cpp:52) on array 'data_out._M_real', proximal.cpp:14 [170]  (3.25 ns)

 <State 39>: 3.25ns
The critical path consists of the following:
	'load' operation ('tmp_M_real_load', proximal.cpp:77->proximal.cpp:52) on array 'data_out._M_real', proximal.cpp:14 [170]  (3.25 ns)

 <State 40>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i1', proximal.cpp:77->proximal.cpp:52) [171]  (5.7 ns)

 <State 41>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i1', proximal.cpp:77->proximal.cpp:52) [171]  (5.7 ns)

 <State 42>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i1', proximal.cpp:77->proximal.cpp:52) [171]  (5.7 ns)

 <State 43>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_i1', proximal.cpp:77->proximal.cpp:52) [171]  (5.7 ns)

 <State 44>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('x_io_addr_1', proximal.cpp:77->proximal.cpp:52) [168]  (0 ns)
	'store' operation ('store_ln77', proximal.cpp:77->proximal.cpp:52) of variable 'tmp_i1', proximal.cpp:77->proximal.cpp:52 on array 'x_io' [172]  (3.25 ns)

 <State 45>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
