Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Sat Apr 16 16:05:29 2022
| Host              : chris-IdeaPad-5-Pro-14ACN6 running 64-bit Ubuntu 20.04.4 LTS
| Command           : report_bus_skew -warn_on_violation -file wave_gen_bus_skew_routed.rpt -pb wave_gen_bus_skew_routed.pb -rpx wave_gen_bus_skew_routed.rpx
| Design            : wave_gen
| Device            : xcku035-fbva900
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   31        [get_cells [list {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              5.000       0.623      4.377
2   33        [get_cells [list {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              5.000       0.870      4.130


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 5.000
Requirement: 5.000ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_tx_clk_core       clk_rx_clk_core       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                                                                                                            Slow         0.623      4.377


Slack (MET) :             4.377ns  (requirement - actual skew)
  Endpoint Source:        char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core)
  Endpoint Destination:   char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core)
  Reference Source:       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core)
  Reference Destination:  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    0.925ns
  Reference Relative Delay:   0.111ns
  Relative CRPR:              0.369ns
  Uncertainty:                0.178ns
  Actual Bus Skew:            0.623ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437    -2.341    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.761    -0.497    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X63Y46         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.383 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.598     0.215    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X63Y45         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.898    -2.823 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.451    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.376 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.562    -0.814    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X63Y45         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.045    -0.769    
    SLICE_X63Y45         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    -0.710    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           0.215    
                         clock arrival                         -0.710    
  -------------------------------------------------------------------
                         relative delay                         0.925    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898    -2.823 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372    -2.451    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.376 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.560    -0.816    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X63Y47         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.107    -0.709 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.373    -0.336    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X64Y46         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.341    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.749    -0.509    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X64Y46         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                         clock pessimism             -0.045    -0.554    
    SLICE_X64Y46         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.107    -0.447    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         data arrival                          -0.336    
                         clock arrival                         -0.447    
  -------------------------------------------------------------------
                         relative delay                         0.111    



Id: 2
set_bus_skew -from [get_cells [list {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 5.000
Requirement: 5.000ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_rx_clk_core       clk_tx_clk_core       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                                                                                                            Slow         0.870      4.130


Slack (MET) :             4.130ns  (requirement - actual skew)
  Endpoint Source:        char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core)
  Endpoint Destination:   char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core)
  Reference Source:       char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core)
  Reference Destination:  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    1.126ns
  Reference Relative Delay:   0.133ns
  Relative CRPR:              0.300ns
  Uncertainty:                0.178ns
  Actual Bus Skew:            0.870ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.341    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.745    -0.513    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X61Y48         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.399 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.807     0.408    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X61Y48         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.898    -2.823 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.372    -2.451    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.376 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.553    -0.823    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X61Y48         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.045    -0.778    
    SLICE_X61Y48         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060    -0.718    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           0.408    
                         clock arrival                         -0.718    
  -------------------------------------------------------------------
                         relative delay                         1.126    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.205     0.206 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.265    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.297 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.075    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.898    -2.823 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.451    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.376 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=347, routed)         1.544    -0.832    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X63Y48         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.103    -0.729 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.430    -0.299    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X63Y48         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AE16                                              0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.001     0.001    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y10  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.526 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.620    clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.663 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.528    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.306    -2.778 r  clk_gen_i0/clk_core_i0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.437    -2.341    clk_gen_i0/clk_tx_no_buf
    BUFGCE_X1Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.258 r  clk_gen_i0/BUFG_TX/O
    X2Y0 (CLOCK_ROOT)    net (fo=229, routed)         1.762    -0.496    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X63Y48         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                         clock pessimism             -0.045    -0.541    
    SLICE_X63Y48         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.109    -0.432    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         data arrival                          -0.299    
                         clock arrival                         -0.432    
  -------------------------------------------------------------------
                         relative delay                         0.133    



