{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697808963866 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697808963867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 20 19:06:03 2023 " "Processing started: Fri Oct 20 19:06:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697808963867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697808963867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cliqueFinder -c cliqueFinder " "Command: quartus_map --read_settings_files=on --write_settings_files=off cliqueFinder -c cliqueFinder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697808963867 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697808964426 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697808964426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cliquefinder.v 1 1 " "Found 1 design units, including 1 entities, in source file cliquefinder.v" { { "Info" "ISGN_ENTITY_NAME" "1 cliqueFinder " "Found entity 1: cliqueFinder" {  } { { "cliqueFinder.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/cliqueFinderVerilog/cliqueFinder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697808975017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697808975017 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "n cliqueFinder.v(4) " "Verilog HDL error at cliqueFinder.v(4): object \"n\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "cliqueFinder.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/cliqueFinderVerilog/cliqueFinder.v" 4 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697808975019 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "n cliqueFinder.v(5) " "Verilog HDL error at cliqueFinder.v(5): object \"n\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "cliqueFinder.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/cliqueFinderVerilog/cliqueFinder.v" 5 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697808975020 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring multiple packed array dimensions cliqueFinder.v(5) " "Verilog HDL error at cliqueFinder.v(5): declaring multiple packed array dimensions is a SystemVerilog feature" {  } { { "cliqueFinder.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/cliqueFinderVerilog/cliqueFinder.v" 5 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1697808975020 ""}
{ "Error" "EVRFX_VERI_1188_UNCONVERTED" "k cliqueFinder.v(7) " "Verilog HDL error at cliqueFinder.v(7): k is not a constant" {  } { { "cliqueFinder.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/cliqueFinderVerilog/cliqueFinder.v" 7 0 0 } }  } 0 10734 "Verilog HDL error at %2!s!: %1!s! is not a constant" 0 0 "Analysis & Synthesis" 0 -1 1697808975021 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "n cliqueFinder.v(7) " "Verilog HDL error at cliqueFinder.v(7): object \"n\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "cliqueFinder.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/cliqueFinderVerilog/cliqueFinder.v" 7 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697808975021 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring multiple packed array dimensions cliqueFinder.v(7) " "Verilog HDL error at cliqueFinder.v(7): declaring multiple packed array dimensions is a SystemVerilog feature" {  } { { "cliqueFinder.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/cliqueFinderVerilog/cliqueFinder.v" 7 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1697808975021 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "n cliqueFinder.v(8) " "Verilog HDL error at cliqueFinder.v(8): object \"n\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "cliqueFinder.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/cliqueFinderVerilog/cliqueFinder.v" 8 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697808975021 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "void cliqueFinder.v(12) " "Verilog HDL error at cliqueFinder.v(12): object \"void\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "cliqueFinder.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/cliqueFinderVerilog/cliqueFinder.v" 12 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697808975021 ""}
{ "Error" "EVRFX_VERI_1188_UNCONVERTED" "k cliqueFinder.v(12) " "Verilog HDL error at cliqueFinder.v(12): k is not a constant" {  } { { "cliqueFinder.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/cliqueFinderVerilog/cliqueFinder.v" 12 0 0 } }  } 0 10734 "Verilog HDL error at %2!s!: %1!s! is not a constant" 0 0 "Analysis & Synthesis" 0 -1 1697808975022 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "n cliqueFinder.v(12) " "Verilog HDL error at cliqueFinder.v(12): object \"n\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "cliqueFinder.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/cliqueFinderVerilog/cliqueFinder.v" 12 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697808975022 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring multiple packed array dimensions cliqueFinder.v(12) " "Verilog HDL error at cliqueFinder.v(12): declaring multiple packed array dimensions is a SystemVerilog feature" {  } { { "cliqueFinder.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/cliqueFinderVerilog/cliqueFinder.v" 12 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1697808975022 ""}
{ "Error" "EVRFX_VERI_1188_UNCONVERTED" "k cliqueFinder.v(15) " "Verilog HDL error at cliqueFinder.v(15): k is not a constant" {  } { { "cliqueFinder.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/cliqueFinderVerilog/cliqueFinder.v" 15 0 0 } }  } 0 10734 "Verilog HDL error at %2!s!: %1!s! is not a constant" 0 0 "Analysis & Synthesis" 0 -1 1697808975022 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "n cliqueFinder.v(15) " "Verilog HDL error at cliqueFinder.v(15): object \"n\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "cliqueFinder.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/cliqueFinderVerilog/cliqueFinder.v" 15 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697808975022 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring multiple packed array dimensions cliqueFinder.v(15) " "Verilog HDL error at cliqueFinder.v(15): declaring multiple packed array dimensions is a SystemVerilog feature" {  } { { "cliqueFinder.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/cliqueFinderVerilog/cliqueFinder.v" 15 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1697808975022 ""}
{ "Error" "EVRFX_VERI_1188_UNCONVERTED" "k cliqueFinder.v(16) " "Verilog HDL error at cliqueFinder.v(16): k is not a constant" {  } { { "cliqueFinder.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/cliqueFinderVerilog/cliqueFinder.v" 16 0 0 } }  } 0 10734 "Verilog HDL error at %2!s!: %1!s! is not a constant" 0 0 "Analysis & Synthesis" 0 -1 1697808975023 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "n cliqueFinder.v(16) " "Verilog HDL error at cliqueFinder.v(16): object \"n\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "cliqueFinder.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/cliqueFinderVerilog/cliqueFinder.v" 16 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697808975023 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring multiple packed array dimensions cliqueFinder.v(16) " "Verilog HDL error at cliqueFinder.v(16): declaring multiple packed array dimensions is a SystemVerilog feature" {  } { { "cliqueFinder.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/cliqueFinderVerilog/cliqueFinder.v" 16 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1697808975023 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "n cliqueFinder.v(19) " "Verilog HDL error at cliqueFinder.v(19): object \"n\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "cliqueFinder.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/cliqueFinderVerilog/cliqueFinder.v" 19 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697808975024 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "void cliqueFinder.v(33) " "Verilog HDL error at cliqueFinder.v(33): object \"void\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "cliqueFinder.v" "" { Text "C:/Users/hiaru/Documents/GitHub/cliqueFinderVerilog/cliqueFinderVerilog/cliqueFinder.v" 33 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697808975025 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697808975110 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 20 19:06:15 2023 " "Processing ended: Fri Oct 20 19:06:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697808975110 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697808975110 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697808975110 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697808975110 ""}
