
---------- Begin Simulation Statistics ----------
final_tick                                15194652500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    579                       # Simulator instruction rate (inst/s)
host_mem_usage                                7470716                       # Number of bytes of host memory used
host_op_rate                                      593                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12905.03                       # Real time elapsed on the host
host_tick_rate                                 920099                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7476586                       # Number of instructions simulated
sim_ops                                       7653876                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011874                       # Number of seconds simulated
sim_ticks                                 11873913125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.408262                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  284512                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               292082                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                452                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4243                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            295312                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2993                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3688                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              695                       # Number of indirect misses.
system.cpu.branchPred.lookups                  326885                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11955                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          844                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1937797                       # Number of instructions committed
system.cpu.committedOps                       1966021                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.204684                       # CPI: cycles per instruction
system.cpu.discardedOps                          8830                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1060823                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             79018                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           535082                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1950102                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.312043                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      377                       # number of quiesce instructions executed
system.cpu.numCycles                          6210027                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       377                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1338463     68.08%     68.08% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1617      0.08%     68.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::MemRead                  79211      4.03%     72.19% # Class of committed instruction
system.cpu.op_class_0::MemWrite                546730     27.81%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1966021                       # Class of committed instruction
system.cpu.quiesceCycles                     12788234                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4259925                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          443                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3106                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        502984                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              164508                       # Transaction distribution
system.membus.trans_dist::ReadResp             167653                       # Transaction distribution
system.membus.trans_dist::WriteReq              87777                       # Transaction distribution
system.membus.trans_dist::WriteResp             87777                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          236                       # Transaction distribution
system.membus.trans_dist::WriteClean               44                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2819                       # Transaction distribution
system.membus.trans_dist::ReadExReq               102                       # Transaction distribution
system.membus.trans_dist::ReadExResp              102                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2947                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           198                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       248338                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        248338                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         8651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         8651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       497570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       505512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       496676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       496676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1010839                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       188608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       188608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        35840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8673                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        48945                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     15893372                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     15893372                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                16130925                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            752331                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000598                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024450                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  751881     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                     450      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              752331                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1271305697                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8085375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             8462140                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1562500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6045905                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          996789845                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              8.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy           15063500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      5519326                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1379832                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      6899158                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1379832                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      5519326                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      6899158                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      6899158                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      6899158                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     13798316                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       180224                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       180224                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       343161                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       343161                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3318                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6318                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       966658                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       974850                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1046770                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5214                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8673                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     15466500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     15597572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     16655709                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1780515875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             15.0                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1447814161                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         12.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    884601000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          7.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      5519326                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4139495                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5519326                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     15178147                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5519326                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4139495                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9658821                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      5519326                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9658821                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9658821                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     24836968                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4139495                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9658821                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13798316                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4139495                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1423288                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5562783                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4139495                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13798316                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1423288                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      19361098                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       164114                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       164114                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        84224                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        84224                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       479234                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       496676                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     15335428                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     15893372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       299811                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       299811    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       299811                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    708725250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    904783000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          7.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12374944                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3007720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1009079978                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     22077305                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     11038652                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1042195936                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     27596631                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     27627960                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     55224591                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1036676610                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     49705265                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     11038652                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1097420527                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15138820                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5046272                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20316164                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8519680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10420228                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18939908                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3784705                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       157696                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3946497                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2129920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       325633                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2455553                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      5519326                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1274964693                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    424988119                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      5519326                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1710991464                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    717512408                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    877573205                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1595085613                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      5519326                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1992477101                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1302561324                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      5519326                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3306077077                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       188608                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       189888                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       188608                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       188608                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2947                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           20                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2967                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     15884233                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       107799                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       15992032                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     15884233                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     15884233                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     15884233                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       107799                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      15992032                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10289156                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          17920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10520956                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5046272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5408256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       160769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             280                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              164394                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        78848                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              84504                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     16589308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    866534553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1423288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1509191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             886056340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1509191                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     22077305                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    424988119                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5519326                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1379832                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            455473772                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1509191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     38666613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1291522671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5519326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1379832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1423288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1509191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1341530112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7175.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    239452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003179266000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          139                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          139                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              297520                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              89687                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      164394                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      84504                       # Number of write requests accepted
system.mem_ctrls.readBursts                    164394                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    84504                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    167                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5300                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5311617280                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  821135000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9622576030                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32343.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58593.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       117                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   153148                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   78632                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                164392                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                84504                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  144569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    238                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    939.021530                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   859.040285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.322159                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          426      2.51%      2.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          456      2.69%      5.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          220      1.30%      6.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          273      1.61%      8.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          254      1.50%      9.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          278      1.64%     11.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          197      1.16%     12.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          327      1.93%     14.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14522     85.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16953                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          139                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1181.489209                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1333.793013                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            57     41.01%     41.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.72%     41.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           32     23.02%     64.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.72%     65.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.72%     66.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           31     22.30%     88.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      5.76%     94.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.72%     94.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      5.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           139                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          139                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     607.913669                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    235.459077                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    486.921898                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             48     34.53%     34.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             5      3.60%     38.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             2      1.44%     39.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.72%     40.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      1.44%     41.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.72%     42.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.72%     43.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            6      4.32%     47.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           73     52.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           139                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10510528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5408000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10520956                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5408256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       885.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       455.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    886.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    455.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11873839875                       # Total gap between requests
system.mem_ctrls.avgGap                      47705.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10278596                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        17856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5046272                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 16586275.975469544530                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 865645208.264061689377                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1423288.163058713777                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1503800.795241206652                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1579260.333353668451                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 22077304.864903163165                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 424988118.649385869503                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5519326.216225790791                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1288202.114919886691                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       160769                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          280                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        78848                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    179543065                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9403500290                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     26953830                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12578845                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  13350241875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  28423224000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 166242430375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2589147875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     43237000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58293.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58490.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    101712.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44924.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  47679435.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6939263.67                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2108391.21                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2528464.72                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    168894.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8208657875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    642390000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3024266625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 754                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           377                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     21201056.697613                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    127441232.914135                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          377    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       198375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545314625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             377                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7201854125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7992798375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       966565                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           966565                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       966565                       # number of overall hits
system.cpu.icache.overall_hits::total          966565                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2947                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2947                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2947                       # number of overall misses
system.cpu.icache.overall_misses::total          2947                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    128440625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    128440625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    128440625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    128440625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       969512                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       969512                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       969512                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       969512                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003040                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003040                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003040                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003040                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43583.517136                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43583.517136                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43583.517136                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43583.517136                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2947                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2947                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2947                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2947                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    123891375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    123891375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    123891375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    123891375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003040                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003040                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003040                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003040                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42039.828639                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42039.828639                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42039.828639                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42039.828639                       # average overall mshr miss latency
system.cpu.icache.replacements                   2757                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       966565                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          966565                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2947                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2947                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    128440625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    128440625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       969512                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       969512                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003040                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003040                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43583.517136                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43583.517136                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2947                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2947                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    123891375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    123891375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003040                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003040                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42039.828639                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42039.828639                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           385.799974                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1105649                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2757                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            401.033370                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   385.799974                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.753516                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.753516                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          348                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1941971                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1941971                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       125217                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           125217                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       125217                       # number of overall hits
system.cpu.dcache.overall_hits::total          125217                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          384                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            384                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          384                       # number of overall misses
system.cpu.dcache.overall_misses::total           384                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     29512250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     29512250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     29512250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     29512250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       125601                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       125601                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       125601                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       125601                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003057                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003057                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003057                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003057                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76854.817708                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76854.817708                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76854.817708                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76854.817708                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          236                       # number of writebacks
system.cpu.dcache.writebacks::total               236                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           84                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           84                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           84                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           84                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          300                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          300                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          300                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          300                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3947                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3947                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     22545625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     22545625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     22545625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     22545625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8568750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8568750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002389                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002389                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002389                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002389                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75152.083333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75152.083333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75152.083333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75152.083333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2170.952622                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2170.952622                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    298                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        79324                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           79324                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          202                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           202                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     14717250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14717250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        79526                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        79526                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002540                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002540                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72857.673267                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72857.673267                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          198                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          198                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          394                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          394                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     14091375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14091375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8568750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8568750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002490                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002490                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71168.560606                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71168.560606                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21748.096447                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21748.096447                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        45893                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          45893                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          182                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          182                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     14795000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     14795000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        46075                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        46075                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003950                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003950                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81291.208791                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81291.208791                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           80                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           80                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3553                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3553                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8454250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8454250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002214                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002214                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82884.803922                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82884.803922                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       248338                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       248338                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2587363250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2587363250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10418.716628                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10418.716628                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        53579                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        53579                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       194759                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       194759                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2504247572                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2504247572                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12858.186641                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12858.186641                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           490.615601                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                6143                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               342                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.961988                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   490.615601                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.958234                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.958234                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          470                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          167                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2489408                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2489408                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  15194652500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                15194823125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    579                       # Simulator instruction rate (inst/s)
host_mem_usage                                7470716                       # Number of bytes of host memory used
host_op_rate                                      593                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12905.13                       # Real time elapsed on the host
host_tick_rate                                 920106                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7476595                       # Number of instructions simulated
sim_ops                                       7653891                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011874                       # Number of seconds simulated
sim_ticks                                 11874083750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.407613                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  284514                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               292086                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                453                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4245                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            295312                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2993                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3688                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              695                       # Number of indirect misses.
system.cpu.branchPred.lookups                  326891                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11957                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          844                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1937806                       # Number of instructions committed
system.cpu.committedOps                       1966036                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.204810                       # CPI: cycles per instruction
system.cpu.discardedOps                          8837                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1060840                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             79018                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           535083                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1950329                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.312031                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      377                       # number of quiesce instructions executed
system.cpu.numCycles                          6210300                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       377                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1338471     68.08%     68.08% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1617      0.08%     68.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::MemRead                  79217      4.03%     72.19% # Class of committed instruction
system.cpu.op_class_0::MemWrite                546730     27.81%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1966036                       # Class of committed instruction
system.cpu.quiesceCycles                     12788234                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4259971                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          443                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3109                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        502990                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              164508                       # Transaction distribution
system.membus.trans_dist::ReadResp             167656                       # Transaction distribution
system.membus.trans_dist::WriteReq              87777                       # Transaction distribution
system.membus.trans_dist::WriteResp             87777                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          237                       # Transaction distribution
system.membus.trans_dist::WriteClean               44                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2821                       # Transaction distribution
system.membus.trans_dist::ReadExReq               102                       # Transaction distribution
system.membus.trans_dist::ReadExResp              102                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2949                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           199                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       248338                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        248338                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         8657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         8657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       497573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       505515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       496676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       496676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1010848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       188736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       188736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        35968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8673                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        49073                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     15893372                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     15893372                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                16131181                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            752334                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000598                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024450                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  751884     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                     450      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              752334                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1271312697                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8085375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             8468015                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1562500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6051655                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          996789845                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              8.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy           15073500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      5519247                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1379812                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      6899059                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1379812                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      5519247                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      6899059                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      6899059                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      6899059                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     13798117                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       180224                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       180224                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       343161                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       343161                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3318                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6318                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       966658                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       974850                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1046770                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5214                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8673                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     15466500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     15597572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     16655709                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1780515875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             15.0                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1447814161                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         12.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    884601000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          7.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      5519247                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4139435                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5519247                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     15177929                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5519247                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4139435                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9658682                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      5519247                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9658682                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9658682                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     24836611                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4139435                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9658682                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       13798117                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4139435                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1423268                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5562703                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4139435                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     13798117                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1423268                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      19360820                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       164114                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       164114                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        84224                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        84224                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       479234                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       496676                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     15335428                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     15893372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       299811                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       299811    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       299811                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    708725250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    904783000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          7.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12374944                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3007720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1009065478                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     22076988                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     11038494                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1042180960                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     27596235                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     27627563                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     55223798                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1036661713                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     49704551                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     11038494                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1097404758                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15138820                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5046272                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20316164                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8519680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10420228                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18939908                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3784705                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       157696                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3946497                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2129920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       325633                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2455553                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      5519247                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1274946372                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    424982012                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      5519247                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1710966878                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    717502098                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    877560595                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1595062693                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      5519247                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1992448470                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1302542607                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      5519247                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3306029570                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       188736                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       190016                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       188736                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       188736                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         2949                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           20                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         2969                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     15894784                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       107798                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       16002582                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     15894784                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     15894784                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     15894784                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       107798                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      16002582                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10289156                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          17984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10521020                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5046272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5408320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       160769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              164395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          281                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        78848                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              84505                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     16589069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    866522101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1423268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1514559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             886048997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1514559                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     22076988                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    424982012                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5519247                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1379812                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            455472617                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1514559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     38666057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1291504113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5519247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1379812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1423268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1514559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1341521614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       281.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7175.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    239452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003179266000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          139                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          139                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              297523                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              89687                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      164395                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      84505                       # Number of write requests accepted
system.mem_ctrls.readBursts                    164395                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    84505                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    167                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5300                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5311617280                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  821140000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9622602280                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32342.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58592.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       117                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   153149                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   78632                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                164393                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                84505                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  144569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    238                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    939.021530                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   859.040285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.322159                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          426      2.51%      2.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          456      2.69%      5.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          220      1.30%      6.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          273      1.61%      8.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          254      1.50%      9.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          278      1.64%     11.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          197      1.16%     12.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          327      1.93%     14.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14522     85.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16953                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          139                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1181.489209                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1333.793013                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            57     41.01%     41.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.72%     41.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           32     23.02%     64.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.72%     65.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.72%     66.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           31     22.30%     88.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      5.76%     94.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.72%     94.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      5.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           139                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          139                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     607.913669                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    235.459077                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    486.921898                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             48     34.53%     34.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             5      3.60%     38.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             2      1.44%     39.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.72%     40.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      1.44%     41.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.72%     42.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.72%     43.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            6      4.32%     47.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           73     52.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           139                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10510592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5408000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10521020                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5408320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       885.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       455.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    886.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    455.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11874096250                       # Total gap between requests
system.mem_ctrls.avgGap                      47706.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10278596                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        17920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5046272                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 16586037.638483053073                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 865632769.349466681480                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1423267.711077075684                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1509169.075887644896                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1579237.640125285368                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 22076987.624413546175                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 424982011.769960761070                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5519246.906103386544                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1288183.604061239632                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       160769                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          281                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          281                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        78848                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    179543065                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9403500290                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     26953830                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12605095                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  13350241875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  28423224000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 166242430375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2589147875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     43237000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58293.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58490.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    101712.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44857.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  47509757.56                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6939263.67                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2108391.21                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2528464.72                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    168894.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8208657875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    642390000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3024437250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 754                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           377                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     21201056.697613                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    127441232.914135                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          377    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       198375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545314625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             377                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7202024750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7992798375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       966574                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           966574                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       966574                       # number of overall hits
system.cpu.icache.overall_hits::total          966574                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2949                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2949                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2949                       # number of overall misses
system.cpu.icache.overall_misses::total          2949                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    128527500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    128527500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    128527500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    128527500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       969523                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       969523                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       969523                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       969523                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003042                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003042                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003042                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003042                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43583.418108                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43583.418108                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43583.418108                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43583.418108                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         2949                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2949                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2949                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2949                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    123975000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    123975000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    123975000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    123975000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003042                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003042                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003042                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003042                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42039.674466                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42039.674466                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42039.674466                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42039.674466                       # average overall mshr miss latency
system.cpu.icache.replacements                   2759                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       966574                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          966574                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2949                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2949                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    128527500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    128527500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       969523                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       969523                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43583.418108                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43583.418108                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2949                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2949                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    123975000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    123975000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42039.674466                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42039.674466                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           385.800077                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2416956                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3152                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            766.800761                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   385.800077                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.753516                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.753516                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          346                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1941995                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1941995                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       125222                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           125222                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       125222                       # number of overall hits
system.cpu.dcache.overall_hits::total          125222                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          385                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            385                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          385                       # number of overall misses
system.cpu.dcache.overall_misses::total           385                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     29572250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     29572250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     29572250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     29572250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       125607                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       125607                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       125607                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       125607                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003065                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003065                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003065                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003065                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76811.038961                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76811.038961                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76811.038961                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76811.038961                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          237                       # number of writebacks
system.cpu.dcache.writebacks::total               237                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           84                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           84                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           84                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           84                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          301                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          301                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          301                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          301                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3947                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3947                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     22604250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     22604250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     22604250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     22604250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8568750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8568750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002396                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002396                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002396                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002396                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75097.176080                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75097.176080                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75097.176080                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75097.176080                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2170.952622                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2170.952622                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    299                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        79329                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           79329                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          203                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           203                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     14777250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14777250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        79532                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        79532                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002552                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002552                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72794.334975                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72794.334975                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          199                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          199                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          394                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          394                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     14150000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14150000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8568750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8568750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002502                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002502                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71105.527638                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71105.527638                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21748.096447                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21748.096447                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        45893                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          45893                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          182                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          182                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     14795000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     14795000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        46075                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        46075                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003950                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003950                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81291.208791                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81291.208791                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           80                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           80                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3553                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3553                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8454250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8454250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002214                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002214                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82884.803922                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82884.803922                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       248338                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       248338                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2587363250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2587363250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10418.716628                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10418.716628                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        53579                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        53579                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       194759                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       194759                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2504247572                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2504247572                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12858.186641                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12858.186641                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           490.615305                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              130048                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               813                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            159.960640                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   490.615305                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.958233                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.958233                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          470                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          167                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          289                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2489433                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2489433                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  15194823125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
