Classic Timing Analyzer report for d_rising_edge
Sat Nov 07 09:00:21 2020
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. th
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                   ;
+------------------------------+-------+---------------+-------------+---------------+---------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From          ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+---------------+---------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.550 ns    ; data_in       ; data_out~reg0 ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 4.609 ns    ; data_out~reg0 ; data_out      ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.311 ns   ; data_in       ; data_out~reg0 ; --         ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;             ;               ;               ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+---------------+---------------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------+
; tsu                                                                    ;
+-------+--------------+------------+---------+---------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To            ; To Clock ;
+-------+--------------+------------+---------+---------------+----------+
; N/A   ; None         ; 2.550 ns   ; data_in ; data_out~reg0 ; clock    ;
+-------+--------------+------------+---------+---------------+----------+


+---------------------------------------------------------------------------+
; tco                                                                       ;
+-------+--------------+------------+---------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From          ; To       ; From Clock ;
+-------+--------------+------------+---------------+----------+------------+
; N/A   ; None         ; 4.609 ns   ; data_out~reg0 ; data_out ; clock      ;
+-------+--------------+------------+---------------+----------+------------+


+------------------------------------------------------------------------------+
; th                                                                           ;
+---------------+-------------+-----------+---------+---------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To            ; To Clock ;
+---------------+-------------+-----------+---------+---------------+----------+
; N/A           ; None        ; -2.311 ns ; data_in ; data_out~reg0 ; clock    ;
+---------------+-------------+-----------+---------+---------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Sat Nov 07 09:00:21 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off d_rising_edge -c d_rising_edge --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clock"
Info: tsu for register "data_out~reg0" (data pin = "data_in", clock pin = "clock") is 2.550 ns
    Info: + Longest pin to register delay is 4.509 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N21; Fanout = 1; PIN Node = 'data_in'
        Info: 2: + IC(3.437 ns) + CELL(0.053 ns) = 4.354 ns; Loc. = LCCOMB_X1_Y10_N0; Fanout = 1; COMB Node = 'data_out~reg0feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.509 ns; Loc. = LCFF_X1_Y10_N1; Fanout = 1; REG Node = 'data_out~reg0'
        Info: Total cell delay = 1.072 ns ( 23.77 % )
        Info: Total interconnect delay = 3.437 ns ( 76.23 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.049 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.577 ns) + CELL(0.618 ns) = 2.049 ns; Loc. = LCFF_X1_Y10_N1; Fanout = 1; REG Node = 'data_out~reg0'
        Info: Total cell delay = 1.472 ns ( 71.84 % )
        Info: Total interconnect delay = 0.577 ns ( 28.16 % )
Info: tco from clock "clock" to destination pin "data_out" through register "data_out~reg0" is 4.609 ns
    Info: + Longest clock path from clock "clock" to source register is 2.049 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.577 ns) + CELL(0.618 ns) = 2.049 ns; Loc. = LCFF_X1_Y10_N1; Fanout = 1; REG Node = 'data_out~reg0'
        Info: Total cell delay = 1.472 ns ( 71.84 % )
        Info: Total interconnect delay = 0.577 ns ( 28.16 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 2.466 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y10_N1; Fanout = 1; REG Node = 'data_out~reg0'
        Info: 2: + IC(0.322 ns) + CELL(2.144 ns) = 2.466 ns; Loc. = PIN_N22; Fanout = 0; PIN Node = 'data_out'
        Info: Total cell delay = 2.144 ns ( 86.94 % )
        Info: Total interconnect delay = 0.322 ns ( 13.06 % )
Info: th for register "data_out~reg0" (data pin = "data_in", clock pin = "clock") is -2.311 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.049 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.577 ns) + CELL(0.618 ns) = 2.049 ns; Loc. = LCFF_X1_Y10_N1; Fanout = 1; REG Node = 'data_out~reg0'
        Info: Total cell delay = 1.472 ns ( 71.84 % )
        Info: Total interconnect delay = 0.577 ns ( 28.16 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.509 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N21; Fanout = 1; PIN Node = 'data_in'
        Info: 2: + IC(3.437 ns) + CELL(0.053 ns) = 4.354 ns; Loc. = LCCOMB_X1_Y10_N0; Fanout = 1; COMB Node = 'data_out~reg0feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.509 ns; Loc. = LCFF_X1_Y10_N1; Fanout = 1; REG Node = 'data_out~reg0'
        Info: Total cell delay = 1.072 ns ( 23.77 % )
        Info: Total interconnect delay = 3.437 ns ( 76.23 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Allocated 202 megabytes of memory during processing
    Info: Processing ended: Sat Nov 07 09:00:21 2020
    Info: Elapsed time: 00:00:00


