<!-- PROJECT LOGO -->
<br />

<div align="center">
   <img src='https://user-images.githubusercontent.com/73131499/166115643-d3187f47-d38f-41b2-ae42-5ecbbc60de14.png' />


<h3 align="center">SURE ProEd (SURE Trust) - Skill Upgradation for Rural-youth Empowerment Trust</h3>
  <h2> G3 INTEGRATED VLSI DESIGN </h2>
</div>

# Course Report

## Name: PREETHI GRACE MANTHENA

## Qualifications: B.Tech Graduate 2024 from Electronics and Communication Engineering

Welcome to the course report for the G3 INTEGRATED VLSI DESIGN! This README document provides an overview of the course, its mini projects and final project.

### Final Project

Below is a table summarizing the mini projects and final project completed during the course:

| Description                               | Link                                    |
|-------------------------------------------|-----------------------------------------|
| Final Project: RTL to GDSII Flow of RISCV 32 bit processor with specific constraints   | https://github.com/sure-trust/PREETHI-GRACE-MANTHENA-g3-integrated-vlsi/tree/main/Final%20capstone%20project                         |
