/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [3:0] _01_;
  reg [12:0] _02_;
  wire [9:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire [11:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [16:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_18z = ~((celloutsig_0_5z | _00_) & celloutsig_0_7z);
  assign celloutsig_0_5z = in_data[35] | celloutsig_0_0z;
  assign celloutsig_0_16z = celloutsig_0_8z | celloutsig_0_0z;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 4'h0;
    else _01_ <= celloutsig_1_5z[3:0];
  reg [9:0] _08_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _08_ <= 10'h000;
    else _08_ <= in_data[83:74];
  assign { _03_[9:5], _00_, _03_[3:0] } = _08_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 13'h0000;
    else _02_ <= { in_data[48:37], celloutsig_0_4z };
  assign celloutsig_1_2z = { celloutsig_1_1z[5], celloutsig_1_0z } / { 1'h1, celloutsig_1_0z[10:1], in_data[96] };
  assign celloutsig_1_5z = celloutsig_1_0z[9:5] / { 1'h1, celloutsig_1_1z[6:3] };
  assign celloutsig_0_11z = celloutsig_0_3z[3:1] / { 1'h1, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_12z = celloutsig_0_6z[2:0] / { 1'h1, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_2z[9:1], celloutsig_1_14z } == { celloutsig_1_11z[16:8], celloutsig_1_8z };
  assign celloutsig_0_4z = { celloutsig_0_0z, _03_[9:5], _00_, _03_[3:0] } == { in_data[92:83], celloutsig_0_0z };
  assign celloutsig_0_24z = { _03_[6:5], _00_, _03_[3:0] } == { celloutsig_0_6z[6:1], celloutsig_0_4z };
  assign celloutsig_0_25z = { _02_[7:6], celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_15z[3:1], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_8z } == { celloutsig_0_15z[1], celloutsig_0_15z[3], celloutsig_0_12z, celloutsig_0_15z[3:1], celloutsig_0_15z[3:1], celloutsig_0_15z[3], celloutsig_0_24z };
  assign celloutsig_0_0z = in_data[28:23] <= in_data[11:6];
  assign celloutsig_1_7z = { celloutsig_1_1z[8:5], celloutsig_1_4z } <= celloutsig_1_0z[8:4];
  assign celloutsig_0_22z = { celloutsig_0_3z[11:7], celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_0z } <= { celloutsig_0_18z, _03_[9:5], _00_, _03_[3:0] };
  assign celloutsig_1_4z = celloutsig_1_1z[7:2] <= celloutsig_1_1z[8:3];
  assign celloutsig_1_9z = { celloutsig_1_1z[4:1], celloutsig_1_5z, celloutsig_1_0z } || { celloutsig_1_2z[8:1], celloutsig_1_2z };
  assign celloutsig_1_18z = in_data[121] & ~(celloutsig_1_15z);
  assign celloutsig_0_3z = { in_data[44:37], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, celloutsig_0_0z, _03_[9:5], _00_, _03_[3:0] };
  assign celloutsig_1_0z = in_data[116:106] % { 1'h1, in_data[106:97] };
  assign celloutsig_1_11z = { in_data[161:147], celloutsig_1_3z, celloutsig_1_4z } * { celloutsig_1_1z[6:0], celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_8z, _01_, celloutsig_1_7z };
  assign celloutsig_0_6z = { celloutsig_0_3z[8:2], celloutsig_0_0z } * { _03_[8:5], _00_, _03_[3:1] };
  assign celloutsig_1_8z = in_data[139:135] != celloutsig_1_0z[6:2];
  assign celloutsig_1_12z = { celloutsig_1_11z[15:1], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_1z } != { in_data[138:112], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_8z, _01_ };
  assign celloutsig_1_14z = { in_data[157:135], celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_9z } != { celloutsig_1_2z[9:1], celloutsig_1_11z };
  assign celloutsig_1_15z = { celloutsig_1_5z[4:1], celloutsig_1_8z } != { celloutsig_1_2z[9:6], celloutsig_1_13z };
  assign celloutsig_0_8z = celloutsig_0_6z[5:2] != celloutsig_0_3z[5:2];
  assign celloutsig_0_17z = celloutsig_0_8z !== celloutsig_0_10z;
  assign celloutsig_1_10z = | celloutsig_1_1z[4:2];
  assign celloutsig_0_10z = | { in_data[58:56], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_3z = | { celloutsig_1_0z[10:4], celloutsig_1_1z };
  assign celloutsig_1_13z = celloutsig_1_11z[6] & celloutsig_1_0z[5];
  assign celloutsig_0_9z = | { celloutsig_0_4z, celloutsig_0_3z[9:4] };
  assign celloutsig_0_7z = ^ celloutsig_0_3z[10:1];
  assign celloutsig_0_26z = { _00_, _03_[3:2] } >> { celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[122:114] <<< in_data[162:154];
  assign celloutsig_0_20z = { celloutsig_0_6z[3:2], celloutsig_0_4z } >>> celloutsig_0_12z;
  assign { celloutsig_0_15z[1], celloutsig_0_15z[2], celloutsig_0_15z[3] } = ~ { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_4z };
  assign _03_[4] = _00_;
  assign celloutsig_0_15z[0] = celloutsig_0_15z[3];
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
