

================================================================
== Vitis HLS Report for 'delete_patch'
================================================================
* Date:           Wed Jul 31 13:58:01 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.186 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                              Loop Name                                             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- delete_patch_perPatch                                                                             |        ?|        ?|       211|          -|          -|     ?|        no|
        | + delete_patch_perSuperpointSP_delete_patch_perPointSP                                             |       83|       83|         5|          1|          1|    80|       yes|
        | + delete_patch_perPropertyTypePP_delete_patch_perParallelogramPP_delete_patch_perPropertyLengthPP  |      123|      123|         5|          1|          1|   120|       yes|
        |- Loop 2                                                                                            |       80|       80|         2|          1|          1|    80|       yes|
        |- Loop 3                                                                                            |      120|      120|         2|          1|          1|   120|       yes|
        +----------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5
  * Pipeline-1: initiation interval (II) = 1, depth = 5
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 4
  Pipeline-0 : II = 1, D = 5, States = { 3 4 5 6 7 }
  Pipeline-1 : II = 1, D = 5, States = { 9 10 11 12 13 }
  Pipeline-2 : II = 1, D = 2, States = { 15 16 }
  Pipeline-3 : II = 1, D = 2, States = { 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 20 2 
2 --> 3 15 
3 --> 8 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 9 
9 --> 14 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 9 
14 --> 2 
15 --> 17 16 
16 --> 15 
17 --> 18 
18 --> 20 19 
19 --> 18 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.71>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%index_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %index"   --->   Operation 21 'read' 'index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%n_patches_read93 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %n_patches_read"   --->   Operation 22 'read' 'n_patches_read93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %index_read, i32 8" [patchMaker.cpp:445]   --->   Operation 23 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln445 = br i1 %tmp_29, void, void %._crit_edge" [patchMaker.cpp:445]   --->   Operation 24 'br' 'br_ln445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln445 = zext i8 %n_patches_read93" [patchMaker.cpp:445]   --->   Operation 25 'zext' 'zext_ln445' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.59ns)   --->   "%icmp_ln445 = icmp_sgt  i9 %zext_ln445, i9 %index_read" [patchMaker.cpp:445]   --->   Operation 26 'icmp' 'icmp_ln445' <Predicate = (!tmp_29)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln445 = br i1 %icmp_ln445, void %._crit_edge, void %.lr.ph" [patchMaker.cpp:445]   --->   Operation 27 'br' 'br_ln445' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i = trunc i9 %index_read" [patchMaker.cpp:454]   --->   Operation 28 'trunc' 'i' <Predicate = (!tmp_29 & icmp_ln445)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.70ns)   --->   "%sub = add i8 %n_patches_read93, i8 255"   --->   Operation 29 'add' 'sub' <Predicate = (!tmp_29 & icmp_ln445)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%br_ln454 = br void" [patchMaker.cpp:454]   --->   Operation 30 'br' 'br_ln454' <Predicate = (!tmp_29 & icmp_ln445)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.41>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i_11 = phi i8 %i, void %.lr.ph, i8 %i_12, void"   --->   Operation 31 'phi' 'i_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.58ns)   --->   "%icmp_ln454 = icmp_ult  i8 %i_11, i8 %sub" [patchMaker.cpp:454]   --->   Operation 32 'icmp' 'icmp_ln454' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln454 = br i1 %icmp_ln454, void %._crit_edge.loopexit, void %.split14" [patchMaker.cpp:454]   --->   Operation 33 'br' 'br_ln454' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln454 = trunc i8 %i_11" [patchMaker.cpp:454]   --->   Operation 34 'trunc' 'trunc_ln454' <Predicate = (icmp_ln454)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln454 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [patchMaker.cpp:454]   --->   Operation 35 'specloopname' 'specloopname_ln454' <Predicate = (icmp_ln454)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.70ns)   --->   "%add = add i5 %trunc_ln454, i5 1" [patchMaker.cpp:454]   --->   Operation 36 'add' 'add' <Predicate = (icmp_ln454)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln471 = zext i5 %add" [patchMaker.cpp:471]   --->   Operation 37 'zext' 'zext_ln471' <Predicate = (icmp_ln454)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %add, i2 0" [patchMaker.cpp:471]   --->   Operation 38 'bitconcatenate' 'tmp' <Predicate = (icmp_ln454)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln471_1 = zext i7 %tmp" [patchMaker.cpp:471]   --->   Operation 39 'zext' 'zext_ln471_1' <Predicate = (icmp_ln454)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.70ns)   --->   "%add_ln471 = add i8 %zext_ln471_1, i8 %zext_ln471" [patchMaker.cpp:471]   --->   Operation 40 'add' 'add_ln471' <Predicate = (icmp_ln454)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln471_2 = zext i8 %i_11" [patchMaker.cpp:471]   --->   Operation 41 'zext' 'zext_ln471_2' <Predicate = (icmp_ln454)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %i_11, i2 0" [patchMaker.cpp:471]   --->   Operation 42 'bitconcatenate' 'tmp_s' <Predicate = (icmp_ln454)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln471_3 = zext i10 %tmp_s" [patchMaker.cpp:471]   --->   Operation 43 'zext' 'zext_ln471_3' <Predicate = (icmp_ln454)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.72ns)   --->   "%add_ln471_1 = add i11 %zext_ln471_3, i11 %zext_ln471_2" [patchMaker.cpp:471]   --->   Operation 44 'add' 'add_ln471_1' <Predicate = (icmp_ln454)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.38ns)   --->   "%br_ln460 = br void" [patchMaker.cpp:460]   --->   Operation 45 'br' 'br_ln460' <Predicate = (icmp_ln454)> <Delay = 0.38>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty_82 = trunc i8 %sub"   --->   Operation 46 'trunc' 'empty_82' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_66_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_82, i6 0"   --->   Operation 47 'bitconcatenate' 'tmp_66_cast' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %sub, i4 0"   --->   Operation 48 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.74ns)   --->   "%empty_83 = add i12 %tmp_66_cast, i12 %tmp_25"   --->   Operation 49 'add' 'empty_83' <Predicate = (!icmp_ln454)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%empty_84 = trunc i8 %sub"   --->   Operation 50 'trunc' 'empty_84' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_68_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %empty_84, i7 0"   --->   Operation 51 'bitconcatenate' 'tmp_68_cast' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %sub, i3 0"   --->   Operation 52 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_69_cast = zext i11 %tmp_26"   --->   Operation 53 'zext' 'tmp_69_cast' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.74ns)   --->   "%empty_85 = sub i12 %tmp_68_cast, i12 %tmp_69_cast"   --->   Operation 54 'sub' 'empty_85' <Predicate = (!icmp_ln454)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.38ns)   --->   "%br_ln504 = br void %memset.loop20" [patchMaker.cpp:504]   --->   Operation 55 'br' 'br_ln504' <Predicate = (!icmp_ln454)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.62>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 0, void %.split14, i7 %add_ln460_1, void %.split6" [patchMaker.cpp:460]   --->   Operation 56 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%a = phi i3 0, void %.split14, i3 %select_ln460_1, void %.split6" [patchMaker.cpp:460]   --->   Operation 57 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%b = phi i5 0, void %.split14, i5 %add_ln466, void %.split6" [patchMaker.cpp:466]   --->   Operation 58 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.70ns)   --->   "%add_ln460_1 = add i7 %indvar_flatten, i7 1" [patchMaker.cpp:460]   --->   Operation 59 'add' 'add_ln460_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 60 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.59ns)   --->   "%icmp_ln460 = icmp_eq  i7 %indvar_flatten, i7 80" [patchMaker.cpp:460]   --->   Operation 61 'icmp' 'icmp_ln460' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln460 = br i1 %icmp_ln460, void %.split6, void %.preheader.preheader.preheader" [patchMaker.cpp:460]   --->   Operation 62 'br' 'br_ln460' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.57ns)   --->   "%add_ln460 = add i3 %a, i3 1" [patchMaker.cpp:460]   --->   Operation 63 'add' 'add_ln460' <Predicate = (!icmp_ln460)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.63ns)   --->   "%icmp_ln466 = icmp_eq  i5 %b, i5 16" [patchMaker.cpp:466]   --->   Operation 64 'icmp' 'icmp_ln466' <Predicate = (!icmp_ln460)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.27ns)   --->   "%select_ln460 = select i1 %icmp_ln466, i5 0, i5 %b" [patchMaker.cpp:460]   --->   Operation 65 'select' 'select_ln460' <Predicate = (!icmp_ln460)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.27ns)   --->   "%select_ln460_1 = select i1 %icmp_ln466, i3 %add_ln460, i3 %a" [patchMaker.cpp:460]   --->   Operation 66 'select' 'select_ln460_1' <Predicate = (!icmp_ln460)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.70ns)   --->   "%add_ln466 = add i5 %select_ln460, i5 1" [patchMaker.cpp:466]   --->   Operation 67 'add' 'add_ln466' <Predicate = (!icmp_ln460)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.45>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln471_4 = zext i3 %select_ln460_1" [patchMaker.cpp:471]   --->   Operation 68 'zext' 'zext_ln471_4' <Predicate = (!icmp_ln460)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.70ns)   --->   "%add_ln471_2 = add i8 %add_ln471, i8 %zext_ln471_4" [patchMaker.cpp:471]   --->   Operation 69 'add' 'add_ln471_2' <Predicate = (!icmp_ln460)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_71_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln471_2, i4 0" [patchMaker.cpp:471]   --->   Operation 70 'bitconcatenate' 'tmp_71_cast' <Predicate = (!icmp_ln460)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln471 = trunc i11 %add_ln471_1" [patchMaker.cpp:471]   --->   Operation 71 'trunc' 'trunc_ln471' <Predicate = (!icmp_ln460)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln471_5 = zext i3 %select_ln460_1" [patchMaker.cpp:471]   --->   Operation 72 'zext' 'zext_ln471_5' <Predicate = (!icmp_ln460)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.70ns)   --->   "%add_ln471_3 = add i8 %trunc_ln471, i8 %zext_ln471_5" [patchMaker.cpp:471]   --->   Operation 73 'add' 'add_ln471_3' <Predicate = (!icmp_ln460)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_73_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln471_3, i4 0" [patchMaker.cpp:471]   --->   Operation 74 'bitconcatenate' 'tmp_73_cast' <Predicate = (!icmp_ln460)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln471_6 = zext i5 %select_ln460" [patchMaker.cpp:471]   --->   Operation 75 'zext' 'zext_ln471_6' <Predicate = (!icmp_ln460)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.74ns)   --->   "%add_ln471_4 = add i12 %tmp_71_cast, i12 %zext_ln471_6" [patchMaker.cpp:471]   --->   Operation 76 'add' 'add_ln471_4' <Predicate = (!icmp_ln460)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.74ns)   --->   "%add_ln471_5 = add i12 %tmp_73_cast, i12 %zext_ln471_6" [patchMaker.cpp:471]   --->   Operation 77 'add' 'add_ln471_5' <Predicate = (!icmp_ln460)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.64>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln471_7 = zext i12 %add_ln471_4" [patchMaker.cpp:471]   --->   Operation 78 'zext' 'zext_ln471_7' <Predicate = (!icmp_ln460)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%patches_superpoints_V_addr_1 = getelementptr i64 %patches_superpoints_V, i64 0, i64 %zext_ln471_7" [patchMaker.cpp:471]   --->   Operation 79 'getelementptr' 'patches_superpoints_V_addr_1' <Predicate = (!icmp_ln460)> <Delay = 0.00>
ST_5 : Operation 80 [2/2] (1.64ns)   --->   "%patches_superpoints_V_load = load i12 %patches_superpoints_V_addr_1" [patchMaker.cpp:471]   --->   Operation 80 'load' 'patches_superpoints_V_load' <Predicate = (!icmp_ln460)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>

State 6 <SV = 5> <Delay = 1.64>
ST_6 : Operation 81 [1/2] (1.64ns)   --->   "%patches_superpoints_V_load = load i12 %patches_superpoints_V_addr_1" [patchMaker.cpp:471]   --->   Operation 81 'load' 'patches_superpoints_V_load' <Predicate = (!icmp_ln460)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>

State 7 <SV = 6> <Delay = 1.64>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @delete_patch_perSuperpointSP_delete_patch_perPointSP_str"   --->   Operation 82 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln460)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 83 'speclooptripcount' 'empty' <Predicate = (!icmp_ln460)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 84 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln460)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln471_8 = zext i12 %add_ln471_5" [patchMaker.cpp:471]   --->   Operation 85 'zext' 'zext_ln471_8' <Predicate = (!icmp_ln460)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%patches_superpoints_V_addr_2 = getelementptr i64 %patches_superpoints_V, i64 0, i64 %zext_ln471_8" [patchMaker.cpp:471]   --->   Operation 86 'getelementptr' 'patches_superpoints_V_addr_2' <Predicate = (!icmp_ln460)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln466 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [patchMaker.cpp:466]   --->   Operation 87 'specloopname' 'specloopname_ln466' <Predicate = (!icmp_ln460)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (1.64ns)   --->   "%store_ln471 = store i64 %patches_superpoints_V_load, i12 %patches_superpoints_V_addr_2" [patchMaker.cpp:471]   --->   Operation 88 'store' 'store_ln471' <Predicate = (!icmp_ln460)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 89 'br' 'br_ln0' <Predicate = (!icmp_ln460)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.38>
ST_8 : Operation 90 [1/1] (0.38ns)   --->   "%br_ln476 = br void %.preheader.preheader" [patchMaker.cpp:476]   --->   Operation 90 'br' 'br_ln476' <Predicate = true> <Delay = 0.38>

State 9 <SV = 4> <Delay = 1.74>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i7 %add_ln476_1, void %.preheader, i7 0, void %.preheader.preheader.preheader" [patchMaker.cpp:476]   --->   Operation 91 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%a_2 = phi i3 %select_ln476_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:476]   --->   Operation 92 'phi' 'a_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i6 %select_ln482_2, void %.preheader, i6 0, void %.preheader.preheader.preheader" [patchMaker.cpp:482]   --->   Operation 93 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%b_4 = phi i3 %select_ln482_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:482]   --->   Operation 94 'phi' 'b_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%c = phi i3 %add_ln488, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:488]   --->   Operation 95 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.70ns)   --->   "%add_ln476_1 = add i7 %indvar_flatten21, i7 1" [patchMaker.cpp:476]   --->   Operation 96 'add' 'add_ln476_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 97 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.59ns)   --->   "%icmp_ln476 = icmp_eq  i7 %indvar_flatten21, i7 120" [patchMaker.cpp:476]   --->   Operation 98 'icmp' 'icmp_ln476' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln476 = br i1 %icmp_ln476, void %.preheader, void" [patchMaker.cpp:476]   --->   Operation 99 'br' 'br_ln476' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.57ns)   --->   "%add_ln476 = add i3 %a_2, i3 1" [patchMaker.cpp:476]   --->   Operation 100 'add' 'add_ln476' <Predicate = (!icmp_ln476)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.61ns)   --->   "%icmp_ln482 = icmp_eq  i6 %indvar_flatten7, i6 24" [patchMaker.cpp:482]   --->   Operation 101 'icmp' 'icmp_ln482' <Predicate = (!icmp_ln476)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.27ns)   --->   "%select_ln476 = select i1 %icmp_ln482, i3 0, i3 %b_4" [patchMaker.cpp:476]   --->   Operation 102 'select' 'select_ln476' <Predicate = (!icmp_ln476)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.27ns)   --->   "%select_ln476_1 = select i1 %icmp_ln482, i3 %add_ln476, i3 %a_2" [patchMaker.cpp:476]   --->   Operation 103 'select' 'select_ln476_1' <Predicate = (!icmp_ln476)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln493 = zext i3 %select_ln476_1" [patchMaker.cpp:493]   --->   Operation 104 'zext' 'zext_ln493' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.73ns)   --->   "%add_ln493_1 = add i11 %add_ln471_1, i11 %zext_ln493" [patchMaker.cpp:493]   --->   Operation 105 'add' 'add_ln493_1' <Predicate = (!icmp_ln476)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln476)   --->   "%xor_ln476 = xor i1 %icmp_ln482, i1 1" [patchMaker.cpp:476]   --->   Operation 106 'xor' 'xor_ln476' <Predicate = (!icmp_ln476)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.49ns)   --->   "%icmp_ln488 = icmp_eq  i3 %c, i3 6" [patchMaker.cpp:488]   --->   Operation 107 'icmp' 'icmp_ln488' <Predicate = (!icmp_ln476)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln476 = and i1 %icmp_ln488, i1 %xor_ln476" [patchMaker.cpp:476]   --->   Operation 108 'and' 'and_ln476' <Predicate = (!icmp_ln476)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.57ns)   --->   "%add_ln482 = add i3 %select_ln476, i3 1" [patchMaker.cpp:482]   --->   Operation 109 'add' 'add_ln482' <Predicate = (!icmp_ln476)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln482)   --->   "%or_ln482 = or i1 %and_ln476, i1 %icmp_ln482" [patchMaker.cpp:482]   --->   Operation 110 'or' 'or_ln482' <Predicate = (!icmp_ln476)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln482 = select i1 %or_ln482, i3 0, i3 %c" [patchMaker.cpp:482]   --->   Operation 111 'select' 'select_ln482' <Predicate = (!icmp_ln476)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.27ns)   --->   "%select_ln482_1 = select i1 %and_ln476, i3 %add_ln482, i3 %select_ln476" [patchMaker.cpp:482]   --->   Operation 112 'select' 'select_ln482_1' <Predicate = (!icmp_ln476)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.57ns)   --->   "%add_ln488 = add i3 %select_ln482, i3 1" [patchMaker.cpp:488]   --->   Operation 113 'add' 'add_ln488' <Predicate = (!icmp_ln476)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.70ns)   --->   "%add_ln482_1 = add i6 %indvar_flatten7, i6 1" [patchMaker.cpp:482]   --->   Operation 114 'add' 'add_ln482_1' <Predicate = (!icmp_ln476)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.29ns)   --->   "%select_ln482_2 = select i1 %icmp_ln482, i6 1, i6 %add_ln482_1" [patchMaker.cpp:482]   --->   Operation 115 'select' 'select_ln482_2' <Predicate = (!icmp_ln476)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 5> <Delay = 2.18>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln493_1 = zext i3 %select_ln476_1" [patchMaker.cpp:493]   --->   Operation 116 'zext' 'zext_ln493_1' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.70ns)   --->   "%add_ln493 = add i8 %add_ln471, i8 %zext_ln493_1" [patchMaker.cpp:493]   --->   Operation 117 'add' 'add_ln493' <Predicate = (!icmp_ln476)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln493, i2 0" [patchMaker.cpp:493]   --->   Operation 118 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln493_2 = zext i10 %tmp_30" [patchMaker.cpp:493]   --->   Operation 119 'zext' 'zext_ln493_2' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %add_ln493_1, i2 0" [patchMaker.cpp:482]   --->   Operation 120 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln482 = zext i13 %tmp_31" [patchMaker.cpp:482]   --->   Operation 121 'zext' 'zext_ln482' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln493_3 = zext i3 %select_ln482_1" [patchMaker.cpp:493]   --->   Operation 122 'zext' 'zext_ln493_3' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.72ns)   --->   "%add_ln493_2 = add i63 %zext_ln493_2, i63 %zext_ln493_3" [patchMaker.cpp:493]   --->   Operation 123 'add' 'add_ln493_2' <Predicate = (!icmp_ln476)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln493 = trunc i63 %add_ln493_2" [patchMaker.cpp:493]   --->   Operation 124 'trunc' 'trunc_ln493' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%p_shl4_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln493, i3 0" [patchMaker.cpp:493]   --->   Operation 125 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln493_1 = trunc i63 %add_ln493_2" [patchMaker.cpp:493]   --->   Operation 126 'trunc' 'trunc_ln493_1' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%p_shl5_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %trunc_ln493_1, i1 0" [patchMaker.cpp:493]   --->   Operation 127 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln493 = sub i12 %p_shl4_cast, i12 %p_shl5_cast" [patchMaker.cpp:493]   --->   Operation 128 'sub' 'sub_ln493' <Predicate = (!icmp_ln476)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 129 [1/1] (0.75ns)   --->   "%add_ln493_3 = add i63 %zext_ln482, i63 %zext_ln493_3" [patchMaker.cpp:493]   --->   Operation 129 'add' 'add_ln493_3' <Predicate = (!icmp_ln476)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln493_2 = trunc i63 %add_ln493_3" [patchMaker.cpp:493]   --->   Operation 130 'trunc' 'trunc_ln493_2' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%p_shl2_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln493_2, i3 0" [patchMaker.cpp:493]   --->   Operation 131 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln493_3 = trunc i63 %add_ln493_3" [patchMaker.cpp:493]   --->   Operation 132 'trunc' 'trunc_ln493_3' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %trunc_ln493_3, i1 0" [patchMaker.cpp:493]   --->   Operation 133 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln493_1 = sub i12 %p_shl2_cast, i12 %p_shl3_cast" [patchMaker.cpp:493]   --->   Operation 134 'sub' 'sub_ln493_1' <Predicate = (!icmp_ln476)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln493_4 = zext i3 %select_ln482" [patchMaker.cpp:493]   --->   Operation 135 'zext' 'zext_ln493_4' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln493_4 = add i12 %sub_ln493, i12 %zext_ln493_4" [patchMaker.cpp:493]   --->   Operation 136 'add' 'add_ln493_4' <Predicate = (!icmp_ln476)> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 137 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln493_5 = add i12 %sub_ln493_1, i12 %zext_ln493_4" [patchMaker.cpp:493]   --->   Operation 137 'add' 'add_ln493_5' <Predicate = (!icmp_ln476)> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 11 <SV = 6> <Delay = 1.64>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln493_5 = zext i12 %add_ln493_4" [patchMaker.cpp:493]   --->   Operation 138 'zext' 'zext_ln493_5' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%patches_parameters_V_addr_1 = getelementptr i32 %patches_parameters_V, i64 0, i64 %zext_ln493_5" [patchMaker.cpp:493]   --->   Operation 139 'getelementptr' 'patches_parameters_V_addr_1' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_11 : Operation 140 [2/2] (1.64ns)   --->   "%patches_parameters_V_load = load i12 %patches_parameters_V_addr_1" [patchMaker.cpp:493]   --->   Operation 140 'load' 'patches_parameters_V_load' <Predicate = (!icmp_ln476)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>

State 12 <SV = 7> <Delay = 1.64>
ST_12 : Operation 141 [1/2] (1.64ns)   --->   "%patches_parameters_V_load = load i12 %patches_parameters_V_addr_1" [patchMaker.cpp:493]   --->   Operation 141 'load' 'patches_parameters_V_load' <Predicate = (!icmp_ln476)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>

State 13 <SV = 8> <Delay = 1.64>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @delete_patch_perPropertyTypePP_delete_patch_perParallelogramPP_delete_patch_perPropertyLengthPP_str"   --->   Operation 142 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%empty_81 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 143 'speclooptripcount' 'empty_81' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 144 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @delete_patch_perParallelogramPP_delete_patch_perPropertyLengthPP_str"   --->   Operation 145 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 146 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln493_6 = zext i12 %add_ln493_5" [patchMaker.cpp:493]   --->   Operation 147 'zext' 'zext_ln493_6' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%patches_parameters_V_addr_2 = getelementptr i32 %patches_parameters_V, i64 0, i64 %zext_ln493_6" [patchMaker.cpp:493]   --->   Operation 148 'getelementptr' 'patches_parameters_V_addr_2' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln488 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [patchMaker.cpp:488]   --->   Operation 149 'specloopname' 'specloopname_ln488' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (1.64ns)   --->   "%store_ln493 = store i32 %patches_parameters_V_load, i12 %patches_parameters_V_addr_2" [patchMaker.cpp:493]   --->   Operation 150 'store' 'store_ln493' <Predicate = (!icmp_ln476)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 151 'br' 'br_ln0' <Predicate = (!icmp_ln476)> <Delay = 0.00>

State 14 <SV = 5> <Delay = 0.70>
ST_14 : Operation 152 [1/1] (0.70ns)   --->   "%i_12 = add i8 %i_11, i8 1" [patchMaker.cpp:454]   --->   Operation 152 'add' 'i_12' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 153 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 15 <SV = 2> <Delay = 0.74>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%empty_86 = phi i7 0, void %._crit_edge.loopexit, i7 %empty_87, void %memset.loop20.split"   --->   Operation 154 'phi' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (0.70ns)   --->   "%empty_87 = add i7 %empty_86, i7 1"   --->   Operation 155 'add' 'empty_87' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 156 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 156 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 157 [1/1] (0.59ns)   --->   "%exitcond214 = icmp_eq  i7 %empty_86, i7 80"   --->   Operation 157 'icmp' 'exitcond214' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "%empty_88 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 158 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond214, void %memset.loop20.split, void %memset.loop.preheader"   --->   Operation 159 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%p_cast53 = zext i7 %empty_86"   --->   Operation 160 'zext' 'p_cast53' <Predicate = (!exitcond214)> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.74ns)   --->   "%empty_89 = add i12 %empty_83, i12 %p_cast53"   --->   Operation 161 'add' 'empty_89' <Predicate = (!exitcond214)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 3> <Delay = 1.64>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "%p_cast = zext i12 %empty_89"   --->   Operation 162 'zext' 'p_cast' <Predicate = (!exitcond214)> <Delay = 0.00>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%patches_superpoints_V_addr = getelementptr i64 %patches_superpoints_V, i64 0, i64 %p_cast"   --->   Operation 163 'getelementptr' 'patches_superpoints_V_addr' <Predicate = (!exitcond214)> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (1.64ns)   --->   "%store_ln0 = store i64 0, i12 %patches_superpoints_V_addr"   --->   Operation 164 'store' 'store_ln0' <Predicate = (!exitcond214)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop20"   --->   Operation 165 'br' 'br_ln0' <Predicate = (!exitcond214)> <Delay = 0.00>

State 17 <SV = 3> <Delay = 0.38>
ST_17 : Operation 166 [1/1] (0.38ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 166 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 18 <SV = 4> <Delay = 0.74>
ST_18 : Operation 167 [1/1] (0.00ns)   --->   "%empty_90 = phi i7 %empty_91, void %memset.loop.split, i7 0, void %memset.loop.preheader"   --->   Operation 167 'phi' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 168 [1/1] (0.70ns)   --->   "%empty_91 = add i7 %empty_90, i7 1"   --->   Operation 168 'add' 'empty_91' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 169 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 169 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 170 [1/1] (0.59ns)   --->   "%exitcond3 = icmp_eq  i7 %empty_90, i7 120"   --->   Operation 170 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 171 [1/1] (0.00ns)   --->   "%empty_92 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 171 'speclooptripcount' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3, void %memset.loop.split, void %split"   --->   Operation 172 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 173 [1/1] (0.00ns)   --->   "%p_cast55 = zext i7 %empty_90"   --->   Operation 173 'zext' 'p_cast55' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (0.74ns)   --->   "%empty_93 = add i12 %empty_85, i12 %p_cast55"   --->   Operation 174 'add' 'empty_93' <Predicate = (!exitcond3)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 5> <Delay = 1.64>
ST_19 : Operation 175 [1/1] (0.00ns)   --->   "%p_cast56 = zext i12 %empty_93"   --->   Operation 175 'zext' 'p_cast56' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 176 [1/1] (0.00ns)   --->   "%patches_parameters_V_addr = getelementptr i32 %patches_parameters_V, i64 0, i64 %p_cast56"   --->   Operation 176 'getelementptr' 'patches_parameters_V_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_19 : Operation 177 [1/1] (1.64ns)   --->   "%store_ln0 = store i32 0, i12 %patches_parameters_V_addr"   --->   Operation 177 'store' 'store_ln0' <Predicate = (!exitcond3)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_19 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 178 'br' 'br_ln0' <Predicate = (!exitcond3)> <Delay = 0.00>

State 20 <SV = 5> <Delay = 0.00>
ST_20 : Operation 179 [1/1] (0.00ns)   --->   "%write_ln510 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %n_patches, i8 %sub" [patchMaker.cpp:510]   --->   Operation 179 'write' 'write_ln510' <Predicate = (!tmp_29 & icmp_ln445)> <Delay = 0.00>
ST_20 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln511 = br void %._crit_edge" [patchMaker.cpp:511]   --->   Operation 180 'br' 'br_ln511' <Predicate = (!tmp_29 & icmp_ln445)> <Delay = 0.00>
ST_20 : Operation 181 [1/1] (0.00ns)   --->   "%ret_ln511 = ret" [patchMaker.cpp:511]   --->   Operation 181 'ret' 'ret_ln511' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 0.715ns
The critical path consists of the following:
	wire read on port 'n_patches_read' [7]  (0 ns)
	'add' operation ('sub') [16]  (0.705 ns)
	blocking operation 0.00987 ns on control path)

 <State 2>: 1.41ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', patchMaker.cpp:454) [19]  (0 ns)
	'add' operation ('add', patchMaker.cpp:454) [25]  (0.707 ns)
	'add' operation ('add_ln471', patchMaker.cpp:471) [29]  (0.706 ns)

 <State 3>: 1.62ns
The critical path consists of the following:
	'phi' operation ('b', patchMaker.cpp:466) with incoming values : ('add_ln466', patchMaker.cpp:466) [38]  (0 ns)
	'icmp' operation ('icmp_ln466', patchMaker.cpp:466) [47]  (0.637 ns)
	'select' operation ('select_ln460', patchMaker.cpp:460) [48]  (0.278 ns)
	'add' operation ('add_ln466', patchMaker.cpp:466) [68]  (0.707 ns)

 <State 4>: 1.45ns
The critical path consists of the following:
	'add' operation ('add_ln471_2', patchMaker.cpp:471) [51]  (0.705 ns)
	'add' operation ('add_ln471_4', patchMaker.cpp:471) [59]  (0.745 ns)

 <State 5>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('patches_superpoints_V_addr_1', patchMaker.cpp:471) [61]  (0 ns)
	'load' operation ('patches_superpoints_V_load', patchMaker.cpp:471) on array 'patches_superpoints_V' [66]  (1.65 ns)

 <State 6>: 1.65ns
The critical path consists of the following:
	'load' operation ('patches_superpoints_V_load', patchMaker.cpp:471) on array 'patches_superpoints_V' [66]  (1.65 ns)

 <State 7>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('patches_superpoints_V_addr_2', patchMaker.cpp:471) [64]  (0 ns)
	'store' operation ('store_ln471', patchMaker.cpp:471) of variable 'patches_superpoints_V_load', patchMaker.cpp:471 on array 'patches_superpoints_V' [67]  (1.65 ns)

 <State 8>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten21', patchMaker.cpp:476) with incoming values : ('add_ln476_1', patchMaker.cpp:476) [73]  (0.387 ns)

 <State 9>: 1.75ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten7', patchMaker.cpp:482) with incoming values : ('select_ln482_2', patchMaker.cpp:482) [75]  (0 ns)
	'icmp' operation ('icmp_ln482', patchMaker.cpp:482) [86]  (0.619 ns)
	'select' operation ('select_ln476', patchMaker.cpp:476) [87]  (0.278 ns)
	'add' operation ('add_ln482', patchMaker.cpp:482) [101]  (0.572 ns)
	'select' operation ('select_ln482_1', patchMaker.cpp:482) [105]  (0.278 ns)

 <State 10>: 2.19ns
The critical path consists of the following:
	'add' operation ('add_ln493', patchMaker.cpp:493) [91]  (0.705 ns)
	'add' operation ('add_ln493_2', patchMaker.cpp:493) [107]  (0.725 ns)
	'sub' operation ('sub_ln493', patchMaker.cpp:493) [112]  (0 ns)
	'add' operation ('add_ln493_4', patchMaker.cpp:493) [121]  (0.756 ns)

 <State 11>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('patches_parameters_V_addr_1', patchMaker.cpp:493) [123]  (0 ns)
	'load' operation ('patches_parameters_V_load', patchMaker.cpp:493) on array 'patches_parameters_V' [128]  (1.65 ns)

 <State 12>: 1.65ns
The critical path consists of the following:
	'load' operation ('patches_parameters_V_load', patchMaker.cpp:493) on array 'patches_parameters_V' [128]  (1.65 ns)

 <State 13>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('patches_parameters_V_addr_2', patchMaker.cpp:493) [126]  (0 ns)
	'store' operation ('store_ln493', patchMaker.cpp:493) of variable 'patches_parameters_V_load', patchMaker.cpp:493 on array 'patches_parameters_V' [129]  (1.65 ns)

 <State 14>: 0.705ns
The critical path consists of the following:
	'add' operation ('i', patchMaker.cpp:454) [135]  (0.705 ns)

 <State 15>: 0.745ns
The critical path consists of the following:
	'phi' operation ('empty_86') with incoming values : ('empty_87') [149]  (0 ns)
	'add' operation ('empty_89') [157]  (0.745 ns)

 <State 16>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('patches_superpoints_V_addr') [159]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'patches_superpoints_V' [160]  (1.65 ns)

 <State 17>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_90') with incoming values : ('empty_91') [165]  (0.387 ns)

 <State 18>: 0.745ns
The critical path consists of the following:
	'phi' operation ('empty_90') with incoming values : ('empty_91') [165]  (0 ns)
	'add' operation ('empty_93') [173]  (0.745 ns)

 <State 19>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('patches_parameters_V_addr') [175]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'patches_parameters_V' [176]  (1.65 ns)

 <State 20>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
