#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Jun 17 01:35:50 2025
# Process ID         : 91704
# Current directory  : C:/Users/Olayi/CSUN/ECE_526_Design_Filter/IIR_Filter
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent96084 C:\Users\Olayi\CSUN\ECE_526_Design_Filter\IIR_Filter\IIR_Filter.xpr
# Log file           : C:/Users/Olayi/CSUN/ECE_526_Design_Filter/IIR_Filter/vivado.log
# Journal file       : C:/Users/Olayi/CSUN/ECE_526_Design_Filter/IIR_Filter\vivado.jou
# Running On         : Qboy
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) 7 150U
# CPU Frequency      : 2611 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 12
# Host memory        : 16876 MB
# Swap memory        : 28875 MB
# Total Virtual      : 45752 MB
# Available Virtual  : 1030 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Olayi/CSUN/ECE_526_Design_Filter/IIR_Filter/IIR_Filter.xpr
update_compile_order -fileset sources_1
close_project
create_project Protocols C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/Protocols -part xc7vx485tffg1157-1
file mkdir C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/Protocols/Protocols.srcs/sources_1/new
set_property simulator_language VHDL [current_project]
close [ open C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/Protocols/Protocols.srcs/sources_1/new/UART.v w ]
add_files C:/Users/Olayi/Embedded_Systems/FPGAs/Projects_Vhd/Protocols/Protocols.srcs/sources_1/new/UART.v
update_compile_order -fileset sources_1
