INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_adder_tree_large.cpp
   Compiling example.cpp_pre.cpp.tb.cpp
   Compiling test.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_adder_tree_large_top glbl -prj adder_tree_large.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --lib ieee_proposed=./ieee_proposed -s adder_tree_large 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/sim/verilog/adder_tree_large.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_adder_tree_large_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/sim/verilog/adder_tree_large.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_large
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/sim/verilog/AESL_automem_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/sim/verilog/AESL_automem_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/sim/verilog/adder_tree_large_mul_32s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree_large_mul_32s_32s_32_1_1_Multiplier_0
INFO: [VRFC 10-311] analyzing module adder_tree_large_mul_32s_32s_32_1_1
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder_tree_large_mul_32s_32s_32_...
Compiling module xil_defaultlib.adder_tree_large_mul_32s_32s_32_...
Compiling module xil_defaultlib.adder_tree_large
Compiling module xil_defaultlib.AESL_automem_a
Compiling module xil_defaultlib.AESL_automem_b
Compiling module xil_defaultlib.apatb_adder_tree_large_top
Compiling module work.glbl
Built simulation snapshot adder_tree_large

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/sim/verilog/xsim.dir/adder_tree_large/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/sim/verilog/xsim.dir/adder_tree_large/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Mar  8 17:27:41 2022. For additional details about this file, please refer to the WebTalk help file at /home/sumin/tools/Xilinx/Vivado/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Mar  8 17:27:41 2022...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/adder_tree_large/xsim_script.tcl
# xsim {adder_tree_large} -autoloadwcfg -tclbatch {adder_tree_large.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source adder_tree_large.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "1125000"
// RTL Simulation : 1 / 1 [100.00%] @ "1185000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1225 ns : File "/home/sumin/workspace/hls_test/Sparse_Systolic_Array_TEST_PCNN_based/AdderTree_example/solution1/sim/verilog/adder_tree_large.autotb.v" Line 321
## quit
INFO: [Common 17-206] Exiting xsim at Tue Mar  8 17:27:50 2022...
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
