// Seed: 705628396
module module_0 #(
    parameter id_1 = 32'd62
) ();
  wire [1 : -1] _id_1;
  wire id_2;
  ;
  wire [id_1 : 1] id_3;
endmodule
module module_1 #(
    parameter id_0  = 32'd60,
    parameter id_11 = 32'd76,
    parameter id_12 = 32'd68,
    parameter id_8  = 32'd39
) (
    input  wand  _id_0,
    output logic id_1,
    output tri   id_2,
    output wire  id_3
    , _id_11,
    output tri1  id_4,
    input  tri0  id_5,
    output wire  id_6,
    input  tri   id_7,
    input  tri0  _id_8
    , _id_12,
    input  tri   id_9
);
  task id_13;
    logic id_14;
    input [id_12 : id_8] id_15;
    input [id_11 : !  id_11  &  1] id_16;
    begin : LABEL_0
      #1 id_1 = id_7;
      $unsigned(26);
      ;
    end
  endtask
  assign id_2 = (1);
  module_0 modCall_1 ();
  assign id_15 = id_12;
  assign id_13 = id_5;
  wire id_17;
  static logic [id_0 : (  1 'b0 )] id_18;
endmodule
