Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "J:/EE 220 retake/Lab 09 Counters State Machine Design/counter_block_isim_beh.exe" -prj "J:/EE 220 retake/Lab 09 Counters State Machine Design/counter_block_beh.prj" "work.counter_block" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "J:/EE 220 retake/Lab 09 Counters State Machine Design/counters.v" into library work
Analyzing Verilog file "J:/EE 220 retake/Lab 09 Counters State Machine Design/counter_block.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module count10
Compiling module count6
Compiling module counter_block
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable J:/EE 220 retake/Lab 09 Counters State Machine Design/counter_block_isim_beh.exe
Fuse Memory Usage: 27720 KB
Fuse CPU Usage: 546 ms
