
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -stack 10000 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/nakashim/.Xilinx/Vivado/Vivado_init.tcl'
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nakashim/proj-arm64/fpga/VMK180-step4000_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2021.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
read_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 5003.973 ; gain = 0.000 ; free physical = 89359 ; free virtual = 116321
Command: synth_design -top design_1_wrapper -part xcvm1802-vsva2197-2MP-e-S -directive PerformanceOptimized -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvm1802'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvm1802'
INFO: [Common 17-1540] The version limit for your license is '2022.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Device 21-403] Loading part xcvm1802-vsva2197-2MP-e-S
WARNING: [Designutils 20-5348] Reverting to default synthesis as last run was incremental and iterative incremental synthesis is disabled in this mode
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26632
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5461.449 ; gain = 306.332 ; free physical = 87262 ; free virtual = 114226
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wizard_0_0' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/synth/design_1_clk_wizard_0_0.v:72]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wizard_0_0_clk_wiz_top' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v:48]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wizard_0_0_clocking_structure' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_structure.v:47]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/opt/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6157] synthesizing module 'MMCME5' [/opt/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:64105]
INFO: [Synth 8-6155] done synthesizing module 'MMCME5' (2#1) [/opt/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:64105]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/opt/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wizard_0_0_clocking_structure' (4#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_structure.v:47]
WARNING: [Synth 8-3848] Net s_axi_awready in module/entity design_1_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v:343]
WARNING: [Synth 8-3848] Net s_axi_wready in module/entity design_1_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v:344]
WARNING: [Synth 8-3848] Net s_axi_bresp in module/entity design_1_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v:345]
WARNING: [Synth 8-3848] Net s_axi_bvalid in module/entity design_1_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v:346]
WARNING: [Synth 8-3848] Net s_axi_arready in module/entity design_1_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v:347]
WARNING: [Synth 8-3848] Net s_axi_rdata in module/entity design_1_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v:348]
WARNING: [Synth 8-3848] Net s_axi_rresp in module/entity design_1_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v:349]
WARNING: [Synth 8-3848] Net s_axi_rvalid in module/entity design_1_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v:350]
WARNING: [Synth 8-3848] Net clk_stop in module/entity design_1_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v:379]
WARNING: [Synth 8-3848] Net clk_glitch in module/entity design_1_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v:380]
WARNING: [Synth 8-3848] Net clk_oor in module/entity design_1_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v:381]
WARNING: [Synth 8-3848] Net interrupt in module/entity design_1_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v:382]
WARNING: [Synth 8-3848] Net locked in module/entity design_1_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v:399]
WARNING: [Synth 8-3848] Net locked_fb in module/entity design_1_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v:400]
WARNING: [Synth 8-3848] Net clkfb_out_p in module/entity design_1_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v:405]
WARNING: [Synth 8-3848] Net clkfb_out_n in module/entity design_1_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v:406]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wizard_0_0_clk_wiz_top' (5#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v:48]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wizard_0_0' (6#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/synth/design_1_clk_wizard_0_0.v:72]
INFO: [Synth 8-6157] synthesizing module 'design_1_emax6_0_0' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/synth/design_1_emax6_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'emax6' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/emax6.v:32]
INFO: [Synth 8-6157] synthesizing module 'nbit_ndepth_queue' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/nbit_ndepth_queue.v:8]
INFO: [Synth 8-6155] done synthesizing module 'nbit_ndepth_queue' (7#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/nbit_ndepth_queue.v:8]
INFO: [Synth 8-6157] synthesizing module 'unit' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'stage1' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage1.v:26]
INFO: [Synth 8-6155] done synthesizing module 'stage1' (8#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage1.v:26]
INFO: [Synth 8-6157] synthesizing module 'stage2' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage2.v:29]
INFO: [Synth 8-6157] synthesizing module 'cex' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage2.v:1180]
INFO: [Synth 8-6155] done synthesizing module 'cex' (9#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage2.v:1180]
INFO: [Synth 8-6157] synthesizing module 'mex' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage2.v:1193]
INFO: [Synth 8-6155] done synthesizing module 'mex' (10#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage2.v:1193]
INFO: [Synth 8-6157] synthesizing module 'eam' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage2.v:1332]
INFO: [Synth 8-6155] done synthesizing module 'eam' (11#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage2.v:1332]
INFO: [Synth 8-6157] synthesizing module 'exe1' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage2.v:434]
INFO: [Synth 8-6157] synthesizing module 'nbit_register' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/nbit_register.v:25]
INFO: [Synth 8-6155] done synthesizing module 'nbit_register' (12#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/nbit_register.v:25]
INFO: [Synth 8-6155] done synthesizing module 'exe1' (13#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage2.v:434]
INFO: [Synth 8-6157] synthesizing module 'fpu1' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage2.v:786]
INFO: [Synth 8-6157] synthesizing module 'bit24_booth_wallace' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/bit24_booth_wallace.v:23]
INFO: [Synth 8-6157] synthesizing module 'nbit_csa' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/nbit_csa.v:25]
INFO: [Synth 8-6155] done synthesizing module 'nbit_csa' (14#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/nbit_csa.v:25]
INFO: [Synth 8-6157] synthesizing module 'nbit_csa__parameterized0' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/nbit_csa.v:25]
INFO: [Synth 8-6155] done synthesizing module 'nbit_csa__parameterized0' (14#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/nbit_csa.v:25]
INFO: [Synth 8-6157] synthesizing module 'nbit_csa__parameterized1' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/nbit_csa.v:25]
INFO: [Synth 8-6155] done synthesizing module 'nbit_csa__parameterized1' (14#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/nbit_csa.v:25]
INFO: [Synth 8-6157] synthesizing module 'nbit_csa__parameterized2' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/nbit_csa.v:25]
INFO: [Synth 8-6155] done synthesizing module 'nbit_csa__parameterized2' (14#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/nbit_csa.v:25]
INFO: [Synth 8-6157] synthesizing module 'nbit_csa__parameterized3' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/nbit_csa.v:25]
INFO: [Synth 8-6155] done synthesizing module 'nbit_csa__parameterized3' (14#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/nbit_csa.v:25]
INFO: [Synth 8-6157] synthesizing module 'nbit_csa__parameterized4' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/nbit_csa.v:25]
INFO: [Synth 8-6155] done synthesizing module 'nbit_csa__parameterized4' (14#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/nbit_csa.v:25]
INFO: [Synth 8-6157] synthesizing module 'nbit_csa__parameterized5' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/nbit_csa.v:25]
INFO: [Synth 8-6155] done synthesizing module 'nbit_csa__parameterized5' (14#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/nbit_csa.v:25]
INFO: [Synth 8-6157] synthesizing module 'nbit_csa__parameterized6' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/nbit_csa.v:25]
INFO: [Synth 8-6155] done synthesizing module 'nbit_csa__parameterized6' (14#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/nbit_csa.v:25]
INFO: [Synth 8-6155] done synthesizing module 'bit24_booth_wallace' (15#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/bit24_booth_wallace.v:23]
INFO: [Synth 8-6157] synthesizing module 'nbit_register__parameterized0' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/nbit_register.v:25]
INFO: [Synth 8-6155] done synthesizing module 'nbit_register__parameterized0' (15#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/nbit_register.v:25]
INFO: [Synth 8-6157] synthesizing module 'nbit_register__parameterized1' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/nbit_register.v:25]
INFO: [Synth 8-6155] done synthesizing module 'nbit_register__parameterized1' (15#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/nbit_register.v:25]
INFO: [Synth 8-6157] synthesizing module 'nbit_register__parameterized2' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/nbit_register.v:25]
INFO: [Synth 8-6155] done synthesizing module 'nbit_register__parameterized2' (15#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/nbit_register.v:25]
INFO: [Synth 8-6155] done synthesizing module 'fpu1' (16#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage2.v:786]
INFO: [Synth 8-6157] synthesizing module 'spu1' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage2.v:862]
INFO: [Synth 8-6157] synthesizing module 'popcount12' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage2.v:1094]
INFO: [Synth 8-6155] done synthesizing module 'popcount12' (17#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage2.v:1094]
INFO: [Synth 8-6157] synthesizing module 'nbit_register__parameterized3' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/nbit_register.v:25]
INFO: [Synth 8-6155] done synthesizing module 'nbit_register__parameterized3' (17#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/nbit_register.v:25]
INFO: [Synth 8-6155] done synthesizing module 'spu1' (18#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage2.v:862]
INFO: [Synth 8-6155] done synthesizing module 'stage2' (19#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage2.v:29]
INFO: [Synth 8-6157] synthesizing module 'stage3' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage3.v:29]
INFO: [Synth 8-6157] synthesizing module 'eag' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage3.v:565]
INFO: [Synth 8-6155] done synthesizing module 'eag' (20#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage3.v:565]
INFO: [Synth 8-6157] synthesizing module 'exe2' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage3.v:305]
INFO: [Synth 8-6155] done synthesizing module 'exe2' (21#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage3.v:305]
INFO: [Synth 8-6157] synthesizing module 'fpu2' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage3.v:437]
INFO: [Synth 8-6157] synthesizing module 'nbit_csa__parameterized7' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/nbit_csa.v:25]
INFO: [Synth 8-6155] done synthesizing module 'nbit_csa__parameterized7' (21#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/nbit_csa.v:25]
INFO: [Synth 8-6157] synthesizing module 'nbit_register__parameterized4' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/nbit_register.v:25]
INFO: [Synth 8-6155] done synthesizing module 'nbit_register__parameterized4' (21#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/nbit_register.v:25]
INFO: [Synth 8-6155] done synthesizing module 'fpu2' (22#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage3.v:437]
INFO: [Synth 8-6157] synthesizing module 'spu2' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage3.v:500]
INFO: [Synth 8-6155] done synthesizing module 'spu2' (23#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage3.v:500]
WARNING: [Synth 8-6014] Unused sequential element cycle_reg was removed.  [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage3.v:133]
INFO: [Synth 8-6155] done synthesizing module 'stage3' (24#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage3.v:29]
INFO: [Synth 8-6157] synthesizing module 'stage4' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage4.v:29]
INFO: [Synth 8-6157] synthesizing module 'exe3' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage4.v:599]
INFO: [Synth 8-6155] done synthesizing module 'exe3' (25#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage4.v:599]
INFO: [Synth 8-6157] synthesizing module 'fpu3' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage4.v:825]
INFO: [Synth 8-6155] done synthesizing module 'fpu3' (26#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage4.v:825]
INFO: [Synth 8-6157] synthesizing module 'spu3' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage4.v:1011]
INFO: [Synth 8-6155] done synthesizing module 'spu3' (27#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage4.v:1011]
INFO: [Synth 8-6157] synthesizing module 'lmm' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage4.v:1154]
INFO: [Synth 8-6157] synthesizing module 'fpga_bram64' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/synth/fpga_bram64.v:58]
INFO: [Synth 8-6157] synthesizing module 'emb_mem_gen_v1_0_5' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/ipshared/f963/hdl/emb_mem_gen_v1_0_rfs.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (28#1) [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'emb_mem_gen_v1_0_5' (29#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/ipshared/f963/hdl/emb_mem_gen_v1_0_rfs.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'fpga_bram64' (30#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/synth/fpga_bram64.v:58]
WARNING: [Synth 8-7071] port 'rsta' of module 'fpga_bram64' is unconnected for instance 'fpga_bram64' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage4.v:1190]
WARNING: [Synth 8-7071] port 'regcea' of module 'fpga_bram64' is unconnected for instance 'fpga_bram64' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage4.v:1190]
WARNING: [Synth 8-7071] port 'rstb' of module 'fpga_bram64' is unconnected for instance 'fpga_bram64' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage4.v:1190]
WARNING: [Synth 8-7071] port 'regceb' of module 'fpga_bram64' is unconnected for instance 'fpga_bram64' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage4.v:1190]
WARNING: [Synth 8-7023] instance 'fpga_bram64' of module 'fpga_bram64' has 16 connections declared, but only 12 given [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage4.v:1190]
INFO: [Synth 8-6155] done synthesizing module 'lmm' (31#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage4.v:1154]
INFO: [Synth 8-6155] done synthesizing module 'stage4' (32#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage4.v:29]
INFO: [Synth 8-6157] synthesizing module 'stage5' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage5.v:27]
INFO: [Synth 8-6155] done synthesizing module 'stage5' (33#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/stage5.v:27]
INFO: [Synth 8-6157] synthesizing module 'lmring' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/lmring.v:26]
INFO: [Synth 8-6157] synthesizing module 'nbit_ndepth_queue__parameterized0' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/nbit_ndepth_queue.v:8]
INFO: [Synth 8-6155] done synthesizing module 'nbit_ndepth_queue__parameterized0' (33#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/nbit_ndepth_queue.v:8]
WARNING: [Synth 8-6014] Unused sequential element cycle_reg was removed.  [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/lmring.v:71]
INFO: [Synth 8-6155] done synthesizing module 'lmring' (34#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/lmring.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit' (35#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized0' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized0' (35#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized1' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized1' (35#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized2' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized2' (35#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized3' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized3' (35#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized4' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized4' (35#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized5' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized5' (35#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized6' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized6' (35#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized7' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized7' (35#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized8' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized8' (35#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized9' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized9' (35#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized10' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized10' (35#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized11' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized11' (35#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized12' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized12' (35#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized13' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized13' (35#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized14' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized14' (35#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized15' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized15' (35#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized16' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized16' (35#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized17' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized17' (35#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized18' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized18' (35#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized19' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized19' (35#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized20' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized20' (35#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized21' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized21' (35#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized22' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized22' (35#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized23' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized23' (35#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized24' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized24' (35#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized25' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized25' (35#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized26' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized26' (35#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized27' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized27' (35#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized28' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized28' (35#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized29' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized29' (35#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'unit__parameterized30' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1202]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:1199]
INFO: [Synth 8-6155] done synthesizing module 'unit__parameterized30' (35#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/unit.v:30]
INFO: [Synth 8-6157] synthesizing module 'fsm' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/fsm.v:106]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/fsm.v:920]
INFO: [Synth 8-6157] synthesizing module 'nbit_ndepth_queue__parameterized1' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/nbit_ndepth_queue.v:8]
INFO: [Synth 8-6155] done synthesizing module 'nbit_ndepth_queue__parameterized1' (35#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/nbit_ndepth_queue.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fsm' (36#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/fsm.v:106]
INFO: [Synth 8-6155] done synthesizing module 'emax6' (37#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/9de5/src/emax6.v:32]
INFO: [Synth 8-6155] done synthesizing module 'design_1_emax6_0_0' (38#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/synth/design_1_emax6_0_0.v:57]
WARNING: [Synth 8-7071] port 'axi_s_rid' of module 'design_1_emax6_0_0' is unconnected for instance 'emax6_0' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/synth/design_1.v:95]
WARNING: [Synth 8-7071] port 'axi_s_bid' of module 'design_1_emax6_0_0' is unconnected for instance 'emax6_0' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/synth/design_1.v:95]
WARNING: [Synth 8-7023] instance 'emax6_0' of module 'design_1_emax6_0_0' has 35 connections declared, but only 33 given [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/synth/design_1.v:95]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_0_0' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: versal - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105983' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/opt/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105983]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (39#1) [/opt/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105983]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (40#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (41#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (42#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (43#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (44#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_proc_sys_reset_0_0' (45#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/synth/design_1.v:129]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/synth/design_1.v:129]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/synth/design_1.v:129]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/synth/design_1.v:129]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/synth/design_1.v:129]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_1_0' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/synth/design_1_proc_sys_reset_1_0.vhd:74]
	Parameter C_FAMILY bound to: versal - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/synth/design_1_proc_sys_reset_1_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'design_1_proc_sys_reset_1_0' (46#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/synth/design_1_proc_sys_reset_1_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/synth/design_1.v:136]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/synth/design_1.v:136]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/synth/design_1.v:136]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'design_1_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/synth/design_1.v:136]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_1' of module 'design_1_proc_sys_reset_1_0' has 10 connections declared, but only 6 given [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/synth/design_1.v:136]
INFO: [Synth 8-6157] synthesizing module 'design_1_smartconnect_0_0' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/synth/design_1_smartconnect_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1NMB928' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:808]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_one_0' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_48ac_one_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (47#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_one_0' (48#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_48ac_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_psr0_0' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_psr0_0.vhd:74]
	Parameter C_FAMILY bound to: versal - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_psr0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized2' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105983' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (48#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized2' (48#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_psr0_0' (49#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_48ac_psr0_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_48ac_psr0_0' is unconnected for instance 'psr0' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:849]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_48ac_psr0_0' is unconnected for instance 'psr0' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:849]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_48ac_psr0_0' is unconnected for instance 'psr0' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:849]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_48ac_psr0_0' is unconnected for instance 'psr0' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:849]
WARNING: [Synth 8-7023] instance 'psr0' of module 'bd_48ac_psr0_0' has 10 connections declared, but only 6 given [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:849]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_psr_aclk_0' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_48ac_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: versal - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_48ac_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_psr_aclk_0' (50#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_48ac_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_48ac_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:856]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_48ac_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:856]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_48ac_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:856]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_48ac_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:856]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_48ac_psr_aclk_0' has 10 connections declared, but only 6 given [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:856]
INFO: [Synth 8-638] synthesizing module 'bd_48ac_psr_aclk1_0' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_48ac_psr_aclk1_0.vhd:74]
	Parameter C_FAMILY bound to: versal - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_48ac_psr_aclk1_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_48ac_psr_aclk1_0' (51#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_48ac_psr_aclk1_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_48ac_psr_aclk1_0' is unconnected for instance 'psr_aclk1' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:863]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_48ac_psr_aclk1_0' is unconnected for instance 'psr_aclk1' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:863]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_48ac_psr_aclk1_0' is unconnected for instance 'psr_aclk1' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:863]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_48ac_psr_aclk1_0' is unconnected for instance 'psr_aclk1' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:863]
WARNING: [Synth 8-7023] instance 'psr_aclk1' of module 'bd_48ac_psr_aclk1_0' has 10 connections declared, but only 6 given [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:863]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1NMB928 does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:826]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1NMB928' (52#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:808]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_CVVFJV' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:872]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00e_0' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_48ac_m00e_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (55#1) [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00e_0' (62#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_48ac_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_CVVFJV' (63#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:872]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_m00s2a_0' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_48ac_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_m00s2a_0' (65#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_48ac_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00a2s_0' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_48ac_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00a2s_0' (67#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_48ac_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_1C3JDRS' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1253]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00mmu_0' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_48ac_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00mmu_0' (71#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_48ac_s00mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_48ac_s00sic_0' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_48ac_s00sic_0.sv:58]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00sic_0' (76#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_48ac_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_48ac_s00tr_0' (79#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_48ac_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_1C3JDRS' (80#1) [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/bd_48ac.v:1253]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (84#1) [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (85#1) [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8471]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (87#1) [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'M00_AXI_awlock' of module 'design_1_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/synth/design_1.v:143]
WARNING: [Synth 8-7071] port 'M00_AXI_awqos' of module 'design_1_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/synth/design_1.v:143]
WARNING: [Synth 8-7071] port 'M00_AXI_awuser' of module 'design_1_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/synth/design_1.v:143]
WARNING: [Synth 8-7071] port 'M00_AXI_arlock' of module 'design_1_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/synth/design_1.v:143]
WARNING: [Synth 8-7071] port 'M00_AXI_arqos' of module 'design_1_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/synth/design_1.v:143]
WARNING: [Synth 8-7071] port 'M00_AXI_aruser' of module 'design_1_smartconnect_0_0' is unconnected for instance 'smartconnect_0' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/synth/design_1.v:143]
WARNING: [Synth 8-7023] instance 'smartconnect_0' of module 'design_1_smartconnect_0_0' has 77 connections declared, but only 71 given [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/synth/design_1.v:143]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7361]
WARNING: [Synth 8-689] width (2) of port connection 'PSPLTRACEDATA' does not match port width (32) of module 'PS9' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:8728]
WARNING: [Synth 8-7071] port 'CCI_NOC_0' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'CCI_NOC_1' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'CCI_NOC_2' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'CCI_NOC_3' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'FMIOFPDLPDEMIOIN' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'FMIOGEM0ADDMATCHVEC' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'FMIOGEM0RXDATABUFWRQ0' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'FMIOGEM0RXDATABUFWRQ1' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'FMIOGEM0RXWQUEUE' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'FMIOGEM0TXRQUEUE' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'FMIOGEM0TXRTIMESTAMP' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'FMIOGEM1ADDMATCHVEC' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'FMIOGEM1RXDATABUFWRQ0' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'FMIOGEM1RXDATABUFWRQ1' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'FMIOGEM1RXWQUEUE' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'FMIOGEM1TXRQUEUE' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'FMIOGEM1TXRTIMESTAMP' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'HSMREFCLK' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'IFPSCPMPCSRECOECO' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'IFSYSMONROOTUSERMUXADDR' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'NCI_NOC_0' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'NCI_NOC_1' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'NPICLK' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'NPIRSTN' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'PCIE_NOC_0' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'PCIE_NOC_1' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'PMCERRORTOPL' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'PMC_NOC_0' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'PSMERRORTOPL' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'PSPLAFVALID' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'PSPLSYNCREQ' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'RPU_NOC_0' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'PSS_PAD_DONE' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'PSS_PAD_ERROROUT' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'PSS_PAD_JTAGTCK' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'PSS_PAD_JTAGTDI' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'PSS_PAD_JTAGTDO' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'PSS_PAD_JTAGTMS' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'PSS_PAD_MODE' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'PSS_PAD_PMCMIO' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'PSS_PAD_PUDCB' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'PSS_PAD_REFCLK' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'PSS_PAD_RTCPADI' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'PSS_PAD_RTCPADO' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'AXDS4COHDISABLE' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'FMIOFPDLPDEMIOOE' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'FMIOFPDLPDEMIOOUT' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'FMIOLPDPMCEMIOOE' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'FMIOLPDPMCEMIOOUT' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'IFPSCPMPCSRCPMPSSPARE' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'IFPSCPMPCSRPSRBISRDONE' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'IFPSCPMPCSRPSRBISRERR' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'IFPSCPMPCSRPSRCALDONE' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'IFPSCPMPCSRPSRCALERROR' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'IFPSCPMPCSRPSRINCAL' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'IFPSCPMPCSRPSRMEMCLRDONE' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'IFPSCPMPCSRPSRMEMCLRPASS' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'IFPSCPMPCSRPSRSCANCLRDONE' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'IFPSCPMPCSRPSRSCANCLRPASS' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'NOC_CCI_0' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'NOC_CCI_1' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'NOC_NCI_0' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'NOC_NCI_1' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'NOC_PCIE_0' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'NOC_PMC_0' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'NPIINTERRUPTOUT' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'PLFPDSPARE0IN' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-7071] port 'PLFPDSPARE1IN' of module 'PS9' is unconnected for instance 'PS9_inst' [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'PS9_inst' of module 'PS9' has 2286 connections declared, but only 2207 given [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:7960]
WARNING: [Synth 8-3848] Net pl_pcie0_resetn in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:199]
WARNING: [Synth 8-3848] Net pl_pcie1_resetn in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:200]
WARNING: [Synth 8-3848] Net dummy in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:201]
WARNING: [Synth 8-3848] Net emio_gem1_tx_r_fixed_lat in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:288]
WARNING: [Synth 8-3848] Net emio_wdt0rsto in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:365]
WARNING: [Synth 8-3848] Net emio_wdt1rsto in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:366]
WARNING: [Synth 8-3848] Net m_axi_fpd_wdata_i in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:3740]
WARNING: [Synth 8-3848] Net m_axi_fpd_wstrb_i in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:3738]
WARNING: [Synth 8-3848] Net m_axi_lpd_wdata_i in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:3741]
WARNING: [Synth 8-3848] Net m_axi_lpd_wstrb_i in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:3739]
WARNING: [Synth 8-3848] Net ps_pl_trigack in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:1036]
WARNING: [Synth 8-3848] Net ps_pl_trigger in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:1037]
WARNING: [Synth 8-3848] Net ps_ps_noc_nci_axi2_clk in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:1044]
WARNING: [Synth 8-3848] Net s_axi_gp2_arready in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:1098]
WARNING: [Synth 8-3848] Net s_axi_gp2_awready in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:1099]
WARNING: [Synth 8-3848] Net s_axi_gp2_bid in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:1100]
WARNING: [Synth 8-3848] Net s_axi_gp2_bresp in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:1101]
WARNING: [Synth 8-3848] Net s_axi_gp2_bvalid in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:1102]
WARNING: [Synth 8-3848] Net s_axi_gp2_racount in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:1103]
WARNING: [Synth 8-3848] Net s_axi_gp2_rcount in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:1104]
WARNING: [Synth 8-3848] Net s_axi_gp2_rdata in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:1105]
WARNING: [Synth 8-3848] Net s_axi_gp2_rid in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:1106]
WARNING: [Synth 8-3848] Net s_axi_gp2_rlast in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:1107]
WARNING: [Synth 8-3848] Net s_axi_gp2_rresp in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:1108]
WARNING: [Synth 8-3848] Net s_axi_gp2_rvalid in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:1109]
WARNING: [Synth 8-3848] Net s_axi_gp2_wacount in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:1110]
WARNING: [Synth 8-3848] Net s_axi_gp2_wcount in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:1111]
WARNING: [Synth 8-3848] Net s_axi_gp2_wready in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:1112]
WARNING: [Synth 8-3848] Net s_cci_fpd_arready in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:1780]
WARNING: [Synth 8-3848] Net s_cci_fpd_awready in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:1781]
WARNING: [Synth 8-3848] Net s_cci_fpd_bid in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:1782]
WARNING: [Synth 8-3848] Net s_cci_fpd_bresp in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:1783]
WARNING: [Synth 8-3848] Net s_cci_fpd_bvalid in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:1784]
WARNING: [Synth 8-3848] Net s_cci_fpd_racount in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:1785]
WARNING: [Synth 8-3848] Net s_cci_fpd_rcount in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:1786]
WARNING: [Synth 8-3848] Net s_cci_fpd_rdata in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:1787]
WARNING: [Synth 8-3848] Net s_cci_fpd_rid in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:1788]
WARNING: [Synth 8-3848] Net s_cci_fpd_rlast in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:1789]
WARNING: [Synth 8-3848] Net s_cci_fpd_rresp in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:1790]
WARNING: [Synth 8-3848] Net s_cci_fpd_rvalid in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:1791]
WARNING: [Synth 8-3848] Net s_cci_fpd_wacount in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:1792]
WARNING: [Synth 8-3848] Net s_cci_fpd_wcount in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:1793]
WARNING: [Synth 8-3848] Net s_cci_fpd_wready in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:1794]
WARNING: [Synth 8-3848] Net ps_pmc_to_core in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2037]
WARNING: [Synth 8-3848] Net dbg0 in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2039]
WARNING: [Synth 8-3848] Net dbg0_ext in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2040]
WARNING: [Synth 8-3848] Net dbg1 in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2041]
WARNING: [Synth 8-3848] Net dbg1_ext in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2042]
WARNING: [Synth 8-3848] Net dbg2 in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2043]
WARNING: [Synth 8-3848] Net dbg2_ext in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2044]
WARNING: [Synth 8-3848] Net dbg3 in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2045]
WARNING: [Synth 8-3848] Net dbg3_ext in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2046]
WARNING: [Synth 8-3848] Net dbg4 in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2047]
WARNING: [Synth 8-3848] Net dbg4_ext in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2048]
WARNING: [Synth 8-3848] Net cpmdpllpcie0userclk in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2124]
WARNING: [Synth 8-3848] Net cpmdpllpcie1userclk in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2125]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgccixedrdataratechangereq in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2126]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgcurrentspeed in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2127]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgedrenable in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2128]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgerrcorout in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2129]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgerrfatalout in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2130]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgerrnonfatalout in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2131]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgextfunctionnumber in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2132]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgextreadreceived in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2133]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgextregisternumber in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2134]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgextwritebyteenable in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2135]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgextwritedata in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2136]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgextwritereceived in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2137]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgfcnpd in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2138]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgfcnpdscale in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2139]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgfcnph in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2140]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgfcnphscale in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2141]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgfcpd in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2142]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgfcpdscale in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2143]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgfcph in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2144]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgfcphscale in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2145]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfghotresetout in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2146]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfginterruptsent in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2147]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfglinkpowerstate in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2148]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfglocalerrorout in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2149]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfglocalerrorvalid in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2150]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgltssmstate in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2151]
WARNING: [Synth 8-3848] Net ifextplpcie0cfghpocfgmgmtreaddata in module/entity pspmc_v1_1_0_pspmc does not have driver. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_1_0.v:2152]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'inst' of module 'pspmc_v1_1_0_pspmc' has 3218 connections declared, but only 758 given [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/synth/bd_70da_pspmc_0_0.v:2394]
WARNING: [Synth 8-7023] instance 'pspmc_0' of module 'bd_70da_pspmc_0_0' has 758 connections declared, but only 330 given [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/synth/bd_70da.v:185]
WARNING: [Synth 8-7023] instance 'versal_cips_0' of module 'design_1_versal_cips_0_0' has 43 connections declared, but only 42 given [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/synth/design_1.v:215]
WARNING: [Synth 8-7129] Port pl_pcie0_resetn in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port pl_pcie1_resetn in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port dummy in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port emio_gem1_tx_r_fixed_lat in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port emio_wdt0rsto in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port emio_wdt1rsto in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port ps_pl_trigack[3] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port ps_pl_trigack[2] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port ps_pl_trigack[1] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port ps_pl_trigack[0] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port ps_pl_trigger[3] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port ps_pl_trigger[2] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port ps_pl_trigger[1] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port ps_pl_trigger[0] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port ps_ps_noc_nci_axi2_clk in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_arready in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_awready in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_bid[5] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_bid[4] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_bid[3] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_bid[2] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_bid[1] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_bid[0] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_bresp[1] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_bresp[0] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_bvalid in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_racount[3] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_racount[2] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_racount[1] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_racount[0] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rcount[7] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rcount[6] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rcount[5] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rcount[4] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rcount[3] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rcount[2] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rcount[1] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rcount[0] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[127] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[126] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[125] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[124] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[123] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[122] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[121] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[120] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[119] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[118] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[117] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[116] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[115] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[114] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[113] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[112] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[111] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[110] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[109] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[108] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[107] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[106] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[105] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[104] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[103] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[102] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[101] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[100] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[99] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[98] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[97] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[96] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[95] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[94] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[93] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[92] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[91] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[90] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[89] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[88] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[87] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[86] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[85] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[84] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[83] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[82] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[81] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[80] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[79] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[78] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[77] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[76] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[75] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[74] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[73] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[72] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[71] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[70] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[69] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[68] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[67] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_gp2_rdata[66] in module pspmc_v1_1_0_pspmc is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 6122.555 ; gain = 967.438 ; free physical = 86091 ; free virtual = 113073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 6122.555 ; gain = 967.438 ; free physical = 85673 ; free virtual = 112654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 6122.555 ; gain = 967.438 ; free physical = 85673 ; free virtual = 112654
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7831.789 ; gain = 0.000 ; free physical = 81611 ; free virtual = 108593
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/bd_70da_pspmc_0_0.xdc] for cell 'design_1_i/versal_cips_0/inst/pspmc_0/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/bd_70da_pspmc_0_0.xdc] for cell 'design_1_i/versal_cips_0/inst/pspmc_0/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_board.xdc] for cell 'design_1_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_board.xdc] for cell 'design_1_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xdc] for cell 'design_1_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xdc] for cell 'design_1_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_board.xdc] for cell 'design_1_i/clk_wizard_0/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_board.xdc] for cell 'design_1_i/clk_wizard_0/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0.xdc] for cell 'design_1_i/clk_wizard_0/inst'
WARNING: [Vivado 12-2489] -period contains time 10.000100 which will be rounded to 10.000 to ensure it is an integer multiple of 1 picosecond [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0.xdc:8]
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0.xdc] for cell 'design_1_i/clk_wizard_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr0_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr0_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr0/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr0_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr0_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr0/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/bd_48ac_psr_aclk1_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/bd_48ac_psr_aclk1_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/bd_48ac_psr_aclk1_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/bd_48ac_psr_aclk1_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[17].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[18].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[19].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[20].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[21].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[24].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[26].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[27].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[31].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[8].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64/inst'
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/fsm/dmabuf/fpga_bram64/inst'
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ip/design_1_emax6_0_0/src/fpga_bram64/fpga_bram64_waivers.xdc] for cell 'design_1_i/emax6_0/inst/fsm/dmabuf/fpga_bram64/inst'
INFO: [Timing 38-2] Deriving generated clocks
write_xdc: Time (s): cpu = 00:00:27 ; elapsed = 00:00:05 . Memory (MB): peak = 11528.004 ; gain = 33.906 ; free physical = 75578 ; free virtual = 102581
Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 31 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 11535.000 ; gain = 2.000 ; free physical = 74429 ; free virtual = 101432
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 67 instances were transformed.
  BUFG => BUFGCE: 2 instances
  FDR => FDRE: 60 instances
  SRL16 => SRL16E: 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.83 . Memory (MB): peak = 11535.008 ; gain = 0.008 ; free physical = 74359 ; free virtual = 101362
WARNING: [Designutils 20-5348] Reverting to default synthesis as last run was incremental and iterative incremental synthesis is disabled in this mode
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:20 ; elapsed = 00:01:30 . Memory (MB): peak = 11535.008 ; gain = 6379.891 ; free physical = 78666 ; free virtual = 105798
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit'
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized10'
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized11'
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized12'
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized13'
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized14'
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized15'
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized16'
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized17'
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized18'
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized19'
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized20'
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized21'
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized22'
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized23'
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized24'
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized25'
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized26'
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized27'
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized28'
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized29'
INFO: [Synth 8-802] inferred FSM for state register 'cmd_reg' in module 'unit__parameterized30'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_10_decerr_slave'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 32 for RAM "xpm_memory_base:/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 32 for RAM "xpm_memory_base:/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 32 for RAM "xpm_memory_base:/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 32 for RAM "xpm_memory_base:/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 32 for RAM "xpm_memory_base:/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 32 for RAM "xpm_memory_base:/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 32 for RAM "xpm_memory_base:/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 32 for RAM "xpm_memory_base:/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-3971] The signal "xpm_memory_base:/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized17'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized18'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized19'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized20'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized21'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized22'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized23'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized24'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized25'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized26'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized27'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized28'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized29'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              010 |                               00
                  iSTATE |                              100 |                               10
                 iSTATE1 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_reg' using encoding 'one-hot' in module 'unit__parameterized30'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_10_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:46 ; elapsed = 00:01:59 . Memory (MB): peak = 11535.008 ; gain = 6379.891 ; free physical = 77883 ; free virtual = 105048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 68    
	   3 Input   32 Bit       Adders := 128   
	   4 Input   32 Bit       Adders := 64    
	   2 Input   31 Bit       Adders := 1     
	   2 Input   27 Bit       Adders := 64    
	   2 Input   26 Bit       Adders := 64    
	   3 Input   18 Bit       Adders := 128   
	   4 Input   18 Bit       Adders := 128   
	   2 Input   17 Bit       Adders := 192   
	   3 Input   17 Bit       Adders := 256   
	   2 Input   16 Bit       Adders := 263   
	   3 Input   11 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   3 Input   10 Bit       Adders := 64    
	   2 Input    9 Bit       Adders := 193   
	   3 Input    9 Bit       Adders := 192   
	   3 Input    8 Bit       Adders := 1088  
	   2 Input    8 Bit       Adders := 267   
	   4 Input    8 Bit       Adders := 64    
	   8 Input    7 Bit       Adders := 64    
	   2 Input    7 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 73    
	   3 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 42    
	   3 Input    5 Bit       Adders := 2     
	   4 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 280   
	   3 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 236   
	   2 Input    1 Bit       Adders := 3     
	   3 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input     64 Bit         XORs := 768   
	   3 Input     45 Bit         XORs := 64    
	   3 Input     44 Bit         XORs := 64    
	   3 Input     42 Bit         XORs := 128   
	   3 Input     39 Bit         XORs := 64    
	   3 Input     36 Bit         XORs := 64    
	   3 Input     33 Bit         XORs := 128   
	   3 Input     32 Bit         XORs := 256   
	   2 Input     32 Bit         XORs := 128   
	   3 Input     31 Bit         XORs := 64    
	   3 Input     27 Bit         XORs := 256   
	   2 Input      6 Bit         XORs := 10    
	   2 Input      1 Bit         XORs := 425   
+---Registers : 
	             2178 Bit    Registers := 6     
	             1024 Bit    Registers := 64    
	              350 Bit    Registers := 32    
	              342 Bit    Registers := 117   
	              256 Bit    Registers := 132   
	              224 Bit    Registers := 1     
	              192 Bit    Registers := 128   
	              183 Bit    Registers := 2     
	              161 Bit    Registers := 2     
	              147 Bit    Registers := 3     
	              146 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 993   
	               47 Bit    Registers := 1     
	               40 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 231   
	               27 Bit    Registers := 64    
	               26 Bit    Registers := 192   
	               23 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 468   
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                9 Bit    Registers := 192   
	                8 Bit    Registers := 2219  
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 192   
	                5 Bit    Registers := 39    
	                4 Bit    Registers := 533   
	                3 Bit    Registers := 75    
	                2 Bit    Registers := 657   
	                1 Bit    Registers := 1719  
+---RAMs : 
	             512K Bit	(2048 X 256 bit)          RAMs := 33    
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 4     
	   4 Input 1024 Bit        Muxes := 64    
	   2 Input 1024 Bit        Muxes := 224   
	   5 Input 1024 Bit        Muxes := 32    
	   2 Input  342 Bit        Muxes := 107   
	   4 Input  256 Bit        Muxes := 224   
	   2 Input  256 Bit        Muxes := 2519  
	   3 Input  256 Bit        Muxes := 128   
	   2 Input  192 Bit        Muxes := 640   
	   3 Input  192 Bit        Muxes := 128   
	   4 Input  192 Bit        Muxes := 128   
	   4 Input  191 Bit        Muxes := 32    
	   4 Input  179 Bit        Muxes := 32    
	   4 Input  169 Bit        Muxes := 32    
	   4 Input  161 Bit        Muxes := 32    
	   4 Input  152 Bit        Muxes := 32    
	   2 Input  147 Bit        Muxes := 1     
	   4 Input  144 Bit        Muxes := 32    
	   2 Input  128 Bit        Muxes := 11    
	   4 Input  124 Bit        Muxes := 32    
	   4 Input  114 Bit        Muxes := 32    
	   4 Input  108 Bit        Muxes := 32    
	   4 Input   64 Bit        Muxes := 2240  
	   2 Input   64 Bit        Muxes := 1728  
	   3 Input   64 Bit        Muxes := 96    
	   2 Input   47 Bit        Muxes := 1     
	   2 Input   44 Bit        Muxes := 4     
	   2 Input   40 Bit        Muxes := 1     
	   4 Input   33 Bit        Muxes := 1280  
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 845   
	   5 Input   32 Bit        Muxes := 32    
	   2 Input   31 Bit        Muxes := 1     
	   4 Input   29 Bit        Muxes := 64    
	   2 Input   27 Bit        Muxes := 128   
	   3 Input   26 Bit        Muxes := 64    
	   2 Input   26 Bit        Muxes := 192   
	   2 Input   24 Bit        Muxes := 320   
	   2 Input   23 Bit        Muxes := 577   
	   2 Input   20 Bit        Muxes := 1     
	   4 Input   18 Bit        Muxes := 32    
	   4 Input   16 Bit        Muxes := 481   
	   2 Input   16 Bit        Muxes := 2046  
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	   4 Input   11 Bit        Muxes := 4     
	   2 Input   11 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 512   
	   2 Input    8 Bit        Muxes := 5426  
	   8 Input    8 Bit        Muxes := 64    
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 240   
	   4 Input    7 Bit        Muxes := 8     
	   2 Input    6 Bit        Muxes := 138   
	  28 Input    6 Bit        Muxes := 64    
	   4 Input    6 Bit        Muxes := 32    
	   3 Input    6 Bit        Muxes := 32    
	   2 Input    5 Bit        Muxes := 41    
	   3 Input    5 Bit        Muxes := 32    
	   2 Input    4 Bit        Muxes := 1050  
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 81    
	   3 Input    3 Bit        Muxes := 33    
	   4 Input    3 Bit        Muxes := 34    
	   5 Input    3 Bit        Muxes := 10    
	   9 Input    3 Bit        Muxes := 9     
	   2 Input    2 Bit        Muxes := 1102  
	   3 Input    2 Bit        Muxes := 321   
	   4 Input    2 Bit        Muxes := 96    
	   5 Input    2 Bit        Muxes := 32    
	   2 Input    1 Bit        Muxes := 2373  
	  32 Input    1 Bit        Muxes := 64    
	   3 Input    1 Bit        Muxes := 726   
	   4 Input    1 Bit        Muxes := 233   
	   5 Input    1 Bit        Muxes := 10    
	   6 Input    1 Bit        Muxes := 53    
	  12 Input    1 Bit        Muxes := 9     
	  10 Input    1 Bit        Muxes := 6     
	   7 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3936 (col length:164)
BRAMs: 1934 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module proc_sys_reset__1.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP s, operation Mode is: A*B.
DSP Report: operator s is absorbed into DSP s.
DSP Report: Generating DSP s, operation Mode is: A*B.
DSP Report: operator s is absorbed into DSP s.
DSP Report: Generating DSP s, operation Mode is: A*B.
DSP Report: operator s is absorbed into DSP s.
DSP Report: Generating DSP s, operation Mode is: A*B.
DSP Report: operator s is absorbed into DSP s.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpu1l/\fadd_s1_frac_r/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpu1l/\fadd_s1_exp_r/q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpu1h/\fadd_s1_frac_r/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpu1h/\fadd_s1_exp_r/q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu2/\sfma_so_r/q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu2/\sfma_so_r/q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu2/\sfma_so_r/q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu2/\sfma_so_r/q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu2/\sfma_so_r/q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu2/\sfma_so_r/q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu2/\sfma_so_r/q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu2/\sfma_so_r/q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu2/\sfma_so_r/q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu2/\sfma_so_r/q_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu2/\sfma_so_r/q_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu2/\sfma_so_r/q_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu2/\sfma_so_r/q_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu2/\sfma_so_r/q_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu2/\sfma_so_r/q_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu2/\sfma_so_r/q_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu2/\sfma_so_r/q_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spu2/\sfma_so_r/q_reg[31] )
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-5544] ROM "fb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6850] RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_keep_skp_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_keep_skp_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_keep_skp_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/axring_top_buf/\queue_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_keep_len_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_keep_len_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_keep_len_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_keep_len_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_keep_len_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_keep_len_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_keep_len_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_keep_len_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/next_linkup_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/axiif_mbusy_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_skp_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_skp_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_skp_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/axring_top_buf/\queue_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_mlen_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_mlen_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_mlen_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_mlen_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_mlen_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_mlen_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_mlen_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_mlen_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_mlen_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_mlen_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_mlen_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_mlen_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_mlen_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_mlen_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_mlen_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_mlen_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_alen_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_alen_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_alen_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_alen_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_alen_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_alen_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_alen_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fsm/\axiif_alen_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EMAX6_UNIT[28].mux_top_buf/queue_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EMAX6_UNIT[24].mux_top_buf/queue_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EMAX6_UNIT[20].mux_top_buf/queue_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EMAX6_UNIT[16].mux_top_buf/queue_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EMAX6_UNIT[12].mux_top_buf/queue_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EMAX6_UNIT[8].mux_top_buf/queue_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EMAX6_UNIT[4].mux_top_buf/queue_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EMAX6_UNIT[0].mux_top_buf/queue_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EMAX6_UNIT[28].mux_top_buf/queue_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EMAX6_UNIT[24].mux_top_buf/queue_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EMAX6_UNIT[20].mux_top_buf/queue_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EMAX6_UNIT[16].mux_top_buf/queue_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EMAX6_UNIT[12].mux_top_buf/queue_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EMAX6_UNIT[8].mux_top_buf/queue_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EMAX6_UNIT[4].mux_top_buf/queue_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EMAX6_UNIT[0].mux_top_buf/queue_reg[0][22] )
INFO: [Synth 8-5544] ROM "mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst /\w_fill_mask_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s00_entry_pipeline/s00_si_converter/inst /\converter.wrap_narrow_inst /\w_accum_reg[sc_route][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[88] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg_reg' and it is trimmed from '47' to '16' bits. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:4502]
INFO: [Synth 8-3936] Found unconnected internal register 'exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg_reg' and it is trimmed from '33' to '2' bits. [/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:4502]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:37 ; elapsed = 00:03:54 . Memory (MB): peak = 11535.008 ; gain = 6379.891 ; free physical = 68410 ; free virtual = 97238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|popcount12  | d          | 64x3          | LUT            | 
|popcount12  | d          | 64x3          | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 2,2,2,2,2,2,2,2 | 
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 2,2,2,2,2,2,2,2 | 
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 2,2,2,2,2,2,2,2 | 
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 2,2,2,2,2,2,2,2 | 
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 2,2,2,2,2,2,2,2 | 
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 2,2,2,2,2,2,2,2 | 
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 2,2,2,2,2,2,2,2 | 
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 2,2,2,2,2,2,2,2 | 
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 2,2,2,2,2,2,2,2 | 
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 2,2,2,2,2,2,2,2 | 
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 2,2,2,2,2,2,2,2 | 
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 2,2,2,2,2,2,2,2 | 
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 2,2,2,2,2,2,2,2 | 
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 2,2,2,2,2,2,2,2 | 
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 2,2,2,2,2,2,2,2 | 
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 2,2,2,2,2,2,2,2 | 
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 2,2,2,2,2,2,2,2 | 
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 2,2,2,2,2,2,2,2 | 
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 2,2,2,2,2,2,2,2 | 
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 2,2,2,2,2,2,2,2 | 
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 2,2,2,2,2,2,2,2 | 
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 2,2,2,2,2,2,2,2 | 
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 2,2,2,2,2,2,2,2 | 
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 2,2,2,2,2,2,2,2 | 
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 2,2,2,2,2,2,2,2 | 
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 2,2,2,2,2,2,2,2 | 
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 2,2,2,2,2,2,2,2 | 
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 2,2,2,2,2,2,2,2 | 
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 2,2,2,2,2,2,2,2 | 
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 2,2,2,2,2,2,2,2 | 
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 2,2,2,2,2,2,2,2 | 
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 2,2,2,2,2,2,2,2 | 
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 2,2,2,2,2,2,2,2 | 
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                           | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 183             | RAM32M16 x 14  | 
|\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 183             | RAM32M16 x 14  | 
|\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 23              | RAM32M16 x 2   | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 147             | RAM32M16 x 11  | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 146             | RAM32M16 x 11  | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 161             | RAM32M16 x 12  | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 161             | RAM32M16 x 12  | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|exe1        | A*B         | 11     | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exe1        | A*B         | 11     | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exe1        | A*B         | 11     | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exe1        | A*B         | 11     | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wizard_0/inst/clk_in1' to pin 'versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:01 ; elapsed = 00:04:21 . Memory (MB): peak = 11535.008 ; gain = 6379.891 ; free physical = 67892 ; free virtual = 96820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5556] The block RAM "design_1_i/emax6_0/stage4_insti_2/\inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-6900] The block RAM "design_1_i/emax6_0/stage4_insti_2/\inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" originally mapped as a shallow cascade chain, is remapped into deep cascade chain of height 1 for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_2/\inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_2/\inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_2/\inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_2/\inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_2/\inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_2/\inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_2/\inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_2/\inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_2/\inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_2/\inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_2/\inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_2/\inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_2/\inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_2/\inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_2/\inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_2/\inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-3971] The signal "design_1_i/emax6_0/stage4_insti_2/\inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "design_1_i/emax6_0/stage4_insti_6/\inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-6900] The block RAM "design_1_i/emax6_0/stage4_insti_6/\inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" originally mapped as a shallow cascade chain, is remapped into deep cascade chain of height 1 for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_6/\inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_6/\inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_6/\inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_6/\inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_6/\inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_6/\inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_6/\inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_6/\inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_6/\inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_6/\inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_6/\inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_6/\inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_6/\inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_6/\inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_6/\inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_6/\inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-3971] The signal "design_1_i/emax6_0/stage4_insti_6/\inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "design_1_i/emax6_0/stage4_insti_14/\inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-6900] The block RAM "design_1_i/emax6_0/stage4_insti_14/\inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" originally mapped as a shallow cascade chain, is remapped into deep cascade chain of height 1 for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_14/\inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_14/\inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_14/\inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_14/\inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_14/\inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_14/\inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_14/\inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_14/\inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_14/\inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_14/\inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_14/\inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_14/\inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_14/\inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_14/\inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_14/\inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_14/\inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-3971] The signal "design_1_i/emax6_0/stage4_insti_14/\inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "design_1_i/emax6_0/stage4_insti_122/\inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-6900] The block RAM "design_1_i/emax6_0/stage4_insti_122/\inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" originally mapped as a shallow cascade chain, is remapped into deep cascade chain of height 1 for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_122/\inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_122/\inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_122/\inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_122/\inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_122/\inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_122/\inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_122/\inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_122/\inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_122/\inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_122/\inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_122/\inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_122/\inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_122/\inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_122/\inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_122/\inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_122/\inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-3971] The signal "design_1_i/emax6_0/stage4_insti_122/\inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "design_1_i/emax6_0/stage4_insti_118/\inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-6900] The block RAM "design_1_i/emax6_0/stage4_insti_118/\inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" originally mapped as a shallow cascade chain, is remapped into deep cascade chain of height 1 for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_118/\inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_118/\inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_118/\inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_118/\inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_118/\inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_118/\inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_118/\inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_118/\inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_118/\inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_118/\inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_118/\inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_118/\inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_118/\inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_118/\inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_118/\inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_118/\inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-3971] The signal "design_1_i/emax6_0/stage4_insti_118/\inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "design_1_i/emax6_0/stage4_insti_114/\inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-6900] The block RAM "design_1_i/emax6_0/stage4_insti_114/\inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" originally mapped as a shallow cascade chain, is remapped into deep cascade chain of height 1 for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_114/\inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_114/\inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_114/\inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_114/\inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_114/\inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_114/\inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_114/\inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_114/\inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_114/\inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_114/\inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_114/\inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_114/\inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_114/\inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_114/\inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_114/\inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_114/\inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-3971] The signal "design_1_i/emax6_0/stage4_insti_114/\inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "design_1_i/emax6_0/stage4_insti_110/\inst/EMAX6_UNIT[27].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-6900] The block RAM "design_1_i/emax6_0/stage4_insti_110/\inst/EMAX6_UNIT[27].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" originally mapped as a shallow cascade chain, is remapped into deep cascade chain of height 1 for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_110/\inst/EMAX6_UNIT[27].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_110/\inst/EMAX6_UNIT[27].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_110/\inst/EMAX6_UNIT[27].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "design_1_i/emax6_0/stage4_insti_110/\inst/EMAX6_UNIT[27].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg"
INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "design_1_i/emax6_0/stage4_insti_110/\inst/EMAX6_UNIT[27].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "design_1_i/emax6_0/stage4_insti_106/\inst/EMAX6_UNIT[26].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-6900] The block RAM "design_1_i/emax6_0/stage4_insti_106/\inst/EMAX6_UNIT[26].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" originally mapped as a shallow cascade chain, is remapped into deep cascade chain of height 1 for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-3971] The signal "design_1_i/emax6_0/stage4_insti_106/\inst/EMAX6_UNIT[26].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "design_1_i/emax6_0/stage4_insti_102/\inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-6900] The block RAM "design_1_i/emax6_0/stage4_insti_102/\inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" originally mapped as a shallow cascade chain, is remapped into deep cascade chain of height 1 for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-3971] The signal "design_1_i/emax6_0/stage4_insti_102/\inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "design_1_i/emax6_0/stage4_insti_98/\inst/EMAX6_UNIT[24].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-6900] The block RAM "design_1_i/emax6_0/stage4_insti_98/\inst/EMAX6_UNIT[24].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" originally mapped as a shallow cascade chain, is remapped into deep cascade chain of height 1 for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-3971] The signal "design_1_i/emax6_0/stage4_insti_98/\inst/EMAX6_UNIT[24].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "design_1_i/emax6_0/stage4_insti_94/\inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-6900] The block RAM "design_1_i/emax6_0/stage4_insti_94/\inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" originally mapped as a shallow cascade chain, is remapped into deep cascade chain of height 1 for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-3971] The signal "design_1_i/emax6_0/stage4_insti_94/\inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "design_1_i/emax6_0/stage4_insti_90/\inst/EMAX6_UNIT[22].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-6900] The block RAM "design_1_i/emax6_0/stage4_insti_90/\inst/EMAX6_UNIT[22].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" originally mapped as a shallow cascade chain, is remapped into deep cascade chain of height 1 for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-3971] The signal "design_1_i/emax6_0/stage4_insti_90/\inst/EMAX6_UNIT[22].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "design_1_i/emax6_0/stage4_insti_86/\inst/EMAX6_UNIT[21].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-6900] The block RAM "design_1_i/emax6_0/stage4_insti_86/\inst/EMAX6_UNIT[21].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" originally mapped as a shallow cascade chain, is remapped into deep cascade chain of height 1 for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-3971] The signal "design_1_i/emax6_0/stage4_insti_86/\inst/EMAX6_UNIT[21].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "design_1_i/emax6_0/stage4_insti_82/\inst/EMAX6_UNIT[20].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-6900] The block RAM "design_1_i/emax6_0/stage4_insti_82/\inst/EMAX6_UNIT[20].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" originally mapped as a shallow cascade chain, is remapped into deep cascade chain of height 1 for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-3971] The signal "design_1_i/emax6_0/stage4_insti_82/\inst/EMAX6_UNIT[20].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "design_1_i/emax6_0/stage4_insti_78/\inst/EMAX6_UNIT[19].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-6900] The block RAM "design_1_i/emax6_0/stage4_insti_78/\inst/EMAX6_UNIT[19].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" originally mapped as a shallow cascade chain, is remapped into deep cascade chain of height 1 for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-3971] The signal "design_1_i/emax6_0/stage4_insti_78/\inst/EMAX6_UNIT[19].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "design_1_i/emax6_0/stage4_insti_74/\inst/EMAX6_UNIT[18].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-6900] The block RAM "design_1_i/emax6_0/stage4_insti_74/\inst/EMAX6_UNIT[18].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" originally mapped as a shallow cascade chain, is remapped into deep cascade chain of height 1 for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-3971] The signal "design_1_i/emax6_0/stage4_insti_74/\inst/EMAX6_UNIT[18].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "design_1_i/emax6_0/stage4_insti_70/\inst/EMAX6_UNIT[17].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-6900] The block RAM "design_1_i/emax6_0/stage4_insti_70/\inst/EMAX6_UNIT[17].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" originally mapped as a shallow cascade chain, is remapped into deep cascade chain of height 1 for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-3971] The signal "design_1_i/emax6_0/stage4_insti_70/\inst/EMAX6_UNIT[17].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "design_1_i/emax6_0/stage4_insti_66/\inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-6900] The block RAM "design_1_i/emax6_0/stage4_insti_66/\inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" originally mapped as a shallow cascade chain, is remapped into deep cascade chain of height 1 for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-3971] The signal "design_1_i/emax6_0/stage4_insti_66/\inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "design_1_i/emax6_0/stage4_insti_30/\inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-6900] The block RAM "design_1_i/emax6_0/stage4_insti_30/\inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" originally mapped as a shallow cascade chain, is remapped into deep cascade chain of height 1 for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-3971] The signal "design_1_i/emax6_0/stage4_insti_30/\inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "design_1_i/emax6_0/stage4_insti_58/\inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-6900] The block RAM "design_1_i/emax6_0/stage4_insti_58/\inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" originally mapped as a shallow cascade chain, is remapped into deep cascade chain of height 1 for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-3971] The signal "design_1_i/emax6_0/stage4_insti_58/\inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "design_1_i/emax6_0/stage4_insti_54/\inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-6900] The block RAM "design_1_i/emax6_0/stage4_insti_54/\inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" originally mapped as a shallow cascade chain, is remapped into deep cascade chain of height 1 for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-3971] The signal "design_1_i/emax6_0/stage4_insti_54/\inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "design_1_i/emax6_0/stage4_insti_50/\inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-6900] The block RAM "design_1_i/emax6_0/stage4_insti_50/\inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" originally mapped as a shallow cascade chain, is remapped into deep cascade chain of height 1 for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-3971] The signal "design_1_i/emax6_0/stage4_insti_50/\inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "design_1_i/emax6_0/stage4_insti_46/\inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-6900] The block RAM "design_1_i/emax6_0/stage4_insti_46/\inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" originally mapped as a shallow cascade chain, is remapped into deep cascade chain of height 1 for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-3971] The signal "design_1_i/emax6_0/stage4_insti_46/\inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "design_1_i/emax6_0/stage4_insti_42/\inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-6900] The block RAM "design_1_i/emax6_0/stage4_insti_42/\inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" originally mapped as a shallow cascade chain, is remapped into deep cascade chain of height 1 for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-3971] The signal "design_1_i/emax6_0/stage4_insti_42/\inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "design_1_i/emax6_0/stage4_insti_38/\inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-6900] The block RAM "design_1_i/emax6_0/stage4_insti_38/\inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" originally mapped as a shallow cascade chain, is remapped into deep cascade chain of height 1 for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-3971] The signal "design_1_i/emax6_0/stage4_insti_38/\inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "design_1_i/emax6_0/stage4_insti_34/\inst/EMAX6_UNIT[8].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-6900] The block RAM "design_1_i/emax6_0/stage4_insti_34/\inst/EMAX6_UNIT[8].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" originally mapped as a shallow cascade chain, is remapped into deep cascade chain of height 1 for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-3971] The signal "design_1_i/emax6_0/stage4_insti_34/\inst/EMAX6_UNIT[8].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "design_1_i/emax6_0/stage4_insti_62/\inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-6900] The block RAM "design_1_i/emax6_0/stage4_insti_62/\inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" originally mapped as a shallow cascade chain, is remapped into deep cascade chain of height 1 for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-3971] The signal "design_1_i/emax6_0/stage4_insti_62/\inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "design_1_i/emax6_0/stage4_insti_26/\inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-6900] The block RAM "design_1_i/emax6_0/stage4_insti_26/\inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" originally mapped as a shallow cascade chain, is remapped into deep cascade chain of height 1 for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-3971] The signal "design_1_i/emax6_0/stage4_insti_26/\inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "design_1_i/emax6_0/stage4_insti_22/\inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-6900] The block RAM "design_1_i/emax6_0/stage4_insti_22/\inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" originally mapped as a shallow cascade chain, is remapped into deep cascade chain of height 1 for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-3971] The signal "design_1_i/emax6_0/stage4_insti_22/\inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "design_1_i/emax6_0/stage4_insti_18/\inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-6900] The block RAM "design_1_i/emax6_0/stage4_insti_18/\inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" originally mapped as a shallow cascade chain, is remapped into deep cascade chain of height 1 for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-3971] The signal "design_1_i/emax6_0/stage4_insti_18/\inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "design_1_i/emax6_0/stage4_insti_126/\inst/EMAX6_UNIT[31].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-6900] The block RAM "design_1_i/emax6_0/stage4_insti_126/\inst/EMAX6_UNIT[31].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" originally mapped as a shallow cascade chain, is remapped into deep cascade chain of height 1 for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-3971] The signal "design_1_i/emax6_0/stage4_insti_126/\inst/EMAX6_UNIT[31].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "design_1_i/emax6_0/stage4_insti_10/\inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-6900] The block RAM "design_1_i/emax6_0/stage4_insti_10/\inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" originally mapped as a shallow cascade chain, is remapped into deep cascade chain of height 1 for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-3971] The signal "design_1_i/emax6_0/stage4_insti_10/\inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "design_1_i/emax6_0/insti_128/\inst/fsm /\dmabuf/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-6900] The block RAM "design_1_i/emax6_0/insti_128/\inst/fsm /\dmabuf/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" originally mapped as a shallow cascade chain, is remapped into deep cascade chain of height 1 for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-3971] The signal "design_1_i/emax6_0/insti_128/\inst/fsm /\dmabuf/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst /gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:26 ; elapsed = 00:05:49 . Memory (MB): peak = 11535.008 ; gain = 6379.891 ; free physical = 67391 ; free virtual = 95936
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------+
|Module Name                                                                                                                             | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights                 | 
+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------+
|design_1_i/emax6_0/stage4_insti_2/\inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst     | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|design_1_i/emax6_0/stage4_insti_6/\inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst     | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|design_1_i/emax6_0/stage4_insti_10/\inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst    | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|design_1_i/emax6_0/stage4_insti_14/\inst/EMAX6_UNIT[3].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst    | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|design_1_i/emax6_0/stage4_insti_18/\inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst    | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|design_1_i/emax6_0/stage4_insti_22/\inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst    | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|design_1_i/emax6_0/stage4_insti_26/\inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst    | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|design_1_i/emax6_0/stage4_insti_30/\inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst    | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|design_1_i/emax6_0/stage4_insti_34/\inst/EMAX6_UNIT[8].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst    | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|design_1_i/emax6_0/stage4_insti_38/\inst/EMAX6_UNIT[9].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst    | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|design_1_i/emax6_0/stage4_insti_42/\inst/EMAX6_UNIT[10].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst   | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|design_1_i/emax6_0/stage4_insti_46/\inst/EMAX6_UNIT[11].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst   | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|design_1_i/emax6_0/stage4_insti_50/\inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst   | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|design_1_i/emax6_0/stage4_insti_54/\inst/EMAX6_UNIT[13].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst   | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|design_1_i/emax6_0/stage4_insti_58/\inst/EMAX6_UNIT[14].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst   | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|design_1_i/emax6_0/stage4_insti_62/\inst/EMAX6_UNIT[15].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst   | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|design_1_i/emax6_0/stage4_insti_66/\inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst   | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|design_1_i/emax6_0/stage4_insti_70/\inst/EMAX6_UNIT[17].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst   | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|design_1_i/emax6_0/stage4_insti_74/\inst/EMAX6_UNIT[18].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst   | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|design_1_i/emax6_0/stage4_insti_78/\inst/EMAX6_UNIT[19].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst   | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|design_1_i/emax6_0/stage4_insti_82/\inst/EMAX6_UNIT[20].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst   | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|design_1_i/emax6_0/stage4_insti_86/\inst/EMAX6_UNIT[21].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst   | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|design_1_i/emax6_0/stage4_insti_90/\inst/EMAX6_UNIT[22].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst   | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|design_1_i/emax6_0/stage4_insti_94/\inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst   | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|design_1_i/emax6_0/stage4_insti_98/\inst/EMAX6_UNIT[24].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst   | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|design_1_i/emax6_0/stage4_insti_102/\inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst  | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|design_1_i/emax6_0/stage4_insti_106/\inst/EMAX6_UNIT[26].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst  | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|design_1_i/emax6_0/stage4_insti_110/\inst/EMAX6_UNIT[27].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst  | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|design_1_i/emax6_0/stage4_insti_114/\inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst  | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|design_1_i/emax6_0/stage4_insti_118/\inst/EMAX6_UNIT[29].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst  | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|design_1_i/emax6_0/stage4_insti_122/\inst/EMAX6_UNIT[30].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst  | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|design_1_i/emax6_0/stage4_insti_126/\inst/EMAX6_UNIT[31].unit/stage4_inst/lmm/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst  | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|design_1_i/emax6_0/insti_128/\inst/fsm /\dmabuf/fpga_bram64 /inst/\gen_xpm.gen_base.xpm_memory_base_inst                                | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 2 K x 256(WRITE_FIRST) | W | R | 2 K x 256(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------+


Distributed RAM: Final Mapping Report
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                           | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 183             | RAM32M16 x 14  | 
|\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 183             | RAM32M16 x 14  | 
|\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 23              | RAM32M16 x 2   | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 147             | RAM32M16 x 11  | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 146             | RAM32M16 x 11  | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 161             | RAM32M16 x 12  | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 161             | RAM32M16 x 12  | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_2/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_2/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_2/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_2/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_2/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_2/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_2/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_2/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_2/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_2/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_2/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_2/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_2/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_2/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_2/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_2/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_2/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_2/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_2/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_2/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_2/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_2/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_2/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_2/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_2/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_2/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_2/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_2/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_2/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_2/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_2/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_2/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_6/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_6/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_6/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_6/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_6/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_6/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_6/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_6/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_6/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_6/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_6/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_6/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_6/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_6/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_6/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_6/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_6/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_6/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_6/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_6/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_6/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_6/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_6/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_6/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_6/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_6/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_6/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_6/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_6/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_6/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_6/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_6/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_10/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_10/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_10/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_10/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_10/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_10/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_10/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_10/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_10/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_10/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_10/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_10/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_10/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_10/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_10/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_10/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_10/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_10/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_10/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_10/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_10/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_10/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_10/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_10/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_10/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_10/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_10/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_10/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_10/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_10/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_10/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_10/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_14/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_14/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_14/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/emax6_0/stage4_insti_14/lmm/fpga_bram64/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:48 ; elapsed = 00:07:15 . Memory (MB): peak = 11535.008 ; gain = 6379.891 ; free physical = 60813 ; free virtual = 89803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_i2c_scl_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_i2c_sda_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:uart0_ctsn to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:uart0_dcdn to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:uart0_dsrn to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:uart0_rin to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:uart0_rxd to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:fmio_uart0_sir_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:uart1_ctsn to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:uart1_dcdn to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:uart1_dsrn to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:uart1_rin to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:uart1_rxd to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:fmio_uart1_sir_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_pl_gpi[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:lpd_gpio_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[63] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[62] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[61] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[60] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[59] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[58] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[57] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[56] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[55] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[54] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[53] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[52] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[51] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[50] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[49] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[48] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[47] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[46] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[45] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[44] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[43] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:pmc_gpio_in[42] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:43 ; elapsed = 00:08:15 . Memory (MB): peak = 11535.008 ; gain = 6379.891 ; free physical = 58437 ; free virtual = 87902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:45 ; elapsed = 00:08:17 . Memory (MB): peak = 11535.008 ; gain = 6379.891 ; free physical = 58417 ; free virtual = 87910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:26 ; elapsed = 00:08:59 . Memory (MB): peak = 11535.008 ; gain = 6379.891 ; free physical = 57495 ; free virtual = 87024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:36 ; elapsed = 00:09:09 . Memory (MB): peak = 11535.008 ; gain = 6379.891 ; free physical = 56355 ; free virtual = 86094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:37 ; elapsed = 00:09:11 . Memory (MB): peak = 11535.008 ; gain = 6379.891 ; free physical = 56373 ; free virtual = 86167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:40 ; elapsed = 00:09:13 . Memory (MB): peak = 11535.008 ; gain = 6379.891 ; free physical = 56277 ; free virtual = 86071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | shift_reg_reg | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__1     | shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------------+-------+
|      |Cell              |Count  |
+------+------------------+-------+
|1     |BUFG              |      2|
|2     |BUFG_PS           |      5|
|3     |DSP_ALUADD        |    128|
|4     |DSP_ALUMUX        |    128|
|5     |DSP_ALUREG        |    128|
|6     |DSP_A_B_DATA58    |    128|
|7     |DSP_C_DATA58      |    128|
|8     |DSP_MULTIPLIER58  |    128|
|9     |DSP_M_DATA58      |    128|
|10    |DSP_OUTPUT58      |    128|
|11    |DSP_PATDET        |    128|
|12    |DSP_PREADD58      |    128|
|13    |DSP_PREADD_DATA58 |    128|
|14    |DSP_SRCMX_OPTINV  |    128|
|15    |LOOKAHEAD8        |   7672|
|22    |LUT1              |    486|
|23    |LUT2              |  54894|
|24    |LUT3              |  74900|
|25    |LUT4              | 235709|
|26    |LUT5              | 133329|
|27    |LUT6              | 361120|
|28    |LUT6CY            |  53228|
|29    |MMCME5            |      1|
|30    |PS9               |      1|
|31    |RAM32M16          |     56|
|32    |RAMB36E5_INT      |    528|
|33    |SRL16             |      5|
|34    |SRL16E            |    109|
|35    |SRLC32E           |    274|
|36    |FDCE              | 244981|
|37    |FDPE              |   8688|
|38    |FDR               |     28|
|39    |FDRE              |   3022|
|40    |FDSE              |    100|
|41    |IBUF              |      1|
+------+------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:42 ; elapsed = 00:09:15 . Memory (MB): peak = 11535.008 ; gain = 6379.891 ; free physical = 56221 ; free virtual = 86015
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8167 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:45 ; elapsed = 00:08:08 . Memory (MB): peak = 11535.008 ; gain = 967.438 ; free physical = 69678 ; free virtual = 99472
Synthesis Optimization Complete : Time (s): cpu = 00:09:44 ; elapsed = 00:09:16 . Memory (MB): peak = 11535.008 ; gain = 6379.891 ; free physical = 69748 ; free virtual = 99498
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 11535.008 ; gain = 0.000 ; free physical = 64098 ; free virtual = 93828
INFO: [Netlist 29-17] Analyzing 53975 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 9 CPU seconds
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_wizard_0/inst/clock_primitive_inst/IBUF_clkin1_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 11905.402 ; gain = 0.000 ; free physical = 63002 ; free virtual = 92720
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 53975 instances were transformed.
  BUFG => BUFGCE: 2 instances
  DSP58 => DSP58 (DSP_ALUADD, DSP_ALUMUX, DSP_ALUREG, DSP_A_B_DATA58, DSP_C_DATA58, DSP_MULTIPLIER58, DSP_M_DATA58, DSP_OUTPUT58, DSP_PATDET, DSP_PREADD58, DSP_PREADD_DATA58, DSP_SRCMX_OPTINV, VCC): 128 instances
  FDR => FDRE: 28 instances
  LUT6CY => LUT6CY (LUTCY1, LUTCY2): 53228 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 56 instances
  RAMB36E5 => RAMB36E5_INT: 528 instances
  SRL16 => SRL16E: 5 instances

Synth Design complete, checksum: 95b07f79
INFO: [Common 17-83] Releasing license: Synthesis
855 Infos, 618 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:11:35 ; elapsed = 00:11:01 . Memory (MB): peak = 11905.402 ; gain = 6901.430 ; free physical = 64929 ; free virtual = 94647
INFO: [Common 17-1381] The checkpoint '/home/nakashim/proj-arm64/fpga/VMK180-step4000/VMK180_32st.runs/synth_1/design_1_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:16 ; elapsed = 00:01:41 . Memory (MB): peak = 12296.047 ; gain = 390.645 ; free physical = 64960 ; free virtual = 94951
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 30 09:58:15 2023...
