<module name="MCSPI0_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="MCSPI_HL_REV" acronym="MCSPI_HL_REV" offset="0x0" width="32" description="IP Revision Identifier (X.Y.R) Used by software to track features, bugs, and compatibility">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0x40301A0B" description="IP Revision" range="" rwaccess="R"/>
  </register>
  <register id="MCSPI_HL_HWINFO" acronym="MCSPI_HL_HWINFO" offset="0x4" width="32" description="Information about the IP module's hardware configuration, that is, typically the module's HDL generics (if any). Actual field format and encoding is up to the module's designer to decide. Some of the MCSPI features described in this section may not be supported on this family of devices. For more information, see , MCSPI Not Supported Features.">
    <bitfield id="RSVD" width="25" begin="31" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RETMODE" width="1" begin="6" end="6" resetval="0x0" description="Retention Mode generic parameter. This bit field indicates whether the retention mode is supported using the pin PIRFFRET." range="" rwaccess="R"/>
    <bitfield id="FFNBYTE" width="5" begin="5" end="1" resetval="0x4" description="FIFO number of byte generic parameter 1h (R) = FIFO 16 bytes depth 2h (R) = FIFO 32 bytes depth 4h (R) = FIFO 64 bytes depth 8h (R) = FIFO 128 bytes depth 10h (R) = FIFO 256 bytes depth" range="" rwaccess="R"/>
    <bitfield id="USEFIFO" width="1" begin="0" end="0" resetval="0x1" description="Use of a FIFO enable: 0h (R) = FIFO not implemented in design 1h (R) = FIFO and its management implemented in design with depth defined by FFNBYTE generic" range="" rwaccess="R"/>
  </register>
  <register id="MCSPI_HL_SYSCONFIG" acronym="MCSPI_HL_SYSCONFIG" offset="0x10" width="32" description="Clock management configuration Some of the MCSPI features described in this section may not be supported on this family of devices. For more information, see , MCSPI Not Supported Features.">
    <bitfield id="RSVD" width="28" begin="31" end="4" resetval="0x0" description="Reads returns 0" range="" rwaccess="R"/>
    <bitfield id="IDLEMODE" width="2" begin="3" end="2" resetval="0x2" description="Configuration of the local target state management mode. 0h (R/W) = Force-idle mode: local target's IDLE state follows (acknowledges) the system's clock stop requests unconditionally, that is, regardless of the IP module's internal requirements. Backup mode, for debug only. 1h (R/W) = No-idle mode: local target never enters IDLE state. Backup mode, for debug only. 2h (R/W) = Smart-idle mode: local target's IDLE state eventually follows (acknowledges) the system's clock stop requests, depending on the IP module's internal requirements. IP module shall not generate (IRQ- or DMA-request-related) wake-up events. 3h (R/W) = Smart-idle wake-up-capable mode: local target's IDLE state eventually follows (acknowledges) the system's clock stop requests, depending on the IP module's internal requirements. IP module may generate (IRQ- or DMA-request-related) wake-up events when in IDLE state." range="" rwaccess="RW"/>
    <bitfield id="FREEEMU" width="1" begin="1" end="1" resetval="0x0" description="Sensitivity to emulation (debug) suspend input signal. 0h (R/W) = IP module is sensitive to emulation suspend. 1h (R/W) = IP module is not sensitive to emulation suspend." range="" rwaccess="RW"/>
    <bitfield id="SOFTRESET" width="1" begin="0" end="0" resetval="0x0" description="Software reset. (Optional) 0h (R/W) = Reset done, no pending action 1h (R/W) = Initiate software reset" range="" rwaccess="RW"/>
  </register>
  <register id="MCSPI_REVISION" acronym="MCSPI_REVISION" offset="0x100" width="32" description="This register contains the revision number.">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0x2B" description="IP revision" range="" rwaccess="R"/>
  </register>
  <register id="MCSPI_SYSCONFIG" acronym="MCSPI_SYSCONFIG" offset="0x110" width="32" description="This register allows controlling various parameters of the configuration interface and is not affected by software reset. Some of the MCSPI features described in this section may not be supported on this family of devices. For more information, see , MCSPI Not Supported Features.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reads returns 0" range="" rwaccess="R"/>
    <bitfield id="CLOCKACTIVITY" width="2" begin="9" end="8" resetval="0x0" description="Clocks activity during wake-up mode period 0h (R/W) = Interface and functional clocks may be switched off. 1h (R/W) = Interface clock is maintained. Functional clock may be switched off. 2h (R/W) = Functional clock is maintained. Interface clock may be switched off. 3h (R/W) = Interface and functional clocks are maintained." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reads returns 0" range="" rwaccess="R"/>
    <bitfield id="SIDLEMODE" width="2" begin="4" end="3" resetval="0x2" description="Power management 0h (R/W) = If an IDLE request is detected, the MCSPI acknowledges it unconditionally and goes in inactive mode. Interrupt, DMA requests and wake-up lines are unconditionally deasserted and the module wake-up capability is deactivated even if the 1h (R/W) = If an IDLE request is detected, the request is ignored and the module does not switch to wake-up mode, and keeps on behaving normally. 2h (R/W) = If an IDLE request is detected, the module will switch to wake-up mode based on its internal activity, and the wake-up capability can be used if the bit 3h (R/W) = Reserved - do not use." range="" rwaccess="RW"/>
    <bitfield id="ENAWAKEUP" width="1" begin="2" end="2" resetval="0x1" description="Wake-up feature control 0h (R/W) = Wake-up capability is disabled. 1h (R/W) = Wake-up capability is enabled." range="" rwaccess="RW"/>
    <bitfield id="SOFTRESET" width="1" begin="1" end="1" resetval="0x0" description="Software reset. During reads it always returns 0. 0h (R/W) = (write) Normal mode 1h (R/W) = (write) Set this bit to 1 to trigger a module reset. The bit is automatically reset by the hardware." range="" rwaccess="RW"/>
    <bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="0x1" description="Internal interface clock-gating strategy 0h (R/W) = Interface clock is free-running. 1h (R/W) = Automatic interface clock gating strategy is applied, based on the configuration interface activity." range="" rwaccess="RW"/>
  </register>
  <register id="MCSPI_SYSSTATUS" acronym="MCSPI_SYSSTATUS" offset="0x114" width="32" description="This register provides status information about the module excluding the interrupt status information.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved for module specific status information." range="" rwaccess="R"/>
    <bitfield id="RESETDONE" width="1" begin="0" end="0" resetval="0x1" description="Internal reset monitoring 0h (R) = Internal module reset is ongoing 1h (R) = Reset completed" range="" rwaccess="R"/>
  </register>
  <register id="MCSPI_IRQSTATUS" acronym="MCSPI_IRQSTATUS" offset="0x118" width="32" description="The interrupt status regroups all the status of the module internal events that can generate an interrupt. Some of the MCSPI features described in this section may not be supported on this family of devices. For more information, see , MCSPI Not Supported Features.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reads returns 0" range="" rwaccess="R"/>
    <bitfield id="EOW" width="1" begin="17" end="17" resetval="0x0" description="End of word count event when a channel is enabled using the FIFO buffer and the channel had sent the number of MCSPI word defined by 0h (R/W) = Event false 1h (R/W) = Event status bit is reset" range="" rwaccess="RW1C"/>
    <bitfield id="WKS" width="1" begin="16" end="16" resetval="0x0" description="Wake-up event in slave mode when an active control signal is detected on the SPIEN line programmed in the field 0h (R/W) = Event status bit unchanged 1h (R/W) = Event is pending" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reads returns 0" range="" rwaccess="R"/>
    <bitfield id="RX3_FULL" width="1" begin="14" end="14" resetval="0x0" description="Receiver register is full or almost full. Only when Channel 3 is enabled 0h (R/W) = Event status bit unchanged 1h (R/W) = Event is pending" range="" rwaccess="RW1C"/>
    <bitfield id="TX3_UNDERFLOW" width="1" begin="13" end="13" resetval="0x0" description="Transmitter register underflow. Only when Channel 3 is enabled. 0h (R/W) = Event status bit unchanged 1h (R/W) = Event is pending" range="" rwaccess="RW1C"/>
    <bitfield id="TX3_EMPTY" width="1" begin="12" end="12" resetval="0x0" description="Transmitter register is empty or almost empty. 0h (R/W) = Event status bit unchanged 1h (R/W) = Event is pending" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="RX2_FULL" width="1" begin="10" end="10" resetval="0x0" description="Receiver register full or almost full. Channel 2 0h (R/W) = Event status bit unchanged 1h (R/W) = Event is pending" range="" rwaccess="RW1C"/>
    <bitfield id="TX2_UNDERFLOW" width="1" begin="9" end="9" resetval="0x0" description="Transmitter register underflow. Channel 2 0h (R/W) = Event status bit unchanged 1h (R/W) = Event is pending" range="" rwaccess="RW1C"/>
    <bitfield id="TX2_EMPTY" width="1" begin="8" end="8" resetval="0x0" description="Transmitter register empty or almost empty. Channel 2 0h (R/W) = Event status bit unchanged 1h (R/W) = Event is pending" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reads returns 0" range="" rwaccess="R"/>
    <bitfield id="RX1_FULL" width="1" begin="6" end="6" resetval="0x0" description="Receiver register full or almost full. Channel 1 0h (R/W) = Event status bit unchanged 1h (R/W) = Event is pending" range="" rwaccess="RW1C"/>
    <bitfield id="TX1_UNDERFLOW" width="1" begin="5" end="5" resetval="0x0" description="Transmitter register underflow. Channel 1 0h (R/W) = Event status bit unchanged 1h (R/W) = Event is pending" range="" rwaccess="RW1C"/>
    <bitfield id="TX1_EMPTY" width="1" begin="4" end="4" resetval="0x0" description="Transmitter register empty or almost empty. Channel 1 0h (R/W) = Event status bit unchanged 1h (R/W) = Event is pending" range="" rwaccess="RW1C"/>
    <bitfield id="RX0_OVERFLOW" width="1" begin="3" end="3" resetval="0x0" description="Receiver register overflow (slave mode only). Channel 0 0h (R/W) = Event status bit unchanged 1h (R/W) = Event is pending" range="" rwaccess="RW1C"/>
    <bitfield id="RX0_FULL" width="1" begin="2" end="2" resetval="0x0" description="Receiver register full or almost full. Channel 0 0h (R/W) = Event status bit unchanged 1h (R/W) = Event is pending" range="" rwaccess="RW1C"/>
    <bitfield id="TX0_UNDERFLOW" width="1" begin="1" end="1" resetval="0x0" description="Transmitter register underflow. Channel 0 0h (R/W) = Event status bit unchanged 1h (R/W) = Event is pending" range="" rwaccess="RW1C"/>
    <bitfield id="TX0_EMPTY" width="1" begin="0" end="0" resetval="0x0" description="Transmitter register empty or almost empty. Channel 0 0h (R/W) = Event status bit unchanged 1h (R/W) = Event is pending" range="" rwaccess="RW1C"/>
  </register>
  <register id="MCSPI_IRQENABLE" acronym="MCSPI_IRQENABLE" offset="0x11C" width="32" description="This register allows enabling/disabling of the module internal sources of interrupt, on an event-by-event basis. Some of the MCSPI features described in this section may not be supported on this family of devices. For more information, see , MCSPI Not Supported Features.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reads return 0." range="" rwaccess="R"/>
    <bitfield id="EOW_ENABLE" width="1" begin="17" end="17" resetval="0x0" description="End of Word count Interrupt Enable. 0h (R/W) = Interrupt disabled 1h (R/W) = Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="WKE" width="1" begin="16" end="16" resetval="0x0" description="Wake-up event interrupt enable in slave mode when an active control signal is detected on the SPIEN line programmed in the 0h (R/W) = Interrupt disabled 1h (R/W) = Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="RX3_FULL_ENABLE" width="1" begin="14" end="14" resetval="0x0" description="Receiver register Full Interrupt Enable. Channel 3 0h (R/W) = Interrupt disabled 1h (R/W) = Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="TX3_UNDERFLOW_ENABLE" width="1" begin="13" end="13" resetval="0x0" description="Transmitter register Underflow Interrupt Enable. Channel 3 0h (R/W) = Interrupt disabled 1h (R/W) = Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="TX3_EMPTY_ENABLE" width="1" begin="12" end="12" resetval="0x0" description="Transmitter register Empty Interrupt Enable. Channel 3 0h (R/W) = Interrupt disabled 1h (R/W) = Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reads return 0." range="" rwaccess="R"/>
    <bitfield id="RX2_FULL_ENABLE" width="1" begin="10" end="10" resetval="0x0" description="Receiver register Full Interrupt Enable. Channel 2 0h (R/W) = Interrupt disabled 1h (R/W) = Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="TX2_UNDERFLOW_ENABLE" width="1" begin="9" end="9" resetval="0x0" description="Transmitter register Underflow Interrupt Enable. Channel 2 0h (R/W) = Interrupt disabled 1h (R/W) = Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="TX2_EMPTY_ENABLE" width="1" begin="8" end="8" resetval="0x0" description="Transmitter register Empty Interrupt Enable. Channel 2 0h (R/W) = Interrupt disabled 1h (R/W) = Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reads return 0." range="" rwaccess="R"/>
    <bitfield id="RX1_FULL_ENABLE" width="1" begin="6" end="6" resetval="0x0" description="Receiver register Full Interrupt Enable. Channel 1 0h (R/W) = Interrupt disabled 1h (R/W) = Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="TX1_UNDERFLOW_ENABLE" width="1" begin="5" end="5" resetval="0x0" description="Transmitter register Underflow Interrupt Enable. Channel 1 0h (R/W) = Interrupt disabled 1h (R/W) = Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="TX1_EMPTY_ENABLE" width="1" begin="4" end="4" resetval="0x0" description="Transmitter register Empty Interrupt Enable. Channel 1 0h (R/W) = Interrupt disabled 1h (R/W) = Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="RX0_OVERFLOW_ENABLE" width="1" begin="3" end="3" resetval="0x0" description="Receiver register Overflow Interrupt Enable. Channel 0 0h (R/W) = Interrupt disabled 1h (R/W) = Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="RX0_FULL_ENABLE" width="1" begin="2" end="2" resetval="0x0" description="Receiver register Full Interrupt Enable. Channel 0 0h (R/W) = Interrupt disabled 1h (R/W) = Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="TX0_UNDERFLOW_ENABLE" width="1" begin="1" end="1" resetval="0x0" description="Transmitter register Underflow Interrupt Enable. Channel 0 0h (R/W) = Interrupt disabled 1h (R/W) = Interrupt enabled" range="" rwaccess="RW"/>
    <bitfield id="TX0_EMPTY_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Transmitter register Empty Interrupt Enable. Channel 0 0h (R/W) = Interrupt disabled 1h (R/W) = Interrupt enabled" range="" rwaccess="RW"/>
  </register>
  <register id="MCSPI_WAKEUPENABLE" acronym="MCSPI_WAKEUPENABLE" offset="0x120" width="32" description="The wake-up enable register allows enabling and disabling of the module internal sources of wakeup on event-by-event basis. Some of the MCSPI features described in this section may not be supported on this family of devices. For more information, see , MCSPI Not Supported Features.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="WKEN" width="1" begin="0" end="0" resetval="0x0" description="Wake-up functionality in slave mode when an active control signal is detected on the SPIEN line programmed in the 0h (R/W) = The event is not allowed to wake-up the system, even if the global control bit 1h (R/W) = The event is allowed to wake-up the system if the global control bit" range="" rwaccess="RW"/>
  </register>
  <register id="MCSPI_SYST" acronym="MCSPI_SYST" offset="0x124" width="32" description="This register is used to check the correctness of the system interconnect either internally to peripheral bus, or externally to device I/O pads, when the module is configured in system test (SYSTEST) mode.">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="SSB" width="1" begin="11" end="11" resetval="0x0" description="Set status bit 0h (R/W) = No action. Writing 0 does not clear already set status bits. This bit must be cleared before trying to clear a status bit of the 1h (R/W) = Force to 1 all status bits of" range="" rwaccess="RW"/>
    <bitfield id="SPIENDIR" width="1" begin="10" end="10" resetval="0x0" description="Set the direction of the SPIEN[3:0] lines and SPICLK line. 0h (R/W) = Output (as in master mode) 1h (R/W) = Input (as in slave mode)" range="" rwaccess="RW"/>
    <bitfield id="SPIDATDIR1" width="1" begin="9" end="9" resetval="0x0" description="Set the direction of the SPIDAT[1]. 0h (R/W) = Output 1h (R/W) = Input" range="" rwaccess="RW"/>
    <bitfield id="SPIDATDIR0" width="1" begin="8" end="8" resetval="0x0" description="Set the direction of the SPIDAT[0]. 0h (R/W) = Output 1h (R/W) = Input" range="" rwaccess="RW"/>
    <bitfield id="WAKD" width="1" begin="7" end="7" resetval="0x0" description="SWAKEUP output (signal data value of internal signal to system). 0h (R/W) = The pin is driven low. 1h (R/W) = The pin is driven high." range="" rwaccess="RW"/>
    <bitfield id="SPICLK" width="1" begin="6" end="6" resetval="0x0" description="SPICLK line (signal data value)" range="" rwaccess="RW"/>
    <bitfield id="SPIDAT_1" width="1" begin="5" end="5" resetval="0x0" description="SPIDAT[1] line (signal data value)" range="" rwaccess="RW"/>
    <bitfield id="SPIDAT_0" width="1" begin="4" end="4" resetval="0x0" description="SPIDAT[0] line (signal data value)" range="" rwaccess="RW"/>
    <bitfield id="SPIEN_3" width="1" begin="3" end="3" resetval="0x0" description="SPIEN[3] line (signal data value)" range="" rwaccess="RW"/>
    <bitfield id="SPIEN_2" width="1" begin="2" end="2" resetval="0x0" description="SPIEN[2] line (signal data value)" range="" rwaccess="RW"/>
    <bitfield id="SPIEN_1" width="1" begin="1" end="1" resetval="0x0" description="SPIEN[1] line (signal data value)" range="" rwaccess="RW"/>
    <bitfield id="SPIEN_0" width="1" begin="0" end="0" resetval="0x0" description="SPIEN[0] line (signal data value)" range="" rwaccess="RW"/>
  </register>
  <register id="MCSPI_MODULCTRL" acronym="MCSPI_MODULCTRL" offset="0x128" width="32" description="This register is dedicated to the configuration of the serial peripheral interface.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="FDAA" width="1" begin="8" end="8" resetval="0x0" description="FIFO DMA address 256-bit aligned 0h (R/W) = FIFO data managed by MCSPI_TX(i) and MCSPI_RX(i) registers. 1h (R/W) = FIFO data managed by" range="" rwaccess="RW"/>
    <bitfield id="MOA" width="1" begin="7" end="7" resetval="0x0" description="Multiple word configuration interface access: 0h (R/W) = Multiple word access disabled 1h (R/W) = Multiple word access enabled with FIFO" range="" rwaccess="RW"/>
    <bitfield id="INITDLY" width="3" begin="6" end="4" resetval="0x0" description="Initial MCSPI delay for first transfer: 0h (R/W) = No delay for first MCSPI transfer. 1h (R/W) = The controller wait 4 MCSPI bus clock 2h (R/W) = The controller wait 8 MCSPI bus clock 3h (R/W) = The controller wait 16 MCSPI bus clock 4h (R/W) = The controller wait 32 MCSPI bus clock" range="" rwaccess="RW"/>
    <bitfield id="SYSTEM_TEST" width="1" begin="3" end="3" resetval="0x0" description="Enables the system test mode 0h (R/W) = Functional mode 1h (R/W) = System test mode (SYSTEST)" range="" rwaccess="RW"/>
    <bitfield id="MS" width="1" begin="2" end="2" resetval="0x1" description="Master/slave 0h (R/W) = Master - The module generates the SPICLK and SPIEN[3:0]. 1h (R/W) = Slave - The module receives the SPICLK and SPIEN[3:0]." range="" rwaccess="RW"/>
    <bitfield id="PIN34" width="1" begin="1" end="1" resetval="0x0" description="Pin mode selection: 0h (R/W) = SPIEN is used as a chip-select. 1h (R/W) = SPIEN is not used. In this mode all related options to chip-select have no meaning." range="" rwaccess="RW"/>
    <bitfield id="SINGLE" width="1" begin="0" end="0" resetval="0x0" description="Single channel/Multi Channel (master mode only) 0h (R/W) = More than one channel will be used in master mode. 1h (R/W) = Only one channel will be used in master mode. This bit must be set in Force SPIEN[i] mode." range="" rwaccess="RW"/>
  </register>
  <register id="MCSPI_CHCONF_0" acronym="MCSPI_CHCONF_0" offset="0x12C" width="32" description="This register is dedicated to the configuration of the channel i.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKG" width="1" begin="29" end="29" resetval="0x0" description="Clock divider granularity 0h (R/W) = Clock granularity of power of 2 1h (R/W) = One clock cycle granularity" range="" rwaccess="RW"/>
    <bitfield id="FFER" width="1" begin="28" end="28" resetval="0x0" description="FIFO enabled for receive: Only one channel can have this bit field set. 0h (R/W) = The buffer is not used to receive data. 1h (R/W) = The buffer is used to receive data." range="" rwaccess="RW"/>
    <bitfield id="FFEW" width="1" begin="27" end="27" resetval="0x0" description="FIFO enabled for transmit: Only one channel can have this bit field set. 0h (R/W) = The buffer is not used to transmit data. 1h (R/W) = The buffer is used to transmit data." range="" rwaccess="RW"/>
    <bitfield id="TCS0" width="2" begin="26" end="25" resetval="0x0" description="Chip-select time control 0h (R/W) = 0.5 clock cycle 1h (R/W) = 1.5 clock cycles 2h (R/W) = 2.5 clock cycles 3h (R/W) = 3.5 clock cycles" range="" rwaccess="RW"/>
    <bitfield id="SBPOL" width="1" begin="24" end="24" resetval="0x0" description="Start-bit polarity 0h (R/W) = Start-bit polarity is held to 0 during MCSPI transfer. 1h (R/W) = Start-bit polarity is held to 1 during MCSPI transfer." range="" rwaccess="RW"/>
    <bitfield id="SBE" width="1" begin="23" end="23" resetval="0x0" description="Start-bit enable for MCSPI transfer 0h (R/W) = Default MCSPI transfer length as specified by WL bit field 1h (R/W) = Start bit D/CX added before MCSPI transfer polarity is defined by" range="" rwaccess="RW"/>
    <bitfield id="SPIENSLV" width="2" begin="22" end="21" resetval="0x0" description="Channel 0 only and slave mode only: MCSPI slave select signal detection. 0h (R/W) = Detection enabled only on SPIEN[0] 1h (R/W) = Detection enabled only on SPIEN[1] 2h (R/W) = Detection enabled only on SPIEN[2] 3h (R/W) = Detection enabled only on SPIEN[3]" range="" rwaccess="RW"/>
    <bitfield id="FORCE" width="1" begin="20" end="20" resetval="0x0" description="Manual SPIEN assertion to keep SPIEN active between MCSPI words (single channel master mode only). 0h (R/W) = Writing 0 into this bit drives low the SPIEN line when 1h (R/W) = Writing 1 into this bit drives high the SPIEN line when" range="" rwaccess="RW"/>
    <bitfield id="TURBO" width="1" begin="19" end="19" resetval="0x0" description="Turbo mode 0h (R/W) = Turbo is deactivated (recommended for single MCSPI word transfer). 1h (R/W) = Turbo is activated to maximize the throughput for multiple MCSPI words transfer." range="" rwaccess="RW"/>
    <bitfield id="IS" width="1" begin="18" end="18" resetval="0x1" description="Input Select 0h (R/W) = Data line 0 (SPIDAT[0]) selected for reception 1h (R/W) = Data line 1 (SPIDAT[1]) selected for reception" range="" rwaccess="RW"/>
    <bitfield id="DPE1" width="1" begin="17" end="17" resetval="0x1" description="Transmission enable for data line 1 0h (R/W) = Data line 1 (SPIDAT[1]) selected for transmission 1h (R/W) = No transmission on Data Line1 (SPIDAT[1])" range="" rwaccess="RW"/>
    <bitfield id="DPE0" width="1" begin="16" end="16" resetval="0x0" description="Transmission Enable for data line 0 0h (R/W) = Data Line0 (SPIDAT[0]) selected for transmission 1h (R/W) = No transmission on data line 0 (SPIDAT[0])" range="" rwaccess="RW"/>
    <bitfield id="DMAR" width="1" begin="15" end="15" resetval="0x0" description="DMA read request 0h (R/W) = DMA read request disabled 1h (R/W) = DMA read request enabled" range="" rwaccess="RW"/>
    <bitfield id="DMAW" width="1" begin="14" end="14" resetval="0x0" description="DMA write request. 0h (R/W) = DMA write request disabled 1h (R/W) = DMA write request enabled" range="" rwaccess="RW"/>
    <bitfield id="TRM" width="2" begin="13" end="12" resetval="0x0" description="Transmit/receive modes 0h (R/W) = Transmit-and-receive mode 1h (R/W) = Receive-only mode 2h (R/W) = Transmit-only mode 3h (R/W) = Reserved" range="" rwaccess="RW"/>
    <bitfield id="WL" width="5" begin="11" end="7" resetval="0x0" description="SPI word length 0h (R/W) = Reserved 1h (R/W) = Reserved 2h (R/W) = Reserved 3h (R/W) = The MCSPI word is 4 bits long 4h (R/W) = The MCSPI word is 5 bits long 5h (R/W) = The MCSPI word is 6 bits long 6h (R/W) = The MCSPI word is 7 bits long 7h (R/W) = The MCSPI word is 8 bits long 8h (R/W) = The MCSPI word is 9 bits long 9h (R/W) = The MCSPI word is 10 bits long Ah (R/W) = The MCSPI word is 11 bits long Bh (R/W) = The MCSPI word is 12 bits long Ch (R/W) = The MCSPI word is 13 bits long Dh (R/W) = The MCSPI word is 14 bits long Eh (R/W) = The MCSPI word is 15 bits long Fh (R/W) = The MCSPI word is 16 bits long 10h (R/W) = The MCSPI word is 17 bits long 11h (R/W) = The MCSPI word is 18 bits long 12h (R/W) = The MCSPI word is 19 bits long 13h (R/W) = The MCSPI word is 20 bits long 14h (R/W) = The MCSPI word is 21 bits long 15h (R/W) = The MCSPI word is 22 bits long 16h (R/W) = The MCSPI word is 23 bits long 17h (R/W) = The MCSPI word is 24 bits long 18h (R/W) = The MCSPI word is 25 bits long 19h (R/W) = The MCSPI word is 26 bits long 1Ah (R/W) = The MCSPI word is 27 bits long 1Bh (R/W) = The MCSPI word is 28 bits long 1Ch (R/W) = The MCSPI word is 29 bits long 1Dh (R/W) = The MCSPI word is 30 bits long 1Eh (R/W) = The MCSPI word is 31 bits long 1Fh (R/W) = The MCSPI word is 32 bits long" range="" rwaccess="RW"/>
    <bitfield id="EPOL" width="1" begin="6" end="6" resetval="0x0" description="SPIEN polarity 0h (R/W) = SPIEN is held high during the ACTIVE state. 1h (R/W) = SPIEN is held low during the ACTIVE state." range="" rwaccess="RW"/>
    <bitfield id="CLKD" width="4" begin="5" end="2" resetval="0x0" description="Frequency divider for SPICLK (only when the module is a Master MCSPI device). A programmable clock divider divides the MCSPI reference clock (SPICLKREF) with a 4-bit value, and results in a new clock SPICLK available to shift-in and shift-out data. By default the clock divider ratio has a power of 2 granularity when 0h (R/W) = 1 1h (R/W) = 2 2h (R/W) = 4 3h (R/W) = 8 4h (R/W) = 16 5h (R/W) = 32 6h (R/W) = 64 7h (R/W) = 128 8h (R/W) = 256 9h (R/W) = 512 Ah (R/W) = 1024 Bh (R/W) = 2048 Ch (R/W) = 4096 Dh (R/W) = 8192 Eh (R/W) = 16384 Fh (R/W) = 32768" range="" rwaccess="RW"/>
    <bitfield id="POL" width="1" begin="1" end="1" resetval="0x0" description="SPICLK polarity (see 0h (R/W) = SPICLK is held low during the INACTIVE state 1h (R/W) = SPICLK is held high during the INACTIVE state" range="" rwaccess="RW"/>
    <bitfield id="PHA" width="1" begin="0" end="0" resetval="0x0" description="SPICLK phase (see 0h (R/W) = Data are latched on odd-numbered edges of SPICLK. 1h (R/W) = Data are latched on even-numbered edges of SPICLK." range="" rwaccess="RW"/>
  </register>
  <register id="MCSPI_CHSTAT_0" acronym="MCSPI_CHSTAT_0" offset="0x130" width="32" description="This register provides status information about transmitter and receiver registers of channel i.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="RXFFF" width="1" begin="6" end="6" resetval="0x0" description="Channel i FIFO receive buffer full status 0h (R) = FIFO receive buffer is not full 1h (R) = FIFO receive buffer is full" range="" rwaccess="R"/>
    <bitfield id="RXFFE" width="1" begin="5" end="5" resetval="0x0" description="Channel i FIFO receive buffer empty status 0h (R) = FIFO receive buffer is not empty 1h (R) = FIFO receive buffer is empty" range="" rwaccess="R"/>
    <bitfield id="TXFFF" width="1" begin="4" end="4" resetval="0x0" description="Channel i FIFO transmit buffer full status 0h (R) = FIFO transmit buffer is not full 1h (R) = FIFO transmit buffer is full" range="" rwaccess="R"/>
    <bitfield id="TXFFE" width="1" begin="3" end="3" resetval="0x0" description="Channel i FIFO transmit buffer empty status 0h (R) = FIFO transmit buffer is not empty 1h (R) = FIFO transmit buffer is empty" range="" rwaccess="R"/>
    <bitfield id="EOT" width="1" begin="2" end="2" resetval="0x0" description="Channel i end of transfer status. The definitions of beginning and end of transfer vary with master versus slave and the transfer format (transmit/receive modes, turbo mode). See dedicated chapters for details. 0h (R) = This flag is automatically cleared when the shift register is loaded with the data from the transmitter register (beginning of transfer). 1h (R) = This flag is automatically set to one at the end of an MCSPI transfer." range="" rwaccess="R"/>
    <bitfield id="TXS" width="1" begin="1" end="1" resetval="0x0" description="Channel i transmitter register status 0h (R) = Register is full. 1h (R) = Register is empty." range="" rwaccess="R"/>
    <bitfield id="RXS" width="1" begin="0" end="0" resetval="0x0" description="Channel i receiver register status 0h (R) = Register is empty. 1h (R) = Register is full." range="" rwaccess="R"/>
  </register>
  <register id="MCSPI_CHCTRL_0" acronym="MCSPI_CHCTRL_0" offset="0x134" width="32" description="This register is dedicated to enable channel i.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EXTCLK" width="8" begin="15" end="8" resetval="0x0" description="Clock ratio extension: 0h (R/W) = Clock ratio is CLKD + 1. 1h (R/W) = Clock ratio is CLKD + 1 + 16. FFh (R/W) = Clock ratio is CLKD + 1 + 4080." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN" width="1" begin="0" end="0" resetval="0x0" description="Channel enable 0h (R/W) = Channel i is not active. 1h (R/W) = Channel i is active." range="" rwaccess="RW"/>
  </register>
  <register id="MCSPI_TX_0" acronym="MCSPI_TX_0" offset="0x138" width="32" description="This register contains a single MCSPI word for channel ito transmit on the serial link, whatever MCSPI word length is.">
    <bitfield id="TDATA" width="32" begin="31" end="0" resetval="0x0" description="Channel i data to transmit" range="" rwaccess="RW"/>
  </register>
  <register id="MCSPI_RX_0" acronym="MCSPI_RX_0" offset="0x13C" width="32" description="This register contains a single MCSPI word for channel i received through the serial link, whatever MCSPI word length is.">
    <bitfield id="RDATA" width="32" begin="31" end="0" resetval="0x0" description="Channel i received data" range="" rwaccess="R"/>
  </register>
  <register id="MCSPI_CHCONF_1" acronym="MCSPI_CHCONF_1" offset="0x140" width="32" description="This register is dedicated to the configuration of the channel i.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKG" width="1" begin="29" end="29" resetval="0x0" description="Clock divider granularity 0h (R/W) = Clock granularity of power of 2 1h (R/W) = One clock cycle granularity" range="" rwaccess="RW"/>
    <bitfield id="FFER" width="1" begin="28" end="28" resetval="0x0" description="FIFO enabled for receive: Only one channel can have this bit field set. 0h (R/W) = The buffer is not used to receive data. 1h (R/W) = The buffer is used to receive data." range="" rwaccess="RW"/>
    <bitfield id="FFEW" width="1" begin="27" end="27" resetval="0x0" description="FIFO enabled for transmit: Only one channel can have this bit field set. 0h (R/W) = The buffer is not used to transmit data. 1h (R/W) = The buffer is used to transmit data." range="" rwaccess="RW"/>
    <bitfield id="TCS0" width="2" begin="26" end="25" resetval="0x0" description="Chip-select time control 0h (R/W) = 0.5 clock cycle 1h (R/W) = 1.5 clock cycles 2h (R/W) = 2.5 clock cycles 3h (R/W) = 3.5 clock cycles" range="" rwaccess="RW"/>
    <bitfield id="SBPOL" width="1" begin="24" end="24" resetval="0x0" description="Start-bit polarity 0h (R/W) = Start-bit polarity is held to 0 during MCSPI transfer. 1h (R/W) = Start-bit polarity is held to 1 during MCSPI transfer." range="" rwaccess="RW"/>
    <bitfield id="SBE" width="1" begin="23" end="23" resetval="0x0" description="Start-bit enable for MCSPI transfer 0h (R/W) = Default MCSPI transfer length as specified by WL bit field 1h (R/W) = Start bit D/CX added before MCSPI transfer polarity is defined by" range="" rwaccess="RW"/>
    <bitfield id="SPIENSLV" width="2" begin="22" end="21" resetval="0x0" description="Channel 0 only and slave mode only: MCSPI slave select signal detection. 0h (R/W) = Detection enabled only on SPIEN[0] 1h (R/W) = Detection enabled only on SPIEN[1] 2h (R/W) = Detection enabled only on SPIEN[2] 3h (R/W) = Detection enabled only on SPIEN[3]" range="" rwaccess="RW"/>
    <bitfield id="FORCE" width="1" begin="20" end="20" resetval="0x0" description="Manual SPIEN assertion to keep SPIEN active between MCSPI words (single channel master mode only). 0h (R/W) = Writing 0 into this bit drives low the SPIEN line when 1h (R/W) = Writing 1 into this bit drives high the SPIEN line when" range="" rwaccess="RW"/>
    <bitfield id="TURBO" width="1" begin="19" end="19" resetval="0x0" description="Turbo mode 0h (R/W) = Turbo is deactivated (recommended for single MCSPI word transfer). 1h (R/W) = Turbo is activated to maximize the throughput for multiple MCSPI words transfer." range="" rwaccess="RW"/>
    <bitfield id="IS" width="1" begin="18" end="18" resetval="0x1" description="Input Select 0h (R/W) = Data line 0 (SPIDAT[0]) selected for reception 1h (R/W) = Data line 1 (SPIDAT[1]) selected for reception" range="" rwaccess="RW"/>
    <bitfield id="DPE1" width="1" begin="17" end="17" resetval="0x1" description="Transmission enable for data line 1 0h (R/W) = Data line 1 (SPIDAT[1]) selected for transmission 1h (R/W) = No transmission on Data Line1 (SPIDAT[1])" range="" rwaccess="RW"/>
    <bitfield id="DPE0" width="1" begin="16" end="16" resetval="0x0" description="Transmission Enable for data line 0 0h (R/W) = Data Line0 (SPIDAT[0]) selected for transmission 1h (R/W) = No transmission on data line 0 (SPIDAT[0])" range="" rwaccess="RW"/>
    <bitfield id="DMAR" width="1" begin="15" end="15" resetval="0x0" description="DMA read request 0h (R/W) = DMA read request disabled 1h (R/W) = DMA read request enabled" range="" rwaccess="RW"/>
    <bitfield id="DMAW" width="1" begin="14" end="14" resetval="0x0" description="DMA write request. 0h (R/W) = DMA write request disabled 1h (R/W) = DMA write request enabled" range="" rwaccess="RW"/>
    <bitfield id="TRM" width="2" begin="13" end="12" resetval="0x0" description="Transmit/receive modes 0h (R/W) = Transmit-and-receive mode 1h (R/W) = Receive-only mode 2h (R/W) = Transmit-only mode 3h (R/W) = Reserved" range="" rwaccess="RW"/>
    <bitfield id="WL" width="5" begin="11" end="7" resetval="0x0" description="SPI word length 0h (R/W) = Reserved 1h (R/W) = Reserved 2h (R/W) = Reserved 3h (R/W) = The MCSPI word is 4 bits long 4h (R/W) = The MCSPI word is 5 bits long 5h (R/W) = The MCSPI word is 6 bits long 6h (R/W) = The MCSPI word is 7 bits long 7h (R/W) = The MCSPI word is 8 bits long 8h (R/W) = The MCSPI word is 9 bits long 9h (R/W) = The MCSPI word is 10 bits long Ah (R/W) = The MCSPI word is 11 bits long Bh (R/W) = The MCSPI word is 12 bits long Ch (R/W) = The MCSPI word is 13 bits long Dh (R/W) = The MCSPI word is 14 bits long Eh (R/W) = The MCSPI word is 15 bits long Fh (R/W) = The MCSPI word is 16 bits long 10h (R/W) = The MCSPI word is 17 bits long 11h (R/W) = The MCSPI word is 18 bits long 12h (R/W) = The MCSPI word is 19 bits long 13h (R/W) = The MCSPI word is 20 bits long 14h (R/W) = The MCSPI word is 21 bits long 15h (R/W) = The MCSPI word is 22 bits long 16h (R/W) = The MCSPI word is 23 bits long 17h (R/W) = The MCSPI word is 24 bits long 18h (R/W) = The MCSPI word is 25 bits long 19h (R/W) = The MCSPI word is 26 bits long 1Ah (R/W) = The MCSPI word is 27 bits long 1Bh (R/W) = The MCSPI word is 28 bits long 1Ch (R/W) = The MCSPI word is 29 bits long 1Dh (R/W) = The MCSPI word is 30 bits long 1Eh (R/W) = The MCSPI word is 31 bits long 1Fh (R/W) = The MCSPI word is 32 bits long" range="" rwaccess="RW"/>
    <bitfield id="EPOL" width="1" begin="6" end="6" resetval="0x0" description="SPIEN polarity 0h (R/W) = SPIEN is held high during the ACTIVE state. 1h (R/W) = SPIEN is held low during the ACTIVE state." range="" rwaccess="RW"/>
    <bitfield id="CLKD" width="4" begin="5" end="2" resetval="0x0" description="Frequency divider for SPICLK (only when the module is a Master MCSPI device). A programmable clock divider divides the MCSPI reference clock (SPICLKREF) with a 4-bit value, and results in a new clock SPICLK available to shift-in and shift-out data. By default the clock divider ratio has a power of 2 granularity when 0h (R/W) = 1 1h (R/W) = 2 2h (R/W) = 4 3h (R/W) = 8 4h (R/W) = 16 5h (R/W) = 32 6h (R/W) = 64 7h (R/W) = 128 8h (R/W) = 256 9h (R/W) = 512 Ah (R/W) = 1024 Bh (R/W) = 2048 Ch (R/W) = 4096 Dh (R/W) = 8192 Eh (R/W) = 16384 Fh (R/W) = 32768" range="" rwaccess="RW"/>
    <bitfield id="POL" width="1" begin="1" end="1" resetval="0x0" description="SPICLK polarity (see 0h (R/W) = SPICLK is held low during the INACTIVE state 1h (R/W) = SPICLK is held high during the INACTIVE state" range="" rwaccess="RW"/>
    <bitfield id="PHA" width="1" begin="0" end="0" resetval="0x0" description="SPICLK phase (see 0h (R/W) = Data are latched on odd-numbered edges of SPICLK. 1h (R/W) = Data are latched on even-numbered edges of SPICLK." range="" rwaccess="RW"/>
  </register>
  <register id="MCSPI_CHSTAT_1" acronym="MCSPI_CHSTAT_1" offset="0x144" width="32" description="This register provides status information about transmitter and receiver registers of channel i.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="RXFFF" width="1" begin="6" end="6" resetval="0x0" description="Channel i FIFO receive buffer full status 0h (R) = FIFO receive buffer is not full 1h (R) = FIFO receive buffer is full" range="" rwaccess="R"/>
    <bitfield id="RXFFE" width="1" begin="5" end="5" resetval="0x0" description="Channel i FIFO receive buffer empty status 0h (R) = FIFO receive buffer is not empty 1h (R) = FIFO receive buffer is empty" range="" rwaccess="R"/>
    <bitfield id="TXFFF" width="1" begin="4" end="4" resetval="0x0" description="Channel i FIFO transmit buffer full status 0h (R) = FIFO transmit buffer is not full 1h (R) = FIFO transmit buffer is full" range="" rwaccess="R"/>
    <bitfield id="TXFFE" width="1" begin="3" end="3" resetval="0x0" description="Channel i FIFO transmit buffer empty status 0h (R) = FIFO transmit buffer is not empty 1h (R) = FIFO transmit buffer is empty" range="" rwaccess="R"/>
    <bitfield id="EOT" width="1" begin="2" end="2" resetval="0x0" description="Channel i end of transfer status. The definitions of beginning and end of transfer vary with master versus slave and the transfer format (transmit/receive modes, turbo mode). See dedicated chapters for details. 0h (R) = This flag is automatically cleared when the shift register is loaded with the data from the transmitter register (beginning of transfer). 1h (R) = This flag is automatically set to one at the end of an MCSPI transfer." range="" rwaccess="R"/>
    <bitfield id="TXS" width="1" begin="1" end="1" resetval="0x0" description="Channel i transmitter register status 0h (R) = Register is full. 1h (R) = Register is empty." range="" rwaccess="R"/>
    <bitfield id="RXS" width="1" begin="0" end="0" resetval="0x0" description="Channel i receiver register status 0h (R) = Register is empty. 1h (R) = Register is full." range="" rwaccess="R"/>
  </register>
  <register id="MCSPI_CHCTRL_1" acronym="MCSPI_CHCTRL_1" offset="0x148" width="32" description="This register is dedicated to enable channel i.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EXTCLK" width="8" begin="15" end="8" resetval="0x0" description="Clock ratio extension: 0h (R/W) = Clock ratio is CLKD + 1. 1h (R/W) = Clock ratio is CLKD + 1 + 16. FFh (R/W) = Clock ratio is CLKD + 1 + 4080." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN" width="1" begin="0" end="0" resetval="0x0" description="Channel enable 0h (R/W) = Channel 'i' is not active. 1h (R/W) = Channel 'i' is active." range="" rwaccess="RW"/>
  </register>
  <register id="MCSPI_TX_1" acronym="MCSPI_TX_1" offset="0x14C" width="32" description="This register contains a single MCSPI word for channel i to transmit on the serial link, whatever MCSPI word length is.">
    <bitfield id="TDATA" width="32" begin="31" end="0" resetval="0x0" description="Channel i data to transmit" range="" rwaccess="RW"/>
  </register>
  <register id="MCSPI_RX_1" acronym="MCSPI_RX_1" offset="0x150" width="32" description="This register contains a single MCSPI word for channel i received through the serial link, whatever MCSPI word length is.">
    <bitfield id="RDATA" width="32" begin="31" end="0" resetval="0x0" description="Channel i received data" range="" rwaccess="R"/>
  </register>
  <register id="MCSPI_CHCONF_2" acronym="MCSPI_CHCONF_2" offset="0x154" width="32" description="This register is dedicated to the configuration of the channel i">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKG" width="1" begin="29" end="29" resetval="0x0" description="Clock divider granularity 0h (R/W) = Clock granularity of power of 2 1h (R/W) = One clock cycle granularity" range="" rwaccess="RW"/>
    <bitfield id="FFER" width="1" begin="28" end="28" resetval="0x0" description="FIFO enabled for receive: Only one channel can have this bit field set. 0h (R/W) = The buffer is not used to receive data. 1h (R/W) = The buffer is used to receive data." range="" rwaccess="RW"/>
    <bitfield id="FFEW" width="1" begin="27" end="27" resetval="0x0" description="FIFO enabled for transmit: Only one channel can have this bit field set. 0h (R/W) = The buffer is not used to transmit data. 1h (R/W) = The buffer is used to transmit data." range="" rwaccess="RW"/>
    <bitfield id="TCS0" width="2" begin="26" end="25" resetval="0x0" description="Chip-select time control 0h (R/W) = 0.5 clock cycle 1h (R/W) = 1.5 clock cycles 2h (R/W) = 2.5 clock cycles 3h (R/W) = 3.5 clock cycles" range="" rwaccess="RW"/>
    <bitfield id="SBPOL" width="1" begin="24" end="24" resetval="0x0" description="Start-bit polarity 0h (R/W) = Start-bit polarity is held to 0 during MCSPI transfer. 1h (R/W) = Start-bit polarity is held to 1 during MCSPI transfer." range="" rwaccess="RW"/>
    <bitfield id="SBE" width="1" begin="23" end="23" resetval="0x0" description="Start-bit enable for MCSPI transfer 0h (R/W) = Default MCSPI transfer length as specified by WL bit field 1h (R/W) = Start bit D/CX added before MCSPI transfer polarity is defined by" range="" rwaccess="RW"/>
    <bitfield id="SPIENSLV" width="2" begin="22" end="21" resetval="0x0" description="Channel 0 only and slave mode only: MCSPI slave select signal detection. 0h (R/W) = Detection enabled only on SPIEN[0] 1h (R/W) = Detection enabled only on SPIEN[1] 2h (R/W) = Detection enabled only on SPIEN[2] 3h (R/W) = Detection enabled only on SPIEN[3]" range="" rwaccess="RW"/>
    <bitfield id="FORCE" width="1" begin="20" end="20" resetval="0x0" description="Manual SPIEN assertion to keep SPIEN active between MCSPI words (single channel master mode only). 0h (R/W) = Writing 0 into this bit drives low the SPIEN line when 1h (R/W) = Writing 1 into this bit drives high the SPIEN line when" range="" rwaccess="RW"/>
    <bitfield id="TURBO" width="1" begin="19" end="19" resetval="0x0" description="Turbo mode 0h (R/W) = Turbo is deactivated (recommended for single MCSPI word transfer). 1h (R/W) = Turbo is activated to maximize the throughput for multiple MCSPI words transfer." range="" rwaccess="RW"/>
    <bitfield id="IS" width="1" begin="18" end="18" resetval="0x1" description="Input Select 0h (R/W) = Data line 0 (SPIDAT[0]) selected for reception 1h (R/W) = Data line 1 (SPIDAT[1]) selected for reception" range="" rwaccess="RW"/>
    <bitfield id="DPE1" width="1" begin="17" end="17" resetval="0x1" description="Transmission enable for data line 1 0h (R/W) = Data line 1 (SPIDAT[1]) selected for transmission 1h (R/W) = No transmission on Data Line1 (SPIDAT[1])" range="" rwaccess="RW"/>
    <bitfield id="DPE0" width="1" begin="16" end="16" resetval="0x0" description="Transmission Enable for data line 0 0h (R/W) = Data Line0 (SPIDAT[0]) selected for transmission 1h (R/W) = No transmission on data line 0 (SPIDAT[0])" range="" rwaccess="RW"/>
    <bitfield id="DMAR" width="1" begin="15" end="15" resetval="0x0" description="DMA read request 0h (R/W) = DMA read request disabled 1h (R/W) = DMA read request enabled" range="" rwaccess="RW"/>
    <bitfield id="DMAW" width="1" begin="14" end="14" resetval="0x0" description="DMA write request. 0h (R/W) = DMA write request disabled 1h (R/W) = DMA write request enabled" range="" rwaccess="RW"/>
    <bitfield id="TRM" width="2" begin="13" end="12" resetval="0x0" description="Transmit/receive modes 0h (R/W) = Transmit-and-receive mode 1h (R/W) = Receive-only mode 2h (R/W) = Transmit-only mode 3h (R/W) = Reserved" range="" rwaccess="RW"/>
    <bitfield id="WL" width="5" begin="11" end="7" resetval="0x0" description="SPI word length 0h (R/W) = Reserved 1h (R/W) = Reserved 2h (R/W) = Reserved 3h (R/W) = The MCSPI word is 4 bits long 4h (R/W) = The MCSPI word is 5 bits long 5h (R/W) = The MCSPI word is 6 bits long 6h (R/W) = The MCSPI word is 7 bits long 7h (R/W) = The MCSPI word is 8 bits long 8h (R/W) = The MCSPI word is 9 bits long 9h (R/W) = The MCSPI word is 10 bits long Ah (R/W) = The MCSPI word is 11 bits long Bh (R/W) = The MCSPI word is 12 bits long Ch (R/W) = The MCSPI word is 13 bits long Dh (R/W) = The MCSPI word is 14 bits long Eh (R/W) = The MCSPI word is 15 bits long Fh (R/W) = The MCSPI word is 16 bits long 10h (R/W) = The MCSPI word is 17 bits long 11h (R/W) = The MCSPI word is 18 bits long 12h (R/W) = The MCSPI word is 19 bits long 13h (R/W) = The MCSPI word is 20 bits long 14h (R/W) = The MCSPI word is 21 bits long 15h (R/W) = The MCSPI word is 22 bits long 16h (R/W) = The MCSPI word is 23 bits long 17h (R/W) = The MCSPI word is 24 bits long 18h (R/W) = The MCSPI word is 25 bits long 19h (R/W) = The MCSPI word is 26 bits long 1Ah (R/W) = The MCSPI word is 27 bits long 1Bh (R/W) = The MCSPI word is 28 bits long 1Ch (R/W) = The MCSPI word is 29 bits long 1Dh (R/W) = The MCSPI word is 30 bits long 1Eh (R/W) = The MCSPI word is 31 bits long 1Fh (R/W) = The MCSPI word is 32 bits long" range="" rwaccess="RW"/>
    <bitfield id="EPOL" width="1" begin="6" end="6" resetval="0x0" description="SPIEN polarity 0h (R/W) = SPIEN is held high during the ACTIVE state. 1h (R/W) = SPIEN is held low during the ACTIVE state." range="" rwaccess="RW"/>
    <bitfield id="CLKD" width="4" begin="5" end="2" resetval="0x0" description="Frequency divider for SPICLK (only when the module is a Master MCSPI device). A programmable clock divider divides the MCSPI reference clock (SPICLKREF) with a 4-bit value, and results in a new clock SPICLK available to shift-in and shift-out data. By default the clock divider ratio has a power of 2 granularity when 0h (R/W) = 1 1h (R/W) = 2 2h (R/W) = 4 3h (R/W) = 8 4h (R/W) = 16 5h (R/W) = 32 6h (R/W) = 64 7h (R/W) = 128 8h (R/W) = 256 9h (R/W) = 512 Ah (R/W) = 1024 Bh (R/W) = 2048 Ch (R/W) = 4096 Dh (R/W) = 8192 Eh (R/W) = 16384 Fh (R/W) = 32768" range="" rwaccess="RW"/>
    <bitfield id="POL" width="1" begin="1" end="1" resetval="0x0" description="SPICLK polarity (see 0h (R/W) = SPICLK is held low during the INACTIVE state 1h (R/W) = SPICLK is held high during the INACTIVE state" range="" rwaccess="RW"/>
    <bitfield id="PHA" width="1" begin="0" end="0" resetval="0x0" description="SPICLK phase (see 0h (R/W) = Data are latched on odd-numbered edges of SPICLK. 1h (R/W) = Data are latched on even-numbered edges of SPICLK." range="" rwaccess="RW"/>
  </register>
  <register id="MCSPI_CHSTAT_2" acronym="MCSPI_CHSTAT_2" offset="0x158" width="32" description="This register provides status information about transmitter and receiver registers of channel i.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="RXFFF" width="1" begin="6" end="6" resetval="0x0" description="Channel i FIFO receive buffer full status 0h (R) = FIFO receive buffer is not full 1h (R) = FIFO receive buffer is full" range="" rwaccess="R"/>
    <bitfield id="RXFFE" width="1" begin="5" end="5" resetval="0x0" description="Channel i FIFO receive buffer empty status 0h (R) = FIFO receive buffer is not empty 1h (R) = FIFO receive buffer is empty" range="" rwaccess="R"/>
    <bitfield id="TXFFF" width="1" begin="4" end="4" resetval="0x0" description="Channel i FIFO transmit buffer full status 0h (R) = FIFO transmit buffer is not full 1h (R) = FIFO transmit buffer is full" range="" rwaccess="R"/>
    <bitfield id="TXFFE" width="1" begin="3" end="3" resetval="0x0" description="Channel i FIFO transmit buffer empty status 0h (R) = FIFO transmit buffer is not empty 1h (R) = FIFO transmit buffer is empty" range="" rwaccess="R"/>
    <bitfield id="EOT" width="1" begin="2" end="2" resetval="0x0" description="Channel i end of transfer status. The definitions of beginning and end of transfer vary with master versus slave and the transfer format (transmit/receive modes, turbo mode). See dedicated chapters for details. 0h (R) = This flag is automatically cleared when the shift register is loaded with the data from the transmitter register (beginning of transfer). 1h (R) = This flag is automatically set to one at the end of an MCSPI transfer." range="" rwaccess="R"/>
    <bitfield id="TXS" width="1" begin="1" end="1" resetval="0x0" description="Channel i transmitter register status 0h (R) = Register is full. 1h (R) = Register is empty." range="" rwaccess="R"/>
    <bitfield id="RXS" width="1" begin="0" end="0" resetval="0x0" description="Channel i receiver register status 0h (R) = Register is empty. 1h (R) = Register is full." range="" rwaccess="R"/>
  </register>
  <register id="MCSPI_CHCTRL_2" acronym="MCSPI_CHCTRL_2" offset="0x15C" width="32" description="This register is dedicated to enable channel i.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EXTCLK" width="8" begin="15" end="8" resetval="0x0" description="Clock ratio extension: 0h (R/W) = Clock ratio is CLKD + 1. 1h (R/W) = Clock ratio is CLKD + 1 + 16. FFh (R/W) = Clock ratio is CLKD + 1 + 4080." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN" width="1" begin="0" end="0" resetval="0x0" description="Channel enable 0h (R/W) = Channel i is not active. 1h (R/W) = Channel i is active." range="" rwaccess="RW"/>
  </register>
  <register id="MCSPI_TX_2" acronym="MCSPI_TX_2" offset="0x160" width="32" description="This register contains a single MCSPI word for channel i to transmit on the serial link, whatever MCSPI word length is.">
    <bitfield id="TDATA" width="32" begin="31" end="0" resetval="0x0" description="Channel i data to transmit" range="" rwaccess="RW"/>
  </register>
  <register id="MCSPI_RX_2" acronym="MCSPI_RX_2" offset="0x164" width="32" description="This register contains a single MCSPI word for channel i received through the serial link, whatever MCSPI word length is.">
    <bitfield id="RDATA" width="32" begin="31" end="0" resetval="0x0" description="Channel i received data" range="" rwaccess="R"/>
  </register>
  <register id="MCSPI_CHCONF_3" acronym="MCSPI_CHCONF_3" offset="0x168" width="32" description="This register is dedicated to the configuration of the channel i">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKG" width="1" begin="29" end="29" resetval="0x0" description="Clock divider granularity 0h (R/W) = Clock granularity of power of 2 1h (R/W) = One clock cycle granularity" range="" rwaccess="RW"/>
    <bitfield id="FFER" width="1" begin="28" end="28" resetval="0x0" description="FIFO enabled for receive: Only one channel can have this bit field set. 0h (R/W) = The buffer is not used to receive data. 1h (R/W) = The buffer is used to receive data." range="" rwaccess="RW"/>
    <bitfield id="FFEW" width="1" begin="27" end="27" resetval="0x0" description="FIFO enabled for transmit: Only one channel can have this bit field set. 0h (R/W) = The buffer is not used to transmit data. 1h (R/W) = The buffer is used to transmit data." range="" rwaccess="RW"/>
    <bitfield id="TCS0" width="2" begin="26" end="25" resetval="0x0" description="Chip-select time control 0h (R/W) = 0.5 clock cycle 1h (R/W) = 1.5 clock cycles 2h (R/W) = 2.5 clock cycles 3h (R/W) = 3.5 clock cycles" range="" rwaccess="RW"/>
    <bitfield id="SBPOL" width="1" begin="24" end="24" resetval="0x0" description="Start-bit polarity 0h (R/W) = Start-bit polarity is held to 0 during MCSPI transfer. 1h (R/W) = Start-bit polarity is held to 1 during MCSPI transfer." range="" rwaccess="RW"/>
    <bitfield id="SBE" width="1" begin="23" end="23" resetval="0x0" description="Start-bit enable for MCSPI transfer 0h (R/W) = Default MCSPI transfer length as specified by WL bit field 1h (R/W) = Start bit D/CX added before MCSPI transfer polarity is defined by" range="" rwaccess="RW"/>
    <bitfield id="SPIENSLV" width="2" begin="22" end="21" resetval="0x0" description="Channel 0 only and slave mode only: MCSPI slave select signal detection. 0h (R/W) = Detection enabled only on SPIEN[0] 1h (R/W) = Detection enabled only on SPIEN[1] 2h (R/W) = Detection enabled only on SPIEN[2] 3h (R/W) = Detection enabled only on SPIEN[3]" range="" rwaccess="RW"/>
    <bitfield id="FORCE" width="1" begin="20" end="20" resetval="0x0" description="Manual SPIEN assertion to keep SPIEN active between MCSPI words (single channel master mode only). 0h (R/W) = Writing 0 into this bit drives low the SPIEN line when 1h (R/W) = Writing 1 into this bit drives high the SPIEN line when" range="" rwaccess="RW"/>
    <bitfield id="TURBO" width="1" begin="19" end="19" resetval="0x0" description="Turbo mode 0h (R/W) = Turbo is deactivated (recommended for single MCSPI word transfer). 1h (R/W) = Turbo is activated to maximize the throughput for multiple MCSPI words transfer." range="" rwaccess="RW"/>
    <bitfield id="IS" width="1" begin="18" end="18" resetval="0x1" description="Input Select 0h (R/W) = Data line 0 (SPIDAT[0]) selected for reception 1h (R/W) = Data line 1 (SPIDAT[1]) selected for reception" range="" rwaccess="RW"/>
    <bitfield id="DPE1" width="1" begin="17" end="17" resetval="0x1" description="Transmission enable for data line 1 0h (R/W) = Data line 1 (SPIDAT[1]) selected for transmission 1h (R/W) = No transmission on Data Line1 (SPIDAT[1])" range="" rwaccess="RW"/>
    <bitfield id="DPE0" width="1" begin="16" end="16" resetval="0x0" description="Transmission Enable for data line 0 0h (R/W) = Data Line0 (SPIDAT[0]) selected for transmission 1h (R/W) = No transmission on data line 0 (SPIDAT[0])" range="" rwaccess="RW"/>
    <bitfield id="DMAR" width="1" begin="15" end="15" resetval="0x0" description="DMA read request 0h (R/W) = DMA read request disabled 1h (R/W) = DMA read request enabled" range="" rwaccess="RW"/>
    <bitfield id="DMAW" width="1" begin="14" end="14" resetval="0x0" description="DMA write request. 0h (R/W) = DMA write request disabled 1h (R/W) = DMA write request enabled" range="" rwaccess="RW"/>
    <bitfield id="TRM" width="2" begin="13" end="12" resetval="0x0" description="Transmit/receive modes 0h (R/W) = Transmit-and-receive mode 1h (R/W) = Receive-only mode 2h (R/W) = Transmit-only mode 3h (R/W) = Reserved" range="" rwaccess="RW"/>
    <bitfield id="WL" width="5" begin="11" end="7" resetval="0x0" description="SPI word length 0h (R/W) = Reserved 1h (R/W) = Reserved 2h (R/W) = Reserved 3h (R/W) = The MCSPI word is 4 bits long 4h (R/W) = The MCSPI word is 5 bits long 5h (R/W) = The MCSPI word is 6 bits long 6h (R/W) = The MCSPI word is 7 bits long 7h (R/W) = The MCSPI word is 8 bits long 8h (R/W) = The MCSPI word is 9 bits long 9h (R/W) = The MCSPI word is 10 bits long Ah (R/W) = The MCSPI word is 11 bits long Bh (R/W) = The MCSPI word is 12 bits long Ch (R/W) = The MCSPI word is 13 bits long Dh (R/W) = The MCSPI word is 14 bits long Eh (R/W) = The MCSPI word is 15 bits long Fh (R/W) = The MCSPI word is 16 bits long 10h (R/W) = The MCSPI word is 17 bits long 11h (R/W) = The MCSPI word is 18 bits long 12h (R/W) = The MCSPI word is 19 bits long 13h (R/W) = The MCSPI word is 20 bits long 14h (R/W) = The MCSPI word is 21 bits long 15h (R/W) = The MCSPI word is 22 bits long 16h (R/W) = The MCSPI word is 23 bits long 17h (R/W) = The MCSPI word is 24 bits long 18h (R/W) = The MCSPI word is 25 bits long 19h (R/W) = The MCSPI word is 26 bits long 1Ah (R/W) = The MCSPI word is 27 bits long 1Bh (R/W) = The MCSPI word is 28 bits long 1Ch (R/W) = The MCSPI word is 29 bits long 1Dh (R/W) = The MCSPI word is 30 bits long 1Eh (R/W) = The MCSPI word is 31 bits long 1Fh (R/W) = The MCSPI word is 32 bits long" range="" rwaccess="RW"/>
    <bitfield id="EPOL" width="1" begin="6" end="6" resetval="0x0" description="SPIEN polarity 0h (R/W) = SPIEN is held high during the ACTIVE state. 1h (R/W) = SPIEN is held low during the ACTIVE state." range="" rwaccess="RW"/>
    <bitfield id="CLKD" width="4" begin="5" end="2" resetval="0x0" description="Frequency divider for SPICLK (only when the module is a Master MCSPI device). A programmable clock divider divides the MCSPI reference clock (SPICLKREF) with a 4-bit value, and results in a new clock SPICLK available to shift-in and shift-out data. By default the clock divider ratio has a power of 2 granularity when 0h (R/W) = 1 1h (R/W) = 2 2h (R/W) = 4 3h (R/W) = 8 4h (R/W) = 16 5h (R/W) = 32 6h (R/W) = 64 7h (R/W) = 128 8h (R/W) = 256 9h (R/W) = 512 Ah (R/W) = 1024 Bh (R/W) = 2048 Ch (R/W) = 4096 Dh (R/W) = 8192 Eh (R/W) = 16384 Fh (R/W) = 32768" range="" rwaccess="RW"/>
    <bitfield id="POL" width="1" begin="1" end="1" resetval="0x0" description="SPICLK polarity (see 0h (R/W) = SPICLK is held low during the INACTIVE state 1h (R/W) = SPICLK is held high during the INACTIVE state" range="" rwaccess="RW"/>
    <bitfield id="PHA" width="1" begin="0" end="0" resetval="0x0" description="SPICLK phase (see 0h (R/W) = Data are latched on odd-numbered edges of SPICLK. 1h (R/W) = Data are latched on even-numbered edges of SPICLK." range="" rwaccess="RW"/>
  </register>
  <register id="MCSPI_CHSTAT_3" acronym="MCSPI_CHSTAT_3" offset="0x16C" width="32" description="This register provides status information about transmitter and receiver registers of channel i.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="RXFFF" width="1" begin="6" end="6" resetval="0x0" description="Channel i FIFO receive buffer full status 0h (R) = FIFO receive buffer is not full 1h (R) = FIFO receive buffer is full" range="" rwaccess="R"/>
    <bitfield id="RXFFE" width="1" begin="5" end="5" resetval="0x0" description="Channel i FIFO receive buffer empty status 0h (R) = FIFO receive buffer is not empty 1h (R) = FIFO receive buffer is empty" range="" rwaccess="R"/>
    <bitfield id="TXFFF" width="1" begin="4" end="4" resetval="0x0" description="Channel i FIFO transmit buffer full status 0h (R) = FIFO transmit buffer is not full 1h (R) = FIFO transmit buffer is full" range="" rwaccess="R"/>
    <bitfield id="TXFFE" width="1" begin="3" end="3" resetval="0x0" description="Channel i FIFO transmit buffer empty status 0h (R) = FIFO transmit buffer is not empty 1h (R) = FIFO transmit buffer is empty" range="" rwaccess="R"/>
    <bitfield id="EOT" width="1" begin="2" end="2" resetval="0x0" description="Channel i end of transfer status. The definitions of beginning and end of transfer vary with master versus slave and the transfer format (transmit/receive modes, turbo mode). See dedicated chapters for details. 0h (R) = This flag is automatically cleared when the shift register is loaded with the data from the transmitter register (beginning of transfer). 1h (R) = This flag is automatically set to one at the end of an MCSPI transfer." range="" rwaccess="R"/>
    <bitfield id="TXS" width="1" begin="1" end="1" resetval="0x0" description="Channel i transmitter register status 0h (R) = Register is full. 1h (R) = Register is empty." range="" rwaccess="R"/>
    <bitfield id="RXS" width="1" begin="0" end="0" resetval="0x0" description="Channel i receiver register status 0h (R) = Register is empty. 1h (R) = Register is full." range="" rwaccess="R"/>
  </register>
  <register id="MCSPI_CHCTRL_3" acronym="MCSPI_CHCTRL_3" offset="0x170" width="32" description="This register is dedicated to enable channel i.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EXTCLK" width="8" begin="15" end="8" resetval="0x0" description="Clock ratio extension: 0h (R/W) = Clock ratio is CLKD + 1. 1h (R/W) = Clock ratio is CLKD + 1 + 16. FFh (R/W) = Clock ratio is CLKD + 1 + 4080." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN" width="1" begin="0" end="0" resetval="0x0" description="Channel enable 0h (R/W) = Channel 'i' is not active. 1h (R/W) = Channel 'i' is active." range="" rwaccess="RW"/>
  </register>
  <register id="MCSPI_TX_3" acronym="MCSPI_TX_3" offset="0x174" width="32" description="This register contains a single MCSPI word for channel i to transmit on the serial link, whatever MCSPI word length is.">
    <bitfield id="TDATA" width="32" begin="31" end="0" resetval="0x0" description="Channel i data to transmit" range="" rwaccess="RW"/>
  </register>
  <register id="MCSPI_RX_3" acronym="MCSPI_RX_3" offset="0x178" width="32" description="This register contains a single MCSPI word for channel i received through the serial link, whatever MCSPI word length is.">
    <bitfield id="RDATA" width="32" begin="31" end="0" resetval="0x0" description="Channel i received data" range="" rwaccess="R"/>
  </register>
  <register id="MCSPI_XFERLEVEL" acronym="MCSPI_XFERLEVEL" offset="0x17C" width="32" description="This register provides transfer levels needed while using FIFO buffer during transfer.">
    <bitfield id="WCNT" width="16" begin="31" end="16" resetval="0x0" description="SPI word counter. 0h (R/W) = Counter not used 1h (R/W) = One word FFFEh (R/W) = 65534 MCSPI word FFFFh (R/W) = 65535 MCSPI word" range="" rwaccess="RW"/>
    <bitfield id="AFL" width="8" begin="15" end="8" resetval="0x0" description="Buffer almost full 0h (R/W) = 1 byte 1h (R/W) = 2 bytes FEh (R/W) = 255bytes FFh (R/W) = 256bytes" range="" rwaccess="RW"/>
    <bitfield id="AEL" width="8" begin="7" end="0" resetval="0x0" description="Buffer almost empty. 0h (R/W) = 1 byte 1h (R/W) = 2 bytes FEh (R/W) = 255 bytes FFh (R/W) = 256bytes" range="" rwaccess="RW"/>
  </register>
  <register id="MCSPI_DAFTX" acronym="MCSPI_DAFTX" offset="0x180" width="32" description="This register contains the MCSPI words to be transmitted on the MCSPI bus when FIFO is used and DMA address is aligned on 256 bit. This register is an image of one of the MCSPI_TX registers corresponding to the channel which has its FIFO enabled.">
    <bitfield id="DAFTDATA" width="32" begin="31" end="0" resetval="0x0" description="FIFO data to transmit with DMA 256 bit aligned address. This field is only used when" range="" rwaccess="RW"/>
  </register>
  <register id="MCSPI_DAFRX" acronym="MCSPI_DAFRX" offset="0x1A0" width="32" description="This register contains the MCSPI words received from the MCSPI bus when FIFO is used and DMA address is aligned on 256 bit. This register is an image of one of the MCSPI_RX registers corresponding to the channel which has its FIFO enabled.">
    <bitfield id="DAFRDATA" width="32" begin="31" end="0" resetval="0x0" description="FIFO data received with DMA 256 bit aligned address. This field is only used when" range="" rwaccess="R"/>
  </register>
</module>
