// Seed: 2921169468
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd38,
    parameter id_2 = 32'd27,
    parameter id_3 = 32'd14,
    parameter id_4 = 32'd96,
    parameter id_5 = 32'd33
) (
    _id_1,
    _id_2
);
  inout wire _id_2;
  inout wire _id_1;
  assign id_2 = id_2;
  wire _id_3;
  wire [id_3 : id_2  -  id_3] _id_4;
  wire _id_5;
  assign id_2 = (id_3);
  logic [-1 : id_3] id_6;
  assign id_4 = id_1;
  logic [id_5  ==  id_1 : -1  &  id_4] id_7;
  ;
  wire id_8;
  assign id_5 = id_6;
  wire id_9;
  module_0 modCall_1 (
      id_6,
      id_8
  );
endmodule
