--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

d:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml CPU_Pipeline.twx CPU_Pipeline.ncd -o CPU_Pipeline.twr
CPU_Pipeline.pcf

Design file:              CPU_Pipeline.ncd
Physical constraint file: CPU_Pipeline.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4910 paths analyzed, 412 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.272ns.
--------------------------------------------------------------------------------

Paths for end point peri1/uartSender/TX (SLICE_X30Y54.A5), 153 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri1/uartSender/count_5 (FF)
  Destination:          peri1/uartSender/TX (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.217ns (Levels of Logic = 8)
  Clock Path Skew:      -0.020ns (0.274 - 0.294)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri1/uartSender/count_5 to peri1/uartSender/TX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y58.AQ      Tcko                  0.391   peri1/uartSender/count<8>
                                                       peri1/uartSender/count_5
    SLICE_X31Y57.B1      net (fanout=9)        0.843   peri1/uartSender/count<5>
    SLICE_X31Y57.B       Tilo                  0.259   peri1/uartSender/n00061
                                                       peri1/uartSender/n00061
    SLICE_X35Y57.A4      net (fanout=2)        0.857   peri1/uartSender/n00061
    SLICE_X35Y57.A       Tilo                  0.259   peri1/uartSender/n00082
                                                       peri1/uartSender/n001422
    SLICE_X35Y57.B3      net (fanout=1)        0.831   peri1/uartSender/n001421
    SLICE_X35Y57.BMUX    Tilo                  0.313   peri1/uartSender/n00082
                                                       peri1/uartSender/n001423
    SLICE_X31Y56.D6      net (fanout=1)        0.725   peri1/uartSender/n0014
    SLICE_X31Y56.D       Tilo                  0.259   peri1/uartSender/Mmux_TX_GND_272_o_MUX_9967_o3
                                                       peri1/uartSender/Mmux_TX_GND_272_o_MUX_9967_o31
    SLICE_X31Y55.D3      net (fanout=1)        0.504   peri1/uartSender/Mmux_TX_GND_272_o_MUX_9967_o3
    SLICE_X31Y55.D       Tilo                  0.259   peri1/uartSender/Mmux_TX_GND_272_o_MUX_9967_o31
                                                       peri1/uartSender/Mmux_TX_GND_272_o_MUX_9967_o32
    SLICE_X31Y55.C6      net (fanout=1)        0.118   peri1/uartSender/Mmux_TX_GND_272_o_MUX_9967_o31
    SLICE_X31Y55.C       Tilo                  0.259   peri1/uartSender/Mmux_TX_GND_272_o_MUX_9967_o31
                                                       peri1/uartSender/Mmux_TX_GND_272_o_MUX_9967_o33
    SLICE_X30Y54.B1      net (fanout=1)        0.626   peri1/uartSender/Mmux_TX_GND_272_o_MUX_9967_o32
    SLICE_X30Y54.B       Tilo                  0.203   peri1/uartSender/TX
                                                       peri1/uartSender/Mmux_TX_GND_272_o_MUX_9967_o34
    SLICE_X30Y54.A5      net (fanout=1)        0.222   peri1/uartSender/TX_GND_272_o_MUX_9967_o
    SLICE_X30Y54.CLK     Tas                   0.289   peri1/uartSender/TX
                                                       peri1/uartSender/TX_rstpot
                                                       peri1/uartSender/TX
    -------------------------------------------------  ---------------------------
    Total                                      7.217ns (2.491ns logic, 4.726ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri1/uartSender/count_12 (FF)
  Destination:          peri1/uartSender/TX (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.211ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.274 - 0.297)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri1/uartSender/count_12 to peri1/uartSender/TX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y59.DQ      Tcko                  0.391   peri1/uartSender/count<12>
                                                       peri1/uartSender/count_12
    SLICE_X35Y57.C1      net (fanout=10)       1.037   peri1/uartSender/count<12>
    SLICE_X35Y57.CMUX    Tilo                  0.313   peri1/uartSender/n00082
                                                       peri1/uartSender/n001421
    SLICE_X35Y57.A1      net (fanout=1)        0.603   peri1/uartSender/n00142
    SLICE_X35Y57.A       Tilo                  0.259   peri1/uartSender/n00082
                                                       peri1/uartSender/n001422
    SLICE_X35Y57.B3      net (fanout=1)        0.831   peri1/uartSender/n001421
    SLICE_X35Y57.BMUX    Tilo                  0.313   peri1/uartSender/n00082
                                                       peri1/uartSender/n001423
    SLICE_X31Y56.D6      net (fanout=1)        0.725   peri1/uartSender/n0014
    SLICE_X31Y56.D       Tilo                  0.259   peri1/uartSender/Mmux_TX_GND_272_o_MUX_9967_o3
                                                       peri1/uartSender/Mmux_TX_GND_272_o_MUX_9967_o31
    SLICE_X31Y55.D3      net (fanout=1)        0.504   peri1/uartSender/Mmux_TX_GND_272_o_MUX_9967_o3
    SLICE_X31Y55.D       Tilo                  0.259   peri1/uartSender/Mmux_TX_GND_272_o_MUX_9967_o31
                                                       peri1/uartSender/Mmux_TX_GND_272_o_MUX_9967_o32
    SLICE_X31Y55.C6      net (fanout=1)        0.118   peri1/uartSender/Mmux_TX_GND_272_o_MUX_9967_o31
    SLICE_X31Y55.C       Tilo                  0.259   peri1/uartSender/Mmux_TX_GND_272_o_MUX_9967_o31
                                                       peri1/uartSender/Mmux_TX_GND_272_o_MUX_9967_o33
    SLICE_X30Y54.B1      net (fanout=1)        0.626   peri1/uartSender/Mmux_TX_GND_272_o_MUX_9967_o32
    SLICE_X30Y54.B       Tilo                  0.203   peri1/uartSender/TX
                                                       peri1/uartSender/Mmux_TX_GND_272_o_MUX_9967_o34
    SLICE_X30Y54.A5      net (fanout=1)        0.222   peri1/uartSender/TX_GND_272_o_MUX_9967_o
    SLICE_X30Y54.CLK     Tas                   0.289   peri1/uartSender/TX
                                                       peri1/uartSender/TX_rstpot
                                                       peri1/uartSender/TX
    -------------------------------------------------  ---------------------------
    Total                                      7.211ns (2.545ns logic, 4.666ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               peri1/uartSender/count_10 (FF)
  Destination:          peri1/uartSender/TX (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.091ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.274 - 0.297)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: peri1/uartSender/count_10 to peri1/uartSender/TX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y59.BQ      Tcko                  0.391   peri1/uartSender/count<12>
                                                       peri1/uartSender/count_10
    SLICE_X35Y57.C4      net (fanout=10)       0.917   peri1/uartSender/count<10>
    SLICE_X35Y57.CMUX    Tilo                  0.313   peri1/uartSender/n00082
                                                       peri1/uartSender/n001421
    SLICE_X35Y57.A1      net (fanout=1)        0.603   peri1/uartSender/n00142
    SLICE_X35Y57.A       Tilo                  0.259   peri1/uartSender/n00082
                                                       peri1/uartSender/n001422
    SLICE_X35Y57.B3      net (fanout=1)        0.831   peri1/uartSender/n001421
    SLICE_X35Y57.BMUX    Tilo                  0.313   peri1/uartSender/n00082
                                                       peri1/uartSender/n001423
    SLICE_X31Y56.D6      net (fanout=1)        0.725   peri1/uartSender/n0014
    SLICE_X31Y56.D       Tilo                  0.259   peri1/uartSender/Mmux_TX_GND_272_o_MUX_9967_o3
                                                       peri1/uartSender/Mmux_TX_GND_272_o_MUX_9967_o31
    SLICE_X31Y55.D3      net (fanout=1)        0.504   peri1/uartSender/Mmux_TX_GND_272_o_MUX_9967_o3
    SLICE_X31Y55.D       Tilo                  0.259   peri1/uartSender/Mmux_TX_GND_272_o_MUX_9967_o31
                                                       peri1/uartSender/Mmux_TX_GND_272_o_MUX_9967_o32
    SLICE_X31Y55.C6      net (fanout=1)        0.118   peri1/uartSender/Mmux_TX_GND_272_o_MUX_9967_o31
    SLICE_X31Y55.C       Tilo                  0.259   peri1/uartSender/Mmux_TX_GND_272_o_MUX_9967_o31
                                                       peri1/uartSender/Mmux_TX_GND_272_o_MUX_9967_o33
    SLICE_X30Y54.B1      net (fanout=1)        0.626   peri1/uartSender/Mmux_TX_GND_272_o_MUX_9967_o32
    SLICE_X30Y54.B       Tilo                  0.203   peri1/uartSender/TX
                                                       peri1/uartSender/Mmux_TX_GND_272_o_MUX_9967_o34
    SLICE_X30Y54.A5      net (fanout=1)        0.222   peri1/uartSender/TX_GND_272_o_MUX_9967_o
    SLICE_X30Y54.CLK     Tas                   0.289   peri1/uartSender/TX
                                                       peri1/uartSender/TX_rstpot
                                                       peri1/uartSender/TX
    -------------------------------------------------  ---------------------------
    Total                                      7.091ns (2.545ns logic, 4.546ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point peri1/uartReceiver/count_5 (SLICE_X34Y14.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          peri1/uartReceiver/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.365ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (0.470 - 0.450)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to peri1/uartReceiver/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y51.BMUX    Tshcko                0.461   d1/key_m
                                                       d1/key_o_temp
    SLICE_X34Y14.SR      net (fanout=1036)     4.676   d1/key_o_temp
    SLICE_X34Y14.CLK     Trck                  0.228   peri1/uartReceiver/count<7>
                                                       peri1/uartReceiver/count_5
    -------------------------------------------------  ---------------------------
    Total                                      5.365ns (0.689ns logic, 4.676ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------

Paths for end point peri1/uartReceiver/count_7 (SLICE_X34Y14.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          peri1/uartReceiver/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.362ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (0.470 - 0.450)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to peri1/uartReceiver/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y51.BMUX    Tshcko                0.461   d1/key_m
                                                       d1/key_o_temp
    SLICE_X34Y14.SR      net (fanout=1036)     4.676   d1/key_o_temp
    SLICE_X34Y14.CLK     Trck                  0.225   peri1/uartReceiver/count<7>
                                                       peri1/uartReceiver/count_7
    -------------------------------------------------  ---------------------------
    Total                                      5.362ns (0.686ns logic, 4.676ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point peri1/uartReceiver/RX_FLAG (SLICE_X31Y14.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               peri1/uartReceiver/RX_FLAG (FF)
  Destination:          peri1/uartReceiver/RX_FLAG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.453ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: peri1/uartReceiver/RX_FLAG to peri1/uartReceiver/RX_FLAG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y14.AQ      Tcko                  0.198   peri1/uartReceiver/RX_FLAG
                                                       peri1/uartReceiver/RX_FLAG
    SLICE_X31Y14.A6      net (fanout=4)        0.040   peri1/uartReceiver/RX_FLAG
    SLICE_X31Y14.CLK     Tah         (-Th)    -0.215   peri1/uartReceiver/RX_FLAG
                                                       peri1/uartReceiver/RX_FLAG_rstpot
                                                       peri1/uartReceiver/RX_FLAG
    -------------------------------------------------  ---------------------------
    Total                                      0.453ns (0.413ns logic, 0.040ns route)
                                                       (91.2% logic, 8.8% route)

--------------------------------------------------------------------------------

Paths for end point peri1/uartSender/TX (SLICE_X30Y54.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               peri1/uartSender/TX (FF)
  Destination:          peri1/uartSender/TX (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: peri1/uartSender/TX to peri1/uartSender/TX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y54.AQ      Tcko                  0.234   peri1/uartSender/TX
                                                       peri1/uartSender/TX
    SLICE_X30Y54.A6      net (fanout=2)        0.025   peri1/uartSender/TX
    SLICE_X30Y54.CLK     Tah         (-Th)    -0.197   peri1/uartSender/TX
                                                       peri1/uartSender/TX_rstpot
                                                       peri1/uartSender/TX
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.431ns logic, 0.025ns route)
                                                       (94.5% logic, 5.5% route)

--------------------------------------------------------------------------------

Paths for end point peri1/uartReceiver/RX_DATA_3 (SLICE_X31Y13.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               peri1/uartReceiver/RX_DATA_3 (FF)
  Destination:          peri1/uartReceiver/RX_DATA_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: peri1/uartReceiver/RX_DATA_3 to peri1/uartReceiver/RX_DATA_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y13.BQ      Tcko                  0.198   peri1/uartReceiver/RX_DATA<4>
                                                       peri1/uartReceiver/RX_DATA_3
    SLICE_X31Y13.B5      net (fanout=2)        0.072   peri1/uartReceiver/RX_DATA<3>
    SLICE_X31Y13.CLK     Tah         (-Th)    -0.215   peri1/uartReceiver/RX_DATA<4>
                                                       peri1/uartReceiver/mux311
                                                       peri1/uartReceiver/RX_DATA_3
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.413ns logic, 0.072ns route)
                                                       (85.2% logic, 14.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: d1/key_i_t2/CLK
  Logical resource: d1/Mshreg_key_i_t2/CLK
  Location pin: SLICE_X14Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cnt_clk<0>/CLK
  Logical resource: myclk/CK
  Location pin: SLICE_X20Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.272|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4910 paths, 0 nets, and 741 connections

Design statistics:
   Minimum period:   7.272ns{1}   (Maximum frequency: 137.514MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jul 21 20:39:12 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 267 MB



