

================================================================
== Vivado HLS Report for 'keccak_absorb'
================================================================
* Date:           Mon Apr 12 13:45:31 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        SHA
* Solution:       NDT_part_pipeline
* Product family: virtex7
* Target device:  xc7vx980tffg1930-2l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.078|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  558|  558|  558|  558|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memset_t        |  199|  199|         1|          -|          -|   200|    no    |
        |- Loop 2          |   25|   25|         1|          -|          -|    25|    no    |
        |- Loop 3          |    6|    6|         2|          -|          -|     3|    no    |
        |- Loop 4          |  323|  323|        19|          -|          -|    17|    no    |
        | + load64_label0  |   16|   16|         2|          -|          -|     8|    no    |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  |
+-----------------+---------+-------+---------+--------+
|DSP              |        -|      -|        -|       -|
|Expression       |        -|      -|        0|     454|
|FIFO             |        -|      -|        -|       -|
|Instance         |        -|      -|        -|       -|
|Memory           |        1|      -|        0|       0|
|Multiplexer      |        -|      -|        -|     203|
|Register         |        -|      -|      126|       -|
+-----------------+---------+-------+---------+--------+
|Total            |        1|      0|      126|     657|
+-----------------+---------+-------+---------+--------+
|Available        |     3000|   3600|  1224000|  612000|
+-----------------+---------+-------+---------+--------+
|Utilization (%)  |    ~0   |      0|    ~0   |   ~0   |
+-----------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------+-----------------+---------+---+----+------+-----+------+-------------+
    | Memory|      Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+-----------------+---------+---+----+------+-----+------+-------------+
    |t_U    |keccak_absorb_t  |        1|  0|   0|   200|    8|     1|         1600|
    +-------+-----------------+---------+---+----+------+-----+------+-------------+
    |Total  |                 |        1|  0|   0|   200|    8|     1|         1600|
    +-------+-----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+-----+------------+------------+
    |i_4_fu_248_p2         |     +    |      0|  0|   15|           5|           1|
    |i_5_fu_288_p2         |     +    |      0|  0|   15|           5|           1|
    |i_6_fu_308_p2         |     +    |      0|  0|   13|           4|           1|
    |indvarinc_fu_220_p2   |     +    |      0|  0|   15|           8|           1|
    |sum_i_fu_318_p2       |     +    |      0|  0|   15|           8|           8|
    |tmp_3_fu_265_p2       |     +    |      0|  0|   10|           2|           1|
    |exitcond_i_fu_302_p2  |   icmp   |      0|  0|   11|           4|           5|
    |tmp_1_fu_259_p2       |   icmp   |      0|  0|    8|           2|           2|
    |tmp_4_fu_282_p2       |   icmp   |      0|  0|   11|           5|           5|
    |tmp_7_fu_242_p2       |   icmp   |      0|  0|   11|           5|           4|
    |tmp_s_fu_231_p2       |   icmp   |      0|  0|   11|           8|           7|
    |r_fu_354_p2           |    or    |      0|  0|   64|          64|          64|
    |t_d1                  |    or    |      0|  0|    9|           8|           9|
    |tmp_2_i_fu_348_p2     |    shl   |      0|  0|  182|          64|          64|
    |tmp_8_fu_360_p2       |    xor   |      0|  0|   64|          64|          64|
    +----------------------+----------+-------+---+-----+------------+------------+
    |Total                 |          |      0|  0|  454|         256|         237|
    +----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  50|         11|    1|         11|
    |i_2_reg_174     |   9|          2|    2|          4|
    |i_3_reg_185     |   9|          2|    5|         10|
    |i_i_reg_196     |   9|          2|    4|          8|
    |i_reg_163       |   9|          2|    5|         10|
    |invdar_reg_152  |   9|          2|    8|         16|
    |r_i_reg_208     |   9|          2|   64|        128|
    |s_address0      |  21|          4|    5|         20|
    |s_d0            |  15|          3|   64|        192|
    |t_address0      |  27|          5|    8|         40|
    |t_address1      |  15|          3|    8|         24|
    |t_d0            |  21|          4|    8|         32|
    +----------------+----+-----------+-----+-----------+
    |Total           | 203|         42|  182|        495|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |  10|   0|   10|          0|
    |i_2_cast3_reg_383  |   2|   0|   64|         62|
    |i_2_reg_174        |   2|   0|    2|          0|
    |i_3_cast2_reg_407  |   5|   0|   64|         59|
    |i_3_reg_185        |   5|   0|    5|          0|
    |i_5_reg_415        |   5|   0|    5|          0|
    |i_6_reg_428        |   4|   0|    4|          0|
    |i_i_reg_196        |   4|   0|    4|          0|
    |i_reg_163          |   5|   0|    5|          0|
    |invdar_reg_152     |   8|   0|    8|          0|
    |r_i_reg_208        |  64|   0|   64|          0|
    |s_addr_1_reg_438   |   5|   0|    5|          0|
    |tmp_3_reg_391      |   2|   0|    2|          0|
    |tmp_5_reg_420      |   5|   0|    8|          3|
    +-------------------+----+----+-----+-----------+
    |Total              | 126|   0|  250|        124|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------+-----+-----+------------+---------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | keccak_absorb | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | keccak_absorb | return value |
|ap_start    |  in |    1| ap_ctrl_hs | keccak_absorb | return value |
|ap_done     | out |    1| ap_ctrl_hs | keccak_absorb | return value |
|ap_idle     | out |    1| ap_ctrl_hs | keccak_absorb | return value |
|ap_ready    | out |    1| ap_ctrl_hs | keccak_absorb | return value |
|s_address0  | out |    5|  ap_memory |       s       |     array    |
|s_ce0       | out |    1|  ap_memory |       s       |     array    |
|s_we0       | out |    1|  ap_memory |       s       |     array    |
|s_d0        | out |   64|  ap_memory |       s       |     array    |
|s_q0        |  in |   64|  ap_memory |       s       |     array    |
|m_address0  | out |    2|  ap_memory |       m       |     array    |
|m_ce0       | out |    1|  ap_memory |       m       |     array    |
|m_q0        |  in |    8|  ap_memory |       m       |     array    |
+------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_s)
	3  / (tmp_s)
3 --> 
	3  / (!tmp_7)
	4  / (tmp_7)
4 --> 
	5  / (!tmp_1)
	6  / (tmp_1)
5 --> 
	4  / true
6 --> 
	7  / true
7 --> 
	8  / (!tmp_4)
8 --> 
	9  / (!exitcond_i)
	10  / (exitcond_i)
9 --> 
	8  / true
10 --> 
	7  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 11 [1/1] (2.26ns)   --->   "%t = alloca [200 x i8], align 16" [fips202.c:370]   --->   Operation 11 'alloca' 't' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_1 : Operation 12 [1/1] (0.85ns)   --->   "br label %meminst"   --->   Operation 12 'br' <Predicate = true> <Delay = 0.85>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%invdar = phi i8 [ 0, %0 ], [ %indvarinc, %meminst ]" [fips202.c:370]   --->   Operation 13 'phi' 'invdar' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.35ns)   --->   "%indvarinc = add i8 %invdar, 1" [fips202.c:370]   --->   Operation 14 'add' 'indvarinc' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = zext i8 %invdar to i64" [fips202.c:370]   --->   Operation 15 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%t_addr = getelementptr [200 x i8]* %t, i64 0, i64 %tmp" [fips202.c:370]   --->   Operation 16 'getelementptr' 't_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.26ns)   --->   "store i8 0, i8* %t_addr, align 1" [fips202.c:370]   --->   Operation 17 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_2 : Operation 18 [1/1] (0.86ns)   --->   "%tmp_s = icmp eq i8 %invdar, -57" [fips202.c:370]   --->   Operation 18 'icmp' 'tmp_s' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @memset_t_str)"   --->   Operation 19 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200)"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader1.preheader, label %meminst" [fips202.c:370]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.85ns)   --->   "br label %.preheader1" [fips202.c:373]   --->   Operation 22 'br' <Predicate = (tmp_s)> <Delay = 0.85>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%i = phi i5 [ %i_4, %1 ], [ 0, %.preheader1.preheader ]"   --->   Operation 23 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%i_cast4 = zext i5 %i to i64" [fips202.c:373]   --->   Operation 24 'zext' 'i_cast4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.87ns)   --->   "%tmp_7 = icmp eq i5 %i, -7" [fips202.c:373]   --->   Operation 25 'icmp' 'tmp_7' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 26 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.09ns)   --->   "%i_4 = add i5 %i, 1" [fips202.c:373]   --->   Operation 27 'add' 'i_4' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %.preheader.preheader, label %1" [fips202.c:373]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%s_addr = getelementptr [25 x i64]* %s, i64 0, i64 %i_cast4" [fips202.c:374]   --->   Operation 29 'getelementptr' 's_addr' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.26ns)   --->   "store i64 0, i64* %s_addr, align 8" [fips202.c:374]   --->   Operation 30 'store' <Predicate = (!tmp_7)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br label %.preheader1" [fips202.c:373]   --->   Operation 31 'br' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.85ns)   --->   "br label %.preheader" [fips202.c:387]   --->   Operation 32 'br' <Predicate = (tmp_7)> <Delay = 0.85>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%i_2 = phi i2 [ %tmp_3, %2 ], [ 0, %.preheader.preheader ]" [fips202.c:387]   --->   Operation 33 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%i_2_cast3 = zext i2 %i_2 to i64" [fips202.c:387]   --->   Operation 34 'zext' 'i_2_cast3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.48ns)   --->   "%tmp_1 = icmp eq i2 %i_2, -1" [fips202.c:387]   --->   Operation 35 'icmp' 'tmp_1' <Predicate = true> <Delay = 0.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 36 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.85ns)   --->   "%tmp_3 = add i2 %i_2, 1" [fips202.c:387]   --->   Operation 37 'add' 'tmp_3' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %3, label %2" [fips202.c:387]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%m_addr = getelementptr [3 x i8]* %m, i64 0, i64 %i_2_cast3" [fips202.c:388]   --->   Operation 39 'getelementptr' 'm_addr' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_4 : Operation 40 [2/2] (1.14ns)   --->   "%m_load = load i8* %m_addr, align 1" [fips202.c:388]   --->   Operation 40 'load' 'm_load' <Predicate = (!tmp_1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%t_addr_2 = getelementptr inbounds [200 x i8]* %t, i64 0, i64 135" [fips202.c:390]   --->   Operation 41 'getelementptr' 't_addr_2' <Predicate = (tmp_1)> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (2.26ns)   --->   "%t_load = load i8* %t_addr_2, align 1" [fips202.c:390]   --->   Operation 42 'load' 't_load' <Predicate = (tmp_1)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>

State 5 <SV = 4> <Delay = 3.41>
ST_5 : Operation 43 [1/2] (1.14ns)   --->   "%m_load = load i8* %m_addr, align 1" [fips202.c:388]   --->   Operation 43 'load' 'm_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%t_addr_3 = getelementptr inbounds [200 x i8]* %t, i64 0, i64 %i_2_cast3" [fips202.c:388]   --->   Operation 44 'getelementptr' 't_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (2.26ns)   --->   "store i8 %m_load, i8* %t_addr_3, align 1" [fips202.c:388]   --->   Operation 45 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "br label %.preheader" [fips202.c:387]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 4.53>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%t_addr_1 = getelementptr inbounds [200 x i8]* %t, i64 0, i64 3" [fips202.c:389]   --->   Operation 47 'getelementptr' 't_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (2.26ns)   --->   "store i8 6, i8* %t_addr_1, align 1" [fips202.c:389]   --->   Operation 48 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_6 : Operation 49 [1/2] (2.26ns)   --->   "%t_load = load i8* %t_addr_2, align 1" [fips202.c:390]   --->   Operation 49 'load' 't_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_2 = or i8 %t_load, -128" [fips202.c:390]   --->   Operation 50 'or' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (2.26ns)   --->   "store i8 %tmp_2, i8* %t_addr_2, align 1" [fips202.c:390]   --->   Operation 51 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_6 : Operation 52 [1/1] (0.85ns)   --->   "br label %4" [fips202.c:392]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.85>

State 7 <SV = 5> <Delay = 1.09>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%i_3 = phi i5 [ 0, %3 ], [ %i_5, %load64.exit ]"   --->   Operation 53 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%i_3_cast2 = zext i5 %i_3 to i64" [fips202.c:392]   --->   Operation 54 'zext' 'i_3_cast2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.87ns)   --->   "%tmp_4 = icmp eq i5 %i_3, -15" [fips202.c:392]   --->   Operation 55 'icmp' 'tmp_4' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 56 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (1.09ns)   --->   "%i_5 = add i5 %i_3, 1" [fips202.c:392]   --->   Operation 57 'add' 'i_5' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %8, label %5" [fips202.c:392]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_3, i3 0)" [fips202.c:393]   --->   Operation 59 'bitconcatenate' 'tmp_5' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.85ns)   --->   "br label %6" [fips202.c:28->fips202.c:393]   --->   Operation 60 'br' <Predicate = (!tmp_4)> <Delay = 0.85>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "ret void" [fips202.c:394]   --->   Operation 61 'ret' <Predicate = (tmp_4)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 3.62>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%i_i = phi i4 [ 0, %5 ], [ %i_6, %7 ]"   --->   Operation 62 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%r_i = phi i64 [ 0, %5 ], [ %r, %7 ]"   --->   Operation 63 'phi' 'r_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.87ns)   --->   "%exitcond_i = icmp eq i4 %i_i, -8" [fips202.c:28->fips202.c:393]   --->   Operation 64 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 65 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (1.01ns)   --->   "%i_6 = add i4 %i_i, 1" [fips202.c:28->fips202.c:393]   --->   Operation 66 'add' 'i_6' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %load64.exit, label %7" [fips202.c:28->fips202.c:393]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i4 %i_i to i8" [fips202.c:29->fips202.c:393]   --->   Operation 68 'zext' 'tmp_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (1.35ns)   --->   "%sum_i = add i8 %tmp_i_cast, %tmp_5" [fips202.c:29->fips202.c:393]   --->   Operation 69 'add' 'sum_i' <Predicate = (!exitcond_i)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%sum_i_cast = zext i8 %sum_i to i64" [fips202.c:29->fips202.c:393]   --->   Operation 70 'zext' 'sum_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%t_addr_4 = getelementptr [200 x i8]* %t, i64 0, i64 %sum_i_cast" [fips202.c:29->fips202.c:393]   --->   Operation 71 'getelementptr' 't_addr_4' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_8 : Operation 72 [2/2] (2.26ns)   --->   "%t_load_1 = load i8* %t_addr_4, align 1" [fips202.c:29->fips202.c:393]   --->   Operation 72 'load' 't_load_1' <Predicate = (!exitcond_i)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%s_addr_1 = getelementptr [25 x i64]* %s, i64 0, i64 %i_3_cast2" [fips202.c:393]   --->   Operation 73 'getelementptr' 's_addr_1' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_8 : Operation 74 [2/2] (2.26ns)   --->   "%s_load = load i64* %s_addr_1, align 8" [fips202.c:393]   --->   Operation 74 'load' 's_load' <Predicate = (exitcond_i)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>

State 9 <SV = 7> <Delay = 3.89>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str3) nounwind" [fips202.c:29->fips202.c:393]   --->   Operation 75 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/2] (2.26ns)   --->   "%t_load_1 = load i8* %t_addr_4, align 1" [fips202.c:29->fips202.c:393]   --->   Operation 76 'load' 't_load_1' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_9 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_8_i = zext i8 %t_load_1 to i64" [fips202.c:29->fips202.c:393]   --->   Operation 77 'zext' 'tmp_8_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_6 = trunc i4 %i_i to i3" [fips202.c:28->fips202.c:393]   --->   Operation 78 'trunc' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_i = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_6, i3 0)" [fips202.c:29->fips202.c:393]   --->   Operation 79 'bitconcatenate' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_1_i = zext i6 %tmp_i to i64" [fips202.c:29->fips202.c:393]   --->   Operation 80 'zext' 'tmp_1_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_2_i = shl i64 %tmp_8_i, %tmp_1_i" [fips202.c:29->fips202.c:393]   --->   Operation 81 'shl' 'tmp_2_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [1/1] (1.62ns) (out node of the LUT)   --->   "%r = or i64 %tmp_2_i, %r_i" [fips202.c:29->fips202.c:393]   --->   Operation 82 'or' 'r' <Predicate = true> <Delay = 1.62> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "br label %6" [fips202.c:28->fips202.c:393]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 7> <Delay = 5.07>
ST_10 : Operation 84 [1/2] (2.26ns)   --->   "%s_load = load i64* %s_addr_1, align 8" [fips202.c:393]   --->   Operation 84 'load' 's_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_10 : Operation 85 [1/1] (0.54ns)   --->   "%tmp_8 = xor i64 %s_load, %r_i" [fips202.c:393]   --->   Operation 85 'xor' 'tmp_8' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [1/1] (2.26ns)   --->   "store i64 %tmp_8, i64* %s_addr_1, align 8" [fips202.c:393]   --->   Operation 86 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "br label %4" [fips202.c:392]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ m]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t           (alloca           ) [ 00111111111]
StgValue_12 (br               ) [ 01100000000]
invdar      (phi              ) [ 00100000000]
indvarinc   (add              ) [ 01100000000]
tmp         (zext             ) [ 00000000000]
t_addr      (getelementptr    ) [ 00000000000]
StgValue_17 (store            ) [ 00000000000]
tmp_s       (icmp             ) [ 00100000000]
StgValue_19 (specloopname     ) [ 00000000000]
empty       (speclooptripcount) [ 00000000000]
StgValue_21 (br               ) [ 01100000000]
StgValue_22 (br               ) [ 00110000000]
i           (phi              ) [ 00010000000]
i_cast4     (zext             ) [ 00000000000]
tmp_7       (icmp             ) [ 00010000000]
empty_7     (speclooptripcount) [ 00000000000]
i_4         (add              ) [ 00110000000]
StgValue_28 (br               ) [ 00000000000]
s_addr      (getelementptr    ) [ 00000000000]
StgValue_30 (store            ) [ 00000000000]
StgValue_31 (br               ) [ 00110000000]
StgValue_32 (br               ) [ 00011100000]
i_2         (phi              ) [ 00001000000]
i_2_cast3   (zext             ) [ 00000100000]
tmp_1       (icmp             ) [ 00001100000]
empty_8     (speclooptripcount) [ 00000000000]
tmp_3       (add              ) [ 00011100000]
StgValue_38 (br               ) [ 00000000000]
m_addr      (getelementptr    ) [ 00000100000]
t_addr_2    (getelementptr    ) [ 00000010000]
m_load      (load             ) [ 00000000000]
t_addr_3    (getelementptr    ) [ 00000000000]
StgValue_45 (store            ) [ 00000000000]
StgValue_46 (br               ) [ 00011100000]
t_addr_1    (getelementptr    ) [ 00000000000]
StgValue_48 (store            ) [ 00000000000]
t_load      (load             ) [ 00000000000]
tmp_2       (or               ) [ 00000000000]
StgValue_51 (store            ) [ 00000000000]
StgValue_52 (br               ) [ 00000011111]
i_3         (phi              ) [ 00000001000]
i_3_cast2   (zext             ) [ 00000000110]
tmp_4       (icmp             ) [ 00000001111]
empty_9     (speclooptripcount) [ 00000000000]
i_5         (add              ) [ 00000011111]
StgValue_58 (br               ) [ 00000000000]
tmp_5       (bitconcatenate   ) [ 00000000110]
StgValue_60 (br               ) [ 00000001111]
StgValue_61 (ret              ) [ 00000000000]
i_i         (phi              ) [ 00000000110]
r_i         (phi              ) [ 00000000111]
exitcond_i  (icmp             ) [ 00000001111]
empty_10    (speclooptripcount) [ 00000000000]
i_6         (add              ) [ 00000001111]
StgValue_67 (br               ) [ 00000000000]
tmp_i_cast  (zext             ) [ 00000000000]
sum_i       (add              ) [ 00000000000]
sum_i_cast  (zext             ) [ 00000000000]
t_addr_4    (getelementptr    ) [ 00000000010]
s_addr_1    (getelementptr    ) [ 00000000001]
StgValue_75 (specloopname     ) [ 00000000000]
t_load_1    (load             ) [ 00000000000]
tmp_8_i     (zext             ) [ 00000000000]
tmp_6       (trunc            ) [ 00000000000]
tmp_i       (bitconcatenate   ) [ 00000000000]
tmp_1_i     (zext             ) [ 00000000000]
tmp_2_i     (shl              ) [ 00000000000]
r           (or               ) [ 00000001111]
StgValue_83 (br               ) [ 00000001111]
s_load      (load             ) [ 00000000000]
tmp_8       (xor              ) [ 00000000000]
StgValue_86 (store            ) [ 00000000000]
StgValue_87 (br               ) [ 00000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_t_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="t_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="t_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="8" slack="0"/>
<pin id="72" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="0" index="2" bw="0" slack="0"/>
<pin id="133" dir="0" index="4" bw="8" slack="0"/>
<pin id="134" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="135" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="8" slack="0"/>
<pin id="136" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_17/2 t_load/4 StgValue_45/5 StgValue_48/6 StgValue_51/6 t_load_1/8 "/>
</bind>
</comp>

<comp id="81" class="1004" name="s_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="64" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="5" slack="0"/>
<pin id="85" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="5" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_30/3 s_load/8 StgValue_86/10 "/>
</bind>
</comp>

<comp id="95" class="1004" name="m_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="2" slack="0"/>
<pin id="99" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="2" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_load/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="t_addr_2_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="9" slack="0"/>
<pin id="112" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_2/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="t_addr_3_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="2" slack="1"/>
<pin id="120" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_3/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="t_addr_1_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="3" slack="0"/>
<pin id="128" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_1/6 "/>
</bind>
</comp>

<comp id="137" class="1004" name="t_addr_4_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="8" slack="0"/>
<pin id="141" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_4/8 "/>
</bind>
</comp>

<comp id="144" class="1004" name="s_addr_1_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="5" slack="1"/>
<pin id="148" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr_1/8 "/>
</bind>
</comp>

<comp id="152" class="1005" name="invdar_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="1"/>
<pin id="154" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="invdar (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="invdar_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="8" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar/2 "/>
</bind>
</comp>

<comp id="163" class="1005" name="i_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="1"/>
<pin id="165" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="i_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="5" slack="0"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="1" slack="1"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="174" class="1005" name="i_2_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="2" slack="1"/>
<pin id="176" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="i_2_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="0"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="1" slack="1"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="185" class="1005" name="i_3_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="1"/>
<pin id="187" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="i_3_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="5" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/7 "/>
</bind>
</comp>

<comp id="196" class="1005" name="i_i_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="1"/>
<pin id="198" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="i_i_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="4" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/8 "/>
</bind>
</comp>

<comp id="208" class="1005" name="r_i_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="1"/>
<pin id="210" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_i (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="r_i_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="64" slack="1"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i/8 "/>
</bind>
</comp>

<comp id="220" class="1004" name="indvarinc_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_s_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="8" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="i_cast4_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="5" slack="0"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast4/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_7_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="5" slack="0"/>
<pin id="244" dir="0" index="1" bw="5" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="i_4_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="5" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="i_2_cast3_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="2" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast3/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="2" slack="0"/>
<pin id="261" dir="0" index="1" bw="2" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_3_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="2" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_2_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="0"/>
<pin id="274" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="278" class="1004" name="i_3_cast2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_3_cast2/7 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_4_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="0"/>
<pin id="284" dir="0" index="1" bw="5" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="288" class="1004" name="i_5_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/7 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_5_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="5" slack="0"/>
<pin id="297" dir="0" index="2" bw="1" slack="0"/>
<pin id="298" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="302" class="1004" name="exitcond_i_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="0" index="1" bw="4" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/8 "/>
</bind>
</comp>

<comp id="308" class="1004" name="i_6_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/8 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_i_cast_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/8 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sum_i_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="1"/>
<pin id="321" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i/8 "/>
</bind>
</comp>

<comp id="323" class="1004" name="sum_i_cast_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_i_cast/8 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_8_i_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_i/9 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_6_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="1"/>
<pin id="334" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_i_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="0"/>
<pin id="338" dir="0" index="1" bw="3" slack="0"/>
<pin id="339" dir="0" index="2" bw="1" slack="0"/>
<pin id="340" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i/9 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_1_i_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="6" slack="0"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i/9 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_2_i_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="0" index="1" bw="6" slack="0"/>
<pin id="351" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_2_i/9 "/>
</bind>
</comp>

<comp id="354" class="1004" name="r_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="64" slack="0"/>
<pin id="356" dir="0" index="1" bw="64" slack="1"/>
<pin id="357" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r/9 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_8_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="0"/>
<pin id="362" dir="0" index="1" bw="64" slack="1"/>
<pin id="363" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_8/10 "/>
</bind>
</comp>

<comp id="367" class="1005" name="indvarinc_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc "/>
</bind>
</comp>

<comp id="378" class="1005" name="i_4_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="5" slack="0"/>
<pin id="380" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="383" class="1005" name="i_2_cast3_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="64" slack="1"/>
<pin id="385" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_2_cast3 "/>
</bind>
</comp>

<comp id="391" class="1005" name="tmp_3_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="2" slack="0"/>
<pin id="393" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="396" class="1005" name="m_addr_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="2" slack="1"/>
<pin id="398" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m_addr "/>
</bind>
</comp>

<comp id="401" class="1005" name="t_addr_2_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="1"/>
<pin id="403" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_2 "/>
</bind>
</comp>

<comp id="407" class="1005" name="i_3_cast2_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="64" slack="1"/>
<pin id="409" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_3_cast2 "/>
</bind>
</comp>

<comp id="415" class="1005" name="i_5_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="0"/>
<pin id="417" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="420" class="1005" name="tmp_5_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="1"/>
<pin id="422" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="428" class="1005" name="i_6_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="0"/>
<pin id="430" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="433" class="1005" name="t_addr_4_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="1"/>
<pin id="435" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_4 "/>
</bind>
</comp>

<comp id="438" class="1005" name="s_addr_1_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="5" slack="1"/>
<pin id="440" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr_1 "/>
</bind>
</comp>

<comp id="443" class="1005" name="r_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="64" slack="1"/>
<pin id="445" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="94"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="114"><net_src comp="38" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="115"><net_src comp="108" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="122"><net_src comp="102" pin="3"/><net_sink comp="74" pin=1"/></net>

<net id="123"><net_src comp="116" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="131"><net_src comp="40" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="132"><net_src comp="124" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="143"><net_src comp="137" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="144" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="22" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="52" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="200" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="212" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="224"><net_src comp="156" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="8" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="156" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="235"><net_src comp="156" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="12" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="167" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="246"><net_src comp="167" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="24" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="167" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="28" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="178" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="263"><net_src comp="178" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="32" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="178" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="36" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="74" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="42" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="277"><net_src comp="271" pin="2"/><net_sink comp="74" pin=4"/></net>

<net id="281"><net_src comp="189" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="189" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="44" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="189" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="28" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="48" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="189" pin="4"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="50" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="306"><net_src comp="200" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="54" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="200" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="58" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="200" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="318" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="331"><net_src comp="74" pin="7"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="196" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="62" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="332" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="50" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="347"><net_src comp="336" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="328" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="344" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="208" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="88" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="208" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="366"><net_src comp="360" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="370"><net_src comp="220" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="381"><net_src comp="248" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="386"><net_src comp="254" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="394"><net_src comp="265" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="399"><net_src comp="95" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="404"><net_src comp="108" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="410"><net_src comp="278" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="418"><net_src comp="288" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="423"><net_src comp="294" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="431"><net_src comp="308" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="436"><net_src comp="137" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="441"><net_src comp="144" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="446"><net_src comp="354" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="212" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s | {3 10 }
	Port: m | {}
 - Input state : 
	Port: keccak_absorb : s | {8 10 }
	Port: keccak_absorb : m | {4 5 }
  - Chain level:
	State 1
	State 2
		indvarinc : 1
		tmp : 1
		t_addr : 2
		StgValue_17 : 3
		tmp_s : 1
		StgValue_21 : 2
	State 3
		i_cast4 : 1
		tmp_7 : 1
		i_4 : 1
		StgValue_28 : 2
		s_addr : 2
		StgValue_30 : 3
	State 4
		i_2_cast3 : 1
		tmp_1 : 1
		tmp_3 : 1
		StgValue_38 : 2
		m_addr : 2
		m_load : 3
		t_load : 1
	State 5
		StgValue_45 : 1
	State 6
		StgValue_48 : 1
		tmp_2 : 1
		StgValue_51 : 1
	State 7
		i_3_cast2 : 1
		tmp_4 : 1
		i_5 : 1
		StgValue_58 : 2
		tmp_5 : 1
	State 8
		exitcond_i : 1
		i_6 : 1
		StgValue_67 : 2
		tmp_i_cast : 1
		sum_i : 2
		sum_i_cast : 3
		t_addr_4 : 4
		t_load_1 : 5
		s_load : 1
	State 9
		tmp_8_i : 1
		tmp_i : 1
		tmp_1_i : 2
		tmp_2_i : 3
		r : 4
	State 10
		tmp_8 : 1
		StgValue_86 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|          |  indvarinc_fu_220 |    0    |    15   |
|          |     i_4_fu_248    |    0    |    15   |
|    add   |    tmp_3_fu_265   |    0    |    10   |
|          |     i_5_fu_288    |    0    |    15   |
|          |     i_6_fu_308    |    0    |    13   |
|          |    sum_i_fu_318   |    0    |    15   |
|----------|-------------------|---------|---------|
|    or    |    tmp_2_fu_271   |    0    |    0    |
|          |      r_fu_354     |    0    |    64   |
|----------|-------------------|---------|---------|
|    xor   |    tmp_8_fu_360   |    0    |    64   |
|----------|-------------------|---------|---------|
|          |    tmp_s_fu_231   |    0    |    11   |
|          |    tmp_7_fu_242   |    0    |    11   |
|   icmp   |    tmp_1_fu_259   |    0    |    8    |
|          |    tmp_4_fu_282   |    0    |    11   |
|          | exitcond_i_fu_302 |    0    |    9    |
|----------|-------------------|---------|---------|
|    shl   |   tmp_2_i_fu_348  |    0    |    19   |
|----------|-------------------|---------|---------|
|          |     tmp_fu_226    |    0    |    0    |
|          |   i_cast4_fu_237  |    0    |    0    |
|          |  i_2_cast3_fu_254 |    0    |    0    |
|   zext   |  i_3_cast2_fu_278 |    0    |    0    |
|          | tmp_i_cast_fu_314 |    0    |    0    |
|          | sum_i_cast_fu_323 |    0    |    0    |
|          |   tmp_8_i_fu_328  |    0    |    0    |
|          |   tmp_1_i_fu_344  |    0    |    0    |
|----------|-------------------|---------|---------|
|bitconcatenate|    tmp_5_fu_294   |    0    |    0    |
|          |    tmp_i_fu_336   |    0    |    0    |
|----------|-------------------|---------|---------|
|   trunc  |    tmp_6_fu_332   |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |   280   |
|----------|-------------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  t |    1   |    0   |    0   |
+----+--------+--------+--------+
|Total|    1   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|i_2_cast3_reg_383|   64   |
|   i_2_reg_174   |    2   |
|i_3_cast2_reg_407|   64   |
|   i_3_reg_185   |    5   |
|   i_4_reg_378   |    5   |
|   i_5_reg_415   |    5   |
|   i_6_reg_428   |    4   |
|   i_i_reg_196   |    4   |
|    i_reg_163    |    5   |
|indvarinc_reg_367|    8   |
|  invdar_reg_152 |    8   |
|  m_addr_reg_396 |    2   |
|   r_i_reg_208   |   64   |
|    r_reg_443    |   64   |
| s_addr_1_reg_438|    5   |
| t_addr_2_reg_401|    8   |
| t_addr_4_reg_433|    8   |
|  tmp_3_reg_391  |    2   |
|  tmp_5_reg_420  |    8   |
+-----------------+--------+
|      Total      |   335  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_74 |  p0  |   5  |   8  |   40   ||    27   |
|  grp_access_fu_74 |  p1  |   3  |   8  |   24   ||    9    |
|  grp_access_fu_74 |  p2  |   3  |   0  |    0   ||    15   |
|  grp_access_fu_88 |  p0  |   3  |   5  |   15   ||    15   |
|  grp_access_fu_88 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_102 |  p0  |   2  |   2  |    4   ||    9    |
|    i_i_reg_196    |  p0  |   2  |   4  |    8   ||    9    |
|    r_i_reg_208    |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   347  ||  7.259  ||   102   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   280  |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |    7   |    -   |   102  |
|  Register |    -   |    -   |   335  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    7   |   335  |   382  |
+-----------+--------+--------+--------+--------+
