# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Project_COE312_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/COE\ 311\ FBGA\ with\ ahmed/Project {C:/COE 311 FBGA with ahmed/Project/Project_COE312.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:21:40 on Apr 27,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/COE 311 FBGA with ahmed/Project" C:/COE 311 FBGA with ahmed/Project/Project_COE312.v 
# -- Compiling module Project_COE312
# -- Compiling module test_Project_COE312
# 
# Top level modules:
# 	test_Project_COE312
# End time: 07:21:40 on Apr 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.test_Project_COE312
# vsim work.test_Project_COE312 
# Start time: 07:22:33 on Apr 27,2020
# Loading work.test_Project_COE312
# Loading work.Project_COE312
add wave -position insertpoint  \
sim:/test_Project_COE312/clk \
sim:/test_Project_COE312/count_up \
sim:/test_Project_COE312/i \
sim:/test_Project_COE312/reset \
sim:/test_Project_COE312/y
add wave -position insertpoint  \
sim:/test_Project_COE312/uut/count \
sim:/test_Project_COE312/uut/state
run
run
run
run
run
run
run
run
run
# End time: 07:23:35 on Apr 27,2020, Elapsed time: 0:01:02
# Errors: 0, Warnings: 0
