#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Mon Oct  6 12:49:20 2025
# Process ID         : 3484
# Current directory  : C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent20304 C:\Users\oussk\Downloads\ecg-project\hw\ecg_cnn_bd\ecg_cnn_bd.xpr
# Log file           : C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/vivado.log
# Journal file       : C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd\vivado.jou
# Running On         : LAPTOP-JU02PEUM
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 5 5600H with Radeon Graphics         
# CPU Frequency      : 3294 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16541 MB
# Swap memory        : 9663 MB
# Total Virtual      : 26205 MB
# Available Virtual  : 16653 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.2\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.3\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.4\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu1500\1.2\board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.1 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.0\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.1\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\scu35\1.0\board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\v80\1.0\board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\2.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.4\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.6\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.7\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu110\1.4\board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.0\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.3\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.4\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu128\production\1.0\board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu129\production\1.0\board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu1525\1.3\board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.0\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.1\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.2\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek385\1.0\board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_mpsoc\1.0\board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_rfsoc\1.0\board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.0\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.1\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.2\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\2.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.3\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.0\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.1\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.2\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.0\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.1\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.2\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zc702\1.4\board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zc706\1.4\board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.3\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.4\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu104\1.1\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.4\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.5\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.6\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.2\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.3\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.4\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1275\1.0\board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1285\1.0\board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208\production\2.0\board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208ld\production\2.0\board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216\production\2.0\board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216ld\production\2.0\board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670\2.0\board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670ld\1.0\board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.ip_user_files'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.2\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.3\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.4\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/2025.1/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Project 1-5713] Board part '' set for the project  is not found. BoardPart property will be unset. Please select board from latest repo build 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/oussk/Downloads/ecg-project/hw_HLS/ecg_cnn_package'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/2025.1/Vivado/data/ip'.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_bd_axi_bram_ctrl_1_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_bd_axi_bram_ctrl_1_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_bd_axi_bram_ctrl_1_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_bd_axi_bram_ctrl_1_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_bd_axi_bram_ctrl_1_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_bd_axi_bram_ctrl_1_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_bd_axi_bram_ctrl_1_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_bd_axi_bram_ctrl_1_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_bd_axi_bram_ctrl_0_2: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_bd_axi_bram_ctrl_0_2: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_bd_axi_bram_ctrl_0_2: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_bd_axi_bram_ctrl_0_2: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_bd_axi_bram_ctrl_0_2: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_bd_axi_bram_ctrl_0_2: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_bd_axi_bram_ctrl_0_2: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_bd_axi_bram_ctrl_0_2: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_bd_axi_bram_ctrl_0_1: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_bd_axi_bram_ctrl_0_1: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_bd_axi_bram_ctrl_0_1: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_bd_axi_bram_ctrl_0_1: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_bd_axi_bram_ctrl_0_1: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_bd_axi_bram_ctrl_0_1: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] system_bd_axi_bram_ctrl_0_1: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] system_bd_axi_bram_ctrl_0_1: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
open_project: Time (s): cpu = 00:00:55 ; elapsed = 00:00:45 . Memory (MB): peak = 1875.980 ; gain = 447.082
update_compile_order -fileset sources_1
open_bd_design {C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/system_bd.bd}
Reading block design file <C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/system_bd.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_2
Adding component instance block -- unitn.edu:hls:ecg_cnn:1.0 - ecg_cnn_2
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /ecg_cnn_2/Data_m_axi_INPUT_r.
Excluding slave segment /ecg_cnn_2/s_axi_CTRL/Reg from address space /ecg_cnn_2/Data_m_axi_INPUT_r.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /ecg_cnn_2/Data_m_axi_OUTPUT_r.
Excluding slave segment /ecg_cnn_2/s_axi_CTRL/Reg from address space /ecg_cnn_2/Data_m_axi_OUTPUT_r.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /ecg_cnn_2/Data_m_axi_WEIGHTS.
Excluding slave segment /ecg_cnn_2/s_axi_CTRL/Reg from address space /ecg_cnn_2/Data_m_axi_WEIGHTS.
Successfully read diagram <system_bd> from block design file <C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/system_bd.bd>
generate_target all [get_files  C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/system_bd.bd]
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC001_0000 [ 32K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC010_0000 [ 128K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_8000 [ 32K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4061_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 64K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC001_0000 [ 32K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC010_0000 [ 128K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 64K ]> from slave interface '/axi_smc/S02_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC001_0000 [ 32K ]> from slave interface '/axi_smc/S02_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC010_0000 [ 128K ]> from slave interface '/axi_smc/S02_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 64K ]> from slave interface '/axi_smc/S03_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC001_0000 [ 32K ]> from slave interface '/axi_smc/S03_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC010_0000 [ 128K ]> from slave interface '/axi_smc/S03_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] system_bd_axi_smc_0: SmartConnect system_bd_axi_smc_0 is in High-performance Mode.
xit::source_ipfile: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2026.812 ; gain = 74.797
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2050.070 ; gain = 23.258
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTB is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_1: PORT /axi_bram_ctrl_1/BRAM_PORTB is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_2: PORT /axi_bram_ctrl_2/BRAM_PORTB is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
Wrote  : <C:\Users\oussk\Downloads\ecg-project\hw\ecg_cnn_bd\ecg_cnn_bd.srcs\sources_1\bd\system_bd\system_bd.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(15) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to pin: '/axi_bram_ctrl_2/bram_addr_a'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S01_AXI_arlock'(1) to pin: '/ecg_cnn_2/m_axi_INPUT_r_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S02_AXI_awlock'(1) to pin: '/ecg_cnn_2/m_axi_OUTPUT_r_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S03_AXI_arlock'(1) to pin: '/ecg_cnn_2/m_axi_WEIGHTS_ARLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/synth/system_bd.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(15) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to pin: '/axi_bram_ctrl_2/bram_addr_a'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S01_AXI_arlock'(1) to pin: '/ecg_cnn_2/m_axi_INPUT_r_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S02_AXI_awlock'(1) to pin: '/ecg_cnn_2/m_axi_OUTPUT_r_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S03_AXI_arlock'(1) to pin: '/ecg_cnn_2/m_axi_WEIGHTS_ARLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/sim/system_bd.vhd
VHDL Output written to : c:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/hdl/system_bd_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_uartlite_0_0_1/system_bd_axi_uartlite_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
Exporting to file c:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_smc_0_1/bd_0/hw_handoff/system_bd_axi_smc_0.hwh
Generated Hardware Definition File c:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_smc_0_1/bd_0/synth/system_bd_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ecg_cnn_2 .
Exporting to file c:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/hw_handoff/system_bd.hwh
Generated Hardware Definition File c:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/synth/system_bd.hwdef
generate_target: Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 2151.188 ; gain = 205.660
catch { config_ip_cache -export [get_ips -all system_bd_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all system_bd_dlmb_v10_0] }
catch { config_ip_cache -export [get_ips -all system_bd_ilmb_v10_0] }
catch { config_ip_cache -export [get_ips -all system_bd_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all system_bd_ilmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all system_bd_lmb_bram_0] }
catch { config_ip_cache -export [get_ips -all system_bd_mdm_1_0] }
catch { config_ip_cache -export [get_ips -all system_bd_clk_wiz_1_0] }
catch { config_ip_cache -export [get_ips -all system_bd_rst_clk_wiz_1_100M_0] }
catch { config_ip_cache -export [get_ips -all system_bd_axi_uartlite_0_0] }
catch { config_ip_cache -export [get_ips -all system_bd_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all system_bd_axi_bram_ctrl_0_1] }
catch { config_ip_cache -export [get_ips -all system_bd_axi_bram_ctrl_0_2] }
catch { config_ip_cache -export [get_ips -all system_bd_axi_bram_ctrl_1_0] }
catch { config_ip_cache -export [get_ips -all system_bd_blk_mem_gen_0_1] }
catch { config_ip_cache -export [get_ips -all system_bd_blk_mem_gen_0_2] }
catch { config_ip_cache -export [get_ips -all system_bd_blk_mem_gen_0_3] }
catch { config_ip_cache -export [get_ips -all system_bd_ecg_cnn_2_0] }
export_ip_user_files -of_objects [get_files C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/system_bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/system_bd.bd]
create_ip_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2151.188 ; gain = 0.000
launch_runs system_bd_axi_bram_ctrl_0_1_synth_1 system_bd_axi_bram_ctrl_0_2_synth_1 system_bd_axi_bram_ctrl_1_0_synth_1 system_bd_axi_smc_0_synth_1 system_bd_axi_uartlite_0_0_synth_1 system_bd_blk_mem_gen_0_1_synth_1 system_bd_blk_mem_gen_0_2_synth_1 system_bd_blk_mem_gen_0_3_synth_1 system_bd_clk_wiz_1_0_synth_1 system_bd_dlmb_bram_if_cntlr_0_synth_1 system_bd_dlmb_v10_0_synth_1 system_bd_ecg_cnn_2_0_synth_1 system_bd_ilmb_bram_if_cntlr_0_synth_1 system_bd_ilmb_v10_0_synth_1 system_bd_lmb_bram_0_synth_1 system_bd_mdm_1_0_synth_1 system_bd_microblaze_0_0_synth_1 system_bd_rst_clk_wiz_1_100M_0_synth_1 -jobs 6
[Mon Oct  6 12:53:24 2025] Launched system_bd_axi_bram_ctrl_0_1_synth_1, system_bd_axi_bram_ctrl_0_2_synth_1, system_bd_axi_bram_ctrl_1_0_synth_1, system_bd_axi_smc_0_synth_1, system_bd_axi_uartlite_0_0_synth_1, system_bd_blk_mem_gen_0_1_synth_1, system_bd_blk_mem_gen_0_2_synth_1, system_bd_blk_mem_gen_0_3_synth_1, system_bd_clk_wiz_1_0_synth_1, system_bd_dlmb_bram_if_cntlr_0_synth_1, system_bd_dlmb_v10_0_synth_1, system_bd_ecg_cnn_2_0_synth_1, system_bd_ilmb_bram_if_cntlr_0_synth_1, system_bd_ilmb_v10_0_synth_1, system_bd_lmb_bram_0_synth_1, system_bd_mdm_1_0_synth_1, system_bd_microblaze_0_0_synth_1, system_bd_rst_clk_wiz_1_100M_0_synth_1...
Run output will be captured here:
system_bd_axi_bram_ctrl_0_1_synth_1: C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.runs/system_bd_axi_bram_ctrl_0_1_synth_1/runme.log
system_bd_axi_bram_ctrl_0_2_synth_1: C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.runs/system_bd_axi_bram_ctrl_0_2_synth_1/runme.log
system_bd_axi_bram_ctrl_1_0_synth_1: C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.runs/system_bd_axi_bram_ctrl_1_0_synth_1/runme.log
system_bd_axi_smc_0_synth_1: C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.runs/system_bd_axi_smc_0_synth_1/runme.log
system_bd_axi_uartlite_0_0_synth_1: C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.runs/system_bd_axi_uartlite_0_0_synth_1/runme.log
system_bd_blk_mem_gen_0_1_synth_1: C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.runs/system_bd_blk_mem_gen_0_1_synth_1/runme.log
system_bd_blk_mem_gen_0_2_synth_1: C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.runs/system_bd_blk_mem_gen_0_2_synth_1/runme.log
system_bd_blk_mem_gen_0_3_synth_1: C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.runs/system_bd_blk_mem_gen_0_3_synth_1/runme.log
system_bd_clk_wiz_1_0_synth_1: C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.runs/system_bd_clk_wiz_1_0_synth_1/runme.log
system_bd_dlmb_bram_if_cntlr_0_synth_1: C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.runs/system_bd_dlmb_bram_if_cntlr_0_synth_1/runme.log
system_bd_dlmb_v10_0_synth_1: C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.runs/system_bd_dlmb_v10_0_synth_1/runme.log
system_bd_ecg_cnn_2_0_synth_1: C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.runs/system_bd_ecg_cnn_2_0_synth_1/runme.log
system_bd_ilmb_bram_if_cntlr_0_synth_1: C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.runs/system_bd_ilmb_bram_if_cntlr_0_synth_1/runme.log
system_bd_ilmb_v10_0_synth_1: C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.runs/system_bd_ilmb_v10_0_synth_1/runme.log
system_bd_lmb_bram_0_synth_1: C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.runs/system_bd_lmb_bram_0_synth_1/runme.log
system_bd_mdm_1_0_synth_1: C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.runs/system_bd_mdm_1_0_synth_1/runme.log
system_bd_microblaze_0_0_synth_1: C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.runs/system_bd_microblaze_0_0_synth_1/runme.log
system_bd_rst_clk_wiz_1_100M_0_synth_1: C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.runs/system_bd_rst_clk_wiz_1_100M_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2151.188 ; gain = 0.000
export_simulation -lib_map_path [list {modelsim=C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.cache/compile_simlib/modelsim} {questa=C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.cache/compile_simlib/questa} {riviera=C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.cache/compile_simlib/riviera} {activehdl=C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.cache/compile_simlib/activehdl}] -of_objects [get_files C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/system_bd.bd] -directory C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.ip_user_files -ipstatic_source_dir C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
validate_bd_design -force
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC001_0000 [ 32K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC010_0000 [ 128K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_8000 [ 32K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4061_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 64K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC001_0000 [ 32K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC010_0000 [ 128K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 64K ]> from slave interface '/axi_smc/S02_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC001_0000 [ 32K ]> from slave interface '/axi_smc/S02_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC010_0000 [ 128K ]> from slave interface '/axi_smc/S02_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 64K ]> from slave interface '/axi_smc/S03_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC001_0000 [ 32K ]> from slave interface '/axi_smc/S03_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC010_0000 [ 128K ]> from slave interface '/axi_smc/S03_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] system_bd_axi_smc_0: SmartConnect system_bd_axi_smc_0 is in High-performance Mode.
xit::source_ipfile: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2192.801 ; gain = 0.043
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2203.012 ; gain = 10.211
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTB is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_1: PORT /axi_bram_ctrl_1/BRAM_PORTB is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_2: PORT /axi_bram_ctrl_2/BRAM_PORTB is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2207.012 ; gain = 27.906
make_wrapper -files [get_files C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/system_bd.bd] -top
INFO: [BD 41-1662] The design 'system_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
Wrote  : <C:\Users\oussk\Downloads\ecg-project\hw\ecg_cnn_bd\ecg_cnn_bd.srcs\sources_1\bd\system_bd\system_bd.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(15) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to pin: '/axi_bram_ctrl_2/bram_addr_a'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S01_AXI_arlock'(1) to pin: '/ecg_cnn_2/m_axi_INPUT_r_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S02_AXI_awlock'(1) to pin: '/ecg_cnn_2/m_axi_OUTPUT_r_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S03_AXI_arlock'(1) to pin: '/ecg_cnn_2/m_axi_WEIGHTS_ARLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/synth/system_bd.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(15) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to pin: '/axi_bram_ctrl_2/bram_addr_a'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S01_AXI_arlock'(1) to pin: '/ecg_cnn_2/m_axi_INPUT_r_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S02_AXI_awlock'(1) to pin: '/ecg_cnn_2/m_axi_OUTPUT_r_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S03_AXI_arlock'(1) to pin: '/ecg_cnn_2/m_axi_WEIGHTS_ARLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/sim/system_bd.vhd
VHDL Output written to : c:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/hdl/system_bd_wrapper.vhd
add_files -norecurse c:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/hdl/system_bd_wrapper.vhd
reset_run system_bd_axi_smc_0_synth_1
launch_runs synth_1 -jobs 6
INFO: [BD 41-1662] The design 'system_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(15) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to pin: '/axi_bram_ctrl_2/bram_addr_a'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S01_AXI_arlock'(1) to pin: '/ecg_cnn_2/m_axi_INPUT_r_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S02_AXI_awlock'(1) to pin: '/ecg_cnn_2/m_axi_OUTPUT_r_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S03_AXI_arlock'(1) to pin: '/ecg_cnn_2/m_axi_WEIGHTS_ARLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/synth/system_bd.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(15) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to pin: '/axi_bram_ctrl_2/bram_addr_a'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S01_AXI_arlock'(1) to pin: '/ecg_cnn_2/m_axi_INPUT_r_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S02_AXI_awlock'(1) to pin: '/ecg_cnn_2/m_axi_OUTPUT_r_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S03_AXI_arlock'(1) to pin: '/ecg_cnn_2/m_axi_WEIGHTS_ARLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/sim/system_bd.vhd
VHDL Output written to : c:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/hdl/system_bd_wrapper.vhd
Exporting to file c:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_smc_0_1/bd_0/hw_handoff/system_bd_axi_smc_0.hwh
Generated Hardware Definition File c:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_smc_0_1/bd_0/synth/system_bd_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file c:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/hw_handoff/system_bd.hwh
Generated Hardware Definition File c:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/synth/system_bd.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_axi_smc_0, cache-ID = 349de585b06001a7; cache size = 74.961 MB.
config_ip_cache: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2334.590 ; gain = 68.254
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Oct  6 13:08:33 2025] Launched synth_1...
Run output will be captured here: C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2334.590 ; gain = 108.594
launch_runs impl_1 -jobs 6
[Mon Oct  6 13:10:34 2025] Launched impl_1...
Run output will be captured here: C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2360.887 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1140 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.200 . Memory (MB): peak = 2550.004 ; gain = 9.730
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 3239.555 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3239.555 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3239.555 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3239.555 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.583 . Memory (MB): peak = 3239.555 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3239.555 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3239.555 ; gain = 0.000
Generating merged BMM file for the design top 'system_bd_wrapper'...
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
CRITICAL WARNING: [Memdata 28-229] The BRAM instance system_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram could not be found in the netlist. A common reason for this is that logic optimization has removed the BRAM instance. Please verify the instance name in the .bmm file and the netlist. The BRAM initialization strings will not get populated with data.
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 3239.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 418 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 94 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 267 instances
  RAM64X1S => RAM64X1S (RAMS64E): 48 instances
  SRLC16E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 3629.348 ; gain = 1294.758
open_report: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3909.180 ; gain = 276.527
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Oct  6 13:20:51 2025] Launched impl_1...
Run output will be captured here: C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Oct  6 13:24:07 2025] Launched impl_1...
Run output will be captured here: C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.runs/impl_1/runme.log
open_hw_manager
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Oct  6 13:24:23 2025] Launched impl_1...
Run output will be captured here: C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.runs/impl_1/runme.log
close_hw_manager
add_files -fileset constrs_1 -norecurse C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/basys3.xdc
import_files -fileset constrs_1 C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/basys3.xdc
open_bd_design {C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.srcs/sources_1/bd/system_bd/system_bd.bd}
validate_bd_design -force
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC001_0000 [ 32K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC010_0000 [ 128K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_8000 [ 32K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4061_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 64K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC001_0000 [ 32K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC010_0000 [ 128K ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 64K ]> from slave interface '/axi_smc/S02_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC001_0000 [ 32K ]> from slave interface '/axi_smc/S02_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC010_0000 [ 128K ]> from slave interface '/axi_smc/S02_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC000_0000 [ 64K ]> from slave interface '/axi_smc/S03_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC001_0000 [ 32K ]> from slave interface '/axi_smc/S03_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xC010_0000 [ 128K ]> from slave interface '/axi_smc/S03_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] system_bd_axi_smc_0: SmartConnect system_bd_axi_smc_0 is in High-performance Mode.
xit::source_ipfile: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4425.289 ; gain = 0.000
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4425.289 ; gain = 0.000
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTB is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_1: PORT /axi_bram_ctrl_1/BRAM_PORTB is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_2: PORT /axi_bram_ctrl_2/BRAM_PORTB is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 4425.289 ; gain = 0.000
save_bd_design
Wrote  : <C:\Users\oussk\Downloads\ecg-project\hw\ecg_cnn_bd\ecg_cnn_bd.srcs\sources_1\bd\system_bd\system_bd.bd> 
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.runs/synth_1/system_bd_wrapper.dcp to C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'system_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(15) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to pin: '/axi_bram_ctrl_2/bram_addr_a'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S01_AXI_arlock'(1) to pin: '/ecg_cnn_2/m_axi_INPUT_r_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S02_AXI_awlock'(1) to pin: '/ecg_cnn_2/m_axi_OUTPUT_r_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S03_AXI_arlock'(1) to pin: '/ecg_cnn_2/m_axi_WEIGHTS_ARLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/synth/system_bd.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(15) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_2/addra'(32) to pin: '/axi_bram_ctrl_2/bram_addr_a'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S01_AXI_arlock'(1) to pin: '/ecg_cnn_2/m_axi_INPUT_r_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S02_AXI_awlock'(1) to pin: '/ecg_cnn_2/m_axi_OUTPUT_r_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S03_AXI_arlock'(1) to pin: '/ecg_cnn_2/m_axi_WEIGHTS_ARLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : c:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/sim/system_bd.vhd
VHDL Output written to : c:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/hdl/system_bd_wrapper.vhd
Exporting to file c:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_smc_0_1/bd_0/hw_handoff/system_bd_axi_smc_0.hwh
Generated Hardware Definition File c:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_smc_0_1/bd_0/synth/system_bd_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file c:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/hw_handoff/system_bd.hwh
Generated Hardware Definition File c:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.gen/sources_1/bd/system_bd/synth/system_bd.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_bd_axi_smc_0, cache-ID = 349de585b06001a7; cache size = 74.961 MB.
config_ip_cache: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 4425.289 ; gain = 0.000
[Mon Oct  6 13:48:30 2025] Launched synth_1...
Run output will be captured here: C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.runs/synth_1/runme.log
[Mon Oct  6 13:48:30 2025] Launched impl_1...
Run output will be captured here: C:/Users/oussk/Downloads/ecg-project/hw/ecg_cnn_bd/ecg_cnn_bd.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 4425.289 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct  6 14:46:51 2025...
