Library IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED .ALL;
USE IEEE.NUMERIC_STD.ALL;

ENTITY ALU IS
PORT (
		Clock: in std_logic;
		A,B Lin unsigned (7 DOWNTO 0); --8 bit inputs from latches A and B
		student_id : in unsigned (3 downto 0); --4 bits student id from FSM
		OP: in unsigned (15 DOWNTO 0); --16 bits selector for Operation from Decoder
		Neg: out std_logic; 
		R1, R2 :out unsigned (3 downto 0);
end ALU;

architecture calculation of ALU is
	signal Reg1, Reg2, Result : unsgined (7 downto 0) := (others => '0');
	singal Reg4 : unsgined (0 to 7);
	begin
	Reg1 <= A; --temporarily store A in Reg1
	Reg2 <= B; --store B in Reg2
	process (Clk, OP)
	begin
		if(rising_edge(Clock)) THEN --caclulation @ positive edge of clock cycle
			case OP is
				WHEN "0000000000000001" => "11001110";
				