// Seed: 2445222982
module module_0 (
    output wire id_0,
    input uwire id_1,
    input uwire id_2,
    input wand id_3,
    output tri id_4,
    input uwire id_5,
    input uwire id_6
    , id_11,
    output tri1 id_7,
    input wand id_8,
    input supply1 id_9
);
  assign id_4 = 1'b0 == (1 / 1);
endmodule
module module_1 (
    input  tri   id_0,
    input  tri1  id_1,
    output wor   id_2,
    output logic id_3
);
  tri1 id_5;
  initial begin
    id_2 = {1, ~id_0};
    id_3 <= id_3++;
    for (id_5 = (1); id_1 == 1; id_2 = 1) begin
      if (id_5) deassign id_3;
      $display(1'b0 == 1);
    end
  end
  module_0(
      id_2, id_0, id_0, id_0, id_2, id_1, id_0, id_2, id_1, id_0
  );
  assign id_3 = 1;
endmodule
