// Seed: 657351544
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = 1;
  wire id_3;
  assign id_2 = -1;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2
  );
  assign modCall_1.id_3 = 0;
  wire id_4;
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    output tri1  id_2,
    output tri0  id_3,
    input  uwire id_4,
    input  wire  id_5,
    input  tri0  id_6,
    input  wire  id_7
);
  assign id_2 = 1 + 1;
  or primCall (id_3, id_0, id_4, id_7, id_5, id_1, id_9, id_6);
  assign id_3 = 1'b0;
  wire id_9;
  module_0 modCall_1 (id_9);
  initial id_3 = id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_3;
  assign id_3 = -1;
  wire id_4;
endmodule
