// Seed: 4030810076
module module_0 (
    id_1
);
  output wire id_1;
endmodule
module module_1 (
    output wor id_0,
    output uwire id_1,
    input wor id_2,
    input supply1 id_3,
    output tri0 id_4,
    input tri id_5,
    input tri1 id_6,
    output wor id_7,
    input tri1 id_8
    , id_12,
    input wor id_9,
    output supply1 id_10
);
  module_0 modCall_1 (id_12);
endmodule
module module_2 (
    input tri  id_0,
    input tri0 id_1
);
  integer id_3 (
      .id_0(id_1),
      .id_1(1)
  );
endmodule
module module_3 (
    input tri0 id_0,
    input uwire id_1,
    input tri0 id_2,
    output wor id_3,
    input tri1 id_4,
    input tri1 id_5,
    input logic id_6,
    input uwire id_7,
    input tri1 id_8,
    output tri0 id_9,
    output supply1 id_10,
    output wor id_11,
    input supply1 id_12,
    input supply1 id_13,
    input supply1 id_14
);
  assign id_10 = 1'b0;
  tri1 id_16 = id_5;
  logic [7:0] id_17;
  module_2 modCall_1 (
      id_0,
      id_5
  );
  assign modCall_1.id_1 = 0;
  reg  id_18;
  wire id_19;
  id_20 :
  assert property (@(posedge 1) +id_17[1])
  else id_18 <= id_6;
  wire id_21;
  id_22(
      .id_0((1)), .id_1(1 == id_0), .id_2(id_14), .id_3(id_8)
  );
endmodule
