===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 11.9201 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.6016 ( 24.1%)    3.6016 ( 30.2%)  FIR Parser
    5.7461 ( 38.5%)    3.9079 ( 32.8%)  'firrtl.circuit' Pipeline
    1.3502 (  9.0%)    0.6759 (  5.7%)    'firrtl.module' Pipeline
    1.3478 (  9.0%)    0.6748 (  5.7%)      CSE
    0.0009 (  0.0%)    0.0005 (  0.0%)        (A) DominanceInfo
    0.1386 (  0.9%)    0.1386 (  1.2%)    InferWidths
    0.4534 (  3.0%)    0.4534 (  3.8%)    LowerFIRRTLTypes
    2.3347 ( 15.6%)    1.1724 (  9.8%)    'firrtl.module' Pipeline
    1.1060 (  7.4%)    0.5724 (  4.8%)      ExpandWhens
    1.2247 (  8.2%)    0.6267 (  5.3%)      SimpleCanonicalizer
    1.4636 (  9.8%)    1.4636 ( 12.3%)    IMConstProp
    0.0403 (  0.3%)    0.0403 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    1.0419 (  7.0%)    1.0419 (  8.7%)  LowerFIRRTLToHW
    0.2478 (  1.7%)    0.2478 (  2.1%)  HWMemSimImpl
    2.0134 ( 13.5%)    1.0070 (  8.4%)  'hw.module' Pipeline
    0.0865 (  0.6%)    0.0499 (  0.4%)    HWCleanup
    0.7796 (  5.2%)    0.4015 (  3.4%)    CSE
    0.0011 (  0.0%)    0.0007 (  0.0%)      (A) DominanceInfo
    1.1405 (  7.6%)    0.5745 (  4.8%)    SimpleCanonicalizer
    0.4447 (  3.0%)    0.4447 (  3.7%)  HWLegalizeNames
    0.3556 (  2.4%)    0.1780 (  1.5%)  'hw.module' Pipeline
    0.3521 (  2.4%)    0.1761 (  1.5%)    PrettifyVerilog
    1.4826 (  9.9%)    1.4826 ( 12.4%)  Output
    0.0042 (  0.0%)    0.0042 (  0.0%)  Rest
   14.9427 (100.0%)   11.9201 (100.0%)  Total

{
  totalTime: 11.96,
  maxMemory: 710926336
}
