<?xml version="1.0" ?>
<!-- Automatically generated by WhishList - https://github.com/mvsoliveira/wishlist/ -->
<node id="L1CaloGfex" description="IPbus address table for the L1Calo gFEX zynq FPGA">
	<node id="CTEST_REG" address="0xA0010000" mask="0xFFFFFFFF" permission="rw" description="A register for testing the AXI interface."/>
	<node id="N_BCRD_CTRL" description="Number of BCs read out on specific links, must write before enabling data flow.">
		<node id="GLBL_LNKS" address="0xA001000C" mask="0x0003FE00" permission="rw" description="[11:0] number of BCs for JET links"/>
		<node id="JET_LNKS" address="0xA001000C" mask="0x000001FF" permission="rw" description="[23:12] number of BCs for MET links"/>
		<node id="TWR_LNKS" address="0xA001000C" mask="0xFFFC0000" permission="rw" description="[31:23] reserved. number of BCs for input links (not implemented in fw)"/>
	</node>
	<node id="GBT_CTRL" description="GBT control register.">
		<node id="SYNC" address="0xA0010010" mask="0x00000002" permission="rw" description="Synchronization signal. 0=start sync, 1=release sync for data taking."/>
		<node id="RST" address="0xA0010010" mask="0x00000004" permission="rw" description="Software generated system reset bit."/>
	</node>
	<node id="ECR_CTRL" description="[29] = ECR counter update, [28] = ECR counter clear, [7:0] = ECR counter value">
		<node id="VALUE" address="0xA0010014" mask="0x000000FF" permission="rw" description="ECR counter value"/>
		<node id="CLEAR" address="0xA0010014" mask="0x10000000" permission="rw" description="ECR counter clear."/>
		<node id="UPDATE" address="0xA0010014" mask="0x20000000" permission="rw" description="ECR counter update."/>
	</node>
	<node id="DATE_TIME" address="0xA0010100" mask="0xFFFFFFFF" permission="r" description="Date and Time Register."/>
	<node id="GIT_HASH" address="0xA0010104" mask="0xFFFFFFFF" permission="r" description="Git hash register."/>
	<node id="FW_VER_CODE" address="0xA0010108" mask="0xFFFFFFFF" permission="r" description="Firmware version of tagged releases"/>
	<node id="AIPB_TX_CTRL" address="0xA0010020" mask="0xFFFFFFFF" permission="rw" description="pFGPA A SCR transmit control register"/>
	<node id="AIPB_TX_DATA" address="0xA0010024" mask="0xFFFFFFFF" permission="rw" description="pFGPA A SCR transmit data register"/>
	<node id="BIPB_TX_CTRL" address="0xA0010028" mask="0xFFFFFFFF" permission="rw" description="pFGPA B SCR transmit control register"/>
	<node id="BIPB_TX_DATA" address="0xA001002C" mask="0xFFFFFFFF" permission="rw" description="pFGPA B SCR transmit data register"/>
	<node id="CIPB_TX_CTRL" address="0xA0010030" mask="0xFFFFFFFF" permission="rw" description="pFGPA C SCR transmit control register"/>
	<node id="CIPB_TX_DATA" address="0xA0010034" mask="0xFFFFFFFF" permission="rw" description="pFGPA C SCR transmit data register"/>
	<node id="AIPB_RX_CTRL" address="0xA0010038" mask="0xFFFFFFFF" permission="rw" description="pFGPA A SCR receive control register"/>
	<node id="BIPB_RX_CTRL" address="0xA001003C" mask="0xFFFFFFFF" permission="rw" description="pFGPA B SCR receive control register"/>
	<node id="CIPB_RX_CTRL" address="0xA0010040" mask="0xFFFFFFFF" permission="rw" description="pFGPA C SCR receive control register"/>
	<node id="ZIPB_TX_CTRL" address="0xA0010044" mask="0xFFFFFFFF" permission="rw" description="Zynq Streaming SCR transmit control register"/>
	<node id="ZIPB_TX_DATA" address="0xA0010048" mask="0xFFFFFFFF" permission="rw" description="Zynq Streaming SCR transmit data register"/>
	<node id="ZIPB_RX_CTRL" address="0xA001004C" mask="0xFFFFFFFF" permission="rw" description="Zynq Streaming SCR receive control register"/>
	<node id="AIPB_TX_STAT" address="0xA0010110" mask="0xFFFFFFFF" permission="r" description="pFGPA A SCR transmit status register"/>
	<node id="BIPB_TX_STAT" address="0xA0010114" mask="0xFFFFFFFF" permission="r" description="pFGPA B SCR transmit status register"/>
	<node id="CIPB_TX_STAT" address="0xA0010118" mask="0xFFFFFFFF" permission="r" description="pFGPA C SCR transmit status register"/>
	<node id="AIPB_RX_STAT" address="0xA001011C" mask="0xFFFFFFFF" permission="r" description="pFGPA A SCR receive status register"/>
	<node id="AIPB_RX_DATA" address="0xA0010120" mask="0xFFFFFFFF" permission="r" description="pFGPA A SCR receive data register"/>
	<node id="BIPB_RX_STAT" address="0xA0010124" mask="0xFFFFFFFF" permission="r" description="pFGPA B SCR receive status register"/>
	<node id="BIPB_RX_DATA" address="0xA0010128" mask="0xFFFFFFFF" permission="r" description="pFGPA B SCR receive data register"/>
	<node id="CIPB_RX_STAT" address="0xA001012C" mask="0xFFFFFFFF" permission="r" description="pFGPA C SCR receive status register"/>
	<node id="CIPB_RX_DATA" address="0xA0010130" mask="0xFFFFFFFF" permission="r" description="pFGPA C SCR receive data register"/>
	<node id="ZIPB_TX_STAT" address="0xA0010140" mask="0xFFFFFFFF" permission="r" description="Zynq Streaming SCR transmit status register"/>
	<node id="ZIPB_RX_STAT" address="0xA0010144" mask="0xFFFFFFFF" permission="r" description="Zynq Streaming SCR receive status register"/>
	<node id="ZIPB_RX_DATA" address="0xA0010148" mask="0xFFFFFFFF" permission="r" description="Zynq Streaming SCR receive data register"/>
	<node id="INIT_STAT" address="0xA001014C" mask="0xFFFFFFFF" permission="r" description="Status of global reset, 0x14 on done"/>
</node>