# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:40 on Dec 05,2018
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:46:42 on Dec 05,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:42 on Dec 05,2018
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:46:43 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:43 on Dec 05,2018
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:46:44 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:44 on Dec 05,2018
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:46:46 on Dec 05,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:46 on Dec 05,2018
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:46:46 on Dec 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:46:50 on Dec 05,2018
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 1177.00000 ns Read took         116 cycles
# 1237.00000 ns Read took           5 cycles
# 1297.00000 ns Read took           5 cycles
# 1357.00000 ns Read took           5 cycles
# 1557.00000 ns Read took          19 cycles
# 1617.00000 ns Read took           5 cycles
# 1677.00000 ns Read took           5 cycles
# 1737.00000 ns Read took           5 cycles
# 2907.00000 ns Read took         116 cycles
# 2967.00000 ns Read took           5 cycles
# 3027.00000 ns Read took           5 cycles
# 3087.00000 ns Read took           5 cycles
# 3287.00000 ns Read took          19 cycles
# 3347.00000 ns Read took           5 cycles
# 3407.00000 ns Read took           5 cycles
# 3467.00000 ns Read took           5 cycles
# 4637.00000 ns Read took         116 cycles
# 4697.00000 ns Read took           5 cycles
# 4757.00000 ns Read took           5 cycles
# 4817.00000 ns Read took           5 cycles
# 5017.00000 ns Read took          19 cycles
# 5077.00000 ns Read took           5 cycles
# 5137.00000 ns Read took           5 cycles
# 5197.00000 ns Read took           5 cycles
# 6367.00000 ns Read took         116 cycles
# 6427.00000 ns Read took           5 cycles
# 6487.00000 ns Read took           5 cycles
# 6547.00000 ns Read took           5 cycles
# 6747.00000 ns Read took          19 cycles
# 6807.00000 ns Read took           5 cycles
# 6867.00000 ns Read took           5 cycles
# 6927.00000 ns Read took           5 cycles
# 34619.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(269)
#    Time: 34619 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 269
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:10 on Dec 05,2018
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:50:11 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:11 on Dec 05,2018
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:50:12 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:12 on Dec 05,2018
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:50:13 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:13 on Dec 05,2018
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:50:14 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:15 on Dec 05,2018
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:50:16 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:50:18 on Dec 05,2018, Elapsed time: 0:03:28
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:50:18 on Dec 05,2018
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 1177.00000 ns Read took         116 cycles
# 1237.00000 ns Read took           5 cycles
# 1297.00000 ns Read took           5 cycles
# 1357.00000 ns Read took           5 cycles
# 1557.00000 ns Read took          19 cycles
# 1617.00000 ns Read took           5 cycles
# 1677.00000 ns Read took           5 cycles
# 1737.00000 ns Read took           5 cycles
# 2907.00000 ns Read took         116 cycles
# 2967.00000 ns Read took           5 cycles
# 3027.00000 ns Read took           5 cycles
# 3087.00000 ns Read took           5 cycles
# 3287.00000 ns Read took          19 cycles
# 3347.00000 ns Read took           5 cycles
# 3407.00000 ns Read took           5 cycles
# 3467.00000 ns Read took           5 cycles
# 4637.00000 ns Read took         116 cycles
# 4697.00000 ns Read took           5 cycles
# 4757.00000 ns Read took           5 cycles
# 4817.00000 ns Read took           5 cycles
# 5017.00000 ns Read took          19 cycles
# 5077.00000 ns Read took           5 cycles
# 5137.00000 ns Read took           5 cycles
# 5197.00000 ns Read took           5 cycles
# 6367.00000 ns Read took         116 cycles
# 6427.00000 ns Read took           5 cycles
# 6487.00000 ns Read took           5 cycles
# 6547.00000 ns Read took           5 cycles
# 6747.00000 ns Read took          19 cycles
# 6807.00000 ns Read took           5 cycles
# 6867.00000 ns Read took           5 cycles
# 6927.00000 ns Read took           5 cycles
# 8097.00000 ns Read took         116 cycles
# 8157.00000 ns Read took           5 cycles
# 8217.00000 ns Read took           5 cycles
# 8277.00000 ns Read took           5 cycles
# 8477.00000 ns Read took          19 cycles
# 8537.00000 ns Read took           5 cycles
# 8597.00000 ns Read took           5 cycles
# 8657.00000 ns Read took           5 cycles
# 9827.00000 ns Read took         116 cycles
# 9887.00000 ns Read took           5 cycles
# 9947.00000 ns Read took           5 cycles
# 10007.00000 ns Read took           5 cycles
# 10207.00000 ns Read took          19 cycles
# 10267.00000 ns Read took           5 cycles
# 10327.00000 ns Read took           5 cycles
# 10387.00000 ns Read took           5 cycles
# 11557.00000 ns Read took         116 cycles
# 11617.00000 ns Read took           5 cycles
# 11677.00000 ns Read took           5 cycles
# 11737.00000 ns Read took           5 cycles
# 11937.00000 ns Read took          19 cycles
# 11997.00000 ns Read took           5 cycles
# 12057.00000 ns Read took           5 cycles
# 12117.00000 ns Read took           5 cycles
# 13287.00000 ns Read took         116 cycles
# 13347.00000 ns Read took           5 cycles
# 13407.00000 ns Read took           5 cycles
# 13467.00000 ns Read took           5 cycles
# 13667.00000 ns Read took          19 cycles
# 13727.00000 ns Read took           5 cycles
# 13787.00000 ns Read took           5 cycles
# 13847.00000 ns Read took           5 cycles
# 15017.00000 ns Read took         116 cycles
# 15077.00000 ns Read took           5 cycles
# 15137.00000 ns Read took           5 cycles
# 15197.00000 ns Read took           5 cycles
# 15397.00000 ns Read took          19 cycles
# 15457.00000 ns Read took           5 cycles
# 15517.00000 ns Read took           5 cycles
# 15577.00000 ns Read took           5 cycles
# 16747.00000 ns Read took         116 cycles
# 16807.00000 ns Read took           5 cycles
# 16867.00000 ns Read took           5 cycles
# 16927.00000 ns Read took           5 cycles
# 17127.00000 ns Read took          19 cycles
# 17187.00000 ns Read took           5 cycles
# 17247.00000 ns Read took           5 cycles
# 17307.00000 ns Read took           5 cycles
# 18477.00000 ns Read took         116 cycles
# 18537.00000 ns Read took           5 cycles
# 18597.00000 ns Read took           5 cycles
# 18657.00000 ns Read took           5 cycles
# 18857.00000 ns Read took          19 cycles
# 18917.00000 ns Read took           5 cycles
# 18977.00000 ns Read took           5 cycles
# 19037.00000 ns Read took           5 cycles
# 20207.00000 ns Read took         116 cycles
# 20267.00000 ns Read took           5 cycles
# 20327.00000 ns Read took           5 cycles
# 20387.00000 ns Read took           5 cycles
# 20587.00000 ns Read took          19 cycles
# 20647.00000 ns Read took           5 cycles
# 20707.00000 ns Read took           5 cycles
# 20767.00000 ns Read took           5 cycles
# 21937.00000 ns Read took         116 cycles
# 21997.00000 ns Read took           5 cycles
# 22057.00000 ns Read took           5 cycles
# 22117.00000 ns Read took           5 cycles
# 22317.00000 ns Read took          19 cycles
# 22377.00000 ns Read took           5 cycles
# 22437.00000 ns Read took           5 cycles
# 22497.00000 ns Read took           5 cycles
# 23667.00000 ns Read took         116 cycles
# 23727.00000 ns Read took           5 cycles
# 23787.00000 ns Read took           5 cycles
# 23847.00000 ns Read took           5 cycles
# 24047.00000 ns Read took          19 cycles
# 24107.00000 ns Read took           5 cycles
# 24167.00000 ns Read took           5 cycles
# 24227.00000 ns Read took           5 cycles
# 25397.00000 ns Read took         116 cycles
# 25457.00000 ns Read took           5 cycles
# 25517.00000 ns Read took           5 cycles
# 25577.00000 ns Read took           5 cycles
# 25777.00000 ns Read took          19 cycles
# 25837.00000 ns Read took           5 cycles
# 25897.00000 ns Read took           5 cycles
# 25957.00000 ns Read took           5 cycles
# 27127.00000 ns Read took         116 cycles
# 27187.00000 ns Read took           5 cycles
# 27247.00000 ns Read took           5 cycles
# 27307.00000 ns Read took           5 cycles
# 27507.00000 ns Read took          19 cycles
# 27567.00000 ns Read took           5 cycles
# 27627.00000 ns Read took           5 cycles
# 27687.00000 ns Read took           5 cycles
# 28857.00000 ns Read took         116 cycles
# 28917.00000 ns Read took           5 cycles
# 28977.00000 ns Read took           5 cycles
# 29037.00000 ns Read took           5 cycles
# 29237.00000 ns Read took          19 cycles
# 29297.00000 ns Read took           5 cycles
# 29357.00000 ns Read took           5 cycles
# 29417.00000 ns Read took           5 cycles
# 30587.00000 ns Read took         116 cycles
# 30647.00000 ns Read took           5 cycles
# 30707.00000 ns Read took           5 cycles
# 30767.00000 ns Read took           5 cycles
# 30967.00000 ns Read took          19 cycles
# 31027.00000 ns Read took           5 cycles
# 31087.00000 ns Read took           5 cycles
# 31147.00000 ns Read took           5 cycles
# 32317.00000 ns Read took         116 cycles
# 32377.00000 ns Read took           5 cycles
# 32437.00000 ns Read took           5 cycles
# 32497.00000 ns Read took           5 cycles
# 32697.00000 ns Read took          19 cycles
# 32757.00000 ns Read took           5 cycles
# 32817.00000 ns Read took           5 cycles
# 32877.00000 ns Read took           5 cycles
# 34047.00000 ns Read took         116 cycles
# 34107.00000 ns Read took           5 cycles
# 34167.00000 ns Read took           5 cycles
# 34227.00000 ns Read took           5 cycles
# 34427.00000 ns Read took          19 cycles
# 34487.00000 ns Read took           5 cycles
# 34547.00000 ns Read took           5 cycles
# 34607.00000 ns Read took           5 cycles
# 35777.00000 ns Read took         116 cycles
# 35837.00000 ns Read took           5 cycles
# 35897.00000 ns Read took           5 cycles
# 35957.00000 ns Read took           5 cycles
# 36157.00000 ns Read took          19 cycles
# 36217.00000 ns Read took           5 cycles
# 36277.00000 ns Read took           5 cycles
# 36337.00000 ns Read took           5 cycles
# 37507.00000 ns Read took         116 cycles
# 37567.00000 ns Read took           5 cycles
# 37627.00000 ns Read took           5 cycles
# 37687.00000 ns Read took           5 cycles
# 37887.00000 ns Read took          19 cycles
# 37947.00000 ns Read took           5 cycles
# 38007.00000 ns Read took           5 cycles
# 38067.00000 ns Read took           5 cycles
# 39237.00000 ns Read took         116 cycles
# 39297.00000 ns Read took           5 cycles
# 39357.00000 ns Read took           5 cycles
# 39417.00000 ns Read took           5 cycles
# 39617.00000 ns Read took          19 cycles
# 39677.00000 ns Read took           5 cycles
# 39737.00000 ns Read took           5 cycles
# 39797.00000 ns Read took           5 cycles
# 40967.00000 ns Read took         116 cycles
# 41027.00000 ns Read took           5 cycles
# 41087.00000 ns Read took           5 cycles
# 41147.00000 ns Read took           5 cycles
# 41347.00000 ns Read took          19 cycles
# 41407.00000 ns Read took           5 cycles
# 41467.00000 ns Read took           5 cycles
# 41527.00000 ns Read took           5 cycles
# 42697.00000 ns Read took         116 cycles
# 42757.00000 ns Read took           5 cycles
# 42817.00000 ns Read took           5 cycles
# 42877.00000 ns Read took           5 cycles
# 43077.00000 ns Read took          19 cycles
# 43137.00000 ns Read took           5 cycles
# 43197.00000 ns Read took           5 cycles
# 43257.00000 ns Read took           5 cycles
# 44427.00000 ns Read took         116 cycles
# 44487.00000 ns Read took           5 cycles
# 44547.00000 ns Read took           5 cycles
# 44607.00000 ns Read took           5 cycles
# 44807.00000 ns Read took          19 cycles
# 44867.00000 ns Read took           5 cycles
# 44927.00000 ns Read took           5 cycles
# 44987.00000 ns Read took           5 cycles
# 46157.00000 ns Read took         116 cycles
# 46217.00000 ns Read took           5 cycles
# 46277.00000 ns Read took           5 cycles
# 46337.00000 ns Read took           5 cycles
# 46537.00000 ns Read took          19 cycles
# 46597.00000 ns Read took           5 cycles
# 46657.00000 ns Read took           5 cycles
# 46717.00000 ns Read took           5 cycles
# 47887.00000 ns Read took         116 cycles
# 47947.00000 ns Read took           5 cycles
# 48007.00000 ns Read took           5 cycles
# 48067.00000 ns Read took           5 cycles
# 48267.00000 ns Read took          19 cycles
# 48327.00000 ns Read took           5 cycles
# 48387.00000 ns Read took           5 cycles
# 48447.00000 ns Read took           5 cycles
# 49617.00000 ns Read took         116 cycles
# 49677.00000 ns Read took           5 cycles
# 49737.00000 ns Read took           5 cycles
# 49797.00000 ns Read took           5 cycles
# 49997.00000 ns Read took          19 cycles
# 50057.00000 ns Read took           5 cycles
# 50117.00000 ns Read took           5 cycles
# 50177.00000 ns Read took           5 cycles
# 51347.00000 ns Read took         116 cycles
# 51407.00000 ns Read took           5 cycles
# 51467.00000 ns Read took           5 cycles
# 51527.00000 ns Read took           5 cycles
# 51727.00000 ns Read took          19 cycles
# 51787.00000 ns Read took           5 cycles
# 51847.00000 ns Read took           5 cycles
# 51907.00000 ns Read took           5 cycles
# 53077.00000 ns Read took         116 cycles
# 53137.00000 ns Read took           5 cycles
# 53197.00000 ns Read took           5 cycles
# 53257.00000 ns Read took           5 cycles
# 53457.00000 ns Read took          19 cycles
# 53517.00000 ns Read took           5 cycles
# 53577.00000 ns Read took           5 cycles
# 53637.00000 ns Read took           5 cycles
# 54807.00000 ns Read took         116 cycles
# 54867.00000 ns Read took           5 cycles
# 54927.00000 ns Read took           5 cycles
# 54987.00000 ns Read took           5 cycles
# 55187.00000 ns Read took          19 cycles
# 55247.00000 ns Read took           5 cycles
# 55307.00000 ns Read took           5 cycles
# 55367.00000 ns Read took           5 cycles
# 56537.00000 ns Read took         116 cycles
# 56597.00000 ns Read took           5 cycles
# 56657.00000 ns Read took           5 cycles
# 56717.00000 ns Read took           5 cycles
# 56917.00000 ns Read took          19 cycles
# 56977.00000 ns Read took           5 cycles
# 57037.00000 ns Read took           5 cycles
# 57097.00000 ns Read took           5 cycles
# 58267.00000 ns Read took         116 cycles
# 58327.00000 ns Read took           5 cycles
# 58387.00000 ns Read took           5 cycles
# 58447.00000 ns Read took           5 cycles
# 58647.00000 ns Read took          19 cycles
# 58707.00000 ns Read took           5 cycles
# 58767.00000 ns Read took           5 cycles
# 58827.00000 ns Read took           5 cycles
# 59997.00000 ns Read took         116 cycles
# 60057.00000 ns Read took           5 cycles
# 60117.00000 ns Read took           5 cycles
# 60177.00000 ns Read took           5 cycles
# 60377.00000 ns Read took          19 cycles
# 60437.00000 ns Read took           5 cycles
# 60497.00000 ns Read took           5 cycles
# 60557.00000 ns Read took           5 cycles
# 61727.00000 ns Read took         116 cycles
# 61787.00000 ns Read took           5 cycles
# 61847.00000 ns Read took           5 cycles
# 61907.00000 ns Read took           5 cycles
# 62107.00000 ns Read took          19 cycles
# 62167.00000 ns Read took           5 cycles
# 62227.00000 ns Read took           5 cycles
# 62287.00000 ns Read took           5 cycles
# 63457.00000 ns Read took         116 cycles
# 63517.00000 ns Read took           5 cycles
# 63577.00000 ns Read took           5 cycles
# 63637.00000 ns Read took           5 cycles
# 63837.00000 ns Read took          19 cycles
# 63897.00000 ns Read took           5 cycles
# 63957.00000 ns Read took           5 cycles
# 64017.00000 ns Read took           5 cycles
# 65187.00000 ns Read took         116 cycles
# 65247.00000 ns Read took           5 cycles
# 65307.00000 ns Read took           5 cycles
# 65367.00000 ns Read took           5 cycles
# 65567.00000 ns Read took          19 cycles
# 65627.00000 ns Read took           5 cycles
# 65687.00000 ns Read took           5 cycles
# 65747.00000 ns Read took           5 cycles
# 66917.00000 ns Read took         116 cycles
# 66977.00000 ns Read took           5 cycles
# 67037.00000 ns Read took           5 cycles
# 67097.00000 ns Read took           5 cycles
# 67297.00000 ns Read took          19 cycles
# 67357.00000 ns Read took           5 cycles
# 67417.00000 ns Read took           5 cycles
# 67477.00000 ns Read took           5 cycles
# 68647.00000 ns Read took         116 cycles
# 68707.00000 ns Read took           5 cycles
# 68767.00000 ns Read took           5 cycles
# 68827.00000 ns Read took           5 cycles
# 69027.00000 ns Read took          19 cycles
# 69087.00000 ns Read took           5 cycles
# 69147.00000 ns Read took           5 cycles
# 69207.00000 ns Read took           5 cycles
# 70377.00000 ns Read took         116 cycles
# 70437.00000 ns Read took           5 cycles
# 70497.00000 ns Read took           5 cycles
# 70557.00000 ns Read took           5 cycles
# 70757.00000 ns Read took          19 cycles
# 70817.00000 ns Read took           5 cycles
# 70877.00000 ns Read took           5 cycles
# 70937.00000 ns Read took           5 cycles
# 72107.00000 ns Read took         116 cycles
# 72167.00000 ns Read took           5 cycles
# 72227.00000 ns Read took           5 cycles
# 72287.00000 ns Read took           5 cycles
# 72487.00000 ns Read took          19 cycles
# 72547.00000 ns Read took           5 cycles
# 72607.00000 ns Read took           5 cycles
# 72667.00000 ns Read took           5 cycles
# 73837.00000 ns Read took         116 cycles
# 73897.00000 ns Read took           5 cycles
# 73957.00000 ns Read took           5 cycles
# 74017.00000 ns Read took           5 cycles
# 74217.00000 ns Read took          19 cycles
# 74277.00000 ns Read took           5 cycles
# 74337.00000 ns Read took           5 cycles
# 74397.00000 ns Read took           5 cycles
# 75567.00000 ns Read took         116 cycles
# 75627.00000 ns Read took           5 cycles
# 75687.00000 ns Read took           5 cycles
# 75747.00000 ns Read took           5 cycles
# 75947.00000 ns Read took          19 cycles
# 76007.00000 ns Read took           5 cycles
# 76067.00000 ns Read took           5 cycles
# 76127.00000 ns Read took           5 cycles
# 77297.00000 ns Read took         116 cycles
# 77357.00000 ns Read took           5 cycles
# 77417.00000 ns Read took           5 cycles
# 77477.00000 ns Read took           5 cycles
# 77677.00000 ns Read took          19 cycles
# 77737.00000 ns Read took           5 cycles
# 77797.00000 ns Read took           5 cycles
# 77857.00000 ns Read took           5 cycles
# 79027.00000 ns Read took         116 cycles
# 79087.00000 ns Read took           5 cycles
# 79147.00000 ns Read took           5 cycles
# 79207.00000 ns Read took           5 cycles
# 79407.00000 ns Read took          19 cycles
# 79467.00000 ns Read took           5 cycles
# 79527.00000 ns Read took           5 cycles
# 79587.00000 ns Read took           5 cycles
# 80757.00000 ns Read took         116 cycles
# 80817.00000 ns Read took           5 cycles
# 80877.00000 ns Read took           5 cycles
# 80937.00000 ns Read took           5 cycles
# 81137.00000 ns Read took          19 cycles
# 81197.00000 ns Read took           5 cycles
# 81257.00000 ns Read took           5 cycles
# 81317.00000 ns Read took           5 cycles
# 82487.00000 ns Read took         116 cycles
# 82547.00000 ns Read took           5 cycles
# 82607.00000 ns Read took           5 cycles
# 82667.00000 ns Read took           5 cycles
# 82867.00000 ns Read took          19 cycles
# 82927.00000 ns Read took           5 cycles
# 82987.00000 ns Read took           5 cycles
# 83047.00000 ns Read took           5 cycles
# 84217.00000 ns Read took         116 cycles
# 84277.00000 ns Read took           5 cycles
# 84337.00000 ns Read took           5 cycles
# 84397.00000 ns Read took           5 cycles
# 84597.00000 ns Read took          19 cycles
# 84657.00000 ns Read took           5 cycles
# 84717.00000 ns Read took           5 cycles
# 84777.00000 ns Read took           5 cycles
# 85947.00000 ns Read took         116 cycles
# 86007.00000 ns Read took           5 cycles
# 86067.00000 ns Read took           5 cycles
# 86127.00000 ns Read took           5 cycles
# 86327.00000 ns Read took          19 cycles
# 86387.00000 ns Read took           5 cycles
# 86447.00000 ns Read took           5 cycles
# 86507.00000 ns Read took           5 cycles
# 87677.00000 ns Read took         116 cycles
# 87737.00000 ns Read took           5 cycles
# 87797.00000 ns Read took           5 cycles
# 87857.00000 ns Read took           5 cycles
# 88057.00000 ns Read took          19 cycles
# 88117.00000 ns Read took           5 cycles
# 88177.00000 ns Read took           5 cycles
# 88237.00000 ns Read took           5 cycles
# 89407.00000 ns Read took         116 cycles
# 89467.00000 ns Read took           5 cycles
# 89527.00000 ns Read took           5 cycles
# 89587.00000 ns Read took           5 cycles
# 89787.00000 ns Read took          19 cycles
# 89847.00000 ns Read took           5 cycles
# 89907.00000 ns Read took           5 cycles
# 89967.00000 ns Read took           5 cycles
# 91137.00000 ns Read took         116 cycles
# 91197.00000 ns Read took           5 cycles
# 91257.00000 ns Read took           5 cycles
# 91317.00000 ns Read took           5 cycles
# 91517.00000 ns Read took          19 cycles
# 91577.00000 ns Read took           5 cycles
# 91637.00000 ns Read took           5 cycles
# 91697.00000 ns Read took           5 cycles
# 92867.00000 ns Read took         116 cycles
# 92927.00000 ns Read took           5 cycles
# 92987.00000 ns Read took           5 cycles
# 93047.00000 ns Read took           5 cycles
# 93247.00000 ns Read took          19 cycles
# 93307.00000 ns Read took           5 cycles
# 93367.00000 ns Read took           5 cycles
# 93427.00000 ns Read took           5 cycles
# 94597.00000 ns Read took         116 cycles
# 94657.00000 ns Read took           5 cycles
# 94717.00000 ns Read took           5 cycles
# 94777.00000 ns Read took           5 cycles
# 94977.00000 ns Read took          19 cycles
# 95037.00000 ns Read took           5 cycles
# 95097.00000 ns Read took           5 cycles
# 95157.00000 ns Read took           5 cycles
# 96327.00000 ns Read took         116 cycles
# 96387.00000 ns Read took           5 cycles
# 96447.00000 ns Read took           5 cycles
# 96507.00000 ns Read took           5 cycles
# 96707.00000 ns Read took          19 cycles
# 96767.00000 ns Read took           5 cycles
# 96827.00000 ns Read took           5 cycles
# 96887.00000 ns Read took           5 cycles
# 98057.00000 ns Read took         116 cycles
# 98117.00000 ns Read took           5 cycles
# 98177.00000 ns Read took           5 cycles
# 98237.00000 ns Read took           5 cycles
# 98437.00000 ns Read took          19 cycles
# 98497.00000 ns Read took           5 cycles
# 98557.00000 ns Read took           5 cycles
# 98617.00000 ns Read took           5 cycles
# 99787.00000 ns Read took         116 cycles
# 99847.00000 ns Read took           5 cycles
# 99907.00000 ns Read took           5 cycles
# 99967.00000 ns Read took           5 cycles
# 100167.00000 ns Read took          19 cycles
# 100227.00000 ns Read took           5 cycles
# 100287.00000 ns Read took           5 cycles
# 100347.00000 ns Read took           5 cycles
# 101517.00000 ns Read took         116 cycles
# 101577.00000 ns Read took           5 cycles
# 101637.00000 ns Read took           5 cycles
# 101697.00000 ns Read took           5 cycles
# 101897.00000 ns Read took          19 cycles
# 101957.00000 ns Read took           5 cycles
# 102017.00000 ns Read took           5 cycles
# 102077.00000 ns Read took           5 cycles
# 103247.00000 ns Read took         116 cycles
# 103307.00000 ns Read took           5 cycles
# 103367.00000 ns Read took           5 cycles
# 103427.00000 ns Read took           5 cycles
# 103627.00000 ns Read took          19 cycles
# 103687.00000 ns Read took           5 cycles
# 103747.00000 ns Read took           5 cycles
# 103807.00000 ns Read took           5 cycles
# 104977.00000 ns Read took         116 cycles
# 105037.00000 ns Read took           5 cycles
# 105097.00000 ns Read took           5 cycles
# 105157.00000 ns Read took           5 cycles
# 105357.00000 ns Read took          19 cycles
# 105417.00000 ns Read took           5 cycles
# 105477.00000 ns Read took           5 cycles
# 105537.00000 ns Read took           5 cycles
# 106707.00000 ns Read took         116 cycles
# 106767.00000 ns Read took           5 cycles
# 106827.00000 ns Read took           5 cycles
# 106887.00000 ns Read took           5 cycles
# 107087.00000 ns Read took          19 cycles
# 107147.00000 ns Read took           5 cycles
# 107207.00000 ns Read took           5 cycles
# 107267.00000 ns Read took           5 cycles
# 108437.00000 ns Read took         116 cycles
# 108497.00000 ns Read took           5 cycles
# 108557.00000 ns Read took           5 cycles
# 108617.00000 ns Read took           5 cycles
# 108817.00000 ns Read took          19 cycles
# 108877.00000 ns Read took           5 cycles
# 108937.00000 ns Read took           5 cycles
# 108997.00000 ns Read took           5 cycles
# 110167.00000 ns Read took         116 cycles
# 110227.00000 ns Read took           5 cycles
# 110287.00000 ns Read took           5 cycles
# 110347.00000 ns Read took           5 cycles
# 110547.00000 ns Read took          19 cycles
# 110607.00000 ns Read took           5 cycles
# 110667.00000 ns Read took           5 cycles
# 110727.00000 ns Read took           5 cycles
# 111897.00000 ns Read took         116 cycles
# 111957.00000 ns Read took           5 cycles
# 112017.00000 ns Read took           5 cycles
# 112077.00000 ns Read took           5 cycles
# 112277.00000 ns Read took          19 cycles
# 112337.00000 ns Read took           5 cycles
# 112397.00000 ns Read took           5 cycles
# 112457.00000 ns Read took           5 cycles
# 113627.00000 ns Read took         116 cycles
# 113687.00000 ns Read took           5 cycles
# 113747.00000 ns Read took           5 cycles
# 113807.00000 ns Read took           5 cycles
# 114007.00000 ns Read took          19 cycles
# 114067.00000 ns Read took           5 cycles
# 114127.00000 ns Read took           5 cycles
# 114187.00000 ns Read took           5 cycles
# 115357.00000 ns Read took         116 cycles
# 115417.00000 ns Read took           5 cycles
# 115477.00000 ns Read took           5 cycles
# 115537.00000 ns Read took           5 cycles
# 115737.00000 ns Read took          19 cycles
# 115797.00000 ns Read took           5 cycles
# 115857.00000 ns Read took           5 cycles
# 115917.00000 ns Read took           5 cycles
# 117087.00000 ns Read took         116 cycles
# 117147.00000 ns Read took           5 cycles
# 117207.00000 ns Read took           5 cycles
# 117267.00000 ns Read took           5 cycles
# 117467.00000 ns Read took          19 cycles
# 117527.00000 ns Read took           5 cycles
# 117587.00000 ns Read took           5 cycles
# 117647.00000 ns Read took           5 cycles
# 118817.00000 ns Read took         116 cycles
# 118877.00000 ns Read took           5 cycles
# 118937.00000 ns Read took           5 cycles
# 118997.00000 ns Read took           5 cycles
# 119197.00000 ns Read took          19 cycles
# 119257.00000 ns Read took           5 cycles
# 119317.00000 ns Read took           5 cycles
# 119377.00000 ns Read took           5 cycles
# 120547.00000 ns Read took         116 cycles
# 120607.00000 ns Read took           5 cycles
# 120667.00000 ns Read took           5 cycles
# 120727.00000 ns Read took           5 cycles
# 120927.00000 ns Read took          19 cycles
# 120987.00000 ns Read took           5 cycles
# 121047.00000 ns Read took           5 cycles
# 121107.00000 ns Read took           5 cycles
# 122277.00000 ns Read took         116 cycles
# 122337.00000 ns Read took           5 cycles
# 122397.00000 ns Read took           5 cycles
# 122457.00000 ns Read took           5 cycles
# 122657.00000 ns Read took          19 cycles
# 122717.00000 ns Read took           5 cycles
# 122777.00000 ns Read took           5 cycles
# 122837.00000 ns Read took           5 cycles
# 124007.00000 ns Read took         116 cycles
# 124067.00000 ns Read took           5 cycles
# 124127.00000 ns Read took           5 cycles
# 124187.00000 ns Read took           5 cycles
# 124387.00000 ns Read took          19 cycles
# 124447.00000 ns Read took           5 cycles
# 124507.00000 ns Read took           5 cycles
# 124567.00000 ns Read took           5 cycles
# 125737.00000 ns Read took         116 cycles
# 125797.00000 ns Read took           5 cycles
# 125857.00000 ns Read took           5 cycles
# 125917.00000 ns Read took           5 cycles
# 126117.00000 ns Read took          19 cycles
# 126177.00000 ns Read took           5 cycles
# 126237.00000 ns Read took           5 cycles
# 126297.00000 ns Read took           5 cycles
# 127467.00000 ns Read took         116 cycles
# 127527.00000 ns Read took           5 cycles
# 127587.00000 ns Read took           5 cycles
# 127647.00000 ns Read took           5 cycles
# 127847.00000 ns Read took          19 cycles
# 127907.00000 ns Read took           5 cycles
# 127967.00000 ns Read took           5 cycles
# 128027.00000 ns Read took           5 cycles
# 129197.00000 ns Read took         116 cycles
# 129257.00000 ns Read took           5 cycles
# 129317.00000 ns Read took           5 cycles
# 129377.00000 ns Read took           5 cycles
# 129577.00000 ns Read took          19 cycles
# 129637.00000 ns Read took           5 cycles
# 129697.00000 ns Read took           5 cycles
# 129757.00000 ns Read took           5 cycles
# 130927.00000 ns Read took         116 cycles
# 130987.00000 ns Read took           5 cycles
# 131047.00000 ns Read took           5 cycles
# 131107.00000 ns Read took           5 cycles
# 131307.00000 ns Read took          19 cycles
# 131367.00000 ns Read took           5 cycles
# 131427.00000 ns Read took           5 cycles
# 131487.00000 ns Read took           5 cycles
# 132657.00000 ns Read took         116 cycles
# 132717.00000 ns Read took           5 cycles
# 132777.00000 ns Read took           5 cycles
# 132837.00000 ns Read took           5 cycles
# 133037.00000 ns Read took          19 cycles
# 133097.00000 ns Read took           5 cycles
# 133157.00000 ns Read took           5 cycles
# 133217.00000 ns Read took           5 cycles
# 134387.00000 ns Read took         116 cycles
# 134447.00000 ns Read took           5 cycles
# 134507.00000 ns Read took           5 cycles
# 134567.00000 ns Read took           5 cycles
# 134767.00000 ns Read took          19 cycles
# 134827.00000 ns Read took           5 cycles
# 134887.00000 ns Read took           5 cycles
# 134947.00000 ns Read took           5 cycles
# 136117.00000 ns Read took         116 cycles
# 136177.00000 ns Read took           5 cycles
# 136237.00000 ns Read took           5 cycles
# 136297.00000 ns Read took           5 cycles
# 136497.00000 ns Read took          19 cycles
# 136557.00000 ns Read took           5 cycles
# 136617.00000 ns Read took           5 cycles
# 136677.00000 ns Read took           5 cycles
# 137847.00000 ns Read took         116 cycles
# 137907.00000 ns Read took           5 cycles
# 137967.00000 ns Read took           5 cycles
# 138027.00000 ns Read took           5 cycles
# 138227.00000 ns Read took          19 cycles
# 138287.00000 ns Read took           5 cycles
# 138347.00000 ns Read took           5 cycles
# 138407.00000 ns Read took           5 cycles
# 139577.00000 ns Read took         116 cycles
# 139637.00000 ns Read took           5 cycles
# 139697.00000 ns Read took           5 cycles
# 139757.00000 ns Read took           5 cycles
# 139957.00000 ns Read took          19 cycles
# 140017.00000 ns Read took           5 cycles
# 140077.00000 ns Read took           5 cycles
# 140137.00000 ns Read took           5 cycles
# 141307.00000 ns Read took         116 cycles
# 141367.00000 ns Read took           5 cycles
# 141427.00000 ns Read took           5 cycles
# 141487.00000 ns Read took           5 cycles
# 141687.00000 ns Read took          19 cycles
# 141747.00000 ns Read took           5 cycles
# 141807.00000 ns Read took           5 cycles
# 141867.00000 ns Read took           5 cycles
# 143037.00000 ns Read took         116 cycles
# 143097.00000 ns Read took           5 cycles
# 143157.00000 ns Read took           5 cycles
# 143217.00000 ns Read took           5 cycles
# 143417.00000 ns Read took          19 cycles
# 143477.00000 ns Read took           5 cycles
# 143537.00000 ns Read took           5 cycles
# 143597.00000 ns Read took           5 cycles
# 144767.00000 ns Read took         116 cycles
# 144827.00000 ns Read took           5 cycles
# 144887.00000 ns Read took           5 cycles
# 144947.00000 ns Read took           5 cycles
# 145147.00000 ns Read took          19 cycles
# 145207.00000 ns Read took           5 cycles
# 145267.00000 ns Read took           5 cycles
# 145327.00000 ns Read took           5 cycles
# 146497.00000 ns Read took         116 cycles
# 146557.00000 ns Read took           5 cycles
# 146617.00000 ns Read took           5 cycles
# 146677.00000 ns Read took           5 cycles
# 146877.00000 ns Read took          19 cycles
# 146937.00000 ns Read took           5 cycles
# 146997.00000 ns Read took           5 cycles
# 147057.00000 ns Read took           5 cycles
# 148227.00000 ns Read took         116 cycles
# 148287.00000 ns Read took           5 cycles
# 148347.00000 ns Read took           5 cycles
# 148407.00000 ns Read took           5 cycles
# 148607.00000 ns Read took          19 cycles
# 148667.00000 ns Read took           5 cycles
# 148727.00000 ns Read took           5 cycles
# 148787.00000 ns Read took           5 cycles
# 149957.00000 ns Read took         116 cycles
# 150017.00000 ns Read took           5 cycles
# 150077.00000 ns Read took           5 cycles
# 150137.00000 ns Read took           5 cycles
# 150337.00000 ns Read took          19 cycles
# 150397.00000 ns Read took           5 cycles
# 150457.00000 ns Read took           5 cycles
# 150517.00000 ns Read took           5 cycles
# 151687.00000 ns Read took         116 cycles
# 151747.00000 ns Read took           5 cycles
# 151807.00000 ns Read took           5 cycles
# 151867.00000 ns Read took           5 cycles
# 152067.00000 ns Read took          19 cycles
# 152127.00000 ns Read took           5 cycles
# 152187.00000 ns Read took           5 cycles
# 152247.00000 ns Read took           5 cycles
# 153417.00000 ns Read took         116 cycles
# 153477.00000 ns Read took           5 cycles
# 153537.00000 ns Read took           5 cycles
# 153597.00000 ns Read took           5 cycles
# 153797.00000 ns Read took          19 cycles
# 153857.00000 ns Read took           5 cycles
# 153917.00000 ns Read took           5 cycles
# 153977.00000 ns Read took           5 cycles
# 155147.00000 ns Read took         116 cycles
# 155207.00000 ns Read took           5 cycles
# 155267.00000 ns Read took           5 cycles
# 155327.00000 ns Read took           5 cycles
# 155527.00000 ns Read took          19 cycles
# 155587.00000 ns Read took           5 cycles
# 155647.00000 ns Read took           5 cycles
# 155707.00000 ns Read took           5 cycles
# 156877.00000 ns Read took         116 cycles
# 156937.00000 ns Read took           5 cycles
# 156997.00000 ns Read took           5 cycles
# 157057.00000 ns Read took           5 cycles
# 157257.00000 ns Read took          19 cycles
# 157317.00000 ns Read took           5 cycles
# 157377.00000 ns Read took           5 cycles
# 157437.00000 ns Read took           5 cycles
# 158607.00000 ns Read took         116 cycles
# 158667.00000 ns Read took           5 cycles
# 158727.00000 ns Read took           5 cycles
# 158787.00000 ns Read took           5 cycles
# 158987.00000 ns Read took          19 cycles
# 159047.00000 ns Read took           5 cycles
# 159107.00000 ns Read took           5 cycles
# 159167.00000 ns Read took           5 cycles
# 160337.00000 ns Read took         116 cycles
# 160397.00000 ns Read took           5 cycles
# 160457.00000 ns Read took           5 cycles
# 160517.00000 ns Read took           5 cycles
# 160717.00000 ns Read took          19 cycles
# 160777.00000 ns Read took           5 cycles
# 160837.00000 ns Read took           5 cycles
# 160897.00000 ns Read took           5 cycles
# 162067.00000 ns Read took         116 cycles
# 162127.00000 ns Read took           5 cycles
# 162187.00000 ns Read took           5 cycles
# 162247.00000 ns Read took           5 cycles
# 162447.00000 ns Read took          19 cycles
# 162507.00000 ns Read took           5 cycles
# 162567.00000 ns Read took           5 cycles
# 162627.00000 ns Read took           5 cycles
# 163797.00000 ns Read took         116 cycles
# 163857.00000 ns Read took           5 cycles
# 163917.00000 ns Read took           5 cycles
# 163977.00000 ns Read took           5 cycles
# 164177.00000 ns Read took          19 cycles
# 164237.00000 ns Read took           5 cycles
# 164297.00000 ns Read took           5 cycles
# 164357.00000 ns Read took           5 cycles
# 165527.00000 ns Read took         116 cycles
# 165587.00000 ns Read took           5 cycles
# 165647.00000 ns Read took           5 cycles
# 165707.00000 ns Read took           5 cycles
# 165907.00000 ns Read took          19 cycles
# 165967.00000 ns Read took           5 cycles
# 166027.00000 ns Read took           5 cycles
# 166087.00000 ns Read took           5 cycles
# 167257.00000 ns Read took         116 cycles
# 167317.00000 ns Read took           5 cycles
# 167377.00000 ns Read took           5 cycles
# 167437.00000 ns Read took           5 cycles
# 167637.00000 ns Read took          19 cycles
# 167697.00000 ns Read took           5 cycles
# 167757.00000 ns Read took           5 cycles
# 167817.00000 ns Read took           5 cycles
# 168987.00000 ns Read took         116 cycles
# 169047.00000 ns Read took           5 cycles
# 169107.00000 ns Read took           5 cycles
# 169167.00000 ns Read took           5 cycles
# 169367.00000 ns Read took          19 cycles
# 169427.00000 ns Read took           5 cycles
# 169487.00000 ns Read took           5 cycles
# 169547.00000 ns Read took           5 cycles
# 170717.00000 ns Read took         116 cycles
# 170777.00000 ns Read took           5 cycles
# 170837.00000 ns Read took           5 cycles
# 170897.00000 ns Read took           5 cycles
# 171097.00000 ns Read took          19 cycles
# 171157.00000 ns Read took           5 cycles
# 171217.00000 ns Read took           5 cycles
# 171277.00000 ns Read took           5 cycles
# 172447.00000 ns Read took         116 cycles
# 172507.00000 ns Read took           5 cycles
# 172567.00000 ns Read took           5 cycles
# 172627.00000 ns Read took           5 cycles
# 172827.00000 ns Read took          19 cycles
# 172887.00000 ns Read took           5 cycles
# 172947.00000 ns Read took           5 cycles
# 173007.00000 ns Read took           5 cycles
# 174177.00000 ns Read took         116 cycles
# 174237.00000 ns Read took           5 cycles
# 174297.00000 ns Read took           5 cycles
# 174357.00000 ns Read took           5 cycles
# 174557.00000 ns Read took          19 cycles
# 174617.00000 ns Read took           5 cycles
# 174677.00000 ns Read took           5 cycles
# 174737.00000 ns Read took           5 cycles
# 175907.00000 ns Read took         116 cycles
# 175967.00000 ns Read took           5 cycles
# 176027.00000 ns Read took           5 cycles
# 176087.00000 ns Read took           5 cycles
# 176287.00000 ns Read took          19 cycles
# 176347.00000 ns Read took           5 cycles
# 176407.00000 ns Read took           5 cycles
# 176467.00000 ns Read took           5 cycles
# 177637.00000 ns Read took         116 cycles
# 177697.00000 ns Read took           5 cycles
# 177757.00000 ns Read took           5 cycles
# 177817.00000 ns Read took           5 cycles
# 178017.00000 ns Read took          19 cycles
# 178077.00000 ns Read took           5 cycles
# 178137.00000 ns Read took           5 cycles
# 178197.00000 ns Read took           5 cycles
# 179367.00000 ns Read took         116 cycles
# 179427.00000 ns Read took           5 cycles
# 179487.00000 ns Read took           5 cycles
# 179547.00000 ns Read took           5 cycles
# 179747.00000 ns Read took          19 cycles
# 179807.00000 ns Read took           5 cycles
# 179867.00000 ns Read took           5 cycles
# 179927.00000 ns Read took           5 cycles
# 181097.00000 ns Read took         116 cycles
# 181157.00000 ns Read took           5 cycles
# 181217.00000 ns Read took           5 cycles
# 181277.00000 ns Read took           5 cycles
# 181477.00000 ns Read took          19 cycles
# 181537.00000 ns Read took           5 cycles
# 181597.00000 ns Read took           5 cycles
# 181657.00000 ns Read took           5 cycles
# 182827.00000 ns Read took         116 cycles
# 182887.00000 ns Read took           5 cycles
# 182947.00000 ns Read took           5 cycles
# 183007.00000 ns Read took           5 cycles
# 183207.00000 ns Read took          19 cycles
# 183267.00000 ns Read took           5 cycles
# 183327.00000 ns Read took           5 cycles
# 183387.00000 ns Read took           5 cycles
# 184557.00000 ns Read took         116 cycles
# 184617.00000 ns Read took           5 cycles
# 184677.00000 ns Read took           5 cycles
# 184737.00000 ns Read took           5 cycles
# 184937.00000 ns Read took          19 cycles
# 184997.00000 ns Read took           5 cycles
# 185057.00000 ns Read took           5 cycles
# 185117.00000 ns Read took           5 cycles
# 186287.00000 ns Read took         116 cycles
# 186347.00000 ns Read took           5 cycles
# 186407.00000 ns Read took           5 cycles
# 186467.00000 ns Read took           5 cycles
# 186667.00000 ns Read took          19 cycles
# 186727.00000 ns Read took           5 cycles
# 186787.00000 ns Read took           5 cycles
# 186847.00000 ns Read took           5 cycles
# 188017.00000 ns Read took         116 cycles
# 188077.00000 ns Read took           5 cycles
# 188137.00000 ns Read took           5 cycles
# 188197.00000 ns Read took           5 cycles
# 188397.00000 ns Read took          19 cycles
# 188457.00000 ns Read took           5 cycles
# 188517.00000 ns Read took           5 cycles
# 188577.00000 ns Read took           5 cycles
# 189747.00000 ns Read took         116 cycles
# 189807.00000 ns Read took           5 cycles
# 189867.00000 ns Read took           5 cycles
# 189927.00000 ns Read took           5 cycles
# 190127.00000 ns Read took          19 cycles
# 190187.00000 ns Read took           5 cycles
# 190247.00000 ns Read took           5 cycles
# 190307.00000 ns Read took           5 cycles
# 191477.00000 ns Read took         116 cycles
# 191537.00000 ns Read took           5 cycles
# 191597.00000 ns Read took           5 cycles
# 191657.00000 ns Read took           5 cycles
# 191857.00000 ns Read took          19 cycles
# 191917.00000 ns Read took           5 cycles
# 191977.00000 ns Read took           5 cycles
# 192037.00000 ns Read took           5 cycles
# 193207.00000 ns Read took         116 cycles
# 193267.00000 ns Read took           5 cycles
# 193327.00000 ns Read took           5 cycles
# 193387.00000 ns Read took           5 cycles
# 193587.00000 ns Read took          19 cycles
# 193647.00000 ns Read took           5 cycles
# 193707.00000 ns Read took           5 cycles
# 193767.00000 ns Read took           5 cycles
# 194937.00000 ns Read took         116 cycles
# 194997.00000 ns Read took           5 cycles
# 195057.00000 ns Read took           5 cycles
# 195117.00000 ns Read took           5 cycles
# 195317.00000 ns Read took          19 cycles
# 195377.00000 ns Read took           5 cycles
# 195437.00000 ns Read took           5 cycles
# 195497.00000 ns Read took           5 cycles
# 196667.00000 ns Read took         116 cycles
# 196727.00000 ns Read took           5 cycles
# 196787.00000 ns Read took           5 cycles
# 196847.00000 ns Read took           5 cycles
# 197047.00000 ns Read took          19 cycles
# 197107.00000 ns Read took           5 cycles
# 197167.00000 ns Read took           5 cycles
# 197227.00000 ns Read took           5 cycles
# 198397.00000 ns Read took         116 cycles
# 198457.00000 ns Read took           5 cycles
# 198517.00000 ns Read took           5 cycles
# 198577.00000 ns Read took           5 cycles
# 198777.00000 ns Read took          19 cycles
# 198837.00000 ns Read took           5 cycles
# 198897.00000 ns Read took           5 cycles
# 198957.00000 ns Read took           5 cycles
# 200127.00000 ns Read took         116 cycles
# 200187.00000 ns Read took           5 cycles
# 200247.00000 ns Read took           5 cycles
# 200307.00000 ns Read took           5 cycles
# 200507.00000 ns Read took          19 cycles
# 200567.00000 ns Read took           5 cycles
# 200627.00000 ns Read took           5 cycles
# 200687.00000 ns Read took           5 cycles
# 201857.00000 ns Read took         116 cycles
# 201917.00000 ns Read took           5 cycles
# 201977.00000 ns Read took           5 cycles
# 202037.00000 ns Read took           5 cycles
# 202237.00000 ns Read took          19 cycles
# 202297.00000 ns Read took           5 cycles
# 202357.00000 ns Read took           5 cycles
# 202417.00000 ns Read took           5 cycles
# 203587.00000 ns Read took         116 cycles
# 203647.00000 ns Read took           5 cycles
# 203707.00000 ns Read took           5 cycles
# 203767.00000 ns Read took           5 cycles
# 203967.00000 ns Read took          19 cycles
# 204027.00000 ns Read took           5 cycles
# 204087.00000 ns Read took           5 cycles
# 204147.00000 ns Read took           5 cycles
# 205317.00000 ns Read took         116 cycles
# 205377.00000 ns Read took           5 cycles
# 205437.00000 ns Read took           5 cycles
# 205497.00000 ns Read took           5 cycles
# 205697.00000 ns Read took          19 cycles
# 205757.00000 ns Read took           5 cycles
# 205817.00000 ns Read took           5 cycles
# 205877.00000 ns Read took           5 cycles
# 207047.00000 ns Read took         116 cycles
# 207107.00000 ns Read took           5 cycles
# 207167.00000 ns Read took           5 cycles
# 207227.00000 ns Read took           5 cycles
# 207427.00000 ns Read took          19 cycles
# 207487.00000 ns Read took           5 cycles
# 207547.00000 ns Read took           5 cycles
# 207607.00000 ns Read took           5 cycles
# 208777.00000 ns Read took         116 cycles
# 208837.00000 ns Read took           5 cycles
# 208897.00000 ns Read took           5 cycles
# 208957.00000 ns Read took           5 cycles
# 209157.00000 ns Read took          19 cycles
# 209217.00000 ns Read took           5 cycles
# 209277.00000 ns Read took           5 cycles
# 209337.00000 ns Read took           5 cycles
# 210507.00000 ns Read took         116 cycles
# 210567.00000 ns Read took           5 cycles
# 210627.00000 ns Read took           5 cycles
# 210687.00000 ns Read took           5 cycles
# 210887.00000 ns Read took          19 cycles
# 210947.00000 ns Read took           5 cycles
# 211007.00000 ns Read took           5 cycles
# 211067.00000 ns Read took           5 cycles
# 212237.00000 ns Read took         116 cycles
# 212297.00000 ns Read took           5 cycles
# 212357.00000 ns Read took           5 cycles
# 212417.00000 ns Read took           5 cycles
# 212617.00000 ns Read took          19 cycles
# 212677.00000 ns Read took           5 cycles
# 212737.00000 ns Read took           5 cycles
# 212797.00000 ns Read took           5 cycles
# 213967.00000 ns Read took         116 cycles
# 214027.00000 ns Read took           5 cycles
# 214087.00000 ns Read took           5 cycles
# 214147.00000 ns Read took           5 cycles
# 214347.00000 ns Read took          19 cycles
# 214407.00000 ns Read took           5 cycles
# 214467.00000 ns Read took           5 cycles
# 214527.00000 ns Read took           5 cycles
# 215697.00000 ns Read took         116 cycles
# 215757.00000 ns Read took           5 cycles
# 215817.00000 ns Read took           5 cycles
# 215877.00000 ns Read took           5 cycles
# 216077.00000 ns Read took          19 cycles
# 216137.00000 ns Read took           5 cycles
# 216197.00000 ns Read took           5 cycles
# 216257.00000 ns Read took           5 cycles
# 217427.00000 ns Read took         116 cycles
# 217487.00000 ns Read took           5 cycles
# 217547.00000 ns Read took           5 cycles
# 217607.00000 ns Read took           5 cycles
# 217807.00000 ns Read took          19 cycles
# 217867.00000 ns Read took           5 cycles
# 217927.00000 ns Read took           5 cycles
# 217987.00000 ns Read took           5 cycles
# 219157.00000 ns Read took         116 cycles
# 219217.00000 ns Read took           5 cycles
# 219277.00000 ns Read took           5 cycles
# 219337.00000 ns Read took           5 cycles
# 219537.00000 ns Read took          19 cycles
# 219597.00000 ns Read took           5 cycles
# 219657.00000 ns Read took           5 cycles
# 219717.00000 ns Read took           5 cycles
# 220887.00000 ns Read took         116 cycles
# 220947.00000 ns Read took           5 cycles
# 221007.00000 ns Read took           5 cycles
# 221067.00000 ns Read took           5 cycles
# 221267.00000 ns Read took          19 cycles
# 221327.00000 ns Read took           5 cycles
# 221387.00000 ns Read took           5 cycles
# 221447.00000 ns Read took           5 cycles
# 249139.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(269)
#    Time: 249139 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 269
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:55:38 on Dec 05,2018
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:55:39 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:55:39 on Dec 05,2018
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:55:40 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:55:41 on Dec 05,2018
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:55:42 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:55:42 on Dec 05,2018
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:55:43 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:55:43 on Dec 05,2018
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:55:45 on Dec 05,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 11:55:46 on Dec 05,2018, Elapsed time: 0:05:28
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:55:46 on Dec 05,2018
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 51099.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(273)
#    Time: 51099 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 273
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:13 on Dec 05,2018
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:56:15 on Dec 05,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:15 on Dec 05,2018
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:56:16 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:16 on Dec 05,2018
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:56:17 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:17 on Dec 05,2018
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:56:18 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:56:19 on Dec 05,2018
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:56:20 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:56:24 on Dec 05,2018, Elapsed time: 0:00:38
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:56:24 on Dec 05,2018
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 51099.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(273)
#    Time: 51099 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 273
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:43 on Dec 05,2018
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:57:44 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:44 on Dec 05,2018
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:57:45 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:46 on Dec 05,2018
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:57:48 on Dec 05,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:48 on Dec 05,2018
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:57:49 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:57:49 on Dec 05,2018
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:57:51 on Dec 05,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 11:58:00 on Dec 05,2018, Elapsed time: 0:01:36
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:58:00 on Dec 05,2018
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 51099.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(272)
#    Time: 51099 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 272
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:21 on Dec 05,2018
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 11:59:22 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:22 on Dec 05,2018
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 11:59:23 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:23 on Dec 05,2018
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 11:59:25 on Dec 05,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:25 on Dec 05,2018
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 11:59:26 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:26 on Dec 05,2018
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 11:59:27 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:59:33 on Dec 05,2018, Elapsed time: 0:01:33
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 11:59:33 on Dec 05,2018
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 1557.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 3287.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 5017.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 6747.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 8477.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 10207.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 11937.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 13667.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 15397.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 17127.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 18857.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 20587.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 22317.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 24047.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 25777.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 27507.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 29237.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 30967.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 32697.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 34427.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 36157.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 37887.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 39617.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 41347.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 43077.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 44807.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 46537.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 48267.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 49997.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 51727.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 53457.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 55187.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 56917.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 58647.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 60377.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 62107.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 63837.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 65567.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 67297.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 69027.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 70757.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 72487.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 74217.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 75947.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 77677.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 79407.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 81137.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 82867.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 84597.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 86327.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 88057.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 89787.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 91517.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 93247.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 94977.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 96707.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 98437.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 100167.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 101897.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 103627.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 105357.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 107087.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 108817.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 110547.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 112277.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 114007.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 115737.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 117467.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 119197.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 120927.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 122657.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 124387.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 126117.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 127847.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 129577.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 131307.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 133037.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 134767.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 136497.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 138227.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 139957.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 141687.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 143417.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 145147.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 146877.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 148607.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 150337.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 152067.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 153797.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 155527.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 157257.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 158987.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 160717.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 162447.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 164177.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 165907.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 167637.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 169367.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 171097.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 172827.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 174557.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 176287.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 178017.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 179747.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 181477.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 183207.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 184937.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 186667.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 188397.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 190127.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 191857.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 193587.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 195317.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 197047.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 198777.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 200507.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 202237.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 203967.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 205697.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 207427.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 209157.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 210887.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 212617.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 214347.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 216077.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 217807.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 219537.00000 ns Read took          19 cycles
# ATTENTION! CACHE FOUND! REVERSE COURSE AND ANALYZE! 
# 221267.00000 ns Read took          19 cycles
# 249139.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(272)
#    Time: 249139 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 272
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:03 on Dec 05,2018
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 12:01:04 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:04 on Dec 05,2018
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 12:01:05 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:05 on Dec 05,2018
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 12:01:06 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:06 on Dec 05,2018
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 12:01:08 on Dec 05,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:08 on Dec 05,2018
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 12:01:09 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:01:19 on Dec 05,2018, Elapsed time: 0:01:46
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 12:01:19 on Dec 05,2018
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 1177.00000 ns Read took         116 cycles
# 1237.00000 ns Read took           5 cycles
# 1297.00000 ns Read took           5 cycles
# 1357.00000 ns Read took           5 cycles
# 1557.00000 ns Read took          19 cycles
# 1617.00000 ns Read took           5 cycles
# 1677.00000 ns Read took           5 cycles
# 1737.00000 ns Read took           5 cycles
# 2907.00000 ns Read took         116 cycles
# 2967.00000 ns Read took           5 cycles
# 3027.00000 ns Read took           5 cycles
# 3087.00000 ns Read took           5 cycles
# 3287.00000 ns Read took          19 cycles
# 3347.00000 ns Read took           5 cycles
# 3407.00000 ns Read took           5 cycles
# 3467.00000 ns Read took           5 cycles
# 4637.00000 ns Read took         116 cycles
# 4697.00000 ns Read took           5 cycles
# 4757.00000 ns Read took           5 cycles
# 4817.00000 ns Read took           5 cycles
# 5017.00000 ns Read took          19 cycles
# 5077.00000 ns Read took           5 cycles
# 5137.00000 ns Read took           5 cycles
# 5197.00000 ns Read took           5 cycles
# 6367.00000 ns Read took         116 cycles
# 6427.00000 ns Read took           5 cycles
# 6487.00000 ns Read took           5 cycles
# 6547.00000 ns Read took           5 cycles
# 6747.00000 ns Read took          19 cycles
# 6807.00000 ns Read took           5 cycles
# 6867.00000 ns Read took           5 cycles
# 6927.00000 ns Read took           5 cycles
# 8097.00000 ns Read took         116 cycles
# 8157.00000 ns Read took           5 cycles
# 8217.00000 ns Read took           5 cycles
# 8277.00000 ns Read took           5 cycles
# 8477.00000 ns Read took          19 cycles
# 8537.00000 ns Read took           5 cycles
# 8597.00000 ns Read took           5 cycles
# 8657.00000 ns Read took           5 cycles
# 9827.00000 ns Read took         116 cycles
# 9887.00000 ns Read took           5 cycles
# 9947.00000 ns Read took           5 cycles
# 10007.00000 ns Read took           5 cycles
# 10207.00000 ns Read took          19 cycles
# 10267.00000 ns Read took           5 cycles
# 10327.00000 ns Read took           5 cycles
# 10387.00000 ns Read took           5 cycles
# 11557.00000 ns Read took         116 cycles
# 11617.00000 ns Read took           5 cycles
# 11677.00000 ns Read took           5 cycles
# 11737.00000 ns Read took           5 cycles
# 11937.00000 ns Read took          19 cycles
# 11997.00000 ns Read took           5 cycles
# 12057.00000 ns Read took           5 cycles
# 12117.00000 ns Read took           5 cycles
# 13287.00000 ns Read took         116 cycles
# 13347.00000 ns Read took           5 cycles
# 13407.00000 ns Read took           5 cycles
# 13467.00000 ns Read took           5 cycles
# 13667.00000 ns Read took          19 cycles
# 13727.00000 ns Read took           5 cycles
# 13787.00000 ns Read took           5 cycles
# 13847.00000 ns Read took           5 cycles
# 15017.00000 ns Read took         116 cycles
# 15077.00000 ns Read took           5 cycles
# 15137.00000 ns Read took           5 cycles
# 15197.00000 ns Read took           5 cycles
# 15397.00000 ns Read took          19 cycles
# 15457.00000 ns Read took           5 cycles
# 15517.00000 ns Read took           5 cycles
# 15577.00000 ns Read took           5 cycles
# 16747.00000 ns Read took         116 cycles
# 16807.00000 ns Read took           5 cycles
# 16867.00000 ns Read took           5 cycles
# 16927.00000 ns Read took           5 cycles
# 17127.00000 ns Read took          19 cycles
# 17187.00000 ns Read took           5 cycles
# 17247.00000 ns Read took           5 cycles
# 17307.00000 ns Read took           5 cycles
# 18477.00000 ns Read took         116 cycles
# 18537.00000 ns Read took           5 cycles
# 18597.00000 ns Read took           5 cycles
# 18657.00000 ns Read took           5 cycles
# 18857.00000 ns Read took          19 cycles
# 18917.00000 ns Read took           5 cycles
# 18977.00000 ns Read took           5 cycles
# 19037.00000 ns Read took           5 cycles
# 20207.00000 ns Read took         116 cycles
# 20267.00000 ns Read took           5 cycles
# 20327.00000 ns Read took           5 cycles
# 20387.00000 ns Read took           5 cycles
# 20587.00000 ns Read took          19 cycles
# 20647.00000 ns Read took           5 cycles
# 20707.00000 ns Read took           5 cycles
# 20767.00000 ns Read took           5 cycles
# 21937.00000 ns Read took         116 cycles
# 21997.00000 ns Read took           5 cycles
# 22057.00000 ns Read took           5 cycles
# 22117.00000 ns Read took           5 cycles
# 22317.00000 ns Read took          19 cycles
# 22377.00000 ns Read took           5 cycles
# 22437.00000 ns Read took           5 cycles
# 22497.00000 ns Read took           5 cycles
# 23667.00000 ns Read took         116 cycles
# 23727.00000 ns Read took           5 cycles
# 23787.00000 ns Read took           5 cycles
# 23847.00000 ns Read took           5 cycles
# 24047.00000 ns Read took          19 cycles
# 24107.00000 ns Read took           5 cycles
# 24167.00000 ns Read took           5 cycles
# 24227.00000 ns Read took           5 cycles
# 25397.00000 ns Read took         116 cycles
# 25457.00000 ns Read took           5 cycles
# 25517.00000 ns Read took           5 cycles
# 25577.00000 ns Read took           5 cycles
# 25777.00000 ns Read took          19 cycles
# 25837.00000 ns Read took           5 cycles
# 25897.00000 ns Read took           5 cycles
# 25957.00000 ns Read took           5 cycles
# 27127.00000 ns Read took         116 cycles
# 27187.00000 ns Read took           5 cycles
# 27247.00000 ns Read took           5 cycles
# 27307.00000 ns Read took           5 cycles
# 27507.00000 ns Read took          19 cycles
# 27567.00000 ns Read took           5 cycles
# 27627.00000 ns Read took           5 cycles
# 27687.00000 ns Read took           5 cycles
# 28857.00000 ns Read took         116 cycles
# 28917.00000 ns Read took           5 cycles
# 28977.00000 ns Read took           5 cycles
# 29037.00000 ns Read took           5 cycles
# 29237.00000 ns Read took          19 cycles
# 29297.00000 ns Read took           5 cycles
# 29357.00000 ns Read took           5 cycles
# 29417.00000 ns Read took           5 cycles
# 30587.00000 ns Read took         116 cycles
# 30647.00000 ns Read took           5 cycles
# 30707.00000 ns Read took           5 cycles
# 30767.00000 ns Read took           5 cycles
# 30967.00000 ns Read took          19 cycles
# 31027.00000 ns Read took           5 cycles
# 31087.00000 ns Read took           5 cycles
# 31147.00000 ns Read took           5 cycles
# 32317.00000 ns Read took         116 cycles
# 32377.00000 ns Read took           5 cycles
# 32437.00000 ns Read took           5 cycles
# 32497.00000 ns Read took           5 cycles
# 32697.00000 ns Read took          19 cycles
# 32757.00000 ns Read took           5 cycles
# 32817.00000 ns Read took           5 cycles
# 32877.00000 ns Read took           5 cycles
# 34047.00000 ns Read took         116 cycles
# 34107.00000 ns Read took           5 cycles
# 34167.00000 ns Read took           5 cycles
# 34227.00000 ns Read took           5 cycles
# 34427.00000 ns Read took          19 cycles
# 34487.00000 ns Read took           5 cycles
# 34547.00000 ns Read took           5 cycles
# 34607.00000 ns Read took           5 cycles
# 35777.00000 ns Read took         116 cycles
# 35837.00000 ns Read took           5 cycles
# 35897.00000 ns Read took           5 cycles
# 35957.00000 ns Read took           5 cycles
# 36157.00000 ns Read took          19 cycles
# 36217.00000 ns Read took           5 cycles
# 36277.00000 ns Read took           5 cycles
# 36337.00000 ns Read took           5 cycles
# 37507.00000 ns Read took         116 cycles
# 37567.00000 ns Read took           5 cycles
# 37627.00000 ns Read took           5 cycles
# 37687.00000 ns Read took           5 cycles
# 37887.00000 ns Read took          19 cycles
# 37947.00000 ns Read took           5 cycles
# 38007.00000 ns Read took           5 cycles
# 38067.00000 ns Read took           5 cycles
# 39237.00000 ns Read took         116 cycles
# 39297.00000 ns Read took           5 cycles
# 39357.00000 ns Read took           5 cycles
# 39417.00000 ns Read took           5 cycles
# 39617.00000 ns Read took          19 cycles
# 39677.00000 ns Read took           5 cycles
# 39737.00000 ns Read took           5 cycles
# 39797.00000 ns Read took           5 cycles
# 40967.00000 ns Read took         116 cycles
# 41027.00000 ns Read took           5 cycles
# 41087.00000 ns Read took           5 cycles
# 41147.00000 ns Read took           5 cycles
# 41347.00000 ns Read took          19 cycles
# 41407.00000 ns Read took           5 cycles
# 41467.00000 ns Read took           5 cycles
# 41527.00000 ns Read took           5 cycles
# 42697.00000 ns Read took         116 cycles
# 42757.00000 ns Read took           5 cycles
# 42817.00000 ns Read took           5 cycles
# 42877.00000 ns Read took           5 cycles
# 43077.00000 ns Read took          19 cycles
# 43137.00000 ns Read took           5 cycles
# 43197.00000 ns Read took           5 cycles
# 43257.00000 ns Read took           5 cycles
# 44427.00000 ns Read took         116 cycles
# 44487.00000 ns Read took           5 cycles
# 44547.00000 ns Read took           5 cycles
# 44607.00000 ns Read took           5 cycles
# 44807.00000 ns Read took          19 cycles
# 44867.00000 ns Read took           5 cycles
# 44927.00000 ns Read took           5 cycles
# 44987.00000 ns Read took           5 cycles
# 46157.00000 ns Read took         116 cycles
# 46217.00000 ns Read took           5 cycles
# 46277.00000 ns Read took           5 cycles
# 46337.00000 ns Read took           5 cycles
# 46537.00000 ns Read took          19 cycles
# 46597.00000 ns Read took           5 cycles
# 46657.00000 ns Read took           5 cycles
# 46717.00000 ns Read took           5 cycles
# 47887.00000 ns Read took         116 cycles
# 47947.00000 ns Read took           5 cycles
# 48007.00000 ns Read took           5 cycles
# 48067.00000 ns Read took           5 cycles
# 48267.00000 ns Read took          19 cycles
# 48327.00000 ns Read took           5 cycles
# 48387.00000 ns Read took           5 cycles
# 48447.00000 ns Read took           5 cycles
# 49617.00000 ns Read took         116 cycles
# 49677.00000 ns Read took           5 cycles
# 49737.00000 ns Read took           5 cycles
# 49797.00000 ns Read took           5 cycles
# 49997.00000 ns Read took          19 cycles
# 50057.00000 ns Read took           5 cycles
# 50117.00000 ns Read took           5 cycles
# 50177.00000 ns Read took           5 cycles
# 51347.00000 ns Read took         116 cycles
# 51407.00000 ns Read took           5 cycles
# 51467.00000 ns Read took           5 cycles
# 51527.00000 ns Read took           5 cycles
# 51727.00000 ns Read took          19 cycles
# 51787.00000 ns Read took           5 cycles
# 51847.00000 ns Read took           5 cycles
# 51907.00000 ns Read took           5 cycles
# 53077.00000 ns Read took         116 cycles
# 53137.00000 ns Read took           5 cycles
# 53197.00000 ns Read took           5 cycles
# 53257.00000 ns Read took           5 cycles
# 53457.00000 ns Read took          19 cycles
# 53517.00000 ns Read took           5 cycles
# 53577.00000 ns Read took           5 cycles
# 53637.00000 ns Read took           5 cycles
# 54807.00000 ns Read took         116 cycles
# 54867.00000 ns Read took           5 cycles
# 54927.00000 ns Read took           5 cycles
# 54987.00000 ns Read took           5 cycles
# 55187.00000 ns Read took          19 cycles
# 55247.00000 ns Read took           5 cycles
# 55307.00000 ns Read took           5 cycles
# 55367.00000 ns Read took           5 cycles
# 56537.00000 ns Read took         116 cycles
# 56597.00000 ns Read took           5 cycles
# 56657.00000 ns Read took           5 cycles
# 56717.00000 ns Read took           5 cycles
# 56917.00000 ns Read took          19 cycles
# 56977.00000 ns Read took           5 cycles
# 57037.00000 ns Read took           5 cycles
# 57097.00000 ns Read took           5 cycles
# 58267.00000 ns Read took         116 cycles
# 58327.00000 ns Read took           5 cycles
# 58387.00000 ns Read took           5 cycles
# 58447.00000 ns Read took           5 cycles
# 58647.00000 ns Read took          19 cycles
# 58707.00000 ns Read took           5 cycles
# 58767.00000 ns Read took           5 cycles
# 58827.00000 ns Read took           5 cycles
# 59997.00000 ns Read took         116 cycles
# 60057.00000 ns Read took           5 cycles
# 60117.00000 ns Read took           5 cycles
# 60177.00000 ns Read took           5 cycles
# 60377.00000 ns Read took          19 cycles
# 60437.00000 ns Read took           5 cycles
# 60497.00000 ns Read took           5 cycles
# 60557.00000 ns Read took           5 cycles
# 61727.00000 ns Read took         116 cycles
# 61787.00000 ns Read took           5 cycles
# 61847.00000 ns Read took           5 cycles
# 61907.00000 ns Read took           5 cycles
# 62107.00000 ns Read took          19 cycles
# 62167.00000 ns Read took           5 cycles
# 62227.00000 ns Read took           5 cycles
# 62287.00000 ns Read took           5 cycles
# 63457.00000 ns Read took         116 cycles
# 63517.00000 ns Read took           5 cycles
# 63577.00000 ns Read took           5 cycles
# 63637.00000 ns Read took           5 cycles
# 63837.00000 ns Read took          19 cycles
# 63897.00000 ns Read took           5 cycles
# 63957.00000 ns Read took           5 cycles
# 64017.00000 ns Read took           5 cycles
# 65187.00000 ns Read took         116 cycles
# 65247.00000 ns Read took           5 cycles
# 65307.00000 ns Read took           5 cycles
# 65367.00000 ns Read took           5 cycles
# 65567.00000 ns Read took          19 cycles
# 65627.00000 ns Read took           5 cycles
# 65687.00000 ns Read took           5 cycles
# 65747.00000 ns Read took           5 cycles
# 66917.00000 ns Read took         116 cycles
# 66977.00000 ns Read took           5 cycles
# 67037.00000 ns Read took           5 cycles
# 67097.00000 ns Read took           5 cycles
# 67297.00000 ns Read took          19 cycles
# 67357.00000 ns Read took           5 cycles
# 67417.00000 ns Read took           5 cycles
# 67477.00000 ns Read took           5 cycles
# 68647.00000 ns Read took         116 cycles
# 68707.00000 ns Read took           5 cycles
# 68767.00000 ns Read took           5 cycles
# 68827.00000 ns Read took           5 cycles
# 69027.00000 ns Read took          19 cycles
# 69087.00000 ns Read took           5 cycles
# 69147.00000 ns Read took           5 cycles
# 69207.00000 ns Read took           5 cycles
# 70377.00000 ns Read took         116 cycles
# 70437.00000 ns Read took           5 cycles
# 70497.00000 ns Read took           5 cycles
# 70557.00000 ns Read took           5 cycles
# 70757.00000 ns Read took          19 cycles
# 70817.00000 ns Read took           5 cycles
# 70877.00000 ns Read took           5 cycles
# 70937.00000 ns Read took           5 cycles
# 72107.00000 ns Read took         116 cycles
# 72167.00000 ns Read took           5 cycles
# 72227.00000 ns Read took           5 cycles
# 72287.00000 ns Read took           5 cycles
# 72487.00000 ns Read took          19 cycles
# 72547.00000 ns Read took           5 cycles
# 72607.00000 ns Read took           5 cycles
# 72667.00000 ns Read took           5 cycles
# 73837.00000 ns Read took         116 cycles
# 73897.00000 ns Read took           5 cycles
# 73957.00000 ns Read took           5 cycles
# 74017.00000 ns Read took           5 cycles
# 74217.00000 ns Read took          19 cycles
# 74277.00000 ns Read took           5 cycles
# 74337.00000 ns Read took           5 cycles
# 74397.00000 ns Read took           5 cycles
# 75567.00000 ns Read took         116 cycles
# 75627.00000 ns Read took           5 cycles
# 75687.00000 ns Read took           5 cycles
# 75747.00000 ns Read took           5 cycles
# 75947.00000 ns Read took          19 cycles
# 76007.00000 ns Read took           5 cycles
# 76067.00000 ns Read took           5 cycles
# 76127.00000 ns Read took           5 cycles
# 77297.00000 ns Read took         116 cycles
# 77357.00000 ns Read took           5 cycles
# 77417.00000 ns Read took           5 cycles
# 77477.00000 ns Read took           5 cycles
# 77677.00000 ns Read took          19 cycles
# 77737.00000 ns Read took           5 cycles
# 77797.00000 ns Read took           5 cycles
# 77857.00000 ns Read took           5 cycles
# 79027.00000 ns Read took         116 cycles
# 79087.00000 ns Read took           5 cycles
# 79147.00000 ns Read took           5 cycles
# 79207.00000 ns Read took           5 cycles
# 79407.00000 ns Read took          19 cycles
# 79467.00000 ns Read took           5 cycles
# 79527.00000 ns Read took           5 cycles
# 79587.00000 ns Read took           5 cycles
# 80757.00000 ns Read took         116 cycles
# 80817.00000 ns Read took           5 cycles
# 80877.00000 ns Read took           5 cycles
# 80937.00000 ns Read took           5 cycles
# 81137.00000 ns Read took          19 cycles
# 81197.00000 ns Read took           5 cycles
# 81257.00000 ns Read took           5 cycles
# 81317.00000 ns Read took           5 cycles
# 82487.00000 ns Read took         116 cycles
# 82547.00000 ns Read took           5 cycles
# 82607.00000 ns Read took           5 cycles
# 82667.00000 ns Read took           5 cycles
# 82867.00000 ns Read took          19 cycles
# 82927.00000 ns Read took           5 cycles
# 82987.00000 ns Read took           5 cycles
# 83047.00000 ns Read took           5 cycles
# 84217.00000 ns Read took         116 cycles
# 84277.00000 ns Read took           5 cycles
# 84337.00000 ns Read took           5 cycles
# 84397.00000 ns Read took           5 cycles
# 84597.00000 ns Read took          19 cycles
# 84657.00000 ns Read took           5 cycles
# 84717.00000 ns Read took           5 cycles
# 84777.00000 ns Read took           5 cycles
# 85947.00000 ns Read took         116 cycles
# 86007.00000 ns Read took           5 cycles
# 86067.00000 ns Read took           5 cycles
# 86127.00000 ns Read took           5 cycles
# 86327.00000 ns Read took          19 cycles
# 86387.00000 ns Read took           5 cycles
# 86447.00000 ns Read took           5 cycles
# 86507.00000 ns Read took           5 cycles
# 87677.00000 ns Read took         116 cycles
# 87737.00000 ns Read took           5 cycles
# 87797.00000 ns Read took           5 cycles
# 87857.00000 ns Read took           5 cycles
# 88057.00000 ns Read took          19 cycles
# 88117.00000 ns Read took           5 cycles
# 88177.00000 ns Read took           5 cycles
# 88237.00000 ns Read took           5 cycles
# 89407.00000 ns Read took         116 cycles
# 89467.00000 ns Read took           5 cycles
# 89527.00000 ns Read took           5 cycles
# 89587.00000 ns Read took           5 cycles
# 89787.00000 ns Read took          19 cycles
# 89847.00000 ns Read took           5 cycles
# 89907.00000 ns Read took           5 cycles
# 89967.00000 ns Read took           5 cycles
# 91137.00000 ns Read took         116 cycles
# 91197.00000 ns Read took           5 cycles
# 91257.00000 ns Read took           5 cycles
# 91317.00000 ns Read took           5 cycles
# 91517.00000 ns Read took          19 cycles
# 91577.00000 ns Read took           5 cycles
# 91637.00000 ns Read took           5 cycles
# 91697.00000 ns Read took           5 cycles
# 92867.00000 ns Read took         116 cycles
# 92927.00000 ns Read took           5 cycles
# 92987.00000 ns Read took           5 cycles
# 93047.00000 ns Read took           5 cycles
# 93247.00000 ns Read took          19 cycles
# 93307.00000 ns Read took           5 cycles
# 93367.00000 ns Read took           5 cycles
# 93427.00000 ns Read took           5 cycles
# 94597.00000 ns Read took         116 cycles
# 94657.00000 ns Read took           5 cycles
# 94717.00000 ns Read took           5 cycles
# 94777.00000 ns Read took           5 cycles
# 94977.00000 ns Read took          19 cycles
# 95037.00000 ns Read took           5 cycles
# 95097.00000 ns Read took           5 cycles
# 95157.00000 ns Read took           5 cycles
# 96327.00000 ns Read took         116 cycles
# 96387.00000 ns Read took           5 cycles
# 96447.00000 ns Read took           5 cycles
# 96507.00000 ns Read took           5 cycles
# 96707.00000 ns Read took          19 cycles
# 96767.00000 ns Read took           5 cycles
# 96827.00000 ns Read took           5 cycles
# 96887.00000 ns Read took           5 cycles
# 98057.00000 ns Read took         116 cycles
# 98117.00000 ns Read took           5 cycles
# 98177.00000 ns Read took           5 cycles
# 98237.00000 ns Read took           5 cycles
# 98437.00000 ns Read took          19 cycles
# 98497.00000 ns Read took           5 cycles
# 98557.00000 ns Read took           5 cycles
# 98617.00000 ns Read took           5 cycles
# 99787.00000 ns Read took         116 cycles
# 99847.00000 ns Read took           5 cycles
# 99907.00000 ns Read took           5 cycles
# 99967.00000 ns Read took           5 cycles
# 100167.00000 ns Read took          19 cycles
# 100227.00000 ns Read took           5 cycles
# 100287.00000 ns Read took           5 cycles
# 100347.00000 ns Read took           5 cycles
# 101517.00000 ns Read took         116 cycles
# 101577.00000 ns Read took           5 cycles
# 101637.00000 ns Read took           5 cycles
# 101697.00000 ns Read took           5 cycles
# 101897.00000 ns Read took          19 cycles
# 101957.00000 ns Read took           5 cycles
# 102017.00000 ns Read took           5 cycles
# 102077.00000 ns Read took           5 cycles
# 103247.00000 ns Read took         116 cycles
# 103307.00000 ns Read took           5 cycles
# 103367.00000 ns Read took           5 cycles
# 103427.00000 ns Read took           5 cycles
# 103627.00000 ns Read took          19 cycles
# 103687.00000 ns Read took           5 cycles
# 103747.00000 ns Read took           5 cycles
# 103807.00000 ns Read took           5 cycles
# 104977.00000 ns Read took         116 cycles
# 105037.00000 ns Read took           5 cycles
# 105097.00000 ns Read took           5 cycles
# 105157.00000 ns Read took           5 cycles
# 105357.00000 ns Read took          19 cycles
# 105417.00000 ns Read took           5 cycles
# 105477.00000 ns Read took           5 cycles
# 105537.00000 ns Read took           5 cycles
# 106707.00000 ns Read took         116 cycles
# 106767.00000 ns Read took           5 cycles
# 106827.00000 ns Read took           5 cycles
# 106887.00000 ns Read took           5 cycles
# 107087.00000 ns Read took          19 cycles
# 107147.00000 ns Read took           5 cycles
# 107207.00000 ns Read took           5 cycles
# 107267.00000 ns Read took           5 cycles
# 108437.00000 ns Read took         116 cycles
# 108497.00000 ns Read took           5 cycles
# 108557.00000 ns Read took           5 cycles
# 108617.00000 ns Read took           5 cycles
# 108817.00000 ns Read took          19 cycles
# 108877.00000 ns Read took           5 cycles
# 108937.00000 ns Read took           5 cycles
# 108997.00000 ns Read took           5 cycles
# 110167.00000 ns Read took         116 cycles
# 110227.00000 ns Read took           5 cycles
# 110287.00000 ns Read took           5 cycles
# 110347.00000 ns Read took           5 cycles
# 110547.00000 ns Read took          19 cycles
# 110607.00000 ns Read took           5 cycles
# 110667.00000 ns Read took           5 cycles
# 110727.00000 ns Read took           5 cycles
# 111897.00000 ns Read took         116 cycles
# 111957.00000 ns Read took           5 cycles
# 112017.00000 ns Read took           5 cycles
# 112077.00000 ns Read took           5 cycles
# 112277.00000 ns Read took          19 cycles
# 112337.00000 ns Read took           5 cycles
# 112397.00000 ns Read took           5 cycles
# 112457.00000 ns Read took           5 cycles
# 113627.00000 ns Read took         116 cycles
# 113687.00000 ns Read took           5 cycles
# 113747.00000 ns Read took           5 cycles
# 113807.00000 ns Read took           5 cycles
# 114007.00000 ns Read took          19 cycles
# 114067.00000 ns Read took           5 cycles
# 114127.00000 ns Read took           5 cycles
# 114187.00000 ns Read took           5 cycles
# 115357.00000 ns Read took         116 cycles
# 115417.00000 ns Read took           5 cycles
# 115477.00000 ns Read took           5 cycles
# 115537.00000 ns Read took           5 cycles
# 115737.00000 ns Read took          19 cycles
# 115797.00000 ns Read took           5 cycles
# 115857.00000 ns Read took           5 cycles
# 115917.00000 ns Read took           5 cycles
# 117087.00000 ns Read took         116 cycles
# 117147.00000 ns Read took           5 cycles
# 117207.00000 ns Read took           5 cycles
# 117267.00000 ns Read took           5 cycles
# 117467.00000 ns Read took          19 cycles
# 117527.00000 ns Read took           5 cycles
# 117587.00000 ns Read took           5 cycles
# 117647.00000 ns Read took           5 cycles
# 118817.00000 ns Read took         116 cycles
# 118877.00000 ns Read took           5 cycles
# 118937.00000 ns Read took           5 cycles
# 118997.00000 ns Read took           5 cycles
# 119197.00000 ns Read took          19 cycles
# 119257.00000 ns Read took           5 cycles
# 119317.00000 ns Read took           5 cycles
# 119377.00000 ns Read took           5 cycles
# 120547.00000 ns Read took         116 cycles
# 120607.00000 ns Read took           5 cycles
# 120667.00000 ns Read took           5 cycles
# 120727.00000 ns Read took           5 cycles
# 120927.00000 ns Read took          19 cycles
# 120987.00000 ns Read took           5 cycles
# 121047.00000 ns Read took           5 cycles
# 121107.00000 ns Read took           5 cycles
# 122277.00000 ns Read took         116 cycles
# 122337.00000 ns Read took           5 cycles
# 122397.00000 ns Read took           5 cycles
# 122457.00000 ns Read took           5 cycles
# 122657.00000 ns Read took          19 cycles
# 122717.00000 ns Read took           5 cycles
# 122777.00000 ns Read took           5 cycles
# 122837.00000 ns Read took           5 cycles
# 124007.00000 ns Read took         116 cycles
# 124067.00000 ns Read took           5 cycles
# 124127.00000 ns Read took           5 cycles
# 124187.00000 ns Read took           5 cycles
# 124387.00000 ns Read took          19 cycles
# 124447.00000 ns Read took           5 cycles
# 124507.00000 ns Read took           5 cycles
# 124567.00000 ns Read took           5 cycles
# 125737.00000 ns Read took         116 cycles
# 125797.00000 ns Read took           5 cycles
# 125857.00000 ns Read took           5 cycles
# 125917.00000 ns Read took           5 cycles
# 126117.00000 ns Read took          19 cycles
# 126177.00000 ns Read took           5 cycles
# 126237.00000 ns Read took           5 cycles
# 126297.00000 ns Read took           5 cycles
# 127467.00000 ns Read took         116 cycles
# 127527.00000 ns Read took           5 cycles
# 127587.00000 ns Read took           5 cycles
# 127647.00000 ns Read took           5 cycles
# 127847.00000 ns Read took          19 cycles
# 127907.00000 ns Read took           5 cycles
# 127967.00000 ns Read took           5 cycles
# 128027.00000 ns Read took           5 cycles
# 129197.00000 ns Read took         116 cycles
# 129257.00000 ns Read took           5 cycles
# 129317.00000 ns Read took           5 cycles
# 129377.00000 ns Read took           5 cycles
# 129577.00000 ns Read took          19 cycles
# 129637.00000 ns Read took           5 cycles
# 129697.00000 ns Read took           5 cycles
# 129757.00000 ns Read took           5 cycles
# 130927.00000 ns Read took         116 cycles
# 130987.00000 ns Read took           5 cycles
# 131047.00000 ns Read took           5 cycles
# 131107.00000 ns Read took           5 cycles
# 131307.00000 ns Read took          19 cycles
# 131367.00000 ns Read took           5 cycles
# 131427.00000 ns Read took           5 cycles
# 131487.00000 ns Read took           5 cycles
# 132657.00000 ns Read took         116 cycles
# 132717.00000 ns Read took           5 cycles
# 132777.00000 ns Read took           5 cycles
# 132837.00000 ns Read took           5 cycles
# 133037.00000 ns Read took          19 cycles
# 133097.00000 ns Read took           5 cycles
# 133157.00000 ns Read took           5 cycles
# 133217.00000 ns Read took           5 cycles
# 134387.00000 ns Read took         116 cycles
# 134447.00000 ns Read took           5 cycles
# 134507.00000 ns Read took           5 cycles
# 134567.00000 ns Read took           5 cycles
# 134767.00000 ns Read took          19 cycles
# 134827.00000 ns Read took           5 cycles
# 134887.00000 ns Read took           5 cycles
# 134947.00000 ns Read took           5 cycles
# 136117.00000 ns Read took         116 cycles
# 136177.00000 ns Read took           5 cycles
# 136237.00000 ns Read took           5 cycles
# 136297.00000 ns Read took           5 cycles
# 136497.00000 ns Read took          19 cycles
# 136557.00000 ns Read took           5 cycles
# 136617.00000 ns Read took           5 cycles
# 136677.00000 ns Read took           5 cycles
# 137847.00000 ns Read took         116 cycles
# 137907.00000 ns Read took           5 cycles
# 137967.00000 ns Read took           5 cycles
# 138027.00000 ns Read took           5 cycles
# 138227.00000 ns Read took          19 cycles
# 138287.00000 ns Read took           5 cycles
# 138347.00000 ns Read took           5 cycles
# 138407.00000 ns Read took           5 cycles
# 139577.00000 ns Read took         116 cycles
# 139637.00000 ns Read took           5 cycles
# 139697.00000 ns Read took           5 cycles
# 139757.00000 ns Read took           5 cycles
# 139957.00000 ns Read took          19 cycles
# 140017.00000 ns Read took           5 cycles
# 140077.00000 ns Read took           5 cycles
# 140137.00000 ns Read took           5 cycles
# 141307.00000 ns Read took         116 cycles
# 141367.00000 ns Read took           5 cycles
# 141427.00000 ns Read took           5 cycles
# 141487.00000 ns Read took           5 cycles
# 141687.00000 ns Read took          19 cycles
# 141747.00000 ns Read took           5 cycles
# 141807.00000 ns Read took           5 cycles
# 141867.00000 ns Read took           5 cycles
# 143037.00000 ns Read took         116 cycles
# 143097.00000 ns Read took           5 cycles
# 143157.00000 ns Read took           5 cycles
# 143217.00000 ns Read took           5 cycles
# 143417.00000 ns Read took          19 cycles
# 143477.00000 ns Read took           5 cycles
# 143537.00000 ns Read took           5 cycles
# 143597.00000 ns Read took           5 cycles
# 144767.00000 ns Read took         116 cycles
# 144827.00000 ns Read took           5 cycles
# 144887.00000 ns Read took           5 cycles
# 144947.00000 ns Read took           5 cycles
# 145147.00000 ns Read took          19 cycles
# 145207.00000 ns Read took           5 cycles
# 145267.00000 ns Read took           5 cycles
# 145327.00000 ns Read took           5 cycles
# 146497.00000 ns Read took         116 cycles
# 146557.00000 ns Read took           5 cycles
# 146617.00000 ns Read took           5 cycles
# 146677.00000 ns Read took           5 cycles
# 146877.00000 ns Read took          19 cycles
# 146937.00000 ns Read took           5 cycles
# 146997.00000 ns Read took           5 cycles
# 147057.00000 ns Read took           5 cycles
# 148227.00000 ns Read took         116 cycles
# 148287.00000 ns Read took           5 cycles
# 148347.00000 ns Read took           5 cycles
# 148407.00000 ns Read took           5 cycles
# 148607.00000 ns Read took          19 cycles
# 148667.00000 ns Read took           5 cycles
# 148727.00000 ns Read took           5 cycles
# 148787.00000 ns Read took           5 cycles
# 149957.00000 ns Read took         116 cycles
# 150017.00000 ns Read took           5 cycles
# 150077.00000 ns Read took           5 cycles
# 150137.00000 ns Read took           5 cycles
# 150337.00000 ns Read took          19 cycles
# 150397.00000 ns Read took           5 cycles
# 150457.00000 ns Read took           5 cycles
# 150517.00000 ns Read took           5 cycles
# 151687.00000 ns Read took         116 cycles
# 151747.00000 ns Read took           5 cycles
# 151807.00000 ns Read took           5 cycles
# 151867.00000 ns Read took           5 cycles
# 152067.00000 ns Read took          19 cycles
# 152127.00000 ns Read took           5 cycles
# 152187.00000 ns Read took           5 cycles
# 152247.00000 ns Read took           5 cycles
# 153417.00000 ns Read took         116 cycles
# 153477.00000 ns Read took           5 cycles
# 153537.00000 ns Read took           5 cycles
# 153597.00000 ns Read took           5 cycles
# 153797.00000 ns Read took          19 cycles
# 153857.00000 ns Read took           5 cycles
# 153917.00000 ns Read took           5 cycles
# 153977.00000 ns Read took           5 cycles
# 155147.00000 ns Read took         116 cycles
# 155207.00000 ns Read took           5 cycles
# 155267.00000 ns Read took           5 cycles
# 155327.00000 ns Read took           5 cycles
# 155527.00000 ns Read took          19 cycles
# 155587.00000 ns Read took           5 cycles
# 155647.00000 ns Read took           5 cycles
# 155707.00000 ns Read took           5 cycles
# 156877.00000 ns Read took         116 cycles
# 156937.00000 ns Read took           5 cycles
# 156997.00000 ns Read took           5 cycles
# 157057.00000 ns Read took           5 cycles
# 157257.00000 ns Read took          19 cycles
# 157317.00000 ns Read took           5 cycles
# 157377.00000 ns Read took           5 cycles
# 157437.00000 ns Read took           5 cycles
# 158607.00000 ns Read took         116 cycles
# 158667.00000 ns Read took           5 cycles
# 158727.00000 ns Read took           5 cycles
# 158787.00000 ns Read took           5 cycles
# 158987.00000 ns Read took          19 cycles
# 159047.00000 ns Read took           5 cycles
# 159107.00000 ns Read took           5 cycles
# 159167.00000 ns Read took           5 cycles
# 160337.00000 ns Read took         116 cycles
# 160397.00000 ns Read took           5 cycles
# 160457.00000 ns Read took           5 cycles
# 160517.00000 ns Read took           5 cycles
# 160717.00000 ns Read took          19 cycles
# 160777.00000 ns Read took           5 cycles
# 160837.00000 ns Read took           5 cycles
# 160897.00000 ns Read took           5 cycles
# 162067.00000 ns Read took         116 cycles
# 162127.00000 ns Read took           5 cycles
# 162187.00000 ns Read took           5 cycles
# 162247.00000 ns Read took           5 cycles
# 162447.00000 ns Read took          19 cycles
# 162507.00000 ns Read took           5 cycles
# 162567.00000 ns Read took           5 cycles
# 162627.00000 ns Read took           5 cycles
# 163797.00000 ns Read took         116 cycles
# 163857.00000 ns Read took           5 cycles
# 163917.00000 ns Read took           5 cycles
# 163977.00000 ns Read took           5 cycles
# 164177.00000 ns Read took          19 cycles
# 164237.00000 ns Read took           5 cycles
# 164297.00000 ns Read took           5 cycles
# 164357.00000 ns Read took           5 cycles
# 165527.00000 ns Read took         116 cycles
# 165587.00000 ns Read took           5 cycles
# 165647.00000 ns Read took           5 cycles
# 165707.00000 ns Read took           5 cycles
# 165907.00000 ns Read took          19 cycles
# 165967.00000 ns Read took           5 cycles
# 166027.00000 ns Read took           5 cycles
# 166087.00000 ns Read took           5 cycles
# 167257.00000 ns Read took         116 cycles
# 167317.00000 ns Read took           5 cycles
# 167377.00000 ns Read took           5 cycles
# 167437.00000 ns Read took           5 cycles
# 167637.00000 ns Read took          19 cycles
# 167697.00000 ns Read took           5 cycles
# 167757.00000 ns Read took           5 cycles
# 167817.00000 ns Read took           5 cycles
# 168987.00000 ns Read took         116 cycles
# 169047.00000 ns Read took           5 cycles
# 169107.00000 ns Read took           5 cycles
# 169167.00000 ns Read took           5 cycles
# 169367.00000 ns Read took          19 cycles
# 169427.00000 ns Read took           5 cycles
# 169487.00000 ns Read took           5 cycles
# 169547.00000 ns Read took           5 cycles
# 170717.00000 ns Read took         116 cycles
# 170777.00000 ns Read took           5 cycles
# 170837.00000 ns Read took           5 cycles
# 170897.00000 ns Read took           5 cycles
# 171097.00000 ns Read took          19 cycles
# 171157.00000 ns Read took           5 cycles
# 171217.00000 ns Read took           5 cycles
# 171277.00000 ns Read took           5 cycles
# 172447.00000 ns Read took         116 cycles
# 172507.00000 ns Read took           5 cycles
# 172567.00000 ns Read took           5 cycles
# 172627.00000 ns Read took           5 cycles
# 172827.00000 ns Read took          19 cycles
# 172887.00000 ns Read took           5 cycles
# 172947.00000 ns Read took           5 cycles
# 173007.00000 ns Read took           5 cycles
# 174177.00000 ns Read took         116 cycles
# 174237.00000 ns Read took           5 cycles
# 174297.00000 ns Read took           5 cycles
# 174357.00000 ns Read took           5 cycles
# 174557.00000 ns Read took          19 cycles
# 174617.00000 ns Read took           5 cycles
# 174677.00000 ns Read took           5 cycles
# 174737.00000 ns Read took           5 cycles
# 175907.00000 ns Read took         116 cycles
# 175967.00000 ns Read took           5 cycles
# 176027.00000 ns Read took           5 cycles
# 176087.00000 ns Read took           5 cycles
# 176287.00000 ns Read took          19 cycles
# 176347.00000 ns Read took           5 cycles
# 176407.00000 ns Read took           5 cycles
# 176467.00000 ns Read took           5 cycles
# 177637.00000 ns Read took         116 cycles
# 177697.00000 ns Read took           5 cycles
# 177757.00000 ns Read took           5 cycles
# 177817.00000 ns Read took           5 cycles
# 178017.00000 ns Read took          19 cycles
# 178077.00000 ns Read took           5 cycles
# 178137.00000 ns Read took           5 cycles
# 178197.00000 ns Read took           5 cycles
# 179367.00000 ns Read took         116 cycles
# 179427.00000 ns Read took           5 cycles
# 179487.00000 ns Read took           5 cycles
# 179547.00000 ns Read took           5 cycles
# 179747.00000 ns Read took          19 cycles
# 179807.00000 ns Read took           5 cycles
# 179867.00000 ns Read took           5 cycles
# 179927.00000 ns Read took           5 cycles
# 181097.00000 ns Read took         116 cycles
# 181157.00000 ns Read took           5 cycles
# 181217.00000 ns Read took           5 cycles
# 181277.00000 ns Read took           5 cycles
# 181477.00000 ns Read took          19 cycles
# 181537.00000 ns Read took           5 cycles
# 181597.00000 ns Read took           5 cycles
# 181657.00000 ns Read took           5 cycles
# 182827.00000 ns Read took         116 cycles
# 182887.00000 ns Read took           5 cycles
# 182947.00000 ns Read took           5 cycles
# 183007.00000 ns Read took           5 cycles
# 183207.00000 ns Read took          19 cycles
# 183267.00000 ns Read took           5 cycles
# 183327.00000 ns Read took           5 cycles
# 183387.00000 ns Read took           5 cycles
# 184557.00000 ns Read took         116 cycles
# 184617.00000 ns Read took           5 cycles
# 184677.00000 ns Read took           5 cycles
# 184737.00000 ns Read took           5 cycles
# 184937.00000 ns Read took          19 cycles
# 184997.00000 ns Read took           5 cycles
# 185057.00000 ns Read took           5 cycles
# 185117.00000 ns Read took           5 cycles
# 186287.00000 ns Read took         116 cycles
# 186347.00000 ns Read took           5 cycles
# 186407.00000 ns Read took           5 cycles
# 186467.00000 ns Read took           5 cycles
# 186667.00000 ns Read took          19 cycles
# 186727.00000 ns Read took           5 cycles
# 186787.00000 ns Read took           5 cycles
# 186847.00000 ns Read took           5 cycles
# 188017.00000 ns Read took         116 cycles
# 188077.00000 ns Read took           5 cycles
# 188137.00000 ns Read took           5 cycles
# 188197.00000 ns Read took           5 cycles
# 188397.00000 ns Read took          19 cycles
# 188457.00000 ns Read took           5 cycles
# 188517.00000 ns Read took           5 cycles
# 188577.00000 ns Read took           5 cycles
# 189747.00000 ns Read took         116 cycles
# 189807.00000 ns Read took           5 cycles
# 189867.00000 ns Read took           5 cycles
# 189927.00000 ns Read took           5 cycles
# 190127.00000 ns Read took          19 cycles
# 190187.00000 ns Read took           5 cycles
# 190247.00000 ns Read took           5 cycles
# 190307.00000 ns Read took           5 cycles
# 191477.00000 ns Read took         116 cycles
# 191537.00000 ns Read took           5 cycles
# 191597.00000 ns Read took           5 cycles
# 191657.00000 ns Read took           5 cycles
# 191857.00000 ns Read took          19 cycles
# 191917.00000 ns Read took           5 cycles
# 191977.00000 ns Read took           5 cycles
# 192037.00000 ns Read took           5 cycles
# 193207.00000 ns Read took         116 cycles
# 193267.00000 ns Read took           5 cycles
# 193327.00000 ns Read took           5 cycles
# 193387.00000 ns Read took           5 cycles
# 193587.00000 ns Read took          19 cycles
# 193647.00000 ns Read took           5 cycles
# 193707.00000 ns Read took           5 cycles
# 193767.00000 ns Read took           5 cycles
# 194937.00000 ns Read took         116 cycles
# 194997.00000 ns Read took           5 cycles
# 195057.00000 ns Read took           5 cycles
# 195117.00000 ns Read took           5 cycles
# 195317.00000 ns Read took          19 cycles
# 195377.00000 ns Read took           5 cycles
# 195437.00000 ns Read took           5 cycles
# 195497.00000 ns Read took           5 cycles
# 196667.00000 ns Read took         116 cycles
# 196727.00000 ns Read took           5 cycles
# 196787.00000 ns Read took           5 cycles
# 196847.00000 ns Read took           5 cycles
# 197047.00000 ns Read took          19 cycles
# 197107.00000 ns Read took           5 cycles
# 197167.00000 ns Read took           5 cycles
# 197227.00000 ns Read took           5 cycles
# 198397.00000 ns Read took         116 cycles
# 198457.00000 ns Read took           5 cycles
# 198517.00000 ns Read took           5 cycles
# 198577.00000 ns Read took           5 cycles
# 198777.00000 ns Read took          19 cycles
# 198837.00000 ns Read took           5 cycles
# 198897.00000 ns Read took           5 cycles
# 198957.00000 ns Read took           5 cycles
# 200127.00000 ns Read took         116 cycles
# 200187.00000 ns Read took           5 cycles
# 200247.00000 ns Read took           5 cycles
# 200307.00000 ns Read took           5 cycles
# 200507.00000 ns Read took          19 cycles
# 200567.00000 ns Read took           5 cycles
# 200627.00000 ns Read took           5 cycles
# 200687.00000 ns Read took           5 cycles
# 201857.00000 ns Read took         116 cycles
# 201917.00000 ns Read took           5 cycles
# 201977.00000 ns Read took           5 cycles
# 202037.00000 ns Read took           5 cycles
# 202237.00000 ns Read took          19 cycles
# 202297.00000 ns Read took           5 cycles
# 202357.00000 ns Read took           5 cycles
# 202417.00000 ns Read took           5 cycles
# 203587.00000 ns Read took         116 cycles
# 203647.00000 ns Read took           5 cycles
# 203707.00000 ns Read took           5 cycles
# 203767.00000 ns Read took           5 cycles
# 203967.00000 ns Read took          19 cycles
# 204027.00000 ns Read took           5 cycles
# 204087.00000 ns Read took           5 cycles
# 204147.00000 ns Read took           5 cycles
# 205317.00000 ns Read took         116 cycles
# 205377.00000 ns Read took           5 cycles
# 205437.00000 ns Read took           5 cycles
# 205497.00000 ns Read took           5 cycles
# 205697.00000 ns Read took          19 cycles
# 205757.00000 ns Read took           5 cycles
# 205817.00000 ns Read took           5 cycles
# 205877.00000 ns Read took           5 cycles
# 207047.00000 ns Read took         116 cycles
# 207107.00000 ns Read took           5 cycles
# 207167.00000 ns Read took           5 cycles
# 207227.00000 ns Read took           5 cycles
# 207427.00000 ns Read took          19 cycles
# 207487.00000 ns Read took           5 cycles
# 207547.00000 ns Read took           5 cycles
# 207607.00000 ns Read took           5 cycles
# 208777.00000 ns Read took         116 cycles
# 208837.00000 ns Read took           5 cycles
# 208897.00000 ns Read took           5 cycles
# 208957.00000 ns Read took           5 cycles
# 209157.00000 ns Read took          19 cycles
# 209217.00000 ns Read took           5 cycles
# 209277.00000 ns Read took           5 cycles
# 209337.00000 ns Read took           5 cycles
# 210507.00000 ns Read took         116 cycles
# 210567.00000 ns Read took           5 cycles
# 210627.00000 ns Read took           5 cycles
# 210687.00000 ns Read took           5 cycles
# 210887.00000 ns Read took          19 cycles
# 210947.00000 ns Read took           5 cycles
# 211007.00000 ns Read took           5 cycles
# 211067.00000 ns Read took           5 cycles
# 212237.00000 ns Read took         116 cycles
# 212297.00000 ns Read took           5 cycles
# 212357.00000 ns Read took           5 cycles
# 212417.00000 ns Read took           5 cycles
# 212617.00000 ns Read took          19 cycles
# 212677.00000 ns Read took           5 cycles
# 212737.00000 ns Read took           5 cycles
# 212797.00000 ns Read took           5 cycles
# 213967.00000 ns Read took         116 cycles
# 214027.00000 ns Read took           5 cycles
# 214087.00000 ns Read took           5 cycles
# 214147.00000 ns Read took           5 cycles
# 214347.00000 ns Read took          19 cycles
# 214407.00000 ns Read took           5 cycles
# 214467.00000 ns Read took           5 cycles
# 214527.00000 ns Read took           5 cycles
# 215697.00000 ns Read took         116 cycles
# 215757.00000 ns Read took           5 cycles
# 215817.00000 ns Read took           5 cycles
# 215877.00000 ns Read took           5 cycles
# 216077.00000 ns Read took          19 cycles
# 216137.00000 ns Read took           5 cycles
# 216197.00000 ns Read took           5 cycles
# 216257.00000 ns Read took           5 cycles
# 217427.00000 ns Read took         116 cycles
# 217487.00000 ns Read took           5 cycles
# 217547.00000 ns Read took           5 cycles
# 217607.00000 ns Read took           5 cycles
# 217807.00000 ns Read took          19 cycles
# 217867.00000 ns Read took           5 cycles
# 217927.00000 ns Read took           5 cycles
# 217987.00000 ns Read took           5 cycles
# 219157.00000 ns Read took         116 cycles
# 219217.00000 ns Read took           5 cycles
# 219277.00000 ns Read took           5 cycles
# 219337.00000 ns Read took           5 cycles
# 219537.00000 ns Read took          19 cycles
# 219597.00000 ns Read took           5 cycles
# 219657.00000 ns Read took           5 cycles
# 219717.00000 ns Read took           5 cycles
# 220887.00000 ns Read took         116 cycles
# 220947.00000 ns Read took           5 cycles
# 221007.00000 ns Read took           5 cycles
# 221067.00000 ns Read took           5 cycles
# 221267.00000 ns Read took          19 cycles
# 221327.00000 ns Read took           5 cycles
# 221387.00000 ns Read took           5 cycles
# 221447.00000 ns Read took           5 cycles
# 249139.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(272)
#    Time: 249139 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 272
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:08 on Dec 05,2018
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 12:02:09 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:09 on Dec 05,2018
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 12:02:10 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:10 on Dec 05,2018
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 12:02:12 on Dec 05,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:12 on Dec 05,2018
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 12:02:13 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:13 on Dec 05,2018
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 12:02:15 on Dec 05,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 12:02:21 on Dec 05,2018, Elapsed time: 0:01:02
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 12:02:21 on Dec 05,2018
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 1225779.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(272)
#    Time: 1225779 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 272
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:55 on Dec 05,2018
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 12:02:56 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:56 on Dec 05,2018
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 12:02:57 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:57 on Dec 05,2018
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 12:02:58 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:58 on Dec 05,2018
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 12:03:00 on Dec 05,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:00 on Dec 05,2018
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 12:03:02 on Dec 05,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 12:03:07 on Dec 05,2018, Elapsed time: 0:00:46
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 12:03:07 on Dec 05,2018
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 1177.00000 ns Read took         116 cycles
# 1237.00000 ns Read took           5 cycles
# 1297.00000 ns Read took           5 cycles
# 1357.00000 ns Read took           5 cycles
# 1557.00000 ns Read took          19 cycles
# 1617.00000 ns Read took           5 cycles
# 1677.00000 ns Read took           5 cycles
# 1737.00000 ns Read took           5 cycles
# 2907.00000 ns Read took         116 cycles
# 2967.00000 ns Read took           5 cycles
# 3027.00000 ns Read took           5 cycles
# 3087.00000 ns Read took           5 cycles
# 3287.00000 ns Read took          19 cycles
# 3347.00000 ns Read took           5 cycles
# 3407.00000 ns Read took           5 cycles
# 3467.00000 ns Read took           5 cycles
# 4637.00000 ns Read took         116 cycles
# 4697.00000 ns Read took           5 cycles
# 4757.00000 ns Read took           5 cycles
# 4817.00000 ns Read took           5 cycles
# 5017.00000 ns Read took          19 cycles
# 5077.00000 ns Read took           5 cycles
# 5137.00000 ns Read took           5 cycles
# 5197.00000 ns Read took           5 cycles
# 6367.00000 ns Read took         116 cycles
# 6427.00000 ns Read took           5 cycles
# 6487.00000 ns Read took           5 cycles
# 6547.00000 ns Read took           5 cycles
# 6747.00000 ns Read took          19 cycles
# 6807.00000 ns Read took           5 cycles
# 6867.00000 ns Read took           5 cycles
# 6927.00000 ns Read took           5 cycles
# 34619.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(272)
#    Time: 34619 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 272
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:45 on Dec 05,2018
# vlog -reportprogress 300 ./main_memory.svp 
# 
# Top level modules:
# End time: 12:04:46 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:46 on Dec 05,2018
# vlog -reportprogress 300 ./write_buffer.svp 
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: ./write_buffer.svp(32): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# End time: 12:04:47 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:47 on Dec 05,2018
# vlog -reportprogress 300 ./cache.svp 
# 
# Top level modules:
# End time: 12:04:48 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:48 on Dec 05,2018
# vlog -reportprogress 300 ./DataMemory.svp 
# 
# Top level modules:
# End time: 12:04:49 on Dec 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:50 on Dec 05,2018
# vlog -reportprogress 300 ./lab5.sv 
# -- Compiling module lab5
# -- Compiling module lab5_testbench
# 
# Top level modules:
# 	lab5_testbench
# End time: 12:04:52 on Dec 05,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 12:05:00 on Dec 05,2018, Elapsed time: 0:01:53
# Errors: 321, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work lab5_testbench 
# Start time: 12:05:00 on Dec 05,2018
# Loading sv_std.std
# Loading work.lab5_testbench
# Loading work.lab5
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MODEL_NUMBER'.
# Executing ONERROR command at macro ./lab5_wave.do line 17
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/DMEM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 18
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/RANDOM_BITS'.
# Executing ONERROR command at macro ./lab5_wave.do line 19
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE1'.
# Executing ONERROR command at macro ./lab5_wave.do line 20
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/SCRAMBLE2'.
# Executing ONERROR command at macro ./lab5_wave.do line 21
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 22
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 23
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 24
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_ADDRESS_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 25
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 26
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_PRESENT'.
# Executing ONERROR command at macro ./lab5_wave.do line 27
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 28
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3out_WRITE_BUFFER'.
# Executing ONERROR command at macro ./lab5_wave.do line 29
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 30
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 31
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 32
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_DATA_WIDTH'.
# Executing ONERROR command at macro ./lab5_wave.do line 34
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 35
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_BLOCKSIZE'.
# Executing ONERROR command at macro ./lab5_wave.do line 36
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 37
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 38
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_HIT_TIME'.
# Executing ONERROR command at macro ./lab5_wave.do line 39
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/MM_DELAY'.
# Executing ONERROR command at macro ./lab5_wave.do line 40
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 41
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 42
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_NUM_BLOCKS'.
# Executing ONERROR command at macro ./lab5_wave.do line 43
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 44
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 45
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 46
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 47
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOC_TEMP'.
# Executing ONERROR command at macro ./lab5_wave.do line 48
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_ASSOCIATIVITY'.
# Executing ONERROR command at macro ./lab5_wave.do line 49
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 50
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 51
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L1_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 52
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 53
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 54
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L2_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 55
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_LRU'.
# Executing ONERROR command at macro ./lab5_wave.do line 56
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_THROUGH'.
# Executing ONERROR command at macro ./lab5_wave.do line 57
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/L3_WRITE_ALLOCATE'.
# Executing ONERROR command at macro ./lab5_wave.do line 58
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/address'.
# Executing ONERROR command at macro ./lab5_wave.do line 59
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 60
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 61
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/write'.
# Executing ONERROR command at macro ./lab5_wave.do line 62
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 63
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 65
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/clk'.
# Executing ONERROR command at macro ./lab5_wave.do line 66
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/reset'.
# Executing ONERROR command at macro ./lab5_wave.do line 67
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 68
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 69
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 70
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 71
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 72
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 73
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 74
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 75
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 76
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 77
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 78
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 79
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 80
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l1out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 81
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 82
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 83
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 84
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 85
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 86
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 87
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 88
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 89
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 92
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l2out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 96
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 98
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 100
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3in_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 102
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 104
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 106
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 108
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3_int_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 110
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 112
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 114
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/l3out_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 116
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_address'.
# Executing ONERROR command at macro ./lab5_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_in'.
# Executing ONERROR command at macro ./lab5_wave.do line 118
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_bytemask'.
# Executing ONERROR command at macro ./lab5_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_write'.
# Executing ONERROR command at macro ./lab5_wave.do line 120
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_start_access'.
# Executing ONERROR command at macro ./lab5_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_access_done'.
# Executing ONERROR command at macro ./lab5_wave.do line 122
# ** Error: (vish-4014) No objects found matching '/lab5_testbench/dut/dmem/mm_data_out'.
# Executing ONERROR command at macro ./lab5_wave.do line 123
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 1177.00000 ns Read took         116 cycles
# ** Error: Assertion error.
#    Time: 1185 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1195 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1205 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1215 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1225 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1235 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# 1237.00000 ns Read took           5 cycles
# 1297.00000 ns Read took           5 cycles
# ** Error: Assertion error.
#    Time: 1305 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1315 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1325 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1335 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1345 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1355 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# 1357.00000 ns Read took           5 cycles
# 1417.00000 ns Read took           5 cycles
# ** Error: Assertion error.
#    Time: 1425 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1435 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1445 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1455 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1465 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1475 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# 1477.00000 ns Read took           5 cycles
# 1537.00000 ns Read took           5 cycles
# ** Error: Assertion error.
#    Time: 1545 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1555 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1565 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1575 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1585 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1595 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# 1597.00000 ns Read took           5 cycles
# 1797.00000 ns Read took          19 cycles
# ** Error: Assertion error.
#    Time: 1805 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1815 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1825 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1835 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1845 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1855 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# 1857.00000 ns Read took           5 cycles
# 1917.00000 ns Read took           5 cycles
# ** Error: Assertion error.
#    Time: 1925 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1935 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1945 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1955 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1965 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 1975 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# 1977.00000 ns Read took           5 cycles
# 2037.00000 ns Read took           5 cycles
# ** Error: Assertion error.
#    Time: 2045 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2055 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2065 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2075 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2085 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2095 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# 2097.00000 ns Read took           5 cycles
# 2157.00000 ns Read took           5 cycles
# ** Error: Assertion error.
#    Time: 2165 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2175 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2185 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2195 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2205 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 2215 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# 2217.00000 ns Read took           5 cycles
# 3387.00000 ns Read took         116 cycles
# ** Error: Assertion error.
#    Time: 3395 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3405 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3415 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3425 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3435 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3445 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# 3447.00000 ns Read took           5 cycles
# 3507.00000 ns Read took           5 cycles
# ** Error: Assertion error.
#    Time: 3515 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3525 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3535 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3545 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3555 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3565 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# 3567.00000 ns Read took           5 cycles
# 3627.00000 ns Read took           5 cycles
# ** Error: Assertion error.
#    Time: 3635 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3645 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3655 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3665 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3675 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3685 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# 3687.00000 ns Read took           5 cycles
# 3747.00000 ns Read took           5 cycles
# ** Error: Assertion error.
#    Time: 3755 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3765 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3775 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3785 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3795 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 3805 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# 3807.00000 ns Read took           5 cycles
# 4007.00000 ns Read took          19 cycles
# ** Error: Assertion error.
#    Time: 4015 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4025 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4035 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4045 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4055 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4065 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# 4067.00000 ns Read took           5 cycles
# 4127.00000 ns Read took           5 cycles
# ** Error: Assertion error.
#    Time: 4135 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4145 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4155 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4165 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4175 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4185 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# 4187.00000 ns Read took           5 cycles
# 4247.00000 ns Read took           5 cycles
# ** Error: Assertion error.
#    Time: 4255 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4265 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4275 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4285 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4295 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4305 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# 4307.00000 ns Read took           5 cycles
# 4367.00000 ns Read took           5 cycles
# ** Error: Assertion error.
#    Time: 4375 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4385 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4395 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4405 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4415 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# ** Error: Assertion error.
#    Time: 4425 ns  Scope: lab5_testbench.dut File: ./lab5.sv Line: 47
# 4427.00000 ns Read took           5 cycles
# 32119.00000 ns Reading the first KB took between           5 and         116 cycles each
# ** Note: $stop    : ./lab5.sv(272)
#    Time: 32119 ns  Iteration: 0  Instance: /lab5_testbench
# Break in Module lab5_testbench at ./lab5.sv line 272
