# ECE128-Lab2
Verilog, Constraints file, and testbench from lab 2. Builds a 1-bit full adder on a Basys 3 board.
