#pragma once
#include <cstdint>
#define INTEL_X86_EDGE_BIT	18
#define INTEL_X86_ANY_BIT	21
#define INTEL_X86_INV_BIT	23
#define INTEL_X86_CMASK_BIT 24
#define INTEL_X86_MOD_EDGE	(1 << INTEL_X86_EDGE_BIT)
#define INTEL_X86_MOD_ANY	(1 << INTEL_X86_ANY_BIT)
#define INTEL_X86_MOD_INV	(1 << INTEL_X86_INV_BIT)
namespace optkit::intel::icx_unc_m2m{
	enum icx_unc_m2m : uint64_t {
		UNC_M2M_AG0_AD_CRD_ACQUIRED0 = 0x0080, // CMS Agent0 AD Credits Acquired
		UNC_M2M_AG0_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M2M_AG0_AD_CRD_OCCUPANCY0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_M2M_AG0_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M2M_AG0_AD_CRD_OCCUPANCY0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_M2M_AG0_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M2M_AG0_AD_CRD_OCCUPANCY0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_M2M_AG0_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M2M_AG0_AD_CRD_OCCUPANCY0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_M2M_AG0_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M2M_AG0_AD_CRD_OCCUPANCY0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_M2M_AG0_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M2M_AG0_AD_CRD_OCCUPANCY0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_M2M_AG0_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M2M_AG0_AD_CRD_OCCUPANCY0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_M2M_AG0_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M2M_AG0_AD_CRD_OCCUPANCY0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_M2M_AG0_AD_CRD_ACQUIRED1 = 0x0081, // CMS Agent0 AD Credits Acquired
		UNC_M2M_AG0_AD_CRD_ACQUIRED1__MASK__ICX_UNC_M2M_AG0_AD_CRD_OCCUPANCY1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_M2M_AG0_AD_CRD_ACQUIRED1__MASK__ICX_UNC_M2M_AG0_AD_CRD_OCCUPANCY1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_M2M_AG0_AD_CRD_ACQUIRED1__MASK__ICX_UNC_M2M_AG0_AD_CRD_OCCUPANCY1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_M2M_AG0_AD_CRD_OCCUPANCY0 = 0x0082, // CMS Agent0 AD Credits Occupancy
		UNC_M2M_AG0_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M2M_AG0_AD_CRD_OCCUPANCY0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_M2M_AG0_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M2M_AG0_AD_CRD_OCCUPANCY0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_M2M_AG0_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M2M_AG0_AD_CRD_OCCUPANCY0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_M2M_AG0_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M2M_AG0_AD_CRD_OCCUPANCY0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_M2M_AG0_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M2M_AG0_AD_CRD_OCCUPANCY0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_M2M_AG0_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M2M_AG0_AD_CRD_OCCUPANCY0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_M2M_AG0_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M2M_AG0_AD_CRD_OCCUPANCY0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_M2M_AG0_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M2M_AG0_AD_CRD_OCCUPANCY0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_M2M_AG0_AD_CRD_OCCUPANCY1 = 0x0083, // CMS Agent0 AD Credits Occupancy
		UNC_M2M_AG0_AD_CRD_OCCUPANCY1__MASK__ICX_UNC_M2M_AG0_AD_CRD_OCCUPANCY1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_M2M_AG0_AD_CRD_OCCUPANCY1__MASK__ICX_UNC_M2M_AG0_AD_CRD_OCCUPANCY1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_M2M_AG0_AD_CRD_OCCUPANCY1__MASK__ICX_UNC_M2M_AG0_AD_CRD_OCCUPANCY1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_M2M_AG0_BL_CRD_ACQUIRED0 = 0x0088, // CMS Agent0 BL Credits Acquired
		UNC_M2M_AG0_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M2M_AG0_BL_CRD_OCCUPANCY0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_M2M_AG0_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M2M_AG0_BL_CRD_OCCUPANCY0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_M2M_AG0_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M2M_AG0_BL_CRD_OCCUPANCY0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_M2M_AG0_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M2M_AG0_BL_CRD_OCCUPANCY0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_M2M_AG0_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M2M_AG0_BL_CRD_OCCUPANCY0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_M2M_AG0_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M2M_AG0_BL_CRD_OCCUPANCY0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_M2M_AG0_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M2M_AG0_BL_CRD_OCCUPANCY0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_M2M_AG0_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M2M_AG0_BL_CRD_OCCUPANCY0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_M2M_AG0_BL_CRD_ACQUIRED1 = 0x0089, // CMS Agent0 BL Credits Acquired
		UNC_M2M_AG0_BL_CRD_ACQUIRED1__MASK__ICX_UNC_M2M_AG0_BL_CRD_OCCUPANCY1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_M2M_AG0_BL_CRD_ACQUIRED1__MASK__ICX_UNC_M2M_AG0_BL_CRD_OCCUPANCY1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_M2M_AG0_BL_CRD_ACQUIRED1__MASK__ICX_UNC_M2M_AG0_BL_CRD_OCCUPANCY1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_M2M_AG0_BL_CRD_OCCUPANCY0 = 0x008a, // CMS Agent0 BL Credits Occupancy
		UNC_M2M_AG0_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M2M_AG0_BL_CRD_OCCUPANCY0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_M2M_AG0_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M2M_AG0_BL_CRD_OCCUPANCY0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_M2M_AG0_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M2M_AG0_BL_CRD_OCCUPANCY0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_M2M_AG0_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M2M_AG0_BL_CRD_OCCUPANCY0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_M2M_AG0_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M2M_AG0_BL_CRD_OCCUPANCY0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_M2M_AG0_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M2M_AG0_BL_CRD_OCCUPANCY0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_M2M_AG0_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M2M_AG0_BL_CRD_OCCUPANCY0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_M2M_AG0_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M2M_AG0_BL_CRD_OCCUPANCY0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_M2M_AG0_BL_CRD_OCCUPANCY1 = 0x008b, // CMS Agent0 BL Credits Occupancy
		UNC_M2M_AG0_BL_CRD_OCCUPANCY1__MASK__ICX_UNC_M2M_AG0_BL_CRD_OCCUPANCY1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_M2M_AG0_BL_CRD_OCCUPANCY1__MASK__ICX_UNC_M2M_AG0_BL_CRD_OCCUPANCY1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_M2M_AG0_BL_CRD_OCCUPANCY1__MASK__ICX_UNC_M2M_AG0_BL_CRD_OCCUPANCY1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_M2M_AG1_AD_CRD_ACQUIRED0 = 0x0084, // CMS Agent1 AD Credits Acquired
		UNC_M2M_AG1_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M2M_AG1_AD_CRD_OCCUPANCY0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_M2M_AG1_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M2M_AG1_AD_CRD_OCCUPANCY0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_M2M_AG1_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M2M_AG1_AD_CRD_OCCUPANCY0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_M2M_AG1_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M2M_AG1_AD_CRD_OCCUPANCY0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_M2M_AG1_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M2M_AG1_AD_CRD_OCCUPANCY0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_M2M_AG1_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M2M_AG1_AD_CRD_OCCUPANCY0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_M2M_AG1_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M2M_AG1_AD_CRD_OCCUPANCY0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_M2M_AG1_AD_CRD_ACQUIRED0__MASK__ICX_UNC_M2M_AG1_AD_CRD_OCCUPANCY0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_M2M_AG1_AD_CRD_ACQUIRED1 = 0x0085, // CMS Agent1 AD Credits Acquired
		UNC_M2M_AG1_AD_CRD_ACQUIRED1__MASK__ICX_UNC_M2M_AG1_AD_CRD_OCCUPANCY1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_M2M_AG1_AD_CRD_ACQUIRED1__MASK__ICX_UNC_M2M_AG1_AD_CRD_OCCUPANCY1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_M2M_AG1_AD_CRD_ACQUIRED1__MASK__ICX_UNC_M2M_AG1_AD_CRD_OCCUPANCY1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_M2M_AG1_AD_CRD_OCCUPANCY0 = 0x0086, // CMS Agent1 AD Credits Occupancy
		UNC_M2M_AG1_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M2M_AG1_AD_CRD_OCCUPANCY0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_M2M_AG1_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M2M_AG1_AD_CRD_OCCUPANCY0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_M2M_AG1_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M2M_AG1_AD_CRD_OCCUPANCY0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_M2M_AG1_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M2M_AG1_AD_CRD_OCCUPANCY0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_M2M_AG1_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M2M_AG1_AD_CRD_OCCUPANCY0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_M2M_AG1_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M2M_AG1_AD_CRD_OCCUPANCY0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_M2M_AG1_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M2M_AG1_AD_CRD_OCCUPANCY0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_M2M_AG1_AD_CRD_OCCUPANCY0__MASK__ICX_UNC_M2M_AG1_AD_CRD_OCCUPANCY0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_M2M_AG1_AD_CRD_OCCUPANCY1 = 0x0087, // CMS Agent1 AD Credits Occupancy
		UNC_M2M_AG1_AD_CRD_OCCUPANCY1__MASK__ICX_UNC_M2M_AG1_AD_CRD_OCCUPANCY1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_M2M_AG1_AD_CRD_OCCUPANCY1__MASK__ICX_UNC_M2M_AG1_AD_CRD_OCCUPANCY1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_M2M_AG1_AD_CRD_OCCUPANCY1__MASK__ICX_UNC_M2M_AG1_AD_CRD_OCCUPANCY1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_M2M_AG1_BL_CRD_ACQUIRED0 = 0x008c, // CMS Agent1 BL Credits Acquired
		UNC_M2M_AG1_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M2M_AG1_BL_CRD_ACQUIRED0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_M2M_AG1_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M2M_AG1_BL_CRD_ACQUIRED0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_M2M_AG1_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M2M_AG1_BL_CRD_ACQUIRED0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_M2M_AG1_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M2M_AG1_BL_CRD_ACQUIRED0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_M2M_AG1_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M2M_AG1_BL_CRD_ACQUIRED0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_M2M_AG1_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M2M_AG1_BL_CRD_ACQUIRED0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_M2M_AG1_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M2M_AG1_BL_CRD_ACQUIRED0__TGR6 = 0x4000ull, // For Transgress 4 (experimental)
		UNC_M2M_AG1_BL_CRD_ACQUIRED0__MASK__ICX_UNC_M2M_AG1_BL_CRD_ACQUIRED0__TGR7 = 0x8000ull, // For Transgress 5 (experimental)
		UNC_M2M_AG1_BL_CRD_ACQUIRED1 = 0x008d, // CMS Agent1 BL Credits Acquired
		UNC_M2M_AG1_BL_CRD_ACQUIRED1__MASK__ICX_UNC_M2M_AG1_BL_CRD_OCCUPANCY1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_M2M_AG1_BL_CRD_ACQUIRED1__MASK__ICX_UNC_M2M_AG1_BL_CRD_OCCUPANCY1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_M2M_AG1_BL_CRD_ACQUIRED1__MASK__ICX_UNC_M2M_AG1_BL_CRD_OCCUPANCY1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_M2M_AG1_BL_CRD_OCCUPANCY0 = 0x008e, // CMS Agent1 BL Credits Occupancy
		UNC_M2M_AG1_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_M2M_AG1_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_M2M_AG1_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_M2M_AG1_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_M2M_AG1_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_M2M_AG1_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_M2M_AG1_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_M2M_AG1_BL_CRD_OCCUPANCY0__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_M2M_AG1_BL_CRD_OCCUPANCY1 = 0x008f, // CMS Agent1 BL Credits Occupancy
		UNC_M2M_AG1_BL_CRD_OCCUPANCY1__MASK__ICX_UNC_M2M_AG1_BL_CRD_OCCUPANCY1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_M2M_AG1_BL_CRD_OCCUPANCY1__MASK__ICX_UNC_M2M_AG1_BL_CRD_OCCUPANCY1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_M2M_AG1_BL_CRD_OCCUPANCY1__MASK__ICX_UNC_M2M_AG1_BL_CRD_OCCUPANCY1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_M2M_BYPASS_M2M_EGRESS = 0x0022, // M2M to iMC Bypass
		UNC_M2M_BYPASS_M2M_EGRESS__MASK__ICX_UNC_M2M_BYPASS_M2M_INGRESS__NOT_TAKEN = 0x0200ull, // Not Taken (experimental)
		UNC_M2M_BYPASS_M2M_EGRESS__MASK__ICX_UNC_M2M_BYPASS_M2M_INGRESS__TAKEN = 0x0100ull, // Taken (experimental)
		UNC_M2M_BYPASS_M2M_INGRESS = 0x0021, // M2M to iMC Bypass
		UNC_M2M_BYPASS_M2M_INGRESS__MASK__ICX_UNC_M2M_BYPASS_M2M_INGRESS__NOT_TAKEN = 0x0200ull, // Not Taken (experimental)
		UNC_M2M_BYPASS_M2M_INGRESS__MASK__ICX_UNC_M2M_BYPASS_M2M_INGRESS__TAKEN = 0x0100ull, // Taken (experimental)
		UNC_M2M_CLOCKTICKS = 0x0000, // Clockticks of the mesh to memory (M2M)
		UNC_M2M_CMS_CLOCKTICKS = 0x00c0, // CMS Clockticks
		UNC_M2M_DIRECT2CORE_NOT_TAKEN_DIRSTATE = 0x0024, // Cycles when direct to core mode
		UNC_M2M_DIRECT2CORE_NOT_TAKEN_NOTFORKED = 0x0060, // UNC_M2M_DIRECT2CORE_NOT_TAKEN_NOTFORKED (experimental)
		UNC_M2M_DIRECT2CORE_TXN_OVERRIDE = 0x0025, // Number of reads in which direct to core transaction was overridden (experimental)
		UNC_M2M_DIRECT2UPI_NOT_TAKEN_CREDITS = 0x0028, // Number of reads in which direct to Intel UPI transactions were overridden (experimental)
		UNC_M2M_DIRECT2UPI_NOT_TAKEN_DIRSTATE = 0x0027, // Cycles when Direct2UPI was Disabled (experimental)
		UNC_M2M_DIRECT2UPI_TXN_OVERRIDE = 0x0029, // Number of reads that a message sent direct2 Intel UPI was overridden (experimental)
		UNC_M2M_DIRECTORY_HIT = 0x002a, // Directory Hit
		UNC_M2M_DIRECTORY_HIT__MASK__ICX_UNC_M2M_DIRECTORY_MISS__CLEAN_A = 0x8000ull, // On NonDirty Line in A State (experimental)
		UNC_M2M_DIRECTORY_HIT__MASK__ICX_UNC_M2M_DIRECTORY_MISS__CLEAN_I = 0x1000ull, // On NonDirty Line in I State (experimental)
		UNC_M2M_DIRECTORY_HIT__MASK__ICX_UNC_M2M_DIRECTORY_MISS__CLEAN_P = 0x4000ull, // On NonDirty Line in L State (experimental)
		UNC_M2M_DIRECTORY_HIT__MASK__ICX_UNC_M2M_DIRECTORY_MISS__CLEAN_S = 0x2000ull, // On NonDirty Line in S State (experimental)
		UNC_M2M_DIRECTORY_HIT__MASK__ICX_UNC_M2M_DIRECTORY_MISS__DIRTY_A = 0x0800ull, // On Dirty Line in A State (experimental)
		UNC_M2M_DIRECTORY_HIT__MASK__ICX_UNC_M2M_DIRECTORY_MISS__DIRTY_I = 0x0100ull, // On Dirty Line in I State (experimental)
		UNC_M2M_DIRECTORY_HIT__MASK__ICX_UNC_M2M_DIRECTORY_MISS__DIRTY_P = 0x0400ull, // On Dirty Line in L State (experimental)
		UNC_M2M_DIRECTORY_HIT__MASK__ICX_UNC_M2M_DIRECTORY_MISS__DIRTY_S = 0x0200ull, // On Dirty Line in S State (experimental)
		UNC_M2M_DIRECTORY_LOOKUP = 0x002d, // Multi-socket cacheline Directory Lookups
		UNC_M2M_DIRECTORY_LOOKUP__MASK__ICX_UNC_M2M_DIRECTORY_LOOKUP__ANY = 0x0100ull, // Found in any state
		UNC_M2M_DIRECTORY_LOOKUP__MASK__ICX_UNC_M2M_DIRECTORY_LOOKUP__STATE_A = 0x0800ull, // Found in A state
		UNC_M2M_DIRECTORY_LOOKUP__MASK__ICX_UNC_M2M_DIRECTORY_LOOKUP__STATE_I = 0x0200ull, // Found in I state
		UNC_M2M_DIRECTORY_LOOKUP__MASK__ICX_UNC_M2M_DIRECTORY_LOOKUP__STATE_S = 0x0400ull, // Found in S state
		UNC_M2M_DIRECTORY_MISS = 0x002b, // Directory Miss
		UNC_M2M_DIRECTORY_MISS__MASK__ICX_UNC_M2M_DIRECTORY_MISS__CLEAN_A = 0x8000ull, // On NonDirty Line in A State (experimental)
		UNC_M2M_DIRECTORY_MISS__MASK__ICX_UNC_M2M_DIRECTORY_MISS__CLEAN_I = 0x1000ull, // On NonDirty Line in I State (experimental)
		UNC_M2M_DIRECTORY_MISS__MASK__ICX_UNC_M2M_DIRECTORY_MISS__CLEAN_P = 0x4000ull, // On NonDirty Line in L State (experimental)
		UNC_M2M_DIRECTORY_MISS__MASK__ICX_UNC_M2M_DIRECTORY_MISS__CLEAN_S = 0x2000ull, // On NonDirty Line in S State (experimental)
		UNC_M2M_DIRECTORY_MISS__MASK__ICX_UNC_M2M_DIRECTORY_MISS__DIRTY_A = 0x0800ull, // On Dirty Line in A State (experimental)
		UNC_M2M_DIRECTORY_MISS__MASK__ICX_UNC_M2M_DIRECTORY_MISS__DIRTY_I = 0x0100ull, // On Dirty Line in I State (experimental)
		UNC_M2M_DIRECTORY_MISS__MASK__ICX_UNC_M2M_DIRECTORY_MISS__DIRTY_P = 0x0400ull, // On Dirty Line in L State (experimental)
		UNC_M2M_DIRECTORY_MISS__MASK__ICX_UNC_M2M_DIRECTORY_MISS__DIRTY_S = 0x0200ull, // On Dirty Line in S State (experimental)
		UNC_M2M_DIRECTORY_UPDATE = 0x002e, // Multi-socket cacheline Directory Updates
		UNC_M2M_DIRECTORY_UPDATE__MASK__ICX_UNC_M2M_DIRECTORY_UPDATE__ANY = 0x0100ull, // From/to any state. Note: event counts are incorrect in 2LM mode.
		UNC_M2M_DISTRESS_ASSERTED = 0x00af, // Distress signal asserted
		UNC_M2M_DISTRESS_ASSERTED__MASK__ICX_UNC_M2M_DISTRESS_ASSERTED__DPT_LOCAL = 0x0400ull, // DPT Local (experimental)
		UNC_M2M_DISTRESS_ASSERTED__MASK__ICX_UNC_M2M_DISTRESS_ASSERTED__DPT_NONLOCAL = 0x0800ull, // DPT Remote (experimental)
		UNC_M2M_DISTRESS_ASSERTED__MASK__ICX_UNC_M2M_DISTRESS_ASSERTED__DPT_STALL_IV = 0x4000ull, // DPT Stalled - IV (experimental)
		UNC_M2M_DISTRESS_ASSERTED__MASK__ICX_UNC_M2M_DISTRESS_ASSERTED__DPT_STALL_NOCRD = 0x8000ull, // DPT Stalled -  No Credit (experimental)
		UNC_M2M_DISTRESS_ASSERTED__MASK__ICX_UNC_M2M_DISTRESS_ASSERTED__HORZ = 0x0200ull, // Horizontal (experimental)
		UNC_M2M_DISTRESS_ASSERTED__MASK__ICX_UNC_M2M_DISTRESS_ASSERTED__PMM_LOCAL = 0x1000ull, // PMM Local (experimental)
		UNC_M2M_DISTRESS_ASSERTED__MASK__ICX_UNC_M2M_DISTRESS_ASSERTED__PMM_NONLOCAL = 0x2000ull, // PMM Remote (experimental)
		UNC_M2M_DISTRESS_ASSERTED__MASK__ICX_UNC_M2M_DISTRESS_ASSERTED__VERT = 0x0100ull, // Vertical (experimental)
		UNC_M2M_DISTRESS_PMM = 0x00f2, // UNC_M2M_DISTRESS_PMM (experimental)
		UNC_M2M_DISTRESS_PMM_MEMMODE = 0x00f1, // UNC_M2M_DISTRESS_PMM_MEMMODE (experimental)
		UNC_M2M_EGRESS_ORDERING = 0x00ba, // Egress Blocking due to Ordering requirements
		UNC_M2M_EGRESS_ORDERING__MASK__ICX_UNC_M2M_EGRESS_ORDERING__IV_SNOOPGO_DN = 0x0400ull, // Down (experimental)
		UNC_M2M_EGRESS_ORDERING__MASK__ICX_UNC_M2M_EGRESS_ORDERING__IV_SNOOPGO_UP = 0x0100ull, // Up (experimental)
		UNC_M2M_HORZ_RING_AD_IN_USE = 0x00b6, // Horizontal AD Ring In Use
		UNC_M2M_HORZ_RING_AD_IN_USE__MASK__ICX_UNC_M2M_HORZ_RING_AKC_IN_USE__LEFT_EVEN = 0x0100ull, // Left and Even (experimental)
		UNC_M2M_HORZ_RING_AD_IN_USE__MASK__ICX_UNC_M2M_HORZ_RING_AKC_IN_USE__LEFT_ODD = 0x0200ull, // Left and Odd (experimental)
		UNC_M2M_HORZ_RING_AD_IN_USE__MASK__ICX_UNC_M2M_HORZ_RING_AKC_IN_USE__RIGHT_EVEN = 0x0400ull, // Right and Even (experimental)
		UNC_M2M_HORZ_RING_AD_IN_USE__MASK__ICX_UNC_M2M_HORZ_RING_AKC_IN_USE__RIGHT_ODD = 0x0800ull, // Right and Odd (experimental)
		UNC_M2M_HORZ_RING_AKC_IN_USE = 0x00bb, // Horizontal AK Ring In Use
		UNC_M2M_HORZ_RING_AKC_IN_USE__MASK__ICX_UNC_M2M_HORZ_RING_AKC_IN_USE__LEFT_EVEN = 0x0100ull, // Left and Even (experimental)
		UNC_M2M_HORZ_RING_AKC_IN_USE__MASK__ICX_UNC_M2M_HORZ_RING_AKC_IN_USE__LEFT_ODD = 0x0200ull, // Left and Odd (experimental)
		UNC_M2M_HORZ_RING_AKC_IN_USE__MASK__ICX_UNC_M2M_HORZ_RING_AKC_IN_USE__RIGHT_EVEN = 0x0400ull, // Right and Even (experimental)
		UNC_M2M_HORZ_RING_AKC_IN_USE__MASK__ICX_UNC_M2M_HORZ_RING_AKC_IN_USE__RIGHT_ODD = 0x0800ull, // Right and Odd (experimental)
		UNC_M2M_HORZ_RING_AK_IN_USE = 0x00b7, // Horizontal AK Ring In Use
		UNC_M2M_HORZ_RING_AK_IN_USE__MASK__ICX_UNC_M2M_HORZ_RING_BL_IN_USE__LEFT_EVEN = 0x0100ull, // Left and Even (experimental)
		UNC_M2M_HORZ_RING_AK_IN_USE__MASK__ICX_UNC_M2M_HORZ_RING_BL_IN_USE__LEFT_ODD = 0x0200ull, // Left and Odd (experimental)
		UNC_M2M_HORZ_RING_AK_IN_USE__MASK__ICX_UNC_M2M_HORZ_RING_BL_IN_USE__RIGHT_EVEN = 0x0400ull, // Right and Even (experimental)
		UNC_M2M_HORZ_RING_AK_IN_USE__MASK__ICX_UNC_M2M_HORZ_RING_BL_IN_USE__RIGHT_ODD = 0x0800ull, // Right and Odd (experimental)
		UNC_M2M_HORZ_RING_BL_IN_USE = 0x00b8, // Horizontal BL Ring in Use
		UNC_M2M_HORZ_RING_BL_IN_USE__MASK__ICX_UNC_M2M_HORZ_RING_BL_IN_USE__LEFT_EVEN = 0x0100ull, // Left and Even (experimental)
		UNC_M2M_HORZ_RING_BL_IN_USE__MASK__ICX_UNC_M2M_HORZ_RING_BL_IN_USE__LEFT_ODD = 0x0200ull, // Left and Odd (experimental)
		UNC_M2M_HORZ_RING_BL_IN_USE__MASK__ICX_UNC_M2M_HORZ_RING_BL_IN_USE__RIGHT_EVEN = 0x0400ull, // Right and Even (experimental)
		UNC_M2M_HORZ_RING_BL_IN_USE__MASK__ICX_UNC_M2M_HORZ_RING_BL_IN_USE__RIGHT_ODD = 0x0800ull, // Right and Odd (experimental)
		UNC_M2M_HORZ_RING_IV_IN_USE = 0x00b9, // Horizontal IV Ring in Use
		UNC_M2M_HORZ_RING_IV_IN_USE__MASK__ICX_UNC_M2M_HORZ_RING_IV_IN_USE__LEFT = 0x0100ull, // Left (experimental)
		UNC_M2M_HORZ_RING_IV_IN_USE__MASK__ICX_UNC_M2M_HORZ_RING_IV_IN_USE__RIGHT = 0x0400ull, // Right (experimental)
		UNC_M2M_IMC_READS = 0x0037, // M2M Reads Issued to iMC
		UNC_M2M_IMC_READS__MASK__ICX_UNC_M2M_IMC_READS__ALL = 0x700000400ull, // All
		UNC_M2M_IMC_READS__MASK__ICX_UNC_M2M_IMC_READS__CH0_ALL = 0x100000400ull, // All
		UNC_M2M_IMC_READS__MASK__ICX_UNC_M2M_IMC_READS__CH0_FROM_TGR = 0x100004000ull, // From TGR - Ch0 (experimental)
		UNC_M2M_IMC_READS__MASK__ICX_UNC_M2M_IMC_READS__CH0_ISOCH = 0x100000200ull, // Critical Priority - Ch0 (experimental)
		UNC_M2M_IMC_READS__MASK__ICX_UNC_M2M_IMC_READS__CH0_NORMAL = 0x100000100ull, // Normal Priority - Ch0 (experimental)
		UNC_M2M_IMC_READS__MASK__ICX_UNC_M2M_IMC_READS__CH0_TO_DDR_AS_CACHE = 0x100001000ull, // DDR
		UNC_M2M_IMC_READS__MASK__ICX_UNC_M2M_IMC_READS__CH0_TO_DDR_AS_MEM = 0x100000800ull, // DDR - Ch0 (experimental)
		UNC_M2M_IMC_READS__MASK__ICX_UNC_M2M_IMC_READS__CH0_TO_PMM = 0x100002000ull, // PMM - Ch0 (experimental)
		UNC_M2M_IMC_READS__MASK__ICX_UNC_M2M_IMC_READS__CH1_ALL = 0x200000400ull, // All
		UNC_M2M_IMC_READS__MASK__ICX_UNC_M2M_IMC_READS__CH1_FROM_TGR = 0x200004000ull, // From TGR - Ch1 (experimental)
		UNC_M2M_IMC_READS__MASK__ICX_UNC_M2M_IMC_READS__CH1_ISOCH = 0x200000200ull, // Critical Priority - Ch1 (experimental)
		UNC_M2M_IMC_READS__MASK__ICX_UNC_M2M_IMC_READS__CH1_NORMAL = 0x200000100ull, // Normal Priority - Ch1 (experimental)
		UNC_M2M_IMC_READS__MASK__ICX_UNC_M2M_IMC_READS__CH1_TO_DDR_AS_CACHE = 0x200001000ull, // DDR
		UNC_M2M_IMC_READS__MASK__ICX_UNC_M2M_IMC_READS__CH1_TO_DDR_AS_MEM = 0x200000800ull, // DDR - Ch1 (experimental)
		UNC_M2M_IMC_READS__MASK__ICX_UNC_M2M_IMC_READS__CH1_TO_PMM = 0x200002000ull, // PMM - Ch1 (experimental)
		UNC_M2M_IMC_READS__MASK__ICX_UNC_M2M_IMC_READS__CH2_FROM_TGR = 0x400004000ull, // From TGR - Ch2 (experimental)
		UNC_M2M_IMC_READS__MASK__ICX_UNC_M2M_IMC_READS__FROM_TGR = 0x700004000ull, // From TGR - All Channels (experimental)
		UNC_M2M_IMC_READS__MASK__ICX_UNC_M2M_IMC_READS__ISOCH = 0x700000200ull, // Critical Priority - All Channels (experimental)
		UNC_M2M_IMC_READS__MASK__ICX_UNC_M2M_IMC_READS__NORMAL = 0x700000100ull, // Normal Priority - All Channels (experimental)
		UNC_M2M_IMC_READS__MASK__ICX_UNC_M2M_IMC_READS__TO_DDR_AS_CACHE = 0x700001000ull, // DDR
		UNC_M2M_IMC_READS__MASK__ICX_UNC_M2M_IMC_READS__TO_DDR_AS_MEM = 0x700000800ull, // DDR - All Channels (experimental)
		UNC_M2M_IMC_READS__MASK__ICX_UNC_M2M_IMC_READS__TO_PMM = 0x700002000ull, // PMM - All Channels
		UNC_M2M_IMC_WRITES = 0x0038, // M2M Writes Issued to iMC
		UNC_M2M_IMC_WRITES__MASK__ICX_UNC_M2M_IMC_WRITES__ALL = 0x1c00001000ull, // All Writes - All Channels (experimental)
		UNC_M2M_IMC_WRITES__MASK__ICX_UNC_M2M_IMC_WRITES__CH0_ALL = 0x400001000ull, // All Writes - Ch0 (experimental)
		UNC_M2M_IMC_WRITES__MASK__ICX_UNC_M2M_IMC_WRITES__CH0_FROM_TGR = 0x500000000ull, // From TGR - Ch0 (experimental)
		UNC_M2M_IMC_WRITES__MASK__ICX_UNC_M2M_IMC_WRITES__CH0_FULL = 0x400000100ull, // Full Line Non-ISOCH - Ch0 (experimental)
		UNC_M2M_IMC_WRITES__MASK__ICX_UNC_M2M_IMC_WRITES__CH0_FULL_ISOCH = 0x400000400ull, // ISOCH Full Line - Ch0 (experimental)
		UNC_M2M_IMC_WRITES__MASK__ICX_UNC_M2M_IMC_WRITES__CH0_NI = 0x600000000ull, // Non-Inclusive - Ch0 (experimental)
		UNC_M2M_IMC_WRITES__MASK__ICX_UNC_M2M_IMC_WRITES__CH0_NI_MISS = 0x2000000000ull, // Non-Inclusive Miss - Ch0 (experimental)
		UNC_M2M_IMC_WRITES__MASK__ICX_UNC_M2M_IMC_WRITES__CH0_PARTIAL = 0x400000200ull, // Partial Non-ISOCH - Ch0 (experimental)
		UNC_M2M_IMC_WRITES__MASK__ICX_UNC_M2M_IMC_WRITES__CH0_PARTIAL_ISOCH = 0x400000800ull, // ISOCH Partial - Ch0 (experimental)
		UNC_M2M_IMC_WRITES__MASK__ICX_UNC_M2M_IMC_WRITES__CH0_TO_DDR_AS_CACHE = 0x400004000ull, // DDR
		UNC_M2M_IMC_WRITES__MASK__ICX_UNC_M2M_IMC_WRITES__CH0_TO_DDR_AS_MEM = 0x400002000ull, // DDR - Ch0 (experimental)
		UNC_M2M_IMC_WRITES__MASK__ICX_UNC_M2M_IMC_WRITES__CH0_TO_PMM = 0x400008000ull, // PMM - Ch0 (experimental)
		UNC_M2M_IMC_WRITES__MASK__ICX_UNC_M2M_IMC_WRITES__CH1_ALL = 0x800001000ull, // All Writes - Ch1 (experimental)
		UNC_M2M_IMC_WRITES__MASK__ICX_UNC_M2M_IMC_WRITES__CH1_FROM_TGR = 0x900000000ull, // From TGR - Ch1 (experimental)
		UNC_M2M_IMC_WRITES__MASK__ICX_UNC_M2M_IMC_WRITES__CH1_FULL = 0x800000100ull, // Full Line Non-ISOCH - Ch1 (experimental)
		UNC_M2M_IMC_WRITES__MASK__ICX_UNC_M2M_IMC_WRITES__CH1_FULL_ISOCH = 0x800000400ull, // ISOCH Full Line - Ch1 (experimental)
		UNC_M2M_IMC_WRITES__MASK__ICX_UNC_M2M_IMC_WRITES__CH1_NI = 0xa00000000ull, // Non-Inclusive - Ch1 (experimental)
		UNC_M2M_IMC_WRITES__MASK__ICX_UNC_M2M_IMC_WRITES__CH1_NI_MISS = 0xc00000000ull, // Non-Inclusive Miss - Ch1 (experimental)
		UNC_M2M_IMC_WRITES__MASK__ICX_UNC_M2M_IMC_WRITES__CH1_PARTIAL = 0x800000200ull, // Partial Non-ISOCH - Ch1 (experimental)
		UNC_M2M_IMC_WRITES__MASK__ICX_UNC_M2M_IMC_WRITES__CH1_PARTIAL_ISOCH = 0x800000800ull, // ISOCH Partial - Ch1 (experimental)
		UNC_M2M_IMC_WRITES__MASK__ICX_UNC_M2M_IMC_WRITES__CH1_TO_DDR_AS_CACHE = 0x800004000ull, // DDR
		UNC_M2M_IMC_WRITES__MASK__ICX_UNC_M2M_IMC_WRITES__CH1_TO_DDR_AS_MEM = 0x800002000ull, // DDR - Ch1 (experimental)
		UNC_M2M_IMC_WRITES__MASK__ICX_UNC_M2M_IMC_WRITES__CH1_TO_PMM = 0x800008000ull, // PMM - Ch1 (experimental)
		UNC_M2M_IMC_WRITES__MASK__ICX_UNC_M2M_IMC_WRITES__FROM_TGR = 0x1d00000000ull, // From TGR - All Channels (experimental)
		UNC_M2M_IMC_WRITES__MASK__ICX_UNC_M2M_IMC_WRITES__FULL = 0x1c00000100ull, // Full Line Non-ISOCH - All Channels (experimental)
		UNC_M2M_IMC_WRITES__MASK__ICX_UNC_M2M_IMC_WRITES__FULL_ISOCH = 0x1c00000400ull, // ISOCH Full Line - All Channels (experimental)
		UNC_M2M_IMC_WRITES__MASK__ICX_UNC_M2M_IMC_WRITES__NI = 0x1e00000000ull, // Non-Inclusive - All Channels (experimental)
		UNC_M2M_IMC_WRITES__MASK__ICX_UNC_M2M_IMC_WRITES__NI_MISS = 0x1c00000000ull, // Non-Inclusive Miss - All Channels (experimental)
		UNC_M2M_IMC_WRITES__MASK__ICX_UNC_M2M_IMC_WRITES__PARTIAL = 0x1c00000200ull, // Partial Non-ISOCH - All Channels (experimental)
		UNC_M2M_IMC_WRITES__MASK__ICX_UNC_M2M_IMC_WRITES__PARTIAL_ISOCH = 0x1c00000800ull, // ISOCH Partial - All Channels (experimental)
		UNC_M2M_IMC_WRITES__MASK__ICX_UNC_M2M_IMC_WRITES__TO_DDR_AS_CACHE = 0x1c00004000ull, // DDR
		UNC_M2M_IMC_WRITES__MASK__ICX_UNC_M2M_IMC_WRITES__TO_DDR_AS_MEM = 0x1c00002000ull, // DDR - All Channels (experimental)
		UNC_M2M_IMC_WRITES__MASK__ICX_UNC_M2M_IMC_WRITES__TO_PMM = 0x1c00008000ull, // PMM - All Channels
		UNC_M2M_MIRR_WRQ_INSERTS = 0x0064, // Write Tracker Inserts (experimental)
		UNC_M2M_MIRR_WRQ_OCCUPANCY = 0x0065, // Write Tracker Occupancy (experimental)
		UNC_M2M_MISC_EXTERNAL = 0x00e6, // Miscellaneous Events (mostly from MS2IDI)
		UNC_M2M_MISC_EXTERNAL__MASK__ICX_UNC_M2M_MISC_EXTERNAL__MBE_INST0 = 0x0100ull, // Number of cycles MBE is high for MS2IDI0 (experimental)
		UNC_M2M_MISC_EXTERNAL__MASK__ICX_UNC_M2M_MISC_EXTERNAL__MBE_INST1 = 0x0200ull, // Number of cycles MBE is high for MS2IDI1 (experimental)
		UNC_M2M_PKT_MATCH = 0x004c, // Number Packet Header Matches
		UNC_M2M_PKT_MATCH__MASK__ICX_UNC_M2M_PKT_MATCH__MC = 0x0200ull, // MC Match (experimental)
		UNC_M2M_PKT_MATCH__MASK__ICX_UNC_M2M_PKT_MATCH__MESH = 0x0100ull, // Mesh Match (experimental)
		UNC_M2M_PREFCAM_CIS_DROPS = 0x0073, // UNC_M2M_PREFCAM_CIS_DROPS (experimental)
		UNC_M2M_PREFCAM_CYCLES_FULL = 0x006b, // Prefetch CAM Cycles Full
		UNC_M2M_PREFCAM_CYCLES_FULL__MASK__ICX_UNC_M2M_PREFCAM_CYCLES_NE__ALLCH = 0x0700ull, // All Channels (experimental)
		UNC_M2M_PREFCAM_CYCLES_FULL__MASK__ICX_UNC_M2M_PREFCAM_CYCLES_NE__CH0 = 0x0100ull, // Channel 0 (experimental)
		UNC_M2M_PREFCAM_CYCLES_FULL__MASK__ICX_UNC_M2M_PREFCAM_CYCLES_NE__CH1 = 0x0200ull, // Channel 1 (experimental)
		UNC_M2M_PREFCAM_CYCLES_FULL__MASK__ICX_UNC_M2M_PREFCAM_CYCLES_NE__CH2 = 0x0400ull, // Channel 2 (experimental)
		UNC_M2M_PREFCAM_CYCLES_NE = 0x006c, // Prefetch CAM Cycles Not Empty
		UNC_M2M_PREFCAM_CYCLES_NE__MASK__ICX_UNC_M2M_PREFCAM_CYCLES_NE__ALLCH = 0x0700ull, // All Channels (experimental)
		UNC_M2M_PREFCAM_CYCLES_NE__MASK__ICX_UNC_M2M_PREFCAM_CYCLES_NE__CH0 = 0x0100ull, // Channel 0 (experimental)
		UNC_M2M_PREFCAM_CYCLES_NE__MASK__ICX_UNC_M2M_PREFCAM_CYCLES_NE__CH1 = 0x0200ull, // Channel 1 (experimental)
		UNC_M2M_PREFCAM_CYCLES_NE__MASK__ICX_UNC_M2M_PREFCAM_CYCLES_NE__CH2 = 0x0400ull, // Channel 2 (experimental)
		UNC_M2M_PREFCAM_DEALLOCS = 0x006e, // Prefetch CAM Deallocs
		UNC_M2M_PREFCAM_DEALLOCS__MASK__ICX_UNC_M2M_PREFCAM_DEALLOCS__CH0_HITA0_INVAL = 0x0100ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DEALLOCS__MASK__ICX_UNC_M2M_PREFCAM_DEALLOCS__CH0_HITA1_INVAL = 0x0200ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DEALLOCS__MASK__ICX_UNC_M2M_PREFCAM_DEALLOCS__CH0_MISS_INVAL = 0x0400ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DEALLOCS__MASK__ICX_UNC_M2M_PREFCAM_DEALLOCS__CH0_RSP_PDRESET = 0x0800ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DEALLOCS__MASK__ICX_UNC_M2M_PREFCAM_DEALLOCS__CH1_HITA0_INVAL = 0x1000ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DEALLOCS__MASK__ICX_UNC_M2M_PREFCAM_DEALLOCS__CH1_HITA1_INVAL = 0x2000ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DEALLOCS__MASK__ICX_UNC_M2M_PREFCAM_DEALLOCS__CH1_MISS_INVAL = 0x4000ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DEALLOCS__MASK__ICX_UNC_M2M_PREFCAM_DEALLOCS__CH1_RSP_PDRESET = 0x8000ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DEALLOCS__MASK__ICX_UNC_M2M_PREFCAM_DEALLOCS__CH2_HITA0_INVAL = 0x100000000ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DEALLOCS__MASK__ICX_UNC_M2M_PREFCAM_DEALLOCS__CH2_HITA1_INVAL = 0x200000000ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DEALLOCS__MASK__ICX_UNC_M2M_PREFCAM_DEALLOCS__CH2_MISS_INVAL = 0x400000000ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DEALLOCS__MASK__ICX_UNC_M2M_PREFCAM_DEALLOCS__CH2_RSP_PDRESET = 0x800000000ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DEMAND_DROPS = 0x006f, // Data Prefetches Dropped
		UNC_M2M_PREFCAM_DEMAND_DROPS__MASK__ICX_UNC_M2M_PREFCAM_INSERTS__CH0_UPI = 0x0200ull, // UPI - Ch 0 (experimental)
		UNC_M2M_PREFCAM_DEMAND_DROPS__MASK__ICX_UNC_M2M_PREFCAM_INSERTS__CH0_XPT = 0x0100ull, // XPT - Ch 0 (experimental)
		UNC_M2M_PREFCAM_DEMAND_DROPS__MASK__ICX_UNC_M2M_PREFCAM_INSERTS__CH1_UPI = 0x0800ull, // UPI - Ch 1 (experimental)
		UNC_M2M_PREFCAM_DEMAND_DROPS__MASK__ICX_UNC_M2M_PREFCAM_INSERTS__CH1_XPT = 0x0400ull, // XPT - Ch 1 (experimental)
		UNC_M2M_PREFCAM_DEMAND_DROPS__MASK__ICX_UNC_M2M_PREFCAM_INSERTS__CH2_UPI = 0x2000ull, // UPI - Ch 2 (experimental)
		UNC_M2M_PREFCAM_DEMAND_DROPS__MASK__ICX_UNC_M2M_PREFCAM_INSERTS__CH2_XPT = 0x1000ull, // XPT - Ch 2 (experimental)
		UNC_M2M_PREFCAM_DEMAND_DROPS__MASK__ICX_UNC_M2M_PREFCAM_INSERTS__UPI_ALLCH = 0x2a00ull, // UPI - All Channels (experimental)
		UNC_M2M_PREFCAM_DEMAND_DROPS__MASK__ICX_UNC_M2M_PREFCAM_INSERTS__XPT_ALLCH = 0x1500ull, // XPT - All Channels (experimental)
		UNC_M2M_PREFCAM_DEMAND_MERGE = 0x0074, // Demands Merged with CAMed Prefetches
		UNC_M2M_PREFCAM_DEMAND_MERGE__MASK__ICX_UNC_M2M_PREFCAM_DEMAND_MERGE__CH0_XPTUPI = 0x0100ull, // XPT & UPI- Ch 0 (experimental)
		UNC_M2M_PREFCAM_DEMAND_MERGE__MASK__ICX_UNC_M2M_PREFCAM_DEMAND_MERGE__CH1_XPTUPI = 0x0400ull, // XPT & UPI - Ch 1 (experimental)
		UNC_M2M_PREFCAM_DEMAND_MERGE__MASK__ICX_UNC_M2M_PREFCAM_DEMAND_MERGE__CH2_XPTUPI = 0x1000ull, // XPT & UPI- Ch 2 (experimental)
		UNC_M2M_PREFCAM_DEMAND_MERGE__MASK__ICX_UNC_M2M_PREFCAM_DEMAND_MERGE__XPTUPI_ALLCH = 0x1500ull, // XPT & UPI- All Channels (experimental)
		UNC_M2M_PREFCAM_DEMAND_NO_MERGE = 0x0075, // Demands Not Merged with CAMed Prefetches
		UNC_M2M_PREFCAM_DEMAND_NO_MERGE__MASK__ICX_UNC_M2M_PREFCAM_DEMAND_NO_MERGE__CH0_XPTUPI = 0x0100ull, // XPT & UPI - Ch 0 (experimental)
		UNC_M2M_PREFCAM_DEMAND_NO_MERGE__MASK__ICX_UNC_M2M_PREFCAM_DEMAND_NO_MERGE__CH1_XPTUPI = 0x0400ull, // XPT & UPI - Ch 1 (experimental)
		UNC_M2M_PREFCAM_DEMAND_NO_MERGE__MASK__ICX_UNC_M2M_PREFCAM_DEMAND_NO_MERGE__CH2_XPTUPI = 0x1000ull, // XPT & UPI - Ch 2 (experimental)
		UNC_M2M_PREFCAM_DEMAND_NO_MERGE__MASK__ICX_UNC_M2M_PREFCAM_DEMAND_NO_MERGE__XPTUPI_ALLCH = 0x1500ull, // XPT & UPI - All Channels (experimental)
		UNC_M2M_PREFCAM_DROP_REASONS_CH0 = 0x0070, // Data Prefetches Dropped Ch0 - Reasons
		UNC_M2M_PREFCAM_DROP_REASONS_CH0__MASK__ICX_UNC_M2M_PREFCAM_DROP_REASONS_CH1__ERRORBLK_RxC = 0x1000ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DROP_REASONS_CH0__MASK__ICX_UNC_M2M_PREFCAM_DROP_REASONS_CH1__NOT_PF_SAD_REGION = 0x0200ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DROP_REASONS_CH0__MASK__ICX_UNC_M2M_PREFCAM_DROP_REASONS_CH1__PF_AD_CRD = 0x2000ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DROP_REASONS_CH0__MASK__ICX_UNC_M2M_PREFCAM_DROP_REASONS_CH1__PF_CAM_FULL = 0x4000ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DROP_REASONS_CH0__MASK__ICX_UNC_M2M_PREFCAM_DROP_REASONS_CH1__PF_CAM_HIT = 0x0400ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DROP_REASONS_CH0__MASK__ICX_UNC_M2M_PREFCAM_DROP_REASONS_CH1__PF_SECURE_DROP = 0x0100ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DROP_REASONS_CH0__MASK__ICX_UNC_M2M_PREFCAM_DROP_REASONS_CH1__RPQ_PROXY = 0x100000000ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DROP_REASONS_CH0__MASK__ICX_UNC_M2M_PREFCAM_DROP_REASONS_CH1__STOP_B2B = 0x0800ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DROP_REASONS_CH0__MASK__ICX_UNC_M2M_PREFCAM_DROP_REASONS_CH1__UPI_THRESH = 0x400000000ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DROP_REASONS_CH0__MASK__ICX_UNC_M2M_PREFCAM_DROP_REASONS_CH1__WPQ_PROXY = 0x8000ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DROP_REASONS_CH0__MASK__ICX_UNC_M2M_PREFCAM_DROP_REASONS_CH1__XPT_THRESH = 0x200000000ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DROP_REASONS_CH1 = 0x0071, // Data Prefetches Dropped Ch1 - Reasons
		UNC_M2M_PREFCAM_DROP_REASONS_CH1__MASK__ICX_UNC_M2M_PREFCAM_DROP_REASONS_CH1__ERRORBLK_RxC = 0x1000ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DROP_REASONS_CH1__MASK__ICX_UNC_M2M_PREFCAM_DROP_REASONS_CH1__NOT_PF_SAD_REGION = 0x0200ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DROP_REASONS_CH1__MASK__ICX_UNC_M2M_PREFCAM_DROP_REASONS_CH1__PF_AD_CRD = 0x2000ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DROP_REASONS_CH1__MASK__ICX_UNC_M2M_PREFCAM_DROP_REASONS_CH1__PF_CAM_FULL = 0x4000ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DROP_REASONS_CH1__MASK__ICX_UNC_M2M_PREFCAM_DROP_REASONS_CH1__PF_CAM_HIT = 0x0400ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DROP_REASONS_CH1__MASK__ICX_UNC_M2M_PREFCAM_DROP_REASONS_CH1__PF_SECURE_DROP = 0x0100ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DROP_REASONS_CH1__MASK__ICX_UNC_M2M_PREFCAM_DROP_REASONS_CH1__RPQ_PROXY = 0x100000000ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DROP_REASONS_CH1__MASK__ICX_UNC_M2M_PREFCAM_DROP_REASONS_CH1__STOP_B2B = 0x0800ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DROP_REASONS_CH1__MASK__ICX_UNC_M2M_PREFCAM_DROP_REASONS_CH1__UPI_THRESH = 0x400000000ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DROP_REASONS_CH1__MASK__ICX_UNC_M2M_PREFCAM_DROP_REASONS_CH1__WPQ_PROXY = 0x8000ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DROP_REASONS_CH1__MASK__ICX_UNC_M2M_PREFCAM_DROP_REASONS_CH1__XPT_THRESH = 0x200000000ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DROP_REASONS_CH2 = 0x0072, // Data Prefetches Dropped Ch2 - Reasons
		UNC_M2M_PREFCAM_DROP_REASONS_CH2__MASK__ICX_UNC_M2M_PREFCAM_DROP_REASONS_CH2__ERRORBLK_RxC = 0x1000ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DROP_REASONS_CH2__MASK__ICX_UNC_M2M_PREFCAM_DROP_REASONS_CH2__NOT_PF_SAD_REGION = 0x0200ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DROP_REASONS_CH2__MASK__ICX_UNC_M2M_PREFCAM_DROP_REASONS_CH2__PF_AD_CRD = 0x2000ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DROP_REASONS_CH2__MASK__ICX_UNC_M2M_PREFCAM_DROP_REASONS_CH2__PF_CAM_FULL = 0x4000ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DROP_REASONS_CH2__MASK__ICX_UNC_M2M_PREFCAM_DROP_REASONS_CH2__PF_CAM_HIT = 0x0400ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DROP_REASONS_CH2__MASK__ICX_UNC_M2M_PREFCAM_DROP_REASONS_CH2__PF_SECURE_DROP = 0x0100ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DROP_REASONS_CH2__MASK__ICX_UNC_M2M_PREFCAM_DROP_REASONS_CH2__RPQ_PROXY = 0x100000000ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DROP_REASONS_CH2__MASK__ICX_UNC_M2M_PREFCAM_DROP_REASONS_CH2__STOP_B2B = 0x0800ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DROP_REASONS_CH2__MASK__ICX_UNC_M2M_PREFCAM_DROP_REASONS_CH2__UPI_THRESH = 0x400000000ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DROP_REASONS_CH2__MASK__ICX_UNC_M2M_PREFCAM_DROP_REASONS_CH2__WPQ_PROXY = 0x8000ull, // TBD (experimental)
		UNC_M2M_PREFCAM_DROP_REASONS_CH2__MASK__ICX_UNC_M2M_PREFCAM_DROP_REASONS_CH2__XPT_THRESH = 0x200000000ull, // TBD (experimental)
		UNC_M2M_PREFCAM_INSERTS = 0x006d, // Prefetch CAM Inserts
		UNC_M2M_PREFCAM_INSERTS__MASK__ICX_UNC_M2M_PREFCAM_INSERTS__CH0_UPI = 0x0200ull, // UPI - Ch 0 (experimental)
		UNC_M2M_PREFCAM_INSERTS__MASK__ICX_UNC_M2M_PREFCAM_INSERTS__CH0_XPT = 0x0100ull, // XPT - Ch 0 (experimental)
		UNC_M2M_PREFCAM_INSERTS__MASK__ICX_UNC_M2M_PREFCAM_INSERTS__CH1_UPI = 0x0800ull, // UPI - Ch 1 (experimental)
		UNC_M2M_PREFCAM_INSERTS__MASK__ICX_UNC_M2M_PREFCAM_INSERTS__CH1_XPT = 0x0400ull, // XPT - Ch 1 (experimental)
		UNC_M2M_PREFCAM_INSERTS__MASK__ICX_UNC_M2M_PREFCAM_INSERTS__CH2_UPI = 0x2000ull, // UPI - Ch 2 (experimental)
		UNC_M2M_PREFCAM_INSERTS__MASK__ICX_UNC_M2M_PREFCAM_INSERTS__CH2_XPT = 0x1000ull, // XPT - Ch 2 (experimental)
		UNC_M2M_PREFCAM_INSERTS__MASK__ICX_UNC_M2M_PREFCAM_INSERTS__UPI_ALLCH = 0x2a00ull, // UPI - All Channels (experimental)
		UNC_M2M_PREFCAM_INSERTS__MASK__ICX_UNC_M2M_PREFCAM_INSERTS__XPT_ALLCH = 0x1500ull, // XPT - All Channels (experimental)
		UNC_M2M_PREFCAM_OCCUPANCY = 0x006a, // Prefetch CAM Occupancy
		UNC_M2M_PREFCAM_OCCUPANCY__MASK__ICX_UNC_M2M_PREFCAM_RESP_MISS__ALLCH = 0x0700ull, // All Channels (experimental)
		UNC_M2M_PREFCAM_OCCUPANCY__MASK__ICX_UNC_M2M_PREFCAM_RESP_MISS__CH0 = 0x0100ull, // Channel 0 (experimental)
		UNC_M2M_PREFCAM_OCCUPANCY__MASK__ICX_UNC_M2M_PREFCAM_RESP_MISS__CH1 = 0x0200ull, // Channel 1 (experimental)
		UNC_M2M_PREFCAM_OCCUPANCY__MASK__ICX_UNC_M2M_PREFCAM_RESP_MISS__CH2 = 0x0400ull, // Channel 2 (experimental)
		UNC_M2M_PREFCAM_RESP_MISS = 0x0076, // TBD
		UNC_M2M_PREFCAM_RESP_MISS__MASK__ICX_UNC_M2M_PREFCAM_RESP_MISS__ALLCH = 0x0700ull, // All Channels (experimental)
		UNC_M2M_PREFCAM_RESP_MISS__MASK__ICX_UNC_M2M_PREFCAM_RESP_MISS__CH0 = 0x0100ull, // Channel 0 (experimental)
		UNC_M2M_PREFCAM_RESP_MISS__MASK__ICX_UNC_M2M_PREFCAM_RESP_MISS__CH1 = 0x0200ull, // Channel 1 (experimental)
		UNC_M2M_PREFCAM_RESP_MISS__MASK__ICX_UNC_M2M_PREFCAM_RESP_MISS__CH2 = 0x0400ull, // Channel 2 (experimental)
		UNC_M2M_PREFCAM_RxC_CYCLES_NE = 0x0079, // UNC_M2M_PREFCAM_RxC_CYCLES_NE (experimental)
		UNC_M2M_PREFCAM_RxC_DEALLOCS = 0x007a, // UNC_M2M_PREFCAM_RxC_DEALLOCS.SQUASHED
		UNC_M2M_PREFCAM_RxC_DEALLOCS__MASK__ICX_UNC_M2M_PREFCAM_RXC_DEALLOCS__1LM_POSTED = 0x0200ull, // TBD (experimental)
		UNC_M2M_PREFCAM_RxC_DEALLOCS__MASK__ICX_UNC_M2M_PREFCAM_RXC_DEALLOCS__CIS = 0x0800ull, // TBD (experimental)
		UNC_M2M_PREFCAM_RxC_DEALLOCS__MASK__ICX_UNC_M2M_PREFCAM_RXC_DEALLOCS__PMM_MEMMODE_ACCEPT = 0x0400ull, // TBD (experimental)
		UNC_M2M_PREFCAM_RxC_DEALLOCS__MASK__ICX_UNC_M2M_PREFCAM_RXC_DEALLOCS__SQUASHED = 0x0100ull, // TBD (experimental)
		UNC_M2M_PREFCAM_RxC_INSERTS = 0x0078, // UNC_M2M_PREFCAM_RxC_INSERTS (experimental)
		UNC_M2M_RING_BOUNCES_HORZ = 0x00ac, // Messages that bounced on the Horizontal Ring.
		UNC_M2M_RING_BOUNCES_HORZ__MASK__ICX_UNC_M2M_RING_BOUNCES_HORZ__AD = 0x0100ull, // AD (experimental)
		UNC_M2M_RING_BOUNCES_HORZ__MASK__ICX_UNC_M2M_RING_BOUNCES_HORZ__AK = 0x0200ull, // AK (experimental)
		UNC_M2M_RING_BOUNCES_HORZ__MASK__ICX_UNC_M2M_RING_BOUNCES_HORZ__BL = 0x0400ull, // BL (experimental)
		UNC_M2M_RING_BOUNCES_HORZ__MASK__ICX_UNC_M2M_RING_BOUNCES_HORZ__IV = 0x0800ull, // IV (experimental)
		UNC_M2M_RING_BOUNCES_VERT = 0x00aa, // Messages that bounced on the Vertical Ring.
		UNC_M2M_RING_BOUNCES_VERT__MASK__ICX_UNC_M2M_RING_SINK_STARVED_VERT__AD = 0x0100ull, // AD (experimental)
		UNC_M2M_RING_BOUNCES_VERT__MASK__ICX_UNC_M2M_RING_SINK_STARVED_VERT__AK = 0x0200ull, // Acknowledgements to core (experimental)
		UNC_M2M_RING_BOUNCES_VERT__MASK__ICX_UNC_M2M_RING_SINK_STARVED_VERT__AKC = 0x1000ull, // TBD (experimental)
		UNC_M2M_RING_BOUNCES_VERT__MASK__ICX_UNC_M2M_RING_SINK_STARVED_VERT__BL = 0x0400ull, // Data Responses to core (experimental)
		UNC_M2M_RING_BOUNCES_VERT__MASK__ICX_UNC_M2M_RING_SINK_STARVED_VERT__IV = 0x0800ull, // Snoops of processor's cache. (experimental)
		UNC_M2M_RING_SINK_STARVED_HORZ = 0x00ad, // Sink Starvation on Horizontal Ring
		UNC_M2M_RING_SINK_STARVED_HORZ__MASK__ICX_UNC_M2M_RING_SINK_STARVED_HORZ__AD = 0x0100ull, // AD (experimental)
		UNC_M2M_RING_SINK_STARVED_HORZ__MASK__ICX_UNC_M2M_RING_SINK_STARVED_HORZ__AK = 0x0200ull, // AK (experimental)
		UNC_M2M_RING_SINK_STARVED_HORZ__MASK__ICX_UNC_M2M_RING_SINK_STARVED_HORZ__AK_AG1 = 0x2000ull, // Acknowledgements to Agent 1 (experimental)
		UNC_M2M_RING_SINK_STARVED_HORZ__MASK__ICX_UNC_M2M_RING_SINK_STARVED_HORZ__BL = 0x0400ull, // BL (experimental)
		UNC_M2M_RING_SINK_STARVED_HORZ__MASK__ICX_UNC_M2M_RING_SINK_STARVED_HORZ__IV = 0x0800ull, // IV (experimental)
		UNC_M2M_RING_SINK_STARVED_VERT = 0x00ab, // Sink Starvation on Vertical Ring
		UNC_M2M_RING_SINK_STARVED_VERT__MASK__ICX_UNC_M2M_RING_SINK_STARVED_VERT__AD = 0x0100ull, // AD (experimental)
		UNC_M2M_RING_SINK_STARVED_VERT__MASK__ICX_UNC_M2M_RING_SINK_STARVED_VERT__AK = 0x0200ull, // Acknowledgements to core (experimental)
		UNC_M2M_RING_SINK_STARVED_VERT__MASK__ICX_UNC_M2M_RING_SINK_STARVED_VERT__AKC = 0x1000ull, // TBD (experimental)
		UNC_M2M_RING_SINK_STARVED_VERT__MASK__ICX_UNC_M2M_RING_SINK_STARVED_VERT__BL = 0x0400ull, // Data Responses to core (experimental)
		UNC_M2M_RING_SINK_STARVED_VERT__MASK__ICX_UNC_M2M_RING_SINK_STARVED_VERT__IV = 0x0800ull, // Snoops of processor's cache. (experimental)
		UNC_M2M_RING_SRC_THRTL = 0x00ae, // Source Throttle (experimental)
		UNC_M2M_RPQ_NO_REG_CRD = 0x0043, // M2M to iMC RPQ Cycles w/Credits - Regular
		UNC_M2M_RPQ_NO_REG_CRD__MASK__ICX_UNC_M2M_RPQ_NO_SPEC_CRD__CH0 = 0x0100ull, // Channel 0 (experimental)
		UNC_M2M_RPQ_NO_REG_CRD__MASK__ICX_UNC_M2M_RPQ_NO_SPEC_CRD__CH1 = 0x0200ull, // Channel 1 (experimental)
		UNC_M2M_RPQ_NO_REG_CRD__MASK__ICX_UNC_M2M_RPQ_NO_SPEC_CRD__CH2 = 0x0400ull, // Channel 2 (experimental)
		UNC_M2M_RPQ_NO_REG_CRD_PMM = 0x004f, // M2M->iMC RPQ Cycles w/Credits - PMM
		UNC_M2M_RPQ_NO_REG_CRD_PMM__MASK__ICX_UNC_M2M_WPQ_NO_REG_CRD__CHN0 = 0x0100ull, // Channel 0 (experimental)
		UNC_M2M_RPQ_NO_REG_CRD_PMM__MASK__ICX_UNC_M2M_WPQ_NO_REG_CRD__CHN1 = 0x0200ull, // Channel 1 (experimental)
		UNC_M2M_RPQ_NO_REG_CRD_PMM__MASK__ICX_UNC_M2M_WPQ_NO_REG_CRD__CHN2 = 0x0400ull, // Channel 2 (experimental)
		UNC_M2M_RPQ_NO_SPEC_CRD = 0x0044, // M2M to iMC RPQ Cycles w/Credits - Special
		UNC_M2M_RPQ_NO_SPEC_CRD__MASK__ICX_UNC_M2M_RPQ_NO_SPEC_CRD__CH0 = 0x0100ull, // Channel 0 (experimental)
		UNC_M2M_RPQ_NO_SPEC_CRD__MASK__ICX_UNC_M2M_RPQ_NO_SPEC_CRD__CH1 = 0x0200ull, // Channel 1 (experimental)
		UNC_M2M_RPQ_NO_SPEC_CRD__MASK__ICX_UNC_M2M_RPQ_NO_SPEC_CRD__CH2 = 0x0400ull, // Channel 2 (experimental)
		UNC_M2M_RxC_AD_CYCLES_FULL = 0x0004, // AD Ingress (from CMS) Full (experimental)
		UNC_M2M_RxC_AD_CYCLES_NE = 0x0003, // AD Ingress (from CMS) Not Empty (experimental)
		UNC_M2M_RxC_AD_INSERTS = 0x0001, // AD Ingress (from CMS) Allocations (experimental)
		UNC_M2M_RxC_AD_OCCUPANCY = 0x0002, // AD Ingress (from CMS) Occupancy (experimental)
		UNC_M2M_RxC_AD_PREF_OCCUPANCY = 0x0077, // AD Ingress (from CMS) Occupancy - Prefetches (experimental)
		UNC_M2M_RxC_AK_WR_CMP = 0x005c, // AK Egress (to CMS) Allocations (experimental)
		UNC_M2M_RxC_BL_CYCLES_FULL = 0x0008, // BL Ingress (from CMS) Full (experimental)
		UNC_M2M_RxC_BL_CYCLES_NE = 0x0007, // BL Ingress (from CMS) Not Empty (experimental)
		UNC_M2M_RxC_BL_INSERTS = 0x0005, // BL Ingress (from CMS) Allocations (experimental)
		UNC_M2M_RxC_BL_OCCUPANCY = 0x0006, // BL Ingress (from CMS) Occupancy (experimental)
		UNC_M2M_RxR_BUSY_STARVED = 0x00e5, // Transgress Injection Starvation
		UNC_M2M_RxR_BUSY_STARVED__MASK__ICX_UNC_M2M_TXR_HORZ_ADS_USED__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_M2M_RxR_BUSY_STARVED__MASK__ICX_UNC_M2M_TXR_HORZ_ADS_USED__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_M2M_RxR_BUSY_STARVED__MASK__ICX_UNC_M2M_TXR_HORZ_ADS_USED__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M2M_RxR_BUSY_STARVED__MASK__ICX_UNC_M2M_TXR_HORZ_ADS_USED__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_M2M_RxR_BUSY_STARVED__MASK__ICX_UNC_M2M_TXR_HORZ_ADS_USED__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_M2M_RxR_BUSY_STARVED__MASK__ICX_UNC_M2M_TXR_HORZ_ADS_USED__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M2M_RxR_BYPASS = 0x00e2, // Transgress Ingress Bypass
		UNC_M2M_RxR_BYPASS__MASK__ICX_UNC_M2M_RXR_INSERTS__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_M2M_RxR_BYPASS__MASK__ICX_UNC_M2M_RXR_INSERTS__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_M2M_RxR_BYPASS__MASK__ICX_UNC_M2M_RXR_INSERTS__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M2M_RxR_BYPASS__MASK__ICX_UNC_M2M_RXR_INSERTS__AK = 0x0200ull, // AK (experimental)
		UNC_M2M_RxR_BYPASS__MASK__ICX_UNC_M2M_RXR_INSERTS__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_M2M_RxR_BYPASS__MASK__ICX_UNC_M2M_RXR_INSERTS__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_M2M_RxR_BYPASS__MASK__ICX_UNC_M2M_RXR_INSERTS__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_M2M_RxR_BYPASS__MASK__ICX_UNC_M2M_RXR_INSERTS__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M2M_RxR_BYPASS__MASK__ICX_UNC_M2M_RXR_INSERTS__IV = 0x0800ull, // IV (experimental)
		UNC_M2M_RxR_CRD_STARVED = 0x00e3, // Transgress Injection Starvation
		UNC_M2M_RxR_CRD_STARVED__MASK__ICX_UNC_M2M_RXR_CRD_STARVED__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_M2M_RxR_CRD_STARVED__MASK__ICX_UNC_M2M_RXR_CRD_STARVED__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_M2M_RxR_CRD_STARVED__MASK__ICX_UNC_M2M_RXR_CRD_STARVED__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M2M_RxR_CRD_STARVED__MASK__ICX_UNC_M2M_RXR_CRD_STARVED__AK = 0x0200ull, // AK (experimental)
		UNC_M2M_RxR_CRD_STARVED__MASK__ICX_UNC_M2M_RXR_CRD_STARVED__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_M2M_RxR_CRD_STARVED__MASK__ICX_UNC_M2M_RXR_CRD_STARVED__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_M2M_RxR_CRD_STARVED__MASK__ICX_UNC_M2M_RXR_CRD_STARVED__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M2M_RxR_CRD_STARVED__MASK__ICX_UNC_M2M_RXR_CRD_STARVED__IFV = 0x8000ull, // IFV - Credited (experimental)
		UNC_M2M_RxR_CRD_STARVED__MASK__ICX_UNC_M2M_RXR_CRD_STARVED__IV = 0x0800ull, // IV (experimental)
		UNC_M2M_RxR_CRD_STARVED_1 = 0x00e4, // Transgress Injection Starvation (experimental)
		UNC_M2M_RxR_INSERTS = 0x00e1, // Transgress Ingress Allocations
		UNC_M2M_RxR_INSERTS__MASK__ICX_UNC_M2M_RXR_INSERTS__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_M2M_RxR_INSERTS__MASK__ICX_UNC_M2M_RXR_INSERTS__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_M2M_RxR_INSERTS__MASK__ICX_UNC_M2M_RXR_INSERTS__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M2M_RxR_INSERTS__MASK__ICX_UNC_M2M_RXR_INSERTS__AK = 0x0200ull, // AK (experimental)
		UNC_M2M_RxR_INSERTS__MASK__ICX_UNC_M2M_RXR_INSERTS__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_M2M_RxR_INSERTS__MASK__ICX_UNC_M2M_RXR_INSERTS__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_M2M_RxR_INSERTS__MASK__ICX_UNC_M2M_RXR_INSERTS__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_M2M_RxR_INSERTS__MASK__ICX_UNC_M2M_RXR_INSERTS__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M2M_RxR_INSERTS__MASK__ICX_UNC_M2M_RXR_INSERTS__IV = 0x0800ull, // IV (experimental)
		UNC_M2M_RxR_OCCUPANCY = 0x00e0, // Transgress Ingress Occupancy
		UNC_M2M_RxR_OCCUPANCY__MASK__ICX_UNC_M2M_RXR_OCCUPANCY__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_M2M_RxR_OCCUPANCY__MASK__ICX_UNC_M2M_RXR_OCCUPANCY__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_M2M_RxR_OCCUPANCY__MASK__ICX_UNC_M2M_RXR_OCCUPANCY__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M2M_RxR_OCCUPANCY__MASK__ICX_UNC_M2M_RXR_OCCUPANCY__AK = 0x0200ull, // AK (experimental)
		UNC_M2M_RxR_OCCUPANCY__MASK__ICX_UNC_M2M_RXR_OCCUPANCY__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_M2M_RxR_OCCUPANCY__MASK__ICX_UNC_M2M_RXR_OCCUPANCY__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_M2M_RxR_OCCUPANCY__MASK__ICX_UNC_M2M_RXR_OCCUPANCY__BL_CRD = 0x2000ull, // BL - Credited (experimental)
		UNC_M2M_RxR_OCCUPANCY__MASK__ICX_UNC_M2M_RXR_OCCUPANCY__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M2M_RxR_OCCUPANCY__MASK__ICX_UNC_M2M_RXR_OCCUPANCY__IV = 0x0800ull, // IV (experimental)
		UNC_M2M_SCOREBOARD_AD_RETRY_ACCEPTS = 0x0033, // UNC_M2M_SCOREBOARD_AD_RETRY_ACCEPTS (experimental)
		UNC_M2M_SCOREBOARD_AD_RETRY_REJECTS = 0x0034, // UNC_M2M_SCOREBOARD_AD_RETRY_REJECTS (experimental)
		UNC_M2M_SCOREBOARD_BL_RETRY_ACCEPTS = 0x0035, // Retry - Mem Mirroring Mode (experimental)
		UNC_M2M_SCOREBOARD_BL_RETRY_REJECTS = 0x0036, // Retry - Mem Mirroring Mode (experimental)
		UNC_M2M_SCOREBOARD_RD_ACCEPTS = 0x002f, // Scoreboard Accepts (experimental)
		UNC_M2M_SCOREBOARD_RD_REJECTS = 0x0030, // Scoreboard Rejects (experimental)
		UNC_M2M_SCOREBOARD_WR_ACCEPTS = 0x0031, // Scoreboard Accepts (experimental)
		UNC_M2M_SCOREBOARD_WR_REJECTS = 0x0032, // Scoreboard Rejects (experimental)
		UNC_M2M_STALL0_NO_TxR_HORZ_CRD_AD_AG0 = 0x00d0, // Stall on No AD Agent0 Transgress Credits
		UNC_M2M_STALL0_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_M2M_STALL0_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_M2M_STALL0_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_M2M_STALL0_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_M2M_STALL0_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_M2M_STALL0_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_M2M_STALL0_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_M2M_STALL0_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_AD_AG0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_M2M_STALL0_NO_TxR_HORZ_CRD_AD_AG1 = 0x00d2, // Stall on No AD Agent1 Transgress Credits
		UNC_M2M_STALL0_NO_TxR_HORZ_CRD_AD_AG1__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_M2M_STALL0_NO_TxR_HORZ_CRD_AD_AG1__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_M2M_STALL0_NO_TxR_HORZ_CRD_AD_AG1__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_M2M_STALL0_NO_TxR_HORZ_CRD_AD_AG1__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_M2M_STALL0_NO_TxR_HORZ_CRD_AD_AG1__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_M2M_STALL0_NO_TxR_HORZ_CRD_AD_AG1__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_M2M_STALL0_NO_TxR_HORZ_CRD_AD_AG1__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_M2M_STALL0_NO_TxR_HORZ_CRD_AD_AG1__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_M2M_STALL0_NO_TxR_HORZ_CRD_BL_AG0 = 0x00d4, // Stall on No BL Agent0 Transgress Credits
		UNC_M2M_STALL0_NO_TxR_HORZ_CRD_BL_AG0__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_M2M_STALL0_NO_TxR_HORZ_CRD_BL_AG0__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_M2M_STALL0_NO_TxR_HORZ_CRD_BL_AG0__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_M2M_STALL0_NO_TxR_HORZ_CRD_BL_AG0__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_M2M_STALL0_NO_TxR_HORZ_CRD_BL_AG0__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_M2M_STALL0_NO_TxR_HORZ_CRD_BL_AG0__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_M2M_STALL0_NO_TxR_HORZ_CRD_BL_AG0__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_M2M_STALL0_NO_TxR_HORZ_CRD_BL_AG0__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_BL_AG0__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_M2M_STALL0_NO_TxR_HORZ_CRD_BL_AG1 = 0x00d6, // Stall on No BL Agent1 Transgress Credits
		UNC_M2M_STALL0_NO_TxR_HORZ_CRD_BL_AG1__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_BL_AG1__TGR0 = 0x0100ull, // For Transgress 0 (experimental)
		UNC_M2M_STALL0_NO_TxR_HORZ_CRD_BL_AG1__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_BL_AG1__TGR1 = 0x0200ull, // For Transgress 1 (experimental)
		UNC_M2M_STALL0_NO_TxR_HORZ_CRD_BL_AG1__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_BL_AG1__TGR2 = 0x0400ull, // For Transgress 2 (experimental)
		UNC_M2M_STALL0_NO_TxR_HORZ_CRD_BL_AG1__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_BL_AG1__TGR3 = 0x0800ull, // For Transgress 3 (experimental)
		UNC_M2M_STALL0_NO_TxR_HORZ_CRD_BL_AG1__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_BL_AG1__TGR4 = 0x1000ull, // For Transgress 4 (experimental)
		UNC_M2M_STALL0_NO_TxR_HORZ_CRD_BL_AG1__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_BL_AG1__TGR5 = 0x2000ull, // For Transgress 5 (experimental)
		UNC_M2M_STALL0_NO_TxR_HORZ_CRD_BL_AG1__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_BL_AG1__TGR6 = 0x4000ull, // For Transgress 6 (experimental)
		UNC_M2M_STALL0_NO_TxR_HORZ_CRD_BL_AG1__MASK__ICX_UNC_M2M_STALL0_NO_TXR_HORZ_CRD_BL_AG1__TGR7 = 0x8000ull, // For Transgress 7 (experimental)
		UNC_M2M_STALL1_NO_TxR_HORZ_CRD_AD_AG0 = 0x00d1, // Stall on No AD Agent0 Transgress Credits
		UNC_M2M_STALL1_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_M2M_STALL1_NO_TXR_HORZ_CRD_AD_AG1_1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_M2M_STALL1_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_M2M_STALL1_NO_TXR_HORZ_CRD_AD_AG1_1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_M2M_STALL1_NO_TxR_HORZ_CRD_AD_AG0__MASK__ICX_UNC_M2M_STALL1_NO_TXR_HORZ_CRD_AD_AG1_1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_M2M_STALL1_NO_TxR_HORZ_CRD_AD_AG1_1 = 0x00d3, // Stall on No AD Agent1 Transgress Credits
		UNC_M2M_STALL1_NO_TxR_HORZ_CRD_AD_AG1_1__MASK__ICX_UNC_M2M_STALL1_NO_TXR_HORZ_CRD_AD_AG1_1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_M2M_STALL1_NO_TxR_HORZ_CRD_AD_AG1_1__MASK__ICX_UNC_M2M_STALL1_NO_TXR_HORZ_CRD_AD_AG1_1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_M2M_STALL1_NO_TxR_HORZ_CRD_AD_AG1_1__MASK__ICX_UNC_M2M_STALL1_NO_TXR_HORZ_CRD_AD_AG1_1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_M2M_STALL1_NO_TxR_HORZ_CRD_BL_AG0_1 = 0x00d5, // Stall on No BL Agent0 Transgress Credits
		UNC_M2M_STALL1_NO_TxR_HORZ_CRD_BL_AG0_1__MASK__ICX_UNC_M2M_STALL1_NO_TXR_HORZ_CRD_BL_AG1_1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_M2M_STALL1_NO_TxR_HORZ_CRD_BL_AG0_1__MASK__ICX_UNC_M2M_STALL1_NO_TXR_HORZ_CRD_BL_AG1_1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_M2M_STALL1_NO_TxR_HORZ_CRD_BL_AG0_1__MASK__ICX_UNC_M2M_STALL1_NO_TXR_HORZ_CRD_BL_AG1_1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_M2M_STALL1_NO_TxR_HORZ_CRD_BL_AG1_1 = 0x00d7, // Stall on No BL Agent1 Transgress Credits
		UNC_M2M_STALL1_NO_TxR_HORZ_CRD_BL_AG1_1__MASK__ICX_UNC_M2M_STALL1_NO_TXR_HORZ_CRD_BL_AG1_1__TGR10 = 0x0400ull, // For Transgress 10 (experimental)
		UNC_M2M_STALL1_NO_TxR_HORZ_CRD_BL_AG1_1__MASK__ICX_UNC_M2M_STALL1_NO_TXR_HORZ_CRD_BL_AG1_1__TGR8 = 0x0100ull, // For Transgress 8 (experimental)
		UNC_M2M_STALL1_NO_TxR_HORZ_CRD_BL_AG1_1__MASK__ICX_UNC_M2M_STALL1_NO_TXR_HORZ_CRD_BL_AG1_1__TGR9 = 0x0200ull, // For Transgress 9 (experimental)
		UNC_M2M_TAG_HIT = 0x002c, // Tag Hit
		UNC_M2M_TAG_HIT__MASK__ICX_UNC_M2M_TAG_HIT__NM_RD_HIT_CLEAN = 0x0100ull, // Clean NearMem Read Hit
		UNC_M2M_TAG_HIT__MASK__ICX_UNC_M2M_TAG_HIT__NM_RD_HIT_DIRTY = 0x0200ull, // Dirty NearMem Read Hit
		UNC_M2M_TAG_HIT__MASK__ICX_UNC_M2M_TAG_HIT__NM_UFILL_HIT_CLEAN = 0x0400ull, // Clean NearMem Underfill Hit (experimental)
		UNC_M2M_TAG_HIT__MASK__ICX_UNC_M2M_TAG_HIT__NM_UFILL_HIT_DIRTY = 0x0800ull, // Dirty NearMem Underfill Hit (experimental)
		UNC_M2M_TAG_MISS = 0x0061, // Tag Miss (experimental)
		UNC_M2M_TGR_AD_CREDITS = 0x0041, // Number AD Ingress Credits (experimental)
		UNC_M2M_TGR_BL_CREDITS = 0x0042, // Number BL Ingress Credits (experimental)
		UNC_M2M_TRACKER_FULL = 0x0045, // Tracker Cycles Full
		UNC_M2M_TRACKER_FULL__MASK__ICX_UNC_M2M_TRACKER_INSERTS__CH0 = 0x0100ull, // Channel 0 (experimental)
		UNC_M2M_TRACKER_FULL__MASK__ICX_UNC_M2M_TRACKER_INSERTS__CH1 = 0x0200ull, // Channel 1 (experimental)
		UNC_M2M_TRACKER_FULL__MASK__ICX_UNC_M2M_TRACKER_INSERTS__CH2 = 0x0400ull, // Channel 2 (experimental)
		UNC_M2M_TRACKER_INSERTS = 0x0049, // Tracker Inserts
		UNC_M2M_TRACKER_INSERTS__MASK__ICX_UNC_M2M_TRACKER_INSERTS__CH0 = 0x0100ull, // Channel 0 (experimental)
		UNC_M2M_TRACKER_INSERTS__MASK__ICX_UNC_M2M_TRACKER_INSERTS__CH1 = 0x0200ull, // Channel 1 (experimental)
		UNC_M2M_TRACKER_INSERTS__MASK__ICX_UNC_M2M_TRACKER_INSERTS__CH2 = 0x0400ull, // Channel 2 (experimental)
		UNC_M2M_TRACKER_NE = 0x0046, // Tracker Cycles Not Empty
		UNC_M2M_TRACKER_NE__MASK__ICX_UNC_M2M_TRACKER_OCCUPANCY__CH0 = 0x0100ull, // Channel 0 (experimental)
		UNC_M2M_TRACKER_NE__MASK__ICX_UNC_M2M_TRACKER_OCCUPANCY__CH1 = 0x0200ull, // Channel 1 (experimental)
		UNC_M2M_TRACKER_NE__MASK__ICX_UNC_M2M_TRACKER_OCCUPANCY__CH2 = 0x0400ull, // Channel 2 (experimental)
		UNC_M2M_TRACKER_OCCUPANCY = 0x0047, // Tracker Occupancy
		UNC_M2M_TRACKER_OCCUPANCY__MASK__ICX_UNC_M2M_TRACKER_OCCUPANCY__CH0 = 0x0100ull, // Channel 0 (experimental)
		UNC_M2M_TRACKER_OCCUPANCY__MASK__ICX_UNC_M2M_TRACKER_OCCUPANCY__CH1 = 0x0200ull, // Channel 1 (experimental)
		UNC_M2M_TRACKER_OCCUPANCY__MASK__ICX_UNC_M2M_TRACKER_OCCUPANCY__CH2 = 0x0400ull, // Channel 2 (experimental)
		UNC_M2M_TxC_AD_CREDITS_ACQUIRED = 0x000d, // AD Egress (to CMS) Credit Acquired (experimental)
		UNC_M2M_TxC_AD_CREDIT_OCCUPANCY = 0x000e, // AD Egress (to CMS) Credits Occupancy (experimental)
		UNC_M2M_TxC_AD_CYCLES_FULL = 0x000c, // AD Egress (to CMS) Full (experimental)
		UNC_M2M_TxC_AD_CYCLES_NE = 0x000b, // AD Egress (to CMS) Not Empty (experimental)
		UNC_M2M_TxC_AD_INSERTS = 0x0009, // AD Egress (to CMS) Allocations (experimental)
		UNC_M2M_TxC_AD_NO_CREDIT_CYCLES = 0x000f, // Cycles with No AD Egress (to CMS) Credits (experimental)
		UNC_M2M_TxC_AD_NO_CREDIT_STALLED = 0x0010, // Cycles Stalled with No AD Egress (to CMS) Credits (experimental)
		UNC_M2M_TxC_AD_OCCUPANCY = 0x000a, // AD Egress (to CMS) Occupancy (experimental)
		UNC_M2M_TxC_AK = 0x0039, // Outbound Ring Transactions on AK
		UNC_M2M_TxC_AK__MASK__ICX_UNC_M2M_TXC_AK__CRD_CBO = 0x0200ull, // CRD Transactions to Cbo (experimental)
		UNC_M2M_TxC_AK__MASK__ICX_UNC_M2M_TXC_AK__NDR = 0x0100ull, // NDR Transactions (experimental)
		UNC_M2M_TxC_AKC_CREDITS = 0x005f, // AKC Credits (experimental)
		UNC_M2M_TxC_AK_CREDITS_ACQUIRED = 0x001d, // AK Egress (to CMS) Credit Acquired
		UNC_M2M_TxC_AK_CREDITS_ACQUIRED__MASK__ICX_UNC_M2M_TXC_AK_NO_CREDIT_CYCLES__CMS0 = 0x0100ull, // Common Mesh Stop - Near Side (experimental)
		UNC_M2M_TxC_AK_CREDITS_ACQUIRED__MASK__ICX_UNC_M2M_TXC_AK_NO_CREDIT_CYCLES__CMS1 = 0x0200ull, // Common Mesh Stop - Far Side (experimental)
		UNC_M2M_TxC_AK_CYCLES_FULL = 0x0014, // AK Egress (to CMS) Full
		UNC_M2M_TxC_AK_CYCLES_FULL__MASK__ICX_UNC_M2M_TXC_AK_CYCLES_FULL__ALL = 0x0300ull, // All (experimental)
		UNC_M2M_TxC_AK_CYCLES_FULL__MASK__ICX_UNC_M2M_TXC_AK_CYCLES_FULL__CMS0 = 0x0100ull, // Common Mesh Stop - Near Side (experimental)
		UNC_M2M_TxC_AK_CYCLES_FULL__MASK__ICX_UNC_M2M_TXC_AK_CYCLES_FULL__CMS1 = 0x0200ull, // Common Mesh Stop - Far Side (experimental)
		UNC_M2M_TxC_AK_CYCLES_FULL__MASK__ICX_UNC_M2M_TXC_AK_CYCLES_FULL__RDCRD0 = 0x0800ull, // TBD (experimental)
		UNC_M2M_TxC_AK_CYCLES_FULL__MASK__ICX_UNC_M2M_TXC_AK_CYCLES_FULL__RDCRD1 = 0x8800ull, // TBD (experimental)
		UNC_M2M_TxC_AK_CYCLES_FULL__MASK__ICX_UNC_M2M_TXC_AK_CYCLES_FULL__WRCMP0 = 0x2000ull, // TBD (experimental)
		UNC_M2M_TxC_AK_CYCLES_FULL__MASK__ICX_UNC_M2M_TXC_AK_CYCLES_FULL__WRCMP1 = 0xa000ull, // TBD (experimental)
		UNC_M2M_TxC_AK_CYCLES_FULL__MASK__ICX_UNC_M2M_TXC_AK_CYCLES_FULL__WRCRD0 = 0x1000ull, // TBD (experimental)
		UNC_M2M_TxC_AK_CYCLES_FULL__MASK__ICX_UNC_M2M_TXC_AK_CYCLES_FULL__WRCRD1 = 0x9000ull, // TBD (experimental)
		UNC_M2M_TxC_AK_CYCLES_NE = 0x0013, // AK Egress (to CMS) Not Empty
		UNC_M2M_TxC_AK_CYCLES_NE__MASK__ICX_UNC_M2M_TXC_AK_OCCUPANCY__ALL = 0x0300ull, // All (experimental)
		UNC_M2M_TxC_AK_CYCLES_NE__MASK__ICX_UNC_M2M_TXC_AK_OCCUPANCY__CMS0 = 0x0100ull, // Common Mesh Stop - Near Side (experimental)
		UNC_M2M_TxC_AK_CYCLES_NE__MASK__ICX_UNC_M2M_TXC_AK_OCCUPANCY__CMS1 = 0x0200ull, // Common Mesh Stop - Far Side (experimental)
		UNC_M2M_TxC_AK_CYCLES_NE__MASK__ICX_UNC_M2M_TXC_AK_OCCUPANCY__RDCRD = 0x0800ull, // TBD (experimental)
		UNC_M2M_TxC_AK_CYCLES_NE__MASK__ICX_UNC_M2M_TXC_AK_OCCUPANCY__WRCMP = 0x2000ull, // TBD (experimental)
		UNC_M2M_TxC_AK_CYCLES_NE__MASK__ICX_UNC_M2M_TXC_AK_OCCUPANCY__WRCRD = 0x1000ull, // TBD (experimental)
		UNC_M2M_TxC_AK_INSERTS = 0x0011, // AK Egress (to CMS) Allocations
		UNC_M2M_TxC_AK_INSERTS__MASK__ICX_UNC_M2M_TXC_AK_INSERTS__ALL = 0x0300ull, // All (experimental)
		UNC_M2M_TxC_AK_INSERTS__MASK__ICX_UNC_M2M_TXC_AK_INSERTS__CMS0 = 0x0100ull, // Common Mesh Stop - Near Side (experimental)
		UNC_M2M_TxC_AK_INSERTS__MASK__ICX_UNC_M2M_TXC_AK_INSERTS__CMS1 = 0x0200ull, // Common Mesh Stop - Far Side (experimental)
		UNC_M2M_TxC_AK_INSERTS__MASK__ICX_UNC_M2M_TXC_AK_INSERTS__PREF_RD_CAM_HIT = 0x4000ull, // TBD (experimental)
		UNC_M2M_TxC_AK_INSERTS__MASK__ICX_UNC_M2M_TXC_AK_INSERTS__RDCRD = 0x0800ull, // TBD (experimental)
		UNC_M2M_TxC_AK_INSERTS__MASK__ICX_UNC_M2M_TXC_AK_INSERTS__WRCMP = 0x2000ull, // TBD (experimental)
		UNC_M2M_TxC_AK_INSERTS__MASK__ICX_UNC_M2M_TXC_AK_INSERTS__WRCRD = 0x1000ull, // TBD (experimental)
		UNC_M2M_TxC_AK_NO_CREDIT_CYCLES = 0x001f, // Cycles with No AK Egress (to CMS) Credits
		UNC_M2M_TxC_AK_NO_CREDIT_CYCLES__MASK__ICX_UNC_M2M_TXC_AK_NO_CREDIT_CYCLES__CMS0 = 0x0100ull, // Common Mesh Stop - Near Side (experimental)
		UNC_M2M_TxC_AK_NO_CREDIT_CYCLES__MASK__ICX_UNC_M2M_TXC_AK_NO_CREDIT_CYCLES__CMS1 = 0x0200ull, // Common Mesh Stop - Far Side (experimental)
		UNC_M2M_TxC_AK_NO_CREDIT_STALLED = 0x0020, // Cycles Stalled with No AK Egress (to CMS) Credits
		UNC_M2M_TxC_AK_NO_CREDIT_STALLED__MASK__ICX_UNC_M2M_TXC_BL_CREDITS_ACQUIRED__CMS0 = 0x0100ull, // Common Mesh Stop - Near Side (experimental)
		UNC_M2M_TxC_AK_NO_CREDIT_STALLED__MASK__ICX_UNC_M2M_TXC_BL_CREDITS_ACQUIRED__CMS1 = 0x0200ull, // Common Mesh Stop - Far Side (experimental)
		UNC_M2M_TxC_AK_OCCUPANCY = 0x0012, // AK Egress (to CMS) Occupancy
		UNC_M2M_TxC_AK_OCCUPANCY__MASK__ICX_UNC_M2M_TXC_AK_OCCUPANCY__ALL = 0x0300ull, // All (experimental)
		UNC_M2M_TxC_AK_OCCUPANCY__MASK__ICX_UNC_M2M_TXC_AK_OCCUPANCY__CMS0 = 0x0100ull, // Common Mesh Stop - Near Side (experimental)
		UNC_M2M_TxC_AK_OCCUPANCY__MASK__ICX_UNC_M2M_TXC_AK_OCCUPANCY__CMS1 = 0x0200ull, // Common Mesh Stop - Far Side (experimental)
		UNC_M2M_TxC_AK_OCCUPANCY__MASK__ICX_UNC_M2M_TXC_AK_OCCUPANCY__RDCRD = 0x0800ull, // TBD (experimental)
		UNC_M2M_TxC_AK_OCCUPANCY__MASK__ICX_UNC_M2M_TXC_AK_OCCUPANCY__WRCMP = 0x2000ull, // TBD (experimental)
		UNC_M2M_TxC_AK_OCCUPANCY__MASK__ICX_UNC_M2M_TXC_AK_OCCUPANCY__WRCRD = 0x1000ull, // TBD (experimental)
		UNC_M2M_TxC_BL = 0x0040, // Outbound DRS Ring Transactions to Cache
		UNC_M2M_TxC_BL__MASK__ICX_UNC_M2M_TXC_BL__DRS_CACHE = 0x0100ull, // Data to Cache (experimental)
		UNC_M2M_TxC_BL__MASK__ICX_UNC_M2M_TXC_BL__DRS_CORE = 0x0200ull, // Data to Core (experimental)
		UNC_M2M_TxC_BL__MASK__ICX_UNC_M2M_TXC_BL__DRS_UPI = 0x0400ull, // Data to QPI (experimental)
		UNC_M2M_TxC_BL_CREDITS_ACQUIRED = 0x0019, // BL Egress (to CMS) Credit Acquired
		UNC_M2M_TxC_BL_CREDITS_ACQUIRED__MASK__ICX_UNC_M2M_TXC_BL_CREDITS_ACQUIRED__CMS0 = 0x0100ull, // Common Mesh Stop - Near Side (experimental)
		UNC_M2M_TxC_BL_CREDITS_ACQUIRED__MASK__ICX_UNC_M2M_TXC_BL_CREDITS_ACQUIRED__CMS1 = 0x0200ull, // Common Mesh Stop - Far Side (experimental)
		UNC_M2M_TxC_BL_CYCLES_FULL = 0x0018, // BL Egress (to CMS) Full
		UNC_M2M_TxC_BL_CYCLES_FULL__MASK__ICX_UNC_M2M_TXC_BL_CYCLES_NE__ALL = 0x0300ull, // All (experimental)
		UNC_M2M_TxC_BL_CYCLES_FULL__MASK__ICX_UNC_M2M_TXC_BL_CYCLES_NE__CMS0 = 0x0100ull, // Common Mesh Stop - Near Side (experimental)
		UNC_M2M_TxC_BL_CYCLES_FULL__MASK__ICX_UNC_M2M_TXC_BL_CYCLES_NE__CMS1 = 0x0200ull, // Common Mesh Stop - Far Side (experimental)
		UNC_M2M_TxC_BL_CYCLES_NE = 0x0017, // BL Egress (to CMS) Not Empty
		UNC_M2M_TxC_BL_CYCLES_NE__MASK__ICX_UNC_M2M_TXC_BL_CYCLES_NE__ALL = 0x0300ull, // All (experimental)
		UNC_M2M_TxC_BL_CYCLES_NE__MASK__ICX_UNC_M2M_TXC_BL_CYCLES_NE__CMS0 = 0x0100ull, // Common Mesh Stop - Near Side (experimental)
		UNC_M2M_TxC_BL_CYCLES_NE__MASK__ICX_UNC_M2M_TXC_BL_CYCLES_NE__CMS1 = 0x0200ull, // Common Mesh Stop - Far Side (experimental)
		UNC_M2M_TxC_BL_INSERTS = 0x0015, // BL Egress (to CMS) Allocations
		UNC_M2M_TxC_BL_INSERTS__MASK__ICX_UNC_M2M_TXC_BL_INSERTS__ALL = 0x0300ull, // All (experimental)
		UNC_M2M_TxC_BL_INSERTS__MASK__ICX_UNC_M2M_TXC_BL_INSERTS__CMS0 = 0x0100ull, // Common Mesh Stop - Near Side (experimental)
		UNC_M2M_TxC_BL_INSERTS__MASK__ICX_UNC_M2M_TXC_BL_INSERTS__CMS1 = 0x0200ull, // Common Mesh Stop - Far Side (experimental)
		UNC_M2M_TxC_BL_NO_CREDIT_CYCLES = 0x001b, // Cycles with No BL Egress (to CMS) Credits
		UNC_M2M_TxC_BL_NO_CREDIT_CYCLES__MASK__ICX_UNC_M2M_TXC_BL_NO_CREDIT_STALLED__CMS0 = 0x0100ull, // Common Mesh Stop - Near Side (experimental)
		UNC_M2M_TxC_BL_NO_CREDIT_CYCLES__MASK__ICX_UNC_M2M_TXC_BL_NO_CREDIT_STALLED__CMS1 = 0x0200ull, // Common Mesh Stop - Far Side (experimental)
		UNC_M2M_TxC_BL_NO_CREDIT_STALLED = 0x001c, // Cycles Stalled with No BL Egress (to CMS) Credits
		UNC_M2M_TxC_BL_NO_CREDIT_STALLED__MASK__ICX_UNC_M2M_TXC_BL_NO_CREDIT_STALLED__CMS0 = 0x0100ull, // Common Mesh Stop - Near Side (experimental)
		UNC_M2M_TxC_BL_NO_CREDIT_STALLED__MASK__ICX_UNC_M2M_TXC_BL_NO_CREDIT_STALLED__CMS1 = 0x0200ull, // Common Mesh Stop - Far Side (experimental)
		UNC_M2M_TxR_HORZ_ADS_USED = 0x00a6, // CMS Horizontal ADS Used
		UNC_M2M_TxR_HORZ_ADS_USED__MASK__ICX_UNC_M2M_TXR_HORZ_ADS_USED__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_M2M_TxR_HORZ_ADS_USED__MASK__ICX_UNC_M2M_TXR_HORZ_ADS_USED__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_M2M_TxR_HORZ_ADS_USED__MASK__ICX_UNC_M2M_TXR_HORZ_ADS_USED__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M2M_TxR_HORZ_ADS_USED__MASK__ICX_UNC_M2M_TXR_HORZ_ADS_USED__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_M2M_TxR_HORZ_ADS_USED__MASK__ICX_UNC_M2M_TXR_HORZ_ADS_USED__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_M2M_TxR_HORZ_ADS_USED__MASK__ICX_UNC_M2M_TXR_HORZ_ADS_USED__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M2M_TxR_HORZ_BYPASS = 0x00a7, // CMS Horizontal Bypass Used
		UNC_M2M_TxR_HORZ_BYPASS__MASK__ICX_UNC_M2M_TXR_HORZ_CYCLES_FULL__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_M2M_TxR_HORZ_BYPASS__MASK__ICX_UNC_M2M_TXR_HORZ_CYCLES_FULL__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_M2M_TxR_HORZ_BYPASS__MASK__ICX_UNC_M2M_TXR_HORZ_CYCLES_FULL__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M2M_TxR_HORZ_BYPASS__MASK__ICX_UNC_M2M_TXR_HORZ_CYCLES_FULL__AK = 0x0200ull, // AK (experimental)
		UNC_M2M_TxR_HORZ_BYPASS__MASK__ICX_UNC_M2M_TXR_HORZ_CYCLES_FULL__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_M2M_TxR_HORZ_BYPASS__MASK__ICX_UNC_M2M_TXR_HORZ_CYCLES_FULL__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_M2M_TxR_HORZ_BYPASS__MASK__ICX_UNC_M2M_TXR_HORZ_CYCLES_FULL__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_M2M_TxR_HORZ_BYPASS__MASK__ICX_UNC_M2M_TXR_HORZ_CYCLES_FULL__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M2M_TxR_HORZ_BYPASS__MASK__ICX_UNC_M2M_TXR_HORZ_CYCLES_FULL__IV = 0x0800ull, // IV (experimental)
		UNC_M2M_TxR_HORZ_CYCLES_FULL = 0x00a2, // Cycles CMS Horizontal Egress Queue is Full
		UNC_M2M_TxR_HORZ_CYCLES_FULL__MASK__ICX_UNC_M2M_TXR_HORZ_CYCLES_FULL__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_M2M_TxR_HORZ_CYCLES_FULL__MASK__ICX_UNC_M2M_TXR_HORZ_CYCLES_FULL__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_M2M_TxR_HORZ_CYCLES_FULL__MASK__ICX_UNC_M2M_TXR_HORZ_CYCLES_FULL__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M2M_TxR_HORZ_CYCLES_FULL__MASK__ICX_UNC_M2M_TXR_HORZ_CYCLES_FULL__AK = 0x0200ull, // AK (experimental)
		UNC_M2M_TxR_HORZ_CYCLES_FULL__MASK__ICX_UNC_M2M_TXR_HORZ_CYCLES_FULL__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_M2M_TxR_HORZ_CYCLES_FULL__MASK__ICX_UNC_M2M_TXR_HORZ_CYCLES_FULL__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_M2M_TxR_HORZ_CYCLES_FULL__MASK__ICX_UNC_M2M_TXR_HORZ_CYCLES_FULL__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_M2M_TxR_HORZ_CYCLES_FULL__MASK__ICX_UNC_M2M_TXR_HORZ_CYCLES_FULL__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M2M_TxR_HORZ_CYCLES_FULL__MASK__ICX_UNC_M2M_TXR_HORZ_CYCLES_FULL__IV = 0x0800ull, // IV (experimental)
		UNC_M2M_TxR_HORZ_CYCLES_NE = 0x00a3, // Cycles CMS Horizontal Egress Queue is Not Empty
		UNC_M2M_TxR_HORZ_CYCLES_NE__MASK__ICX_UNC_M2M_TXR_HORZ_INSERTS__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_M2M_TxR_HORZ_CYCLES_NE__MASK__ICX_UNC_M2M_TXR_HORZ_INSERTS__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_M2M_TxR_HORZ_CYCLES_NE__MASK__ICX_UNC_M2M_TXR_HORZ_INSERTS__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M2M_TxR_HORZ_CYCLES_NE__MASK__ICX_UNC_M2M_TXR_HORZ_INSERTS__AK = 0x0200ull, // AK (experimental)
		UNC_M2M_TxR_HORZ_CYCLES_NE__MASK__ICX_UNC_M2M_TXR_HORZ_INSERTS__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_M2M_TxR_HORZ_CYCLES_NE__MASK__ICX_UNC_M2M_TXR_HORZ_INSERTS__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_M2M_TxR_HORZ_CYCLES_NE__MASK__ICX_UNC_M2M_TXR_HORZ_INSERTS__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_M2M_TxR_HORZ_CYCLES_NE__MASK__ICX_UNC_M2M_TXR_HORZ_INSERTS__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M2M_TxR_HORZ_CYCLES_NE__MASK__ICX_UNC_M2M_TXR_HORZ_INSERTS__IV = 0x0800ull, // IV (experimental)
		UNC_M2M_TxR_HORZ_INSERTS = 0x00a1, // CMS Horizontal Egress Inserts
		UNC_M2M_TxR_HORZ_INSERTS__MASK__ICX_UNC_M2M_TXR_HORZ_INSERTS__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_M2M_TxR_HORZ_INSERTS__MASK__ICX_UNC_M2M_TXR_HORZ_INSERTS__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_M2M_TxR_HORZ_INSERTS__MASK__ICX_UNC_M2M_TXR_HORZ_INSERTS__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M2M_TxR_HORZ_INSERTS__MASK__ICX_UNC_M2M_TXR_HORZ_INSERTS__AK = 0x0200ull, // AK (experimental)
		UNC_M2M_TxR_HORZ_INSERTS__MASK__ICX_UNC_M2M_TXR_HORZ_INSERTS__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_M2M_TxR_HORZ_INSERTS__MASK__ICX_UNC_M2M_TXR_HORZ_INSERTS__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_M2M_TxR_HORZ_INSERTS__MASK__ICX_UNC_M2M_TXR_HORZ_INSERTS__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_M2M_TxR_HORZ_INSERTS__MASK__ICX_UNC_M2M_TXR_HORZ_INSERTS__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M2M_TxR_HORZ_INSERTS__MASK__ICX_UNC_M2M_TXR_HORZ_INSERTS__IV = 0x0800ull, // IV (experimental)
		UNC_M2M_TxR_HORZ_NACK = 0x00a4, // CMS Horizontal Egress NACKs
		UNC_M2M_TxR_HORZ_NACK__MASK__ICX_UNC_M2M_TXR_HORZ_OCCUPANCY__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_M2M_TxR_HORZ_NACK__MASK__ICX_UNC_M2M_TXR_HORZ_OCCUPANCY__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_M2M_TxR_HORZ_NACK__MASK__ICX_UNC_M2M_TXR_HORZ_OCCUPANCY__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M2M_TxR_HORZ_NACK__MASK__ICX_UNC_M2M_TXR_HORZ_OCCUPANCY__AK = 0x0200ull, // AK (experimental)
		UNC_M2M_TxR_HORZ_NACK__MASK__ICX_UNC_M2M_TXR_HORZ_OCCUPANCY__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_M2M_TxR_HORZ_NACK__MASK__ICX_UNC_M2M_TXR_HORZ_OCCUPANCY__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_M2M_TxR_HORZ_NACK__MASK__ICX_UNC_M2M_TXR_HORZ_OCCUPANCY__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_M2M_TxR_HORZ_NACK__MASK__ICX_UNC_M2M_TXR_HORZ_OCCUPANCY__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M2M_TxR_HORZ_NACK__MASK__ICX_UNC_M2M_TXR_HORZ_OCCUPANCY__IV = 0x0800ull, // IV (experimental)
		UNC_M2M_TxR_HORZ_OCCUPANCY = 0x00a0, // CMS Horizontal Egress Occupancy
		UNC_M2M_TxR_HORZ_OCCUPANCY__MASK__ICX_UNC_M2M_TXR_HORZ_OCCUPANCY__AD_ALL = 0x1100ull, // AD - All (experimental)
		UNC_M2M_TxR_HORZ_OCCUPANCY__MASK__ICX_UNC_M2M_TXR_HORZ_OCCUPANCY__AD_CRD = 0x1000ull, // AD - Credited (experimental)
		UNC_M2M_TxR_HORZ_OCCUPANCY__MASK__ICX_UNC_M2M_TXR_HORZ_OCCUPANCY__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M2M_TxR_HORZ_OCCUPANCY__MASK__ICX_UNC_M2M_TXR_HORZ_OCCUPANCY__AK = 0x0200ull, // AK (experimental)
		UNC_M2M_TxR_HORZ_OCCUPANCY__MASK__ICX_UNC_M2M_TXR_HORZ_OCCUPANCY__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_M2M_TxR_HORZ_OCCUPANCY__MASK__ICX_UNC_M2M_TXR_HORZ_OCCUPANCY__BL_ALL = 0x4400ull, // BL - All (experimental)
		UNC_M2M_TxR_HORZ_OCCUPANCY__MASK__ICX_UNC_M2M_TXR_HORZ_OCCUPANCY__BL_CRD = 0x4000ull, // BL - Credited (experimental)
		UNC_M2M_TxR_HORZ_OCCUPANCY__MASK__ICX_UNC_M2M_TXR_HORZ_OCCUPANCY__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M2M_TxR_HORZ_OCCUPANCY__MASK__ICX_UNC_M2M_TXR_HORZ_OCCUPANCY__IV = 0x0800ull, // IV (experimental)
		UNC_M2M_TxR_HORZ_STARVED = 0x00a5, // CMS Horizontal Egress Injection Starvation
		UNC_M2M_TxR_HORZ_STARVED__MASK__ICX_UNC_M2M_TXR_HORZ_STARVED__AD_ALL = 0x0100ull, // AD - All (experimental)
		UNC_M2M_TxR_HORZ_STARVED__MASK__ICX_UNC_M2M_TXR_HORZ_STARVED__AD_UNCRD = 0x0100ull, // AD - Uncredited (experimental)
		UNC_M2M_TxR_HORZ_STARVED__MASK__ICX_UNC_M2M_TXR_HORZ_STARVED__AK = 0x0200ull, // AK (experimental)
		UNC_M2M_TxR_HORZ_STARVED__MASK__ICX_UNC_M2M_TXR_HORZ_STARVED__AKC_UNCRD = 0x8000ull, // AKC - Uncredited (experimental)
		UNC_M2M_TxR_HORZ_STARVED__MASK__ICX_UNC_M2M_TXR_HORZ_STARVED__BL_ALL = 0x0400ull, // BL - All (experimental)
		UNC_M2M_TxR_HORZ_STARVED__MASK__ICX_UNC_M2M_TXR_HORZ_STARVED__BL_UNCRD = 0x0400ull, // BL - Uncredited (experimental)
		UNC_M2M_TxR_HORZ_STARVED__MASK__ICX_UNC_M2M_TXR_HORZ_STARVED__IV = 0x0800ull, // IV (experimental)
		UNC_M2M_TxR_VERT_ADS_USED = 0x009c, // CMS Vertical ADS Used
		UNC_M2M_TxR_VERT_ADS_USED__MASK__ICX_UNC_M2M_TXR_VERT_ADS_USED__AD_AG0 = 0x0100ull, // AD - Agent 0 (experimental)
		UNC_M2M_TxR_VERT_ADS_USED__MASK__ICX_UNC_M2M_TXR_VERT_ADS_USED__AD_AG1 = 0x1000ull, // AD - Agent 1 (experimental)
		UNC_M2M_TxR_VERT_ADS_USED__MASK__ICX_UNC_M2M_TXR_VERT_ADS_USED__BL_AG0 = 0x0400ull, // BL - Agent 0 (experimental)
		UNC_M2M_TxR_VERT_ADS_USED__MASK__ICX_UNC_M2M_TXR_VERT_ADS_USED__BL_AG1 = 0x4000ull, // BL - Agent 1 (experimental)
		UNC_M2M_TxR_VERT_BYPASS = 0x009d, // CMS Vertical ADS Used
		UNC_M2M_TxR_VERT_BYPASS__MASK__ICX_UNC_M2M_TXR_VERT_BYPASS__AD_AG0 = 0x0100ull, // AD - Agent 0 (experimental)
		UNC_M2M_TxR_VERT_BYPASS__MASK__ICX_UNC_M2M_TXR_VERT_BYPASS__AD_AG1 = 0x1000ull, // AD - Agent 1 (experimental)
		UNC_M2M_TxR_VERT_BYPASS__MASK__ICX_UNC_M2M_TXR_VERT_BYPASS__AK_AG0 = 0x0200ull, // AK - Agent 0 (experimental)
		UNC_M2M_TxR_VERT_BYPASS__MASK__ICX_UNC_M2M_TXR_VERT_BYPASS__AK_AG1 = 0x2000ull, // AK - Agent 1 (experimental)
		UNC_M2M_TxR_VERT_BYPASS__MASK__ICX_UNC_M2M_TXR_VERT_BYPASS__BL_AG0 = 0x0400ull, // BL - Agent 0 (experimental)
		UNC_M2M_TxR_VERT_BYPASS__MASK__ICX_UNC_M2M_TXR_VERT_BYPASS__BL_AG1 = 0x4000ull, // BL - Agent 1 (experimental)
		UNC_M2M_TxR_VERT_BYPASS__MASK__ICX_UNC_M2M_TXR_VERT_BYPASS__IV_AG1 = 0x0800ull, // IV - Agent 1 (experimental)
		UNC_M2M_TxR_VERT_BYPASS_1 = 0x009e, // CMS Vertical ADS Used
		UNC_M2M_TxR_VERT_BYPASS_1__MASK__ICX_UNC_M2M_TXR_VERT_CYCLES_FULL1__AKC_AG0 = 0x0100ull, // AKC - Agent 0 (experimental)
		UNC_M2M_TxR_VERT_BYPASS_1__MASK__ICX_UNC_M2M_TXR_VERT_CYCLES_FULL1__AKC_AG1 = 0x0200ull, // AKC - Agent 1 (experimental)
		UNC_M2M_TxR_VERT_CYCLES_FULL0 = 0x0094, // Cycles CMS Vertical Egress Queue Is Full
		UNC_M2M_TxR_VERT_CYCLES_FULL0__MASK__ICX_UNC_M2M_TXR_VERT_CYCLES_NE0__AD_AG0 = 0x0100ull, // AD - Agent 0 (experimental)
		UNC_M2M_TxR_VERT_CYCLES_FULL0__MASK__ICX_UNC_M2M_TXR_VERT_CYCLES_NE0__AD_AG1 = 0x1000ull, // AD - Agent 1 (experimental)
		UNC_M2M_TxR_VERT_CYCLES_FULL0__MASK__ICX_UNC_M2M_TXR_VERT_CYCLES_NE0__AK_AG0 = 0x0200ull, // AK - Agent 0 (experimental)
		UNC_M2M_TxR_VERT_CYCLES_FULL0__MASK__ICX_UNC_M2M_TXR_VERT_CYCLES_NE0__AK_AG1 = 0x2000ull, // AK - Agent 1 (experimental)
		UNC_M2M_TxR_VERT_CYCLES_FULL0__MASK__ICX_UNC_M2M_TXR_VERT_CYCLES_NE0__BL_AG0 = 0x0400ull, // BL - Agent 0 (experimental)
		UNC_M2M_TxR_VERT_CYCLES_FULL0__MASK__ICX_UNC_M2M_TXR_VERT_CYCLES_NE0__BL_AG1 = 0x4000ull, // BL - Agent 1 (experimental)
		UNC_M2M_TxR_VERT_CYCLES_FULL0__MASK__ICX_UNC_M2M_TXR_VERT_CYCLES_NE0__IV_AG0 = 0x0800ull, // IV - Agent 0 (experimental)
		UNC_M2M_TxR_VERT_CYCLES_FULL1 = 0x0095, // Cycles CMS Vertical Egress Queue Is Full
		UNC_M2M_TxR_VERT_CYCLES_FULL1__MASK__ICX_UNC_M2M_TXR_VERT_CYCLES_FULL1__AKC_AG0 = 0x0100ull, // AKC - Agent 0 (experimental)
		UNC_M2M_TxR_VERT_CYCLES_FULL1__MASK__ICX_UNC_M2M_TXR_VERT_CYCLES_FULL1__AKC_AG1 = 0x0200ull, // AKC - Agent 1 (experimental)
		UNC_M2M_TxR_VERT_CYCLES_NE0 = 0x0096, // Cycles CMS Vertical Egress Queue Is Not Empty
		UNC_M2M_TxR_VERT_CYCLES_NE0__MASK__ICX_UNC_M2M_TXR_VERT_CYCLES_NE0__AD_AG0 = 0x0100ull, // AD - Agent 0 (experimental)
		UNC_M2M_TxR_VERT_CYCLES_NE0__MASK__ICX_UNC_M2M_TXR_VERT_CYCLES_NE0__AD_AG1 = 0x1000ull, // AD - Agent 1 (experimental)
		UNC_M2M_TxR_VERT_CYCLES_NE0__MASK__ICX_UNC_M2M_TXR_VERT_CYCLES_NE0__AK_AG0 = 0x0200ull, // AK - Agent 0 (experimental)
		UNC_M2M_TxR_VERT_CYCLES_NE0__MASK__ICX_UNC_M2M_TXR_VERT_CYCLES_NE0__AK_AG1 = 0x2000ull, // AK - Agent 1 (experimental)
		UNC_M2M_TxR_VERT_CYCLES_NE0__MASK__ICX_UNC_M2M_TXR_VERT_CYCLES_NE0__BL_AG0 = 0x0400ull, // BL - Agent 0 (experimental)
		UNC_M2M_TxR_VERT_CYCLES_NE0__MASK__ICX_UNC_M2M_TXR_VERT_CYCLES_NE0__BL_AG1 = 0x4000ull, // BL - Agent 1 (experimental)
		UNC_M2M_TxR_VERT_CYCLES_NE0__MASK__ICX_UNC_M2M_TXR_VERT_CYCLES_NE0__IV_AG0 = 0x0800ull, // IV - Agent 0 (experimental)
		UNC_M2M_TxR_VERT_CYCLES_NE1 = 0x0097, // Cycles CMS Vertical Egress Queue Is Not Empty
		UNC_M2M_TxR_VERT_CYCLES_NE1__MASK__ICX_UNC_M2M_TXR_VERT_INSERTS1__AKC_AG0 = 0x0100ull, // AKC - Agent 0 (experimental)
		UNC_M2M_TxR_VERT_CYCLES_NE1__MASK__ICX_UNC_M2M_TXR_VERT_INSERTS1__AKC_AG1 = 0x0200ull, // AKC - Agent 1 (experimental)
		UNC_M2M_TxR_VERT_INSERTS0 = 0x0092, // CMS Vert Egress Allocations
		UNC_M2M_TxR_VERT_INSERTS0__MASK__ICX_UNC_M2M_TXR_VERT_OCCUPANCY0__AD_AG0 = 0x0100ull, // AD - Agent 0 (experimental)
		UNC_M2M_TxR_VERT_INSERTS0__MASK__ICX_UNC_M2M_TXR_VERT_OCCUPANCY0__AD_AG1 = 0x1000ull, // AD - Agent 1 (experimental)
		UNC_M2M_TxR_VERT_INSERTS0__MASK__ICX_UNC_M2M_TXR_VERT_OCCUPANCY0__AK_AG0 = 0x0200ull, // AK - Agent 0 (experimental)
		UNC_M2M_TxR_VERT_INSERTS0__MASK__ICX_UNC_M2M_TXR_VERT_OCCUPANCY0__AK_AG1 = 0x2000ull, // AK - Agent 1 (experimental)
		UNC_M2M_TxR_VERT_INSERTS0__MASK__ICX_UNC_M2M_TXR_VERT_OCCUPANCY0__BL_AG0 = 0x0400ull, // BL - Agent 0 (experimental)
		UNC_M2M_TxR_VERT_INSERTS0__MASK__ICX_UNC_M2M_TXR_VERT_OCCUPANCY0__BL_AG1 = 0x4000ull, // BL - Agent 1 (experimental)
		UNC_M2M_TxR_VERT_INSERTS0__MASK__ICX_UNC_M2M_TXR_VERT_OCCUPANCY0__IV_AG0 = 0x0800ull, // IV - Agent 0 (experimental)
		UNC_M2M_TxR_VERT_INSERTS1 = 0x0093, // CMS Vert Egress Allocations
		UNC_M2M_TxR_VERT_INSERTS1__MASK__ICX_UNC_M2M_TXR_VERT_INSERTS1__AKC_AG0 = 0x0100ull, // AKC - Agent 0 (experimental)
		UNC_M2M_TxR_VERT_INSERTS1__MASK__ICX_UNC_M2M_TXR_VERT_INSERTS1__AKC_AG1 = 0x0200ull, // AKC - Agent 1 (experimental)
		UNC_M2M_TxR_VERT_NACK0 = 0x0098, // CMS Vertical Egress NACKs
		UNC_M2M_TxR_VERT_NACK0__MASK__ICX_UNC_M2M_TXR_VERT_STARVED0__AD_AG0 = 0x0100ull, // AD - Agent 0 (experimental)
		UNC_M2M_TxR_VERT_NACK0__MASK__ICX_UNC_M2M_TXR_VERT_STARVED0__AD_AG1 = 0x1000ull, // AD - Agent 1 (experimental)
		UNC_M2M_TxR_VERT_NACK0__MASK__ICX_UNC_M2M_TXR_VERT_STARVED0__AK_AG0 = 0x0200ull, // AK - Agent 0 (experimental)
		UNC_M2M_TxR_VERT_NACK0__MASK__ICX_UNC_M2M_TXR_VERT_STARVED0__AK_AG1 = 0x2000ull, // AK - Agent 1 (experimental)
		UNC_M2M_TxR_VERT_NACK0__MASK__ICX_UNC_M2M_TXR_VERT_STARVED0__BL_AG0 = 0x0400ull, // BL - Agent 0 (experimental)
		UNC_M2M_TxR_VERT_NACK0__MASK__ICX_UNC_M2M_TXR_VERT_STARVED0__BL_AG1 = 0x4000ull, // BL - Agent 1 (experimental)
		UNC_M2M_TxR_VERT_NACK0__MASK__ICX_UNC_M2M_TXR_VERT_STARVED0__IV_AG0 = 0x0800ull, // IV (experimental)
		UNC_M2M_TxR_VERT_NACK1 = 0x0099, // CMS Vertical Egress NACKs
		UNC_M2M_TxR_VERT_NACK1__MASK__ICX_UNC_M2M_TXR_VERT_OCCUPANCY1__AKC_AG0 = 0x0100ull, // AKC - Agent 0 (experimental)
		UNC_M2M_TxR_VERT_NACK1__MASK__ICX_UNC_M2M_TXR_VERT_OCCUPANCY1__AKC_AG1 = 0x0200ull, // AKC - Agent 1 (experimental)
		UNC_M2M_TxR_VERT_OCCUPANCY0 = 0x0090, // CMS Vert Egress Occupancy
		UNC_M2M_TxR_VERT_OCCUPANCY0__MASK__ICX_UNC_M2M_TXR_VERT_OCCUPANCY0__AD_AG0 = 0x0100ull, // AD - Agent 0 (experimental)
		UNC_M2M_TxR_VERT_OCCUPANCY0__MASK__ICX_UNC_M2M_TXR_VERT_OCCUPANCY0__AD_AG1 = 0x1000ull, // AD - Agent 1 (experimental)
		UNC_M2M_TxR_VERT_OCCUPANCY0__MASK__ICX_UNC_M2M_TXR_VERT_OCCUPANCY0__AK_AG0 = 0x0200ull, // AK - Agent 0 (experimental)
		UNC_M2M_TxR_VERT_OCCUPANCY0__MASK__ICX_UNC_M2M_TXR_VERT_OCCUPANCY0__AK_AG1 = 0x2000ull, // AK - Agent 1 (experimental)
		UNC_M2M_TxR_VERT_OCCUPANCY0__MASK__ICX_UNC_M2M_TXR_VERT_OCCUPANCY0__BL_AG0 = 0x0400ull, // BL - Agent 0 (experimental)
		UNC_M2M_TxR_VERT_OCCUPANCY0__MASK__ICX_UNC_M2M_TXR_VERT_OCCUPANCY0__BL_AG1 = 0x4000ull, // BL - Agent 1 (experimental)
		UNC_M2M_TxR_VERT_OCCUPANCY0__MASK__ICX_UNC_M2M_TXR_VERT_OCCUPANCY0__IV_AG0 = 0x0800ull, // IV - Agent 0 (experimental)
		UNC_M2M_TxR_VERT_OCCUPANCY1 = 0x0091, // CMS Vert Egress Occupancy
		UNC_M2M_TxR_VERT_OCCUPANCY1__MASK__ICX_UNC_M2M_TXR_VERT_OCCUPANCY1__AKC_AG0 = 0x0100ull, // AKC - Agent 0 (experimental)
		UNC_M2M_TxR_VERT_OCCUPANCY1__MASK__ICX_UNC_M2M_TXR_VERT_OCCUPANCY1__AKC_AG1 = 0x0200ull, // AKC - Agent 1 (experimental)
		UNC_M2M_TxR_VERT_STARVED0 = 0x009a, // CMS Vertical Egress Injection Starvation
		UNC_M2M_TxR_VERT_STARVED0__MASK__ICX_UNC_M2M_TXR_VERT_STARVED0__AD_AG0 = 0x0100ull, // AD - Agent 0 (experimental)
		UNC_M2M_TxR_VERT_STARVED0__MASK__ICX_UNC_M2M_TXR_VERT_STARVED0__AD_AG1 = 0x1000ull, // AD - Agent 1 (experimental)
		UNC_M2M_TxR_VERT_STARVED0__MASK__ICX_UNC_M2M_TXR_VERT_STARVED0__AK_AG0 = 0x0200ull, // AK - Agent 0 (experimental)
		UNC_M2M_TxR_VERT_STARVED0__MASK__ICX_UNC_M2M_TXR_VERT_STARVED0__AK_AG1 = 0x2000ull, // AK - Agent 1 (experimental)
		UNC_M2M_TxR_VERT_STARVED0__MASK__ICX_UNC_M2M_TXR_VERT_STARVED0__BL_AG0 = 0x0400ull, // BL - Agent 0 (experimental)
		UNC_M2M_TxR_VERT_STARVED0__MASK__ICX_UNC_M2M_TXR_VERT_STARVED0__BL_AG1 = 0x4000ull, // BL - Agent 1 (experimental)
		UNC_M2M_TxR_VERT_STARVED0__MASK__ICX_UNC_M2M_TXR_VERT_STARVED0__IV_AG0 = 0x0800ull, // IV (experimental)
		UNC_M2M_TxR_VERT_STARVED1 = 0x009b, // CMS Vertical Egress Injection Starvation
		UNC_M2M_TxR_VERT_STARVED1__MASK__ICX_UNC_M2M_TXR_VERT_STARVED1__AKC_AG0 = 0x0100ull, // AKC - Agent 0 (experimental)
		UNC_M2M_TxR_VERT_STARVED1__MASK__ICX_UNC_M2M_TXR_VERT_STARVED1__AKC_AG1 = 0x0200ull, // AKC - Agent 1 (experimental)
		UNC_M2M_TxR_VERT_STARVED1__MASK__ICX_UNC_M2M_TXR_VERT_STARVED1__TGC = 0x0400ull, // AKC - Agent 0 (experimental)
		UNC_M2M_VERT_RING_AD_IN_USE = 0x00b0, // Vertical AD Ring In Use
		UNC_M2M_VERT_RING_AD_IN_USE__MASK__ICX_UNC_M2M_VERT_RING_AKC_IN_USE__DN_EVEN = 0x0400ull, // Down and Even (experimental)
		UNC_M2M_VERT_RING_AD_IN_USE__MASK__ICX_UNC_M2M_VERT_RING_AKC_IN_USE__DN_ODD = 0x0800ull, // Down and Odd (experimental)
		UNC_M2M_VERT_RING_AD_IN_USE__MASK__ICX_UNC_M2M_VERT_RING_AKC_IN_USE__UP_EVEN = 0x0100ull, // Up and Even (experimental)
		UNC_M2M_VERT_RING_AD_IN_USE__MASK__ICX_UNC_M2M_VERT_RING_AKC_IN_USE__UP_ODD = 0x0200ull, // Up and Odd (experimental)
		UNC_M2M_VERT_RING_AKC_IN_USE = 0x00b4, // Vertical AKC Ring In Use
		UNC_M2M_VERT_RING_AKC_IN_USE__MASK__ICX_UNC_M2M_VERT_RING_AKC_IN_USE__DN_EVEN = 0x0400ull, // Down and Even (experimental)
		UNC_M2M_VERT_RING_AKC_IN_USE__MASK__ICX_UNC_M2M_VERT_RING_AKC_IN_USE__DN_ODD = 0x0800ull, // Down and Odd (experimental)
		UNC_M2M_VERT_RING_AKC_IN_USE__MASK__ICX_UNC_M2M_VERT_RING_AKC_IN_USE__UP_EVEN = 0x0100ull, // Up and Even (experimental)
		UNC_M2M_VERT_RING_AKC_IN_USE__MASK__ICX_UNC_M2M_VERT_RING_AKC_IN_USE__UP_ODD = 0x0200ull, // Up and Odd (experimental)
		UNC_M2M_VERT_RING_AK_IN_USE = 0x00b1, // Vertical AK Ring In Use
		UNC_M2M_VERT_RING_AK_IN_USE__MASK__ICX_UNC_M2M_VERT_RING_BL_IN_USE__DN_EVEN = 0x0400ull, // Down and Even (experimental)
		UNC_M2M_VERT_RING_AK_IN_USE__MASK__ICX_UNC_M2M_VERT_RING_BL_IN_USE__DN_ODD = 0x0800ull, // Down and Odd (experimental)
		UNC_M2M_VERT_RING_AK_IN_USE__MASK__ICX_UNC_M2M_VERT_RING_BL_IN_USE__UP_EVEN = 0x0100ull, // Up and Even (experimental)
		UNC_M2M_VERT_RING_AK_IN_USE__MASK__ICX_UNC_M2M_VERT_RING_BL_IN_USE__UP_ODD = 0x0200ull, // Up and Odd (experimental)
		UNC_M2M_VERT_RING_BL_IN_USE = 0x00b2, // Vertical BL Ring in Use
		UNC_M2M_VERT_RING_BL_IN_USE__MASK__ICX_UNC_M2M_VERT_RING_BL_IN_USE__DN_EVEN = 0x0400ull, // Down and Even (experimental)
		UNC_M2M_VERT_RING_BL_IN_USE__MASK__ICX_UNC_M2M_VERT_RING_BL_IN_USE__DN_ODD = 0x0800ull, // Down and Odd (experimental)
		UNC_M2M_VERT_RING_BL_IN_USE__MASK__ICX_UNC_M2M_VERT_RING_BL_IN_USE__UP_EVEN = 0x0100ull, // Up and Even (experimental)
		UNC_M2M_VERT_RING_BL_IN_USE__MASK__ICX_UNC_M2M_VERT_RING_BL_IN_USE__UP_ODD = 0x0200ull, // Up and Odd (experimental)
		UNC_M2M_VERT_RING_IV_IN_USE = 0x00b3, // Vertical IV Ring in Use
		UNC_M2M_VERT_RING_IV_IN_USE__MASK__ICX_UNC_M2M_VERT_RING_IV_IN_USE__DN = 0x0400ull, // Down (experimental)
		UNC_M2M_VERT_RING_IV_IN_USE__MASK__ICX_UNC_M2M_VERT_RING_IV_IN_USE__UP = 0x0100ull, // Up (experimental)
		UNC_M2M_VERT_RING_TGC_IN_USE = 0x00b5, // Vertical TGC Ring In Use
		UNC_M2M_VERT_RING_TGC_IN_USE__MASK__ICX_UNC_M2M_VERT_RING_TGC_IN_USE__DN_EVEN = 0x0400ull, // Down and Even (experimental)
		UNC_M2M_VERT_RING_TGC_IN_USE__MASK__ICX_UNC_M2M_VERT_RING_TGC_IN_USE__DN_ODD = 0x0800ull, // Down and Odd (experimental)
		UNC_M2M_VERT_RING_TGC_IN_USE__MASK__ICX_UNC_M2M_VERT_RING_TGC_IN_USE__UP_EVEN = 0x0100ull, // Up and Even (experimental)
		UNC_M2M_VERT_RING_TGC_IN_USE__MASK__ICX_UNC_M2M_VERT_RING_TGC_IN_USE__UP_ODD = 0x0200ull, // Up and Odd (experimental)
		UNC_M2M_WPQ_FLUSH = 0x0058, // WPQ Flush
		UNC_M2M_WPQ_FLUSH__MASK__ICX_UNC_M2M_WR_TRACKER_INSERTS__CH0 = 0x0100ull, // Channel 0 (experimental)
		UNC_M2M_WPQ_FLUSH__MASK__ICX_UNC_M2M_WR_TRACKER_INSERTS__CH1 = 0x0200ull, // Channel 1 (experimental)
		UNC_M2M_WPQ_FLUSH__MASK__ICX_UNC_M2M_WR_TRACKER_INSERTS__CH2 = 0x0400ull, // Channel 2 (experimental)
		UNC_M2M_WPQ_NO_REG_CRD = 0x004d, // M2M->iMC WPQ Cycles w/Credits - Regular
		UNC_M2M_WPQ_NO_REG_CRD__MASK__ICX_UNC_M2M_WPQ_NO_REG_CRD__CHN0 = 0x0100ull, // Channel 0 (experimental)
		UNC_M2M_WPQ_NO_REG_CRD__MASK__ICX_UNC_M2M_WPQ_NO_REG_CRD__CHN1 = 0x0200ull, // Channel 1 (experimental)
		UNC_M2M_WPQ_NO_REG_CRD__MASK__ICX_UNC_M2M_WPQ_NO_REG_CRD__CHN2 = 0x0400ull, // Channel 2 (experimental)
		UNC_M2M_WPQ_NO_REG_CRD_PMM = 0x0051, // M2M->iMC WPQ Cycles w/Credits - PMM
		UNC_M2M_WPQ_NO_REG_CRD_PMM__MASK__ICX_UNC_M2M_WPQ_NO_SPEC_CRD__CHN0 = 0x0100ull, // Channel 0 (experimental)
		UNC_M2M_WPQ_NO_REG_CRD_PMM__MASK__ICX_UNC_M2M_WPQ_NO_SPEC_CRD__CHN1 = 0x0200ull, // Channel 1 (experimental)
		UNC_M2M_WPQ_NO_REG_CRD_PMM__MASK__ICX_UNC_M2M_WPQ_NO_SPEC_CRD__CHN2 = 0x0400ull, // Channel 2 (experimental)
		UNC_M2M_WPQ_NO_SPEC_CRD = 0x004e, // M2M->iMC WPQ Cycles w/Credits - Special
		UNC_M2M_WPQ_NO_SPEC_CRD__MASK__ICX_UNC_M2M_WPQ_NO_SPEC_CRD__CHN0 = 0x0100ull, // Channel 0 (experimental)
		UNC_M2M_WPQ_NO_SPEC_CRD__MASK__ICX_UNC_M2M_WPQ_NO_SPEC_CRD__CHN1 = 0x0200ull, // Channel 1 (experimental)
		UNC_M2M_WPQ_NO_SPEC_CRD__MASK__ICX_UNC_M2M_WPQ_NO_SPEC_CRD__CHN2 = 0x0400ull, // Channel 2 (experimental)
		UNC_M2M_WR_TRACKER_FULL = 0x004a, // Write Tracker Cycles Full
		UNC_M2M_WR_TRACKER_FULL__MASK__ICX_UNC_M2M_WR_TRACKER_FULL__CH0 = 0x0100ull, // Channel 0 (experimental)
		UNC_M2M_WR_TRACKER_FULL__MASK__ICX_UNC_M2M_WR_TRACKER_FULL__CH1 = 0x0200ull, // Channel 1 (experimental)
		UNC_M2M_WR_TRACKER_FULL__MASK__ICX_UNC_M2M_WR_TRACKER_FULL__CH2 = 0x0400ull, // Channel 2 (experimental)
		UNC_M2M_WR_TRACKER_FULL__MASK__ICX_UNC_M2M_WR_TRACKER_FULL__MIRR = 0x0800ull, // Mirror (experimental)
		UNC_M2M_WR_TRACKER_INSERTS = 0x0056, // Write Tracker Inserts
		UNC_M2M_WR_TRACKER_INSERTS__MASK__ICX_UNC_M2M_WR_TRACKER_INSERTS__CH0 = 0x0100ull, // Channel 0 (experimental)
		UNC_M2M_WR_TRACKER_INSERTS__MASK__ICX_UNC_M2M_WR_TRACKER_INSERTS__CH1 = 0x0200ull, // Channel 1 (experimental)
		UNC_M2M_WR_TRACKER_INSERTS__MASK__ICX_UNC_M2M_WR_TRACKER_INSERTS__CH2 = 0x0400ull, // Channel 2 (experimental)
		UNC_M2M_WR_TRACKER_NE = 0x004b, // Write Tracker Cycles Not Empty
		UNC_M2M_WR_TRACKER_NE__MASK__ICX_UNC_M2M_WR_TRACKER_OCCUPANCY__CH0 = 0x0100ull, // Channel 0 (experimental)
		UNC_M2M_WR_TRACKER_NE__MASK__ICX_UNC_M2M_WR_TRACKER_OCCUPANCY__CH1 = 0x0200ull, // Channel 1 (experimental)
		UNC_M2M_WR_TRACKER_NE__MASK__ICX_UNC_M2M_WR_TRACKER_OCCUPANCY__CH2 = 0x0400ull, // Channel 2 (experimental)
		UNC_M2M_WR_TRACKER_NE__MASK__ICX_UNC_M2M_WR_TRACKER_OCCUPANCY__MIRR = 0x0800ull, // Mirror (experimental)
		UNC_M2M_WR_TRACKER_NE__MASK__ICX_UNC_M2M_WR_TRACKER_OCCUPANCY__MIRR_NONTGR = 0x1000ull, // TBD (experimental)
		UNC_M2M_WR_TRACKER_NE__MASK__ICX_UNC_M2M_WR_TRACKER_OCCUPANCY__MIRR_PWR = 0x2000ull, // TBD (experimental)
		UNC_M2M_WR_TRACKER_NONPOSTED_INSERTS = 0x0063, // Write Tracker Non-Posted Inserts
		UNC_M2M_WR_TRACKER_NONPOSTED_INSERTS__MASK__ICX_UNC_M2M_WR_TRACKER_NONPOSTED_OCCUPANCY__CH0 = 0x0100ull, // Channel 0 (experimental)
		UNC_M2M_WR_TRACKER_NONPOSTED_INSERTS__MASK__ICX_UNC_M2M_WR_TRACKER_NONPOSTED_OCCUPANCY__CH1 = 0x0200ull, // Channel 1 (experimental)
		UNC_M2M_WR_TRACKER_NONPOSTED_INSERTS__MASK__ICX_UNC_M2M_WR_TRACKER_NONPOSTED_OCCUPANCY__CH2 = 0x0400ull, // Channel 2 (experimental)
		UNC_M2M_WR_TRACKER_NONPOSTED_OCCUPANCY = 0x0062, // Write Tracker Non-Posted Occupancy
		UNC_M2M_WR_TRACKER_NONPOSTED_OCCUPANCY__MASK__ICX_UNC_M2M_WR_TRACKER_NONPOSTED_OCCUPANCY__CH0 = 0x0100ull, // Channel 0 (experimental)
		UNC_M2M_WR_TRACKER_NONPOSTED_OCCUPANCY__MASK__ICX_UNC_M2M_WR_TRACKER_NONPOSTED_OCCUPANCY__CH1 = 0x0200ull, // Channel 1 (experimental)
		UNC_M2M_WR_TRACKER_NONPOSTED_OCCUPANCY__MASK__ICX_UNC_M2M_WR_TRACKER_NONPOSTED_OCCUPANCY__CH2 = 0x0400ull, // Channel 2 (experimental)
		UNC_M2M_WR_TRACKER_OCCUPANCY = 0x0055, // Write Tracker Occupancy
		UNC_M2M_WR_TRACKER_OCCUPANCY__MASK__ICX_UNC_M2M_WR_TRACKER_OCCUPANCY__CH0 = 0x0100ull, // Channel 0 (experimental)
		UNC_M2M_WR_TRACKER_OCCUPANCY__MASK__ICX_UNC_M2M_WR_TRACKER_OCCUPANCY__CH1 = 0x0200ull, // Channel 1 (experimental)
		UNC_M2M_WR_TRACKER_OCCUPANCY__MASK__ICX_UNC_M2M_WR_TRACKER_OCCUPANCY__CH2 = 0x0400ull, // Channel 2 (experimental)
		UNC_M2M_WR_TRACKER_OCCUPANCY__MASK__ICX_UNC_M2M_WR_TRACKER_OCCUPANCY__MIRR = 0x0800ull, // Mirror (experimental)
		UNC_M2M_WR_TRACKER_OCCUPANCY__MASK__ICX_UNC_M2M_WR_TRACKER_OCCUPANCY__MIRR_NONTGR = 0x1000ull, // TBD (experimental)
		UNC_M2M_WR_TRACKER_OCCUPANCY__MASK__ICX_UNC_M2M_WR_TRACKER_OCCUPANCY__MIRR_PWR = 0x2000ull, // TBD (experimental)
		UNC_M2M_WR_TRACKER_POSTED_INSERTS = 0x005e, // Write Tracker Posted Inserts
		UNC_M2M_WR_TRACKER_POSTED_INSERTS__MASK__ICX_UNC_M2M_WR_TRACKER_POSTED_OCCUPANCY__CH0 = 0x0100ull, // Channel 0 (experimental)
		UNC_M2M_WR_TRACKER_POSTED_INSERTS__MASK__ICX_UNC_M2M_WR_TRACKER_POSTED_OCCUPANCY__CH1 = 0x0200ull, // Channel 1 (experimental)
		UNC_M2M_WR_TRACKER_POSTED_INSERTS__MASK__ICX_UNC_M2M_WR_TRACKER_POSTED_OCCUPANCY__CH2 = 0x0400ull, // Channel 2 (experimental)
		UNC_M2M_WR_TRACKER_POSTED_OCCUPANCY = 0x005d, // Write Tracker Posted Occupancy
		UNC_M2M_WR_TRACKER_POSTED_OCCUPANCY__MASK__ICX_UNC_M2M_WR_TRACKER_POSTED_OCCUPANCY__CH0 = 0x0100ull, // Channel 0 (experimental)
		UNC_M2M_WR_TRACKER_POSTED_OCCUPANCY__MASK__ICX_UNC_M2M_WR_TRACKER_POSTED_OCCUPANCY__CH1 = 0x0200ull, // Channel 1 (experimental)
		UNC_M2M_WR_TRACKER_POSTED_OCCUPANCY__MASK__ICX_UNC_M2M_WR_TRACKER_POSTED_OCCUPANCY__CH2 = 0x0400ull, // Channel 2 (experimental)
		
	};
};

namespace icx_unc_m2m = optkit::intel::icx_unc_m2m;

#undef INTEL_X86_EDGE_BIT
#undef INTEL_X86_ANY_BIT
#undef INTEL_X86_INV_BIT
#undef INTEL_X86_CMASK_BIT
#undef INTEL_X86_MOD_EDGE
#undef INTEL_X86_MOD_ANY
#undef INTEL_X86_MOD_INV
