-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Block_codeRepl5_proc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    istream_data_TDATA : IN STD_LOGIC_VECTOR (127 downto 0);
    istream_data_TVALID : IN STD_LOGIC;
    istream_data_TREADY : OUT STD_LOGIC;
    qstream_data_TDATA : IN STD_LOGIC_VECTOR (127 downto 0);
    qstream_data_TVALID : IN STD_LOGIC;
    qstream_data_TREADY : OUT STD_LOGIC;
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of Block_codeRepl5_proc is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal istream_data_TDATA_blk_n : STD_LOGIC;
    signal qstream_data_TDATA_blk_n : STD_LOGIC;
    signal ap_block_state1 : BOOLEAN;
    signal trunc_ln69_fu_64_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln69_1_fu_138_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_0_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_4_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_5_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_6_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_7_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_8_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_9_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_10_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_11_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_12_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_13_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_14_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_15_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_reverse_istream_data_U_apdone_blk : STD_LOGIC;
    signal istream_data_TDATA_int : STD_LOGIC_VECTOR (127 downto 0);
    signal istream_data_TVALID_int : STD_LOGIC;
    signal istream_data_TREADY_int : STD_LOGIC;
    signal regslice_reverse_istream_data_U_ack_in : STD_LOGIC;
    signal regslice_reverse_qstream_data_U_apdone_blk : STD_LOGIC;
    signal qstream_data_TDATA_int : STD_LOGIC_VECTOR (127 downto 0);
    signal qstream_data_TVALID_int : STD_LOGIC;
    signal qstream_data_TREADY_int : STD_LOGIC;
    signal regslice_reverse_qstream_data_U_ack_in : STD_LOGIC;

    component regslice_reverse IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    regslice_reverse_istream_data_U : component regslice_reverse
    generic map (
        DataWidth => 128)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => istream_data_TDATA,
        vld_in => istream_data_TVALID,
        ack_in => regslice_reverse_istream_data_U_ack_in,
        data_out => istream_data_TDATA_int,
        vld_out => istream_data_TVALID_int,
        ack_out => istream_data_TREADY_int,
        apdone_blk => regslice_reverse_istream_data_U_apdone_blk);

    regslice_reverse_qstream_data_U : component regslice_reverse
    generic map (
        DataWidth => 128)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => qstream_data_TDATA,
        vld_in => qstream_data_TVALID,
        ack_in => regslice_reverse_qstream_data_U_ack_in,
        data_out => qstream_data_TDATA_int,
        vld_out => qstream_data_TVALID_int,
        ack_out => qstream_data_TREADY_int,
        apdone_blk => regslice_reverse_qstream_data_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv16_0;
            else
                if ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_return_0_preg <= trunc_ln69_fu_64_p1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_10_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_10_preg <= ap_const_lv16_0;
            else
                if ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_return_10_preg <= qstream_data_TDATA_int(47 downto 32);
                end if; 
            end if;
        end if;
    end process;


    ap_return_11_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_11_preg <= ap_const_lv16_0;
            else
                if ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_return_11_preg <= qstream_data_TDATA_int(63 downto 48);
                end if; 
            end if;
        end if;
    end process;


    ap_return_12_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_12_preg <= ap_const_lv16_0;
            else
                if ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_return_12_preg <= qstream_data_TDATA_int(79 downto 64);
                end if; 
            end if;
        end if;
    end process;


    ap_return_13_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_13_preg <= ap_const_lv16_0;
            else
                if ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_return_13_preg <= qstream_data_TDATA_int(95 downto 80);
                end if; 
            end if;
        end if;
    end process;


    ap_return_14_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_14_preg <= ap_const_lv16_0;
            else
                if ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_return_14_preg <= qstream_data_TDATA_int(111 downto 96);
                end if; 
            end if;
        end if;
    end process;


    ap_return_15_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_15_preg <= ap_const_lv16_0;
            else
                if ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_return_15_preg <= qstream_data_TDATA_int(127 downto 112);
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv16_0;
            else
                if ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_return_1_preg <= istream_data_TDATA_int(31 downto 16);
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv16_0;
            else
                if ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_return_2_preg <= istream_data_TDATA_int(47 downto 32);
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg <= ap_const_lv16_0;
            else
                if ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_return_3_preg <= istream_data_TDATA_int(63 downto 48);
                end if; 
            end if;
        end if;
    end process;


    ap_return_4_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_4_preg <= ap_const_lv16_0;
            else
                if ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_return_4_preg <= istream_data_TDATA_int(79 downto 64);
                end if; 
            end if;
        end if;
    end process;


    ap_return_5_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_5_preg <= ap_const_lv16_0;
            else
                if ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_return_5_preg <= istream_data_TDATA_int(95 downto 80);
                end if; 
            end if;
        end if;
    end process;


    ap_return_6_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_6_preg <= ap_const_lv16_0;
            else
                if ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_return_6_preg <= istream_data_TDATA_int(111 downto 96);
                end if; 
            end if;
        end if;
    end process;


    ap_return_7_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_7_preg <= ap_const_lv16_0;
            else
                if ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_return_7_preg <= istream_data_TDATA_int(127 downto 112);
                end if; 
            end if;
        end if;
    end process;


    ap_return_8_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_8_preg <= ap_const_lv16_0;
            else
                if ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_return_8_preg <= trunc_ln69_1_fu_138_p1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_9_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_9_preg <= ap_const_lv16_0;
            else
                if ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_return_9_preg <= qstream_data_TDATA_int(31 downto 16);
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, istream_data_TVALID_int, qstream_data_TVALID_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, istream_data_TVALID_int, qstream_data_TVALID_int)
    begin
                ap_block_state1 <= ((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, istream_data_TVALID_int, qstream_data_TVALID_int)
    begin
        if ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, istream_data_TVALID_int, qstream_data_TVALID_int)
    begin
        if ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, trunc_ln69_fu_64_p1, ap_return_0_preg, istream_data_TVALID_int, qstream_data_TVALID_int)
    begin
        if ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_return_0 <= trunc_ln69_fu_64_p1;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ap_return_1_preg, istream_data_TDATA_int, istream_data_TVALID_int, qstream_data_TVALID_int)
    begin
        if ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_return_1 <= istream_data_TDATA_int(31 downto 16);
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_10_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ap_return_10_preg, istream_data_TVALID_int, qstream_data_TDATA_int, qstream_data_TVALID_int)
    begin
        if ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_return_10 <= qstream_data_TDATA_int(47 downto 32);
        else 
            ap_return_10 <= ap_return_10_preg;
        end if; 
    end process;


    ap_return_11_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ap_return_11_preg, istream_data_TVALID_int, qstream_data_TDATA_int, qstream_data_TVALID_int)
    begin
        if ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_return_11 <= qstream_data_TDATA_int(63 downto 48);
        else 
            ap_return_11 <= ap_return_11_preg;
        end if; 
    end process;


    ap_return_12_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ap_return_12_preg, istream_data_TVALID_int, qstream_data_TDATA_int, qstream_data_TVALID_int)
    begin
        if ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_return_12 <= qstream_data_TDATA_int(79 downto 64);
        else 
            ap_return_12 <= ap_return_12_preg;
        end if; 
    end process;


    ap_return_13_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ap_return_13_preg, istream_data_TVALID_int, qstream_data_TDATA_int, qstream_data_TVALID_int)
    begin
        if ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_return_13 <= qstream_data_TDATA_int(95 downto 80);
        else 
            ap_return_13 <= ap_return_13_preg;
        end if; 
    end process;


    ap_return_14_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ap_return_14_preg, istream_data_TVALID_int, qstream_data_TDATA_int, qstream_data_TVALID_int)
    begin
        if ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_return_14 <= qstream_data_TDATA_int(111 downto 96);
        else 
            ap_return_14 <= ap_return_14_preg;
        end if; 
    end process;


    ap_return_15_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ap_return_15_preg, istream_data_TVALID_int, qstream_data_TDATA_int, qstream_data_TVALID_int)
    begin
        if ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_return_15 <= qstream_data_TDATA_int(127 downto 112);
        else 
            ap_return_15 <= ap_return_15_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ap_return_2_preg, istream_data_TDATA_int, istream_data_TVALID_int, qstream_data_TVALID_int)
    begin
        if ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_return_2 <= istream_data_TDATA_int(47 downto 32);
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ap_return_3_preg, istream_data_TDATA_int, istream_data_TVALID_int, qstream_data_TVALID_int)
    begin
        if ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_return_3 <= istream_data_TDATA_int(63 downto 48);
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;


    ap_return_4_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ap_return_4_preg, istream_data_TDATA_int, istream_data_TVALID_int, qstream_data_TVALID_int)
    begin
        if ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_return_4 <= istream_data_TDATA_int(79 downto 64);
        else 
            ap_return_4 <= ap_return_4_preg;
        end if; 
    end process;


    ap_return_5_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ap_return_5_preg, istream_data_TDATA_int, istream_data_TVALID_int, qstream_data_TVALID_int)
    begin
        if ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_return_5 <= istream_data_TDATA_int(95 downto 80);
        else 
            ap_return_5 <= ap_return_5_preg;
        end if; 
    end process;


    ap_return_6_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ap_return_6_preg, istream_data_TDATA_int, istream_data_TVALID_int, qstream_data_TVALID_int)
    begin
        if ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_return_6 <= istream_data_TDATA_int(111 downto 96);
        else 
            ap_return_6 <= ap_return_6_preg;
        end if; 
    end process;


    ap_return_7_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ap_return_7_preg, istream_data_TDATA_int, istream_data_TVALID_int, qstream_data_TVALID_int)
    begin
        if ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_return_7 <= istream_data_TDATA_int(127 downto 112);
        else 
            ap_return_7 <= ap_return_7_preg;
        end if; 
    end process;


    ap_return_8_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, trunc_ln69_1_fu_138_p1, ap_return_8_preg, istream_data_TVALID_int, qstream_data_TVALID_int)
    begin
        if ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_return_8 <= trunc_ln69_1_fu_138_p1;
        else 
            ap_return_8 <= ap_return_8_preg;
        end if; 
    end process;


    ap_return_9_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ap_return_9_preg, istream_data_TVALID_int, qstream_data_TDATA_int, qstream_data_TVALID_int)
    begin
        if ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_return_9 <= qstream_data_TDATA_int(31 downto 16);
        else 
            ap_return_9 <= ap_return_9_preg;
        end if; 
    end process;


    istream_data_TDATA_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, istream_data_TVALID_int)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            istream_data_TDATA_blk_n <= istream_data_TVALID_int;
        else 
            istream_data_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    istream_data_TREADY_assign_proc : process(istream_data_TVALID, regslice_reverse_istream_data_U_ack_in)
    begin
        if (((regslice_reverse_istream_data_U_ack_in = ap_const_logic_1) and (istream_data_TVALID = ap_const_logic_1))) then 
            istream_data_TREADY <= ap_const_logic_1;
        else 
            istream_data_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    istream_data_TREADY_int_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, istream_data_TVALID_int, qstream_data_TVALID_int)
    begin
        if ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            istream_data_TREADY_int <= ap_const_logic_1;
        else 
            istream_data_TREADY_int <= ap_const_logic_0;
        end if; 
    end process;


    qstream_data_TDATA_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, qstream_data_TVALID_int)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            qstream_data_TDATA_blk_n <= qstream_data_TVALID_int;
        else 
            qstream_data_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    qstream_data_TREADY_assign_proc : process(qstream_data_TVALID, regslice_reverse_qstream_data_U_ack_in)
    begin
        if (((regslice_reverse_qstream_data_U_ack_in = ap_const_logic_1) and (qstream_data_TVALID = ap_const_logic_1))) then 
            qstream_data_TREADY <= ap_const_logic_1;
        else 
            qstream_data_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    qstream_data_TREADY_int_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, istream_data_TVALID_int, qstream_data_TVALID_int)
    begin
        if ((not(((qstream_data_TVALID_int = ap_const_logic_0) or (istream_data_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            qstream_data_TREADY_int <= ap_const_logic_1;
        else 
            qstream_data_TREADY_int <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln69_1_fu_138_p1 <= qstream_data_TDATA_int(16 - 1 downto 0);
    trunc_ln69_fu_64_p1 <= istream_data_TDATA_int(16 - 1 downto 0);
end behav;
