--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml maquinaDeEstados.twx maquinaDeEstados.ncd -o
maquinaDeEstados.twr maquinaDeEstados.pcf -ucf pinagem.ucf

Design file:              maquinaDeEstados.ncd
Physical constraint file: maquinaDeEstados.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2307 paths analyzed, 226 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.904ns.
--------------------------------------------------------------------------------

Paths for end point OutDireita_2 (SLICE_X35Y19.F2), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Contador_12 (FF)
  Destination:          OutDireita_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.759ns (Levels of Logic = 7)
  Clock Path Skew:      -0.145ns (0.598 - 0.743)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Contador_12 to OutDireita_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y55.XQ      Tcko                  0.631   Contador<12>
                                                       Contador_12
    SLICE_X45Y55.G2      net (fanout=3)        0.799   Contador<12>
    SLICE_X45Y55.COUT    Topcyg                1.178   Mcompar_verifica_cmp_lt0000_cy<1>
                                                       Mcompar_verifica_cmp_lt0000_lut<1>
                                                       Mcompar_verifica_cmp_lt0000_cy<1>
    SLICE_X45Y56.CIN     net (fanout=1)        0.000   Mcompar_verifica_cmp_lt0000_cy<1>
    SLICE_X45Y56.COUT    Tbyp                  0.130   Mcompar_verifica_cmp_lt0000_cy<3>
                                                       Mcompar_verifica_cmp_lt0000_cy<2>
                                                       Mcompar_verifica_cmp_lt0000_cy<3>
    SLICE_X45Y57.CIN     net (fanout=1)        0.000   Mcompar_verifica_cmp_lt0000_cy<3>
    SLICE_X45Y57.COUT    Tbyp                  0.130   Mcompar_verifica_cmp_lt0000_cy<5>
                                                       Mcompar_verifica_cmp_lt0000_cy<4>
                                                       Mcompar_verifica_cmp_lt0000_cy<5>
    SLICE_X45Y58.CIN     net (fanout=1)        0.000   Mcompar_verifica_cmp_lt0000_cy<5>
    SLICE_X45Y58.COUT    Tbyp                  0.130   Mcompar_verifica_cmp_lt0000_cy<7>
                                                       Mcompar_verifica_cmp_lt0000_cy<6>
                                                       Mcompar_verifica_cmp_lt0000_cy<7>
    SLICE_X45Y59.CIN     net (fanout=1)        0.000   Mcompar_verifica_cmp_lt0000_cy<7>
    SLICE_X45Y59.COUT    Tbyp                  0.130   Mcompar_verifica_cmp_lt0000_cy<9>
                                                       Mcompar_verifica_cmp_lt0000_cy<8>
                                                       Mcompar_verifica_cmp_lt0000_cy<9>
    SLICE_X37Y19.F1      net (fanout=42)       4.836   Mcompar_verifica_cmp_lt0000_cy<9>
    SLICE_X37Y19.X       Tilo                  0.643   OutDireita_2_mux000010
                                                       OutDireita_2_mux000010
    SLICE_X35Y19.F2      net (fanout=1)        0.430   OutDireita_2_mux000010
    SLICE_X35Y19.CLK     Tfck                  0.722   OutDireita_2
                                                       OutDireita_2_mux0000254
                                                       OutDireita_2
    -------------------------------------------------  ---------------------------
    Total                                      9.759ns (3.694ns logic, 6.065ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Contador_22 (FF)
  Destination:          OutDireita_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.567ns (Levels of Logic = 4)
  Clock Path Skew:      -0.093ns (0.598 - 0.691)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Contador_22 to OutDireita_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y60.XQ      Tcko                  0.631   Contador<22>
                                                       Contador_22
    SLICE_X45Y58.F2      net (fanout=3)        0.980   Contador<22>
    SLICE_X45Y58.COUT    Topcyf                1.195   Mcompar_verifica_cmp_lt0000_cy<7>
                                                       Mcompar_verifica_cmp_lt0000_lut<6>
                                                       Mcompar_verifica_cmp_lt0000_cy<6>
                                                       Mcompar_verifica_cmp_lt0000_cy<7>
    SLICE_X45Y59.CIN     net (fanout=1)        0.000   Mcompar_verifica_cmp_lt0000_cy<7>
    SLICE_X45Y59.COUT    Tbyp                  0.130   Mcompar_verifica_cmp_lt0000_cy<9>
                                                       Mcompar_verifica_cmp_lt0000_cy<8>
                                                       Mcompar_verifica_cmp_lt0000_cy<9>
    SLICE_X37Y19.F1      net (fanout=42)       4.836   Mcompar_verifica_cmp_lt0000_cy<9>
    SLICE_X37Y19.X       Tilo                  0.643   OutDireita_2_mux000010
                                                       OutDireita_2_mux000010
    SLICE_X35Y19.F2      net (fanout=1)        0.430   OutDireita_2_mux000010
    SLICE_X35Y19.CLK     Tfck                  0.722   OutDireita_2
                                                       OutDireita_2_mux0000254
                                                       OutDireita_2
    -------------------------------------------------  ---------------------------
    Total                                      9.567ns (3.321ns logic, 6.246ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Contador_11 (FF)
  Destination:          OutDireita_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.533ns (Levels of Logic = 7)
  Clock Path Skew:      -0.109ns (0.598 - 0.707)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Contador_11 to OutDireita_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y54.XQ      Tcko                  0.631   Contador<11>
                                                       Contador_11
    SLICE_X45Y55.G1      net (fanout=3)        0.573   Contador<11>
    SLICE_X45Y55.COUT    Topcyg                1.178   Mcompar_verifica_cmp_lt0000_cy<1>
                                                       Mcompar_verifica_cmp_lt0000_lut<1>
                                                       Mcompar_verifica_cmp_lt0000_cy<1>
    SLICE_X45Y56.CIN     net (fanout=1)        0.000   Mcompar_verifica_cmp_lt0000_cy<1>
    SLICE_X45Y56.COUT    Tbyp                  0.130   Mcompar_verifica_cmp_lt0000_cy<3>
                                                       Mcompar_verifica_cmp_lt0000_cy<2>
                                                       Mcompar_verifica_cmp_lt0000_cy<3>
    SLICE_X45Y57.CIN     net (fanout=1)        0.000   Mcompar_verifica_cmp_lt0000_cy<3>
    SLICE_X45Y57.COUT    Tbyp                  0.130   Mcompar_verifica_cmp_lt0000_cy<5>
                                                       Mcompar_verifica_cmp_lt0000_cy<4>
                                                       Mcompar_verifica_cmp_lt0000_cy<5>
    SLICE_X45Y58.CIN     net (fanout=1)        0.000   Mcompar_verifica_cmp_lt0000_cy<5>
    SLICE_X45Y58.COUT    Tbyp                  0.130   Mcompar_verifica_cmp_lt0000_cy<7>
                                                       Mcompar_verifica_cmp_lt0000_cy<6>
                                                       Mcompar_verifica_cmp_lt0000_cy<7>
    SLICE_X45Y59.CIN     net (fanout=1)        0.000   Mcompar_verifica_cmp_lt0000_cy<7>
    SLICE_X45Y59.COUT    Tbyp                  0.130   Mcompar_verifica_cmp_lt0000_cy<9>
                                                       Mcompar_verifica_cmp_lt0000_cy<8>
                                                       Mcompar_verifica_cmp_lt0000_cy<9>
    SLICE_X37Y19.F1      net (fanout=42)       4.836   Mcompar_verifica_cmp_lt0000_cy<9>
    SLICE_X37Y19.X       Tilo                  0.643   OutDireita_2_mux000010
                                                       OutDireita_2_mux000010
    SLICE_X35Y19.F2      net (fanout=1)        0.430   OutDireita_2_mux000010
    SLICE_X35Y19.CLK     Tfck                  0.722   OutDireita_2
                                                       OutDireita_2_mux0000254
                                                       OutDireita_2
    -------------------------------------------------  ---------------------------
    Total                                      9.533ns (3.694ns logic, 5.839ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point Outesquerda_1 (SLICE_X44Y15.F1), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Contador_12 (FF)
  Destination:          Outesquerda_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.728ns (Levels of Logic = 7)
  Clock Path Skew:      -0.169ns (0.574 - 0.743)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Contador_12 to Outesquerda_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y55.XQ      Tcko                  0.631   Contador<12>
                                                       Contador_12
    SLICE_X45Y55.G2      net (fanout=3)        0.799   Contador<12>
    SLICE_X45Y55.COUT    Topcyg                1.178   Mcompar_verifica_cmp_lt0000_cy<1>
                                                       Mcompar_verifica_cmp_lt0000_lut<1>
                                                       Mcompar_verifica_cmp_lt0000_cy<1>
    SLICE_X45Y56.CIN     net (fanout=1)        0.000   Mcompar_verifica_cmp_lt0000_cy<1>
    SLICE_X45Y56.COUT    Tbyp                  0.130   Mcompar_verifica_cmp_lt0000_cy<3>
                                                       Mcompar_verifica_cmp_lt0000_cy<2>
                                                       Mcompar_verifica_cmp_lt0000_cy<3>
    SLICE_X45Y57.CIN     net (fanout=1)        0.000   Mcompar_verifica_cmp_lt0000_cy<3>
    SLICE_X45Y57.COUT    Tbyp                  0.130   Mcompar_verifica_cmp_lt0000_cy<5>
                                                       Mcompar_verifica_cmp_lt0000_cy<4>
                                                       Mcompar_verifica_cmp_lt0000_cy<5>
    SLICE_X45Y58.CIN     net (fanout=1)        0.000   Mcompar_verifica_cmp_lt0000_cy<5>
    SLICE_X45Y58.COUT    Tbyp                  0.130   Mcompar_verifica_cmp_lt0000_cy<7>
                                                       Mcompar_verifica_cmp_lt0000_cy<6>
                                                       Mcompar_verifica_cmp_lt0000_cy<7>
    SLICE_X45Y59.CIN     net (fanout=1)        0.000   Mcompar_verifica_cmp_lt0000_cy<7>
    SLICE_X45Y59.COUT    Tbyp                  0.130   Mcompar_verifica_cmp_lt0000_cy<9>
                                                       Mcompar_verifica_cmp_lt0000_cy<8>
                                                       Mcompar_verifica_cmp_lt0000_cy<9>
    SLICE_X44Y15.G1      net (fanout=42)       4.641   Mcompar_verifica_cmp_lt0000_cy<9>
    SLICE_X44Y15.Y       Tilo                  0.707   Outesquerda_1
                                                       Outesquerda_mux0000<1>10
    SLICE_X44Y15.F1      net (fanout=1)        0.450   Outesquerda_mux0000<1>10/O
    SLICE_X44Y15.CLK     Tfck                  0.802   Outesquerda_1
                                                       Outesquerda_mux0000<1>59
                                                       Outesquerda_1
    -------------------------------------------------  ---------------------------
    Total                                      9.728ns (3.838ns logic, 5.890ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Contador_22 (FF)
  Destination:          Outesquerda_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.536ns (Levels of Logic = 4)
  Clock Path Skew:      -0.117ns (0.574 - 0.691)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Contador_22 to Outesquerda_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y60.XQ      Tcko                  0.631   Contador<22>
                                                       Contador_22
    SLICE_X45Y58.F2      net (fanout=3)        0.980   Contador<22>
    SLICE_X45Y58.COUT    Topcyf                1.195   Mcompar_verifica_cmp_lt0000_cy<7>
                                                       Mcompar_verifica_cmp_lt0000_lut<6>
                                                       Mcompar_verifica_cmp_lt0000_cy<6>
                                                       Mcompar_verifica_cmp_lt0000_cy<7>
    SLICE_X45Y59.CIN     net (fanout=1)        0.000   Mcompar_verifica_cmp_lt0000_cy<7>
    SLICE_X45Y59.COUT    Tbyp                  0.130   Mcompar_verifica_cmp_lt0000_cy<9>
                                                       Mcompar_verifica_cmp_lt0000_cy<8>
                                                       Mcompar_verifica_cmp_lt0000_cy<9>
    SLICE_X44Y15.G1      net (fanout=42)       4.641   Mcompar_verifica_cmp_lt0000_cy<9>
    SLICE_X44Y15.Y       Tilo                  0.707   Outesquerda_1
                                                       Outesquerda_mux0000<1>10
    SLICE_X44Y15.F1      net (fanout=1)        0.450   Outesquerda_mux0000<1>10/O
    SLICE_X44Y15.CLK     Tfck                  0.802   Outesquerda_1
                                                       Outesquerda_mux0000<1>59
                                                       Outesquerda_1
    -------------------------------------------------  ---------------------------
    Total                                      9.536ns (3.465ns logic, 6.071ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Contador_11 (FF)
  Destination:          Outesquerda_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.502ns (Levels of Logic = 7)
  Clock Path Skew:      -0.133ns (0.574 - 0.707)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Contador_11 to Outesquerda_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y54.XQ      Tcko                  0.631   Contador<11>
                                                       Contador_11
    SLICE_X45Y55.G1      net (fanout=3)        0.573   Contador<11>
    SLICE_X45Y55.COUT    Topcyg                1.178   Mcompar_verifica_cmp_lt0000_cy<1>
                                                       Mcompar_verifica_cmp_lt0000_lut<1>
                                                       Mcompar_verifica_cmp_lt0000_cy<1>
    SLICE_X45Y56.CIN     net (fanout=1)        0.000   Mcompar_verifica_cmp_lt0000_cy<1>
    SLICE_X45Y56.COUT    Tbyp                  0.130   Mcompar_verifica_cmp_lt0000_cy<3>
                                                       Mcompar_verifica_cmp_lt0000_cy<2>
                                                       Mcompar_verifica_cmp_lt0000_cy<3>
    SLICE_X45Y57.CIN     net (fanout=1)        0.000   Mcompar_verifica_cmp_lt0000_cy<3>
    SLICE_X45Y57.COUT    Tbyp                  0.130   Mcompar_verifica_cmp_lt0000_cy<5>
                                                       Mcompar_verifica_cmp_lt0000_cy<4>
                                                       Mcompar_verifica_cmp_lt0000_cy<5>
    SLICE_X45Y58.CIN     net (fanout=1)        0.000   Mcompar_verifica_cmp_lt0000_cy<5>
    SLICE_X45Y58.COUT    Tbyp                  0.130   Mcompar_verifica_cmp_lt0000_cy<7>
                                                       Mcompar_verifica_cmp_lt0000_cy<6>
                                                       Mcompar_verifica_cmp_lt0000_cy<7>
    SLICE_X45Y59.CIN     net (fanout=1)        0.000   Mcompar_verifica_cmp_lt0000_cy<7>
    SLICE_X45Y59.COUT    Tbyp                  0.130   Mcompar_verifica_cmp_lt0000_cy<9>
                                                       Mcompar_verifica_cmp_lt0000_cy<8>
                                                       Mcompar_verifica_cmp_lt0000_cy<9>
    SLICE_X44Y15.G1      net (fanout=42)       4.641   Mcompar_verifica_cmp_lt0000_cy<9>
    SLICE_X44Y15.Y       Tilo                  0.707   Outesquerda_1
                                                       Outesquerda_mux0000<1>10
    SLICE_X44Y15.F1      net (fanout=1)        0.450   Outesquerda_mux0000<1>10/O
    SLICE_X44Y15.CLK     Tfck                  0.802   Outesquerda_1
                                                       Outesquerda_mux0000<1>59
                                                       Outesquerda_1
    -------------------------------------------------  ---------------------------
    Total                                      9.502ns (3.838ns logic, 5.664ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point ULA_Op_Code_1 (SLICE_X39Y18.F2), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Contador_12 (FF)
  Destination:          ULA_Op_Code_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.771ns (Levels of Logic = 7)
  Clock Path Skew:      -0.126ns (0.617 - 0.743)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Contador_12 to ULA_Op_Code_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y55.XQ      Tcko                  0.631   Contador<12>
                                                       Contador_12
    SLICE_X45Y55.G2      net (fanout=3)        0.799   Contador<12>
    SLICE_X45Y55.COUT    Topcyg                1.178   Mcompar_verifica_cmp_lt0000_cy<1>
                                                       Mcompar_verifica_cmp_lt0000_lut<1>
                                                       Mcompar_verifica_cmp_lt0000_cy<1>
    SLICE_X45Y56.CIN     net (fanout=1)        0.000   Mcompar_verifica_cmp_lt0000_cy<1>
    SLICE_X45Y56.COUT    Tbyp                  0.130   Mcompar_verifica_cmp_lt0000_cy<3>
                                                       Mcompar_verifica_cmp_lt0000_cy<2>
                                                       Mcompar_verifica_cmp_lt0000_cy<3>
    SLICE_X45Y57.CIN     net (fanout=1)        0.000   Mcompar_verifica_cmp_lt0000_cy<3>
    SLICE_X45Y57.COUT    Tbyp                  0.130   Mcompar_verifica_cmp_lt0000_cy<5>
                                                       Mcompar_verifica_cmp_lt0000_cy<4>
                                                       Mcompar_verifica_cmp_lt0000_cy<5>
    SLICE_X45Y58.CIN     net (fanout=1)        0.000   Mcompar_verifica_cmp_lt0000_cy<5>
    SLICE_X45Y58.COUT    Tbyp                  0.130   Mcompar_verifica_cmp_lt0000_cy<7>
                                                       Mcompar_verifica_cmp_lt0000_cy<6>
                                                       Mcompar_verifica_cmp_lt0000_cy<7>
    SLICE_X45Y59.CIN     net (fanout=1)        0.000   Mcompar_verifica_cmp_lt0000_cy<7>
    SLICE_X45Y59.COUT    Tbyp                  0.130   Mcompar_verifica_cmp_lt0000_cy<9>
                                                       Mcompar_verifica_cmp_lt0000_cy<8>
                                                       Mcompar_verifica_cmp_lt0000_cy<9>
    SLICE_X37Y18.F1      net (fanout=42)       4.836   Mcompar_verifica_cmp_lt0000_cy<9>
    SLICE_X37Y18.X       Tilo                  0.643   ULA_Op_Code_mux0000<1>16
                                                       ULA_Op_Code_mux0000<1>16
    SLICE_X39Y18.F2      net (fanout=1)        0.442   ULA_Op_Code_mux0000<1>16
    SLICE_X39Y18.CLK     Tfck                  0.722   ULA_Op_Code<1>
                                                       ULA_Op_Code_mux0000<1>59
                                                       ULA_Op_Code_1
    -------------------------------------------------  ---------------------------
    Total                                      9.771ns (3.694ns logic, 6.077ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Contador_22 (FF)
  Destination:          ULA_Op_Code_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.579ns (Levels of Logic = 4)
  Clock Path Skew:      -0.074ns (0.617 - 0.691)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Contador_22 to ULA_Op_Code_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y60.XQ      Tcko                  0.631   Contador<22>
                                                       Contador_22
    SLICE_X45Y58.F2      net (fanout=3)        0.980   Contador<22>
    SLICE_X45Y58.COUT    Topcyf                1.195   Mcompar_verifica_cmp_lt0000_cy<7>
                                                       Mcompar_verifica_cmp_lt0000_lut<6>
                                                       Mcompar_verifica_cmp_lt0000_cy<6>
                                                       Mcompar_verifica_cmp_lt0000_cy<7>
    SLICE_X45Y59.CIN     net (fanout=1)        0.000   Mcompar_verifica_cmp_lt0000_cy<7>
    SLICE_X45Y59.COUT    Tbyp                  0.130   Mcompar_verifica_cmp_lt0000_cy<9>
                                                       Mcompar_verifica_cmp_lt0000_cy<8>
                                                       Mcompar_verifica_cmp_lt0000_cy<9>
    SLICE_X37Y18.F1      net (fanout=42)       4.836   Mcompar_verifica_cmp_lt0000_cy<9>
    SLICE_X37Y18.X       Tilo                  0.643   ULA_Op_Code_mux0000<1>16
                                                       ULA_Op_Code_mux0000<1>16
    SLICE_X39Y18.F2      net (fanout=1)        0.442   ULA_Op_Code_mux0000<1>16
    SLICE_X39Y18.CLK     Tfck                  0.722   ULA_Op_Code<1>
                                                       ULA_Op_Code_mux0000<1>59
                                                       ULA_Op_Code_1
    -------------------------------------------------  ---------------------------
    Total                                      9.579ns (3.321ns logic, 6.258ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Contador_11 (FF)
  Destination:          ULA_Op_Code_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.545ns (Levels of Logic = 7)
  Clock Path Skew:      -0.090ns (0.617 - 0.707)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Contador_11 to ULA_Op_Code_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y54.XQ      Tcko                  0.631   Contador<11>
                                                       Contador_11
    SLICE_X45Y55.G1      net (fanout=3)        0.573   Contador<11>
    SLICE_X45Y55.COUT    Topcyg                1.178   Mcompar_verifica_cmp_lt0000_cy<1>
                                                       Mcompar_verifica_cmp_lt0000_lut<1>
                                                       Mcompar_verifica_cmp_lt0000_cy<1>
    SLICE_X45Y56.CIN     net (fanout=1)        0.000   Mcompar_verifica_cmp_lt0000_cy<1>
    SLICE_X45Y56.COUT    Tbyp                  0.130   Mcompar_verifica_cmp_lt0000_cy<3>
                                                       Mcompar_verifica_cmp_lt0000_cy<2>
                                                       Mcompar_verifica_cmp_lt0000_cy<3>
    SLICE_X45Y57.CIN     net (fanout=1)        0.000   Mcompar_verifica_cmp_lt0000_cy<3>
    SLICE_X45Y57.COUT    Tbyp                  0.130   Mcompar_verifica_cmp_lt0000_cy<5>
                                                       Mcompar_verifica_cmp_lt0000_cy<4>
                                                       Mcompar_verifica_cmp_lt0000_cy<5>
    SLICE_X45Y58.CIN     net (fanout=1)        0.000   Mcompar_verifica_cmp_lt0000_cy<5>
    SLICE_X45Y58.COUT    Tbyp                  0.130   Mcompar_verifica_cmp_lt0000_cy<7>
                                                       Mcompar_verifica_cmp_lt0000_cy<6>
                                                       Mcompar_verifica_cmp_lt0000_cy<7>
    SLICE_X45Y59.CIN     net (fanout=1)        0.000   Mcompar_verifica_cmp_lt0000_cy<7>
    SLICE_X45Y59.COUT    Tbyp                  0.130   Mcompar_verifica_cmp_lt0000_cy<9>
                                                       Mcompar_verifica_cmp_lt0000_cy<8>
                                                       Mcompar_verifica_cmp_lt0000_cy<9>
    SLICE_X37Y18.F1      net (fanout=42)       4.836   Mcompar_verifica_cmp_lt0000_cy<9>
    SLICE_X37Y18.X       Tilo                  0.643   ULA_Op_Code_mux0000<1>16
                                                       ULA_Op_Code_mux0000<1>16
    SLICE_X39Y18.F2      net (fanout=1)        0.442   ULA_Op_Code_mux0000<1>16
    SLICE_X39Y18.CLK     Tfck                  0.722   ULA_Op_Code<1>
                                                       ULA_Op_Code_mux0000<1>59
                                                       ULA_Op_Code_1
    -------------------------------------------------  ---------------------------
    Total                                      9.545ns (3.694ns logic, 5.851ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point verifica_FSM_FFd3 (SLICE_X37Y21.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.445ns (requirement - (clock path skew + uncertainty - data path))
  Source:               verifica_FSM_FFd3 (FF)
  Destination:          verifica_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.445ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: verifica_FSM_FFd3 to verifica_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y21.XQ      Tcko                  0.473   verifica_FSM_FFd3
                                                       verifica_FSM_FFd3
    SLICE_X37Y21.F1      net (fanout=21)       0.506   verifica_FSM_FFd3
    SLICE_X37Y21.CLK     Tckf        (-Th)    -0.466   verifica_FSM_FFd3
                                                       verifica_FSM_FFd3-In
                                                       verifica_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      1.445ns (0.939ns logic, 0.506ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------

Paths for end point ULA_Op_Code_0 (SLICE_X38Y14.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ULA_Op_Code_0 (FF)
  Destination:          ULA_Op_Code_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.457ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ULA_Op_Code_0 to ULA_Op_Code_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y14.XQ      Tcko                  0.505   ULA_Op_Code<0>
                                                       ULA_Op_Code_0
    SLICE_X38Y14.F2      net (fanout=34)       0.447   ULA_Op_Code<0>
    SLICE_X38Y14.CLK     Tckf        (-Th)    -0.505   ULA_Op_Code<0>
                                                       ULA_Op_Code_mux0000<0>45
                                                       ULA_Op_Code_0
    -------------------------------------------------  ---------------------------
    Total                                      1.457ns (1.010ns logic, 0.447ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------

Paths for end point verifica_FSM_FFd2 (SLICE_X38Y20.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               verifica_FSM_FFd2 (FF)
  Destination:          verifica_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.480ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: verifica_FSM_FFd2 to verifica_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y20.XQ      Tcko                  0.505   verifica_FSM_FFd2
                                                       verifica_FSM_FFd2
    SLICE_X38Y20.F2      net (fanout=19)       0.470   verifica_FSM_FFd2
    SLICE_X38Y20.CLK     Tckf        (-Th)    -0.505   verifica_FSM_FFd2
                                                       verifica_FSM_FFd2-In
                                                       verifica_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.480ns (1.010ns logic, 0.470ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.398ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: verifica_FSM_FFd1/CLK
  Logical resource: verifica_FSM_FFd1/CK
  Location pin: SLICE_X38Y22.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 18.398ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: verifica_FSM_FFd1/CLK
  Logical resource: verifica_FSM_FFd1/CK
  Location pin: SLICE_X38Y22.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 18.398ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.602ns (624.220MHz) (Tcp)
  Physical resource: verifica_FSM_FFd1/CLK
  Logical resource: verifica_FSM_FFd1/CK
  Location pin: SLICE_X38Y22.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 10 ns VALID 20 ns BEFORE COMP "CLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 97 paths analyzed, 51 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   4.645ns.
--------------------------------------------------------------------------------

Paths for end point OutDireita_0 (SLICE_X38Y16.F4), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.355ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               input_vector<0> (PAD)
  Destination:          OutDireita_0 (FF)
  Destination Clock:    CLK_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      7.037ns (Levels of Logic = 4)
  Clock Path Delay:     2.392ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: input_vector<0> to OutDireita_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V8.I                 Tiopi                 1.448   input_vector<0>
                                                       input_vector<0>
                                                       input_vector_0_IBUF
                                                       input_vector<0>.DELAY_ADJ
    SLICE_X40Y17.G1      net (fanout=7)        2.605   input_vector_0_IBUF
    SLICE_X40Y17.X       Tif5x                 0.987   N114
                                                       OutDireita_0_mux000021_SW0_F
                                                       OutDireita_0_mux000021_SW0
    SLICE_X38Y16.G2      net (fanout=1)        0.428   N114
    SLICE_X38Y16.Y       Tilo                  0.707   OutDireita_0
                                                       OutDireita_0_mux000010
    SLICE_X38Y16.F4      net (fanout=1)        0.060   OutDireita_0_mux000010/O
    SLICE_X38Y16.CLK     Tfck                  0.802   OutDireita_0
                                                       OutDireita_0_mux0000167
                                                       OutDireita_0
    -------------------------------------------------  ---------------------------
    Total                                      7.037ns (3.944ns logic, 3.093ns route)
                                                       (56.0% logic, 44.0% route)

  Minimum Clock Path: CLK to OutDireita_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.266   CLK
                                                       CLK
                                                       CLK_BUFGP/IBUFG
                                                       CLK.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.027   CLK_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.199   CLK_BUFGP/BUFG
                                                       CLK_BUFGP/BUFG.GCLKMUX
                                                       CLK_BUFGP/BUFG
    SLICE_X38Y16.CLK     net (fanout=47)       0.900   CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.392ns (1.465ns logic, 0.927ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.365ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               input_vector<0> (PAD)
  Destination:          OutDireita_0 (FF)
  Destination Clock:    CLK_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      7.027ns (Levels of Logic = 4)
  Clock Path Delay:     2.392ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: input_vector<0> to OutDireita_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V8.I                 Tiopi                 1.448   input_vector<0>
                                                       input_vector<0>
                                                       input_vector_0_IBUF
                                                       input_vector<0>.DELAY_ADJ
    SLICE_X40Y17.F1      net (fanout=7)        2.595   input_vector_0_IBUF
    SLICE_X40Y17.X       Tif5x                 0.987   N114
                                                       OutDireita_0_mux000021_SW0_G
                                                       OutDireita_0_mux000021_SW0
    SLICE_X38Y16.G2      net (fanout=1)        0.428   N114
    SLICE_X38Y16.Y       Tilo                  0.707   OutDireita_0
                                                       OutDireita_0_mux000010
    SLICE_X38Y16.F4      net (fanout=1)        0.060   OutDireita_0_mux000010/O
    SLICE_X38Y16.CLK     Tfck                  0.802   OutDireita_0
                                                       OutDireita_0_mux0000167
                                                       OutDireita_0
    -------------------------------------------------  ---------------------------
    Total                                      7.027ns (3.944ns logic, 3.083ns route)
                                                       (56.1% logic, 43.9% route)

  Minimum Clock Path: CLK to OutDireita_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.266   CLK
                                                       CLK
                                                       CLK_BUFGP/IBUFG
                                                       CLK.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.027   CLK_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.199   CLK_BUFGP/BUFG
                                                       CLK_BUFGP/BUFG.GCLKMUX
                                                       CLK_BUFGP/BUFG
    SLICE_X38Y16.CLK     net (fanout=47)       0.900   CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.392ns (1.465ns logic, 0.927ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.659ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               input_vector<0> (PAD)
  Destination:          OutDireita_0 (FF)
  Destination Clock:    CLK_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      6.733ns (Levels of Logic = 4)
  Clock Path Delay:     2.392ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: input_vector<0> to OutDireita_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V8.I                 Tiopi                 1.448   input_vector<0>
                                                       input_vector<0>
                                                       input_vector_0_IBUF
                                                       input_vector<0>.DELAY_ADJ
    SLICE_X40Y16.G1      net (fanout=7)        2.605   input_vector_0_IBUF
    SLICE_X40Y16.Y       Tilo                  0.707   N209
                                                       OutDireita_0_mux000021_SW1
    SLICE_X38Y16.G4      net (fanout=1)        0.404   N115
    SLICE_X38Y16.Y       Tilo                  0.707   OutDireita_0
                                                       OutDireita_0_mux000010
    SLICE_X38Y16.F4      net (fanout=1)        0.060   OutDireita_0_mux000010/O
    SLICE_X38Y16.CLK     Tfck                  0.802   OutDireita_0
                                                       OutDireita_0_mux0000167
                                                       OutDireita_0
    -------------------------------------------------  ---------------------------
    Total                                      6.733ns (3.664ns logic, 3.069ns route)
                                                       (54.4% logic, 45.6% route)

  Minimum Clock Path: CLK to OutDireita_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.266   CLK
                                                       CLK
                                                       CLK_BUFGP/IBUFG
                                                       CLK.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.027   CLK_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.199   CLK_BUFGP/BUFG
                                                       CLK_BUFGP/BUFG.GCLKMUX
                                                       CLK_BUFGP/BUFG
    SLICE_X38Y16.CLK     net (fanout=47)       0.900   CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.392ns (1.465ns logic, 0.927ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point Outesquerda_2 (SLICE_X42Y15.F1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.586ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               input_vector<2> (PAD)
  Destination:          Outesquerda_2 (FF)
  Destination Clock:    CLK_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      6.773ns (Levels of Logic = 4)
  Clock Path Delay:     2.359ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: input_vector<2> to Outesquerda_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U8.I                 Tiopi                 1.448   input_vector<2>
                                                       input_vector<2>
                                                       input_vector_2_IBUF
                                                       input_vector<2>.DELAY_ADJ
    SLICE_X43Y14.G2      net (fanout=8)        2.570   input_vector_2_IBUF
    SLICE_X43Y14.Y       Tilo                  0.648   N152
                                                       Outesquerda_mux0000<2>18
    SLICE_X42Y14.G2      net (fanout=2)        0.163   Outesquerda_mux0000<2>18
    SLICE_X42Y14.X       Tif5x                 0.987   N151
                                                       Outesquerda_mux0000<2>13_SW0_F
                                                       Outesquerda_mux0000<2>13_SW0
    SLICE_X42Y15.F1      net (fanout=1)        0.155   N151
    SLICE_X42Y15.CLK     Tfck                  0.802   Outesquerda_2
                                                       Outesquerda_mux0000<2>41
                                                       Outesquerda_2
    -------------------------------------------------  ---------------------------
    Total                                      6.773ns (3.885ns logic, 2.888ns route)
                                                       (57.4% logic, 42.6% route)

  Minimum Clock Path: CLK to Outesquerda_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.266   CLK
                                                       CLK
                                                       CLK_BUFGP/IBUFG
                                                       CLK.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.027   CLK_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.199   CLK_BUFGP/BUFG
                                                       CLK_BUFGP/BUFG.GCLKMUX
                                                       CLK_BUFGP/BUFG
    SLICE_X42Y15.CLK     net (fanout=47)       0.867   CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.359ns (1.465ns logic, 0.894ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.402ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ButtonN (PAD)
  Destination:          Outesquerda_2 (FF)
  Destination Clock:    CLK_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.957ns (Levels of Logic = 4)
  Clock Path Delay:     2.359ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ButtonN to Outesquerda_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T14.I                Tiopi                 1.448   ButtonN
                                                       ButtonN
                                                       ButtonN_IBUF
                                                       ButtonN.DELAY_ADJ
    SLICE_X43Y14.G3      net (fanout=11)       1.754   ButtonN_IBUF
    SLICE_X43Y14.Y       Tilo                  0.648   N152
                                                       Outesquerda_mux0000<2>18
    SLICE_X42Y14.G2      net (fanout=2)        0.163   Outesquerda_mux0000<2>18
    SLICE_X42Y14.X       Tif5x                 0.987   N151
                                                       Outesquerda_mux0000<2>13_SW0_F
                                                       Outesquerda_mux0000<2>13_SW0
    SLICE_X42Y15.F1      net (fanout=1)        0.155   N151
    SLICE_X42Y15.CLK     Tfck                  0.802   Outesquerda_2
                                                       Outesquerda_mux0000<2>41
                                                       Outesquerda_2
    -------------------------------------------------  ---------------------------
    Total                                      5.957ns (3.885ns logic, 2.072ns route)
                                                       (65.2% logic, 34.8% route)

  Minimum Clock Path: CLK to Outesquerda_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.266   CLK
                                                       CLK
                                                       CLK_BUFGP/IBUFG
                                                       CLK.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.027   CLK_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.199   CLK_BUFGP/BUFG
                                                       CLK_BUFGP/BUFG.GCLKMUX
                                                       CLK_BUFGP/BUFG
    SLICE_X42Y15.CLK     net (fanout=47)       0.867   CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.359ns (1.465ns logic, 0.894ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.459ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               input_vector<2> (PAD)
  Destination:          Outesquerda_2 (FF)
  Destination Clock:    CLK_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.900ns (Levels of Logic = 3)
  Clock Path Delay:     2.359ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: input_vector<2> to Outesquerda_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U8.I                 Tiopi                 1.448   input_vector<2>
                                                       input_vector<2>
                                                       input_vector_2_IBUF
                                                       input_vector<2>.DELAY_ADJ
    SLICE_X42Y14.F3      net (fanout=8)        2.508   input_vector_2_IBUF
    SLICE_X42Y14.X       Tif5x                 0.987   N151
                                                       Outesquerda_mux0000<2>13_SW0_G
                                                       Outesquerda_mux0000<2>13_SW0
    SLICE_X42Y15.F1      net (fanout=1)        0.155   N151
    SLICE_X42Y15.CLK     Tfck                  0.802   Outesquerda_2
                                                       Outesquerda_mux0000<2>41
                                                       Outesquerda_2
    -------------------------------------------------  ---------------------------
    Total                                      5.900ns (3.237ns logic, 2.663ns route)
                                                       (54.9% logic, 45.1% route)

  Minimum Clock Path: CLK to Outesquerda_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.266   CLK
                                                       CLK
                                                       CLK_BUFGP/IBUFG
                                                       CLK.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.027   CLK_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.199   CLK_BUFGP/BUFG
                                                       CLK_BUFGP/BUFG.GCLKMUX
                                                       CLK_BUFGP/BUFG
    SLICE_X42Y15.CLK     net (fanout=47)       0.867   CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.359ns (1.465ns logic, 0.894ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Paths for end point Outesquerda_3 (SLICE_X42Y12.F2), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.623ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               input_vector<3> (PAD)
  Destination:          Outesquerda_3 (FF)
  Destination Clock:    CLK_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      6.734ns (Levels of Logic = 4)
  Clock Path Delay:     2.357ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: input_vector<3> to Outesquerda_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 1.448   input_vector<3>
                                                       input_vector<3>
                                                       input_vector_3_IBUF
                                                       input_vector<3>.DELAY_ADJ
    SLICE_X43Y12.G1      net (fanout=9)        2.654   input_vector_3_IBUF
    SLICE_X43Y12.Y       Tilo                  0.648   N133
                                                       Outesquerda_mux0000<3>_SW0
    SLICE_X42Y13.G2      net (fanout=1)        0.121   N109
    SLICE_X42Y13.X       Tif5x                 0.987   N132
                                                       Outesquerda_mux0000<3>_SW1_SW0_F
                                                       Outesquerda_mux0000<3>_SW1_SW0
    SLICE_X42Y12.F2      net (fanout=1)        0.074   N132
    SLICE_X42Y12.CLK     Tfck                  0.802   Outesquerda_3
                                                       Outesquerda_mux0000<3>
                                                       Outesquerda_3
    -------------------------------------------------  ---------------------------
    Total                                      6.734ns (3.885ns logic, 2.849ns route)
                                                       (57.7% logic, 42.3% route)

  Minimum Clock Path: CLK to Outesquerda_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.266   CLK
                                                       CLK
                                                       CLK_BUFGP/IBUFG
                                                       CLK.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.027   CLK_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.199   CLK_BUFGP/BUFG
                                                       CLK_BUFGP/BUFG.GCLKMUX
                                                       CLK_BUFGP/BUFG
    SLICE_X42Y12.CLK     net (fanout=47)       0.865   CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.357ns (1.465ns logic, 0.892ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.518ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               input_vector<3> (PAD)
  Destination:          Outesquerda_3 (FF)
  Destination Clock:    CLK_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.839ns (Levels of Logic = 3)
  Clock Path Delay:     2.357ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: input_vector<3> to Outesquerda_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 1.448   input_vector<3>
                                                       input_vector<3>
                                                       input_vector_3_IBUF
                                                       input_vector<3>.DELAY_ADJ
    SLICE_X42Y13.F4      net (fanout=9)        2.528   input_vector_3_IBUF
    SLICE_X42Y13.X       Tif5x                 0.987   N132
                                                       Outesquerda_mux0000<3>_SW1_SW0_G
                                                       Outesquerda_mux0000<3>_SW1_SW0
    SLICE_X42Y12.F2      net (fanout=1)        0.074   N132
    SLICE_X42Y12.CLK     Tfck                  0.802   Outesquerda_3
                                                       Outesquerda_mux0000<3>
                                                       Outesquerda_3
    -------------------------------------------------  ---------------------------
    Total                                      5.839ns (3.237ns logic, 2.602ns route)
                                                       (55.4% logic, 44.6% route)

  Minimum Clock Path: CLK to Outesquerda_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.266   CLK
                                                       CLK
                                                       CLK_BUFGP/IBUFG
                                                       CLK.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.027   CLK_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.199   CLK_BUFGP/BUFG
                                                       CLK_BUFGP/BUFG.GCLKMUX
                                                       CLK_BUFGP/BUFG
    SLICE_X42Y12.CLK     net (fanout=47)       0.865   CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.357ns (1.465ns logic, 0.892ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.802ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ButtonN (PAD)
  Destination:          Outesquerda_3 (FF)
  Destination Clock:    CLK_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.555ns (Levels of Logic = 4)
  Clock Path Delay:     2.357ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ButtonN to Outesquerda_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T14.I                Tiopi                 1.448   ButtonN
                                                       ButtonN
                                                       ButtonN_IBUF
                                                       ButtonN.DELAY_ADJ
    SLICE_X43Y12.G3      net (fanout=11)       1.475   ButtonN_IBUF
    SLICE_X43Y12.Y       Tilo                  0.648   N133
                                                       Outesquerda_mux0000<3>_SW0
    SLICE_X42Y13.G2      net (fanout=1)        0.121   N109
    SLICE_X42Y13.X       Tif5x                 0.987   N132
                                                       Outesquerda_mux0000<3>_SW1_SW0_F
                                                       Outesquerda_mux0000<3>_SW1_SW0
    SLICE_X42Y12.F2      net (fanout=1)        0.074   N132
    SLICE_X42Y12.CLK     Tfck                  0.802   Outesquerda_3
                                                       Outesquerda_mux0000<3>
                                                       Outesquerda_3
    -------------------------------------------------  ---------------------------
    Total                                      5.555ns (3.885ns logic, 1.670ns route)
                                                       (69.9% logic, 30.1% route)

  Minimum Clock Path: CLK to Outesquerda_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.266   CLK
                                                       CLK
                                                       CLK_BUFGP/IBUFG
                                                       CLK.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.027   CLK_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.199   CLK_BUFGP/BUFG
                                                       CLK_BUFGP/BUFG.GCLKMUX
                                                       CLK_BUFGP/BUFG
    SLICE_X42Y12.CLK     net (fanout=47)       0.865   CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.357ns (1.465ns logic, 0.892ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 10 ns VALID 20 ns BEFORE COMP "CLK";
--------------------------------------------------------------------------------

Paths for end point A_1 (SLICE_X35Y13.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.784ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               input_vector<1> (PAD)
  Destination:          A_1 (FF)
  Destination Clock:    CLK_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      2.525ns (Levels of Logic = 1)
  Clock Path Delay:     2.741ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: input_vector<1> to A_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.266   input_vector<1>
                                                       input_vector<1>
                                                       input_vector_1_IBUF
                                                       input_vector<1>.DELAY_ADJ
    SLICE_X35Y13.BX      net (fanout=4)        1.170   input_vector_1_IBUF
    SLICE_X35Y13.CLK     Tckdi       (-Th)    -0.089   A<1>
                                                       A_1
    -------------------------------------------------  ---------------------------
    Total                                      2.525ns (1.355ns logic, 1.170ns route)
                                                       (53.7% logic, 46.3% route)

  Maximum Clock Path: CLK to A_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.448   CLK
                                                       CLK
                                                       CLK_BUFGP/IBUFG
                                                       CLK.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.033   CLK_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.221   CLK_BUFGP/BUFG
                                                       CLK_BUFGP/BUFG.GCLKMUX
                                                       CLK_BUFGP/BUFG
    SLICE_X35Y13.CLK     net (fanout=47)       1.039   CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.741ns (1.669ns logic, 1.072ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Paths for end point B_1 (SLICE_X30Y13.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.063ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               input_vector<1> (PAD)
  Destination:          B_1 (FF)
  Destination Clock:    CLK_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      2.798ns (Levels of Logic = 1)
  Clock Path Delay:     2.735ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: input_vector<1> to B_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.266   input_vector<1>
                                                       input_vector<1>
                                                       input_vector_1_IBUF
                                                       input_vector<1>.DELAY_ADJ
    SLICE_X30Y13.BX      net (fanout=4)        1.394   input_vector_1_IBUF
    SLICE_X30Y13.CLK     Tckdi       (-Th)    -0.138   B<1>
                                                       B_1
    -------------------------------------------------  ---------------------------
    Total                                      2.798ns (1.404ns logic, 1.394ns route)
                                                       (50.2% logic, 49.8% route)

  Maximum Clock Path: CLK to B_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.448   CLK
                                                       CLK
                                                       CLK_BUFGP/IBUFG
                                                       CLK.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.033   CLK_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.221   CLK_BUFGP/BUFG
                                                       CLK_BUFGP/BUFG.GCLKMUX
                                                       CLK_BUFGP/BUFG
    SLICE_X30Y13.CLK     net (fanout=47)       1.033   CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.735ns (1.669ns logic, 1.066ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Paths for end point Selecionador_Fases_FSM_FFd1_1 (SLICE_X45Y12.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.113ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               ButtonE (PAD)
  Destination:          Selecionador_Fases_FSM_FFd1_1 (FF)
  Destination Clock:    CLK_BUFGP rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      2.829ns (Levels of Logic = 2)
  Clock Path Delay:     2.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ButtonE to Selecionador_Fases_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T16.I                Tiopi                 1.266   ButtonE
                                                       ButtonE
                                                       ButtonE_IBUF
                                                       ButtonE.DELAY_ADJ
    SLICE_X45Y12.G3      net (fanout=4)        1.093   ButtonE_IBUF
    SLICE_X45Y12.CLK     Tckg        (-Th)    -0.470   Selecionador_Fases_FSM_FFd1_1
                                                       Selecionador_Fases_FSM_FFd1-In1
                                                       Selecionador_Fases_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      2.829ns (1.736ns logic, 1.093ns route)
                                                       (61.4% logic, 38.6% route)

  Maximum Clock Path: CLK to Selecionador_Fases_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.448   CLK
                                                       CLK
                                                       CLK_BUFGP/IBUFG
                                                       CLK.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.033   CLK_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.221   CLK_BUFGP/BUFG
                                                       CLK_BUFGP/BUFG.GCLKMUX
                                                       CLK_BUFGP/BUFG
    SLICE_X45Y12.CLK     net (fanout=47)       1.014   CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.716ns (1.669ns logic, 1.047ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 20 ns AFTER COMP "CLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.722ns.
--------------------------------------------------------------------------------

Paths for end point Outesquerda<0> (V19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  9.278ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Outesquerda_0 (FF)
  Destination:          Outesquerda<0> (PAD)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      7.999ns (Levels of Logic = 1)
  Clock Path Delay:     2.723ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: CLK to Outesquerda_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.448   CLK
                                                       CLK
                                                       CLK_BUFGP/IBUFG
                                                       CLK.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.033   CLK_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.221   CLK_BUFGP/BUFG
                                                       CLK_BUFGP/BUFG.GCLKMUX
                                                       CLK_BUFGP/BUFG
    SLICE_X40Y14.CLK     net (fanout=47)       1.021   CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.723ns (1.669ns logic, 1.054ns route)
                                                       (61.3% logic, 38.7% route)

  Maximum Data Path: Outesquerda_0 to Outesquerda<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y14.XQ      Tcko                  0.631   Outesquerda_0
                                                       Outesquerda_0
    V19.O1               net (fanout=3)        2.380   Outesquerda_0
    V19.PAD              Tioop                 4.988   Outesquerda<0>
                                                       Outesquerda_0_OBUF
                                                       Outesquerda<0>
    -------------------------------------------------  ---------------------------
    Total                                      7.999ns (5.619ns logic, 2.380ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------

Paths for end point OutDireita<1> (T19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  9.406ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               OutDireita_1 (FF)
  Destination:          OutDireita<1> (PAD)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      7.847ns (Levels of Logic = 1)
  Clock Path Delay:     2.747ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: CLK to OutDireita_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.448   CLK
                                                       CLK
                                                       CLK_BUFGP/IBUFG
                                                       CLK.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.033   CLK_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.221   CLK_BUFGP/BUFG
                                                       CLK_BUFGP/BUFG.GCLKMUX
                                                       CLK_BUFGP/BUFG
    SLICE_X37Y16.CLK     net (fanout=47)       1.045   CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.747ns (1.669ns logic, 1.078ns route)
                                                       (60.8% logic, 39.2% route)

  Maximum Data Path: OutDireita_1 to OutDireita<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y16.XQ      Tcko                  0.591   OutDireita_1
                                                       OutDireita_1
    T19.O1               net (fanout=2)        2.268   OutDireita_1
    T19.PAD              Tioop                 4.988   OutDireita<1>
                                                       OutDireita_1_OBUF
                                                       OutDireita<1>
    -------------------------------------------------  ---------------------------
    Total                                      7.847ns (5.579ns logic, 2.268ns route)
                                                       (71.1% logic, 28.9% route)

--------------------------------------------------------------------------------

Paths for end point OutDireita<0> (R20.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  9.701ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               OutDireita_0 (FF)
  Destination:          OutDireita<0> (PAD)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      7.538ns (Levels of Logic = 1)
  Clock Path Delay:     2.761ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: CLK to OutDireita_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.448   CLK
                                                       CLK
                                                       CLK_BUFGP/IBUFG
                                                       CLK.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.033   CLK_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.221   CLK_BUFGP/BUFG
                                                       CLK_BUFGP/BUFG.GCLKMUX
                                                       CLK_BUFGP/BUFG
    SLICE_X38Y16.CLK     net (fanout=47)       1.059   CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.761ns (1.669ns logic, 1.092ns route)
                                                       (60.4% logic, 39.6% route)

  Maximum Data Path: OutDireita_0 to OutDireita<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y16.XQ      Tcko                  0.631   OutDireita_0
                                                       OutDireita_0
    R20.O1               net (fanout=3)        1.919   OutDireita_0
    R20.PAD              Tioop                 4.988   OutDireita<0>
                                                       OutDireita_0_OBUF
                                                       OutDireita<0>
    -------------------------------------------------  ---------------------------
    Total                                      7.538ns (5.619ns logic, 1.919ns route)
                                                       (74.5% logic, 25.5% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 20 ns AFTER COMP "CLK";
--------------------------------------------------------------------------------

Paths for end point Outesquerda<2> (Y22.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  8.472ns (clock arrival + clock path + data path - uncertainty)
  Source:               Outesquerda_2 (FF)
  Destination:          Outesquerda<2> (PAD)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Data Path Delay:      6.113ns (Levels of Logic = 1)
  Clock Path Delay:     2.359ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: CLK to Outesquerda_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.266   CLK
                                                       CLK
                                                       CLK_BUFGP/IBUFG
                                                       CLK.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.027   CLK_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.199   CLK_BUFGP/BUFG
                                                       CLK_BUFGP/BUFG.GCLKMUX
                                                       CLK_BUFGP/BUFG
    SLICE_X42Y15.CLK     net (fanout=47)       0.867   CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.359ns (1.465ns logic, 0.894ns route)
                                                       (62.1% logic, 37.9% route)

  Minimum Data Path: Outesquerda_2 to Outesquerda<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y15.XQ      Tcko                  0.505   Outesquerda_2
                                                       Outesquerda_2
    Y22.O1               net (fanout=3)        1.199   Outesquerda_2
    Y22.PAD              Tioop                 4.409   Outesquerda<2>
                                                       Outesquerda_2_OBUF
                                                       Outesquerda<2>
    -------------------------------------------------  ---------------------------
    Total                                      6.113ns (4.914ns logic, 1.199ns route)
                                                       (80.4% logic, 19.6% route)

--------------------------------------------------------------------------------

Paths for end point Outesquerda<3> (W21.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  8.480ns (clock arrival + clock path + data path - uncertainty)
  Source:               Outesquerda_3 (FF)
  Destination:          Outesquerda<3> (PAD)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Data Path Delay:      6.123ns (Levels of Logic = 1)
  Clock Path Delay:     2.357ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: CLK to Outesquerda_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.266   CLK
                                                       CLK
                                                       CLK_BUFGP/IBUFG
                                                       CLK.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.027   CLK_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.199   CLK_BUFGP/BUFG
                                                       CLK_BUFGP/BUFG.GCLKMUX
                                                       CLK_BUFGP/BUFG
    SLICE_X42Y12.CLK     net (fanout=47)       0.865   CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.357ns (1.465ns logic, 0.892ns route)
                                                       (62.2% logic, 37.8% route)

  Minimum Data Path: Outesquerda_3 to Outesquerda<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y12.XQ      Tcko                  0.505   Outesquerda_3
                                                       Outesquerda_3
    W21.O1               net (fanout=3)        1.209   Outesquerda_3
    W21.PAD              Tioop                 4.409   Outesquerda<3>
                                                       Outesquerda_3_OBUF
                                                       Outesquerda<3>
    -------------------------------------------------  ---------------------------
    Total                                      6.123ns (4.914ns logic, 1.209ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point OutDireita<3> (U19.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  8.495ns (clock arrival + clock path + data path - uncertainty)
  Source:               OutDireita_3 (FF)
  Destination:          OutDireita<3> (PAD)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Data Path Delay:      6.115ns (Levels of Logic = 1)
  Clock Path Delay:     2.380ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Minimum Clock Path: CLK to OutDireita_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E12.I                Tiopi                 1.266   CLK
                                                       CLK
                                                       CLK_BUFGP/IBUFG
                                                       CLK.DELAY_ADJ
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.027   CLK_BUFGP/IBUFG
    BUFGMUX_X2Y11.O      Tgi0o                 0.199   CLK_BUFGP/BUFG
                                                       CLK_BUFGP/BUFG.GCLKMUX
                                                       CLK_BUFGP/BUFG
    SLICE_X36Y16.CLK     net (fanout=47)       0.888   CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.380ns (1.465ns logic, 0.915ns route)
                                                       (61.6% logic, 38.4% route)

  Minimum Data Path: OutDireita_3 to OutDireita<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y16.XQ      Tcko                  0.505   OutDireita_3
                                                       OutDireita_3
    U19.O1               net (fanout=3)        1.201   OutDireita_3
    U19.PAD              Tioop                 4.409   OutDireita<3>
                                                       OutDireita_3_OBUF
                                                       OutDireita<3>
    -------------------------------------------------  ---------------------------
    Total                                      6.115ns (4.914ns logic, 1.201ns route)
                                                       (80.4% logic, 19.6% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ButtonE        |    4.224(R)|   -0.113(R)|CLK_BUFGP         |   0.000|
ButtonN        |    3.950(R)|   -0.372(R)|CLK_BUFGP         |   0.000|
ButtonS        |    4.060(R)|   -0.235(R)|CLK_BUFGP         |   0.000|
input_vector<0>|    4.645(R)|   -0.419(R)|CLK_BUFGP         |   0.000|
input_vector<1>|    3.645(R)|    0.216(R)|CLK_BUFGP         |   0.000|
input_vector<2>|    4.414(R)|   -0.170(R)|CLK_BUFGP         |   0.000|
input_vector<3>|    4.377(R)|   -0.752(R)|CLK_BUFGP         |   0.000|
rst            |    4.018(R)|   -1.698(R)|CLK_BUFGP         |   0.000|
---------------+------------+------------+------------------+--------+

Clock CLK to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
OutDireita<0> |   10.299(R)|CLK_BUFGP         |   0.000|
OutDireita<1> |   10.594(R)|CLK_BUFGP         |   0.000|
OutDireita<2> |   10.110(R)|CLK_BUFGP         |   0.000|
OutDireita<3> |    9.867(R)|CLK_BUFGP         |   0.000|
Outesquerda<0>|   10.722(R)|CLK_BUFGP         |   0.000|
Outesquerda<1>|   10.026(R)|CLK_BUFGP         |   0.000|
Outesquerda<2>|    9.839(R)|CLK_BUFGP         |   0.000|
Outesquerda<3>|    9.850(R)|CLK_BUFGP         |   0.000|
--------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    9.904|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 10 ns VALID 20 ns BEFORE COMP "CLK";
Worst Case Data Window 4.861; Ideal Clock Offset To Actual Clock 2.215; 
------------------+------------+------------+---------+---------+-------------+
                  |            |            |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |    Hold    |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+---------+---------+-------------+
ButtonE           |    4.224(R)|   -0.113(R)|    5.776|   10.113|       -2.169|
ButtonN           |    3.950(R)|   -0.372(R)|    6.050|   10.372|       -2.161|
ButtonS           |    4.060(R)|   -0.235(R)|    5.940|   10.235|       -2.147|
input_vector<0>   |    4.645(R)|   -0.419(R)|    5.355|   10.419|       -2.532|
input_vector<1>   |    3.645(R)|    0.216(R)|    6.355|    9.784|       -1.715|
input_vector<2>   |    4.414(R)|   -0.170(R)|    5.586|   10.170|       -2.292|
input_vector<3>   |    4.377(R)|   -0.752(R)|    5.623|   10.752|       -2.565|
rst               |    4.018(R)|   -1.698(R)|    5.982|   11.698|       -2.858|
------------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       4.645|       0.216|    5.355|    9.784|             |
------------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 20 ns AFTER COMP "CLK";
Bus Skew: 0.883 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
OutDireita<0>                                  |       10.299|         0.460|
OutDireita<1>                                  |       10.594|         0.755|
OutDireita<2>                                  |       10.110|         0.271|
OutDireita<3>                                  |        9.867|         0.028|
Outesquerda<0>                                 |       10.722|         0.883|
Outesquerda<1>                                 |       10.026|         0.187|
Outesquerda<2>                                 |        9.839|         0.000|
Outesquerda<3>                                 |        9.850|         0.011|
-----------------------------------------------+-------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2412 paths, 0 nets, and 876 connections

Design statistics:
   Minimum period:   9.904ns{1}   (Maximum frequency: 100.969MHz)
   Minimum input required time before clock:   4.645ns
   Minimum output required time after clock:  10.722ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep 24 14:42:28 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 386 MB



