<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='mem_ctrl.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: mem_ctrl
    <br/>
    Created: Sep 25, 2001
    <br/>
    Updated: Jan 11, 2010
    <br/>
    SVN Updated: Mar 10, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     System controller
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: Yes
    <br/>
    License:
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     This is a advanced Memory Controller intended for embedded applications. Some of the features are:
     <br/>
     - SDRAM, SSRAM, FLASH, ROM and many other devices supported
     <br/>
     - 8 Chip selects, each uniquely programmable
     <br/>
     - Flexible timing to accommodate a variety of memory devices
     <br/>
     - Burst transfers and burst termination
     <br/>
     - Performance optimization by leaving active rows open
     <br/>
     - Default boot sequence support
     <br/>
     - Dynamic bus sizing for reading from Async. Devices
     <br/>
     - Byte parity Generation and Checking
     <br/>
     - Multi Master memory bus support
     <br/>
     - Industry standard WISHBONE SoC host interface
     <br/>
     - Up to 8 * 128 Mbyte memory size
     <br/>
     - Supports Power Down Mode
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     - May 2002, The core has been verified in hardware. This project is now completed.
     <br/>
     - 8/2/2001 I have fixed various bugs and made many small changes and am still trying to improve and debug the memory controller further.
     <br/>
     - New Directory Structure ! We have agreed on a common directory structure at OpenCores.
     <br/>
     - I will post a message to cores@opencores.org each time I have an update
    </p>
   </div>
   <div id="d_&lt;br&gt;&lt;br&gt;&lt;font size=-1&gt;This IP Core is provided by:&lt;/font&gt;">
    <h2>
     
      <br/>
      <font_size>
       this_ip_core_is_provided_by:
       "&gt;
      </font_size>
     
     <br/>
     <font size="-1">
      This IP Core is provided by:
     </font>
    </h2>
    <p id="p_&lt;br&gt;&lt;br&gt;&lt;font size=-1&gt;This IP Core is provided by:&lt;/font&gt;">
    </p>
    <p>
     <b>
      www.ASICS.ws - Solutions for your ASIC/FPGA needs -
     </b>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
