// Seed: 4132020953
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3[1] = id_1;
  tri1 id_4 = 1'b0;
  module_0(
      id_4, id_1, id_4, id_4
  );
endmodule
module module_2 (
    output wire  id_0,
    input  tri1  id_1,
    input  wire  id_2,
    input  uwire id_3
);
  assign id_0 = 1;
endmodule
macromodule module_3 (
    output tri1 id_0,
    output tri  id_1,
    input  tri0 id_2
);
  wire  id_4;
  uwire id_5;
  and (id_0, id_4, id_5, id_6, id_8);
  wire id_6;
  always @(1'h0 or negedge 1) begin
    id_0 = id_2 - id_5;
    `define pp_7 0
  end
  wire id_8;
  module_2(
      id_0, id_2, id_2, id_2
  );
  always @(1) begin
    #1;
  end
endmodule
