#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Nov  6 14:46:32 2025
# Process ID         : 3441689
# Current directory  : /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9
# Command line       : vivado
# Log file           : /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/vivado.log
# Journal file       : /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/vivado.jou
# Running On         : ieng6-304.ucsd.edu
# Platform           : Linuxmint
# Operating System   : Linux Mint 22.1
# Processor Detail   : Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz
# CPU Frequency      : 2194.843 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 4
# Host memory        : 33655 MB
# Swap memory        : 1023 MB
# Total Virtual      : 34679 MB
# Available Virtual  : 27007 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /software/common/Xilinx_Vitis/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /software/common/Xilinx_Vitis/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /software/common/Xilinx_Vitis/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /software/common/Xilinx_Vitis/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /software/common/Xilinx_Vitis/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /software/common/Xilinx_Vitis/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /software/common/Xilinx_Vitis/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /software/common/Xilinx_Vitis/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /software/common/Xilinx_Vitis/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /software/common/Xilinx_Vitis/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /software/common/Xilinx_Vitis/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /software/common/Xilinx_Vitis/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project dft_1024 /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024 -part xc7z020clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/software/common/Xilinx_Vitis/Vivado/2024.2/data/ip'.
create_bd_design "design_dft_1024"
Wrote  : </home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.srcs/sources_1/bd/design_dft_1024/design_dft_1024.bd> 
update_compile_order -fileset sources_1
set_property  ip_repo_paths  /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft.comp/hls/impl/ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft.comp/hls/impl/ip'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:dft:1.0 dft_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property location {1 60 54} [get_bd_cells processing_system7_0]
set_property location {1 42 -18} [get_bd_cells processing_system7_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property CONFIG.PCW_USE_S_AXI_HP0 {1} [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property CONFIG.c_include_sg {0} [get_bd_cells axi_dma_0]
set_property location {3.5 1292 -192} [get_bd_cells axi_dma_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_1
endgroup
set_property CONFIG.c_include_sg {0} [get_bd_cells axi_dma_1]
set_property location {3.5 1708 -226} [get_bd_cells dft_0]
set_property location {2 1295 -427} [get_bd_cells dft_0]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins dft_0/real_sample_stream]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] [get_bd_intf_pins dft_0/real_op_stream]
set_property location {2 1266 301} [get_bd_cells dft_0]
connect_bd_intf_net [get_bd_intf_pins dft_0/imag_sample_stream] [get_bd_intf_pins axi_dma_1/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins dft_0/imag_op_stream] [get_bd_intf_pins axi_dma_1/S_AXIS_S2MM]
WARNING: [Boardtcl 53-1] No current board_part set.
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x41E0_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_1/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_dma_1/S_AXI_LITE]
Slave segment '/axi_dma_1/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x41E1_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/dft_0/s_axi_control} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins dft_0/s_axi_control]
Slave segment '/dft_0/s_axi_control/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0x0000_0000 [ 512M ]>.
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0x0000_0000 [ 512M ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/axi_dma_1/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_1/M_AXI_MM2S]
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_1/Data_MM2S' at <0x0000_0000 [ 512M ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/axi_dma_1/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_1/M_AXI_S2MM]
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_1/Data_S2MM' at <0x0000_0000 [ 512M ]>.
endgroup
make_wrapper -files [get_files /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.srcs/sources_1/bd/design_dft_1024/design_dft_1024.bd] -top
INFO: [BD 5-943] Reserving offset range <0x41E0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x41E1_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_dft_1024_axi_smc_0: SmartConnect design_dft_1024_axi_smc_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_dft_1024_axi_smc_0: IP design_dft_1024_axi_smc_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_dft_1024_axi_smc_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_dft_1024_axi_smc_0]
Wrote  : </home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.srcs/sources_1/bd/design_dft_1024/design_dft_1024.bd> 
Wrote  : </home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.srcs/sources_1/bd/design_dft_1024/ui/bd_fe280fcf.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/synth/design_dft_1024.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/sim/design_dft_1024.v
Verilog Output written to : /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/hdl/design_dft_1024_wrapper.v
make_wrapper: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 8290.832 ; gain = 166.965 ; free physical = 17169 ; free virtual = 24608
add_files -norecurse /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/hdl/design_dft_1024_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_dft_1024.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.srcs/sources_1/bd/design_dft_1024/ui/bd_fe280fcf.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/synth/design_dft_1024.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/sim/design_dft_1024.v
Verilog Output written to : /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/hdl/design_dft_1024_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block dft_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_1 .
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(146) to pin: '/s00_nodes/S_SC_AR_payld'(142) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(146) to pin: '/s00_nodes/S_SC_AW_payld'(142) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to pin: '/m00_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to pin: '/m00_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to pin: '/m01_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to pin: '/m01_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(55) to pin: '/m02_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(9) to pin: '/m02_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to pin: '/s00_nodes/M_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to pin: '/s00_nodes/M_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(142) to pin: '/m00_nodes/M_SC_AR_payld'(146) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(142) to pin: '/m00_nodes/M_SC_AW_payld'(146) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(142) to pin: '/m01_nodes/M_SC_AR_payld'(146) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(142) to pin: '/m01_nodes/M_SC_AW_payld'(146) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(142) to pin: '/m02_nodes/M_SC_AR_payld'(146) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(142) to pin: '/m02_nodes/M_SC_AW_payld'(146) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(146) to pin: '/s00_nodes/S_SC_AR_payld'(142) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(146) to pin: '/s00_nodes/S_SC_AW_payld'(142) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to pin: '/m00_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to pin: '/m00_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to pin: '/m01_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to pin: '/m01_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(55) to pin: '/m02_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(9) to pin: '/m02_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to pin: '/s00_nodes/M_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to pin: '/s00_nodes/M_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(142) to pin: '/m00_nodes/M_SC_AR_payld'(146) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(142) to pin: '/m00_nodes/M_SC_AW_payld'(146) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(142) to pin: '/m01_nodes/M_SC_AR_payld'(146) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(142) to pin: '/m01_nodes/M_SC_AW_payld'(146) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(142) to pin: '/m02_nodes/M_SC_AR_payld'(146) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(142) to pin: '/m02_nodes/M_SC_AW_payld'(146) - Only lower order bits will be connected.
Exporting to file /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_smc_0/bd_0/hw_handoff/design_dft_1024_axi_smc_0.hwh
Generated Hardware Definition File /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_smc_0/bd_0/synth/design_dft_1024_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_0/design_dft_1024_axi_mem_intercon_imp_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_1/design_dft_1024_axi_mem_intercon_imp_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_2/design_dft_1024_axi_mem_intercon_imp_auto_us_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_3/design_dft_1024_axi_mem_intercon_imp_auto_us_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_pc_0/design_dft_1024_axi_mem_intercon_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/hw_handoff/design_dft_1024.hwh
Generated Hardware Definition File /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/synth/design_dft_1024.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_dft_1024_axi_dma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_dft_1024_axi_dma_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_dft_1024_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_dft_1024_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_dft_1024_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_dft_1024_axi_mem_intercon_imp_auto_us_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_dft_1024_axi_mem_intercon_imp_auto_us_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_dft_1024_axi_mem_intercon_imp_xbar_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_dft_1024_axi_smc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_dft_1024_dft_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_dft_1024_rst_ps7_0_50M_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_dft_1024_axi_dma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_dft_1024_axi_dma_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_dft_1024_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_dft_1024_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_dft_1024_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_dft_1024_axi_mem_intercon_imp_auto_us_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_dft_1024_axi_mem_intercon_imp_auto_us_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_dft_1024_axi_mem_intercon_imp_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_dft_1024_axi_smc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_dft_1024_dft_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_dft_1024_rst_ps7_0_50M_0
[Thu Nov  6 15:14:23 2025] Launched design_dft_1024_dft_0_0_synth_1, design_dft_1024_axi_dma_1_0_synth_1, design_dft_1024_axi_dma_0_0_synth_1, design_dft_1024_rst_ps7_0_50M_0_synth_1, design_dft_1024_processing_system7_0_0_synth_1, design_dft_1024_axi_smc_0_synth_1, design_dft_1024_axi_mem_intercon_imp_auto_pc_0_synth_1, design_dft_1024_axi_mem_intercon_imp_auto_us_3_synth_1, design_dft_1024_axi_mem_intercon_imp_auto_us_2_synth_1, design_dft_1024_axi_mem_intercon_imp_auto_us_1_synth_1, design_dft_1024_axi_mem_intercon_imp_auto_us_0_synth_1, design_dft_1024_axi_mem_intercon_imp_xbar_0_synth_1, synth_1...
Run output will be captured here:
design_dft_1024_dft_0_0_synth_1: /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.runs/design_dft_1024_dft_0_0_synth_1/runme.log
design_dft_1024_axi_dma_1_0_synth_1: /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.runs/design_dft_1024_axi_dma_1_0_synth_1/runme.log
design_dft_1024_axi_dma_0_0_synth_1: /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.runs/design_dft_1024_axi_dma_0_0_synth_1/runme.log
design_dft_1024_rst_ps7_0_50M_0_synth_1: /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.runs/design_dft_1024_rst_ps7_0_50M_0_synth_1/runme.log
design_dft_1024_processing_system7_0_0_synth_1: /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.runs/design_dft_1024_processing_system7_0_0_synth_1/runme.log
design_dft_1024_axi_smc_0_synth_1: /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.runs/design_dft_1024_axi_smc_0_synth_1/runme.log
design_dft_1024_axi_mem_intercon_imp_auto_pc_0_synth_1: /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.runs/design_dft_1024_axi_mem_intercon_imp_auto_pc_0_synth_1/runme.log
design_dft_1024_axi_mem_intercon_imp_auto_us_3_synth_1: /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.runs/design_dft_1024_axi_mem_intercon_imp_auto_us_3_synth_1/runme.log
design_dft_1024_axi_mem_intercon_imp_auto_us_2_synth_1: /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.runs/design_dft_1024_axi_mem_intercon_imp_auto_us_2_synth_1/runme.log
design_dft_1024_axi_mem_intercon_imp_auto_us_1_synth_1: /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.runs/design_dft_1024_axi_mem_intercon_imp_auto_us_1_synth_1/runme.log
design_dft_1024_axi_mem_intercon_imp_auto_us_0_synth_1: /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.runs/design_dft_1024_axi_mem_intercon_imp_auto_us_0_synth_1/runme.log
design_dft_1024_axi_mem_intercon_imp_xbar_0_synth_1: /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.runs/design_dft_1024_axi_mem_intercon_imp_xbar_0_synth_1/runme.log
synth_1: /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.runs/synth_1/runme.log
[Thu Nov  6 15:14:23 2025] Launched impl_1...
Run output will be captured here: /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 8670.480 ; gain = 251.586 ; free physical = 16990 ; free virtual = 24477
validate_bd_design -force
INFO: [BD 5-943] Reserving offset range <0x41E0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x41E1_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_dft_1024_axi_smc_0: SmartConnect design_dft_1024_axi_smc_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_dft_1024_axi_smc_0: IP design_dft_1024_axi_smc_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_dft_1024_axi_smc_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_dft_1024_axi_smc_0]
validate_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 8670.480 ; gain = 0.000 ; free physical = 10775 ; free virtual = 18166
save_bd_design
Wrote  : </home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.srcs/sources_1/bd/design_dft_1024/design_dft_1024.bd> 
save_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 8681.918 ; gain = 11.438 ; free physical = 15227 ; free virtual = 22647
reset_run synth_1
reset_run design_dft_1024_axi_smc_0_synth_1
reset_run design_dft_1024_axi_dma_1_0_synth_1
reset_run design_dft_1024_axi_dma_0_0_synth_1
reset_run design_dft_1024_axi_mem_intercon_imp_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_dft_1024.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/synth/design_dft_1024.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/sim/design_dft_1024.v
Verilog Output written to : /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/hdl/design_dft_1024_wrapper.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(146) to pin: '/s00_nodes/S_SC_AR_payld'(142) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(146) to pin: '/s00_nodes/S_SC_AW_payld'(142) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to pin: '/m00_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to pin: '/m00_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to pin: '/m01_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to pin: '/m01_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(55) to pin: '/m02_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(9) to pin: '/m02_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to pin: '/s00_nodes/M_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to pin: '/s00_nodes/M_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(142) to pin: '/m00_nodes/M_SC_AR_payld'(146) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(142) to pin: '/m00_nodes/M_SC_AW_payld'(146) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(142) to pin: '/m01_nodes/M_SC_AR_payld'(146) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(142) to pin: '/m01_nodes/M_SC_AW_payld'(146) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(142) to pin: '/m02_nodes/M_SC_AR_payld'(146) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(142) to pin: '/m02_nodes/M_SC_AW_payld'(146) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(146) to pin: '/s00_nodes/S_SC_AR_payld'(142) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(146) to pin: '/s00_nodes/S_SC_AW_payld'(142) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(55) to pin: '/m00_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(9) to pin: '/m00_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(55) to pin: '/m01_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(9) to pin: '/m01_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(55) to pin: '/m02_nodes/S_SC_R_payld'(53) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(9) to pin: '/m02_nodes/S_SC_B_payld'(7) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(53) to pin: '/s00_nodes/M_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(7) to pin: '/s00_nodes/M_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(142) to pin: '/m00_nodes/M_SC_AR_payld'(146) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(142) to pin: '/m00_nodes/M_SC_AW_payld'(146) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(142) to pin: '/m01_nodes/M_SC_AR_payld'(146) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(142) to pin: '/m01_nodes/M_SC_AW_payld'(146) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(142) to pin: '/m02_nodes/M_SC_AR_payld'(146) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(142) to pin: '/m02_nodes/M_SC_AW_payld'(146) - Only lower order bits will be connected.
Exporting to file /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_smc_0/bd_0/hw_handoff/design_dft_1024_axi_smc_0.hwh
Generated Hardware Definition File /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_smc_0/bd_0/synth/design_dft_1024_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_0/design_dft_1024_axi_mem_intercon_imp_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_1/design_dft_1024_axi_mem_intercon_imp_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_2/design_dft_1024_axi_mem_intercon_imp_auto_us_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_us_3/design_dft_1024_axi_mem_intercon_imp_auto_us_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/ip/design_dft_1024_axi_mem_intercon_imp_auto_pc_0/design_dft_1024_axi_mem_intercon_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/hw_handoff/design_dft_1024.hwh
Generated Hardware Definition File /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.gen/sources_1/bd/design_dft_1024/synth/design_dft_1024.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_dft_1024_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_dft_1024_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_dft_1024_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_dft_1024_axi_mem_intercon_imp_auto_us_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_dft_1024_axi_mem_intercon_imp_auto_us_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_dft_1024_axi_smc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_dft_1024_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_dft_1024_axi_mem_intercon_imp_auto_us_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_dft_1024_axi_mem_intercon_imp_auto_us_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_dft_1024_axi_mem_intercon_imp_auto_us_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_dft_1024_axi_mem_intercon_imp_auto_us_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_dft_1024_axi_smc_0
[Thu Nov  6 15:19:04 2025] Launched design_dft_1024_axi_dma_1_0_synth_1, design_dft_1024_axi_dma_0_0_synth_1, design_dft_1024_axi_smc_0_synth_1, design_dft_1024_axi_mem_intercon_imp_xbar_0_synth_1, design_dft_1024_axi_mem_intercon_imp_auto_pc_0_synth_1, design_dft_1024_axi_mem_intercon_imp_auto_us_3_synth_1, design_dft_1024_axi_mem_intercon_imp_auto_us_2_synth_1, design_dft_1024_axi_mem_intercon_imp_auto_us_1_synth_1, design_dft_1024_axi_mem_intercon_imp_auto_us_0_synth_1, synth_1...
Run output will be captured here:
design_dft_1024_axi_dma_1_0_synth_1: /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.runs/design_dft_1024_axi_dma_1_0_synth_1/runme.log
design_dft_1024_axi_dma_0_0_synth_1: /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.runs/design_dft_1024_axi_dma_0_0_synth_1/runme.log
design_dft_1024_axi_smc_0_synth_1: /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.runs/design_dft_1024_axi_smc_0_synth_1/runme.log
design_dft_1024_axi_mem_intercon_imp_xbar_0_synth_1: /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.runs/design_dft_1024_axi_mem_intercon_imp_xbar_0_synth_1/runme.log
design_dft_1024_axi_mem_intercon_imp_auto_pc_0_synth_1: /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.runs/design_dft_1024_axi_mem_intercon_imp_auto_pc_0_synth_1/runme.log
design_dft_1024_axi_mem_intercon_imp_auto_us_3_synth_1: /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.runs/design_dft_1024_axi_mem_intercon_imp_auto_us_3_synth_1/runme.log
design_dft_1024_axi_mem_intercon_imp_auto_us_2_synth_1: /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.runs/design_dft_1024_axi_mem_intercon_imp_auto_us_2_synth_1/runme.log
design_dft_1024_axi_mem_intercon_imp_auto_us_1_synth_1: /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.runs/design_dft_1024_axi_mem_intercon_imp_auto_us_1_synth_1/runme.log
design_dft_1024_axi_mem_intercon_imp_auto_us_0_synth_1: /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.runs/design_dft_1024_axi_mem_intercon_imp_auto_us_0_synth_1/runme.log
synth_1: /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.runs/synth_1/runme.log
[Thu Nov  6 15:19:04 2025] Launched impl_1...
Run output will be captured here: /home/linux/ieng6/students/162/mak025/chole_bhature/project_files/project3/Q9/dft_1024/dft_1024.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 9046.688 ; gain = 356.766 ; free physical = 16981 ; free virtual = 24413
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 15:36:48 2025...
