// Seed: 3549853420
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output id_13;
  inout id_12;
  output id_11;
  inout id_10;
  input id_9;
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_11 = 1;
  pullup id_13 (id_11, id_12 == 1'b0, id_7, SystemTFIdentifier (1));
  type_15(
      id_2 - 1, 1'd0, ((id_2))
  );
  type_0 id_14 = id_13;
  always @(posedge 1 == id_12 or 1) begin
    id_2 <= 1'h0;
  end
  initial begin
    id_10 <= id_2;
    for (id_1 = ~id_2; 1; id_6 = (id_9)) @(posedge id_8);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout id_18;
  output id_17;
  inout id_16;
  output id_15;
  input id_14;
  inout id_13;
  inout id_12;
  inout id_11;
  output id_10;
  output id_9;
  output id_8;
  output id_7;
  inout id_6;
  input id_5;
  inout id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_18 = 1;
  assign id_4[1] = 1;
endmodule
