#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:30:25 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Tue Oct 29 15:39:33 2024
# Process ID: 68839
# Current directory: /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/base_lmb_bram_if_cntlr_0_synth_1
# Command line: vivado -log base_lmb_bram_if_cntlr_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_lmb_bram_if_cntlr_0.tcl
# Log file: /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/base_lmb_bram_if_cntlr_0_synth_1/base_lmb_bram_if_cntlr_0.vds
# Journal file: /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/base_lmb_bram_if_cntlr_0_synth_1/vivado.jou
# Running On: GRAMS-NSOC, OS: Linux, CPU Frequency: 3767.273 MHz, CPU Physical cores: 4, Host memory: 16721 MB
#-----------------------------------------------------------
source base_lmb_bram_if_cntlr_0.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1329.691 ; gain = 0.023 ; free physical = 2522 ; free virtual = 8484
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mohr0901/Documents/PMC/B_RNI_HLS/output/export'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: base_lmb_bram_if_cntlr_0
Command: synth_design -top base_lmb_bram_if_cntlr_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 69047
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2041.055 ; gain = 378.770 ; free physical = 1059 ; free virtual = 7016
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'base_lmb_bram_if_cntlr_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_0/synth/base_lmb_bram_if_cntlr_0.vhd:95]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 2 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000011010000000000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/b87e/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5050' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_0/synth/base_lmb_bram_if_cntlr_0.vhd:298]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/b87e/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5232]
	Parameter C_TARGET bound to: 3 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000011010000000000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC_WIDTH bound to: 7 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 2 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/b87e/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4155' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/b87e/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5558]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/b87e/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4300]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/b87e/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3476' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/b87e/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4805]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/b87e/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3491]
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/b87e/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3491]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011010000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/b87e/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3476' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/b87e/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4805]
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized1' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/b87e/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3491]
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized1' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/b87e/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3491]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/b87e/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4300]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/b87e/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5232]
INFO: [Synth 8-256] done synthesizing module 'base_lmb_bram_if_cntlr_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_0/synth/base_lmb_bram_if_cntlr_0.vhd:95]
WARNING: [Synth 8-6014] Unused sequential element more_than_one_lmb.ongoing_QQ_reg was removed.  [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ipshared/b87e/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4899]
WARNING: [Synth 8-7129] Port A[2] in module pselect_mask__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[4] in module pselect_mask__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[5] in module pselect_mask__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[6] in module pselect_mask__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[7] in module pselect_mask__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module pselect_mask__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[9] in module pselect_mask__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[10] in module pselect_mask__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[11] in module pselect_mask__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[12] in module pselect_mask__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[13] in module pselect_mask__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[14] in module pselect_mask__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module pselect_mask__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[16] in module pselect_mask__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[17] in module pselect_mask__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[18] in module pselect_mask__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[19] in module pselect_mask__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[20] in module pselect_mask__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[21] in module pselect_mask__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[22] in module pselect_mask__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[23] in module pselect_mask__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[24] in module pselect_mask__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[25] in module pselect_mask__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[26] in module pselect_mask__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[27] in module pselect_mask__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[28] in module pselect_mask__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[29] in module pselect_mask__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[30] in module pselect_mask__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module pselect_mask__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module pselect_mask is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module pselect_mask is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module pselect_mask is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[3] in module pselect_mask is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[4] in module pselect_mask is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[5] in module pselect_mask is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[6] in module pselect_mask is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[7] in module pselect_mask is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module pselect_mask is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[9] in module pselect_mask is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[10] in module pselect_mask is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[11] in module pselect_mask is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[12] in module pselect_mask is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[13] in module pselect_mask is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[14] in module pselect_mask is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module pselect_mask is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[16] in module pselect_mask is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[17] in module pselect_mask is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[18] in module pselect_mask is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[19] in module pselect_mask is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[20] in module pselect_mask is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[21] in module pselect_mask is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[22] in module pselect_mask is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[23] in module pselect_mask is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[24] in module pselect_mask is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[25] in module pselect_mask is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[26] in module pselect_mask is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[27] in module pselect_mask is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[28] in module pselect_mask is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[29] in module pselect_mask is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[30] in module pselect_mask is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module pselect_mask is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_ABus[0] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_ABus[1] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_ABus[2] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_ABus[3] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_ABus[4] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_ABus[5] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_ABus[6] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_ABus[7] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_ABus[8] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_ABus[9] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_ABus[10] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_ABus[11] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_ABus[12] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_ABus[13] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_ABus[14] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_ABus[15] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_ABus[16] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_ABus[17] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_ABus[18] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_ABus[19] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_ABus[20] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_ABus[21] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_ABus[22] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_ABus[23] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_ABus[24] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_ABus[25] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_ABus[26] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_ABus[27] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_ABus[28] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_ABus[29] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_ABus[30] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_ABus[31] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_WriteDBus[0] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_WriteDBus[1] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_WriteDBus[2] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_WriteDBus[3] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_WriteDBus[4] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_WriteDBus[5] in module lmb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port LMB2_WriteDBus[6] in module lmb_mux is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2116.961 ; gain = 454.676 ; free physical = 959 ; free virtual = 6917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2131.805 ; gain = 469.520 ; free physical = 959 ; free virtual = 6917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2131.805 ; gain = 469.520 ; free physical = 959 ; free virtual = 6917
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2131.805 ; gain = 0.000 ; free physical = 959 ; free virtual = 6917
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_0/base_lmb_bram_if_cntlr_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.gen/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_0/base_lmb_bram_if_cntlr_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/base_lmb_bram_if_cntlr_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/base_lmb_bram_if_cntlr_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2275.555 ; gain = 0.000 ; free physical = 933 ; free virtual = 6890
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2275.555 ; gain = 0.000 ; free physical = 933 ; free virtual = 6890
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2275.555 ; gain = 613.270 ; free physical = 1162 ; free virtual = 7124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2275.555 ; gain = 613.270 ; free physical = 1162 ; free virtual = 7124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/base_lmb_bram_if_cntlr_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2275.555 ; gain = 613.270 ; free physical = 1162 ; free virtual = 7124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2275.555 ; gain = 613.270 ; free physical = 1166 ; free virtual = 7126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 27    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2275.555 ; gain = 613.270 ; free physical = 1175 ; free virtual = 7138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2275.555 ; gain = 613.270 ; free physical = 1430 ; free virtual = 7391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2275.555 ; gain = 613.270 ; free physical = 1431 ; free virtual = 7392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2275.555 ; gain = 613.270 ; free physical = 1431 ; free virtual = 7392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2275.555 ; gain = 613.270 ; free physical = 2433 ; free virtual = 8396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2275.555 ; gain = 613.270 ; free physical = 2433 ; free virtual = 8396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2275.555 ; gain = 613.270 ; free physical = 2433 ; free virtual = 8396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2275.555 ; gain = 613.270 ; free physical = 2433 ; free virtual = 8396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2275.555 ; gain = 613.270 ; free physical = 2433 ; free virtual = 8396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2275.555 ; gain = 613.270 ; free physical = 2433 ; free virtual = 8396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |     7|
|3     |LUT5 |    70|
|4     |LUT6 |     2|
|5     |FDRE |    74|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2275.555 ; gain = 613.270 ; free physical = 2433 ; free virtual = 8396
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 534 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2275.555 ; gain = 469.520 ; free physical = 2425 ; free virtual = 8387
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2275.555 ; gain = 613.270 ; free physical = 2427 ; free virtual = 8389
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:00 . Memory (MB): peak = 2275.555 ; gain = 0.000 ; free physical = 2680 ; free virtual = 8642
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2275.555 ; gain = 0.000 ; free physical = 2421 ; free virtual = 8384
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 1692d8cf
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 2275.555 ; gain = 945.863 ; free physical = 2378 ; free virtual = 8341
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1646.286; main = 1355.466; forked = 309.973
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3201.312; main = 2275.559; forked = 957.770
INFO: [Common 17-1381] The checkpoint '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/base_lmb_bram_if_cntlr_0_synth_1/base_lmb_bram_if_cntlr_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP base_lmb_bram_if_cntlr_0, cache-ID = 73f212c097f1038e
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/Pynq_Z2/base/myproj/project_1.runs/base_lmb_bram_if_cntlr_0_synth_1/base_lmb_bram_if_cntlr_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file base_lmb_bram_if_cntlr_0_utilization_synth.rpt -pb base_lmb_bram_if_cntlr_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 29 15:40:25 2024...
