MODULE main
VAR
    s : {s0, s1, s2};
    a : boolean;
    b : boolean;
ASSIGN
    init(s) := {s0};
    next(s) := case
        s = s0 : {s0, s1};
        s = s1 : s2;
        s = s2 : s2;
    esac;
    a := case
        s = s0 : TRUE;
        s = s1 : TRUE;
        s = s2 : FALSE;
        TRUE : FALSE;
    esac;
    b := case
        s = s0 : TRUE;
        s = s1 : FALSE;
        s = s2 : FALSE;
        TRUE : FALSE;
    esac;
    CTLSPEC EG(AX a) & b
    LTLSPEC (G X a) & b
