@misc{mpeg2,
	author = {{H}eiko {P}urnhagen},
	title={{MPEG}-2: coded transmission/storage of sampled sound waves},
	url={https://sound.media.mit.edu/resources/mpeg4/audio/faq/mpeg2.html},
	month  = {11},
	year={2001},
}

@misc{fpga,
	title={Field-programmable gate array},
	url={https://en.wikipedia.org/wiki/Field-programmable_gate_array},
}

@misc{xilinx,
	title={Xilinx, Inc.},
	url={https://www.xilinx.com/},
}

@misc{intel,
	title={Intel Corporation},
	url={https://www.intel.com/content/www/us/en/homepage.html},
}

@misc{asic,
	title={Application-specific integrated circuit},
	url={https://en.wikipedia.org/wiki/Application-specific_integrated_circuit},
}

@misc{rtl,
	title={Application-specific integrated circuit},
	url={https://en.wikipedia.org/wiki/Register-transfer_level},
}

@article{ieee:systemVerilog,
  author={},
  journal={IEEE Std 1800-2017},
  title={{IEEE} {S}tandard for {S}ystem{V}erilog--{U}nified {H}ardware {D}esign, {S}pecification, and {V}erification {L}anguage},
  year={2017},
}

@article{ieee:vhdl,
  author={},
  journal={IEEE Std 1076-2019},
  title={{IEEE} {S}tandard for {VHDL} {L}anguage {R}eference {M}anual},
  year={2019},
}

@misc{CWda74,
	organization={{C}oreworks {SA}},
	title={{MPEG}-1/2 - {L}AYER I/II {A}UDIO {E}NCODER},
	url={http://coreworks-sa.com/index.php?view=view_ip_core&part_number=CWda74&ipcore_id=57&category=Audio%20Encoders},
}

@manual{ipb-mpeg-se,
	organization={{IP}bloq, {L}da},
	title={{MPEG}-1/2 - {L}AYER I/II {A}UDIO {E}NCODER}, 
	url={https://ipbloq.files.wordpress.com/2021/09/ipb-mpeg-se-product-brief.pdf},
	year={2019},
}

@misc{ipbloq,
	title={{IP}bloq, {L}da},
	url={https://ipbloq.com/},
}

@manual{cx23415,
	organization={Conexant Systems, Inc},
	title={MPEG-2 Codec CX23415}, 
	url={https://datasheet.ciiva.com/26931/getdatasheetpartid-486546-26931824.pdf},
	year={2003},
}

@misc{conexant,
	title={Conexant Systems, Inc},
	url={https://en.wikipedia.org/wiki/Conexant},
}

@manual{futura,
	organization={Computer Modules, Inc},
	title={Futura II ASI+IP™}, 
	url={https://cdn-docs.av-iq.com/dataSheet/Futura%20II%E2%84%A2%20SDI%20HDSDI%20HDMI%20-ASI%2BIP.pdf},
	year={2017},
}

@misc{lame,
	title={LAME},
	url={https://lame.sourceforge.io/about.php},
}

@misc{toolame,
	title={TooLAME},
	url={https://en.wikipedia.org/wiki/TooLAME},
}

@misc{twolame,
	title={TwoLAME},
	url={https://www.twolame.org/},
}

@misc{iso,
	title={International Organization for Standardization},
	url={https://www.iso.org/home.html},
}

@misc{iec,
	title={International Electrotechnical Commission},
	url={https://iec.ch/homepage},
}

@misc{11172,
	title={ISO/IEC 11172-3:1993 Information technology — Coding of moving pictures and associated audio for digital storage media at up to about 1,5 Mbit/s — Part 3: Audio},
	url={https://www.iso.org/standard/22412.html},
}

@misc{dss,
	title={Digital Satellite Service (DSS)},
	url={https://en.wikipedia.org/wiki/Digital_Satellite_Service},
}

@misc{dab,
	title={Digital Audio Broadcasting (DAB)},
	url={https://en.wikipedia.org/wiki/Digital_Audio_Broadcasting},
}

@misc{dvb,
	title={Digital Video Broadcasting (DVB)},
	url={https://en.wikipedia.org/wiki/DVB},
}

@misc{floatingpoint,
	title={Floating-point arithmetic (FP)},
	url={https://en.wikipedia.org/wiki/Floating-point_arithmetic},
}

@misc{fixedpoint,
	title={Fixed-point arithmetic},
	url={https://en.wikipedia.org/wiki/Fixed-point_arithmetic},
}

@misc{fpu,
	title={Floating-point unit (FPU)},
	url={https://en.wikipedia.org/wiki/Floating-point_unit},
}

@manual{cw4888,
	organization={CableWorld},
	title={MPEG-2 Encoder CW-4888},
	url={http://www.cableworld.hu/downloads/data_sheets/4888p-a.pdf},
	year={2014},
}

@misc{asi,
	title={Asynchronous Serial Interface (ASI)},
	url={hhttps://en.wikipedia.org/wiki/Asynchronous_serial_interface},
}

@misc{ip,
	title={Internet Protocol (IP)},
	url={https://en.wikipedia.org/wiki/Internet_Protocol},
}

@misc{lgpl,
	title={GNU Lesser General Public License (LGPL)},
	url={https://en.wikipedia.org/wiki/GNU_Lesser_General_Public_License},
}

@misc{dll,
	title={Dynamic-link library (DLL)},
	url={https://en.wikipedia.org/wiki/Dynamic-link_library},
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@article{unum,
author = {Tichy, Walter},
title = {{The End of (Numeric) Error: An Interview with John L. Gustafson}},
year = {2016},
issue_date = {April 2016},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
volume = {2016},
number = {April},
url = {https://doi.org/10.1145/2913029},
doi = {10.1145/2913029},
journal = {Ubiquity},
month = apr,
articleno = {Article 1},
numpages = {14}
}

@proceedings{rec2020,
  title        = {Accelerating PNG Encoding in Hardware},
  author       = {João F. Cardoso and José T. de Sousa},
  booktitle    = {Jornadas sobre Sistemas Reconfiguráveis (REC 2020)},
  address      = {Lisbon, Portugal},
  year         = 2020,
  publisher    = {Zenodo},
  month        = Feb,
  doi          = {10.5281/zenodo.3679358},
  url          = {https://doi.org/10.5281/zenodo.3679358}
}

@book{bluetooth_le,
author = {Gaitatzis, Tony and Ward, Andrew and Manning, Linda},
title = {Bluetooth Low Energy: A Technical Primer Your Guide to the Magic Behind the Internet of Things},
year = {2017},
isbn = {1775128083},
publisher = {ISBN Canada},
address = {Ottawa, Ontario, CAN}
}

@book{microblaze,
author = {Xilinx},
title = {MicroBlaze Processor Reference Guide},
month = {2018},
year = {2018},
note = {UG984 (v2018.2)}
}

@ARTICLE{pereira2016,
author={M. {Silva Pereira} and J. {Caldinhas Vaz} and C. {Azeredo Leme} and J. T. {de Sousa} and J. {Costa Freire}},
journal={IEEE Microwave and Wireless Components Letters},
title={A 170 $\mu$A All-Digital {GFSK} Demodulator With Rejection of Low {SNR} Packets for {B}luetooth-{LE}}, year={2016},
volume={26}, number={6}, pages={452-454},} 

@ARTICLE{pereira2019,
author={M. {Silva-Pereira} and J. T. {de Sousa} and J. {Costa Freire} and J. {Caldinhas Vaz}},
journal={IEEE Transactions on Microwave Theory and Techniques},
title={{A 1.7-mW -92 dBm Sensitivity Low-IF Receiver in 0.13- $\mu$ m CMOS for Bluetooth LE Applications}},
year={2019},
volume={67},
number={1},
pages={332-346},}

@INPROCEEDINGS{pereira2015,
author={M. S. {Pereira} and J. C. {Vaz} and C. A. {Leme} and J. T. {de Sousa} and J. C. {Freire}},
booktitle={2015 IEEE International Symposium on Circuits and Systems (ISCAS)},
title={{An ultra-low power low-IF GFSK demodulator for Bluetooth-LE applications}},
year={2015},
pages={1226-1229},}


@inproceedings{Lopes2017,
 author = {Lopes, Jo\~ao D. and de Sousa, Jos\'e T.},
 title = "{Versat, a {M}inimal {C}oarse-{G}rain {R}econfigurable {A}rray}",
 booktitle = {High Performance Computing for Computational Science - VECPAR 2016},
 series = {Lecture Notes in Computer Science},
 publisher = { Springer International Publishing},
 month = {July},
 year = {2017},
 pages={174-187},
 address = {Porto, Portugal},
 isbn = {978-3-319-61981-1},
 doi = {10.1007/978-3-319-61982-8\_17}
} 

@misc{anonymous2018,
  title={Prediction: open source FPGA tools will not dominate the world},
  author={Anonymous},
  url = {https://www.reddit.com/r/FPGA/comments/a5pzs5/prediction_open_source_fpga_tools_will_not/?utm_source=share&utm_medium=web2x},
  year={2018},
  publisher={Reddit},
}

@misc{dr,
  title={{Design and Reuse}},
  url = {https://design-reuse.com},
}

@misc{jose-gscholar,
  title={{José T. de Sousa's Google Scholar Profile}},
  url = {https://scholar.google.com/citations?user=ai6ekBAAAAAJ&hl=en&authuser=1},
}

@misc{jose-linkedin,
  title={{José T. de Sousa's Google Scholar Profile}},
  url={https://www.linkedin.com/in/jose-t-de-sousa-a34b86/}
}


\ref{https://www.linkedin.com/company/iobundle/people/?viewAsMember=true}).

@misc{iob-staff-linkedin,
  title={{IObundle's staff at Linkedin}},
  url = {https://www.linkedin.com/company/iobundle/people/?viewAsMember=true}
}


@misc{iob-soc-top-10,
  title={{IOb-SoC at 2020 Design\&Reuse Top10}},
  url={https://inesc-id.pt/iobundle-ip-at-2020-designreuse-top10/?fbclid=IwAR2bFy14bdCRg9t_shiH__tE7cU6U64PpkERTQ5wxZFyO1NDhtX4FwnHA0U}
}

@misc{arm,
  title={ARM Holdings},
  url = {https://arm.com},
}

@misc{chipestimate,
  title={Chipestimate},
  url = {https://chipestimate.com},
}

@misc{cadence,
  title={Cadence},
  url = {https://cadence.com},
}

@misc{iobundle,
  title={{IObundle, Lda.}},
  url = {https://iobundle.com},
}

@misc{coreworks,
  title={Coreworks, S.A.},
  url = {https://coreworks.com},
}

@article{PACT,
year={2003},
issn={0920-8542},
journal={The Journal of Supercomputing},
volume={26},
number={2},
doi={10.1023/A:1024499601571},
title={{PACT XPP} -- {A Self-Reconfigurable Data Processing Architecture}},
url={http://dx.doi.org/10.1023/A\%3A1024499601571},
publisher={Kluwer Academic Publishers},
keywords={reconfigurable processor; adaptive computing; run-time reconfiguration
; partial reconfiguration; XPP},
author={Baumgarte, V. and Ehlers, G. and May, F. and Nückel, A. and Vorbach, M.
and Weinhardt, M.},
pages={167--184},
language={English}
}

@INPROCEEDINGS{25years, author={M. {Wijtvliet} and L. {Waeijen} and H. {Corporaal}}, booktitle={2016 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS)}, title={Coarse grained reconfigurable architectures in the past 25 years: Overview and classification}, year={2016}, volume={}, number={}, pages={235-244},}


@INPROCEEDINGS{DRESC, author={ {Bingfeng Mei} and S. {Vernalde} and
                  D. {Verkest} and H. {De Man} and R. {Lauwereins}},
                  booktitle={2002 IEEE International Conference on
                  Field-Programmable Technology, 2002. (FPT). Proceedings.},
                  title={DRESC: a retargetable compiler for coarse-grained
                  reconfigurable architectures}, year={2002}, volume={},
                  number={}, pages={166-173},}


@INPROCEEDINGS{DRRA, author={M. A. {Shami} and A. {Hemani}}, booktitle={2009
                  IEEE 8th International Conference on ASIC}, title={Partially
                  reconfigurable interconnection network for dynamically
                  reprogrammable resource array}, year={2009}, volume={},
                  number={}, pages={122-125},}

@InProceedings{arc2020,
author="M{\'a}rio, Valter
and Lopes, Jo{\~a}o D.
and V{\'e}stias, M{\'a}rio
and de Sousa, Jos{\'e} T.",
editor="Rinc{\'o}n, Fernando
and Barba, Jes{\'u}s
and So, Hayden K. H.
and Diniz, Pedro
and Caba, Juli{\'a}n",
title="Implementing {CNN}s Using a Linear Array of Full Mesh {CGRAs}",
booktitle="Applied Reconfigurable Computing. Architectures, Tools, and Applications",
year="2020",
publisher="Springer International Publishing",
address="Cham",
pages="288--297",
abstract="This paper presents an implementation of a Convolutional Neural Network (CNN) algorithm using a linear array of full mesh dynamically and partially reconfigurable Coarse Grained Reconfigurable Arrays (CGRAs). Accelerating CNNs using GPUs and FPGAs is more common and there are few works that address the topic of CNN acceleration using CGRAs. Using CGRAs can bring size and power advantages compared to GPUs and FPGAs. The contribution of this paper is to study the performance of full mesh dynamically and partially reconfigurable CGRAs for CNN acceleration. The CGRA used is an improved version of the previously published Versat CGRA, adding multi CGRA core support and pre-silicon configurability. The results show that the proposed CGRA is as easy to program as the original full mesh Versat CGRA, and that its performance and power consumption scale linearly with the number of instances.",
isbn="978-3-030-44534-8"
}

@misc{bib:lowrisc,
	title={low{RISC}},
	url={https://www.lowrisc.org/},
}

@misc{sifive,
  title={SiFive},
  url = {https://sifive.com},
}

@misc{github,
  title={GitHub, Inc.},
  url = {https://github.com},
}

@misc{openrisc,
  title={OpenRISC},
  url = {https://openrisc.io/},
}

@article{Luu2014,
 author = {Luu, Jason and Goeders, Jeffrey and Wainberg, Michael and Somerville, Andrew and Yu, Thien and Nasartschuk, Konstantin and Nasr, Miad and Wang, Sen and Liu, Tim and Ahmed, Nooruddin and et al.},
 title = {VTR 7.0: Next Generation Architecture and CAD System for FPGAs},
 year = {2014},
 issue_date = {June 2014},
 publisher = {Association for Computing Machinery},
 address = {New York, NY, USA},
 volume = {7},
 number = {2},
 issn = {1936-7406},
 url = {https://doi.org/10.1145/2617593},
 doi = {10.1145/2617593},
 journal = {ACM Trans. Reconfigurable Technol. Syst.},
 month = jul,
 articleno = {Article 6},
 numpages = {30},
 keywords = {CAD, architecture modeling, FPGA}
}

@INPROCEEDINGS{Kim2015,
author={ {Jin Hee Kim} and J. H. {Anderson}},
booktitle={2015 25th International Conference on Field Programmable Logic and Applications (FPL)},
title={Synthesizable FPGA fabrics targetable by the Verilog-to-Routing (VTR) CAD flow},
year={2015},
volume={},
number={},
pages={1-8},
keywords={application specific integrated circuits;field programmable gate arrays;hardware description languages;logic CAD;synthesizable FPGA fabrics;Verilog-to-routing CAD flow;VTR;standard cell design methodology;open-source Verilog-to-routing FPGA architecture evaluation framework;in-memory FPGA architectural device model;ASIC design flow;user-provided placed design;TSMC standard cells;Altera commercial FPGA;size 65 nm;Field programmable gate arrays;Microprocessors;Routing;Video recording;Hardware design languages;Table lookup},
doi={10.1109/FPL.2015.7293955},
ISSN={1946-1488},
month={Sep.},}

@misc{bib:vtr,
	title={{Verilog to Routing}},
	url={https://verilogtorouting.org},
	year={2020},
}

@misc{bib:openroad,
	title={{OpenRoad}},
	url={https://theopenroadproject.org},
	year={2020},
}

@INPROCEEDINGS{Grady2018,
author={B. {Grady} and J. H. {Anderson}},
booktitle={2018 International Conference on Field-Programmable Technology (FPT)},
title={Synthesizable Heterogeneous FPGA Fabrics},
year={2018},
volume={},
number={},
pages={222-229},
keywords={carry logic;circuit optimisation;field programmable gate arrays;hardware description languages;logic design;network routing;synthesizable heterogeneous FPGA fabrics;synthesizable FPGAs;heterogeneous functional blocks;open-source Verilog-to-Routing FPGA architecture evaluation framework;VTR's modelling;Verilog source;industry-standard ASIC toolflows;Stratix IV-style FPGA architecture;heterogeneous blocks;semiconductor process;VTR Verilog frontend;Field programmable gate arrays;Random access memory;Video recording;Hardware design languages;Aggregates;Topology;Fabrics;FPGA Heterogeneous Synthesizeable RTL Reconfigurable Domain-Specific},
doi={10.1109/FPT.2018.00040},
ISSN={null},
month={Dec},}

@Inbook{Becker2016,
author="Becker, Tobias
and Mencer, Oskar
and Gaydadjiev, Georgi",
editor="Koch, Dirk
and Hannig, Frank
and Ziener, Daniel",
title="Spatial Programming with OpenSPL",
bookTitle="FPGAs for Software Programmers",
year="2016",
publisher="Springer International Publishing",
address="Cham",
pages="81--95",
abstract="In thisOpenSPLSpatial Programmingchapter we present OpenSPL, a novel programming language that enables designers to describe their computational structures in space and benefit from parallelism at multiple levels. We start with our motivation why spatial programming is currently among the most promising approaches for building future computing systems in Sect.{\thinspace}5.1. In Sect.{\thinspace}5.2 we introduce the basic principles behind OpenSPL and exemplify them with few simple examples targeting the first commercial offering of a Spatial Computer system by Maxeler Technologies. We validate the potential of Spatial Computers in Sect.{\thinspace}5.3 and conclude in Sect.{\thinspace}5.4.",
isbn="978-3-319-26408-0",
doi="10.1007/978-3-319-26408-0\_5",
url="https://doi.org/10.1007/978-3-319-26408-0_5"
}

@ARTICLE{borkar99,
author={S. Borkar},
journal={IEEE Micro},
title={Design challenges of technology scaling},
year={1999},
volume={19},
number={4},
pages={23-29},
keywords={microprocessor chips;CMOS technology;Intel microprocessors;design challenges;double transistor density;gate delay;microprocessor technology;operating frequency;performance;power consumption;technology scaling;transistor density;CMOS technology;Data analysis;Delay;Energy consumption;Frequency;Logic design;Microprocessors;Performance analysis;Power generation;Transistors},
doi={10.1109/40.782564},
ISSN={0272-1732},
month={Jul},}

@Inproceedings{Santiago2017,
   author = "Rui Santiago and Jos{\'e} T. de Sousa and Jo{\~a}o D. Lopes",
   title = "Compiler for the {Versat} Architecture",
   booktitle = "XIII Jornadas de Sistemas Reconfigur{\'a}veis",
   pages = "41-48",
   year = 2017,
   month = jan,
   BibTexOrigem = "12767 www.Inesc-ID.pt 2017-03-02"
}

@Inproceedings{Lopes2017-fpl,
   author = "Jo{\~a}o D. Lopes and Jos{\'e} T. de Sousa and Hor\'acio Neto",
   title = "K-Means Clustering on {CGRA}",
   booktitle = {Accepted for publication in Proceedings of the 27th International Conference on Field-Programmable Logic and Applications, New Paradigms and Compilers},
   location = {Ghent, Belgium},
   series = {FPL 2017},
   pages = "1-4",
   year = 2017,
   month = Sep,
   BibTexOrigem = "12767 www.Inesc-ID.pt 2017-03-02"
}

@Inproceedings{Lopes2017-sarteco,
   author = "Jo{\~a}o D. Lopes and Jos{\'e} T. de Sousa",
   title = "Fast {Fourier} Transform on the {Versat CGRA}",
   booktitle = "Accepted for publication in Proceedings of the Jornadas Sarteco",
   location = {Malaga, Spain},
   pages = "1-8",
   year = 2017,
   month = Sep,
   BibTexOrigem = "12767 www.Inesc-ID.pt 2017-03-02"
}

@article{amdhal2013,
author = {},
title = {Computer Architecture and Amdahl's Law},
journal = {Computer},
volume = {46},
number = {12},
issn = {0018-9162},
year = {2013},
pages = {38-46},
doi = {doi.ieeecomputersociety.org/10.1109/MC.2013.418},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}

@inproceedings{Qiu2016,
 author = {Qiu, Jiantao and Wang, Jie and Yao, Song and Guo, Kaiyuan and Li, Boxun and Zhou, Erjin and Yu, Jincheng and Tang, Tianqi and Xu, Ningyi and Song, Sen and Wang, Yu and Yang, Huazhong},
 title = {Going Deeper with Embedded {FPGA} Platform for Convolutional Neural Network},
 booktitle = {Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
 series = {FPGA '16},
 year = {2016},
 isbn = {978-1-4503-3856-1},
 location = {Monterey, California, USA},
 pages = {26--35},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/2847263.2847265},
 doi = {10.1145/2847263.2847265},
 acmid = {2847265},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {bandwidth utilization, convolutional neural network (cnn), dynamic-precision data quantization, embedded fpga},
} 

@INPROCEEDINGS{Liu13,
author={D. Liu and S. Yin and L. Liu and S. Wei},
booktitle={Design Automation Conference (DAC), 2013 50th ACM/EDAC/IEEE},
title={Polyhedral model based mapping optimization of loop nests for {CGRAs}},
year={2013},
pages={1-8},
keywords={computational complexity;nonlinear programming;operating system kernels;reconfigurable architectures;CGRA;EPIMap;PolyBench;PolyMAP;coarse grained reconfigurable architecture;heuristic loop transformation;kernels;loop nest mapping;nonlinear optimization problem;polyhedral model based mapping optimization;runtime complexity;Context;Equations;Kernel;Mathematical model;Measurement;Optimization;Registers;Algorithms;Design;Performance},
ISSN={0738-100X},
month={May},}

@article{Farahini14,
 author = {Farahini, Nasim and Hemani, Ahmed and Sohofi, Hassan and Jafri, Syed M.A.H. and Tajammul, Muhammad Adeel and Paul, Kolin},
 title = {Parallel Distributed Scalable Runtime Address Generation Scheme for a Coarse Grain Reconfigurable Computation and Storage Fabric},
 journal = {Microprocess. Microsyst.},
 issue_date = {November 2014},
 volume = {38},
 number = {8},
 month = nov,
 year = {2014},
 issn = {0141-9331},
 pages = {788--802},
 numpages = {15},
 url = {http://dx.doi.org/10.1016/j.micpro.2014.05.009},
 doi = {10.1016/j.micpro.2014.05.009},
 acmid = {2948378},
 publisher = {Elsevier Science Publishers B. V.},
 address = {Amsterdam, The Netherlands, The Netherlands},
 keywords = {CGRA, Code compaction, Parallel distributed DSP, Streaming address generation},
}

@INPROCEEDINGS{Kamalizad03,
author={A. H. Kamalizad and C. Pan and N. Bagherzadeh},
booktitle={Computer Architecture and High Performance Computing, 2003. Proceedings. 15th Symposium on},
title={Fast parallel {FFT} on a reconfigurable computation platform},
year={2003},
pages={254-259},
keywords={fast Fourier transforms;parallel programming;reconfigurable architectures;storage management;2's complement format;DSP;Imagine architecture;MorphoSys reconfigurable computation platform;VIRAM architecture;memory hierarchy;mulate cycle-accurate simulator;multimedia;parallel FFT;parallelism;scalar operand networks;twiddle factors;Application software;Application specific integrated circuits;Bandwidth;Computer architecture;Concurrent computing;Delay;Digital signal processing;Parallel processing;Scalability;Streaming media},
doi={10.1109/CAHPC.2003.1250345},
month={Nov},}

@ARTICLE{Huang2011,
author={W. Huang and K. Rajamani and M. R. Stan and K. Skadron},
journal={IEEE Micro},
title={Scaling with Design Constraints: Predicting the Future of Big Chips},
year={2011},
volume={31},
number={4},
pages={16-29},
keywords={microprocessor chips;multiprocessing systems;power aware computing;big chip design constraints:;big chip scaling;chip power constraints;chip throughput;high-end processors;instruction-level parallelism;technology-scaling limitations;Computer architecture;Cooling;Industries;Program processors;Silicon;System-on-a-chip;Throughput;area;big chips;cooling solution;design constraints;many-core processor;power;processor architecture;system architecture;technology scaling;temperature},
doi={10.1109/MM.2011.42},
ISSN={0272-1732},
month={July},}

@incollection{deSutter10,
year={2010},
isbn={978-1-4419-6344-4},
booktitle={Handbook of Signal Processing Systems},
editor={Bhattacharyya, Shuvra S. and Deprettere, Ed F. and Leupers, Rainer and Takala, Jarmo},
title={Coarse-Grained Reconfigurable Array Architectures},
publisher={Springer US},
author={De Sutter, Bjorn and Raghavan, Praveen and Lambrechts, Andy},
pages={449-484},
language={English}
}

@ARTICLE{Ansaloni11,
author={G. Ansaloni and P. Bonzini and L. Pozzi},
journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
title={EGRA: A Coarse Grained Reconfigurable Architectural Template},
year={2011},
volume={19},
number={6},
pages={1062-1074},
keywords={field programmable gate arrays;logic design;microprocessor chips;reconfigurable architectures;CGRA design;FPGA;coarse grained reconfigurable architectural template;design space exploration;field-programmable gate arrays;fine-grain arrays;memory interface;microprocessors;software mapping;template expression-grained reconfigurable array;Application software;Boolean functions;Field programmable gate arrays;Hardware;Logic design;Microprocessors;Programmable logic arrays;Reconfigurable architectures;Reconfigurable logic;Space exploration;Coarse grained reconfigurable architectures (CGRAs);design space exploration},
doi={10.1109/TVLSI.2010.2044667},
ISSN={1063-8210},
month={June},}

@ARTICLE{Liu15,
author={L. Liu and D. Wang and M. Zhu and Y. Wang and S. Yin and P. Cao and J. Yang and S. Wei},
journal={IEEE Transactions on Multimedia},
title={An Energy-Efficient Coarse-Grained Reconfigurable Processing Unit for Multiple-Standard Video Decoding},
year={2015},
volume={17},
number={10},
pages={1706-1720},
keywords={energy conservation;power aware computing;system-on-chip;video coding;ADRES reconfigurable processor;HCC organization scheme;LSMC routing;PE;REMUS_HPP processor;RPU;SoC;TSMC LP1P8M CMOS technology;area-efficient line-switched mesh connect routing;complimentary metal oxide semiconductors;energy dissipation;energy efficiency;energy-efficient coarse-grained reconfigurable processing unit;hierarchical configuration context;multifunctional processing elements;multiple-standard video decoding;power dissipation;size 65 nm;system-on-a-chip;Arrays;Context;Decoding;Energy efficiency;Hardware;Program processors;Coarse-grained reconfigurable array;reconfigurable computing;video decoding},
doi={10.1109/TMM.2015.2463735},
ISSN={1520-9210},
month={Oct},}

@article{Stone10,
 author = {Stone, John E. and Gohara, David and Shi, Guochun},
 title = {{OpenCL}: A Parallel Programming Standard for Heterogeneous Computing Systems},
 journal = {Computing in Science \& Engineering },
 issue_date = {May 2010},
 volume = {12},
 number = {3},
 month = may,
 year = {2010},
 issn = {0740-7475},
 pages = {66--73},
 numpages = {8},
 url = {http://dx.doi.org/10.1109/MCSE.2010.69},
 doi = {10.1109/MCSE.2010.69},
 acmid = {1803953},
 publisher = {IEEE Computer Society Press},
 address = {Los Alamitos, CA, USA},
}

@misc{deSousa12,
  title={Reconfigurable coprocessor architecture template for nested loops and programming tool},
  author={de Sousa, J.T. and Martins, V.M.G. and Lourenco, N.C.C. and Santos, A.M.D. and do Rosario Ribeiro, N.G.},
  url={http://www.google.com/patents/US8276120},
  year={2012},
  month=sep # "~25",
  publisher={Google Patents},
  note={US Patent 8,276,120}
}

@inproceedings{Ebeling96,
 author = {Ebeling, Carl and Cronquist, Darren C. and Franklin, Paul},
 title = {RaPiD - Reconfigurable Pipelined Datapath},
 booktitle = {Proceedings of the 6th International Workshop on Field-Programmable Logic, Smart Applications, New Paradigms and Compilers},
 series = {FPL '96},
 year = {1996},
 isbn = {3-540-61730-2},
 pages = {126--135},
 numpages = {10},
 url = {http://dl.acm.org/citation.cfm?id=647923.741212},
 acmid = {741212},
 publisher = {Springer-Verlag},
 address = {London, UK},
} 


@article{Carta06,
year={2006},
issn={0922-5773},
journal={Journal of VLSI Signal Processing Systems for Signal, Image and Video Technology},
volume={44},
number={1-2},
doi={10.1007/s11265-006-7512-7},
title={Reconfigurable Coprocessor for Multimedia Application Domain},
url={http://dx.doi.org/10.1007/s11265-006-7512-7},
publisher={Kluwer Academic Publishers},
keywords={reconfigurable computing; digital signal processing; domain-specific a
rchitectures; multimedia},
author={Carta, Salvatore M. and Pani, Danilo and Raffo, Luigi},
pages={135-152},
language={English}
}

@misc{versat,
  author={de Sousa, J.T. and et. al},
  title={Versat},
  url={https://bitbucket.org/jjts/versat},
  year={2013},
  publisher={Atlassian Bitbucket},
}

@misc{wang,
  title={A Survey on {ARM} {C}ortex {A} Processors},
  author={Wei Wang and Tanima Dey},
  howpublished={http://www.cs.virginia.edu/skadron/cs8535s11/armcortex.pdf},
}

@INPROCEEDINGS{Heysters03, 
author={Heysters, P.M. and Smit, G.J.M.}, 
booktitle={Proceedings of the International Parallel and Distributed
                  Processing Symposium, 2003}, 
title={Mapping of {DSP} algorithms on the {MONTIUM} architecture}, 
year={2003}, 
month={April}, 
pages={6--}, 
keywords={digital signal processing chips;parallel algorithms;parallel architectures;reconfigurable architectures;system-on-chip;DSP algorithm mapping;MONTIUM architecture;battery operated mobile devices;course-grained reconfigurable architecture;digital signal processing algorithms;flexible high-performance architectures;programmable systems;Computer architecture;Digital signal processing;Energy efficiency;Hardware;Kernel;Reconfigurable architectures;Registers;Signal processing algorithms;Tiles;VLIW}, 
doi={10.1109/IPDPS.2003.1213333}, 
ISSN={1530-2075},}

@article{Canali09,
  title={Performance evolution of mobile web-based services},
  author={Canali, Claudia and Colajanni, Michele and Lancellotti, Riccardo},
  journal={Internet Computing, IEEE},
  volume={13},
  number={2},
  pages={60--68},
  year={2009},
  publisher={IEEE}
}

@ARTICLE{Mei05, 
author={Bingfeng Mei and Lambrechts, A. and Mignolet, J.-Y. and Verkest, D. and Lauwereins, R.}, 
journal={Design \& Test of Computers, IEEE}, 
title={Architecture exploration for a reconfigurable architecture template}, 
year={2005}, 
month={March}, 
volume={22}, 
number={2}, 
pages={90-101}, 
keywords={digital simulation;embedded systems;instruction sets;program compilers;reconfigurable architectures;coarse-grained architecture;domain-specific processor;reconfigurable architecture;systematic architecture exploration;Computer architecture;Parallel processing;Reconfigurable architectures;Reconfigurable logic;Reduced instruction set computing;Routing;Silicon;Systolic arrays;Topology;VLIW}, 
doi={10.1109/MDT.2005.27}, 
ISSN={0740-7475},}

@INPROCEEDINGS{Lee00,
    author = {Ming\-hau Lee and Hartej Singh and Guangming Lu and Nader Bagherzadeh and Fadi J. Kurdahi},
    title = {Design and Implementation of the {MorphoSys} Reconfigurable Computing Processor},
    booktitle = {Journal of VLSI and Signal Processing-Systems for Signal, Image and Video Technology},
    year = {2000},
    publisher = {Kluwer Academic Publishers}
}

@INPROCEEDINGS{Burns03,
author={Burns, G. and Gruijters, P.},
title={Flexibility tradeoffs in SoC design for low-cost SDR},
booktitle={Proceedings of SDR Forum Technical Conference},
year={2003}
}

@INPROCEEDINGS{Quax04, 
author={Quax, M. and Huisken, J. and Van Meerbergen, J.}, 
booktitle={Proceedings of the Design, Automation and Test in Europe
                  Conference and Exhibition, 2004}, 
title={A scalable implementation of a reconfigurable {WCDMA RAKE} receiver}, 
year={2004}, 
month={Feb}, 
volume={3}, 
pages={230-235 Vol.3}, 
keywords={application specific integrated circuits;code division multiple access;mobile communication;radio receivers;reconfigurable architectures;ASIC;RAKE receiver;application specific integrated circuits;mobile communication;programmable embedded computing;programmable processing architectures;reconfigurable processors;wideband code division multiple access;Bandwidth;Computer architecture;Costs;Embedded computing;Fading;Mobile communication;Multiaccess communication;Multipath channels;Throughput;Uncertainty}, 
doi={10.1109/DATE.2004.1269235}, 
ISSN={1530-1591},}

@article{Weinhardt03,
year={2003},
issn={0920-8542},
journal={The Journal of Supercomputing},
volume={26},
number={2},
doi={10.1023/A:1024499601571},
title={{PACT XPP} -- A Self-Reconfigurable Data Processing Architecture},
publisher={Kluwer Academic Publishers},
keywords={reconfigurable processor; adaptive computing; run-time reconfiguration
; partial reconfiguration; XPP},
author={Baumgarte, V. and Ehlers, G. and May, F. and Nückel, A. and Vorbach, M. 
and Weinhardt, M.},
pages={167-184},
language={English}
}

@incollection{Hartenstein99,
year={1999},
isbn={978-3-540-66457-4},
booktitle={Field Programmable Logic and Applications},
volume={1673},
series={Lecture Notes in Computer Science},
editor={Lysaght, Patrick and Irvine, James and Hartenstein, Reiner},
title={Mapping Applications onto Reconfigurable {K}ressArrays},
publisher={Springer Berlin Heidelberg},
author={Hartenstein, R. and Herz, M. and Hoffmann, T. and Nageldinger, U.},
pages={385-390},
language={English}
}

@ARTICLE{Waingold97, 
author={Waingold, E. and Taylor, M. and Srikrishna, D. and Sarkar, V. and Lee, W. and Lee, V. and Kim, J. and Frank, M. and Finch, P. and Barua, R. and Babb, J. and Amarasinghe, S. and Agarwal, A.}, 
journal={Computer}, 
title={Baring it all to software: Raw machines}, 
year={1997}, 
month={Sep}, 
volume={30}, 
number={9}, 
pages={86-93}, 
keywords={parallel architectures;reconfigurable architectures;Raw processors;compiler;configurable logic;intertile communication;parallel architectures;Application software;Computer architecture;Computer science;Hardware;Laboratories;Logic;Microprocessors;Registers;Switches;Tiles}, 
doi={10.1109/2.612254}, 
ISSN={0018-9162},}

@article{Tripp07,
  title={A survey of multi-core coarse-grained reconfigurable arrays for embedded applications},
  author={Tripp, Justin L and Frigo, Jan and Graham, Paul},
  journal={Proc. of HPEC},
  year={2007}
}

@inproceedings{Hartenstein01,
 author = {Hartenstein, Reiner},
 title = {Coarse Grain Reconfigurable Architecture (Embedded Tutorial)},
 booktitle = {Proceedings of the 2001 Asia and South Pacific Design Automation Conference},
 series = {ASP-DAC '01},
 year = {2001},
 isbn = {0-7803-6634-4},
 location = {Yokohama, Japan},
 pages = {564--570},
 numpages = {7},
 url = {http://doi.acm.org/10.1145/370155.370535},
 doi = {10.1145/370155.370535},
 acmid = {370535},
 publisher = {ACM},
 address = {New York, NY, USA},
} 


@inproceedings{Park09,
 author = {Park, Hyunchul and Park, Yongjun and Mahlke, Scott},
 title = {Polymorphic Pipeline Array: A Flexible Multicore Accelerator with Virtualized Execution for Mobile Multimedia Applications},
 booktitle = {Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO 42},
 year = {2009},
 isbn = {978-1-60558-798-1},
 location = {New York, New York},
 pages = {370--380},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/1669112.1669160},
 doi = {10.1145/1669112.1669160},
 acmid = {1669160},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {programmable accelerator, software pipelining, virtualization},
} 

@INPROCEEDINGS{Park12, 
author={Yongjun Park and Park, J.J.K. and Mahlke, S.}, 
booktitle={International Conference on Field-Programmable Technology (FPT), 2012}, 
title={Efficient performance scaling of future {CGRAs} for mobile applications}, 
year={2012}, 
month={Dec}, 
pages={335-342}, 
keywords={energy conservation;mobile computing;multiprocessor interconnection networks;performance evaluation;power aware computing;reconfigurable architectures;smart phones;3D graphics;CGRA;array performance;augmented reality;coarse-grained reconfigurable architectures;complex processing elements;constrained energy budgets;core computing capabilities;energy efficiency;higher definition multimedia;instruction-level parallelism;mobile applications;mobile computing;mobile systems;mobile terminals;next generation devices;performance scaling;scalar memory support;smart phone;user experiences;vector memory support;voice interfaces;Arrays;Benchmark testing;Media;Mobile communication;Registers;Topology}, 
doi={10.1109/FPT.2012.6412158},}

@inproceedings{Rau94,
 author = {Rau, B. Ramakrishna},
 title = {Iterative Modulo Scheduling: An Algorithm for Software Pipelining Loops},
 booktitle = {Proceedings of the 27th Annual International Symposium on Microarchitecture},
 series = {MICRO 27},
 year = {1994},
 isbn = {0-89791-707-3},
 location = {San Jose, California, USA},
 pages = {63--74},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/192724.192731},
 doi = {10.1145/192724.192731},
 acmid = {192731},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {instruction scheduling, loop scheduling, modulo scheduling, software pipelining},
} 

@book{Betz99,
 editor = {Betz, Vaughn and Rose, Jonathan and Marquardt, Alexander},
 title = {Architecture and {CAD} for Deep-Submicron {FPGAs}},
 year = {1999},
 isbn = {0792384601},
 publisher = {Kluwer Academic Publishers},
 address = {Norwell, MA, USA},
} 

@INPROCEEDINGS{Severance13, 
author={Severance, A. and Lemieux, G.G.F.}, 
booktitle={Hardware/Software Codesign and System Synthesis (CODES+ISSS), 2013 International Conference on}, 
title={Embedded supercomputing in {FPGAs} with the {VectorBlox MXP} Matrix Processor}, 
year={2013}, 
month={Sept}, 
pages={1-10}, 
keywords={C language;FIR filters;embedded systems;field programmable gate arrays;formal specification;hardware description languages;instruction sets;logic design;microprocessor chips;parallel algorithms;parallel machines;Altera development flow;C programming;FPGA-based soft processor;MXP parameterized design;VHDL;VectorBlox MXP matrix processor;Verilog;Xilinx development flow;custom DMA filters;custom vector instructions;data-parallel software algorithm execution;embedded supercomputing;embedded systems;gather engine;hardware design;hardware-like speed;high-throughput DMA;highly parallel data processing task;highly parallel execution;multitap FIR filter;parallel ALU;parallel-access scratchpad memory;parallelism amount specification;scatter engine;system creation;system deployment;vector data;Clocks;Engines;Field programmable gate arrays;Finite impulse response filters;Hardware;Registers;Vectors}, 
doi={10.1109/CODES-ISSS.2013.6658993},}

@inproceedings{Severance14,
 author = {Severance, Aaron and Edwards, Joe and Omidian, Hossein and Lemieux, Guy},
 title = {Soft Vector Processors with Streaming Pipelines},
 booktitle = {Proceedings of the 2014 ACM/SIGDA International Symposium on Field-programmable Gate Arrays},
 series = {FPGA '14},
 year = {2014},
 isbn = {978-1-4503-2671-1},
 location = {Monterey, California, USA},
 pages = {117--126},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/2554688.2554774},
 doi = {10.1145/2554688.2554774},
 acmid = {2554774},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {vector processor},
} 
@INPROCEEDINGS{Naylor14, 
author={Naylor, M. and Moore, S.W.}, 
booktitle={24th International Conference on Field Programmable Logic and Applications (FPL), 2014}, 
title={Rapid codesign of a soft vector processor and its compiler}, 
year={2014}, 
month={Sept}, 
pages={1-4}, 
keywords={hardware-software codesign;program compilers;vector processor systems;codesign;digital signal processing;hardware-software codesign;high-level vector programming interface;lightweight compiler;machine learning;neuroscience;processor architecture;soft vector processor;Field programmable gate arrays;Hardware;Kernel;Programming;Registers;Vector processors;Vectors}, 
doi={10.1109/FPL.2014.6927425},}

@article{Cooley65
,note={URL: {\tt http://cr.yp.to/\allowbreak bib/\allowbreak entries.html\#\allowbreak 1965/\allowbreak cooley}}
,author={James W. Cooley and John W. Tukey}
,ISSN={0025--5718}
,journal={Mathematics of Computation}
,MR={31:2843}
,pages={297--301}
,title={{An algorithm for the machine calculation of complex {Fourier} series}}
,volume={19}
,year={1965}
}
















@inproceedings{bib:blackbird,
	author = {Sousa, Jos{\'e} and Rodrigues, Carlos and Barreiro, Nuno and Fernandes, Jo{\~a}o},
	year = {2014},
	month = {April},
	pages = {},
	title = {Building {R}econfigurable {S}ystems {U}sing {O}pen {S}ource {C}omponents},
	doi = {10.13140/2.1.3133.2483}
}

@inproceedings{bib:warpbird,
	author = {Fiolhais, Lu{\'i}s and Sousa, Jos{\'e}},
	year = {2018},
	month = {January},
	pages = {},
	title = {Warpbird: an {U}ntethered {S}ystem on {C}hip {U}sing {RISC-V} {C}ores and the {R}ocket {C}hip {I}nfrastructure}
}

@techreport{bib:rocketchip,
	Author = {Asanovi{\'c}, Krste and Avizienis, Rimas and Bachrach, Jonathan and Beamer, Scott and Biancolin, David and Celio, Christopher and Cook, Henry and Dabbelt, Daniel and Hauser, John and Izraelevitz, Adam and Karandikar, Sagar and Keller, Ben and Kim, Donggyu and Koenig, John and Lee, Yunsup and Love, Eric and Maas, Martin and Magyar, Albert and Mao, Howard and Moreto, Miquel and Ou, Albert and Patterson, David A. and Richards, Brian and Schmidt, Colin and Twigg, Stephen and Vo, Huy and Waterman, Andrew},
	Title = {The {R}ocket {C}hip {G}enerator},
	Institution = {EECS Department, University of California, Berkeley},
	Year = {2016},
	Month = {Apr},
	URL = {http://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-17.html},
	Number = {UCB/EECS-2016-17},
	Abstract = {Rocket Chip is an open-source Sysem-on-Chip design generator that emits synthesizable RTL. It leverages the Chisel hardware construction language to compose a library of sophisticated generators for cores, caches, and interconnects into an integrated SoC. Rocket Chip generates general-purpose processor cores that use the open RISC-V ISA, and provides both an in-order core generator (Rocket) and an out-of-order core generator (BOOM). For SoC designers interested in utilizing heterogeneous specialization for added efficiency gains, Rocket Chip supports the integration of custom accelerators in the form of instruction set extensions, coprocessors, or fully independent novel cores. Rocket Chip has been taped out (manufactured) eleven times, and yielded functional silicon prototypes capable of booting Linux.}
}

@inproceedings{bib:taiga,
	title={Taiga: a {C}onfigurable {RISC-V} {S}oft-processor {F}ramework for {H}eterogeneous {C}omputing {S}ystems {R}esearch},
	author={Eric Matthews and Lesley Shannon},
	year={2017}
}

@INPROCEEDINGS{bib:zeroriscy,
	author={P. {Davide Schiavone} and F. {Conti} and D. {Rossi} and M. {Gautschi} and A. {Pullini} and E. {Flamand} and L. {Benini}},
	booktitle={2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)},
	title={Slow and steady wins the race? {A} comparison of ultra-low-power {RISC-V} cores for {I}nternet-of-{T}hings applications},
	year={2017},
	volume={},
	number={},
	pages={1-8},
	keywords={digital signal processing chips;Internet of Things;low-power electronics;reduced instruction set computing;ultra-low-power RISC-V cores;Internet-of-Things applications;power envelope;Internet-of-things end-nodes;IoT devices;highly time-varying workloads;compute-intensive operations;architectural heterogeneity;Zero-riscy;Microriscy;mixed arithmetic/control applications;open-source Riscy core;mixed control/arithmetic code;pure control code;intermittent race-to-sleep bursts;size 65.0 nm;power 100.0 muW;frequency 160.0 MHz;Multicore processing;Open source software;Program processors;Signal processing algorithms;Sensors;RISC-V;energy efficiency;area optimized;ultra-low-power;open-source;core;microprocessor;internet-of-things},
	doi={10.1109/PATMOS.2017.8106976},
	ISSN={null},
	month={Sep.},}

@article{bib:chisel3,
	author = {Bachrach, Jonathan and Vo, Huy and Richards, Brian and Lee, Yunsup and Waterman, Andrew and Avizienis, Rimas and Wawrzynek, John and Asanović, Krste},
	year = {2012},
	month = {June},
	pages = {},
	title = {Chisel: {C}onstructing hardware in a {S}cala embedded language},
	doi = {10.1145/2228360.2228584}
}

@article{bib:isafree,
	title={Instruction sets should be free: {T}he case for {RISC-V}},
	author={Asanovi{\'c}, Krste and Patterson, David A},
	journal={EECS Department, University of California, Berkeley, Tech. Rep. UCB/EECS-2014-146},
	year={2014}
}

@article{bib:ultralowpower,
	author = {Markovic, Dejan and C. Wang, Cheng and Alarcon, Louis and Liu, Tsung-Te and Rabaey, J.M.},
	year = {2010},
	month = {03},
	pages = {237 - 252},
	title = {Ultralow-{P}ower {D}esign in {N}ear-{T}hreshold {R}egion},
	volume = {98},
	journal = {Proceedings of the IEEE},
	doi = {10.1109/JPROC.2009.2035453}
}

@manual {bib:riscvmanual_iieec,
	Author = {Editors Andrew Waterman and Krste Asanovi{\'c}},
	Title = {The {RISC-V} {I}nstruction {S}et {M}anual, {V}olume {I}: {U}ser-{L}evel {ISA},
	{D}ocument {V}ersion 2.2},
	Organization = {RISC-V Foundation},
	Month = {May},
	Year = {2017},
}

@manual {bib:riscvmanual,
	Author = {Editors Andrew Waterman and Krste Asanovi{\'c}},
	Title = {The {RISC-V} {I}nstruction {S}et {M}anual, {V}olume {I}: {U}ser-{L}evel {ISA}, {D}ocument {V}ersion
	20191213},
	Organization = {RISC-V Foundation},
	Month = {December},
	Year = {2019},
}

@manual{bib:riscvprivileged19,
	Author = {Waterman, Andrew and Lee, Yunsup and Avizienis, Rimas and Patterson, David A. and Asanovi{\'c}, Krste},
	Title = {The {RISC-V} {I}nstruction {S}et {M}anual {V}olume {II}: {P}rivileged {A}rchitecture {V}ersion 1.9},
	Institution = {EECS Department, University of California, Berkeley},
	Year = {2016},
	Month = {Jul},
	URL = {http://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-129.html},
	Number = {UCB/EECS-2016-129}
}

@manual{bib:riscvprivileged,
	Author = {Editors Andrew Waterman and Krste Asanovi{\'c}},
	Title = {The {RISC-V} {I}nstruction {S}et {M}anual, {V}olume {II}: {P}rivileged {A}rchitecture, {D}ocument {V}ersion 20190608-{P}riv-{MSU}-{R}atified},
	Organization = {RISC-V Foundation},
	Year = {2019},
	Month = {June},
	URL = {https://riscv.org/specifications/privileged-isa}
}

@article{bib:noc,
	author = {Kamal, Rajeev and Yadav, Neeraj},
	year = {2012},
	month = {April},
	pages = {},
	title = {{NOC AND BUS ARCHITECTURE: A COMPARISON}},
	volume = {4},
	journal = {International Journal of Engineering Science and Technology}
}

@INPROCEEDINGS{bib:ciscriscirrelevant,
	author={E. Blem and J. Menon and K. Sankaralingam},
	booktitle={2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)},
	title={Power struggles: {R}evisiting the {RISC} vs. {CISC} debate on contemporary {ARM} and x86 architectures},
	year={2013},
	volume={},
	number={},
	pages={1-12},
	abstract={RISC vs. CISC wars raged in the 1980s when chip area and processor design complexity were the primary constraints and desktops and servers exclusively dominated the computing landscape. Today, energy and power are the primary design constraints and the computing landscape is significantly different: growth in tablets and smartphones running ARM (a RISC ISA) is surpassing that of desktops and laptops running x86 (a CISC ISA). Further, the traditionally low-power ARM ISA is entering the high-performance server market, while the traditionally high-performance x86 ISA is entering the mobile low-power device market. Thus, the question of whether ISA plays an intrinsic role in performance or energy efficiency is becoming important, and we seek to answer this question through a detailed measurement based study on real hardware running real applications. We analyze measurements on the ARM Cortex-A8 and Cortex-A9 and Intel Atom and Sandybridge i7 microprocessors over workloads spanning mobile, desktop, and server computing. Our methodical investigation demonstrates the role of ISA in modern microprocessors' performance and energy efficiency. We find that ARM and x86 processors are simply engineering design points optimized for different levels of performance, and there is nothing fundamentally more energy efficient in one ISA class or the other. The ISA being RISC or CISC seems irrelevant.},
	keywords={computational complexity;integrated circuit design;microprocessor chips;parallel architectures;reduced instruction set computing;RISC;CISC;ARM architectures;x86 architectures;chip area;processor design complexity;desktops;servers;design constraints;computing landscape;low-power ARM ISA;x86 ISA;ARM Cortex-A8;ARM Cortex-A9;Intel Atom microprocessors;Sandybridge i7 microprocessors;Abstracts;Reduced instruction set computing;Mobile communication;Servers},
	doi={10.1109/HPCA.2013.6522302},
	ISSN={1530-0897},
	month={Feb},}


@article{bib:crisc,
	  author  = {Prof. Pravin R. Lakhe},
	  title   = {A {T}echnology {I}n {M}ost {R}ecent {P}rocessor {I}s {C}omplex {R}educed {I}nstruction {S}et {C}omputers ({CRISC}): {A} {S}urvey},
	  journal = {International Journal of Innovative Research \& Studies},
	  year    = {2013},
	  volume  = {Volume 2 },
	  number  = {Issue 6},
	  month   = {},
	  note    = {ISSN 2319-9725},
	  url = {https://web.archive.org/web/20150714180129/http://www.ijirs.com/vol2_issue-6/59.pdf}
	}

@misc{bib:xilinx,
	title={{UG474} - 7 {S}eries {FPGA}s {C}onfigurable {L}ogic {B}lock {U}ser {G}uide (ver 1.8)},
	url={https://www.xilinx.com/support/documentation/user_guides/ug474_7Series_CLB.pdf},
	month={September},
	year={2016},
}

@ARTICLE{bib:opinion,
	author={},
	journal={IEEE Spectrum},
	title={The rise of {RISC} - [{O}pinion]},
	year={2018},
	volume={55},
	number={8},
	pages={18-18},
	keywords={Reduced instruction set computing;Computer architecture;Instruction sets},
	doi={10.1109/MSPEC.2018.8423577},
	ISSN={0018-9235},
	month={Aug},}

@mastersthesis{bib:compressed,
	Author = {Waterman, Andrew},
	Title = {Improving {E}nergy {E}fficiency and {R}educing {C}ode {S}ize with {RISC-V} {C}ompressed},
	School = {EECS Department, University of California, Berkeley},
	Year = {2011},
	Month = {May},
	URL = {http://www2.eecs.berkeley.edu/Pubs/TechRpts/2011/EECS-2011-63.html},
	Number = {UCB/EECS-2011-63},
	Abstract = {Delivering the instruction stream can be the largest source of energy consumption in a processor, yet loosely-encoded RISC instruction sets are wasteful of instruction bandwidth. Aiming to improve the performance and energy efficiency of the RISC-V ISA, this thesis proposes RISC-V Compressed (RVC), a variable-length instruction set extension. RVC is a superset of the RISC-V ISA, encoding the most frequent instructions in half the size of a RISC- V instruction; the remaining functionality is still accessible with full-length instructions. RVC programs are 25% smaller than RISC-V programs, fetch 25% fewer instruction bits than RISC- V programs, and incur fewer instruction cache misses. Its code size is competitive with other compressed RISCs. RVC is expected to improve the performance and energy per operation of RISC-V.}
}

@misc{bib:riscvgnutools,
	author={RISC-V Foundation},
	title={{RISC-V} {GNU} {T}oolchain},
	url={https://github.com/riscv/riscv-gnu-toolchain},
	year={2018},
	publisher={GitHub},
}

@misc{bib:icarus,
	title={Icarus {V}erilog},
	url={http://iverilog.icarus.com},
	year={2020},
}

@misc{bib:ncsim,
	title={Incisive {E}nterprise {S}imulator},
	year= {2020},
	url={https://www.cadence.com/content/cadence-www/global/en\_US/home/tools/system-design-and-verification/simulation-and-testbench-verification/incisive-enterprise-simulator.html},
}

@misc{bib:verilator,
	title={Introduction to {V}erilator},
	url={https://www.veripool.org/wiki/verilator},
	year={2020},
}

@misc{bib:modelsim,
	title= {Mentor® {M}odel{S}im®},
	year= {2020},
	url= {https://www.mentor.com/products/fv/modelsim/},
}

@misc{bib:quartus,
	title={Intel® {Q}uartus® {P}rime {S}oftware {S}uite},
	url={https://www.intel.com/content/www/us/en/software/programmable/quartus-prime/overview.html},
	year={2020},
	organization={Intel},
}

@misc{bib:vivado,
	title={Xilinx {V}ivado {D}esign {S}uite},
	url={https://www.xilinx.com/products/design-tools/vivado.html},
	year={2020},
	organization={Xilinx, Inc.},
}

@misc{bib:basys2,
	title={Basys 2 {S}partan-3{E} {FPGA} {T}rainer {B}oard},
	url={https://www.digilentinc.com},
	year={2016},
	organization={Digilent, Inc.},
}

@misc{bib:arcade,
	title={Arcade Machine using pico{V}ersat},
        author={Pedro Direita and Teodoro Dias},
	url={https://www.youtube.com/watch?v=H7sDermX\_N0},
	year={2020},
	organization={{Técnico, University of Lisbon}},
}

@misc{bib:ist-ecomp,
	title={Computer Electronics Repository},
        author={José T. de Sousa},
	url={https://bitbucket.org/jjts/ist-ecomp.git},
	year={2018},
	organization={{Técnico, University of Lisbon}},
}

@misc{bib:picoversat,
	title={pico{V}ersat},
        author={José T. de Sousa},
	url={https://bitbucket.org/jjts/picoversat.git},
	year={2018},
	organization={{Técnico, University of Lisbon}},
}

@misc{bib:ist-e2,
	title={Electronics {II} Repository},
        author={José T. de Sousa},
	url={https://bitbucket.org/jjts/ist-e2.git},
	year={2018},
	organization={{Técnico, University of Lisbon}},
}

@misc{bib:ise,
	title={Xilinx {ISE} {D}esign {S}uite},
	url={https://www.xilinx.com/products/design-tools/ise-design-suite.html},
	year={2020},
	organization={Xilinx, Inc.},
}

@manual{bib:ku040,
	organization={Avnet, Inc.},
	title={Kintex {U}ltraScale {KU040} {D}evelopment {B}oard},
	url={https://www.avnet.com/opasdata/d120001/medias/docus/13/aes-AES-KU040-DB-G-User-Guide.pdf},
	year={2015},
}

@misc{bib:sp605,
	organization={Xilinx, Inc.},
	title={Spartan-6 {FPGA} {SP605} {E}valuation {K}it},
	url={https://www.xilinx.com/products/boards-and-kits/ek-s6-sp605-g.html},
	year={2020},
}

@misc{bib:cyclonegt,
	organization={Intel®},
	title={Cyclone {V} {GT} {FPGA} {D}evelopment {K}it},
	year={2020},
	url={https://www.intel.com/content/www/us/en/programmable/products/boards\_and\_kits/dev-kits/altera/kit-cyclone-v-gt.html},
}

@manual{bib:axi_xilinx,
	title={{AXI} {R}eference {G}uide},
	url={https://www.xilinx.com/support/documentation/ip\_documentation/ug761\_axi\_reference\_guide.pdf},
	month={March},
	year={2011},
	organization={Xilinx},
}

@manual{bib:axi_amba,
	title={{AMBA}® {AXI}™ and {ACE}™ {P}rotocol {S}pecification},
	url={http://www.gstitt.ece.ufl.edu/courses/fall15/eel4720\_5721/labs/refs/AXI4\_specification.pdf},
	year={2011},
	organization={ARM},
}

@misc{bib:riscv_list,
	title={{RISC-V} {C}ores and {S}o{C} {O}verview},
	author={RISC-V Foundation},
	url={https://github.com/riscv/riscv-cores-list},
	year={2020},
	publisher={GitHub},
}

@misc{bib:darkrv,
	title={Dark{RISCV}},
	author={Marcelo Samsoniuk and et. al},
	url={https://github.com/darklife/darkriscv},
	year={2020},
	publisher={GitHub},
	organization={Darklife},
}

@misc{bib:ssrv,
	title={{SuperScalar-RISCV-CPU}},
	author={Li Xinbing and et. al},
	url={https://github.com/risclite/SuperScalar-RISCV-CPU},
	year={2020},
	publisher={GitHub},
}

@manual{bib:pll,
	title={UltraScale {A}rchitecture {C}locking {R}esources},
	url={https://www.xilinx.com/support/documentation/user\_guides/ug572-ultrascale-clocking.pdf},
	month={October},
	year={2019},
	organization={Xilinx},
}

@manual{bib:ddr4,
	title={{DDR4} {SDRAM} {EDY4016A} - 256{M}b x 16 {D}atasheet},
	url={https://www.micron.com/products/dram/ddr4-sdram/part-catalog/edy4016aabg-dr-f},
	month={July},
	year={2017},
	organization={Micron Technology},
}

@misc{bib:fusesoc,
	author={Olof Kindgren and et. al},
	title={Fuse{S}o{C}},
	url={https://github.com/olofk/fusesoc},
	year={2020},
	publisher={GitHub},
}

@misc{bib:fusesoc_cores,
	author={Olof Kindgren and et. al},
	title={Fuse{S}o{C} standard core library},
	url={https://github.com/fusesoc/fusesoc-cores},
	year={2020},
	publisher={GitHub},
}

@misc{bib:raven,
	author={Tim Edwards},
	organization={efabless},
	title={Raven: {A}n {ASIC} implementation of the {P}ico{S}o{C} {P}ico{RV}32},
	url={https://github.com/efabless/raven-picorv32},
	month={October},
	year={2019},
	publisher={GitHub},
}

@misc{bib:iobsoc-bitbucket,
	author={Jos{\'e} T. de Sousa and et. al},
	organization={IObundle},
	title={{IO}b-{S}o{C}},
	url={https://bitbucket.org/jjts/iob-soc/src/master/},
	month={March},
	year={2020},
	publisher={Bitbucket},
}

@misc{bib:iobsoc-github,
	author={{IObundle Lda.}},
	organization={IObundle},
	title={{IO}b-{S}o{C}},
	url={https://github.com/IObunlde/iob-soc},
	month={March},
	year={2020},
	publisher={Github},
}

@misc{bib:iobuart,
	author={Jos{\'e} T. de Sousa and et. al},
	organization={IObundle},
	title={{IO}b-{UART}},
	url={https://bitbucket.org/jjts/iob-uart/src/master},
	month={March},
	year={2020},
	publisher={Bitbucket},
}

@misc{bib:iobcache,
	author={Jos{\'e} T. de Sousa and et. al},
	organization={IObundle},
	title={{IO}b-{C}ache},
	url={https://bitbucket.org/jjts/iob-cache/src/master},
	month={March},
	year={2020},
	publisher={Bitbucket},
}

@misc{bib:iobrv32,
	author={Jos{\'e} T. de Sousa and et. al},
	organization={IObundle},
	title={{IO}b-{RV32}},
	url={https://bitbucket.org/jjts/iob-cache/src/master},
	month={March},
	year={2020},
	publisher={Bitbucket},
}

@misc{bib:iobtimer,
	author={Jos{\'e} T. de Sousa and et. al},
	organization={IObundle},
	title={{IO}b-{T}imer},
	url={https://bitbucket.org/jjts/iob-timer/src/master},
	month={March},
	year={2020},
	publisher={Bitbucket},
}

@misc{bib:iobfifo,
	author={Jos{\'e} T. de Sousa and et. al},
	organization={IObundle},
	title={{IO}b-{FIFO}},
	url={https://bitbucket.org/jjts/iob-fifo/src/master},
	month={March},
	year={2020},
	publisher={Bitbucket},
}

@misc{bib:iobaximem,
	author={Jos{\'e} T. de Sousa and et. al},
	title={Verilog {AXI} {C}omponents},
	url={https://github.com/jjts/verilog-axi/tree/bce3d5e93398e3ee628f60a755f46fd6d92ad8db},
	month={March},
	year={2020},
	publisher={GitHub},
}
@misc{bib:riscy,
	title={{RI5CY}},
	author={PULP-Platform},
	url={https://github.com/pulp-platform/riscv},
	publisher={GitHub},
	year={2020},
}

@misc{bib:llvm,
	title={The {LLVM} {C}ompiler {I}nfrastructure},
	url={https://llvm.org},
	year={2020},
}


@misc{bib:picorv32,
	title={Pico{RV}32 - {A} {S}ize-{O}ptimized {RISC-V CPU}},
	author={Wolf, C. and et. al},
	url={https://github.com/cliffordwolf/picorv32},
	month={November},
	year={2019},
	publisher={GitHub},
}

@misc{bib:pulpino,
	title={{PULP}ino},
	author={PULP-Platform},
	url={https://github.com/pulp-platform/pulpino},
	month={May},
	year={2019},
	publisher={GitHub},
}

@misc{bib:pulp,
	title={{PULP}},
	author={PULP-Platform},
	url={https://github.com/pulp-platform/pulp},
	month={January},
	year={2020},
	publisher={GitHub},
}