// Seed: 35326997
module module_0 (
    output tri0 id_0,
    output tri id_1,
    output tri1 id_2,
    output tri id_3,
    output supply1 id_4,
    input tri id_5
);
  always force id_0 = 1;
  assign module_1.type_19 = 0;
  wire id_7;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input wor id_2,
    input wor id_3,
    input wor id_4,
    output uwire id_5,
    input supply1 id_6,
    input tri1 id_7,
    output supply1 id_8,
    output tri0 id_9,
    output wor id_10,
    input tri0 id_11,
    input wire id_12,
    output wire id_13,
    input wire id_14,
    output wire id_15,
    input tri0 id_16
);
  assign id_5 = id_6;
  module_0 modCall_1 (
      id_13,
      id_5,
      id_13,
      id_5,
      id_1,
      id_4
  );
endmodule
