// Seed: 4269084321
module module_0 ();
  module_3();
endmodule
module module_1 (
    output wor  id_0,
    input  tri0 id_1
);
  assign id_0 = id_1;
  module_0();
  wire id_3;
  wire id_4 = id_3;
  not (id_0, id_1);
endmodule
module module_2 (
    output tri1 id_0,
    output wire id_1
);
  always @(posedge 1'b0 or 1 == {id_3, 1}) begin
    id_0 = 1;
  end
  module_0();
  wire id_4;
  timeunit 1ps / 1ps;
endmodule
module module_3;
  assign id_1 = id_1;
endmodule
module module_4 (
    input tri1 id_0,
    input wire id_1
);
  wire id_3, id_4;
  module_3();
endmodule
