;redcode
;assert 1
	SPL 0, <402
	CMP -297, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -7, <-22
	SUB 270, 0
	MOV 101, 7
	ADD @127, 100
	MOV 101, 7
	CMP @0, @2
	CMP @0, @2
	DJN 601, 120
	MOV -1, <-20
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <402
	DAT #1, #-86
	SLT 109, 0
	ADD @127, 100
	SPL 0, <402
	SPL 0, <402
	MOV -1, <-20
	SUB @121, 103
	MOV -7, <-20
	SLT #-701, 0
	ADD 210, 60
	SUB @121, 106
	SUB @121, 106
	DAT #1, #-86
	DAT #1, #-86
	SUB 1, -111
	SUB @14, @10
	JMN 60, #212
	SUB #72, @220
	ADD <0, 9
	SLT 20, @12
	SLT #-701, 0
	SUB @127, 106
	SLT #-701, 0
	DJN -1, @-20
	DJN -1, @-20
	SLT 109, 0
	SLT #-701, 0
	CMP -207, <-120
	SLT 109, 0
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <402
	CMP -207, <-120
	CMP -207, <-120
	SUB -7, <-22
