#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Tue Jan 03 16:37:33 2023
# Process ID: 14344
# Current directory: C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/managed_ip_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4836 C:\Users\Michael\Desktop\Elektronik\Wintersemester_2022\CHIP\vga_controller\generate\managed_ip_project\managed_ip_project.xpr
# Log file: C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/managed_ip_project/vivado.log
# Journal file: C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/managed_ip_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/managed_ip_project/managed_ip_project.xpr
remove_files C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/blk_mem_gen_0/blk_mem_gen_0.xci
remove_files -fileset blk_mem_gen_1 C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/blk_mem_gen_1/blk_mem_gen_1.xci
file delete -force C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files/ip/blk_mem_gen_1 C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files/sim_scripts/blk_mem_gen_1
remove_files -fileset blk_mem_gen_2 C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/blk_mem_gen_2/blk_mem_gen_2.xci
file delete -force C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files/ip/blk_mem_gen_2 C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files/sim_scripts/blk_mem_gen_2
remove_files -fileset clk_wiz_0 C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/clk_wiz_0/clk_wiz_0.xci
file delete -force C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files/ip/clk_wiz_0 C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files/sim_scripts/clk_wiz_0
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.3 -module_name clk_25Mhz -dir C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {33} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {33} CONFIG.CLKOUT1_JITTER {352.369} CONFIG.CLKOUT1_PHASE_ERROR {261.747}] [get_ips clk_25Mhz]
generate_target {instantiation_template} [get_files c:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/clk_25Mhz/clk_25Mhz.xci]
generate_target all [get_files  c:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/clk_25Mhz/clk_25Mhz.xci]
export_ip_user_files -of_objects [get_files c:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/clk_25Mhz/clk_25Mhz.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/clk_25Mhz/clk_25Mhz.xci]
launch_run -jobs 6 clk_25Mhz_synth_1
wait_on_run clk_25Mhz_synth_1
export_simulation -of_objects [get_files c:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/clk_25Mhz/clk_25Mhz.xci] -directory C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files -ipstatic_source_dir C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files/ipstatic -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name rom_mem_1 -dir C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {76800} CONFIG.Enable_A {Always_Enabled} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/res/pat_gen_1.coe} CONFIG.Read_Width_A {12} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Port_A_Write_Rate {0}] [get_ips rom_mem_1]
generate_target {instantiation_template} [get_files c:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_1/rom_mem_1.xci]
generate_target all [get_files  c:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_1/rom_mem_1.xci]
export_ip_user_files -of_objects [get_files c:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_1/rom_mem_1.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_1/rom_mem_1.xci]
launch_run -jobs 6 rom_mem_1_synth_1
wait_on_run rom_mem_1_synth_1
export_simulation -of_objects [get_files c:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_1/rom_mem_1.xci] -directory C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files -ipstatic_source_dir C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files/ipstatic -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name rom_mem_2 -dir C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {10000} CONFIG.Enable_A {Always_Enabled} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/res/pat_gen_2.coe} CONFIG.Read_Width_A {12} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Port_A_Write_Rate {0}] [get_ips rom_mem_2]
generate_target {instantiation_template} [get_files c:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_2/rom_mem_2.xci]
generate_target all [get_files  c:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_2/rom_mem_2.xci]
export_ip_user_files -of_objects [get_files c:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_2/rom_mem_2.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_2/rom_mem_2.xci]
launch_run -jobs 8 rom_mem_2_synth_1
wait_on_run rom_mem_2_synth_1
export_simulation -of_objects [get_files c:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/rom_mem_2/rom_mem_2.xci] -directory C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files -ipstatic_source_dir C:/Users/Michael/Desktop/Elektronik/Wintersemester_2022/CHIP/vga_controller/generate/ip_user_files/ipstatic -force -quiet
