[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of STUSB4500QTR production of ST MICROELECTRONICS from the text:Features\n• Auto-run Type-C™ and USB PD sink controller\n• Dead battery mode support\n• Up to 3 sink PDO configurable profiles (up to 20 V; 5 A)\n• Dual high power charging path support\n• Integrated V BUS switch gate drivers (PMOS)\n• Integrated V BUS voltage monitoring\n• Internal and/or external V BUS discharge paths\n• Short-to-VBUS protections on CC pins (22 V)\n• High voltage capability on V BUS pins (28 V)\n• Dual power supply (V SYS and/or V DD):\n– V SYS = [3.0 V; 5.5 V]\n– V DD = [4.1 V; 22 V]\n• Debug accessory mode support\n• Temperature range: -40 °C up to 105 °C\n• ESD: 3 kV HBM - 1.5 kV CDM\n• Certified:\n– USB Type-C™ rev 1.2\n– USB PD rev 2.0 (TID #1000133)\n• Interoperable with USB PD rev 3.0\nApplications\n• Printers, camcorders, cameras\n• IoT, drones, accessories and battery powered devices\n• LED lighting and industrial\n• Toys, gaming, POS, scanner\n• Healthcare and handheld devices\n• Any Type-C sink device up to 100 W (20 V; 5 A)\nDescription\nThe STUSB4500  is a USB power delivery controller that addresses sink up to 100 W\n(20 V; 5 A). It implements a proprietary algorithm to allow the negotiation of a power\ndelivery contract with a source without MCU support (auto-run mode). PDO profiles\nare configured in an integrated non-volatile memory.\nThe device supports dead battery mode and is suited for sink devices powered from\ndead battery state and requiring high power charging profile to be fully operational.\nThanks to its 20 V technology, it implements high voltage features to protect the CC\npins against short-circuits to V BUS up to 22 V and to support high voltage on the\nVBUS pins directly connected to the V BUS power path up to 28 V.\nProduct status link\nSTUSB4500\nDevice summary\nOrder codeSTUSB4500QTR\nSTUSB4500BJR\nDescriptionStandalone USB PD\nsink controller (auto-run\nmode)\nPackageQFN-24 EP (4x4)\nWLCSP-25\n(2.6x2.6x0.5)\nMarking 4500 Standalone USB PD sink controller with short-to-VBUS protections STUSB4500\nDatasheet\nDS12499  - Rev 8  - November 2022\nFor further information contact your local STMicroelectronics sales office.www.st.com\n1 Functional description\nThe STUSB4500 is a USB Type-C™ and power delivery controller IC for sink applications. It is able to negotiate\na power delivery contract with a source without MCU support (auto-run mode). It relies on proprietary algorithms\nand configurable PDO (power data objects) thanks to an integrated non-volatile memory. It supports dead battery\nmode to allow a system to be powered from an external source directly. Combined with its capability to negotiate\ndirectly a power contract, the STUSB4500 is the ideal controller device for autonomous systems requiring high\npower charging profile to be fully operational.\nThe STUSB4500 major role is to:\n1. Detect the connection between two USB Type-C ports (attach detection)\n2. Establish a valid source-to-sink connection\n3. Determine the attached device mode: source or debug accessory\n4. Resolve cable orientation and twist connections to establish USB data routing (MUX control)\n5. Negotiate a USB power delivery (PD) contract with a PD capable source device\n6. Configure the incoming V BUS power path and the charging paths accordingly\n7. Monitor the V BUS power path and manage the V BUS voltage transitions\n8. Handle the high voltage protections\nThe STUSB4500 also provides:\n• Dead battery mode\n• PDO (power data object) customization through NVM\n• Internal and/or external V BUS discharge paths\n• Dual high power charging path support\n• Debug accessory mode detection\n• Customization of the device configuration through NVM to support specific applications\n1.1 Block overview\nFigure 1. Functional block diagram\nGNDSCL\nSDACC2CC1VDD\nPhysical\nLayerPORVBUS_VS_DISCHvoltage \nmonitoring\nVBUS_EN_SNK\nADDR[1..0]\nPolicy \nEngineDISCH CC1DB\nCC2DBRESET\nALERTCC \nline \naccess\nATTACH\nPOWER_OK2\nGPIOVSYS\nA_B_SIDE\nProtocol\nLayerDevice \nPolicy \nManagerPort statusVBUS statusInternal \nsupply\nI²C \nslave\nControlPort C \ncontroller\nPOWER_OK3STUSB4500\nFunctional description\nDS12499  - Rev 8 page 2/42\n2 Inputs/outputs\n2.1 Pinout\nFigure 2. QFN-24 pin connections (top view)\n1\n2\n3\n4\n5\n618\n17\n16\n15\n14\n13\n7 8 9 10 11 1224 23 22 21 20 19\nEP\nVREG_1V2VREG_2V7\nPOWER_OK2VSYS\nALERTVDD\nNC\nCC2CC1\nCC2DB\nRESETCC1DB\nADDR1POWER_OK3GPIOVBUS_VS_DISCH\nVBUS_EN_SNKA_B_SIDEATTACHSDA\nDISCH\nGND\nADDR0SCL\nFigure 3. WLCSP-25 pin connections (top view)\nVBUS_VS\n_DISCHPOWER\n_OK2VREG\n_1V2VREG\n_2V7VDD\nVSYS ALERT - CC1DB CC1\nVBUS_\nEN_SNKA_B_\nSIDE- CC2DB CC2\nGPIO ADDR1 ADDR0 RESET SCL\nPOWER\n_OK3ATTACH GND DISCH SDA1 2 3 4 5\nA\nB\nC\nD\nESTUSB4500\nInputs/outputs\nDS12499  - Rev 8 page 3/42\nTable 1. Pin function list\nQFN CSP Name Type Description Typical connection\n1 B4 CC1DB HV AIO Dead battery enable on CC1 pin To CC1 pin if used or ground\n2 B5 CC1 HV AIO Type-C configuration channel 1 To Type-C receptacle A5\n3 B3, C3 NC - - Floating\n4 C5 CC2 HV AIO Type-C configuration channel 2 To Type-C receptacle B5\n5 C4 CC2DB HV AIO Dead battery enable on CC2 pin To CC2 pin if used or ground\n6 D4 RESET DI Reset input, active high From system\n7 D5 SCL DI I2C clock input To I²C master, ext. pull-up\n8 E5 SDA DI/OD I2C data input/output, active low open drain To I²C master, ext. pull-up\n9 E4 DISCH HV AI/ODInternal discharge path or external\ndischarge path enable, active low open\ndrainFrom power system (internal\npath) or to the discharge path\nswitch (external path), ext. pull-\nup\n10 E3 GND GND Ground Ground\n11 E2 ATTACH ODAttachment detection, active low open\ndrainTo MCU if any, ext. pull-up\n12 D3 ADDR0 DII²C device address setting Static, to ground or ext. pull-up\nfor address selection,\nto ground if no connection to\nMCU\n13 D2 ADDR1 DII²C device address setting Static, to ground or ext. pull-up\nfor address selection,\nto ground if no connection to\nMCU\n14 E1 POWER_OK3 OD Power contract flag, active low open drain To power system, ext. pull-up\n15 D1 GPIO ODGeneral purpose output, active low open\ndrainTo system, ext. pull-up\n16 C1 VBUS_EN_SNK HV ODVBUS sink power path enable, active low\nopen drainTo power switch or to power\nsystem, ext. pull-up\n17 C2 A_B_SIDE ODCable orientation, active low open drain USB super speed MUX select,\next. pull-up\n18 A1 VBUS_VS_DISCH HV AIVBUS voltage monitoring and discharge\npathFrom V BUS, receptacle side\n19 B2 ALERT OD I2C interrupt, active low open drain To I²C master, ext. pull-up\n20 A2 POWER_OK2 HV ODPower contract flag, active low open drain To power switch or to power\nsystem, ext. pull-up\n21 A3 VREG_1V2 PWR 1.2 V internal regulator output 1 µF typ. decoupling capacitor\n22 B1 VSYS PWRPower supply from system From power system, connect\nto ground if not used\n23 A4 VREG_2V7 PWR 2.7 V internal regulator output 1 µF typ. decoupling capacitor\n24 A5 VDD HV PWR Power supply from USB power line From V BUS, receptacle side\nEP - EP GND Exposed pad is connected to ground To groundSTUSB4500\nPinout\nDS12499  - Rev 8 page 4/42\nTable 2. Pin function descriptions\nType Description\nD Digital\nA Analog\nO Output pad\nI Input pad\nIO Bidirectional pad\nOD Open drain output\nPD Pull-down\nPU Pull-up\nHV High voltage\nPWR Power\nGND Ground\n2.2 Pin description\n2.2.1 CC1 / CC2\nCC1 and CC2 are the configuration channel pins used for connection and attachment detection, plug orientation\ndetermination, USB power delivery communication, and system configuration management across USB Type-C\ncable. CC1 and CC2 are HiZ during reset.\n2.2.2 CC1DB / CC2DB\nCC1DB and CC2DB are used for dead battery mode. This mode is enabled by connecting CC1DB and CC2DB\nrespectively to CC1 and CC2. Thanks to this connection, the pull-down terminations on the CC pins are present\nby default even if the device is not supplied (see Section 3.5  Dead battery mode ).\nWarning: CC1DB and CC2DB must be connected to ground when dead battery mode is not supported.\n2.2.3 RESET\nActive high reset.STUSB4500\nPin description\nDS12499  - Rev 8 page 5/42\n2.2.4 I²C interface pins\nTable 3. I2C interface pin list\nName Description\nSCL I²C clock, need external pull-up\nSDA I²C data, need external pull-up\nALERT I²C interrupt, need external pull-up\nADDR0, ADDR1 I²C device address bits (see Section 4  I²C Interface )\n• Warning:\n– ADDR0 and ADDR1 pins must be connected to ground when there is no connection to an MCU\n– SCL and SDA are pulled down when none of VDD or VSYS is present\n2.2.5 DISCH\nThis input/output pin can be used to implement a discharge path for highly capacitive V BUS line on power system\nside.\nWhen used as input, the discharge is internal and a serial resistor must connected to the pin to limit the discharge\ncurrent through the pin. Maximum discharge current is 500 mA.\nThe pin can be also used as an open drain output to control an external V BUS discharge path when higher\ndischarge current is required by the application, for instance.\nThe pin is activated at the same time as the internal discharge path on VBUS_VS_DISCH pin. The discharge\nis activated automatically during cable disconnection, transition to a lower PDO voltage, hard reset and error\nrecovery state. The discharge time is programmable by NVM (see Section 5  Start-up configuration ).\n2.2.6 GND\nGround.\n2.2.7 ATTACH\nThis pin is asserted when a valid source-to-sink connection is established. It is also asserted when a connection\nto a debug accessory device is detected.STUSB4500\nPin description\nDS12499  - Rev 8 page 6/42\n2.2.8 POWER_OK2 / POWER_OK3\nThese pins report by default the status of the USB power delivery contract negotiation with the source.\nDifferent configurations are proposed as stated in the table below to meet specific application requirements.\nThe configuration of the POWER_OK pins can be changed by NVM programming (see Section 5  Start-up\nconfiguration ).\nDepending on the programmed configuration, they can be used in combination with VBUS_EN_SNK pin to enable\ndifferent power path scenarios.\nPOWER_OK2 pin is a high voltage open drain output that allows a PMOS transistor to be directly driven to enable\na power path.\nPOWER_OK3 is a low voltage open drain output.\nTable 4. POWER_OK pin configuration\nConfiguration ID\n/NVM parameter\nPWR_OK_CFG[1:0]Pin name Value Description\nConfiguration 1: all PDOs on single VBUS power path\n00bVBUS_EN_SNK(1)Hi-Z No source attached\n0 Source attached\nPOWER_OK2 Hi-Z No functionality\nPOWER_OK3 Hi-Z No functionality\nConfiguration 2: all PDOs on single VBUS power path + dedicated high power charging paths\n10b\n(default)VBUS_EN_SNK\n(1)Hi-Z No source attached\n0 Source attached\nPOWER_OK2Hi-Z No PD explicit contract\n0 PD explicit contract with PDO2\nPOWER_OK3Hi-Z No PD explicit contract\n0 PD explicit contract with PDO3\nConfiguration 3: all PDOs on single VBUS power path + detection of USB Type-C current capability from source\n11bVBUS_EN_SNK(1)Hi-Z No source attached\n0 Source attached\nPOWER_OK2Hi-ZNo source attached or source supplies default\nUSB Type-C current at 5 V when source\nattached\n0Source supplies 3.0 A USB Type-C current at 5\nV when source attached\nPOWER_OK3Hi-ZNo source attached or source supplies default\nUSB Type-C current at 5V when source attached\n0Source supplies 1.5 A USB Type-C current at 5\nV when source attached\n01b Not applicable\n \n1. The VBUS_EN_SNK pin values correspond to the default behavior\n \nIn case of configuration 2 (default):\n• When a PDO negotiation succeeds, the POWER_OK pin related to the negotiated PDO is enabled (active\nlow) when PS_READY message is received from the source\n• When a new PDO is negotiated upon source request, the active POWER_OK pin is disabled (Hi-Z) when\nthe STUSB4500 sends an RDO (request data object) message to the source with the new negotiated PDOSTUSB4500\nPin description\nDS12499  - Rev 8 page 7/42\n• At detachment the POWER_OK pins remain enabled (if already asserted), whereas VBUS_EN_SNK is\ndisabled (Hi-Z) to deactivate the V BUS power path from the USB Type-C receptacle. The POWER_OK pins\nstate is reinitialized (Hi-Z) after new attachment or after a reset\n2.2.9 GPIO\nThis pin is an active low open drain output that can be configured by NVM as per table below (see\nSection 5  Start-up configuration ).\nTable 5. GPIO pin configuration\nNVM parameter\nGPIO_CFG[1:0]Pin name Pin function Value Description\n00b SW_CTRL_GPIOSoftware controlled GPIO.\nThe output state is defined by\nthe value of I2C register bit #0\nat address 2DhHi-Z When bit #0 value is 0b (at start-up)\n0 When bit #0 value is 1b\n01b\n(default)ERROR_RECOVERYHardware fault detection\n(see Section 3.7  Hardware\nfault management )Hi-Z No hardware fault detected\n0 Hardware fault detected\n10b DEBUGDebug accessory detection\n(see Section 3.8  Debug\naccessory mode detection )Hi-Z No debug accessory detected\n0Debug accessory detected\n11b SINK_POWERIndicates USB Type-C current\ncapability advertised by the\nsourceHi-ZSource supplies default or 1.5 A USB\nType-C current at 5 V\n0Source supplies 3.0 A USB Type-C\ncurrent at 5 V\n2.2.10 VBUS_EN_SNK\nThis pin allows the incoming V BUS power from the USB Type-C receptacle to be enabled when a source is\nconnected according to different operating conditions stated in the table below. The default behavior of the pin\ncan be changed by NVM programming (see Section 5  Start-up configuration ).\nTable 6. VBUS_EN_SNK pin configuration\nNVM parameter\nPOWER_ONLY\n_ABOVE_5VPin function Value Description Comment\n0b\n(default)Enables V BUS power path\nwhen source attached\nwhatever V BUS voltage (5 V or\nany PDO voltage)Hi-Z No source attached\nValid for all\nPOWER_OK pin\nconfigurations 1, 2\nand 30 Source attached\n1bEnables V BUS power path only\nwhen source attached and\nVBUS voltage negotiated to\nPDO2 or PDO3 voltageHi-ZNo source attached or no PD explicit\ncontract with PDO2 or PDO3\n0Source attached and PD explicit\ncontract with PDO2 or PDO3\nWhen POWER_ONLY_ABOVE_5V bit is set to logic level high, the VBUS_EN_SNK pin is asserted only when a\nPDO2 or PDO3 explicit contract is established with the source (see Section 3.3  Auto-run mode ).\nThis feature is suited for sink devices requiring high power charging profile above 5 V to be fully operational (see\nSection 6.1.2  Powering a system under high charging profile only ).\nVBUS_EN_SNK pin is a high voltage open drain output that allows a PMOS transistor to be directly driven to\nenable the V BUS power path.STUSB4500\nPin description\nDS12499  - Rev 8 page 8/42\n2.2.11 A_B_SIDE\nThis output pin provides the cable orientation. It is used to establish USB SuperSpeed signal routing. This signal\nis not required in case of USB 2.0 support.\nTable 7. USB data MUX select\nValue Description\nHiZ CC1 pin is attached to CC line\n0 CC2 pin is attached to CC line\n2.2.12 VBUS_VS_DISCH\nThis input pin is used to sense V BUS presence, monitor V BUS voltage, and discharge V BUS from the USB Type-C\nreceptacle side.\nA serial resistor connected to the pin must be used to limit the discharge current through the pin. Maximum\ndischarge current is 50 mA.\nThe discharge is activated automatically during cable disconnection, transition to a lower PDO voltage, hard reset\nand error recovery state. The discharge time is programmable by NVM (see Section 5  Start-up configuration ).\n2.2.13 VREG_1V2\nThis pin is used only for external decoupling of the 1.2 V internal regulator. The recommended decoupling\ncapacitor is: 1 µF typ. (0.5 µF min., 10 µF max.)\n2.2.14 VSYS\nThis is the low power supply from the system, if there is any. It can be connected directly to a single cell Lithium\nbattery or to the system power supply delivering 3.3 V or 5 V. It is recommended to connect the pin to ground\nwhen it is not used.\n2.2.15 VREG_2V7\nThis pin is used only for external decoupling of the 2.7 V internal regulator. The recommended decoupling\ncapacitor is: 1 µF typ. (0.5 µF min., 10 µF max.)\n2.2.16 VDD\nThis is the power supply from the USB power line for applications powered by V BUS.STUSB4500\nPin description\nDS12499  - Rev 8 page 9/42\n3 Description of the features\n3.1 CC interface\nThe STUSB4500 controls the connection to the configuration channel (CC) pins, CC1 and CC2, through two main\nblocks: the CC line interface block and the CC control logic block.\nThe CC line interface block is used to:\n• Set pull-down termination mode on the CC pins\n• Monitor the CC pin voltage values related to the attachment detection thresholds\n• Protect the CC pins against overvoltage\nThe CC control logic block is used to:\n• Execute the Type-C FSM related to the sink power role with debug accessory support\n• Determine the electrical state for each CC pin related to the detected thresholds\n• Evaluate the conditions relative to the CC pin states and the V BUS voltage value to transition from one state\nto another in the Type-C FSM\n• Advertise a valid source-to-sink connection\n• Determine the attached device mode: source or debug accessory\n• Determine cable orientation to allow external routing of the USB data\n• Manage USB Type-C power capability on V BUS: USB default, medium or high current mode\n• Handle hardware faults\n3.2 Power delivery blocks\n3.2.1 Physical layer\nThe physical layer defines the signaling technology for USB power delivery. It is the physical link between CC pins\nand protocol layer. In Tx mode, it receives packet data from the protocol layer, calculates and appends a CRC,\nencodes the payload (i.e. packet data and CRC) and transmits the packet (i.e. preamble, SOP, payload, CRC and\nEOP) using biphase mark coding (i.e. BMC) over CC pins. In Rx mode, it recovers the clock and the data, detects\nthe SOP, decodes the received data including the CRC, detects the EOP and validates the CRC.\n3.2.2 Protocol layer\nThe protocol layer has the responsibility to manage the messages from/to the physical layer. It automatically\nmanages the protocol receive timeouts, the message counter, the retry counter and the GoodCRC messages.\nIt communicates with the internal policy engine.\n3.2.3 Policy engine\nThe policy engine implements the power negotiation with the connected device according to its sink role. It\nimplements all state machines controlling the protocol layer that forms and schedules the messages.\nThe policy engine uses the protocol layer to send/receive messages.\nThe policy engine interprets the device policy manager’s input in order to implement policy for port and directs the\nprotocol layer to send appropriate messages.\n3.2.4 Device policy manager\nThe device policy manager deals with the power capability request and change management. It operates\naccording to the decision algorithm described in the following section.\n3.3 Auto-run mode\nThe STUSB4500 implements a hardcoded decision algorithm that allows the device to negotiate in autonomous\nway a power delivery transaction with a source according to the PDO (power data objects) profiles programmed in\nthe NVM.STUSB4500\nDescription of the features\nDS12499  - Rev 8 page 10/42\nIt makes the STUSB4500 a plug-and-play, autonomous and effective solution to develop USB PD sink systems\noperating in standalone.\n3.3.1 Sink PDO configuration\nThe STUSB4500 features up to 3 sink PDOs (SNK_PDO). The value of each PDO is defined in the NVM (see\nSection 5  Start-up configuration ).\nTable 8. Sink PDO description\nSink PDO # Comment Priority Description\nPDO1 Mandatory Low Defines the default power configuration\nPDO2 Optional Medium Defines the intermediate power configuration\nPDO3 Optional High Defines the highest power configuration (if any)\nPDO voltage configuration:\n• PDO1 voltage is fixed to 5 V by hardware\n• PDO2 and PDO3 voltages are programmable by NVM from 5 V to 20 V by steps of 50 mV as defined in the\nUSB PD standard specification (see Section 5  Start-up configuration )\nPDO current configuration:\n• The current of each PDO is programmable by NVM through look-up table see ( Section 5  Start-up\nconfiguration )\n• 15 predefined values are set in the look-up table from 0.5 A to 5 A\n• 1 custom value can be programmed in the look-up table from 10 mA to 5 A by steps of 10 mA as defined in\nthe USB PD standard specification. This value is common to all PDOs if used\n3.3.2 Decision algorithm description\nThe decision algorithm compares each SNK_PDOi with the SRC_PDOj capabilities received from the source.\nThe comparison starts from the SNK_PDO with the highest priority to the SNK_PDO with the lowest priority. The\nvoltage is compared first, the current afterwards.\nA match occurs when both conditions are met:\n1. V(SNK_PDOi) = V(SRC_PDOj)\n2. I(SNK_PDOi) ≤ I(SRC_PDOj)\nThe comparison loop stops at the first match. The remaining SRC_PDOj are not compared and the SNK_PDOi\nwith lower priority are discarded.\nIn case of match:\n• An RDO (request data object) message is formed with matched voltage V(SNK_PDOi) as operating\nvoltage, related I(SNK_PDOi) current as operating current and I(SRC_PDOj) current from matched\nSRC_PDOj as maximum current\n• The RDO message is sent to the source for evaluation and acceptance by the source prior the transition to\nmatched PDO voltage by the source and the reception of PS_READY message by the sink\nIn case of no match:\n• At the end of the comparison loop, if no match happens, the USB PD negotiation ends with an explicit USB\nPD contract at 5 V\n• An RDO message is sent to the source with capability mismatch enabled, operating current set to current\nvalue from source PDO at 5 V, and maximum current set to I(SNK_PDO1)\n3.3.3 Requesting maximum source current\nThanks to dedicated NVM bit “REQ_SRC_CURRENT”, the operating current informed in the RDO message,\nwhen a matching PDO is found, can be set either to the current value from the matched sink PDO (default) or to\nthe current value from the matched source PDO.\nRequesting current value from the matched source PDO is useful for a sink that can benefit from higher power\ncapability than originally required in order to increase its performance. This implies for the source to allocate a\npower reserve as stated in the USB PD standard specification.STUSB4500\nAuto-run mode\nDS12499  - Rev 8 page 11/42\nIn case the sink is not able to consume more power than requested, this option must not be used. It avoids\nallocating by the source a power reserve that is not used, thus limiting the overall power system optimization.\n3.3.4 Decision algorithm application with examples\nThe following capabilities from the source have been considered to study the negotiation result for different sink\nPDO configuration cases with the STUSB4500:\n• SRC_PDO1 = 5 V, 3 A\n• SRC_PDO2 = 9 V, 3 A\n• SRC_PDO3 = 15 V, 2 A\nTable 9. Decision algorithm results for different cases\nCase Configured sink capabilities Result REQ_SRC_CURRENT = 0b Result REQ_SRC_CURRENT = 1b\n1SNK_PDO2 = 9 V, 2.5 A\nSNK_PDO1 = 5 V, 3 AMatch: RDO = 9 V, 2.5 A, 3 A\nNot comparedMatch: RDO = 9 V, 3 A, 3 A\nNot compared\n2SNK_PDO3 = 9.1 V, 2.9 A\nSNK_PDO2 = 8.9 V, 2.9 A\nSNK_PDO1 = 5 V, 3 ANo match\nNo match\nMatch: RDO = 5 V, 3 A, 3 ANo match\nNo match\nMatch: RDO = 5 V, 3 A, 3 A\n3SNK_PDO3 = 15 V, 2.1 A\nSNK_PDO2 = 9 V, 2.5 A\nSNK_PDO1 = 5 V, 3 ANo match\nMatch: RDO = 9 V, 2.5 A, 3 A\nNot comparedNo match\nMatch: RDO = 9 V, 3 A, 3 A\nNot compared\n4SNK_PDO3 = 15.1 V, 2 A\nSNK_PDO2 = 15 V, 1 A\nSNK_PDO1 = 5 V, 3 ANo match\nMatch: RDO = 15 V, 1 A, 2 A\nNot comparedNo match\nMatch: RDO = 15 V, 2 A, 2 A\nNot compared\n5SNK_PDO2 = 15 V, 3 A\nSNK_PDO3 = 9 V, 1 A\nSNK_PDO1 = 5 V, 1 ANo match\nMatch: RDO = 9 V, 1 A, 3 A\nNot comparedNo match\nMatch: RDO = 9 V, 3 A, 3 A\nNot compared\n3.4 VBUS power path control\n3.4.1 VBUS monitoring\nThe V BUS monitoring block supervises from the VBUS_VS_DISCH input pin the V BUS voltage on the USB Type-C\nreceptacle side.\nIt is used to check that V BUS is within a valid voltage range to establish a valid source-to-sink connection and to\nenable safely the V BUS power path through the VBUS_EN_SNK pin.\nIt allows detection of unexpected V BUS voltage conditions such as undervoltage or overvoltage relative to the valid\nVBUS voltage range. When such conditions occur, the STUSB4500 reacts as follows:\n• At attachment, it prevents the source-to-sink connection to be established and the V BUS power path to be\nasserted\n• After attachment, it goes into unattached state and it disables the V BUS power path\nThe valid V BUS voltage range is defined by a high limit V MONUSBH  and a low limit that can take as value either\nVTHUSB  or V MONUSBL depending on system operation and V BUS voltage.\nVTHUSB  low limit is fixed by hardware at 3.3 V. It corresponds to the undervoltage condition to detect a V BUS\ndisconnection when V BUS voltage is at 5 V (USB Type-C or PDO1). The nominal value of V MONUSBL  is V BUS-5%.\nThe low limit value can be shifted by fraction of V BUS from -1% to -15%. The nominal value of V MONUSBH  is\nVBUS+5%. The high limit value can be shifted independently by fraction of V BUS from +1% to +15%. It means the\nthreshold limits can vary from V BUS-5% to V BUS-20% for the low limit and from V BUS+5% to V BUS+20% for the\nhigh limit.STUSB4500\nVBUS power path control\nDS12499  - Rev 8 page 12/42\nAt attachment, the valid V BUS voltage range is defined by V MONUSBH  and V MONUSBL  limits to establish a valid\nsource-to-sink connection. After attachment and during system operations, the valid V BUS voltage range is\nautomatically adjusted to V MONUSBH  and V THUSB limits when V BUS voltage is at 5 V (USB Type-C or PDO1),\nor to V MONUSBH  and V MONUSBL  limits when V BUS operates under PDO2 or PDO3 voltage.\nThe V BUS voltage value is automatically adjusted to 5 V (USB Type-C) at attachment and to the negotiated PDO\nvoltage after PDO transition. During each PDO transition, the V BUS monitoring is disabled for tSrcReady (285 ms\nmax.) as per USB PD standard specifications. Then the new limits applicable to the negotiated PDO voltage are\nmonitored.\nThe threshold limits are preset by default in the NVM with different shift coefficients (see Section 7.3  Electrical\nand timing characteristics ). The threshold limits can be changed independently through NVM programming (see\nSection 5  Start-up configuration ).\n3.4.2 VBUS discharge\nThe monitoring block also handles the V BUS discharge paths connected to the VBUS_VS_DISCH pin for the USB\nType-C receptacle side and to the DISCH pin for the power system side. The discharge paths are activated at\nthe same time when disconnection is detected, during transition to a lower PDO voltage, when a hard reset is\nperformed or when the device goes into the error recovery state (see Section 3.7  Hardware fault management ).\nAt detachment, during error recovery state or hard reset, the discharge is activated for T DISUSB0V  time. During\ntransition to a lower PDO voltage, the discharge is activated for T DISUSBPDO  time.\nThe discharge time durations are also preset by default in the NVM (see Section 7.3  Electrical and timing\ncharacteristics ). The discharge time durations can be changed through NVM programming (see Section 5  Start-\nup configuration ).\nThe V BUS discharge feature is enabled by default in the NVM and can be disabled through NVM programming\n(see Section 5  Start-up configuration ).\n3.4.3 VBUS power path assertion\nThe STUSB4500 can control the assertion of the V BUS power path from the USB Type-C receptacle, directly or\nindirectly, through the VBUS_EN_SNK pin.\nThe table below summarizes the operating conditions that determine the electrical value of the VBUS_EN_SNK\npin during system operation.\nTable 10. VBUS_EN_SNK pin behavior depending on the operating conditions\nValueOperating conditions\nNVM parameter\nPOWER_ONLY\n_ABOVE_5VConnection\nstageVBUS voltage from sourceVBUS monitoring conditions on\nVBUS_VS_DISCH pinType-C state\n00bAt attachment5 V\n(USB Type-C)VBUS < V MONUSBH1\nand\nVBUS > V MONUSBL1\nAttached.SNK\nor\nDebug Accessory.SNKDuring operation5 V\n(USB Type-C\nor SNK_PDO1)VBUS < V MONUSBH1\nand\nVBUS > V THUSB\n0b or 1b During operationV(SNK_PDO2)\nor V(SNK_PDO3)VBUS < V MONUSBH2/3\nand\nVBUS > V MONUSBL2/3\nHi-Z0b or 1bBefore\nattachmentN.A. N.A. Unattached.SNK\n1b At attachment5 V\n(USB Type-C)VBUS < V MONUSBH1\nand\nVBUS > V MONUSBL1Attached.SNK\nor\nDebug Accessory.SNKSTUSB4500\nVBUS power path control\nDS12499  - Rev 8 page 13/42\nValueOperating conditions\nNVM parameter\nPOWER_ONLY\n_ABOVE_5VConnection\nstageVBUS voltage from sourceVBUS monitoring conditions on\nVBUS_VS_DISCH pinType-C state\nHi-Z0b At attachment5 V\n(USB Type-C)VBUS > V MONUSBH1\nand\nVBUS < V MONUSBL1AttachWait.SNK\n0b\nDuring operation5 V\n(USB Type-C\nor SNK_PDO1)VBUS > V MONUSBH1\nor\nVBUS < V THUSBAttached.SNK\nor\nDebug Accessory.SNK\n0b or 1bV(SNK_PDO2)\nor V(SNK_PDO3)VBUS > V MONUSBH2/3\nor\nVBUS < V MONUSBL2/3\nType-C state column refers to the Type-C FSM states as defined in the USB Type-C standard specification.\n3.5 Dead battery mode\nDead battery mode allows systems powered by a battery to be supplied by the V BUS when the battery is\ndischarged and to start the battery charging process. This mode is also used in systems that are powered through\nthe V BUS only.\nDead battery mode operates only if the CC1DB and CC2DB pins are connected respectively to the CC1 and\nCC2 pins. Thanks to these connections, the STUSB4500 presents a pull-down termination on its CC pins and\nadvertises itself as a sink even if the device is not supplied.\nWhen a source system connects to a USB Type-C port with the STUSB4500 configured in dead battery mode,\nit can detect the pull-down termination, establish the source-to-sink connection, and provide the V BUS. The\nSTUSB4500 is then supplied thanks to the VDD pin connected to V BUS on the USB Type-C receptacle side.\nThe STUSB4500 can finalize the connection on its side and enable the power path on V BUS thanks to the\nVBUS_EN_SNK pin to allow the system to be powered.STUSB4500\nDead battery mode\nDS12499  - Rev 8 page 14/42\n3.6 High voltage protections\nThe STUSB4500 can be safely used in systems or connected to systems that handle high voltage on the V BUS\npower path. The device integrates an internal circuitry on the CC pins that tolerates high voltage and ensures\nprotection up to 22 V in case of unexpected short-circuits with the V BUS as per figure below.\nFigure 4. Short-to-V BUS\n3.7 Hardware fault management\nThe STUSB4500 handles during system operation some pre-identified hardware fault conditions. When such\nconditions happen, the circuit goes into a transient error recovery state named ErrorRecovery in the Type-C FSM\nas defined in the USB Type-C standard specifications.\nThe error recovery state is equivalent to force a detach event. When entering in this state, the device de-asserts\nthe V BUS power path by disabling the VBUS_EN_SNK, POWER_OK2 and POWER_OK3 pins, and it removes the\nterminations from the CC pins during several tens of milliseconds. Then, it transitions to the unattached state.\nThe STUSB4500 goes into error recovery state when at least one condition listed below is met:\n• If an overtemperature is detected (junction temperature above maximum T J)\n• If an overvoltage is detected on the CC pins (voltage on CC pins above V OVP)\n• If after a hard reset the power delivery communication with the source is broken\nThe detection of a hardware fault is advertised through the GPIO pin when configured in ERROR_RECOVERY\nmode.\nSee Section 7  Electrical characteristics  for threshold values.STUSB4500\nHigh voltage protections\nDS12499  - Rev 8 page 15/42\n3.8 Debug accessory mode detection\nThe STUSB4500 detects a connection to a debug and test system (DTS) as defined in the USB Type-C standard\nspecification. The debug accessory detection is advertised through the GPIO pin when configured in DEBUG\nmode.\nA debug accessory device is detected when both the CC1 and CC2 pins are pulled up by an R p resistor from\nthe connected device. The voltage levels on the CC1 and CC2 pins give the orientation and current capability\nas described in the table below. The GPIO pin configured in DEBUG mode is asserted to advertise the DTS\ndetection and the A_B_SIDE pin indicates the orientation of the connection.\nTable 11. Orientation and current capability detection in sink power role\n#CC1 pin\n(CC2 pin)CC2 pin\n(CC1 pin)Charging current\nconfigurationA_B_SIDE pin\nCC1/CC2\n(CC2/CC1)\n1 Rp 3 A Rp 1.5 A Default Hi-Z (0)\n2 Rp 1.5 A Rp default 1.5 A Hi-Z (0)\n3 Rp 3 A Rp default 3.0 A Hi-Z (0)\n4Rp\ndef/1.5 A/3 ARp\ndef/1.5 A/3 ADefault Hi-Z (Hi-Z)STUSB4500\nDebug accessory mode detection\nDS12499  - Rev 8 page 16/42\n4 I²C Interface\n4.1 Read and write operations\nThe I²C interface is used to configure, control and read the operation status of the device. It is compatible with the\nPhilips I²C Bus® (version 2.1). The I²C is a slave serial interface based on two signals:\n• SCL - serial clock line: input clock used to shift data\n• SDA - serial data line: input/output bidirectional data transfers\nA filter rejects the potential spikes on the bus data line to preserve data integrity.\nThe bidirectional data line supports transfers up to 400 kbit/s (fast mode). The data are shifted to and from the\nchip on the SDA line, MSB first.\nThe first bit must be high (START) followed by the 7-bit device address and the read/write control bit.\nFour 7-bit device address are available for the STUSB4500 thanks to the external programming of DevADDR0\nand DevADDR1 bits through ADDR0 and ADDR1 pins setting i.e. 0x28 or 0x29 or 0x2A or 0x2B. It allows four\nSTUSB4500 devices to be connected on the same I2C bus.\nTable 12. Device address format\nBit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\nDevADDR6 DevADDR5 DevADDR4 DevADDR3 DevADDR2 DevADDR1 DevADDR0 R/W\n0 1 0 1 0 ADDR1 ADDR0 0/1\nTable 13. Register address format\nBit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\nRegADDR7 RegADDR6 RegADDR5 RegADDR4 RegADDR3 RegADDR2 RegADDR1 RegADDR0\nTable 14. Register data format\nBit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\nDATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0\nFigure 5. Read operation\nS tart Device addr\n7 bitsWA R eg address\n8bitsA R estart Device addr\n7 bitsRA R   eg data\n8bitsA R eg data\n8bitsA R eg data\n8bitsᾹS topMaster S lave\nAddress\nn+1Address\nn+2 S   tart bit = S DA falling when S C L = 1\nS top bit = S DA rising when S C L = 1\nR estart bit = start after a start\nAcknowledge = S DA forced lowduring a S C L clock\nFigure 6. Write operation\nS tart Device addr\n7 bitsWA R eg address\n8bitsA R eg data\n8bitsA R eg data\n8bitsA R eg data\n8bitsAS top\nAddress\nn+1Address\nn+2 S tart bit = S DA falling when S C L = 1\nS top bit = S DA rising when S C L = 1\nR estart bit = start after a startSTUSB4500\nI²C Interface\nDS12499  - Rev 8 page 17/42\n4.2 Timing specifications\nThe device uses a standard slave I²C channel at speed up to 400 kHz.\nTable 15. I²C timing parameters - VDD = 5 V\nSymbol Parameter Min. Typ. Max. Unit\nFscl SCL clock frequency 0\n-400 kHz\nthd,staHold time (repeated) START\ncondition0.6 -\nμstlow LOW period of the SCL clock 1.3 -\nthigh HIGH period of the SCL clock 0.6 -\ntsu,datSetup time for repeated START\ncondition0.6 -\nthd,dat Data hold time 0.04 0.9\ntsu,dat Data setup time 100 -\ntrRise time of both SDA and SCL\nsignals20 + 0.1 C b 300\nns\ntfFall time of both SDA and SCL\nsignals20 + 0.1 C b 300\ntsu,sto Set-up time for STOP condition 0.6 -\nμs\ntbufBus free time between a STOP\nand START condition1.3 -\nCb Capacitive load for each bus line - 400 pF\nFigure 7. I²C timing diagram\nSDA\nSCLVih\nViltf\nthd,sta\ntlow thd,dattr\ntsu,stothigh tsu,datSTUSB4500\nTiming specifications\nDS12499  - Rev 8 page 18/42\n5 Start-up configuration\n5.1 User-defined parameters\nThe STUSB4500 has a set of user-defined parameters that can be customized by NVM re-programming through\nthe I2C interface. This feature allows the customer to change the preset configuration of the USB Type-C and\nPD interface and to define a new configuration to meet specific application requirements addressing various use\ncases, or specific implementations.\nThe NVM re-programming overrides the initial default setting to define a new default setting that is used at\npower-up or after a reset. The default setting is copied at power-up, or after a reset, from the embedded NVM into\nI2C registers. The values copied in the I2C registers are used by the STUSB4500 during the system operation.\nThe NVM re-programming is possible with a customer password. The I2C registers must be re-initialized after\neach NVM re-programming to make effective the new parameters setting either through power-off and power-up\nsequence, or through reset.\n5.2 Default start-up configuration\nThe table below lists the user-defined parameters and indicates the default start-up configuration of the\nSTUSB4500.\nTable 16. STUSB4500 user-defined parameters and default settings\nParameter name Parameter descriptionReset\nvalue\n(default)Value Description\nSNK_PDO_NUMB[1:0] Number of sink PDOs11b\n(3)00b 1 PDO\n01b 1 PDO\n10b 2 PDOs\n11b 3 PDOs\nV_SNK_PDO2 Voltage value for SNK_PDO20.05*300\n(15 V)0.05*100\nto\n0.05*400Flexible voltage value\n5 V ≤ 0.05*V_SNK_PDO2_FLEX[9:0] ≤ 20\nV by steps of 50 mV\nDefault V_SNK_PDO2_FLEX[9:0] =\n0100101100\nV_SNK_PDO3 Voltage value for SNK_PDO30.05*400\n(20 V)0.05*100\nto\n0.05*400Flexible voltage value\n5 V ≤ 0.05*V_SNK_PDO3_FLEX[9:0] ≤ 20\nV by steps of 50 mV\nDefault V_SNK_PDO3_FLEX[9:0] =\n0110010000\nI_SNK_PDO1 Current value for SNK_PDO10101b\n(1.5 A)0000bI_SNK_PDO_LUT[3:0] flexible current\nvalue from look-up table (see\nTable 17. Look-up table for sink PDO\ncurrent configuration )\n0001b\nto\n1111bI_SNK_PDO_LUT[3:0] pre-defined current\nvalues from look-up table (see\nTable 17. Look-up table for sink PDO\ncurrent configuration  )\nI_SNK_PDO2 Current value for SNK_PDO20101b\n(1.5 A)0000bI_SNK_PDO_LUT[3:0] flexible current\nvalue from look-up table (see\nTable 17. Look-up table for sink PDO\ncurrent configuration )\n0001b\ntoI_SNK_PDO_LUT[3:0] pre-defined current\nvalues from look-up table (see\nTable 17. Look-up table for sink PDO\ncurrent configuration )STUSB4500\nStart-up configuration\nDS12499  - Rev 8 page 19/42\nParameter name Parameter descriptionReset\nvalue\n(default)Value Description\nI_SNK_PDO2 Current value for SNK_PDO20101b\n(1.5 A)1111b\nI_SNK_PDO3 Current value for SNK_PDO30011b\n(1.0 A)0000bI_SNK_PDO_LUT[3:0] flexible current\nvalue from look-up table (see\nTable 17. Look-up table for sink PDO\ncurrent configuration )\n0001b\nto\n1111bI_SNK_PDO_LUT[3:0] pre-defined current\nvalues from look-up table (see\nTable 17. Look-up table for sink PDO\ncurrent configuration )\nI_SNK_PDO_FLEXFlexible current value common to all\nPDOs0.01*200\n(2.0 A)0.01*1\nto\n0.01*500Flexible current value\n10 mA ≤ 0.01*I_SNK_PDO_FLEX[9:0] ≤\n5A by steps of 10 mA\nDefault I_SNK_PDO_FLEX[9:0] =\n0011001000 (see Table 17. Look-up table\nfor sink PDO current configuration )\nSHIFT_VBUS_HL1Coefficient to shift up nominal V BUS\nhigh voltage limit applicable to 5 V and\nSNK_PDO1 voltage1010b\n(10%)0001b\nto\n1111b1% ≤ V SHUSBH1  ≤ 15% of VBUS by\nincrement of 1%\nDefault VSHUSBH1  = 10%\nSHIFT_VBUS_LL1Coefficient to shift down nominal V BUS\nlow voltage limit applicable to 5 V and\nSNK_PDO1 voltage1111b\n(15%)0001b\nto\n1111b1% ≤ V SHUSBL1  ≤ 15% of V BUS by\nincrement of 1%\nDefault V SHUSBL1  = 15%\nSHIFT_VBUS_HL2Coefficient to shift up nominal V BUS high\nvoltage limit applicable to SNK_PDO2\nvoltage0101b\n(5%)0001b\nto\n1111b1% ≤ V SHUSBH2  ≤ 15% of V BUS by\nincrement of 1%\nDefault V SHUSBH2  = 5%\nSHIFT_VBUS_LL2Coefficient to shift down nominal V BUS\napplicable to SNK_PDO2 voltage1111b\n(15%)0001b\nto\n1111b1% ≤ V SHUSBL2  ≤ 15% of V BUS by\nincrement of 1%\nDefault V SHUSBL2  = 15%\nSHIFT_VBUS_HL3Coefficient to shift up nominal V BUS high\nvoltage limit applicable to SNK_PDO3\nvoltage0101b\n(5%)0001b\nto\n1111b1% ≤ V SHUSBH3  ≤ 15% of VBUS by\nincrement of 1%\nDefault V SHUSBH3  = 5%\nSHIFT_VBUS_LL3Coefficient to shift down nominal\nVBUS low voltage limit applicable to\nSNK_PDO3 voltage1111b\n(15%)0001b\nto\n1111b1% ≤ V SHUSBL3  ≤ 15% of V BUS by\nincrement of 1%\nDefault V SHUSBL3  = 15%\nVBUS_DISCH_TIME_TO_0VCoefficient used to compute V BUS\ndischarge time to 0V1001b\n(9)0001b\nto\n1111b1 ≤ T DISPAR0V  ≤ 15 by increment of 1\nUnit discharge time: 84 ms (typ.)\nDefault coefficient T DISPAR0V  = 9,\ndischarge time T DISUSB0V  = 756 ms\nVBUS_DISCH_TIME_TO_PDOCoefficient used to compute V BUS\ndischarge time when transitioning to\nlower PDO voltage1100b\n(12)0001b\nto\n1111b1 ≤ T DISPARPDO  ≤ 15 by increment of 1\nUnit discharge time: 24 ms (typ.)\nDefault coefficient T DISPARPDO  = 12,\ndischarge time T DISUSBPDO  = 288 ms\nVBUS_DISCH_DISABLEVBUS discharge deactivation on\nVBUS_VS_DISCH and DISCH pins0b0b VBUS discharge enabled\n1b VBUS discharge disabledSTUSB4500\nDefault start-up configuration\nDS12499  - Rev 8 page 20/42\nParameter name Parameter descriptionReset\nvalue\n(default)Value Description\nUSB_COMM_CAPABLEUSB 2.0 or 3.x data communication\ncapability by sink system0b0bSink does not support data\ncommunication\n1b Sink supports data communication\nSNK_UNCONS_POWERUnconstrained Power bit setting in\ncapabilities message sent by the sink0b0b No external source of power\n1bAn external source of power is available\nand is sufficient to adequately power the\nsystem while charging external devices\nREQ_SRC_CURRENTIn case of match, selects which\noperating current from the sink or the\nsource is to be requested in the RDO\nmessage0b0bRequest I(SNK_PDO) as operating\ncurrent in RDO message\n1bRequest I(SRC_PDO) as operating\ncurrent in RDO message\nPOWER_OK_CFG[1:0]Selects POWER_OK pins configuration\n(see Section 2.2.8  POWER_OK2 /\nPOWER_OK3 )10b00b Configuration 1\n01b Not applicable\n10b Configuration 2 (default)\n11b Configuration 3\nPOWER_ONLY_ABOVE_5VSelects VBUS_EN_SNK pin\nconfiguration\n(see Section 2.2.10  VBUS_EN_SNK )0b0bVBUS_EN_SNK pin enabled when source\nattached whatever VBUS voltage (5 V or\nany PDO voltage)\n1bVBUS_EN_SNK pin enabled only when\nsource attached and VBUS voltage\nnegotiated to PDO2 or PDO3 voltage\nGPIO_CFG[1:0]Selects GPIO pin configuration\n(see Section 2.2.9  GPIO )01b00b SW_CTRL_GPIO\n01b ERROR_RECOVERY\n10b DEBUG\n11b SINK_POWER\nTable 17. Look-up table for sink PDO current configuration\nParameter nameParameter\nvaluePDO current value Description\nI_SNK_PDO_LUT[3:0]0000b0.01 ≤ 0.01*I_SNK_PDO_FLEX[9:0] ≤ 5 by steps of 10 mA\nDefault I_SNK_PDO_FLEX[9:0] = 0011001000 (0.01*200=2 A)Flexible current value\n0001b 0.50 A\nPre-defined current\nvalues0010b 0.75 A\n0011b 1.00 A\n0100b 1.25 A\n0101b 1.50 A\n0110b 1.75 A\n0111b 2.00 A\n1000b 2.25 A\n1001b 2.50 A\n1010b 2.75 A\n1011b 3.00 A\n1100b 3.50 A\n1101b 4.00 ASTUSB4500\nDefault start-up configuration\nDS12499  - Rev 8 page 21/42\nParameter nameParameter\nvaluePDO current value Description\nI_SNK_PDO_LUT[3:0]1110b Pre-defined current\nvalues4.50 A\n1111b 5.00 A\nTable 18. STUSB4500 default sink PDO programming\nSink PDO # Type Priority PDO valueVBUS monitoring\nLow voltage limit\nVMONUSBLVBUS monitoring\nHigh voltage limit\nVMONUSBH\nPDO1 Fixed voltage Low 5 V / 1.5 A3.3 V (detachment)\n-20 % (attachment)+15 %\nPDO2Flexible\nvoltageMedium 15 V / 1.5 A -20 % +10 %\nPDO3Flexible\nvoltageHigh 20 V / 1.0 A -20 % +10 %\nSee Section 7.3  Electrical and timing characteristics  for parameters related to V BUS.STUSB4500\nDefault start-up configuration\nDS12499  - Rev 8 page 22/42\n6 Applications\nThe sections below are not part of the ST product specification. They are intended to give a generic application\noverview to be used by the customer as a starting point for further implementations and customizations. ST does\nnot warrant compliance with customer specifications. Full system implementation and validation are under the\ncustomer’s responsibility.\n6.1 General information\n6.1.1 Power supplies\nThe STUSB4500 can be supplied by either VDD or VSYS. In most applications, the STUSB4500 should be\npowered by VDD pin only (and connect VSYS to GND) :\n• For battery-powered applications especially, dead battery support is required (no power on VSYS by\ndefinition) and the STUSB4500 must be powered by the SOURCE directly through the incoming VBUS\npins. If VBUS voltage meets the expected conditions, the STUSB4500 closes the switch to power the\napplication\n• Even for externally powered applications, there is an interest in using VDD pin only to supply the\nSTUSB4500. First of all, this is mandatory to enable VBUS input voltage monitoring. Secondly it offers\nthe benefit of zero-leakage power on the application itself, as the STUSB4500 uses the power from the\nSOURCE only when it is connected to it (and does not need any power when no SOURCE is attached).\nAs a standalone product, the STUSB4500 is powered directly by the USB port and does not need external\ncomponents to be fully operational\n6.1.2 Powering a system under high charging profile only\nThe STUSB4500 can be configured to allow the V BUS power path to be enabled by VBUS_EN_SNK pin only\nwhen a high power charging profile above 5 V has been negotiated (PDO2 or PDO3) with the source (see\nSection 3.3  Auto-run mode ).\nThis feature can be turned on thanks to NVM bit POWER_ONLY_ABOVE_5V (see Section 5  Start-up\nconfiguration ). When the bit value is set to logic level high, the VBUS_EN_SNK pin is asserted only when a\nPDO2 or PDO3 explicit contract is established with the source (see Section 2.2.10  VBUS_EN_SNK ).\nIn case of mismatch, the V BUS power path remains open while the source provides 5 V on the USB Type-C\nreceptacle. The source and the sink stay electrically connected through the CC pins. Thus, when the source is\nable later to provide power capabilities corresponding to those expected by the sink, a new negotiation is again\npossible upon the source request. If the PDO negotiation succeeds, the VBUS_EN_SNK pin is asserted, which\nallows the system to be powered at the negotiated PDO profile.\nThis feature is useful only for those applications, which cannot work at 5 V.\n6.1.3 Connection to MCU or application processor\nThe STUSB4500 runs as a standalone USB PD sink controller. The connection to an MCU or an application\nprocessor is optional. However, an I²C interface with an interrupt allows the connection to most of MCU and SOC\nof the market.\nWhen a connection through the I²C interface is implemented, it provides an extensive functionality during the\nsystem operation. For instance, it may be used to:\n1. Define the port configuration during system boot (in case the NVM parameters are not customized during\nmanufacturing)\n2. Provide a diagnostic of the Type-C connection in real time\n3. Dynamically update the power configuration based on application requirements or source profilesSTUSB4500\nApplications\nDS12499  - Rev 8 page 23/42\nAt power-up or after a reset, the first software access to the I2C registers of the STUSB4500 can be done only\nafter T LOAD as shown in the figure below. T LOAD  corresponds to the time required to initialize the I2C registers with\nthe default values from the embedded NVM. At power-up, the loading phase starts when the voltage level on the\nVREG_1V2 output pin of the 1.2 V internal regulator reaches 1.08 V to release the internal POR signal. After a\nreset, the loading phase starts when the signal on the RESET pin is released.\nFigure 8. I2C register initialization sequence at power-up or after a reset\nPower On Reset I2C registers loading from NVM I2C access\nTLOADVSYS or VDD\nVREG_1V2\nPOR\nI2C (SCL,SDA)1.08 VReset I2C registers loading from NVM I2C access\nTLOADVSYS or VDD\nVREG_1V2\nRESET\nI2C (SCL,SDA)At power -up After a resetSTUSB4500\nGeneral information\nDS12499  - Rev 8 page 24/42\n6.2 Minimum implementation (fixed PDO, no MCU)\nFigure 9. STUSB4500 schematic\nVSYS22\nVDD24VReg_2V723\nVReg_1V221\nVBus_EN_SNK16\nPower_OK220\nA_B_Side17\nSCL7\nSDA8\nAddr012Addr113Attach11Power_OK314GPIO15Disch9\nReset6CC2DB5CC24CC12CC1DB1VBUS_VS_Dis ch18\nALERT#19\nGND\n10ExpPAD\n0Not_used3U1\nSTUSB4500C2 1 µFC3 1 µF\nC1 1 µF\nCC1\nCC22V7\n2V7\nR54\n100kR52 NCR51 NC\nR53\n100kGNDA1\nTx+1A2\nTx-1A3\nVbusA4\nCC1A5\nD+1A6\nD-1A7\nSbu1A8\nVbusA9\nRx-2A10\nRx+2A11\nGNDA12GNDB1Tx+2B2Tx-2B3VbusB4CC2B5D+2B6D-2B7Sbu2B8VbusB9Rx-1B10Rx+1B11GNDB12\nTYPE  CUSB 3.1J1\nCC1\nCC2Vbus\nR1\n470\nR2\n1kR10\n100k\nR11\n22kT1\nSTL6 P3LLH6\nReset\nR55\n10kVsnk\nJ10MPT_0 .5_2 -2.54\nC10\n100nF\nDischC50\n4.7µF\nD1\nESDA25WD11\nESDA25 P35\nD50\nESDA25 P35R13\n100\nR4\n1kC4\n1µFD4\nSTUSB4500\nTable 19. Configuration examples (assuming an application requiring 12 W input power or more)\n5 V only charging 15 V only charging5 V, 9 V and 12 V\ncharging\nSNK_PDO_NUMB 1 2 3\nPOWER_ONLY_ABOVE_5V 0 1 0\nPDO1 5 V; 2.4 A 5 V; - 5 V; 2.40 A\nPDO2 15 V; 0.8 A 9 V; 1.33 A\nPDO3 12 V; 1.00 A\n• As per USB PD standard, 5 V is always the first object, therefore PDO1 = always 5 V\n• In case 5 V is not used by the application, POWER_ONLY_ABOVE_5V must be set to 1 (see\nSection 2.2.10  VBUS_EN_SNK  and Section 6.1.2  Powering a system under high charging profile only )STUSB4500\nMinimum implementation (fixed PDO, no MCU)\nDS12499  - Rev 8 page 25/42\n6.3 Typical applications\nWhen the application processor is present, power profiles can be configured on the fly through I²C interface to\nimplement different scenarios.\nFigure 10. Typical schematic with MCU\nVSYS22\nVDD24VReg_2V723\nVReg_1V221\nVBus_EN_SNK16\nPower_OK220\nA_B_Side17\nSCL7\nSDA8\nAddr012Addr113Attach11Power_OK314GPIO15Disch9\nReset6CC2DB5CC24CC12CC1DB1VBUS_VS_Dis ch18\nALERT#19\nGND\n10ExpPAD\n0Not_used3U1\nSTUSB4500C2 1 µFC3 1 µF\nC1 1 µF\nCC1\nCC22V7\n2V7\nR54\n100kR52 NCR51 NC\nR53\n100kGNDA1\nTx+1A2\nTx-1A3\nVbusA4\nCC1A5\nD+1A6\nD-1A7\nSbu1A8\nVbusA9\nRx-2A10\nRx+2A11\nGNDA12GNDB1Tx+2B2Tx-2B3VbusB4CC2B5D+2B6D-2B7Sbu2B8VbusB9Rx-1B10Rx+1B11GNDB12\nTYPE  CUSB 3.1J1\nCC1\nCC2Vbus\nR1\n470\nR2\n1kT4\nSTL6 P3LLH6\nR10\n100k\nR11\n22kT1\nSTL6 P3LLH6\nSCL\nSDA\nAlert#\nReset\nR55\n10kVsnk\nJ10MPT_0 .5_2-2.54\nC10\n100nF\nDischC50\n4.7µF\nD1\nESDA25WD11\nESDA25 P35\nD50\nESDA25 P35R13\n100\nR4\n1kC4\n1µFD4\nVmcu\nR3\n4.7kR5\n4.7kR6\n4.7k\nMCUSTUSB4500STUSB4500\nTypical applications\nDS12499  - Rev 8 page 26/42\n7 Electrical characteristics\n7.1 Absolute maximum ratings\nAll voltages are referenced to GND.\nTable 20. Absolute maximum ratings\nSymbol Parameter Value Unit\nVDD Supply voltage on VDD pin 28\nVVSYS Supply voltage on VSYS pin 6\nVCC1, VCC2\nVCC1DB, VCC2DBHigh voltage on CC pins 22\nVVBUS_EN_SNK\nVVBUS_VS_DISCH\nVDISCH\nVPOWER_OK2High voltage on V BUS pins 28\nVSCL, VSDA\nVALERT\nVRESET\nVATTACH\nVA_B_SIDE\nVPOWER_OK3\nVGPIO\nVADDR0, VADDR1Operating voltage on I/O pins -0.3 to 6\nTSTG Storage temperature -55 to 150\n°C\nTJ Maximum junction temperature 145\nESDHBM 3\nkV\nCDM 1.5STUSB4500\nElectrical characteristics\nDS12499  - Rev 8 page 27/42\n7.2 Operating conditions\nTable 21. Operating conditions\nSymbol Parameter Value Unit\nVDD Supply voltage on VDD pin 4.1 to 22\nVVSYS Supply voltage on VSYS pin 3.0 to 5.5\nVCC1, VCC2\nVCC1DB, VCC2DBCC pins0 to 5.5\nVVBUS_EN_SNK\nVVBUS_VS_DISCH\nVDISCH\nVPOWER_OK2High voltage pins 0 to 22\nVSCL, VSDA\nVALERT\nVRESET\nVATTACH\nVA_B_SIDE\nVPOWER_OK3\nVGPIO\nVADDR0, VADDR1Operating voltage on I/O pins 0 to 4.5\nTA Operating temperature -40 to 105 °CSTUSB4500\nOperating conditions\nDS12499  - Rev 8 page 28/42\n7.3 Electrical and timing characteristics\nUnless otherwise specified: V DD = 5 V, T A = 25 °C, all voltages are referenced to GND.\nTable 22. Electrical characteristics\nSymbol Parameter Conditions Min. Typ. Max. Unit\nIDD (SNK) Current consumptionDevice idle as a SINK\n(not connected, no communication)\nVSYS @ 3.3 V\nVDD @ 5.0 V115\n110140\n160165\n210µA\nµA\nTLOADI2C registers loading\ntime from NVMAt power-up or after a reset 30 ms\nCC1 and CC2 pins\nRdCC pull-down\nresistors-40 °C < T A < +105 °C -10% 5.1 +10% kΩ\nRINCC CC input impedance Terminations off 200 kΩ\nVTH0.2 Detection threshold 1Min. I P-USB  detection by sink on R d,\nmin CC voltage for connected sink0.15 0.20 0.25 V\nVTH0.66 Detection threshold 2 Min. I  P_1.5  detection by sink on R d 0.61 0.66 0.71 V\nVTH1.23 Detection threshold 3 Min. I  P_3.0  detection by sink on Rd 1.16 1.23 1.31 V\nVTH2.6 Detection threshold 4 Max. CC voltage for connected sink 2.45 2.60 2.75 V\nVOVPOvervoltage\nprotection on CC\npins5.82 6 6.18 V\nVBUS_VS_DISCH pin monitoring and driving\nVTHUSBVBUS disconnection\nthreshold (5 V USB\nType-C or PDO1\nselected)VSYS = 3.0 to 5.5 V 3.2 3.3 3.4 V\nVTH0VVBUS safe 0 V\nthreshold (vSafe0V)VSYS = 3.0 to 5.5 V 0.5 0.6 0.7 V\nIDISUSBVBUS discharge\ncurrentThrough external resistor connected\nto VBUS_VS_DISCH pin50 mA\nTDISUSB0VVBUS discharge time\nto 0 VAt detachment, during error recovery\nstate or hard reset,\nCoefficient T DISPAR0V  programmable\nby NVM,\nDefault T DISPAR0V  = 9, T DISUSB0V  =\n756 ms70\n*TDISPAR0V84\n*TDISPAR0V100\n*TDISPAR0Vms\nTDISUSBPDOVBUS transition\ndischarge time to\nnew PDOAt transition to a lower PDO voltage,\nCoefficient T DISPARPDO\nprogrammable by NVM,\nDefault T DISPARPDO  = 12,\nTDISUSBPDO  = 288 ms20\n*TDISPARPDO24\n*TDISPARPDO28\n*TDISPARPDOms\nVMONUSBHVBUS monitoring high\nvoltage limitVBUS can be 5 V USB Type-C voltage\nor any PDO voltage,\nVBUS+5% is nominal high voltage\nlimit,VBUS+5%\n+VSHUSBHVSTUSB4500\nElectrical and timing characteristics\nDS12499  - Rev 8 page 29/42\nSymbol Parameter Conditions Min. Typ. Max. Unit\nShift coefficient V SHUSBH  is\nprogrammable by NVM from 1% to\n15% of V BUS by step of 1%,\nDefault\nVSHUSBH1  = 10%, V MONUSBH1  =\nVBUS+15% (5 V USB Type-C or\nPDO1),\nVSHUSBH2/3  = 5%, V MONUSBH2/3  =\nVBUS+10% (PDO2 or PDO3)\nVMONUSBLVBUS monitoring low\nvoltage limitVBUS can be 5 V USB Type-C voltage\nor any PDO voltage,\nVBUS-5% is nominal low voltage limit,\nShift coefficient V SHUSBL  is\nprogrammable by NVM from 1% to\n15% of V BUS by step of 1%,\nDefault\nVSHUSBL1/2/3  = 15%, V MONUSBL1/2/3\n= VBUS-20% (5 V USB Type-C or any\nPDO)VBUS-5%\n-VSHUSBLV\nDISCH pin driving\nIDISPWRPower system\ndischarge currentThrough external resistor connected\nto DISCH pin500 mA\nDigital input/output (SCL, SDA, ALERT, RESET, ATTACH, A_B_SIDE, POWER_OK3, GPIO, ADDR0, ADDR1)\nVIHHigh level input\nvoltage1.2 V\nVILLow level input\nvoltage0.35 V\nVOLLow level output\nvoltageIoh = 3 mA 0.4 V\n20 V open drain outputs (VBUS_EN_SNK, DISCH, POWER_OK2)\nVOLLow level output\nvoltageIoh = 3 mA 0.4 V\nNon Volatile Memory (NVM)\nTRET Retention timeTA = 25 °C\nTA = 105 °C25\n10years\nCyclingWrite cycles\nenduranceTA = 105 °C 1000 cyclesSTUSB4500\nElectrical and timing characteristics\nDS12499  - Rev 8 page 30/42\n8 Package information\nIn order to meet environmental requirements, ST offers these devices in different grades of ECOPACK®\npackages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions\nand product status are available at: www.st.com . ECOPACK® is an ST trademark.\n8.1 QFN-24 EP (4x4) package information\nFigure 11. QFN-24 EP (4x4) package information\nP LAN ES E ATIN G\n0.08CCTO P  VIE W\nS ID E  VIE W\nB O TTO M  VIE WP in#1  IDD\nE\ne\nD 2\nE 2bK\nL\nA1ASTUSB4500\nPackage information\nDS12499  - Rev 8 page 31/42\nTable 23. QFN-24 EP (4x4) package mechanical data\nRef.mm Inches\nMin. Typ Max. Min. Typ. Max.\nA 0.80 0.90 1.00 0.031 0.035 0.039\nA1 0.00 0.02 0.05 0.000 0.001 0.002\nb 0.18 0.25 0.30 0.007 0.0010 0.012\nD 3.95 4.00 4.05 0.156 0.157 0.159\nD2 2.55 2.70 2.80 0.100 0.106 0.110\nE 3.95 4.00 4.05 0.156 0.157 0.159\nE2 2.55 2.70 2.80 0.100 0.106 0.110\ne 0.45 0.50 0.55 0.018 0.020 0.022\nK 0.15 - - 0.006 - -\nL 0.30 0.40 0.50 0.012 0.016 0.020\nFigure 12. QFN-24 EP (4x4) recommended footprintSTUSB4500\nQFN-24 EP (4x4) package information\nDS12499  - Rev 8 page 32/42\n8.2 WLCSP (2.6x2.6x0.5) 25 bumps package information\nFigure 13. WLCSP (2.6x2.6x0.5) package outline\nSTUSB4500\nWLCSP (2.6x2.6x0.5) 25 bumps package information\nDS12499  - Rev 8 page 33/42\nTable 24. WLCSP (2.6x2.6x0.5) package mechanical data\nSymbolmm\nMin. Typ. Max.\nA 0.456 0.50 0.544\nA1 0.179 195 0.211\nA2 0.255 0.28 0.305\nA3 0.022 0.025 0.028\nE 2.563 2.593 2.623\nD 2.563 2.593 2.623\nE1 1.6 BSC\nD1 1.6 BSC\ne 0.4 BSC\nb 0.245 0.295\nn 25\nTolerance of form and position\naaa 0.03\nbbb 0.06\nccc 0.05\nddd 0.015\nNote: WLCSP stands for wafer level chip scale package. The typical ball diameter before mounting is 0.25 mm. The\nterminal A1 corner must be identified on the top surface by using a laser marking dot.\nFigure 14. WLCSP (2.6x2.6x0.5) recommended footprint\nSTUSB4500\nWLCSP (2.6x2.6x0.5) 25 bumps package information\nDS12499  - Rev 8 page 34/42\n8.3 Thermal information\nTable 25. Thermal information\nSymbol Parameter Value Unit\nRθJAJunction-to-ambient thermal\nresistance37\n°C/W\nRθJCJunction-to-case thermal\nresistance5STUSB4500\nThermal information\nDS12499  - Rev 8 page 35/42\n9 Terms and abbreviations\nTable 26. List of terms and abbreviations\nTerm Description\nAccessory modeDebug accessory mode. It is defined by the presence of pull-up resistors R p/Rp on\nCC1/CC2 pins in sink power role.\nDFPDownstream facing port, specifically associated with the flow of data in a USB\nconnection. Typically the ports on a HOST or the ports on a hub to which devices\nare connected. In its initial state, the DFP sources V BUS and V CONN , and supports\ndata.\nDRPDual-role port. A port that can operate as either a source or a sink. The port role\nmay be changed dynamically.\nSinkPort asserting R d on the CC pins and consuming power from the V BUS; most\ncommonly a device.\nSourcePort asserting R p on the CC pins and providing power over the V BUS; most\ncommonly a host or hub DFP.\nUFPUpstream facing port, specifically associated with the flow of data in a USB\nconnection. The port on a device or a hub that connects to a host or the DFP\nof a hub. In its initial state, the UFP sinks V BUS and supports data.STUSB4500\nTerms and abbreviations\nDS12499  - Rev 8 page 36/42\nRevision history\nTable 27. Document revision history\nDate Revision Changes\n06-Apr-2018 1 Initial release.\n03-Jul-2018 2Updated Section Applications, Section Product status / summary, Section 2.1\nPinout and Section 8.2 WLCSP (2.6x2.6x0.5) 25 bumps package information.\n05-Dec-2019 3Added Figure 4. Short-to-VBUS and updated Section 6 Applications with all its\nsub-sections.\n14-Feb-2020 4 Minor text changes.\n09-Jun-2020 5 Updated Figure 14. WLCSP (2.6x2.6x0.5) recommended footprint.\n15-Jun-2021 6 Updated Section Features, Section Applications and Section Description\n30-Jun-2021 7Updated Figure 9. STUSB4500 schematic and Figure 10. Typical schematic with\nMCU.\n04-Nov-2022 8Updated warning note in Table 3 .\nAdded T RET and Cycling parameters in Table 22 .STUSB4500\nDS12499  - Rev 8 page 37/42\nContents\n1 Functional description ............................................................. 2\n1.1 Block overview ................................................................. 2\n2 Inputs/outputs ..................................................................... 3\n2.1 Pinout ........................................................................ 3\n2.2 Pin description ................................................................. 5\n2.2.1 CC1 / CC2 ............................................................. 5\n2.2.2 CC1DB / CC2DB ......................................................... 5\n2.2.3 RESET ................................................................ 5\n2.2.4 I²C interface pins ......................................................... 6\n2.2.5 DISCH ................................................................. 6\n2.2.6 GND .................................................................. 6\n2.2.7 ATTACH ............................................................... 6\n2.2.8 POWER_OK2 / POWER_OK3 .............................................. 7\n2.2.9 GPIO .................................................................. 8\n2.2.10 VBUS_EN_SNK ......................................................... 8\n2.2.11 A_B_SIDE .............................................................. 9\n2.2.12 VBUS_VS_DISCH ....................................................... 9\n2.2.13 VREG_1V2 ............................................................. 9\n2.2.14 VSYS ................................................................. 9\n2.2.15 VREG_2V7 ............................................................. 9\n2.2.16 VDD .................................................................. 9\n3 Description of the features ........................................................ 10\n3.1 CC interface .................................................................. 10\n3.2 Power delivery blocks .......................................................... 10\n3.2.1 Physical layer .......................................................... 10\n3.2.2 Protocol layer .......................................................... 10\n3.2.3 Policy engine ........................................................... 10\n3.2.4 Device policy manager ................................................... 10\n3.3 Auto-run mode ................................................................ 10\n3.3.1 Sink PDO configuration ................................................... 11\n3.3.2 Decision algorithm description ............................................. 11\n3.3.3 Requesting maximum source current ........................................ 11\n3.3.4 Decision algorithm application with examples .................................. 12\n3.4 VBUS power path control ....................................................... 12\n3.4.1 VBUS monitoring ....................................................... 12\n3.4.2 VBUS discharge ........................................................ 13STUSB4500\nContents\nDS12499  - Rev 8 page 38/42\n3.4.3 VBUS power path assertion ............................................... 13\n3.5 Dead battery mode ............................................................ 14\n3.6 High voltage protections ........................................................ 15\n3.7 Hardware fault management .................................................... 15\n3.8 Debug accessory mode detection ................................................ 16\n4 I²C Interface ...................................................................... 17\n4.1 Read and write operations ...................................................... 17\n4.2 Timing specifications ........................................................... 18\n5 Start-up configuration ............................................................ 19\n5.1 User-defined parameters ....................................................... 19\n5.2 Default start-up configuration .................................................... 19\n6 Applications ...................................................................... 23\n6.1 General information ........................................................... 23\n6.1.1 Power supplies ......................................................... 23\n6.1.2 Powering a system under high charging profile only ............................. 23\n6.1.3 Connection to MCU or application processor .................................. 23\n6.2 Minimum implementation (fixed PDO, no MCU) .................................... 25\n6.3 Typical applications ............................................................ 26\n7 Electrical characteristics .......................................................... 27\n7.1 Absolute maximum ratings ...................................................... 27\n7.2 Operating conditions ........................................................... 28\n7.3 Electrical and timing characteristics .............................................. 29\n8 Package information .............................................................. 31\n8.1 QFN-24 EP (4x4) package information ............................................ 31\n8.2 WLCSP (2.6x2.6x0.5) 25 bumps package information ............................... 33\n8.3 Thermal information ........................................................... 35\n9 Terms and abbreviations .......................................................... 36\nRevision history ....................................................................... 37STUSB4500\nContents\nDS12499  - Rev 8 page 39/42\nList of tables\nTable 1.  Pin function list ..................................................................... 4\nTable 2.  Pin function descriptions ............................................................... 5\nTable 3.  I2C interface pin list .................................................................. 6\nTable 4.  POWER_OK pin configuration ........................................................... 7\nTable 5.  GPIO pin configuration ................................................................ 8\nTable 6.  VBUS_EN_SNK pin configuration ........................................................ 8\nTable 7.  USB data MUX select ................................................................. 9\nTable 8.  Sink PDO description ................................................................ 11\nTable 9.  Decision algorithm results for different cases ................................................ 12\nTable 10.  VBUS_EN_SNK pin behavior depending on the operating conditions ............................... 13\nTable 11.  Orientation and current capability detection in sink power role .................................... 16\nTable 12.  Device address format ............................................................... 17\nTable 13.  Register address format .............................................................. 17\nTable 14.  Register data format ................................................................. 17\nTable 15.  I²C timing parameters - VDD = 5 V ....................................................... 18\nTable 16.  STUSB4500 user-defined parameters and default settings ...................................... 19\nTable 17.  Look-up table for sink PDO current configuration ............................................. 21\nTable 18.  STUSB4500 default sink PDO programming ................................................ 22\nTable 19.  Configuration examples (assuming an application requiring 12 W input power or more) .................. 25\nTable 20.  Absolute maximum ratings ............................................................ 27\nTable 21.  Operating conditions ................................................................ 28\nTable 22.  Electrical characteristics .............................................................. 29\nTable 23.  QFN-24 EP (4x4) package mechanical data ................................................ 32\nTable 24.  WLCSP (2.6x2.6x0.5) package mechanical data ............................................. 34\nTable 25.  Thermal information ................................................................. 35\nTable 26.  List of terms and abbreviations ......................................................... 36\nTable 27.  Document revision history ............................................................. 37STUSB4500\nList of tables\nDS12499  - Rev 8 page 40/42\nList of figures\nFigure 1.  Functional block diagram ............................................................ 2\nFigure 2.  QFN-24 pin connections (top view) ...................................................... 3\nFigure 3.  WLCSP-25 pin connections (top view) .................................................... 3\nFigure 4.  Short-to-V BUS.................................................................... 15\nFigure 5.  Read operation ................................................................... 17\nFigure 6.  Write operation ................................................................... 17\nFigure 7.  I²C timing diagram ................................................................. 18\nFigure 8.  I2C register initialization sequence at power-up or after a reset .................................. 24\nFigure 9.  STUSB4500 schematic ............................................................. 25\nFigure 10.  Typical schematic with MCU .......................................................... 26\nFigure 11.  QFN-24 EP (4x4) package information ................................................... 31\nFigure 12.  QFN-24 EP (4x4) recommended footprint ................................................ 32\nFigure 13.  WLCSP (2.6x2.6x0.5) package outline ................................................... 33\nFigure 14.  WLCSP (2.6x2.6x0.5) recommended footprint ............................................. 34STUSB4500\nList of figures\nDS12499  - Rev 8 page 41/42\nIMPORTANT NOTICE – READ CAREFULLY\nSTMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST\nproducts and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST\nproducts are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.\nPurchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of\npurchasers’ products.\nNo license, express or implied, to any intellectual property right is granted by ST herein.\nResale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.\nST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks . All other product or service names\nare the property of their respective owners.\nInformation in this document supersedes and replaces information previously supplied in any prior versions of this document.\n© 2022 STMicroelectronics – All rights reservedSTUSB4500\nDS12499  - Rev 8 page 42/42\n'}]
!==============================================================================!
### Component Summary: STUSB4500QTR

#### Key Specifications:
- **Voltage Ratings:**
  - VDD: 4.1 V to 22 V
  - VSYS: 3.0 V to 5.5 V
  - VBUS: Up to 28 V (high voltage capability)
  
- **Current Ratings:**
  - Sink PDO profiles: Up to 20 V and 5 A (100 W total)
  
- **Power Consumption:**
  - Idle current: 110 µA (typical)
  
- **Operating Temperature Range:**
  - -40 °C to 105 °C
  
- **Package Type:**
  - QFN-24 EP (4x4 mm) or WLCSP-25 (2.6x2.6 mm)
  
- **Special Features:**
  - Auto-run Type-C™ and USB PD sink controller
  - Dead battery mode support
  - Integrated VBUS switch gate drivers (PMOS)
  - Short-to-VBUS protections on CC pins (up to 22 V)
  - Dual high power charging path support
  - ESD protection: 3 kV HBM, 1.5 kV CDM
  - Certified for USB Type-C™ rev 1.2 and USB PD rev 2.0
  
- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 (JEDEC J-STD-020E)

#### Description:
The **STUSB4500** is a USB Power Delivery (PD) controller designed for sink applications, capable of negotiating power contracts autonomously without the need for a microcontroller (MCU). It supports up to 100 W of power delivery (20 V, 5 A) and features an integrated non-volatile memory for configuring power data objects (PDOs). The device is particularly useful in applications where high power charging is required, such as in devices with dead batteries, allowing them to be powered directly from the USB Type-C port.

#### Typical Applications:
- **Consumer Electronics:** Printers, camcorders, cameras
- **IoT Devices:** Drones, accessories, and battery-powered devices
- **Industrial Applications:** LED lighting, industrial equipment
- **Gaming and Toys:** Gaming consoles, toys, point-of-sale (POS) systems
- **Healthcare Devices:** Handheld medical devices
- **General USB Type-C Sink Devices:** Any device requiring up to 100 W of power delivery.

The STUSB4500 is ideal for applications that require robust power management and high voltage protection, making it a versatile choice for modern electronic designs leveraging USB Type-C technology.