`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Jan 11 2021 20:24:07 KST (Jan 11 2021 11:24:07 UTC)

module sfu_out_buff_MuxAdd2i1u2i0u1_1(in2, ctrl1, out1);
  input [1:0] in2;
  input ctrl1;
  output [1:0] out1;
  wire [1:0] in2;
  wire ctrl1;
  wire [1:0] out1;
  wire inc_add_24_2_n_0, n_0, n_1;
  INVX1 g13(.A (n_1), .Y (n_0));
  NOR2BX2 g26(.AN (ctrl1), .B (n_0), .Y (out1[1]));
  NOR2BX1 g2(.AN (ctrl1), .B (in2[0]), .Y (out1[0]));
  MXI2X1 inc_add_24_2_g13(.A (inc_add_24_2_n_0), .B (in2[1]), .S0
       (in2[0]), .Y (n_1));
  CLKINVX4 inc_add_24_2_g14(.A (in2[1]), .Y (inc_add_24_2_n_0));
endmodule


