
LEKTOR_MIKROCONTROLLER.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000a  00800200  000013e0  00001474  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000013e0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001c  0080020a  0080020a  0000147e  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000147e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000014b0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001c0  00000000  00000000  000014f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000019a4  00000000  00000000  000016b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001207  00000000  00000000  00003054  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001353  00000000  00000000  0000425b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000370  00000000  00000000  000055b0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000008bc  00000000  00000000  00005920  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000a03  00000000  00000000  000061dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000190  00000000  00000000  00006bdf  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	b9 c0       	rjmp	.+370    	; 0x174 <__ctors_end>
       2:	00 00       	nop
       4:	0c 94 90 08 	jmp	0x1120	; 0x1120 <__vector_1>
       8:	d5 c0       	rjmp	.+426    	; 0x1b4 <__bad_interrupt>
       a:	00 00       	nop
       c:	d3 c0       	rjmp	.+422    	; 0x1b4 <__bad_interrupt>
       e:	00 00       	nop
      10:	d1 c0       	rjmp	.+418    	; 0x1b4 <__bad_interrupt>
      12:	00 00       	nop
      14:	cf c0       	rjmp	.+414    	; 0x1b4 <__bad_interrupt>
      16:	00 00       	nop
      18:	cd c0       	rjmp	.+410    	; 0x1b4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	cb c0       	rjmp	.+406    	; 0x1b4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	c9 c0       	rjmp	.+402    	; 0x1b4 <__bad_interrupt>
      22:	00 00       	nop
      24:	c7 c0       	rjmp	.+398    	; 0x1b4 <__bad_interrupt>
      26:	00 00       	nop
      28:	c5 c0       	rjmp	.+394    	; 0x1b4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	c3 c0       	rjmp	.+390    	; 0x1b4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	c1 c0       	rjmp	.+386    	; 0x1b4 <__bad_interrupt>
      32:	00 00       	nop
      34:	bf c0       	rjmp	.+382    	; 0x1b4 <__bad_interrupt>
      36:	00 00       	nop
      38:	bd c0       	rjmp	.+378    	; 0x1b4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	bb c0       	rjmp	.+374    	; 0x1b4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	b9 c0       	rjmp	.+370    	; 0x1b4 <__bad_interrupt>
      42:	00 00       	nop
      44:	b7 c0       	rjmp	.+366    	; 0x1b4 <__bad_interrupt>
      46:	00 00       	nop
      48:	b5 c0       	rjmp	.+362    	; 0x1b4 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	b3 c0       	rjmp	.+358    	; 0x1b4 <__bad_interrupt>
      4e:	00 00       	nop
      50:	1f c4       	rjmp	.+2110   	; 0x890 <__vector_20>
      52:	00 00       	nop
      54:	af c0       	rjmp	.+350    	; 0x1b4 <__bad_interrupt>
      56:	00 00       	nop
      58:	ad c0       	rjmp	.+346    	; 0x1b4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	ab c0       	rjmp	.+342    	; 0x1b4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	a9 c0       	rjmp	.+338    	; 0x1b4 <__bad_interrupt>
      62:	00 00       	nop
      64:	a7 c0       	rjmp	.+334    	; 0x1b4 <__bad_interrupt>
      66:	00 00       	nop
      68:	a5 c0       	rjmp	.+330    	; 0x1b4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	a3 c0       	rjmp	.+326    	; 0x1b4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	a1 c0       	rjmp	.+322    	; 0x1b4 <__bad_interrupt>
      72:	00 00       	nop
      74:	9f c0       	rjmp	.+318    	; 0x1b4 <__bad_interrupt>
      76:	00 00       	nop
      78:	9d c0       	rjmp	.+314    	; 0x1b4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	9b c0       	rjmp	.+310    	; 0x1b4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	99 c0       	rjmp	.+306    	; 0x1b4 <__bad_interrupt>
      82:	00 00       	nop
      84:	97 c0       	rjmp	.+302    	; 0x1b4 <__bad_interrupt>
      86:	00 00       	nop
      88:	95 c0       	rjmp	.+298    	; 0x1b4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	93 c0       	rjmp	.+294    	; 0x1b4 <__bad_interrupt>
      8e:	00 00       	nop
      90:	91 c0       	rjmp	.+290    	; 0x1b4 <__bad_interrupt>
      92:	00 00       	nop
      94:	8f c0       	rjmp	.+286    	; 0x1b4 <__bad_interrupt>
      96:	00 00       	nop
      98:	8d c0       	rjmp	.+282    	; 0x1b4 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	8b c0       	rjmp	.+278    	; 0x1b4 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	89 c0       	rjmp	.+274    	; 0x1b4 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	87 c0       	rjmp	.+270    	; 0x1b4 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	85 c0       	rjmp	.+266    	; 0x1b4 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	83 c0       	rjmp	.+262    	; 0x1b4 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	81 c0       	rjmp	.+258    	; 0x1b4 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	7f c0       	rjmp	.+254    	; 0x1b4 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	7d c0       	rjmp	.+250    	; 0x1b4 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	7b c0       	rjmp	.+246    	; 0x1b4 <__bad_interrupt>
      be:	00 00       	nop
      c0:	79 c0       	rjmp	.+242    	; 0x1b4 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	77 c0       	rjmp	.+238    	; 0x1b4 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	75 c0       	rjmp	.+234    	; 0x1b4 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	73 c0       	rjmp	.+230    	; 0x1b4 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	71 c0       	rjmp	.+226    	; 0x1b4 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	6f c0       	rjmp	.+222    	; 0x1b4 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	6d c0       	rjmp	.+218    	; 0x1b4 <__bad_interrupt>
      da:	00 00       	nop
      dc:	6b c0       	rjmp	.+214    	; 0x1b4 <__bad_interrupt>
      de:	00 00       	nop
      e0:	69 c0       	rjmp	.+210    	; 0x1b4 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	c4 02       	muls	r28, r20
      e6:	d2 02       	muls	r29, r18
      e8:	e0 02       	muls	r30, r16
      ea:	ee 02       	muls	r30, r30
      ec:	fc 02       	muls	r31, r28
      ee:	0a 03       	fmul	r16, r18
      f0:	18 03       	fmul	r17, r16
      f2:	26 03       	mulsu	r18, r22
      f4:	65 03       	mulsu	r22, r21
      f6:	36 03       	mulsu	r19, r22
      f8:	46 03       	mulsu	r20, r22
      fa:	56 03       	mulsu	r21, r22
      fc:	76 03       	mulsu	r23, r22
      fe:	83 03       	fmuls	r16, r19
     100:	90 03       	fmuls	r17, r16
     102:	9d 03       	fmulsu	r17, r21
     104:	aa 03       	fmulsu	r18, r18
     106:	b7 03       	fmuls	r19, r23
     108:	c4 03       	fmuls	r20, r20
     10a:	d1 03       	fmuls	r21, r17
     10c:	09 04       	cpc	r0, r9
     10e:	df 03       	fmulsu	r21, r23
     110:	ed 03       	fmulsu	r22, r21
     112:	fb 03       	fmulsu	r23, r19
     114:	b3 04       	cpc	r11, r3
     116:	c1 04       	cpc	r12, r1
     118:	cf 04       	cpc	r12, r15
     11a:	dd 04       	cpc	r13, r13
     11c:	eb 04       	cpc	r14, r11
     11e:	f9 04       	cpc	r15, r9
     120:	07 05       	cpc	r16, r7
     122:	15 05       	cpc	r17, r5
     124:	54 05       	cpc	r21, r4
     126:	25 05       	cpc	r18, r5
     128:	35 05       	cpc	r19, r5
     12a:	45 05       	cpc	r20, r5
     12c:	65 05       	cpc	r22, r5
     12e:	7c 05       	cpc	r23, r12
     130:	93 05       	cpc	r25, r3
     132:	aa 05       	cpc	r26, r10
     134:	c1 05       	cpc	r28, r1
     136:	d8 05       	cpc	r29, r8
     138:	ef 05       	cpc	r30, r15
     13a:	06 06       	cpc	r0, r22
     13c:	66 06       	cpc	r6, r22
     13e:	1e 06       	cpc	r1, r30
     140:	36 06       	cpc	r3, r22
     142:	4e 06       	cpc	r4, r30
     144:	92 06       	cpc	r9, r18
     146:	9f 06       	cpc	r9, r31
     148:	ac 06       	cpc	r10, r28
     14a:	b9 06       	cpc	r11, r25
     14c:	c6 06       	cpc	r12, r22
     14e:	d3 06       	cpc	r13, r19
     150:	e0 06       	cpc	r14, r16
     152:	ed 06       	cpc	r14, r29
     154:	28 07       	cpc	r18, r24
     156:	fc 06       	cpc	r15, r28
     158:	0b 07       	cpc	r16, r27
     15a:	1a 07       	cpc	r17, r26
     15c:	3a 07       	cpc	r19, r26
     15e:	57 07       	cpc	r21, r23
     160:	74 07       	cpc	r23, r20
     162:	91 07       	cpc	r25, r17
     164:	ae 07       	cpc	r26, r30
     166:	cb 07       	cpc	r28, r27
     168:	e8 07       	cpc	r30, r24
     16a:	05 08       	sbc	r0, r5
     16c:	88 08       	sbc	r8, r8
     16e:	26 08       	sbc	r2, r6
     170:	47 08       	sbc	r4, r7
     172:	68 08       	sbc	r6, r8

00000174 <__ctors_end>:
     174:	11 24       	eor	r1, r1
     176:	1f be       	out	0x3f, r1	; 63
     178:	cf ef       	ldi	r28, 0xFF	; 255
     17a:	d1 e2       	ldi	r29, 0x21	; 33
     17c:	de bf       	out	0x3e, r29	; 62
     17e:	cd bf       	out	0x3d, r28	; 61
     180:	00 e0       	ldi	r16, 0x00	; 0
     182:	0c bf       	out	0x3c, r16	; 60

00000184 <__do_copy_data>:
     184:	12 e0       	ldi	r17, 0x02	; 2
     186:	a0 e0       	ldi	r26, 0x00	; 0
     188:	b2 e0       	ldi	r27, 0x02	; 2
     18a:	e0 ee       	ldi	r30, 0xE0	; 224
     18c:	f3 e1       	ldi	r31, 0x13	; 19
     18e:	00 e0       	ldi	r16, 0x00	; 0
     190:	0b bf       	out	0x3b, r16	; 59
     192:	02 c0       	rjmp	.+4      	; 0x198 <__do_copy_data+0x14>
     194:	07 90       	elpm	r0, Z+
     196:	0d 92       	st	X+, r0
     198:	aa 30       	cpi	r26, 0x0A	; 10
     19a:	b1 07       	cpc	r27, r17
     19c:	d9 f7       	brne	.-10     	; 0x194 <__do_copy_data+0x10>

0000019e <__do_clear_bss>:
     19e:	22 e0       	ldi	r18, 0x02	; 2
     1a0:	aa e0       	ldi	r26, 0x0A	; 10
     1a2:	b2 e0       	ldi	r27, 0x02	; 2
     1a4:	01 c0       	rjmp	.+2      	; 0x1a8 <.do_clear_bss_start>

000001a6 <.do_clear_bss_loop>:
     1a6:	1d 92       	st	X+, r1

000001a8 <.do_clear_bss_start>:
     1a8:	a6 32       	cpi	r26, 0x26	; 38
     1aa:	b2 07       	cpc	r27, r18
     1ac:	e1 f7       	brne	.-8      	; 0x1a6 <.do_clear_bss_loop>
     1ae:	d9 d0       	rcall	.+434    	; 0x362 <main>
     1b0:	0c 94 ee 09 	jmp	0x13dc	; 0x13dc <_exit>

000001b4 <__bad_interrupt>:
     1b4:	25 cf       	rjmp	.-438    	; 0x0 <__vectors>

000001b6 <opdaterKommando>:
 int firstCheck = 1;


 void opdaterKommando()
 {
	 if (lektorOptaget_ == '0' && lektortilStede_ == '0')
     1b6:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <lektorOptaget_>
     1ba:	80 33       	cpi	r24, 0x30	; 48
     1bc:	99 f4       	brne	.+38     	; 0x1e4 <opdaterKommando+0x2e>
     1be:	80 91 19 02 	lds	r24, 0x0219	; 0x800219 <lektortilStede_>
     1c2:	80 33       	cpi	r24, 0x30	; 48
     1c4:	79 f4       	brne	.+30     	; 0x1e4 <opdaterKommando+0x2e>
	 {
		 if ((state = 00) && (firstCheck != 1))
     1c6:	10 92 1b 02 	sts	0x021B, r1	; 0x80021b <state+0x1>
     1ca:	10 92 1a 02 	sts	0x021A, r1	; 0x80021a <state>
		 {
			 aendring_ = 0;
		 }
		 else
		 {
			 aendring_ = 1;
     1ce:	81 e0       	ldi	r24, 0x01	; 1
     1d0:	80 93 1f 02 	sts	0x021F, r24	; 0x80021f <aendring_>
			 COMMAND = 'V';		// V indikerer at lektor er væk!
     1d4:	86 e5       	ldi	r24, 0x56	; 86
     1d6:	80 93 20 02 	sts	0x0220, r24	; 0x800220 <COMMAND>
		 }
		 state = 00;
     1da:	10 92 1b 02 	sts	0x021B, r1	; 0x80021b <state+0x1>
     1de:	10 92 1a 02 	sts	0x021A, r1	; 0x80021a <state>
     1e2:	6f c0       	rjmp	.+222    	; 0x2c2 <opdaterKommando+0x10c>
	 }
	 else if ((lektorOptaget_ == '0') && (lektortilStede_ == '1'))
     1e4:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <lektorOptaget_>
     1e8:	80 33       	cpi	r24, 0x30	; 48
     1ea:	01 f5       	brne	.+64     	; 0x22c <opdaterKommando+0x76>
     1ec:	80 91 19 02 	lds	r24, 0x0219	; 0x800219 <lektortilStede_>
     1f0:	81 33       	cpi	r24, 0x31	; 49
     1f2:	e1 f4       	brne	.+56     	; 0x22c <opdaterKommando+0x76>
	 {
		 if ((state = 01) && (firstCheck != 1))
     1f4:	81 e0       	ldi	r24, 0x01	; 1
     1f6:	90 e0       	ldi	r25, 0x00	; 0
     1f8:	90 93 1b 02 	sts	0x021B, r25	; 0x80021b <state+0x1>
     1fc:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <state>
     200:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     204:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     208:	01 97       	sbiw	r24, 0x01	; 1
     20a:	19 f0       	breq	.+6      	; 0x212 <opdaterKommando+0x5c>
		 {
			 aendring_ = 0;
     20c:	10 92 1f 02 	sts	0x021F, r1	; 0x80021f <aendring_>
     210:	08 95       	ret
		 }
		 else
		 {
			 aendring_ = 1;
     212:	81 e0       	ldi	r24, 0x01	; 1
     214:	80 93 1f 02 	sts	0x021F, r24	; 0x80021f <aendring_>
			 COMMAND = 'T';		// T Indikerer at lektor er tilstede
     218:	84 e5       	ldi	r24, 0x54	; 84
     21a:	80 93 20 02 	sts	0x0220, r24	; 0x800220 <COMMAND>
			 state = 01;
     21e:	81 e0       	ldi	r24, 0x01	; 1
     220:	90 e0       	ldi	r25, 0x00	; 0
     222:	90 93 1b 02 	sts	0x021B, r25	; 0x80021b <state+0x1>
     226:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <state>
     22a:	51 c0       	rjmp	.+162    	; 0x2ce <opdaterKommando+0x118>
		 }
	 }
	 else if ((lektorOptaget_ == '1') && (lektortilStede_ == '0'))
     22c:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <lektorOptaget_>
     230:	81 33       	cpi	r24, 0x31	; 49
     232:	01 f5       	brne	.+64     	; 0x274 <opdaterKommando+0xbe>
     234:	80 91 19 02 	lds	r24, 0x0219	; 0x800219 <lektortilStede_>
     238:	80 33       	cpi	r24, 0x30	; 48
     23a:	e1 f4       	brne	.+56     	; 0x274 <opdaterKommando+0xbe>
	 {
		 if ((state = 10) && (firstCheck != 1))
     23c:	8a e0       	ldi	r24, 0x0A	; 10
     23e:	90 e0       	ldi	r25, 0x00	; 0
     240:	90 93 1b 02 	sts	0x021B, r25	; 0x80021b <state+0x1>
     244:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <state>
     248:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     24c:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     250:	01 97       	sbiw	r24, 0x01	; 1
     252:	19 f0       	breq	.+6      	; 0x25a <opdaterKommando+0xa4>
		 {
			 aendring_ = 0;
     254:	10 92 1f 02 	sts	0x021F, r1	; 0x80021f <aendring_>
     258:	08 95       	ret
		 }
		 else
		 {
			 aendring_ = 1;
     25a:	81 e0       	ldi	r24, 0x01	; 1
     25c:	80 93 1f 02 	sts	0x021F, r24	; 0x80021f <aendring_>
			 COMMAND = 'O';		// O indikerer at lektor har benyttet ToggleSwitch (=Optaget)
     260:	8f e4       	ldi	r24, 0x4F	; 79
     262:	80 93 20 02 	sts	0x0220, r24	; 0x800220 <COMMAND>
			 state = 10;
     266:	8a e0       	ldi	r24, 0x0A	; 10
     268:	90 e0       	ldi	r25, 0x00	; 0
     26a:	90 93 1b 02 	sts	0x021B, r25	; 0x80021b <state+0x1>
     26e:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <state>
     272:	2d c0       	rjmp	.+90     	; 0x2ce <opdaterKommando+0x118>
		 }
	 }
	 else if ((lektorOptaget_ == '1') && (lektortilStede_ == '1'))
     274:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <lektorOptaget_>
     278:	81 33       	cpi	r24, 0x31	; 49
     27a:	19 f5       	brne	.+70     	; 0x2c2 <opdaterKommando+0x10c>
     27c:	80 91 19 02 	lds	r24, 0x0219	; 0x800219 <lektortilStede_>
     280:	81 33       	cpi	r24, 0x31	; 49
     282:	f9 f4       	brne	.+62     	; 0x2c2 <opdaterKommando+0x10c>
	 {
		 if ((state = 11) && (firstCheck != 1))
     284:	8b e0       	ldi	r24, 0x0B	; 11
     286:	90 e0       	ldi	r25, 0x00	; 0
     288:	90 93 1b 02 	sts	0x021B, r25	; 0x80021b <state+0x1>
     28c:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <state>
     290:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     294:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     298:	01 97       	sbiw	r24, 0x01	; 1
     29a:	19 f0       	breq	.+6      	; 0x2a2 <opdaterKommando+0xec>
		 {
			 aendring_ = 0;
     29c:	10 92 1f 02 	sts	0x021F, r1	; 0x80021f <aendring_>
		 }
		 else
		 {
			 if (returnerTimerStatus() == 0)
     2a0:	08 95       	ret
     2a2:	cf d2       	rcall	.+1438   	; 0x842 <returnerTimerStatus>
			 {
				 setTimer();
     2a4:	89 2b       	or	r24, r25
     2a6:	09 f4       	brne	.+2      	; 0x2aa <opdaterKommando+0xf4>
			 }
			 aendring_ = 1;
     2a8:	dc d2       	rcall	.+1464   	; 0x862 <setTimer>
     2aa:	81 e0       	ldi	r24, 0x01	; 1
     2ac:	80 93 1f 02 	sts	0x021F, r24	; 0x80021f <aendring_>
			 COMMAND = 'O';		// O indikerer at lektor har benyttet ToggleSwitch (=Optaget)
     2b0:	8f e4       	ldi	r24, 0x4F	; 79
     2b2:	80 93 20 02 	sts	0x0220, r24	; 0x800220 <COMMAND>
			 state = 11;
     2b6:	8b e0       	ldi	r24, 0x0B	; 11
     2b8:	90 e0       	ldi	r25, 0x00	; 0
     2ba:	90 93 1b 02 	sts	0x021B, r25	; 0x80021b <state+0x1>
     2be:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <state>
		 }
	 }

	 if (firstCheck == 1)
     2c2:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     2c6:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     2ca:	01 97       	sbiw	r24, 0x01	; 1
	 {
		 firstCheck = 0;
     2cc:	21 f4       	brne	.+8      	; 0x2d6 <opdaterKommando+0x120>
     2ce:	10 92 07 02 	sts	0x0207, r1	; 0x800207 <firstCheck+0x1>
     2d2:	10 92 06 02 	sts	0x0206, r1	; 0x800206 <firstCheck>
     2d6:	08 95       	ret

000002d8 <start1msDelay>:
 }

  void start1msDelay()
  {
	  // Timer3: Normal mode, PS = 0
	  TCCR3A = 0b00000000;
     2d8:	10 92 90 00 	sts	0x0090, r1	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
	  TCCR3B = 0b00000001;
     2dc:	81 e0       	ldi	r24, 0x01	; 1
     2de:	80 93 91 00 	sts	0x0091, r24	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
	  // Overflow hvert MS.
	  //Sæt timerStatus til '1' (=going)
	  //timerStatus_3 = '1';
	  TCNT3 = (0xFFFF-16000);
     2e2:	8f e7       	ldi	r24, 0x7F	; 127
     2e4:	91 ec       	ldi	r25, 0xC1	; 193
     2e6:	90 93 95 00 	sts	0x0095, r25	; 0x800095 <__TEXT_REGION_LENGTH__+0x700095>
     2ea:	80 93 94 00 	sts	0x0094, r24	; 0x800094 <__TEXT_REGION_LENGTH__+0x700094>
	  while ((TIFR3 & (1<<0)) == 0)
     2ee:	c0 9b       	sbis	0x18, 0	; 24
     2f0:	fe cf       	rjmp	.-4      	; 0x2ee <start1msDelay+0x16>
	  {}
	  TCCR3B = 0;
     2f2:	10 92 91 00 	sts	0x0091, r1	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
	  TIFR3 = 1<<0;
     2f6:	81 e0       	ldi	r24, 0x01	; 1
     2f8:	88 bb       	out	0x18, r24	; 24
     2fa:	08 95       	ret

000002fc <sendBurst>:
	  //timerStatus_3 = '0';
  }

  void sendBurst()
  {
     2fc:	cf 93       	push	r28
     2fe:	df 93       	push	r29
	  ZCDetected_ = 0;
     300:	10 92 1e 02 	sts	0x021E, r1	; 0x80021e <ZCDetected_+0x1>
     304:	10 92 1d 02 	sts	0x021D, r1	; 0x80021d <ZCDetected_>
	  //PORTB = OUTPUT -- lad 120kHz signal fra OCRB komme ud.
	  DDRH = 0xFF;
     308:	c1 e0       	ldi	r28, 0x01	; 1
     30a:	d1 e0       	ldi	r29, 0x01	; 1
     30c:	8f ef       	ldi	r24, 0xFF	; 255
	  start1msDelay();
     30e:	88 83       	st	Y, r24
	  //Sæt PORTH til input igen.
	  DDRH = 0;
     310:	e3 df       	rcall	.-58     	; 0x2d8 <start1msDelay>
  }
     312:	18 82       	st	Y, r1
     314:	df 91       	pop	r29
     316:	cf 91       	pop	r28
     318:	08 95       	ret

0000031a <ventPaaZC>:

  void ventPaaZC()
  {
	  ZCDetected_ = 0;
     31a:	10 92 1e 02 	sts	0x021E, r1	; 0x80021e <ZCDetected_+0x1>
     31e:	10 92 1d 02 	sts	0x021D, r1	; 0x80021d <ZCDetected_>
	  while(ZCDetected_ == 0)	{}
     322:	80 91 1d 02 	lds	r24, 0x021D	; 0x80021d <ZCDetected_>
     326:	90 91 1e 02 	lds	r25, 0x021E	; 0x80021e <ZCDetected_+0x1>
     32a:	89 2b       	or	r24, r25
     32c:	d1 f3       	breq	.-12     	; 0x322 <ventPaaZC+0x8>
  }
     32e:	08 95       	ret

00000330 <initBurst>:

  void initBurst()
  {
	  // PH = input (burst not outgoing)
	  DDRH = 0;
     330:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <__TEXT_REGION_LENGTH__+0x700101>
	  // Toggle OC2B on compare match
	  // Mode = 4 (CTC)
	  // Clock prescaler = 1
	  TCCR2A = 0b00010000;
     334:	80 e1       	ldi	r24, 0x10	; 16
     336:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7000b0>
	  TCCR2B = 0b00000001;
     33a:	81 e0       	ldi	r24, 0x01	; 1
     33c:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7000b1>
	  // Frekvens = 120.3 kHz
	  // 120kHz = 16000000Hz/(2*1*(1+OCR1A))  --> OCR1A = 131.33...
	  OCR2B = 131;
     340:	83 e8       	ldi	r24, 0x83	; 131
     342:	80 93 b4 00 	sts	0x00B4, r24	; 0x8000b4 <__TEXT_REGION_LENGTH__+0x7000b4>
     346:	08 95       	ret

00000348 <sendCharX10>:
  }

  void sendCharX10(char Tegn)
  {
     348:	cf 93       	push	r28
     34a:	df 93       	push	r29
     34c:	d8 2f       	mov	r29, r24
	  for (i = 0; i<8; i++)
	  {
	  ventPaaZC();
		  if(x & 0b00000001)
		  {
			  sendBurst();
     34e:	c8 e0       	ldi	r28, 0x08	; 8
     350:	e4 df       	rcall	.-56     	; 0x31a <ventPaaZC>
		  }
		  x = x>>1;
     352:	d0 fd       	sbrc	r29, 0
     354:	d3 df       	rcall	.-90     	; 0x2fc <sendBurst>
	  unsigned char x = Tegn;
	  // Start bit
	  //ventPaaZC();
	  //sendBurst();
	  // 8 data bits (LSB first)
	  for (i = 0; i<8; i++)
     356:	d6 95       	lsr	r29
		  x = x>>1;
	  }
	  //ventPaaZC();
	  //sendBurst(); //stopbit
	  //Test ###DUNNO what the stopbit is###
  }
     358:	c1 50       	subi	r28, 0x01	; 1
     35a:	d1 f7       	brne	.-12     	; 0x350 <sendCharX10+0x8>
     35c:	df 91       	pop	r29
     35e:	cf 91       	pop	r28
     360:	08 95       	ret

00000362 <main>:
#include "ToggleSwitchLED.h"
#include "zeroCrossDetector.h"
#include "X10_Master.h"

int main(void)
{
     362:	cf 93       	push	r28
     364:	df 93       	push	r29
     366:	00 d0       	rcall	.+0      	; 0x368 <main+0x6>
     368:	cd b7       	in	r28, 0x3d	; 61
     36a:	de b7       	in	r29, 0x3e	; 62
	//Initializing
	initSensor('B', 2);
     36c:	62 e0       	ldi	r22, 0x02	; 2
     36e:	70 e0       	ldi	r23, 0x00	; 0
     370:	82 e4       	ldi	r24, 0x42	; 66
     372:	e4 d0       	rcall	.+456    	; 0x53c <initSensor>
	initToggleSwitch('B', 3);
     374:	63 e0       	ldi	r22, 0x03	; 3
     376:	70 e0       	ldi	r23, 0x00	; 0
     378:	82 e4       	ldi	r24, 0x42	; 66
     37a:	cb d2       	rcall	.+1430   	; 0x912 <initToggleSwitch>
	initToggleSwitchLED('B', 4);
     37c:	64 e0       	ldi	r22, 0x04	; 4
     37e:	70 e0       	ldi	r23, 0x00	; 0
	initZCDetector();
     380:	82 e4       	ldi	r24, 0x42	; 66
     382:	a6 d4       	rcall	.+2380   	; 0xcd0 <initToggleSwitchLED>
	initBurst();
     384:	c6 d6       	rcall	.+3468   	; 0x1112 <initZCDetector>
     386:	d4 df       	rcall	.-88     	; 0x330 <initBurst>
	
	// Global interrupt enable
	sei();
     388:	78 94       	sei

	//Streng med data som skal sendes.
	unsigned char streng[2] = {LEKTORID1, COMMAND};
     38a:	81 e4       	ldi	r24, 0x41	; 65
     38c:	89 83       	std	Y+1, r24	; 0x01
	//Streng som er manchester-encoded (strengen som egentlig sendes).
	unsigned char* konverteretStreng;
	//Char (fra konverteretStreng) som aktuelt afsendes.
	volatile unsigned char karakter = '\0';
     38e:	80 91 20 02 	lds	r24, 0x0220	; 0x800220 <COMMAND>

	while(1)
	{
		// Go through UC1 & UC2 -- also changes LED according to actual status.
		lektorStatus_PaaKontor();
     392:	8a 83       	std	Y+2, r24	; 0x02
		lektorStatus_Optaget();
     394:	1b 82       	std	Y+3, r1	; 0x03
     396:	c6 d0       	rcall	.+396    	; 0x524 <lektorStatus_PaaKontor>
		// Check om der er sket en ændring, opdatér kommando baseret på dette.
		opdaterKommando();
     398:	ac d0       	rcall	.+344    	; 0x4f2 <lektorStatus_Optaget>
     39a:	0d df       	rcall	.-486    	; 0x1b6 <opdaterKommando>

		// Hvis der er sket en ændring, send STARTCODE efterfulgt af X10-kommando (bestående af LEKTORID1 og COMMAND).
		if (aendring_ == 1)
     39c:	80 91 1f 02 	lds	r24, 0x021F	; 0x80021f <aendring_>
		{
		streng[1] = COMMAND;
		konverteretStreng = stringToManchester(streng);
     3a0:	81 30       	cpi	r24, 0x01	; 1
     3a2:	c9 f7       	brne	.-14     	; 0x396 <main+0x34>
     3a4:	80 91 20 02 	lds	r24, 0x0220	; 0x800220 <COMMAND>
		sendCharX10(STARTCODE);
     3a8:	8a 83       	std	Y+2, r24	; 0x02
     3aa:	ce 01       	movw	r24, r28
		{
			karakter = konverteretStreng[i];
			sendCharX10(karakter);
		}
		// Send stopBit?!
		ventPaaZC();
     3ac:	01 96       	adiw	r24, 0x01	; 1
     3ae:	0c d0       	rcall	.+24     	; 0x3c8 <stringToManchester>
		sendBurst();
     3b0:	8e ee       	ldi	r24, 0xEE	; 238
     3b2:	ca df       	rcall	.-108    	; 0x348 <sendCharX10>
		freePtr();
     3b4:	b2 df       	rcall	.-156    	; 0x31a <ventPaaZC>
     3b6:	a2 df       	rcall	.-188    	; 0x2fc <sendBurst>
     3b8:	01 d0       	rcall	.+2      	; 0x3bc <freePtr>
     3ba:	ed cf       	rjmp	.-38     	; 0x396 <main+0x34>

000003bc <freePtr>:
#include "Manchester.h"

static unsigned char * manchesterPtr = 0;

void freePtr(){
	free(manchesterPtr);
     3bc:	80 91 0a 02 	lds	r24, 0x020A	; 0x80020a <__data_end>
     3c0:	90 91 0b 02 	lds	r25, 0x020B	; 0x80020b <__data_end+0x1>
     3c4:	7b c7       	rjmp	.+3830   	; 0x12bc <free>
     3c6:	08 95       	ret

000003c8 <stringToManchester>:
}

unsigned char* stringToManchester(unsigned char* toBeConverted)
{
     3c8:	8f 92       	push	r8
     3ca:	9f 92       	push	r9
     3cc:	af 92       	push	r10
     3ce:	bf 92       	push	r11
     3d0:	cf 92       	push	r12
     3d2:	df 92       	push	r13
     3d4:	ef 92       	push	r14
     3d6:	ff 92       	push	r15
     3d8:	0f 93       	push	r16
     3da:	1f 93       	push	r17
     3dc:	cf 93       	push	r28
     3de:	df 93       	push	r29
	if (toBeConverted == (unsigned char*)"") return 0;						// Hvis der ikke er input, return 0 
     3e0:	22 e0       	ldi	r18, 0x02	; 2
     3e2:	88 30       	cpi	r24, 0x08	; 8
     3e4:	92 07       	cpc	r25, r18
     3e6:	09 f4       	brne	.+2      	; 0x3ea <stringToManchester+0x22>
     3e8:	6c c0       	rjmp	.+216    	; 0x4c2 <__LOCK_REGION_LENGTH__+0xc2>
     3ea:	ec 01       	movw	r28, r24
	int len = strlen((char*)toBeConverted);											// Lav size_t som kan passes til calloc.
     3ec:	fc 01       	movw	r30, r24
     3ee:	01 90       	ld	r0, Z+
     3f0:	00 20       	and	r0, r0
     3f2:	e9 f7       	brne	.-6      	; 0x3ee <stringToManchester+0x26>
     3f4:	31 97       	sbiw	r30, 0x01	; 1
     3f6:	e8 1b       	sub	r30, r24
     3f8:	f9 0b       	sbc	r31, r25
     3fa:	5f 01       	movw	r10, r30
	manchesterPtr = (unsigned char *)calloc((((len+1) * 2) + 1), 1);				// Alloker hukommelse
     3fc:	cf 01       	movw	r24, r30
     3fe:	88 0f       	add	r24, r24
     400:	99 1f       	adc	r25, r25
     402:	61 e0       	ldi	r22, 0x01	; 1
     404:	70 e0       	ldi	r23, 0x00	; 0
     406:	03 96       	adiw	r24, 0x03	; 3
     408:	a7 d6       	rcall	.+3406   	; 0x1158 <calloc>
     40a:	90 93 0b 02 	sts	0x020B, r25	; 0x80020b <__data_end+0x1>
     40e:	80 93 0a 02 	sts	0x020A, r24	; 0x80020a <__data_end>
	int counter = 8;
	int t = 0;

	for (int i = 0; i < len; ++i)
     412:	1a 14       	cp	r1, r10
     414:	1b 04       	cpc	r1, r11
     416:	0c f0       	brlt	.+2      	; 0x41a <__LOCK_REGION_LENGTH__+0x1a>
     418:	56 c0       	rjmp	.+172    	; 0x4c6 <__LOCK_REGION_LENGTH__+0xc6>
     41a:	7e 01       	movw	r14, r28
     41c:	a0 e0       	ldi	r26, 0x00	; 0
     41e:	b0 e0       	ldi	r27, 0x00	; 0
     420:	60 e0       	ldi	r22, 0x00	; 0
     422:	70 e0       	ldi	r23, 0x00	; 0
     424:	28 e0       	ldi	r18, 0x08	; 8
     426:	30 e0       	ldi	r19, 0x00	; 0
			}
			else
			{
				manchesterPtr[i + t] &= (255 - (0 << counter));
				--counter;
				manchesterPtr[i + t] |= (1 << counter);
     428:	01 e0       	ldi	r16, 0x01	; 1
     42a:	10 e0       	ldi	r17, 0x00	; 0
		{
			--counter;

			if (counter < 0 || counter > 7)
			{
				counter = 7;
     42c:	0f 2e       	mov	r0, r31
     42e:	f7 e0       	ldi	r31, 0x07	; 7
     430:	9f 2e       	mov	r9, r31
     432:	f0 2d       	mov	r31, r0
     434:	81 2c       	mov	r8, r1
	int counter = 8;
	int t = 0;

	for (int i = 0; i < len; ++i)
	{
		unsigned char ch = toBeConverted[i];
     436:	f7 01       	movw	r30, r14
     438:	c1 91       	ld	r28, Z+
     43a:	7f 01       	movw	r14, r30

		for (int j = 7; j >= 0; j--)
     43c:	47 e0       	ldi	r20, 0x07	; 7
     43e:	50 e0       	ldi	r21, 0x00	; 0
			if (counter < 0 || counter > 7)
			{
				counter = 7;
				++t;
			}
			if (ch & (1 << j))
     440:	d0 e0       	ldi	r29, 0x00	; 0
	{
		unsigned char ch = toBeConverted[i];

		for (int j = 7; j >= 0; j--)
		{
			--counter;
     442:	21 50       	subi	r18, 0x01	; 1
     444:	31 09       	sbc	r19, r1

			if (counter < 0 || counter > 7)
     446:	28 30       	cpi	r18, 0x08	; 8
     448:	31 05       	cpc	r19, r1
     44a:	20 f0       	brcs	.+8      	; 0x454 <__LOCK_REGION_LENGTH__+0x54>
			{
				counter = 7;
				++t;
     44c:	6f 5f       	subi	r22, 0xFF	; 255
     44e:	7f 4f       	sbci	r23, 0xFF	; 255
		{
			--counter;

			if (counter < 0 || counter > 7)
			{
				counter = 7;
     450:	29 2d       	mov	r18, r9
     452:	38 2d       	mov	r19, r8
				++t;
			}
			if (ch & (1 << j))
     454:	fe 01       	movw	r30, r28
     456:	04 2e       	mov	r0, r20
     458:	02 c0       	rjmp	.+4      	; 0x45e <__LOCK_REGION_LENGTH__+0x5e>
     45a:	f5 95       	asr	r31
     45c:	e7 95       	ror	r30
     45e:	0a 94       	dec	r0
     460:	e2 f7       	brpl	.-8      	; 0x45a <__LOCK_REGION_LENGTH__+0x5a>
     462:	e0 ff       	sbrs	r30, 0
     464:	12 c0       	rjmp	.+36     	; 0x48a <__LOCK_REGION_LENGTH__+0x8a>
			{
				manchesterPtr[i + t] |= 1 << counter;
     466:	fb 01       	movw	r30, r22
     468:	ea 0f       	add	r30, r26
     46a:	fb 1f       	adc	r31, r27
     46c:	e8 0f       	add	r30, r24
     46e:	f9 1f       	adc	r31, r25
     470:	68 01       	movw	r12, r16
     472:	02 2e       	mov	r0, r18
     474:	02 c0       	rjmp	.+4      	; 0x47a <__LOCK_REGION_LENGTH__+0x7a>
     476:	cc 0c       	add	r12, r12
     478:	dd 1c       	adc	r13, r13
     47a:	0a 94       	dec	r0
     47c:	e2 f7       	brpl	.-8      	; 0x476 <__LOCK_REGION_LENGTH__+0x76>
     47e:	d0 80       	ld	r13, Z
     480:	cd 28       	or	r12, r13
     482:	c0 82       	st	Z, r12
				--counter;
     484:	21 50       	subi	r18, 0x01	; 1
     486:	31 09       	sbc	r19, r1
     488:	11 c0       	rjmp	.+34     	; 0x4ac <__LOCK_REGION_LENGTH__+0xac>
				manchesterPtr[i + t] &= (255 - (0 << counter));
			}
			else
			{
				manchesterPtr[i + t] &= (255 - (0 << counter));
     48a:	fb 01       	movw	r30, r22
     48c:	ea 0f       	add	r30, r26
     48e:	fb 1f       	adc	r31, r27
     490:	e8 0f       	add	r30, r24
     492:	f9 1f       	adc	r31, r25
				--counter;
     494:	21 50       	subi	r18, 0x01	; 1
     496:	31 09       	sbc	r19, r1
				manchesterPtr[i + t] |= (1 << counter);
     498:	68 01       	movw	r12, r16
     49a:	02 2e       	mov	r0, r18
     49c:	02 c0       	rjmp	.+4      	; 0x4a2 <__LOCK_REGION_LENGTH__+0xa2>
     49e:	cc 0c       	add	r12, r12
     4a0:	dd 1c       	adc	r13, r13
     4a2:	0a 94       	dec	r0
     4a4:	e2 f7       	brpl	.-8      	; 0x49e <__LOCK_REGION_LENGTH__+0x9e>
     4a6:	d0 80       	ld	r13, Z
     4a8:	cd 28       	or	r12, r13
     4aa:	c0 82       	st	Z, r12

	for (int i = 0; i < len; ++i)
	{
		unsigned char ch = toBeConverted[i];

		for (int j = 7; j >= 0; j--)
     4ac:	41 50       	subi	r20, 0x01	; 1
     4ae:	51 09       	sbc	r21, r1
     4b0:	40 f6       	brcc	.-112    	; 0x442 <__LOCK_REGION_LENGTH__+0x42>
				manchesterPtr[i + t] &= (255 - (0 << counter));
				--counter;
				manchesterPtr[i + t] |= (1 << counter);
			}
		}
		--t;															// Find næste character i array af chars som skal konverteres.
     4b2:	61 50       	subi	r22, 0x01	; 1
     4b4:	71 09       	sbc	r23, r1
	int len = strlen((char*)toBeConverted);											// Lav size_t som kan passes til calloc.
	manchesterPtr = (unsigned char *)calloc((((len+1) * 2) + 1), 1);				// Alloker hukommelse
	int counter = 8;
	int t = 0;

	for (int i = 0; i < len; ++i)
     4b6:	11 96       	adiw	r26, 0x01	; 1
     4b8:	aa 16       	cp	r10, r26
     4ba:	bb 06       	cpc	r11, r27
     4bc:	09 f0       	breq	.+2      	; 0x4c0 <__LOCK_REGION_LENGTH__+0xc0>
     4be:	bb cf       	rjmp	.-138    	; 0x436 <__LOCK_REGION_LENGTH__+0x36>
     4c0:	02 c0       	rjmp	.+4      	; 0x4c6 <__LOCK_REGION_LENGTH__+0xc6>
	free(manchesterPtr);
}

unsigned char* stringToManchester(unsigned char* toBeConverted)
{
	if (toBeConverted == (unsigned char*)"") return 0;						// Hvis der ikke er input, return 0 
     4c2:	80 e0       	ldi	r24, 0x00	; 0
     4c4:	90 e0       	ldi	r25, 0x00	; 0
			}
		}
		--t;															// Find næste character i array af chars som skal konverteres.
	}
	return manchesterPtr;													// Returnér manchesterkoden
}
     4c6:	df 91       	pop	r29
     4c8:	cf 91       	pop	r28
     4ca:	1f 91       	pop	r17
     4cc:	0f 91       	pop	r16
     4ce:	ff 90       	pop	r15
     4d0:	ef 90       	pop	r14
     4d2:	df 90       	pop	r13
     4d4:	cf 90       	pop	r12
     4d6:	bf 90       	pop	r11
     4d8:	af 90       	pop	r10
     4da:	9f 90       	pop	r9
     4dc:	8f 90       	pop	r8
     4de:	08 95       	ret

000004e0 <skiftLEDTilstand_Optaget>:

}

 void skiftLEDTilstand_Optaget()
 {
	 if (lektorOptaget_ == '0')
     4e0:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <lektorOptaget_>
     4e4:	80 33       	cpi	r24, 0x30	; 48
	 {
		 setToggleSwitchLED('0');
     4e6:	11 f4       	brne	.+4      	; 0x4ec <skiftLEDTilstand_Optaget+0xc>
	 }

	 else
	 {
		 setToggleSwitchLED('1');
     4e8:	b4 c4       	rjmp	.+2408   	; 0xe52 <setToggleSwitchLED>
     4ea:	08 95       	ret
     4ec:	81 e3       	ldi	r24, 0x31	; 49
     4ee:	b1 c4       	rjmp	.+2402   	; 0xe52 <setToggleSwitchLED>
     4f0:	08 95       	ret

000004f2 <lektorStatus_Optaget>:
#include "RegistrerLektor_Optaget.h"
#include "ToggleSwitch.h"
#include "ToggleSwitchLED.h"
 
void lektorStatus_Optaget()
{
     4f2:	db d2       	rcall	.+1462   	; 0xaaa <toggleSwitchStatus>
     4f4:	81 33       	cpi	r24, 0x31	; 49
     4f6:	21 f4       	brne	.+8      	; 0x500 <lektorStatus_Optaget+0xe>
     4f8:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <lektorOptaget_>
     4fc:	f1 cf       	rjmp	.-30     	; 0x4e0 <skiftLEDTilstand_Optaget>
     4fe:	08 95       	ret
     500:	80 e3       	ldi	r24, 0x30	; 48
     502:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <lektorOptaget_>
     506:	ec cf       	rjmp	.-40     	; 0x4e0 <skiftLEDTilstand_Optaget>
     508:	08 95       	ret

0000050a <skiftLEDTilstand_PaaKontor>:
 }


  void skiftLEDTilstand_PaaKontor()
  {
	  if (lektortilStede_ == '1' && returnerTimerStatus() == 0)
     50a:	80 91 19 02 	lds	r24, 0x0219	; 0x800219 <lektortilStede_>
     50e:	81 33       	cpi	r24, 0x31	; 49
     510:	31 f4       	brne	.+12     	; 0x51e <skiftLEDTilstand_PaaKontor+0x14>
     512:	97 d1       	rcall	.+814    	; 0x842 <returnerTimerStatus>
	  {
		  setToggleSwitchLED('0');
     514:	89 2b       	or	r24, r25
     516:	19 f4       	brne	.+6      	; 0x51e <skiftLEDTilstand_PaaKontor+0x14>
	  }
	  else
	  {
		  setToggleSwitchLED('1');
     518:	80 e3       	ldi	r24, 0x30	; 48
     51a:	9b c4       	rjmp	.+2358   	; 0xe52 <setToggleSwitchLED>
     51c:	08 95       	ret
     51e:	81 e3       	ldi	r24, 0x31	; 49
     520:	98 c4       	rjmp	.+2352   	; 0xe52 <setToggleSwitchLED>
     522:	08 95       	ret

00000524 <lektorStatus_PaaKontor>:
     524:	d3 d0       	rcall	.+422    	; 0x6cc <kontorStatus>
     526:	81 33       	cpi	r24, 0x31	; 49
     528:	21 f4       	brne	.+8      	; 0x532 <lektorStatus_PaaKontor+0xe>
     52a:	80 93 19 02 	sts	0x0219, r24	; 0x800219 <lektortilStede_>
     52e:	ed cf       	rjmp	.-38     	; 0x50a <skiftLEDTilstand_PaaKontor>
     530:	08 95       	ret
     532:	80 e3       	ldi	r24, 0x30	; 48
     534:	80 93 19 02 	sts	0x0219, r24	; 0x800219 <lektortilStede_>
     538:	e8 cf       	rjmp	.-48     	; 0x50a <skiftLEDTilstand_PaaKontor>
     53a:	08 95       	ret

0000053c <initSensor>:
static char register_;
static short int pin_;

void initSensor(char register__, short int pin)
{
	if (register__ > 'L' || register__ < 'A' || register__ == 'I')
     53c:	9f eb       	ldi	r25, 0xBF	; 191
     53e:	98 0f       	add	r25, r24
     540:	9c 30       	cpi	r25, 0x0C	; 12
     542:	10 f4       	brcc	.+4      	; 0x548 <initSensor+0xc>
     544:	89 34       	cpi	r24, 0x49	; 73
     546:	39 f4       	brne	.+14     	; 0x556 <initSensor+0x1a>
	{
		register_ = 'A';
     548:	81 e4       	ldi	r24, 0x41	; 65
     54a:	80 93 0e 02 	sts	0x020E, r24	; 0x80020e <register_>
	}
	if (pin > 7)
     54e:	68 30       	cpi	r22, 0x08	; 8
     550:	71 05       	cpc	r23, r1
     552:	24 f4       	brge	.+8      	; 0x55c <initSensor+0x20>
     554:	19 c0       	rjmp	.+50     	; 0x588 <initSensor+0x4c>
     556:	68 30       	cpi	r22, 0x08	; 8
     558:	71 05       	cpc	r23, r1
     55a:	34 f0       	brlt	.+12     	; 0x568 <initSensor+0x2c>
	{
		pin_ = 2;
     55c:	82 e0       	ldi	r24, 0x02	; 2
     55e:	90 e0       	ldi	r25, 0x00	; 0
     560:	90 93 0d 02 	sts	0x020D, r25	; 0x80020d <pin_+0x1>
     564:	80 93 0c 02 	sts	0x020C, r24	; 0x80020c <pin_>
	}

	switch (register_)
     568:	e0 91 0e 02 	lds	r30, 0x020E	; 0x80020e <register_>
     56c:	8e 2f       	mov	r24, r30
     56e:	90 e0       	ldi	r25, 0x00	; 0
     570:	fc 01       	movw	r30, r24
     572:	e1 54       	subi	r30, 0x41	; 65
     574:	f1 09       	sbc	r31, r1
     576:	ec 30       	cpi	r30, 0x0C	; 12
     578:	f1 05       	cpc	r31, r1
     57a:	08 f0       	brcs	.+2      	; 0x57e <initSensor+0x42>
     57c:	a6 c0       	rjmp	.+332    	; 0x6ca <initSensor+0x18e>
     57e:	88 27       	eor	r24, r24
     580:	ee 58       	subi	r30, 0x8E	; 142
     582:	ff 4f       	sbci	r31, 0xFF	; 255
     584:	8f 4f       	sbci	r24, 0xFF	; 255
     586:	e0 c5       	rjmp	.+3008   	; 0x1148 <__tablejump2__>
	{
		case 'A':
		DDRA &= ~(1 << pin_);
     588:	21 b1       	in	r18, 0x01	; 1
     58a:	81 e0       	ldi	r24, 0x01	; 1
     58c:	90 e0       	ldi	r25, 0x00	; 0
     58e:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     592:	02 c0       	rjmp	.+4      	; 0x598 <initSensor+0x5c>
     594:	88 0f       	add	r24, r24
     596:	99 1f       	adc	r25, r25
     598:	0a 94       	dec	r0
     59a:	e2 f7       	brpl	.-8      	; 0x594 <initSensor+0x58>
     59c:	80 95       	com	r24
     59e:	82 23       	and	r24, r18
     5a0:	81 b9       	out	0x01, r24	; 1
		break;
     5a2:	08 95       	ret
		case 'B':
		DDRB &= ~(1 << pin_);
     5a4:	24 b1       	in	r18, 0x04	; 4
     5a6:	81 e0       	ldi	r24, 0x01	; 1
     5a8:	90 e0       	ldi	r25, 0x00	; 0
     5aa:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     5ae:	02 c0       	rjmp	.+4      	; 0x5b4 <initSensor+0x78>
     5b0:	88 0f       	add	r24, r24
     5b2:	99 1f       	adc	r25, r25
     5b4:	0a 94       	dec	r0
     5b6:	e2 f7       	brpl	.-8      	; 0x5b0 <initSensor+0x74>
     5b8:	80 95       	com	r24
     5ba:	82 23       	and	r24, r18
     5bc:	84 b9       	out	0x04, r24	; 4
		break;
     5be:	08 95       	ret
		case 'C':
		DDRC &= ~(1 << pin_);
     5c0:	27 b1       	in	r18, 0x07	; 7
     5c2:	81 e0       	ldi	r24, 0x01	; 1
     5c4:	90 e0       	ldi	r25, 0x00	; 0
     5c6:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     5ca:	02 c0       	rjmp	.+4      	; 0x5d0 <initSensor+0x94>
     5cc:	88 0f       	add	r24, r24
     5ce:	99 1f       	adc	r25, r25
     5d0:	0a 94       	dec	r0
     5d2:	e2 f7       	brpl	.-8      	; 0x5cc <initSensor+0x90>
     5d4:	80 95       	com	r24
     5d6:	82 23       	and	r24, r18
     5d8:	87 b9       	out	0x07, r24	; 7
		break;
     5da:	08 95       	ret
		case 'D':
		DDRD &= ~(1 << pin_);
     5dc:	2a b1       	in	r18, 0x0a	; 10
     5de:	81 e0       	ldi	r24, 0x01	; 1
     5e0:	90 e0       	ldi	r25, 0x00	; 0
     5e2:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     5e6:	02 c0       	rjmp	.+4      	; 0x5ec <initSensor+0xb0>
     5e8:	88 0f       	add	r24, r24
     5ea:	99 1f       	adc	r25, r25
     5ec:	0a 94       	dec	r0
     5ee:	e2 f7       	brpl	.-8      	; 0x5e8 <initSensor+0xac>
     5f0:	80 95       	com	r24
     5f2:	82 23       	and	r24, r18
     5f4:	8a b9       	out	0x0a, r24	; 10
		break;
     5f6:	08 95       	ret
		case 'E':
		DDRE &= ~(1 << pin_);
     5f8:	2d b1       	in	r18, 0x0d	; 13
     5fa:	81 e0       	ldi	r24, 0x01	; 1
     5fc:	90 e0       	ldi	r25, 0x00	; 0
     5fe:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     602:	02 c0       	rjmp	.+4      	; 0x608 <initSensor+0xcc>
     604:	88 0f       	add	r24, r24
     606:	99 1f       	adc	r25, r25
     608:	0a 94       	dec	r0
     60a:	e2 f7       	brpl	.-8      	; 0x604 <initSensor+0xc8>
     60c:	80 95       	com	r24
     60e:	82 23       	and	r24, r18
     610:	8d b9       	out	0x0d, r24	; 13
		break;
     612:	08 95       	ret
		case 'F':
		DDRF &= ~(1 << pin_);
     614:	20 b3       	in	r18, 0x10	; 16
     616:	81 e0       	ldi	r24, 0x01	; 1
     618:	90 e0       	ldi	r25, 0x00	; 0
     61a:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     61e:	02 c0       	rjmp	.+4      	; 0x624 <initSensor+0xe8>
     620:	88 0f       	add	r24, r24
     622:	99 1f       	adc	r25, r25
     624:	0a 94       	dec	r0
     626:	e2 f7       	brpl	.-8      	; 0x620 <initSensor+0xe4>
     628:	80 95       	com	r24
     62a:	82 23       	and	r24, r18
     62c:	80 bb       	out	0x10, r24	; 16
		break;
     62e:	08 95       	ret
		case 'G':
		DDRG &= ~(1 << pin_);
     630:	23 b3       	in	r18, 0x13	; 19
     632:	81 e0       	ldi	r24, 0x01	; 1
     634:	90 e0       	ldi	r25, 0x00	; 0
     636:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     63a:	02 c0       	rjmp	.+4      	; 0x640 <initSensor+0x104>
     63c:	88 0f       	add	r24, r24
     63e:	99 1f       	adc	r25, r25
     640:	0a 94       	dec	r0
     642:	e2 f7       	brpl	.-8      	; 0x63c <initSensor+0x100>
     644:	80 95       	com	r24
     646:	82 23       	and	r24, r18
     648:	83 bb       	out	0x13, r24	; 19
		break;
     64a:	08 95       	ret
		case 'H':
		DDRH &= ~(1 << pin_);
     64c:	e1 e0       	ldi	r30, 0x01	; 1
     64e:	f1 e0       	ldi	r31, 0x01	; 1
     650:	20 81       	ld	r18, Z
     652:	81 e0       	ldi	r24, 0x01	; 1
     654:	90 e0       	ldi	r25, 0x00	; 0
     656:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     65a:	02 c0       	rjmp	.+4      	; 0x660 <initSensor+0x124>
     65c:	88 0f       	add	r24, r24
     65e:	99 1f       	adc	r25, r25
     660:	0a 94       	dec	r0
     662:	e2 f7       	brpl	.-8      	; 0x65c <initSensor+0x120>
     664:	80 95       	com	r24
     666:	82 23       	and	r24, r18
     668:	80 83       	st	Z, r24
		break;
     66a:	08 95       	ret
		case 'J':
		DDRJ &= ~(1 << pin_);
     66c:	e4 e0       	ldi	r30, 0x04	; 4
     66e:	f1 e0       	ldi	r31, 0x01	; 1
     670:	20 81       	ld	r18, Z
     672:	81 e0       	ldi	r24, 0x01	; 1
     674:	90 e0       	ldi	r25, 0x00	; 0
     676:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     67a:	02 c0       	rjmp	.+4      	; 0x680 <initSensor+0x144>
     67c:	88 0f       	add	r24, r24
     67e:	99 1f       	adc	r25, r25
     680:	0a 94       	dec	r0
     682:	e2 f7       	brpl	.-8      	; 0x67c <initSensor+0x140>
     684:	80 95       	com	r24
     686:	82 23       	and	r24, r18
     688:	80 83       	st	Z, r24
		break;
     68a:	08 95       	ret
		case 'K':
		DDRK &= ~(1 << pin_);
     68c:	e7 e0       	ldi	r30, 0x07	; 7
     68e:	f1 e0       	ldi	r31, 0x01	; 1
     690:	20 81       	ld	r18, Z
     692:	81 e0       	ldi	r24, 0x01	; 1
     694:	90 e0       	ldi	r25, 0x00	; 0
     696:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     69a:	02 c0       	rjmp	.+4      	; 0x6a0 <initSensor+0x164>
     69c:	88 0f       	add	r24, r24
     69e:	99 1f       	adc	r25, r25
     6a0:	0a 94       	dec	r0
     6a2:	e2 f7       	brpl	.-8      	; 0x69c <initSensor+0x160>
     6a4:	80 95       	com	r24
     6a6:	82 23       	and	r24, r18
     6a8:	80 83       	st	Z, r24
		break;
     6aa:	08 95       	ret
		case 'L':
		DDRL &= ~(1 << pin_);
     6ac:	ea e0       	ldi	r30, 0x0A	; 10
     6ae:	f1 e0       	ldi	r31, 0x01	; 1
     6b0:	20 81       	ld	r18, Z
     6b2:	81 e0       	ldi	r24, 0x01	; 1
     6b4:	90 e0       	ldi	r25, 0x00	; 0
     6b6:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     6ba:	02 c0       	rjmp	.+4      	; 0x6c0 <initSensor+0x184>
     6bc:	88 0f       	add	r24, r24
     6be:	99 1f       	adc	r25, r25
     6c0:	0a 94       	dec	r0
     6c2:	e2 f7       	brpl	.-8      	; 0x6bc <initSensor+0x180>
     6c4:	80 95       	com	r24
     6c6:	82 23       	and	r24, r18
     6c8:	80 83       	st	Z, r24
     6ca:	08 95       	ret

000006cc <kontorStatus>:
	}
}

char kontorStatus()
{
	switch (register_)
     6cc:	e0 91 0e 02 	lds	r30, 0x020E	; 0x80020e <register_>
     6d0:	8e 2f       	mov	r24, r30
     6d2:	90 e0       	ldi	r25, 0x00	; 0
     6d4:	fc 01       	movw	r30, r24
     6d6:	e1 54       	subi	r30, 0x41	; 65
     6d8:	f1 09       	sbc	r31, r1
     6da:	ec 30       	cpi	r30, 0x0C	; 12
     6dc:	f1 05       	cpc	r31, r1
     6de:	08 f0       	brcs	.+2      	; 0x6e2 <kontorStatus+0x16>
     6e0:	98 c0       	rjmp	.+304    	; 0x812 <kontorStatus+0x146>
     6e2:	88 27       	eor	r24, r24
     6e4:	e2 58       	subi	r30, 0x82	; 130
     6e6:	ff 4f       	sbci	r31, 0xFF	; 255
     6e8:	8f 4f       	sbci	r24, 0xFF	; 255
     6ea:	2e c5       	rjmp	.+2652   	; 0x1148 <__tablejump2__>
	{
		case 'A':
	
		if (PINA & (1 << pin_))
     6ec:	80 b1       	in	r24, 0x00	; 0
     6ee:	90 e0       	ldi	r25, 0x00	; 0
     6f0:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     6f4:	02 c0       	rjmp	.+4      	; 0x6fa <kontorStatus+0x2e>
     6f6:	95 95       	asr	r25
     6f8:	87 95       	ror	r24
     6fa:	0a 94       	dec	r0
     6fc:	e2 f7       	brpl	.-8      	; 0x6f6 <kontorStatus+0x2a>
     6fe:	80 fd       	sbrc	r24, 0
     700:	8a c0       	rjmp	.+276    	; 0x816 <kontorStatus+0x14a>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     702:	80 e3       	ldi	r24, 0x30	; 48
     704:	08 95       	ret
		}
		break;

		case 'B':
		if (PINB & (1 << pin_))
     706:	83 b1       	in	r24, 0x03	; 3
     708:	90 e0       	ldi	r25, 0x00	; 0
     70a:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     70e:	02 c0       	rjmp	.+4      	; 0x714 <kontorStatus+0x48>
     710:	95 95       	asr	r25
     712:	87 95       	ror	r24
     714:	0a 94       	dec	r0
     716:	e2 f7       	brpl	.-8      	; 0x710 <kontorStatus+0x44>
     718:	80 fd       	sbrc	r24, 0
     71a:	7f c0       	rjmp	.+254    	; 0x81a <kontorStatus+0x14e>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     71c:	80 e3       	ldi	r24, 0x30	; 48
     71e:	08 95       	ret
		}
		break;

		case 'C':
		if (PINC & (1 << pin_))
     720:	86 b1       	in	r24, 0x06	; 6
     722:	90 e0       	ldi	r25, 0x00	; 0
     724:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     728:	02 c0       	rjmp	.+4      	; 0x72e <kontorStatus+0x62>
     72a:	95 95       	asr	r25
     72c:	87 95       	ror	r24
     72e:	0a 94       	dec	r0
     730:	e2 f7       	brpl	.-8      	; 0x72a <kontorStatus+0x5e>
     732:	80 fd       	sbrc	r24, 0
     734:	74 c0       	rjmp	.+232    	; 0x81e <kontorStatus+0x152>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     736:	80 e3       	ldi	r24, 0x30	; 48
     738:	08 95       	ret
		}
		break;

		case 'D':
		if (PIND & (1 << pin_))
     73a:	89 b1       	in	r24, 0x09	; 9
     73c:	90 e0       	ldi	r25, 0x00	; 0
     73e:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     742:	02 c0       	rjmp	.+4      	; 0x748 <kontorStatus+0x7c>
     744:	95 95       	asr	r25
     746:	87 95       	ror	r24
     748:	0a 94       	dec	r0
     74a:	e2 f7       	brpl	.-8      	; 0x744 <kontorStatus+0x78>
     74c:	80 fd       	sbrc	r24, 0
     74e:	69 c0       	rjmp	.+210    	; 0x822 <kontorStatus+0x156>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     750:	80 e3       	ldi	r24, 0x30	; 48
     752:	08 95       	ret
		}
		break;

		case 'E':
		if (PINE & (1 << pin_))
     754:	8c b1       	in	r24, 0x0c	; 12
     756:	90 e0       	ldi	r25, 0x00	; 0
     758:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     75c:	02 c0       	rjmp	.+4      	; 0x762 <kontorStatus+0x96>
     75e:	95 95       	asr	r25
     760:	87 95       	ror	r24
     762:	0a 94       	dec	r0
     764:	e2 f7       	brpl	.-8      	; 0x75e <kontorStatus+0x92>
     766:	80 fd       	sbrc	r24, 0
     768:	5e c0       	rjmp	.+188    	; 0x826 <kontorStatus+0x15a>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     76a:	80 e3       	ldi	r24, 0x30	; 48
     76c:	08 95       	ret
		}
		break;

		case 'F':
		if (PINF & (1 << pin_))
     76e:	8f b1       	in	r24, 0x0f	; 15
     770:	90 e0       	ldi	r25, 0x00	; 0
     772:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     776:	02 c0       	rjmp	.+4      	; 0x77c <kontorStatus+0xb0>
     778:	95 95       	asr	r25
     77a:	87 95       	ror	r24
     77c:	0a 94       	dec	r0
     77e:	e2 f7       	brpl	.-8      	; 0x778 <kontorStatus+0xac>
     780:	80 fd       	sbrc	r24, 0
     782:	53 c0       	rjmp	.+166    	; 0x82a <kontorStatus+0x15e>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     784:	80 e3       	ldi	r24, 0x30	; 48
     786:	08 95       	ret
		}
		break;

		case 'G':
		if (PING & (1 << pin_))
     788:	82 b3       	in	r24, 0x12	; 18
     78a:	90 e0       	ldi	r25, 0x00	; 0
     78c:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     790:	02 c0       	rjmp	.+4      	; 0x796 <kontorStatus+0xca>
     792:	95 95       	asr	r25
     794:	87 95       	ror	r24
     796:	0a 94       	dec	r0
     798:	e2 f7       	brpl	.-8      	; 0x792 <kontorStatus+0xc6>
     79a:	80 fd       	sbrc	r24, 0
     79c:	48 c0       	rjmp	.+144    	; 0x82e <kontorStatus+0x162>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     79e:	80 e3       	ldi	r24, 0x30	; 48
     7a0:	08 95       	ret
		}
		break;

		case 'H':
		if (PINH & (1 << pin_))
     7a2:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
     7a6:	90 e0       	ldi	r25, 0x00	; 0
     7a8:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     7ac:	02 c0       	rjmp	.+4      	; 0x7b2 <kontorStatus+0xe6>
     7ae:	95 95       	asr	r25
     7b0:	87 95       	ror	r24
     7b2:	0a 94       	dec	r0
     7b4:	e2 f7       	brpl	.-8      	; 0x7ae <kontorStatus+0xe2>
     7b6:	80 fd       	sbrc	r24, 0
     7b8:	3c c0       	rjmp	.+120    	; 0x832 <kontorStatus+0x166>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     7ba:	80 e3       	ldi	r24, 0x30	; 48
     7bc:	08 95       	ret
		}
		break;

		case 'J':
		if (PINJ & (1 << pin_))
     7be:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
     7c2:	90 e0       	ldi	r25, 0x00	; 0
     7c4:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     7c8:	02 c0       	rjmp	.+4      	; 0x7ce <kontorStatus+0x102>
     7ca:	95 95       	asr	r25
     7cc:	87 95       	ror	r24
     7ce:	0a 94       	dec	r0
     7d0:	e2 f7       	brpl	.-8      	; 0x7ca <kontorStatus+0xfe>
     7d2:	80 fd       	sbrc	r24, 0
     7d4:	30 c0       	rjmp	.+96     	; 0x836 <kontorStatus+0x16a>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     7d6:	80 e3       	ldi	r24, 0x30	; 48
     7d8:	08 95       	ret
		}
		break;

		case 'K':
		if (PINK & (1 << pin_))
     7da:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__TEXT_REGION_LENGTH__+0x700106>
     7de:	90 e0       	ldi	r25, 0x00	; 0
     7e0:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     7e4:	02 c0       	rjmp	.+4      	; 0x7ea <kontorStatus+0x11e>
     7e6:	95 95       	asr	r25
     7e8:	87 95       	ror	r24
     7ea:	0a 94       	dec	r0
     7ec:	e2 f7       	brpl	.-8      	; 0x7e6 <kontorStatus+0x11a>
     7ee:	80 fd       	sbrc	r24, 0
     7f0:	24 c0       	rjmp	.+72     	; 0x83a <kontorStatus+0x16e>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     7f2:	80 e3       	ldi	r24, 0x30	; 48
     7f4:	08 95       	ret
		}
		break;

		case 'L':
		if (PINL & (1 << pin_))
     7f6:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <__TEXT_REGION_LENGTH__+0x700109>
     7fa:	90 e0       	ldi	r25, 0x00	; 0
     7fc:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     800:	02 c0       	rjmp	.+4      	; 0x806 <kontorStatus+0x13a>
     802:	95 95       	asr	r25
     804:	87 95       	ror	r24
     806:	0a 94       	dec	r0
     808:	e2 f7       	brpl	.-8      	; 0x802 <kontorStatus+0x136>
     80a:	80 fd       	sbrc	r24, 0
     80c:	18 c0       	rjmp	.+48     	; 0x83e <kontorStatus+0x172>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     80e:	80 e3       	ldi	r24, 0x30	; 48
     810:	08 95       	ret
		}
		break;
		default: return '0';
     812:	80 e3       	ldi	r24, 0x30	; 48
     814:	08 95       	ret
		case 'A':
	
		if (PINA & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     816:	81 e3       	ldi	r24, 0x31	; 49
     818:	08 95       	ret

		case 'B':
		if (PINB & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     81a:	81 e3       	ldi	r24, 0x31	; 49
     81c:	08 95       	ret

		case 'C':
		if (PINC & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     81e:	81 e3       	ldi	r24, 0x31	; 49
     820:	08 95       	ret

		case 'D':
		if (PIND & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     822:	81 e3       	ldi	r24, 0x31	; 49
     824:	08 95       	ret

		case 'E':
		if (PINE & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     826:	81 e3       	ldi	r24, 0x31	; 49
     828:	08 95       	ret

		case 'F':
		if (PINF & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     82a:	81 e3       	ldi	r24, 0x31	; 49
     82c:	08 95       	ret

		case 'G':
		if (PING & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     82e:	81 e3       	ldi	r24, 0x31	; 49
     830:	08 95       	ret

		case 'H':
		if (PINH & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     832:	81 e3       	ldi	r24, 0x31	; 49
     834:	08 95       	ret

		case 'J':
		if (PINJ & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     836:	81 e3       	ldi	r24, 0x31	; 49
     838:	08 95       	ret

		case 'K':
		if (PINK & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     83a:	81 e3       	ldi	r24, 0x31	; 49
     83c:	08 95       	ret

		case 'L':
		if (PINL & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     83e:	81 e3       	ldi	r24, 0x31	; 49
			return lektorDetected_;
		}
		break;
		default: return '0';
	}
     840:	08 95       	ret

00000842 <returnerTimerStatus>:
 volatile static int ctr_ = 0;
 volatile static int timerStatus_ = 0;

 int returnerTimerStatus()
 {
	return timerStatus_;
     842:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <timerStatus_>
     846:	90 91 10 02 	lds	r25, 0x0210	; 0x800210 <timerStatus_+0x1>
 }
     84a:	08 95       	ret

0000084c <resetTimer>:



 void resetTimer()
 {
	timerStatus_ = '0';
     84c:	80 e3       	ldi	r24, 0x30	; 48
     84e:	90 e0       	ldi	r25, 0x00	; 0
     850:	90 93 10 02 	sts	0x0210, r25	; 0x800210 <timerStatus_+0x1>
     854:	80 93 0f 02 	sts	0x020F, r24	; 0x80020f <timerStatus_>
	ctr_ = 0;
     858:	10 92 12 02 	sts	0x0212, r1	; 0x800212 <ctr_+0x1>
     85c:	10 92 11 02 	sts	0x0211, r1	; 0x800211 <ctr_>
     860:	08 95       	ret

00000862 <setTimer>:

 void setTimer()
 {
 
      //Sæt timerStatus til '1' (=going)
	  timerStatus_ = '1';	
     862:	81 e3       	ldi	r24, 0x31	; 49
     864:	90 e0       	ldi	r25, 0x00	; 0
     866:	90 93 10 02 	sts	0x0210, r25	; 0x800210 <timerStatus_+0x1>
     86a:	80 93 0f 02 	sts	0x020F, r24	; 0x80020f <timerStatus_>
	  // Timer1: Normal mode, PS = 1024
	  TCCR1A = 0b00000000;
     86e:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x700080>
	  TCCR1B = 0b00000101;
     872:	85 e0       	ldi	r24, 0x05	; 5
     874:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x700081>
	  // Enable Timer1 overflow interrupt
	  TCNT1 = (0xFFFF-15625);
     878:	86 ef       	ldi	r24, 0xF6	; 246
     87a:	92 ec       	ldi	r25, 0xC2	; 194
     87c:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
     880:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>
	  TIMSK1 |= 0b00000001;
     884:	ef e6       	ldi	r30, 0x6F	; 111
     886:	f0 e0       	ldi	r31, 0x00	; 0
     888:	80 81       	ld	r24, Z
     88a:	81 60       	ori	r24, 0x01	; 1
     88c:	80 83       	st	Z, r24
     88e:	08 95       	ret

00000890 <__vector_20>:
	  
}

 ISR(TIMER1_OVF_vect)
 {
     890:	1f 92       	push	r1
     892:	0f 92       	push	r0
     894:	0f b6       	in	r0, 0x3f	; 63
     896:	0f 92       	push	r0
     898:	11 24       	eor	r1, r1
     89a:	0b b6       	in	r0, 0x3b	; 59
     89c:	0f 92       	push	r0
     89e:	2f 93       	push	r18
     8a0:	3f 93       	push	r19
     8a2:	4f 93       	push	r20
     8a4:	5f 93       	push	r21
     8a6:	6f 93       	push	r22
     8a8:	7f 93       	push	r23
     8aa:	8f 93       	push	r24
     8ac:	9f 93       	push	r25
     8ae:	af 93       	push	r26
     8b0:	bf 93       	push	r27
     8b2:	ef 93       	push	r30
     8b4:	ff 93       	push	r31
	 // Tæller ctr_ op hvert sekund.
	 ctr_++;
     8b6:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <ctr_>
     8ba:	90 91 12 02 	lds	r25, 0x0212	; 0x800212 <ctr_+0x1>
     8be:	01 96       	adiw	r24, 0x01	; 1
     8c0:	90 93 12 02 	sts	0x0212, r25	; 0x800212 <ctr_+0x1>
     8c4:	80 93 11 02 	sts	0x0211, r24	; 0x800211 <ctr_>
	 //	sætter tcnt1 til krævet værdi for 1s delay
	 TCNT1 = (0xFFFF-15625);
     8c8:	86 ef       	ldi	r24, 0xF6	; 246
     8ca:	92 ec       	ldi	r25, 0xC2	; 194
     8cc:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
     8d0:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>

	 if (ctr_ == 600) //overflow 1 gang i sekundet betyder 600 = 10 min.	 
     8d4:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <ctr_>
     8d8:	90 91 12 02 	lds	r25, 0x0212	; 0x800212 <ctr_+0x1>
     8dc:	88 35       	cpi	r24, 0x58	; 88
     8de:	92 40       	sbci	r25, 0x02	; 2
	 {
		resetTimer();
     8e0:	29 f4       	brne	.+10     	; 0x8ec <__vector_20+0x5c>
		TIMSK1 &= 0;
     8e2:	b4 df       	rcall	.-152    	; 0x84c <resetTimer>
     8e4:	ef e6       	ldi	r30, 0x6F	; 111
     8e6:	f0 e0       	ldi	r31, 0x00	; 0
     8e8:	80 81       	ld	r24, Z
	 }
     8ea:	10 82       	st	Z, r1
     8ec:	ff 91       	pop	r31
     8ee:	ef 91       	pop	r30
     8f0:	bf 91       	pop	r27
     8f2:	af 91       	pop	r26
     8f4:	9f 91       	pop	r25
     8f6:	8f 91       	pop	r24
     8f8:	7f 91       	pop	r23
     8fa:	6f 91       	pop	r22
     8fc:	5f 91       	pop	r21
     8fe:	4f 91       	pop	r20
     900:	3f 91       	pop	r19
     902:	2f 91       	pop	r18
     904:	0f 90       	pop	r0
     906:	0b be       	out	0x3b, r0	; 59
     908:	0f 90       	pop	r0
     90a:	0f be       	out	0x3f, r0	; 63
     90c:	0f 90       	pop	r0
     90e:	1f 90       	pop	r1
     910:	18 95       	reti

00000912 <initToggleSwitch>:
static char register_;
static short int pin_;

void initToggleSwitch(char register__, short int pin)
{
 	if (register__ > 'L' || register__ < 'A' || register__ == 'I')
     912:	9f eb       	ldi	r25, 0xBF	; 191
     914:	98 0f       	add	r25, r24
     916:	9c 30       	cpi	r25, 0x0C	; 12
     918:	10 f4       	brcc	.+4      	; 0x91e <initToggleSwitch+0xc>
     91a:	89 34       	cpi	r24, 0x49	; 73
     91c:	21 f4       	brne	.+8      	; 0x926 <initToggleSwitch+0x14>
 	{
	 	register_ = 'A';
     91e:	81 e4       	ldi	r24, 0x41	; 65
     920:	80 93 15 02 	sts	0x0215, r24	; 0x800215 <register_>
     924:	02 c0       	rjmp	.+4      	; 0x92a <initToggleSwitch+0x18>
 	}
	else
	{
		register_ = register__;
     926:	80 93 15 02 	sts	0x0215, r24	; 0x800215 <register_>
	}
 	if (pin > 7)
     92a:	68 30       	cpi	r22, 0x08	; 8
     92c:	71 05       	cpc	r23, r1
     92e:	3c f0       	brlt	.+14     	; 0x93e <initToggleSwitch+0x2c>
 	{
	 	pin_ = 1;
     930:	81 e0       	ldi	r24, 0x01	; 1
     932:	90 e0       	ldi	r25, 0x00	; 0
     934:	90 93 14 02 	sts	0x0214, r25	; 0x800214 <pin_+0x1>
     938:	80 93 13 02 	sts	0x0213, r24	; 0x800213 <pin_>
     93c:	04 c0       	rjmp	.+8      	; 0x946 <initToggleSwitch+0x34>
 	}
	else
	{
		pin_ = pin;
     93e:	70 93 14 02 	sts	0x0214, r23	; 0x800214 <pin_+0x1>
     942:	60 93 13 02 	sts	0x0213, r22	; 0x800213 <pin_>
	}
 	
 	switch (register_)
     946:	e0 91 15 02 	lds	r30, 0x0215	; 0x800215 <register_>
     94a:	8e 2f       	mov	r24, r30
     94c:	90 e0       	ldi	r25, 0x00	; 0
     94e:	fc 01       	movw	r30, r24
     950:	e1 54       	subi	r30, 0x41	; 65
     952:	f1 09       	sbc	r31, r1
     954:	ec 30       	cpi	r30, 0x0C	; 12
     956:	f1 05       	cpc	r31, r1
     958:	08 f0       	brcs	.+2      	; 0x95c <initToggleSwitch+0x4a>
     95a:	a6 c0       	rjmp	.+332    	; 0xaa8 <initToggleSwitch+0x196>
     95c:	88 27       	eor	r24, r24
     95e:	e6 57       	subi	r30, 0x76	; 118
     960:	ff 4f       	sbci	r31, 0xFF	; 255
     962:	8f 4f       	sbci	r24, 0xFF	; 255
     964:	f1 c3       	rjmp	.+2018   	; 0x1148 <__tablejump2__>
 	{
	 	case 'A':
	 	DDRA &= ~(1 << pin_);
     966:	21 b1       	in	r18, 0x01	; 1
     968:	81 e0       	ldi	r24, 0x01	; 1
     96a:	90 e0       	ldi	r25, 0x00	; 0
     96c:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     970:	02 c0       	rjmp	.+4      	; 0x976 <initToggleSwitch+0x64>
     972:	88 0f       	add	r24, r24
     974:	99 1f       	adc	r25, r25
     976:	0a 94       	dec	r0
     978:	e2 f7       	brpl	.-8      	; 0x972 <initToggleSwitch+0x60>
     97a:	80 95       	com	r24
     97c:	82 23       	and	r24, r18
     97e:	81 b9       	out	0x01, r24	; 1
	 	break;
     980:	08 95       	ret
	 	case 'B':
	 	DDRB &= ~(1 << pin_);
     982:	24 b1       	in	r18, 0x04	; 4
     984:	81 e0       	ldi	r24, 0x01	; 1
     986:	90 e0       	ldi	r25, 0x00	; 0
     988:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     98c:	02 c0       	rjmp	.+4      	; 0x992 <initToggleSwitch+0x80>
     98e:	88 0f       	add	r24, r24
     990:	99 1f       	adc	r25, r25
     992:	0a 94       	dec	r0
     994:	e2 f7       	brpl	.-8      	; 0x98e <initToggleSwitch+0x7c>
     996:	80 95       	com	r24
     998:	82 23       	and	r24, r18
     99a:	84 b9       	out	0x04, r24	; 4
	 	break;
     99c:	08 95       	ret
	 	case 'C':
	 	DDRC &= ~(1 << pin_);
     99e:	27 b1       	in	r18, 0x07	; 7
     9a0:	81 e0       	ldi	r24, 0x01	; 1
     9a2:	90 e0       	ldi	r25, 0x00	; 0
     9a4:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     9a8:	02 c0       	rjmp	.+4      	; 0x9ae <initToggleSwitch+0x9c>
     9aa:	88 0f       	add	r24, r24
     9ac:	99 1f       	adc	r25, r25
     9ae:	0a 94       	dec	r0
     9b0:	e2 f7       	brpl	.-8      	; 0x9aa <initToggleSwitch+0x98>
     9b2:	80 95       	com	r24
     9b4:	82 23       	and	r24, r18
     9b6:	87 b9       	out	0x07, r24	; 7
	 	break;
     9b8:	08 95       	ret
	 	case 'D':
	 	DDRD &= ~(1 << pin_);
     9ba:	2a b1       	in	r18, 0x0a	; 10
     9bc:	81 e0       	ldi	r24, 0x01	; 1
     9be:	90 e0       	ldi	r25, 0x00	; 0
     9c0:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     9c4:	02 c0       	rjmp	.+4      	; 0x9ca <initToggleSwitch+0xb8>
     9c6:	88 0f       	add	r24, r24
     9c8:	99 1f       	adc	r25, r25
     9ca:	0a 94       	dec	r0
     9cc:	e2 f7       	brpl	.-8      	; 0x9c6 <initToggleSwitch+0xb4>
     9ce:	80 95       	com	r24
     9d0:	82 23       	and	r24, r18
     9d2:	8a b9       	out	0x0a, r24	; 10
	 	break;
     9d4:	08 95       	ret
	 	case 'E':
	 	DDRE &= ~(1 << pin_);
     9d6:	2d b1       	in	r18, 0x0d	; 13
     9d8:	81 e0       	ldi	r24, 0x01	; 1
     9da:	90 e0       	ldi	r25, 0x00	; 0
     9dc:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     9e0:	02 c0       	rjmp	.+4      	; 0x9e6 <initToggleSwitch+0xd4>
     9e2:	88 0f       	add	r24, r24
     9e4:	99 1f       	adc	r25, r25
     9e6:	0a 94       	dec	r0
     9e8:	e2 f7       	brpl	.-8      	; 0x9e2 <initToggleSwitch+0xd0>
     9ea:	80 95       	com	r24
     9ec:	82 23       	and	r24, r18
     9ee:	8d b9       	out	0x0d, r24	; 13
	 	break;
     9f0:	08 95       	ret
	 	case 'F':
	 	DDRF &= ~(1 << pin_);
     9f2:	20 b3       	in	r18, 0x10	; 16
     9f4:	81 e0       	ldi	r24, 0x01	; 1
     9f6:	90 e0       	ldi	r25, 0x00	; 0
     9f8:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     9fc:	02 c0       	rjmp	.+4      	; 0xa02 <initToggleSwitch+0xf0>
     9fe:	88 0f       	add	r24, r24
     a00:	99 1f       	adc	r25, r25
     a02:	0a 94       	dec	r0
     a04:	e2 f7       	brpl	.-8      	; 0x9fe <initToggleSwitch+0xec>
     a06:	80 95       	com	r24
     a08:	82 23       	and	r24, r18
     a0a:	80 bb       	out	0x10, r24	; 16
	 	break;
     a0c:	08 95       	ret
	 	case 'G':
	 	DDRG &= ~(1 << pin_);
     a0e:	23 b3       	in	r18, 0x13	; 19
     a10:	81 e0       	ldi	r24, 0x01	; 1
     a12:	90 e0       	ldi	r25, 0x00	; 0
     a14:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     a18:	02 c0       	rjmp	.+4      	; 0xa1e <initToggleSwitch+0x10c>
     a1a:	88 0f       	add	r24, r24
     a1c:	99 1f       	adc	r25, r25
     a1e:	0a 94       	dec	r0
     a20:	e2 f7       	brpl	.-8      	; 0xa1a <initToggleSwitch+0x108>
     a22:	80 95       	com	r24
     a24:	82 23       	and	r24, r18
     a26:	83 bb       	out	0x13, r24	; 19
	 	break;
     a28:	08 95       	ret
	 	case 'H':
	 	DDRH &= ~(1 << pin_);
     a2a:	e1 e0       	ldi	r30, 0x01	; 1
     a2c:	f1 e0       	ldi	r31, 0x01	; 1
     a2e:	20 81       	ld	r18, Z
     a30:	81 e0       	ldi	r24, 0x01	; 1
     a32:	90 e0       	ldi	r25, 0x00	; 0
     a34:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     a38:	02 c0       	rjmp	.+4      	; 0xa3e <initToggleSwitch+0x12c>
     a3a:	88 0f       	add	r24, r24
     a3c:	99 1f       	adc	r25, r25
     a3e:	0a 94       	dec	r0
     a40:	e2 f7       	brpl	.-8      	; 0xa3a <initToggleSwitch+0x128>
     a42:	80 95       	com	r24
     a44:	82 23       	and	r24, r18
     a46:	80 83       	st	Z, r24
	 	break;
     a48:	08 95       	ret
	 	case 'J':
	 	DDRJ &= ~(1 << pin_);
     a4a:	e4 e0       	ldi	r30, 0x04	; 4
     a4c:	f1 e0       	ldi	r31, 0x01	; 1
     a4e:	20 81       	ld	r18, Z
     a50:	81 e0       	ldi	r24, 0x01	; 1
     a52:	90 e0       	ldi	r25, 0x00	; 0
     a54:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     a58:	02 c0       	rjmp	.+4      	; 0xa5e <initToggleSwitch+0x14c>
     a5a:	88 0f       	add	r24, r24
     a5c:	99 1f       	adc	r25, r25
     a5e:	0a 94       	dec	r0
     a60:	e2 f7       	brpl	.-8      	; 0xa5a <initToggleSwitch+0x148>
     a62:	80 95       	com	r24
     a64:	82 23       	and	r24, r18
     a66:	80 83       	st	Z, r24
	 	break;
     a68:	08 95       	ret
	 	case 'K':
	 	DDRK &= ~(1 << pin_);
     a6a:	e7 e0       	ldi	r30, 0x07	; 7
     a6c:	f1 e0       	ldi	r31, 0x01	; 1
     a6e:	20 81       	ld	r18, Z
     a70:	81 e0       	ldi	r24, 0x01	; 1
     a72:	90 e0       	ldi	r25, 0x00	; 0
     a74:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     a78:	02 c0       	rjmp	.+4      	; 0xa7e <initToggleSwitch+0x16c>
     a7a:	88 0f       	add	r24, r24
     a7c:	99 1f       	adc	r25, r25
     a7e:	0a 94       	dec	r0
     a80:	e2 f7       	brpl	.-8      	; 0xa7a <initToggleSwitch+0x168>
     a82:	80 95       	com	r24
     a84:	82 23       	and	r24, r18
     a86:	80 83       	st	Z, r24
	 	break;
     a88:	08 95       	ret
	 	case 'L':
	 	DDRL &= ~(1 << pin_);
     a8a:	ea e0       	ldi	r30, 0x0A	; 10
     a8c:	f1 e0       	ldi	r31, 0x01	; 1
     a8e:	20 81       	ld	r18, Z
     a90:	81 e0       	ldi	r24, 0x01	; 1
     a92:	90 e0       	ldi	r25, 0x00	; 0
     a94:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     a98:	02 c0       	rjmp	.+4      	; 0xa9e <initToggleSwitch+0x18c>
     a9a:	88 0f       	add	r24, r24
     a9c:	99 1f       	adc	r25, r25
     a9e:	0a 94       	dec	r0
     aa0:	e2 f7       	brpl	.-8      	; 0xa9a <initToggleSwitch+0x188>
     aa2:	80 95       	com	r24
     aa4:	82 23       	and	r24, r18
     aa6:	80 83       	st	Z, r24
     aa8:	08 95       	ret

00000aaa <toggleSwitchStatus>:

}

char toggleSwitchStatus()
{
	switch (register_)
     aaa:	e0 91 15 02 	lds	r30, 0x0215	; 0x800215 <register_>
     aae:	8e 2f       	mov	r24, r30
     ab0:	90 e0       	ldi	r25, 0x00	; 0
     ab2:	fc 01       	movw	r30, r24
     ab4:	e1 54       	subi	r30, 0x41	; 65
     ab6:	f1 09       	sbc	r31, r1
     ab8:	ec 30       	cpi	r30, 0x0C	; 12
     aba:	f1 05       	cpc	r31, r1
     abc:	08 f0       	brcs	.+2      	; 0xac0 <toggleSwitchStatus+0x16>
     abe:	06 c1       	rjmp	.+524    	; 0xccc <toggleSwitchStatus+0x222>
     ac0:	88 27       	eor	r24, r24
     ac2:	ea 56       	subi	r30, 0x6A	; 106
     ac4:	ff 4f       	sbci	r31, 0xFF	; 255
     ac6:	8f 4f       	sbci	r24, 0xFF	; 255
     ac8:	3f c3       	rjmp	.+1662   	; 0x1148 <__tablejump2__>
	{
		case 'A':
		
		if (PINA & (1 << pin_))
     aca:	80 b1       	in	r24, 0x00	; 0
     acc:	90 e0       	ldi	r25, 0x00	; 0
     ace:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     ad2:	02 c0       	rjmp	.+4      	; 0xad8 <toggleSwitchStatus+0x2e>
     ad4:	95 95       	asr	r25
     ad6:	87 95       	ror	r24
     ad8:	0a 94       	dec	r0
     ada:	e2 f7       	brpl	.-8      	; 0xad4 <toggleSwitchStatus+0x2a>
     adc:	80 ff       	sbrs	r24, 0
     ade:	06 c0       	rjmp	.+12     	; 0xaec <toggleSwitchStatus+0x42>
		{
			tilstand_ = '1';
     ae0:	81 e3       	ldi	r24, 0x31	; 49
     ae2:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     ae6:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     aea:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     aec:	80 e3       	ldi	r24, 0x30	; 48
     aee:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     af2:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     af6:	08 95       	ret
		}
		break;

		case 'B':
		if (PINB & (1 << pin_))
     af8:	83 b1       	in	r24, 0x03	; 3
     afa:	90 e0       	ldi	r25, 0x00	; 0
     afc:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     b00:	02 c0       	rjmp	.+4      	; 0xb06 <toggleSwitchStatus+0x5c>
     b02:	95 95       	asr	r25
     b04:	87 95       	ror	r24
     b06:	0a 94       	dec	r0
     b08:	e2 f7       	brpl	.-8      	; 0xb02 <toggleSwitchStatus+0x58>
     b0a:	80 ff       	sbrs	r24, 0
     b0c:	06 c0       	rjmp	.+12     	; 0xb1a <toggleSwitchStatus+0x70>
		{
			tilstand_ = '1';
     b0e:	81 e3       	ldi	r24, 0x31	; 49
     b10:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     b14:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     b18:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     b1a:	80 e3       	ldi	r24, 0x30	; 48
     b1c:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     b20:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     b24:	08 95       	ret
		}
		break;

		case 'C':
		if (PINC & (1 << pin_))
     b26:	86 b1       	in	r24, 0x06	; 6
     b28:	90 e0       	ldi	r25, 0x00	; 0
     b2a:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     b2e:	02 c0       	rjmp	.+4      	; 0xb34 <toggleSwitchStatus+0x8a>
     b30:	95 95       	asr	r25
     b32:	87 95       	ror	r24
     b34:	0a 94       	dec	r0
     b36:	e2 f7       	brpl	.-8      	; 0xb30 <toggleSwitchStatus+0x86>
     b38:	80 ff       	sbrs	r24, 0
     b3a:	06 c0       	rjmp	.+12     	; 0xb48 <toggleSwitchStatus+0x9e>
		{
			tilstand_ = '1';
     b3c:	81 e3       	ldi	r24, 0x31	; 49
     b3e:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     b42:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     b46:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     b48:	80 e3       	ldi	r24, 0x30	; 48
     b4a:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     b4e:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     b52:	08 95       	ret
		}
		break;

		case 'D':
		if (PIND & (1 << pin_))
     b54:	89 b1       	in	r24, 0x09	; 9
     b56:	90 e0       	ldi	r25, 0x00	; 0
     b58:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     b5c:	02 c0       	rjmp	.+4      	; 0xb62 <toggleSwitchStatus+0xb8>
     b5e:	95 95       	asr	r25
     b60:	87 95       	ror	r24
     b62:	0a 94       	dec	r0
     b64:	e2 f7       	brpl	.-8      	; 0xb5e <toggleSwitchStatus+0xb4>
     b66:	80 ff       	sbrs	r24, 0
     b68:	06 c0       	rjmp	.+12     	; 0xb76 <toggleSwitchStatus+0xcc>
		{
			tilstand_ = '1';
     b6a:	81 e3       	ldi	r24, 0x31	; 49
     b6c:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     b70:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     b74:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     b76:	80 e3       	ldi	r24, 0x30	; 48
     b78:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     b7c:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     b80:	08 95       	ret
		}
		break;

		case 'E':
		if (PINE & (1 << pin_))
     b82:	8c b1       	in	r24, 0x0c	; 12
     b84:	90 e0       	ldi	r25, 0x00	; 0
     b86:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     b8a:	02 c0       	rjmp	.+4      	; 0xb90 <toggleSwitchStatus+0xe6>
     b8c:	95 95       	asr	r25
     b8e:	87 95       	ror	r24
     b90:	0a 94       	dec	r0
     b92:	e2 f7       	brpl	.-8      	; 0xb8c <toggleSwitchStatus+0xe2>
     b94:	80 ff       	sbrs	r24, 0
     b96:	06 c0       	rjmp	.+12     	; 0xba4 <toggleSwitchStatus+0xfa>
		{
			tilstand_ = '1';
     b98:	81 e3       	ldi	r24, 0x31	; 49
     b9a:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     b9e:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     ba2:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     ba4:	80 e3       	ldi	r24, 0x30	; 48
     ba6:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     baa:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     bae:	08 95       	ret
		}
		break;

		case 'F':
		if (PINF & (1 << pin_))
     bb0:	8f b1       	in	r24, 0x0f	; 15
     bb2:	90 e0       	ldi	r25, 0x00	; 0
     bb4:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     bb8:	02 c0       	rjmp	.+4      	; 0xbbe <toggleSwitchStatus+0x114>
     bba:	95 95       	asr	r25
     bbc:	87 95       	ror	r24
     bbe:	0a 94       	dec	r0
     bc0:	e2 f7       	brpl	.-8      	; 0xbba <toggleSwitchStatus+0x110>
     bc2:	80 ff       	sbrs	r24, 0
     bc4:	06 c0       	rjmp	.+12     	; 0xbd2 <toggleSwitchStatus+0x128>
		{
			tilstand_ = '1';
     bc6:	81 e3       	ldi	r24, 0x31	; 49
     bc8:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     bcc:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     bd0:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     bd2:	80 e3       	ldi	r24, 0x30	; 48
     bd4:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     bd8:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     bdc:	08 95       	ret
		}
		break;

		case 'G':
		if (PING & (1 << pin_))
     bde:	82 b3       	in	r24, 0x12	; 18
     be0:	90 e0       	ldi	r25, 0x00	; 0
     be2:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     be6:	02 c0       	rjmp	.+4      	; 0xbec <toggleSwitchStatus+0x142>
     be8:	95 95       	asr	r25
     bea:	87 95       	ror	r24
     bec:	0a 94       	dec	r0
     bee:	e2 f7       	brpl	.-8      	; 0xbe8 <toggleSwitchStatus+0x13e>
     bf0:	80 ff       	sbrs	r24, 0
     bf2:	06 c0       	rjmp	.+12     	; 0xc00 <toggleSwitchStatus+0x156>
		{
			tilstand_ = '1';
     bf4:	81 e3       	ldi	r24, 0x31	; 49
     bf6:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     bfa:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     bfe:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c00:	80 e3       	ldi	r24, 0x30	; 48
     c02:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     c06:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     c0a:	08 95       	ret
		}
		break;

		case 'H':
		if (PINH & (1 << pin_))
     c0c:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
     c10:	90 e0       	ldi	r25, 0x00	; 0
     c12:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     c16:	02 c0       	rjmp	.+4      	; 0xc1c <toggleSwitchStatus+0x172>
     c18:	95 95       	asr	r25
     c1a:	87 95       	ror	r24
     c1c:	0a 94       	dec	r0
     c1e:	e2 f7       	brpl	.-8      	; 0xc18 <toggleSwitchStatus+0x16e>
     c20:	80 ff       	sbrs	r24, 0
     c22:	06 c0       	rjmp	.+12     	; 0xc30 <toggleSwitchStatus+0x186>
		{
			tilstand_ = '1';
     c24:	81 e3       	ldi	r24, 0x31	; 49
     c26:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     c2a:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     c2e:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c30:	80 e3       	ldi	r24, 0x30	; 48
     c32:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     c36:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     c3a:	08 95       	ret
		}
		break;

		case 'J':
		if (PINJ & (1 << pin_))
     c3c:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
     c40:	90 e0       	ldi	r25, 0x00	; 0
     c42:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     c46:	02 c0       	rjmp	.+4      	; 0xc4c <toggleSwitchStatus+0x1a2>
     c48:	95 95       	asr	r25
     c4a:	87 95       	ror	r24
     c4c:	0a 94       	dec	r0
     c4e:	e2 f7       	brpl	.-8      	; 0xc48 <toggleSwitchStatus+0x19e>
     c50:	80 ff       	sbrs	r24, 0
     c52:	06 c0       	rjmp	.+12     	; 0xc60 <toggleSwitchStatus+0x1b6>
		{
			tilstand_ = '1';
     c54:	81 e3       	ldi	r24, 0x31	; 49
     c56:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     c5a:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     c5e:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c60:	80 e3       	ldi	r24, 0x30	; 48
     c62:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     c66:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     c6a:	08 95       	ret
		}
		break;

		case 'K':
		if (PINK & (1 << pin_))
     c6c:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__TEXT_REGION_LENGTH__+0x700106>
     c70:	90 e0       	ldi	r25, 0x00	; 0
     c72:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     c76:	02 c0       	rjmp	.+4      	; 0xc7c <toggleSwitchStatus+0x1d2>
     c78:	95 95       	asr	r25
     c7a:	87 95       	ror	r24
     c7c:	0a 94       	dec	r0
     c7e:	e2 f7       	brpl	.-8      	; 0xc78 <toggleSwitchStatus+0x1ce>
     c80:	80 ff       	sbrs	r24, 0
     c82:	06 c0       	rjmp	.+12     	; 0xc90 <toggleSwitchStatus+0x1e6>
		{
			tilstand_ = '1';
     c84:	81 e3       	ldi	r24, 0x31	; 49
     c86:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     c8a:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     c8e:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c90:	80 e3       	ldi	r24, 0x30	; 48
     c92:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     c96:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     c9a:	08 95       	ret
		}
		break;

		case 'L':
		if (PINL & (1 << pin_))
     c9c:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <__TEXT_REGION_LENGTH__+0x700109>
     ca0:	90 e0       	ldi	r25, 0x00	; 0
     ca2:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <pin_>
     ca6:	02 c0       	rjmp	.+4      	; 0xcac <toggleSwitchStatus+0x202>
     ca8:	95 95       	asr	r25
     caa:	87 95       	ror	r24
     cac:	0a 94       	dec	r0
     cae:	e2 f7       	brpl	.-8      	; 0xca8 <toggleSwitchStatus+0x1fe>
     cb0:	80 ff       	sbrs	r24, 0
     cb2:	06 c0       	rjmp	.+12     	; 0xcc0 <toggleSwitchStatus+0x216>
		{
			tilstand_ = '1';
     cb4:	81 e3       	ldi	r24, 0x31	; 49
     cb6:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     cba:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     cbe:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     cc0:	80 e3       	ldi	r24, 0x30	; 48
     cc2:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     cc6:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     cca:	08 95       	ret
		}
		break;
		default: return '0';
     ccc:	80 e3       	ldi	r24, 0x30	; 48
	}
     cce:	08 95       	ret

00000cd0 <initToggleSwitchLED>:
 static char register_;
 static short int pin_;

 void initToggleSwitchLED(char register__, short int pin)
 {
	if (register__ > 'L' || register__ < 'A' || register__ == 'I')
     cd0:	9f eb       	ldi	r25, 0xBF	; 191
     cd2:	98 0f       	add	r25, r24
     cd4:	9c 30       	cpi	r25, 0x0C	; 12
     cd6:	10 f4       	brcc	.+4      	; 0xcdc <initToggleSwitchLED+0xc>
     cd8:	89 34       	cpi	r24, 0x49	; 73
     cda:	21 f4       	brne	.+8      	; 0xce4 <initToggleSwitchLED+0x14>
	{
		register_ = 'A';
     cdc:	81 e4       	ldi	r24, 0x41	; 65
     cde:	80 93 18 02 	sts	0x0218, r24	; 0x800218 <register_>
     ce2:	02 c0       	rjmp	.+4      	; 0xce8 <initToggleSwitchLED+0x18>
	}
	else
	{
		register_ = register__;
     ce4:	80 93 18 02 	sts	0x0218, r24	; 0x800218 <register_>
	}
	if (pin > 7 || pin < 0)
     ce8:	68 30       	cpi	r22, 0x08	; 8
     cea:	71 05       	cpc	r23, r1
     cec:	38 f0       	brcs	.+14     	; 0xcfc <initToggleSwitchLED+0x2c>
	{
		pin_ = 1;
     cee:	81 e0       	ldi	r24, 0x01	; 1
     cf0:	90 e0       	ldi	r25, 0x00	; 0
     cf2:	90 93 17 02 	sts	0x0217, r25	; 0x800217 <pin_+0x1>
     cf6:	80 93 16 02 	sts	0x0216, r24	; 0x800216 <pin_>
     cfa:	04 c0       	rjmp	.+8      	; 0xd04 <initToggleSwitchLED+0x34>
	}
	else
	{
		pin_ = pin;
     cfc:	70 93 17 02 	sts	0x0217, r23	; 0x800217 <pin_+0x1>
     d00:	60 93 16 02 	sts	0x0216, r22	; 0x800216 <pin_>
	}

	//sæt given pin til output

	switch (register_)
     d04:	e0 91 18 02 	lds	r30, 0x0218	; 0x800218 <register_>
     d08:	8e 2f       	mov	r24, r30
     d0a:	90 e0       	ldi	r25, 0x00	; 0
     d0c:	fc 01       	movw	r30, r24
     d0e:	e1 54       	subi	r30, 0x41	; 65
     d10:	f1 09       	sbc	r31, r1
     d12:	ec 30       	cpi	r30, 0x0C	; 12
     d14:	f1 05       	cpc	r31, r1
     d16:	08 f0       	brcs	.+2      	; 0xd1a <initToggleSwitchLED+0x4a>
     d18:	9b c0       	rjmp	.+310    	; 0xe50 <initToggleSwitchLED+0x180>
     d1a:	88 27       	eor	r24, r24
     d1c:	ee 55       	subi	r30, 0x5E	; 94
     d1e:	ff 4f       	sbci	r31, 0xFF	; 255
     d20:	8f 4f       	sbci	r24, 0xFF	; 255
     d22:	12 c2       	rjmp	.+1060   	; 0x1148 <__tablejump2__>
	{
	case 'A':
	DDRA |= (1 << pin_);
     d24:	21 b1       	in	r18, 0x01	; 1
     d26:	81 e0       	ldi	r24, 0x01	; 1
     d28:	90 e0       	ldi	r25, 0x00	; 0
     d2a:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     d2e:	02 c0       	rjmp	.+4      	; 0xd34 <initToggleSwitchLED+0x64>
     d30:	88 0f       	add	r24, r24
     d32:	99 1f       	adc	r25, r25
     d34:	0a 94       	dec	r0
     d36:	e2 f7       	brpl	.-8      	; 0xd30 <initToggleSwitchLED+0x60>
     d38:	82 2b       	or	r24, r18
     d3a:	81 b9       	out	0x01, r24	; 1
	break;
     d3c:	08 95       	ret
	case 'B':
	DDRB |= (1 << pin_);
     d3e:	24 b1       	in	r18, 0x04	; 4
     d40:	81 e0       	ldi	r24, 0x01	; 1
     d42:	90 e0       	ldi	r25, 0x00	; 0
     d44:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     d48:	02 c0       	rjmp	.+4      	; 0xd4e <initToggleSwitchLED+0x7e>
     d4a:	88 0f       	add	r24, r24
     d4c:	99 1f       	adc	r25, r25
     d4e:	0a 94       	dec	r0
     d50:	e2 f7       	brpl	.-8      	; 0xd4a <initToggleSwitchLED+0x7a>
     d52:	82 2b       	or	r24, r18
     d54:	84 b9       	out	0x04, r24	; 4
	break;
     d56:	08 95       	ret
	case 'C':
	DDRC |= (1 << pin_);
     d58:	27 b1       	in	r18, 0x07	; 7
     d5a:	81 e0       	ldi	r24, 0x01	; 1
     d5c:	90 e0       	ldi	r25, 0x00	; 0
     d5e:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     d62:	02 c0       	rjmp	.+4      	; 0xd68 <initToggleSwitchLED+0x98>
     d64:	88 0f       	add	r24, r24
     d66:	99 1f       	adc	r25, r25
     d68:	0a 94       	dec	r0
     d6a:	e2 f7       	brpl	.-8      	; 0xd64 <initToggleSwitchLED+0x94>
     d6c:	82 2b       	or	r24, r18
     d6e:	87 b9       	out	0x07, r24	; 7
	break;
     d70:	08 95       	ret
	case 'D':
	DDRD |= (1 << pin_);
     d72:	2a b1       	in	r18, 0x0a	; 10
     d74:	81 e0       	ldi	r24, 0x01	; 1
     d76:	90 e0       	ldi	r25, 0x00	; 0
     d78:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     d7c:	02 c0       	rjmp	.+4      	; 0xd82 <initToggleSwitchLED+0xb2>
     d7e:	88 0f       	add	r24, r24
     d80:	99 1f       	adc	r25, r25
     d82:	0a 94       	dec	r0
     d84:	e2 f7       	brpl	.-8      	; 0xd7e <initToggleSwitchLED+0xae>
     d86:	82 2b       	or	r24, r18
     d88:	8a b9       	out	0x0a, r24	; 10
	break;
     d8a:	08 95       	ret
	case 'E':
	DDRE |= (1 << pin_);
     d8c:	2d b1       	in	r18, 0x0d	; 13
     d8e:	81 e0       	ldi	r24, 0x01	; 1
     d90:	90 e0       	ldi	r25, 0x00	; 0
     d92:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     d96:	02 c0       	rjmp	.+4      	; 0xd9c <initToggleSwitchLED+0xcc>
     d98:	88 0f       	add	r24, r24
     d9a:	99 1f       	adc	r25, r25
     d9c:	0a 94       	dec	r0
     d9e:	e2 f7       	brpl	.-8      	; 0xd98 <initToggleSwitchLED+0xc8>
     da0:	82 2b       	or	r24, r18
     da2:	8d b9       	out	0x0d, r24	; 13
	break;
     da4:	08 95       	ret
	case 'F':
	DDRF |= (1 << pin_);
     da6:	20 b3       	in	r18, 0x10	; 16
     da8:	81 e0       	ldi	r24, 0x01	; 1
     daa:	90 e0       	ldi	r25, 0x00	; 0
     dac:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     db0:	02 c0       	rjmp	.+4      	; 0xdb6 <initToggleSwitchLED+0xe6>
     db2:	88 0f       	add	r24, r24
     db4:	99 1f       	adc	r25, r25
     db6:	0a 94       	dec	r0
     db8:	e2 f7       	brpl	.-8      	; 0xdb2 <initToggleSwitchLED+0xe2>
     dba:	82 2b       	or	r24, r18
     dbc:	80 bb       	out	0x10, r24	; 16
	break;
     dbe:	08 95       	ret
	case 'G':
	DDRG |= (1 << pin_);
     dc0:	23 b3       	in	r18, 0x13	; 19
     dc2:	81 e0       	ldi	r24, 0x01	; 1
     dc4:	90 e0       	ldi	r25, 0x00	; 0
     dc6:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     dca:	02 c0       	rjmp	.+4      	; 0xdd0 <initToggleSwitchLED+0x100>
     dcc:	88 0f       	add	r24, r24
     dce:	99 1f       	adc	r25, r25
     dd0:	0a 94       	dec	r0
     dd2:	e2 f7       	brpl	.-8      	; 0xdcc <initToggleSwitchLED+0xfc>
     dd4:	82 2b       	or	r24, r18
     dd6:	83 bb       	out	0x13, r24	; 19
	break;
     dd8:	08 95       	ret
	case 'H':
	DDRH |= (1 << pin_);
     dda:	e1 e0       	ldi	r30, 0x01	; 1
     ddc:	f1 e0       	ldi	r31, 0x01	; 1
     dde:	20 81       	ld	r18, Z
     de0:	81 e0       	ldi	r24, 0x01	; 1
     de2:	90 e0       	ldi	r25, 0x00	; 0
     de4:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     de8:	02 c0       	rjmp	.+4      	; 0xdee <initToggleSwitchLED+0x11e>
     dea:	88 0f       	add	r24, r24
     dec:	99 1f       	adc	r25, r25
     dee:	0a 94       	dec	r0
     df0:	e2 f7       	brpl	.-8      	; 0xdea <initToggleSwitchLED+0x11a>
     df2:	82 2b       	or	r24, r18
     df4:	80 83       	st	Z, r24
	break;
     df6:	08 95       	ret
	case 'J':
	DDRJ |= (1 << pin_);
     df8:	e4 e0       	ldi	r30, 0x04	; 4
     dfa:	f1 e0       	ldi	r31, 0x01	; 1
     dfc:	20 81       	ld	r18, Z
     dfe:	81 e0       	ldi	r24, 0x01	; 1
     e00:	90 e0       	ldi	r25, 0x00	; 0
     e02:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     e06:	02 c0       	rjmp	.+4      	; 0xe0c <initToggleSwitchLED+0x13c>
     e08:	88 0f       	add	r24, r24
     e0a:	99 1f       	adc	r25, r25
     e0c:	0a 94       	dec	r0
     e0e:	e2 f7       	brpl	.-8      	; 0xe08 <initToggleSwitchLED+0x138>
     e10:	82 2b       	or	r24, r18
     e12:	80 83       	st	Z, r24
	break;
     e14:	08 95       	ret
	case 'K':
	DDRK |= (1 << pin_);
     e16:	e7 e0       	ldi	r30, 0x07	; 7
     e18:	f1 e0       	ldi	r31, 0x01	; 1
     e1a:	20 81       	ld	r18, Z
     e1c:	81 e0       	ldi	r24, 0x01	; 1
     e1e:	90 e0       	ldi	r25, 0x00	; 0
     e20:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     e24:	02 c0       	rjmp	.+4      	; 0xe2a <initToggleSwitchLED+0x15a>
     e26:	88 0f       	add	r24, r24
     e28:	99 1f       	adc	r25, r25
     e2a:	0a 94       	dec	r0
     e2c:	e2 f7       	brpl	.-8      	; 0xe26 <initToggleSwitchLED+0x156>
     e2e:	82 2b       	or	r24, r18
     e30:	80 83       	st	Z, r24
	break;
     e32:	08 95       	ret
	case 'L':
	DDRL |= (1 << pin_);
     e34:	ea e0       	ldi	r30, 0x0A	; 10
     e36:	f1 e0       	ldi	r31, 0x01	; 1
     e38:	20 81       	ld	r18, Z
     e3a:	81 e0       	ldi	r24, 0x01	; 1
     e3c:	90 e0       	ldi	r25, 0x00	; 0
     e3e:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     e42:	02 c0       	rjmp	.+4      	; 0xe48 <initToggleSwitchLED+0x178>
     e44:	88 0f       	add	r24, r24
     e46:	99 1f       	adc	r25, r25
     e48:	0a 94       	dec	r0
     e4a:	e2 f7       	brpl	.-8      	; 0xe44 <initToggleSwitchLED+0x174>
     e4c:	82 2b       	or	r24, r18
     e4e:	80 83       	st	Z, r24
     e50:	08 95       	ret

00000e52 <setToggleSwitchLED>:
	}
 }


 void setToggleSwitchLED(char bool_)
 {
     e52:	28 2f       	mov	r18, r24
	switch (register_)
     e54:	e0 91 18 02 	lds	r30, 0x0218	; 0x800218 <register_>
     e58:	8e 2f       	mov	r24, r30
     e5a:	90 e0       	ldi	r25, 0x00	; 0
     e5c:	fc 01       	movw	r30, r24
     e5e:	e1 54       	subi	r30, 0x41	; 65
     e60:	f1 09       	sbc	r31, r1
     e62:	ec 30       	cpi	r30, 0x0C	; 12
     e64:	f1 05       	cpc	r31, r1
     e66:	08 f0       	brcs	.+2      	; 0xe6a <setToggleSwitchLED+0x18>
     e68:	53 c1       	rjmp	.+678    	; 0x1110 <setToggleSwitchLED+0x2be>
     e6a:	88 27       	eor	r24, r24
     e6c:	e2 55       	subi	r30, 0x52	; 82
     e6e:	ff 4f       	sbci	r31, 0xFF	; 255
     e70:	8f 4f       	sbci	r24, 0xFF	; 255
     e72:	6a c1       	rjmp	.+724    	; 0x1148 <__tablejump2__>
	{
		case 'A':
		if (bool_ == '0')
     e74:	20 33       	cpi	r18, 0x30	; 48
     e76:	71 f4       	brne	.+28     	; 0xe94 <setToggleSwitchLED+0x42>
		{
			PORTA &= ~(1 << pin_);
     e78:	22 b1       	in	r18, 0x02	; 2
     e7a:	81 e0       	ldi	r24, 0x01	; 1
     e7c:	90 e0       	ldi	r25, 0x00	; 0
     e7e:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     e82:	02 c0       	rjmp	.+4      	; 0xe88 <setToggleSwitchLED+0x36>
     e84:	88 0f       	add	r24, r24
     e86:	99 1f       	adc	r25, r25
     e88:	0a 94       	dec	r0
     e8a:	e2 f7       	brpl	.-8      	; 0xe84 <setToggleSwitchLED+0x32>
     e8c:	80 95       	com	r24
     e8e:	82 23       	and	r24, r18
     e90:	82 b9       	out	0x02, r24	; 2
     e92:	08 95       	ret
		}
		else 
		{
			PORTA |= (1 << pin_);
     e94:	22 b1       	in	r18, 0x02	; 2
     e96:	81 e0       	ldi	r24, 0x01	; 1
     e98:	90 e0       	ldi	r25, 0x00	; 0
     e9a:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     e9e:	02 c0       	rjmp	.+4      	; 0xea4 <setToggleSwitchLED+0x52>
     ea0:	88 0f       	add	r24, r24
     ea2:	99 1f       	adc	r25, r25
     ea4:	0a 94       	dec	r0
     ea6:	e2 f7       	brpl	.-8      	; 0xea0 <setToggleSwitchLED+0x4e>
     ea8:	82 2b       	or	r24, r18
     eaa:	82 b9       	out	0x02, r24	; 2
     eac:	08 95       	ret
		}
		break;

		case 'B':
		if (bool_ == '0')
     eae:	20 33       	cpi	r18, 0x30	; 48
     eb0:	71 f4       	brne	.+28     	; 0xece <setToggleSwitchLED+0x7c>
		{
			PORTB &= ~(1 << pin_);
     eb2:	25 b1       	in	r18, 0x05	; 5
     eb4:	81 e0       	ldi	r24, 0x01	; 1
     eb6:	90 e0       	ldi	r25, 0x00	; 0
     eb8:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     ebc:	02 c0       	rjmp	.+4      	; 0xec2 <setToggleSwitchLED+0x70>
     ebe:	88 0f       	add	r24, r24
     ec0:	99 1f       	adc	r25, r25
     ec2:	0a 94       	dec	r0
     ec4:	e2 f7       	brpl	.-8      	; 0xebe <setToggleSwitchLED+0x6c>
     ec6:	80 95       	com	r24
     ec8:	82 23       	and	r24, r18
     eca:	85 b9       	out	0x05, r24	; 5
     ecc:	08 95       	ret
		}
		else
		{
			PORTB |= (1 << pin_);
     ece:	25 b1       	in	r18, 0x05	; 5
     ed0:	81 e0       	ldi	r24, 0x01	; 1
     ed2:	90 e0       	ldi	r25, 0x00	; 0
     ed4:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     ed8:	02 c0       	rjmp	.+4      	; 0xede <setToggleSwitchLED+0x8c>
     eda:	88 0f       	add	r24, r24
     edc:	99 1f       	adc	r25, r25
     ede:	0a 94       	dec	r0
     ee0:	e2 f7       	brpl	.-8      	; 0xeda <setToggleSwitchLED+0x88>
     ee2:	82 2b       	or	r24, r18
     ee4:	85 b9       	out	0x05, r24	; 5
     ee6:	08 95       	ret
		}
		break;
		case 'C':
		if (bool_ == '0')
     ee8:	20 33       	cpi	r18, 0x30	; 48
     eea:	71 f4       	brne	.+28     	; 0xf08 <setToggleSwitchLED+0xb6>
		{
			PORTC &= ~(1 << pin_);
     eec:	28 b1       	in	r18, 0x08	; 8
     eee:	81 e0       	ldi	r24, 0x01	; 1
     ef0:	90 e0       	ldi	r25, 0x00	; 0
     ef2:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     ef6:	02 c0       	rjmp	.+4      	; 0xefc <setToggleSwitchLED+0xaa>
     ef8:	88 0f       	add	r24, r24
     efa:	99 1f       	adc	r25, r25
     efc:	0a 94       	dec	r0
     efe:	e2 f7       	brpl	.-8      	; 0xef8 <setToggleSwitchLED+0xa6>
     f00:	80 95       	com	r24
     f02:	82 23       	and	r24, r18
     f04:	88 b9       	out	0x08, r24	; 8
     f06:	08 95       	ret
		}
		else
		{
			PORTC |= (1 << pin_);
     f08:	28 b1       	in	r18, 0x08	; 8
     f0a:	81 e0       	ldi	r24, 0x01	; 1
     f0c:	90 e0       	ldi	r25, 0x00	; 0
     f0e:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     f12:	02 c0       	rjmp	.+4      	; 0xf18 <setToggleSwitchLED+0xc6>
     f14:	88 0f       	add	r24, r24
     f16:	99 1f       	adc	r25, r25
     f18:	0a 94       	dec	r0
     f1a:	e2 f7       	brpl	.-8      	; 0xf14 <setToggleSwitchLED+0xc2>
     f1c:	82 2b       	or	r24, r18
     f1e:	88 b9       	out	0x08, r24	; 8
     f20:	08 95       	ret
		}
		break;
		case 'D':
		if (bool_ == '0')
     f22:	20 33       	cpi	r18, 0x30	; 48
     f24:	71 f4       	brne	.+28     	; 0xf42 <setToggleSwitchLED+0xf0>
		{
			PORTD &= ~(1 << pin_);
     f26:	2b b1       	in	r18, 0x0b	; 11
     f28:	81 e0       	ldi	r24, 0x01	; 1
     f2a:	90 e0       	ldi	r25, 0x00	; 0
     f2c:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     f30:	02 c0       	rjmp	.+4      	; 0xf36 <setToggleSwitchLED+0xe4>
     f32:	88 0f       	add	r24, r24
     f34:	99 1f       	adc	r25, r25
     f36:	0a 94       	dec	r0
     f38:	e2 f7       	brpl	.-8      	; 0xf32 <setToggleSwitchLED+0xe0>
     f3a:	80 95       	com	r24
     f3c:	82 23       	and	r24, r18
     f3e:	8b b9       	out	0x0b, r24	; 11
     f40:	08 95       	ret
		}
		else
		{
			PORTD |= (1 << pin_);
     f42:	2b b1       	in	r18, 0x0b	; 11
     f44:	81 e0       	ldi	r24, 0x01	; 1
     f46:	90 e0       	ldi	r25, 0x00	; 0
     f48:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     f4c:	02 c0       	rjmp	.+4      	; 0xf52 <setToggleSwitchLED+0x100>
     f4e:	88 0f       	add	r24, r24
     f50:	99 1f       	adc	r25, r25
     f52:	0a 94       	dec	r0
     f54:	e2 f7       	brpl	.-8      	; 0xf4e <setToggleSwitchLED+0xfc>
     f56:	82 2b       	or	r24, r18
     f58:	8b b9       	out	0x0b, r24	; 11
     f5a:	08 95       	ret
		}
		break;
		case 'E':
		if (bool_ == '0')
     f5c:	20 33       	cpi	r18, 0x30	; 48
     f5e:	71 f4       	brne	.+28     	; 0xf7c <setToggleSwitchLED+0x12a>
		{
			PORTE &= ~(1 << pin_);
     f60:	2e b1       	in	r18, 0x0e	; 14
     f62:	81 e0       	ldi	r24, 0x01	; 1
     f64:	90 e0       	ldi	r25, 0x00	; 0
     f66:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     f6a:	02 c0       	rjmp	.+4      	; 0xf70 <setToggleSwitchLED+0x11e>
     f6c:	88 0f       	add	r24, r24
     f6e:	99 1f       	adc	r25, r25
     f70:	0a 94       	dec	r0
     f72:	e2 f7       	brpl	.-8      	; 0xf6c <setToggleSwitchLED+0x11a>
     f74:	80 95       	com	r24
     f76:	82 23       	and	r24, r18
     f78:	8e b9       	out	0x0e, r24	; 14
     f7a:	08 95       	ret
		}
		else
		{
			PORTE |= (1 << pin_);
     f7c:	2e b1       	in	r18, 0x0e	; 14
     f7e:	81 e0       	ldi	r24, 0x01	; 1
     f80:	90 e0       	ldi	r25, 0x00	; 0
     f82:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     f86:	02 c0       	rjmp	.+4      	; 0xf8c <setToggleSwitchLED+0x13a>
     f88:	88 0f       	add	r24, r24
     f8a:	99 1f       	adc	r25, r25
     f8c:	0a 94       	dec	r0
     f8e:	e2 f7       	brpl	.-8      	; 0xf88 <setToggleSwitchLED+0x136>
     f90:	82 2b       	or	r24, r18
     f92:	8e b9       	out	0x0e, r24	; 14
     f94:	08 95       	ret
		}
		break;
		case 'F':
		if (bool_ == '0')
     f96:	20 33       	cpi	r18, 0x30	; 48
     f98:	71 f4       	brne	.+28     	; 0xfb6 <setToggleSwitchLED+0x164>
		{
			PORTF &= ~(1 << pin_);
     f9a:	21 b3       	in	r18, 0x11	; 17
     f9c:	81 e0       	ldi	r24, 0x01	; 1
     f9e:	90 e0       	ldi	r25, 0x00	; 0
     fa0:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     fa4:	02 c0       	rjmp	.+4      	; 0xfaa <setToggleSwitchLED+0x158>
     fa6:	88 0f       	add	r24, r24
     fa8:	99 1f       	adc	r25, r25
     faa:	0a 94       	dec	r0
     fac:	e2 f7       	brpl	.-8      	; 0xfa6 <setToggleSwitchLED+0x154>
     fae:	80 95       	com	r24
     fb0:	82 23       	and	r24, r18
     fb2:	81 bb       	out	0x11, r24	; 17
     fb4:	08 95       	ret
		}
		else
		{
			PORTF |= (1 << pin_);
     fb6:	21 b3       	in	r18, 0x11	; 17
     fb8:	81 e0       	ldi	r24, 0x01	; 1
     fba:	90 e0       	ldi	r25, 0x00	; 0
     fbc:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     fc0:	02 c0       	rjmp	.+4      	; 0xfc6 <setToggleSwitchLED+0x174>
     fc2:	88 0f       	add	r24, r24
     fc4:	99 1f       	adc	r25, r25
     fc6:	0a 94       	dec	r0
     fc8:	e2 f7       	brpl	.-8      	; 0xfc2 <setToggleSwitchLED+0x170>
     fca:	82 2b       	or	r24, r18
     fcc:	81 bb       	out	0x11, r24	; 17
     fce:	08 95       	ret
		}
		break;
		case 'G':
		if (bool_ == '0')
     fd0:	20 33       	cpi	r18, 0x30	; 48
     fd2:	71 f4       	brne	.+28     	; 0xff0 <setToggleSwitchLED+0x19e>
		{
			PORTG &= ~(1 << pin_);
     fd4:	24 b3       	in	r18, 0x14	; 20
     fd6:	81 e0       	ldi	r24, 0x01	; 1
     fd8:	90 e0       	ldi	r25, 0x00	; 0
     fda:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     fde:	02 c0       	rjmp	.+4      	; 0xfe4 <setToggleSwitchLED+0x192>
     fe0:	88 0f       	add	r24, r24
     fe2:	99 1f       	adc	r25, r25
     fe4:	0a 94       	dec	r0
     fe6:	e2 f7       	brpl	.-8      	; 0xfe0 <setToggleSwitchLED+0x18e>
     fe8:	80 95       	com	r24
     fea:	82 23       	and	r24, r18
     fec:	84 bb       	out	0x14, r24	; 20
     fee:	08 95       	ret
		}
		else
		{
			PORTG |= (1 << pin_);
     ff0:	24 b3       	in	r18, 0x14	; 20
     ff2:	81 e0       	ldi	r24, 0x01	; 1
     ff4:	90 e0       	ldi	r25, 0x00	; 0
     ff6:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
     ffa:	02 c0       	rjmp	.+4      	; 0x1000 <setToggleSwitchLED+0x1ae>
     ffc:	88 0f       	add	r24, r24
     ffe:	99 1f       	adc	r25, r25
    1000:	0a 94       	dec	r0
    1002:	e2 f7       	brpl	.-8      	; 0xffc <setToggleSwitchLED+0x1aa>
    1004:	82 2b       	or	r24, r18
    1006:	84 bb       	out	0x14, r24	; 20
    1008:	08 95       	ret
		}
		break;
		case 'H':
		if (bool_ == '0')
    100a:	20 33       	cpi	r18, 0x30	; 48
    100c:	81 f4       	brne	.+32     	; 0x102e <setToggleSwitchLED+0x1dc>
		{
			PORTH &= ~(1 << pin_);
    100e:	e2 e0       	ldi	r30, 0x02	; 2
    1010:	f1 e0       	ldi	r31, 0x01	; 1
    1012:	20 81       	ld	r18, Z
    1014:	81 e0       	ldi	r24, 0x01	; 1
    1016:	90 e0       	ldi	r25, 0x00	; 0
    1018:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
    101c:	02 c0       	rjmp	.+4      	; 0x1022 <setToggleSwitchLED+0x1d0>
    101e:	88 0f       	add	r24, r24
    1020:	99 1f       	adc	r25, r25
    1022:	0a 94       	dec	r0
    1024:	e2 f7       	brpl	.-8      	; 0x101e <setToggleSwitchLED+0x1cc>
    1026:	80 95       	com	r24
    1028:	82 23       	and	r24, r18
    102a:	80 83       	st	Z, r24
    102c:	08 95       	ret
		}
		else
		{
			PORTH |= (1 << pin_);
    102e:	e2 e0       	ldi	r30, 0x02	; 2
    1030:	f1 e0       	ldi	r31, 0x01	; 1
    1032:	20 81       	ld	r18, Z
    1034:	81 e0       	ldi	r24, 0x01	; 1
    1036:	90 e0       	ldi	r25, 0x00	; 0
    1038:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
    103c:	02 c0       	rjmp	.+4      	; 0x1042 <setToggleSwitchLED+0x1f0>
    103e:	88 0f       	add	r24, r24
    1040:	99 1f       	adc	r25, r25
    1042:	0a 94       	dec	r0
    1044:	e2 f7       	brpl	.-8      	; 0x103e <setToggleSwitchLED+0x1ec>
    1046:	82 2b       	or	r24, r18
    1048:	80 83       	st	Z, r24
    104a:	08 95       	ret
		}
		break;
		case 'J':
		if (bool_ == '0')
    104c:	20 33       	cpi	r18, 0x30	; 48
    104e:	81 f4       	brne	.+32     	; 0x1070 <setToggleSwitchLED+0x21e>
		{
			PORTJ &= ~(1 << pin_);
    1050:	e5 e0       	ldi	r30, 0x05	; 5
    1052:	f1 e0       	ldi	r31, 0x01	; 1
    1054:	20 81       	ld	r18, Z
    1056:	81 e0       	ldi	r24, 0x01	; 1
    1058:	90 e0       	ldi	r25, 0x00	; 0
    105a:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
    105e:	02 c0       	rjmp	.+4      	; 0x1064 <setToggleSwitchLED+0x212>
    1060:	88 0f       	add	r24, r24
    1062:	99 1f       	adc	r25, r25
    1064:	0a 94       	dec	r0
    1066:	e2 f7       	brpl	.-8      	; 0x1060 <setToggleSwitchLED+0x20e>
    1068:	80 95       	com	r24
    106a:	82 23       	and	r24, r18
    106c:	80 83       	st	Z, r24
    106e:	08 95       	ret
		}
		else
		{
			PORTJ |= (1 << pin_);
    1070:	e5 e0       	ldi	r30, 0x05	; 5
    1072:	f1 e0       	ldi	r31, 0x01	; 1
    1074:	20 81       	ld	r18, Z
    1076:	81 e0       	ldi	r24, 0x01	; 1
    1078:	90 e0       	ldi	r25, 0x00	; 0
    107a:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
    107e:	02 c0       	rjmp	.+4      	; 0x1084 <setToggleSwitchLED+0x232>
    1080:	88 0f       	add	r24, r24
    1082:	99 1f       	adc	r25, r25
    1084:	0a 94       	dec	r0
    1086:	e2 f7       	brpl	.-8      	; 0x1080 <setToggleSwitchLED+0x22e>
    1088:	82 2b       	or	r24, r18
    108a:	80 83       	st	Z, r24
    108c:	08 95       	ret
		}
		break;
		case 'K':
		if (bool_ == '0')
    108e:	20 33       	cpi	r18, 0x30	; 48
    1090:	81 f4       	brne	.+32     	; 0x10b2 <setToggleSwitchLED+0x260>
		{
			PORTK &= ~(1 << pin_);
    1092:	e8 e0       	ldi	r30, 0x08	; 8
    1094:	f1 e0       	ldi	r31, 0x01	; 1
    1096:	20 81       	ld	r18, Z
    1098:	81 e0       	ldi	r24, 0x01	; 1
    109a:	90 e0       	ldi	r25, 0x00	; 0
    109c:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
    10a0:	02 c0       	rjmp	.+4      	; 0x10a6 <setToggleSwitchLED+0x254>
    10a2:	88 0f       	add	r24, r24
    10a4:	99 1f       	adc	r25, r25
    10a6:	0a 94       	dec	r0
    10a8:	e2 f7       	brpl	.-8      	; 0x10a2 <setToggleSwitchLED+0x250>
    10aa:	80 95       	com	r24
    10ac:	82 23       	and	r24, r18
    10ae:	80 83       	st	Z, r24
    10b0:	08 95       	ret
		}
		else
		{
			PORTK |= (1 << pin_);
    10b2:	e8 e0       	ldi	r30, 0x08	; 8
    10b4:	f1 e0       	ldi	r31, 0x01	; 1
    10b6:	20 81       	ld	r18, Z
    10b8:	81 e0       	ldi	r24, 0x01	; 1
    10ba:	90 e0       	ldi	r25, 0x00	; 0
    10bc:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
    10c0:	02 c0       	rjmp	.+4      	; 0x10c6 <setToggleSwitchLED+0x274>
    10c2:	88 0f       	add	r24, r24
    10c4:	99 1f       	adc	r25, r25
    10c6:	0a 94       	dec	r0
    10c8:	e2 f7       	brpl	.-8      	; 0x10c2 <setToggleSwitchLED+0x270>
    10ca:	82 2b       	or	r24, r18
    10cc:	80 83       	st	Z, r24
    10ce:	08 95       	ret
		}
		break;
		case 'L':
		if (bool_ == '0')
    10d0:	20 33       	cpi	r18, 0x30	; 48
    10d2:	81 f4       	brne	.+32     	; 0x10f4 <setToggleSwitchLED+0x2a2>
		{
			PORTL &= ~(1 << pin_);
    10d4:	eb e0       	ldi	r30, 0x0B	; 11
    10d6:	f1 e0       	ldi	r31, 0x01	; 1
    10d8:	20 81       	ld	r18, Z
    10da:	81 e0       	ldi	r24, 0x01	; 1
    10dc:	90 e0       	ldi	r25, 0x00	; 0
    10de:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
    10e2:	02 c0       	rjmp	.+4      	; 0x10e8 <setToggleSwitchLED+0x296>
    10e4:	88 0f       	add	r24, r24
    10e6:	99 1f       	adc	r25, r25
    10e8:	0a 94       	dec	r0
    10ea:	e2 f7       	brpl	.-8      	; 0x10e4 <setToggleSwitchLED+0x292>
    10ec:	80 95       	com	r24
    10ee:	82 23       	and	r24, r18
    10f0:	80 83       	st	Z, r24
    10f2:	08 95       	ret
		}
		else
		{
			PORTL |= (1 << pin_);
    10f4:	eb e0       	ldi	r30, 0x0B	; 11
    10f6:	f1 e0       	ldi	r31, 0x01	; 1
    10f8:	20 81       	ld	r18, Z
    10fa:	81 e0       	ldi	r24, 0x01	; 1
    10fc:	90 e0       	ldi	r25, 0x00	; 0
    10fe:	00 90 16 02 	lds	r0, 0x0216	; 0x800216 <pin_>
    1102:	02 c0       	rjmp	.+4      	; 0x1108 <setToggleSwitchLED+0x2b6>
    1104:	88 0f       	add	r24, r24
    1106:	99 1f       	adc	r25, r25
    1108:	0a 94       	dec	r0
    110a:	e2 f7       	brpl	.-8      	; 0x1104 <setToggleSwitchLED+0x2b2>
    110c:	82 2b       	or	r24, r18
    110e:	80 83       	st	Z, r24
    1110:	08 95       	ret

00001112 <initZCDetector>:
 void initZCDetector()
 {
	 //------------------------------------//
	 //			 interrupt test			  //
	 //------------------------------------//
	 DDRD &= ~(1 << 0);
    1112:	50 98       	cbi	0x0a, 0	; 10
	 // PD2 (PCINT0 pin) is now an input
	 PORTD |= (1 << 0);
    1114:	58 9a       	sbi	0x0b, 0	; 11
	 // PD2 is now an input with pull-up enabled
	 //EICRA |= (1 << ISC11) | (1 << ISC10);   // set INT0 to trigger on ANY logic change
	 EICRA = 0b00000011;
    1116:	83 e0       	ldi	r24, 0x03	; 3
    1118:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <__TEXT_REGION_LENGTH__+0x700069>
	 EIMSK |= (1 << 0);
    111c:	e8 9a       	sbi	0x1d, 0	; 29
    111e:	08 95       	ret

00001120 <__vector_1>:
	 //------------------------------------//
 }

 // Interrupt service routine for INT0 (Er INT3 for Atmega 2560)
 ISR(INT0_vect)
 {
    1120:	1f 92       	push	r1
    1122:	0f 92       	push	r0
    1124:	0f b6       	in	r0, 0x3f	; 63
    1126:	0f 92       	push	r0
    1128:	11 24       	eor	r1, r1
    112a:	8f 93       	push	r24
    112c:	9f 93       	push	r25
	 ZCDetected_ = 1;
    112e:	81 e0       	ldi	r24, 0x01	; 1
    1130:	90 e0       	ldi	r25, 0x00	; 0
    1132:	90 93 1e 02 	sts	0x021E, r25	; 0x80021e <ZCDetected_+0x1>
    1136:	80 93 1d 02 	sts	0x021D, r24	; 0x80021d <ZCDetected_>
    113a:	9f 91       	pop	r25
    113c:	8f 91       	pop	r24
    113e:	0f 90       	pop	r0
    1140:	0f be       	out	0x3f, r0	; 63
    1142:	0f 90       	pop	r0
    1144:	1f 90       	pop	r1
    1146:	18 95       	reti

00001148 <__tablejump2__>:
    1148:	ee 0f       	add	r30, r30
    114a:	ff 1f       	adc	r31, r31
    114c:	88 1f       	adc	r24, r24
    114e:	8b bf       	out	0x3b, r24	; 59
    1150:	07 90       	elpm	r0, Z+
    1152:	f6 91       	elpm	r31, Z
    1154:	e0 2d       	mov	r30, r0
    1156:	19 94       	eijmp

00001158 <calloc>:
    1158:	0f 93       	push	r16
    115a:	1f 93       	push	r17
    115c:	cf 93       	push	r28
    115e:	df 93       	push	r29
    1160:	86 9f       	mul	r24, r22
    1162:	80 01       	movw	r16, r0
    1164:	87 9f       	mul	r24, r23
    1166:	10 0d       	add	r17, r0
    1168:	96 9f       	mul	r25, r22
    116a:	10 0d       	add	r17, r0
    116c:	11 24       	eor	r1, r1
    116e:	c8 01       	movw	r24, r16
    1170:	0d d0       	rcall	.+26     	; 0x118c <malloc>
    1172:	ec 01       	movw	r28, r24
    1174:	00 97       	sbiw	r24, 0x00	; 0
    1176:	21 f0       	breq	.+8      	; 0x1180 <calloc+0x28>
    1178:	a8 01       	movw	r20, r16
    117a:	60 e0       	ldi	r22, 0x00	; 0
    117c:	70 e0       	ldi	r23, 0x00	; 0
    117e:	27 d1       	rcall	.+590    	; 0x13ce <memset>
    1180:	ce 01       	movw	r24, r28
    1182:	df 91       	pop	r29
    1184:	cf 91       	pop	r28
    1186:	1f 91       	pop	r17
    1188:	0f 91       	pop	r16
    118a:	08 95       	ret

0000118c <malloc>:
    118c:	0f 93       	push	r16
    118e:	1f 93       	push	r17
    1190:	cf 93       	push	r28
    1192:	df 93       	push	r29
    1194:	82 30       	cpi	r24, 0x02	; 2
    1196:	91 05       	cpc	r25, r1
    1198:	10 f4       	brcc	.+4      	; 0x119e <malloc+0x12>
    119a:	82 e0       	ldi	r24, 0x02	; 2
    119c:	90 e0       	ldi	r25, 0x00	; 0
    119e:	e0 91 24 02 	lds	r30, 0x0224	; 0x800224 <__flp>
    11a2:	f0 91 25 02 	lds	r31, 0x0225	; 0x800225 <__flp+0x1>
    11a6:	20 e0       	ldi	r18, 0x00	; 0
    11a8:	30 e0       	ldi	r19, 0x00	; 0
    11aa:	a0 e0       	ldi	r26, 0x00	; 0
    11ac:	b0 e0       	ldi	r27, 0x00	; 0
    11ae:	30 97       	sbiw	r30, 0x00	; 0
    11b0:	19 f1       	breq	.+70     	; 0x11f8 <malloc+0x6c>
    11b2:	40 81       	ld	r20, Z
    11b4:	51 81       	ldd	r21, Z+1	; 0x01
    11b6:	02 81       	ldd	r16, Z+2	; 0x02
    11b8:	13 81       	ldd	r17, Z+3	; 0x03
    11ba:	48 17       	cp	r20, r24
    11bc:	59 07       	cpc	r21, r25
    11be:	c8 f0       	brcs	.+50     	; 0x11f2 <malloc+0x66>
    11c0:	84 17       	cp	r24, r20
    11c2:	95 07       	cpc	r25, r21
    11c4:	69 f4       	brne	.+26     	; 0x11e0 <malloc+0x54>
    11c6:	10 97       	sbiw	r26, 0x00	; 0
    11c8:	31 f0       	breq	.+12     	; 0x11d6 <malloc+0x4a>
    11ca:	12 96       	adiw	r26, 0x02	; 2
    11cc:	0c 93       	st	X, r16
    11ce:	12 97       	sbiw	r26, 0x02	; 2
    11d0:	13 96       	adiw	r26, 0x03	; 3
    11d2:	1c 93       	st	X, r17
    11d4:	27 c0       	rjmp	.+78     	; 0x1224 <malloc+0x98>
    11d6:	00 93 24 02 	sts	0x0224, r16	; 0x800224 <__flp>
    11da:	10 93 25 02 	sts	0x0225, r17	; 0x800225 <__flp+0x1>
    11de:	22 c0       	rjmp	.+68     	; 0x1224 <malloc+0x98>
    11e0:	21 15       	cp	r18, r1
    11e2:	31 05       	cpc	r19, r1
    11e4:	19 f0       	breq	.+6      	; 0x11ec <malloc+0x60>
    11e6:	42 17       	cp	r20, r18
    11e8:	53 07       	cpc	r21, r19
    11ea:	18 f4       	brcc	.+6      	; 0x11f2 <malloc+0x66>
    11ec:	9a 01       	movw	r18, r20
    11ee:	bd 01       	movw	r22, r26
    11f0:	ef 01       	movw	r28, r30
    11f2:	df 01       	movw	r26, r30
    11f4:	f8 01       	movw	r30, r16
    11f6:	db cf       	rjmp	.-74     	; 0x11ae <malloc+0x22>
    11f8:	21 15       	cp	r18, r1
    11fa:	31 05       	cpc	r19, r1
    11fc:	f9 f0       	breq	.+62     	; 0x123c <malloc+0xb0>
    11fe:	28 1b       	sub	r18, r24
    1200:	39 0b       	sbc	r19, r25
    1202:	24 30       	cpi	r18, 0x04	; 4
    1204:	31 05       	cpc	r19, r1
    1206:	80 f4       	brcc	.+32     	; 0x1228 <malloc+0x9c>
    1208:	8a 81       	ldd	r24, Y+2	; 0x02
    120a:	9b 81       	ldd	r25, Y+3	; 0x03
    120c:	61 15       	cp	r22, r1
    120e:	71 05       	cpc	r23, r1
    1210:	21 f0       	breq	.+8      	; 0x121a <malloc+0x8e>
    1212:	fb 01       	movw	r30, r22
    1214:	93 83       	std	Z+3, r25	; 0x03
    1216:	82 83       	std	Z+2, r24	; 0x02
    1218:	04 c0       	rjmp	.+8      	; 0x1222 <malloc+0x96>
    121a:	90 93 25 02 	sts	0x0225, r25	; 0x800225 <__flp+0x1>
    121e:	80 93 24 02 	sts	0x0224, r24	; 0x800224 <__flp>
    1222:	fe 01       	movw	r30, r28
    1224:	32 96       	adiw	r30, 0x02	; 2
    1226:	44 c0       	rjmp	.+136    	; 0x12b0 <malloc+0x124>
    1228:	fe 01       	movw	r30, r28
    122a:	e2 0f       	add	r30, r18
    122c:	f3 1f       	adc	r31, r19
    122e:	81 93       	st	Z+, r24
    1230:	91 93       	st	Z+, r25
    1232:	22 50       	subi	r18, 0x02	; 2
    1234:	31 09       	sbc	r19, r1
    1236:	39 83       	std	Y+1, r19	; 0x01
    1238:	28 83       	st	Y, r18
    123a:	3a c0       	rjmp	.+116    	; 0x12b0 <malloc+0x124>
    123c:	20 91 22 02 	lds	r18, 0x0222	; 0x800222 <__brkval>
    1240:	30 91 23 02 	lds	r19, 0x0223	; 0x800223 <__brkval+0x1>
    1244:	23 2b       	or	r18, r19
    1246:	41 f4       	brne	.+16     	; 0x1258 <malloc+0xcc>
    1248:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    124c:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    1250:	30 93 23 02 	sts	0x0223, r19	; 0x800223 <__brkval+0x1>
    1254:	20 93 22 02 	sts	0x0222, r18	; 0x800222 <__brkval>
    1258:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    125c:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    1260:	21 15       	cp	r18, r1
    1262:	31 05       	cpc	r19, r1
    1264:	41 f4       	brne	.+16     	; 0x1276 <malloc+0xea>
    1266:	2d b7       	in	r18, 0x3d	; 61
    1268:	3e b7       	in	r19, 0x3e	; 62
    126a:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    126e:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    1272:	24 1b       	sub	r18, r20
    1274:	35 0b       	sbc	r19, r21
    1276:	e0 91 22 02 	lds	r30, 0x0222	; 0x800222 <__brkval>
    127a:	f0 91 23 02 	lds	r31, 0x0223	; 0x800223 <__brkval+0x1>
    127e:	e2 17       	cp	r30, r18
    1280:	f3 07       	cpc	r31, r19
    1282:	a0 f4       	brcc	.+40     	; 0x12ac <malloc+0x120>
    1284:	2e 1b       	sub	r18, r30
    1286:	3f 0b       	sbc	r19, r31
    1288:	28 17       	cp	r18, r24
    128a:	39 07       	cpc	r19, r25
    128c:	78 f0       	brcs	.+30     	; 0x12ac <malloc+0x120>
    128e:	ac 01       	movw	r20, r24
    1290:	4e 5f       	subi	r20, 0xFE	; 254
    1292:	5f 4f       	sbci	r21, 0xFF	; 255
    1294:	24 17       	cp	r18, r20
    1296:	35 07       	cpc	r19, r21
    1298:	48 f0       	brcs	.+18     	; 0x12ac <malloc+0x120>
    129a:	4e 0f       	add	r20, r30
    129c:	5f 1f       	adc	r21, r31
    129e:	50 93 23 02 	sts	0x0223, r21	; 0x800223 <__brkval+0x1>
    12a2:	40 93 22 02 	sts	0x0222, r20	; 0x800222 <__brkval>
    12a6:	81 93       	st	Z+, r24
    12a8:	91 93       	st	Z+, r25
    12aa:	02 c0       	rjmp	.+4      	; 0x12b0 <malloc+0x124>
    12ac:	e0 e0       	ldi	r30, 0x00	; 0
    12ae:	f0 e0       	ldi	r31, 0x00	; 0
    12b0:	cf 01       	movw	r24, r30
    12b2:	df 91       	pop	r29
    12b4:	cf 91       	pop	r28
    12b6:	1f 91       	pop	r17
    12b8:	0f 91       	pop	r16
    12ba:	08 95       	ret

000012bc <free>:
    12bc:	cf 93       	push	r28
    12be:	df 93       	push	r29
    12c0:	00 97       	sbiw	r24, 0x00	; 0
    12c2:	09 f4       	brne	.+2      	; 0x12c6 <free+0xa>
    12c4:	81 c0       	rjmp	.+258    	; 0x13c8 <free+0x10c>
    12c6:	fc 01       	movw	r30, r24
    12c8:	32 97       	sbiw	r30, 0x02	; 2
    12ca:	13 82       	std	Z+3, r1	; 0x03
    12cc:	12 82       	std	Z+2, r1	; 0x02
    12ce:	a0 91 24 02 	lds	r26, 0x0224	; 0x800224 <__flp>
    12d2:	b0 91 25 02 	lds	r27, 0x0225	; 0x800225 <__flp+0x1>
    12d6:	10 97       	sbiw	r26, 0x00	; 0
    12d8:	81 f4       	brne	.+32     	; 0x12fa <free+0x3e>
    12da:	20 81       	ld	r18, Z
    12dc:	31 81       	ldd	r19, Z+1	; 0x01
    12de:	82 0f       	add	r24, r18
    12e0:	93 1f       	adc	r25, r19
    12e2:	20 91 22 02 	lds	r18, 0x0222	; 0x800222 <__brkval>
    12e6:	30 91 23 02 	lds	r19, 0x0223	; 0x800223 <__brkval+0x1>
    12ea:	28 17       	cp	r18, r24
    12ec:	39 07       	cpc	r19, r25
    12ee:	51 f5       	brne	.+84     	; 0x1344 <free+0x88>
    12f0:	f0 93 23 02 	sts	0x0223, r31	; 0x800223 <__brkval+0x1>
    12f4:	e0 93 22 02 	sts	0x0222, r30	; 0x800222 <__brkval>
    12f8:	67 c0       	rjmp	.+206    	; 0x13c8 <free+0x10c>
    12fa:	ed 01       	movw	r28, r26
    12fc:	20 e0       	ldi	r18, 0x00	; 0
    12fe:	30 e0       	ldi	r19, 0x00	; 0
    1300:	ce 17       	cp	r28, r30
    1302:	df 07       	cpc	r29, r31
    1304:	40 f4       	brcc	.+16     	; 0x1316 <free+0x5a>
    1306:	4a 81       	ldd	r20, Y+2	; 0x02
    1308:	5b 81       	ldd	r21, Y+3	; 0x03
    130a:	9e 01       	movw	r18, r28
    130c:	41 15       	cp	r20, r1
    130e:	51 05       	cpc	r21, r1
    1310:	f1 f0       	breq	.+60     	; 0x134e <free+0x92>
    1312:	ea 01       	movw	r28, r20
    1314:	f5 cf       	rjmp	.-22     	; 0x1300 <free+0x44>
    1316:	d3 83       	std	Z+3, r29	; 0x03
    1318:	c2 83       	std	Z+2, r28	; 0x02
    131a:	40 81       	ld	r20, Z
    131c:	51 81       	ldd	r21, Z+1	; 0x01
    131e:	84 0f       	add	r24, r20
    1320:	95 1f       	adc	r25, r21
    1322:	c8 17       	cp	r28, r24
    1324:	d9 07       	cpc	r29, r25
    1326:	59 f4       	brne	.+22     	; 0x133e <free+0x82>
    1328:	88 81       	ld	r24, Y
    132a:	99 81       	ldd	r25, Y+1	; 0x01
    132c:	84 0f       	add	r24, r20
    132e:	95 1f       	adc	r25, r21
    1330:	02 96       	adiw	r24, 0x02	; 2
    1332:	91 83       	std	Z+1, r25	; 0x01
    1334:	80 83       	st	Z, r24
    1336:	8a 81       	ldd	r24, Y+2	; 0x02
    1338:	9b 81       	ldd	r25, Y+3	; 0x03
    133a:	93 83       	std	Z+3, r25	; 0x03
    133c:	82 83       	std	Z+2, r24	; 0x02
    133e:	21 15       	cp	r18, r1
    1340:	31 05       	cpc	r19, r1
    1342:	29 f4       	brne	.+10     	; 0x134e <free+0x92>
    1344:	f0 93 25 02 	sts	0x0225, r31	; 0x800225 <__flp+0x1>
    1348:	e0 93 24 02 	sts	0x0224, r30	; 0x800224 <__flp>
    134c:	3d c0       	rjmp	.+122    	; 0x13c8 <free+0x10c>
    134e:	e9 01       	movw	r28, r18
    1350:	fb 83       	std	Y+3, r31	; 0x03
    1352:	ea 83       	std	Y+2, r30	; 0x02
    1354:	49 91       	ld	r20, Y+
    1356:	59 91       	ld	r21, Y+
    1358:	c4 0f       	add	r28, r20
    135a:	d5 1f       	adc	r29, r21
    135c:	ec 17       	cp	r30, r28
    135e:	fd 07       	cpc	r31, r29
    1360:	61 f4       	brne	.+24     	; 0x137a <free+0xbe>
    1362:	80 81       	ld	r24, Z
    1364:	91 81       	ldd	r25, Z+1	; 0x01
    1366:	84 0f       	add	r24, r20
    1368:	95 1f       	adc	r25, r21
    136a:	02 96       	adiw	r24, 0x02	; 2
    136c:	e9 01       	movw	r28, r18
    136e:	99 83       	std	Y+1, r25	; 0x01
    1370:	88 83       	st	Y, r24
    1372:	82 81       	ldd	r24, Z+2	; 0x02
    1374:	93 81       	ldd	r25, Z+3	; 0x03
    1376:	9b 83       	std	Y+3, r25	; 0x03
    1378:	8a 83       	std	Y+2, r24	; 0x02
    137a:	e0 e0       	ldi	r30, 0x00	; 0
    137c:	f0 e0       	ldi	r31, 0x00	; 0
    137e:	12 96       	adiw	r26, 0x02	; 2
    1380:	8d 91       	ld	r24, X+
    1382:	9c 91       	ld	r25, X
    1384:	13 97       	sbiw	r26, 0x03	; 3
    1386:	00 97       	sbiw	r24, 0x00	; 0
    1388:	19 f0       	breq	.+6      	; 0x1390 <free+0xd4>
    138a:	fd 01       	movw	r30, r26
    138c:	dc 01       	movw	r26, r24
    138e:	f7 cf       	rjmp	.-18     	; 0x137e <free+0xc2>
    1390:	8d 91       	ld	r24, X+
    1392:	9c 91       	ld	r25, X
    1394:	11 97       	sbiw	r26, 0x01	; 1
    1396:	9d 01       	movw	r18, r26
    1398:	2e 5f       	subi	r18, 0xFE	; 254
    139a:	3f 4f       	sbci	r19, 0xFF	; 255
    139c:	82 0f       	add	r24, r18
    139e:	93 1f       	adc	r25, r19
    13a0:	20 91 22 02 	lds	r18, 0x0222	; 0x800222 <__brkval>
    13a4:	30 91 23 02 	lds	r19, 0x0223	; 0x800223 <__brkval+0x1>
    13a8:	28 17       	cp	r18, r24
    13aa:	39 07       	cpc	r19, r25
    13ac:	69 f4       	brne	.+26     	; 0x13c8 <free+0x10c>
    13ae:	30 97       	sbiw	r30, 0x00	; 0
    13b0:	29 f4       	brne	.+10     	; 0x13bc <free+0x100>
    13b2:	10 92 25 02 	sts	0x0225, r1	; 0x800225 <__flp+0x1>
    13b6:	10 92 24 02 	sts	0x0224, r1	; 0x800224 <__flp>
    13ba:	02 c0       	rjmp	.+4      	; 0x13c0 <free+0x104>
    13bc:	13 82       	std	Z+3, r1	; 0x03
    13be:	12 82       	std	Z+2, r1	; 0x02
    13c0:	b0 93 23 02 	sts	0x0223, r27	; 0x800223 <__brkval+0x1>
    13c4:	a0 93 22 02 	sts	0x0222, r26	; 0x800222 <__brkval>
    13c8:	df 91       	pop	r29
    13ca:	cf 91       	pop	r28
    13cc:	08 95       	ret

000013ce <memset>:
    13ce:	dc 01       	movw	r26, r24
    13d0:	01 c0       	rjmp	.+2      	; 0x13d4 <memset+0x6>
    13d2:	6d 93       	st	X+, r22
    13d4:	41 50       	subi	r20, 0x01	; 1
    13d6:	50 40       	sbci	r21, 0x00	; 0
    13d8:	e0 f7       	brcc	.-8      	; 0x13d2 <memset+0x4>
    13da:	08 95       	ret

000013dc <_exit>:
    13dc:	f8 94       	cli

000013de <__stop_program>:
    13de:	ff cf       	rjmp	.-2      	; 0x13de <__stop_program>
