// Seed: 2812829411
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    input id_1,
    output id_2,
    output logic id_3
    , id_5,
    input logic id_4
);
  logic id_6;
  assign id_5 = 1 ? id_1 : 1;
  assign id_2[1] = !id_6 - 1;
endmodule
