Timing Analyzer report for FreqDivider_Demo
Sun Mar 19 21:50:28 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 22. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 30. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Output Ports
 45. Unconstrained Output Ports
 46. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; FreqDivider_Demo                                    ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.3%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 240.56 MHz ; 240.56 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -3.157 ; -68.653         ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.385 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.000 ; -45.405                       ;
+----------+--------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.157 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.079      ;
; -3.062 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.984      ;
; -3.053 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.975      ;
; -3.014 ; FreqDivider:sys_core|s_counter[28] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.936      ;
; -2.990 ; FreqDivider:sys_core|s_counter[8]  ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.907      ;
; -2.987 ; FreqDivider:sys_core|s_counter[29] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.909      ;
; -2.960 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.877      ;
; -2.940 ; FreqDivider:sys_core|s_counter[31] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.862      ;
; -2.930 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.848      ;
; -2.923 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.841      ;
; -2.903 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.820      ;
; -2.897 ; FreqDivider:sys_core|s_counter[18] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.818      ;
; -2.893 ; FreqDivider:sys_core|s_counter[14] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.810      ;
; -2.888 ; FreqDivider:sys_core|s_counter[20] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.809      ;
; -2.867 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 3.779      ;
; -2.856 ; FreqDivider:sys_core|s_counter[6]  ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.773      ;
; -2.853 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.771      ;
; -2.849 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.762      ;
; -2.846 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.764      ;
; -2.843 ; FreqDivider:sys_core|s_counter[3]  ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.760      ;
; -2.842 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.760      ;
; -2.839 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 3.751      ;
; -2.835 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.753      ;
; -2.829 ; FreqDivider:sys_core|s_counter[2]  ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.746      ;
; -2.820 ; FreqDivider:sys_core|s_counter[28] ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.738      ;
; -2.813 ; FreqDivider:sys_core|s_counter[28] ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.731      ;
; -2.800 ; FreqDivider:sys_core|s_counter[8]  ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.713      ;
; -2.795 ; FreqDivider:sys_core|s_counter[29] ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.713      ;
; -2.793 ; FreqDivider:sys_core|s_counter[8]  ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.706      ;
; -2.788 ; FreqDivider:sys_core|s_counter[29] ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.706      ;
; -2.777 ; FreqDivider:sys_core|s_counter[17] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.698      ;
; -2.764 ; FreqDivider:sys_core|s_counter[26] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.686      ;
; -2.758 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.671      ;
; -2.750 ; FreqDivider:sys_core|s_counter[31] ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.668      ;
; -2.743 ; FreqDivider:sys_core|s_counter[31] ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.661      ;
; -2.739 ; FreqDivider:sys_core|s_counter[21] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.506     ; 3.231      ;
; -2.737 ; FreqDivider:sys_core|s_counter[16] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.659      ;
; -2.736 ; FreqDivider:sys_core|s_counter[2]  ; FreqDivider:sys_core|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 3.648      ;
; -2.717 ; FreqDivider:sys_core|s_counter[10] ; FreqDivider:sys_core|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.633      ;
; -2.715 ; FreqDivider:sys_core|s_counter[3]  ; FreqDivider:sys_core|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.628      ;
; -2.708 ; FreqDivider:sys_core|s_counter[5]  ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.625      ;
; -2.705 ; FreqDivider:sys_core|s_counter[3]  ; FreqDivider:sys_core|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 3.617      ;
; -2.703 ; FreqDivider:sys_core|s_counter[23] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.626      ;
; -2.699 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.612      ;
; -2.698 ; FreqDivider:sys_core|s_counter[4]  ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.615      ;
; -2.688 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.601      ;
; -2.669 ; FreqDivider:sys_core|s_counter[30] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.591      ;
; -2.669 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.582      ;
; -2.659 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.576      ;
; -2.659 ; FreqDivider:sys_core|s_counter[14] ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.572      ;
; -2.652 ; FreqDivider:sys_core|s_counter[14] ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.565      ;
; -2.652 ; FreqDivider:sys_core|s_counter[18] ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.569      ;
; -2.650 ; FreqDivider:sys_core|s_counter[6]  ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.563      ;
; -2.644 ; FreqDivider:sys_core|s_counter[18] ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.561      ;
; -2.643 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.556      ;
; -2.643 ; FreqDivider:sys_core|s_counter[6]  ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.556      ;
; -2.643 ; FreqDivider:sys_core|s_counter[20] ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.560      ;
; -2.639 ; FreqDivider:sys_core|s_counter[7]  ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.556      ;
; -2.635 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.553      ;
; -2.635 ; FreqDivider:sys_core|s_counter[20] ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.552      ;
; -2.633 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.551      ;
; -2.632 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.550      ;
; -2.632 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.550      ;
; -2.628 ; FreqDivider:sys_core|s_counter[10] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.549      ;
; -2.627 ; FreqDivider:sys_core|s_counter[2]  ; FreqDivider:sys_core|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.540      ;
; -2.627 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.545      ;
; -2.624 ; FreqDivider:sys_core|s_counter[12] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.545      ;
; -2.620 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.533      ;
; -2.619 ; FreqDivider:sys_core|s_counter[19] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.540      ;
; -2.605 ; FreqDivider:sys_core|s_counter[4]  ; FreqDivider:sys_core|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 3.517      ;
; -2.598 ; FreqDivider:sys_core|s_counter[3]  ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.511      ;
; -2.597 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.510      ;
; -2.590 ; FreqDivider:sys_core|s_counter[3]  ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.503      ;
; -2.583 ; FreqDivider:sys_core|s_counter[5]  ; FreqDivider:sys_core|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.496      ;
; -2.583 ; FreqDivider:sys_core|s_counter[22] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.505      ;
; -2.582 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.499      ;
; -2.579 ; FreqDivider:sys_core|s_counter[9]  ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.496      ;
; -2.574 ; FreqDivider:sys_core|s_counter[26] ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.492      ;
; -2.573 ; FreqDivider:sys_core|s_counter[5]  ; FreqDivider:sys_core|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 3.485      ;
; -2.571 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.488      ;
; -2.569 ; FreqDivider:sys_core|s_counter[12] ; FreqDivider:sys_core|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.485      ;
; -2.569 ; FreqDivider:sys_core|s_counter[10] ; FreqDivider:sys_core|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.486      ;
; -2.568 ; FreqDivider:sys_core|s_counter[2]  ; FreqDivider:sys_core|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.481      ;
; -2.567 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.480      ;
; -2.567 ; FreqDivider:sys_core|s_counter[26] ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.485      ;
; -2.564 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.477      ;
; -2.558 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.476      ;
; -2.556 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.469      ;
; -2.556 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.474      ;
; -2.555 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.473      ;
; -2.555 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.473      ;
; -2.554 ; FreqDivider:sys_core|s_counter[3]  ; FreqDivider:sys_core|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.467      ;
; -2.553 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 3.465      ;
; -2.550 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.468      ;
; -2.549 ; FreqDivider:sys_core|s_counter[10] ; FreqDivider:sys_core|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.466      ;
; -2.549 ; FreqDivider:sys_core|s_counter[28] ; FreqDivider:sys_core|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.466      ;
; -2.547 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.465      ;
; -2.546 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.459      ;
; -2.545 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.463      ;
; -2.544 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.462      ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.385 ; FreqDivider:sys_core|clkOut        ; FreqDivider:sys_core|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.669      ;
; 0.654 ; FreqDivider:sys_core|s_counter[3]  ; FreqDivider:sys_core|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.921      ;
; 0.655 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; FreqDivider:sys_core|s_counter[29] ; FreqDivider:sys_core|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; FreqDivider:sys_core|s_counter[6]  ; FreqDivider:sys_core|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; FreqDivider:sys_core|s_counter[9]  ; FreqDivider:sys_core|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; FreqDivider:sys_core|s_counter[7]  ; FreqDivider:sys_core|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; FreqDivider:sys_core|s_counter[31] ; FreqDivider:sys_core|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; FreqDivider:sys_core|s_counter[22] ; FreqDivider:sys_core|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; FreqDivider:sys_core|s_counter[14] ; FreqDivider:sys_core|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; FreqDivider:sys_core|s_counter[2]  ; FreqDivider:sys_core|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; FreqDivider:sys_core|s_counter[16] ; FreqDivider:sys_core|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; FreqDivider:sys_core|s_counter[8]  ; FreqDivider:sys_core|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; FreqDivider:sys_core|s_counter[4]  ; FreqDivider:sys_core|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.662 ; FreqDivider:sys_core|s_counter[30] ; FreqDivider:sys_core|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; FreqDivider:sys_core|s_counter[28] ; FreqDivider:sys_core|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; FreqDivider:sys_core|s_counter[26] ; FreqDivider:sys_core|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.681 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.948      ;
; 0.972 ; FreqDivider:sys_core|s_counter[5]  ; FreqDivider:sys_core|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.239      ;
; 0.972 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.239      ;
; 0.972 ; FreqDivider:sys_core|s_counter[3]  ; FreqDivider:sys_core|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.239      ;
; 0.974 ; FreqDivider:sys_core|s_counter[7]  ; FreqDivider:sys_core|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; FreqDivider:sys_core|s_counter[29] ; FreqDivider:sys_core|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.975 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.241      ;
; 0.976 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.242      ;
; 0.983 ; FreqDivider:sys_core|s_counter[6]  ; FreqDivider:sys_core|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.250      ;
; 0.985 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.252      ;
; 0.986 ; FreqDivider:sys_core|s_counter[2]  ; FreqDivider:sys_core|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.253      ;
; 0.987 ; FreqDivider:sys_core|s_counter[8]  ; FreqDivider:sys_core|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.254      ;
; 0.988 ; FreqDivider:sys_core|s_counter[6]  ; FreqDivider:sys_core|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.255      ;
; 0.989 ; FreqDivider:sys_core|s_counter[28] ; FreqDivider:sys_core|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; FreqDivider:sys_core|s_counter[26] ; FreqDivider:sys_core|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; FreqDivider:sys_core|s_counter[30] ; FreqDivider:sys_core|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
; 0.990 ; FreqDivider:sys_core|s_counter[22] ; FreqDivider:sys_core|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.256      ;
; 0.990 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.257      ;
; 0.991 ; FreqDivider:sys_core|s_counter[2]  ; FreqDivider:sys_core|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.258      ;
; 0.992 ; FreqDivider:sys_core|s_counter[4]  ; FreqDivider:sys_core|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.259      ;
; 0.994 ; FreqDivider:sys_core|s_counter[28] ; FreqDivider:sys_core|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.260      ;
; 0.994 ; FreqDivider:sys_core|s_counter[26] ; FreqDivider:sys_core|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.260      ;
; 0.994 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.260      ;
; 0.996 ; FreqDivider:sys_core|s_counter[14] ; FreqDivider:sys_core|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.258      ;
; 1.093 ; FreqDivider:sys_core|s_counter[5]  ; FreqDivider:sys_core|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.360      ;
; 1.093 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.360      ;
; 1.095 ; FreqDivider:sys_core|s_counter[7]  ; FreqDivider:sys_core|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.362      ;
; 1.095 ; FreqDivider:sys_core|s_counter[29] ; FreqDivider:sys_core|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.361      ;
; 1.096 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.362      ;
; 1.097 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.363      ;
; 1.098 ; FreqDivider:sys_core|s_counter[5]  ; FreqDivider:sys_core|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.365      ;
; 1.098 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.365      ;
; 1.098 ; FreqDivider:sys_core|s_counter[3]  ; FreqDivider:sys_core|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.365      ;
; 1.101 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.367      ;
; 1.102 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.368      ;
; 1.109 ; FreqDivider:sys_core|s_counter[6]  ; FreqDivider:sys_core|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.376      ;
; 1.111 ; FreqDivider:sys_core|s_counter[22] ; FreqDivider:sys_core|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.377      ;
; 1.111 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.378      ;
; 1.113 ; FreqDivider:sys_core|s_counter[4]  ; FreqDivider:sys_core|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.380      ;
; 1.115 ; FreqDivider:sys_core|s_counter[28] ; FreqDivider:sys_core|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.381      ;
; 1.115 ; FreqDivider:sys_core|s_counter[26] ; FreqDivider:sys_core|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.381      ;
; 1.115 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.381      ;
; 1.116 ; FreqDivider:sys_core|s_counter[22] ; FreqDivider:sys_core|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.382      ;
; 1.116 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.383      ;
; 1.117 ; FreqDivider:sys_core|s_counter[2]  ; FreqDivider:sys_core|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.384      ;
; 1.118 ; FreqDivider:sys_core|s_counter[4]  ; FreqDivider:sys_core|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.385      ;
; 1.120 ; FreqDivider:sys_core|s_counter[26] ; FreqDivider:sys_core|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.386      ;
; 1.120 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.386      ;
; 1.172 ; FreqDivider:sys_core|s_counter[23] ; FreqDivider:sys_core|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.439      ;
; 1.203 ; FreqDivider:sys_core|s_counter[20] ; FreqDivider:sys_core|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.469      ;
; 1.219 ; FreqDivider:sys_core|s_counter[5]  ; FreqDivider:sys_core|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.486      ;
; 1.219 ; FreqDivider:sys_core|s_counter[3]  ; FreqDivider:sys_core|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.486      ;
; 1.222 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.488      ;
; 1.223 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.489      ;
; 1.224 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.491      ;
; 1.224 ; FreqDivider:sys_core|s_counter[3]  ; FreqDivider:sys_core|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.491      ;
; 1.226 ; FreqDivider:sys_core|s_counter[9]  ; FreqDivider:sys_core|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.493      ;
; 1.228 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.494      ;
; 1.237 ; FreqDivider:sys_core|s_counter[22] ; FreqDivider:sys_core|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.503      ;
; 1.238 ; FreqDivider:sys_core|s_counter[2]  ; FreqDivider:sys_core|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.505      ;
; 1.239 ; FreqDivider:sys_core|s_counter[4]  ; FreqDivider:sys_core|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.506      ;
; 1.241 ; FreqDivider:sys_core|s_counter[26] ; FreqDivider:sys_core|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.507      ;
; 1.241 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.507      ;
; 1.242 ; FreqDivider:sys_core|s_counter[22] ; FreqDivider:sys_core|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.508      ;
; 1.242 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.509      ;
; 1.243 ; FreqDivider:sys_core|s_counter[2]  ; FreqDivider:sys_core|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.510      ;
; 1.244 ; FreqDivider:sys_core|s_counter[16] ; FreqDivider:sys_core|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.510      ;
; 1.244 ; FreqDivider:sys_core|s_counter[8]  ; FreqDivider:sys_core|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.511      ;
; 1.246 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.512      ;
; 1.268 ; FreqDivider:sys_core|s_counter[15] ; FreqDivider:sys_core|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.965      ;
; 1.268 ; FreqDivider:sys_core|s_counter[19] ; FreqDivider:sys_core|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.534      ;
; 1.272 ; FreqDivider:sys_core|s_counter[13] ; FreqDivider:sys_core|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.969      ;
; 1.274 ; FreqDivider:sys_core|s_counter[23] ; FreqDivider:sys_core|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.541      ;
; 1.298 ; FreqDivider:sys_core|s_counter[23] ; FreqDivider:sys_core|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.565      ;
; 1.329 ; FreqDivider:sys_core|s_counter[20] ; FreqDivider:sys_core|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.595      ;
; 1.330 ; FreqDivider:sys_core|s_counter[18] ; FreqDivider:sys_core|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.596      ;
; 1.345 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.612      ;
; 1.345 ; FreqDivider:sys_core|s_counter[3]  ; FreqDivider:sys_core|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.612      ;
; 1.349 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.615      ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 263.78 MHz ; 250.0 MHz       ; CLOCK_50   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -2.791 ; -58.622        ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.339 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -45.405                      ;
+----------+--------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                 ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.791 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.722      ;
; -2.708 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.639      ;
; -2.697 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.628      ;
; -2.669 ; FreqDivider:sys_core|s_counter[28] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.600      ;
; -2.648 ; FreqDivider:sys_core|s_counter[8]  ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.575      ;
; -2.647 ; FreqDivider:sys_core|s_counter[29] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.578      ;
; -2.628 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.555      ;
; -2.615 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.543      ;
; -2.608 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.536      ;
; -2.600 ; FreqDivider:sys_core|s_counter[31] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.531      ;
; -2.587 ; FreqDivider:sys_core|s_counter[14] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.514      ;
; -2.548 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.475      ;
; -2.539 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.467      ;
; -2.532 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.460      ;
; -2.531 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.459      ;
; -2.527 ; FreqDivider:sys_core|s_counter[18] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.457      ;
; -2.524 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.452      ;
; -2.520 ; FreqDivider:sys_core|s_counter[6]  ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.447      ;
; -2.518 ; FreqDivider:sys_core|s_counter[28] ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.446      ;
; -2.517 ; FreqDivider:sys_core|s_counter[20] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.447      ;
; -2.512 ; FreqDivider:sys_core|s_counter[2]  ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.439      ;
; -2.511 ; FreqDivider:sys_core|s_counter[28] ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.439      ;
; -2.498 ; FreqDivider:sys_core|s_counter[8]  ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.422      ;
; -2.491 ; FreqDivider:sys_core|s_counter[8]  ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.415      ;
; -2.488 ; FreqDivider:sys_core|s_counter[29] ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.416      ;
; -2.484 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.407      ;
; -2.481 ; FreqDivider:sys_core|s_counter[29] ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.409      ;
; -2.474 ; FreqDivider:sys_core|s_counter[3]  ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.401      ;
; -2.469 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.393      ;
; -2.450 ; FreqDivider:sys_core|s_counter[31] ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.378      ;
; -2.443 ; FreqDivider:sys_core|s_counter[31] ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.371      ;
; -2.442 ; FreqDivider:sys_core|s_counter[26] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.373      ;
; -2.427 ; FreqDivider:sys_core|s_counter[16] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.358      ;
; -2.424 ; FreqDivider:sys_core|s_counter[17] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.354      ;
; -2.414 ; FreqDivider:sys_core|s_counter[21] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.463     ; 2.950      ;
; -2.404 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.327      ;
; -2.397 ; FreqDivider:sys_core|s_counter[4]  ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.324      ;
; -2.397 ; FreqDivider:sys_core|s_counter[5]  ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.324      ;
; -2.390 ; FreqDivider:sys_core|s_counter[10] ; FreqDivider:sys_core|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.316      ;
; -2.390 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.314      ;
; -2.368 ; FreqDivider:sys_core|s_counter[2]  ; FreqDivider:sys_core|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.291      ;
; -2.363 ; FreqDivider:sys_core|s_counter[23] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.295      ;
; -2.359 ; FreqDivider:sys_core|s_counter[30] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.290      ;
; -2.356 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.283      ;
; -2.350 ; FreqDivider:sys_core|s_counter[3]  ; FreqDivider:sys_core|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.274      ;
; -2.344 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.272      ;
; -2.343 ; FreqDivider:sys_core|s_counter[14] ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.267      ;
; -2.341 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.269      ;
; -2.341 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.269      ;
; -2.340 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.268      ;
; -2.338 ; FreqDivider:sys_core|s_counter[6]  ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.262      ;
; -2.336 ; FreqDivider:sys_core|s_counter[14] ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.260      ;
; -2.335 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.263      ;
; -2.331 ; FreqDivider:sys_core|s_counter[6]  ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.255      ;
; -2.325 ; FreqDivider:sys_core|s_counter[7]  ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.252      ;
; -2.304 ; FreqDivider:sys_core|s_counter[20] ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.231      ;
; -2.299 ; FreqDivider:sys_core|s_counter[18] ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.226      ;
; -2.297 ; FreqDivider:sys_core|s_counter[20] ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.224      ;
; -2.293 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.216      ;
; -2.292 ; FreqDivider:sys_core|s_counter[26] ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.220      ;
; -2.292 ; FreqDivider:sys_core|s_counter[18] ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.219      ;
; -2.289 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.213      ;
; -2.289 ; FreqDivider:sys_core|s_counter[9]  ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.216      ;
; -2.289 ; FreqDivider:sys_core|s_counter[22] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 3.220      ;
; -2.288 ; FreqDivider:sys_core|s_counter[10] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.218      ;
; -2.285 ; FreqDivider:sys_core|s_counter[12] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.215      ;
; -2.285 ; FreqDivider:sys_core|s_counter[26] ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.213      ;
; -2.285 ; FreqDivider:sys_core|s_counter[3]  ; FreqDivider:sys_core|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.208      ;
; -2.280 ; FreqDivider:sys_core|s_counter[19] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.210      ;
; -2.280 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.207      ;
; -2.276 ; FreqDivider:sys_core|s_counter[3]  ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.200      ;
; -2.275 ; FreqDivider:sys_core|s_counter[2]  ; FreqDivider:sys_core|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.199      ;
; -2.273 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.196      ;
; -2.272 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.199      ;
; -2.269 ; FreqDivider:sys_core|s_counter[3]  ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.193      ;
; -2.268 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.196      ;
; -2.265 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.193      ;
; -2.265 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.193      ;
; -2.264 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.192      ;
; -2.260 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.188      ;
; -2.259 ; FreqDivider:sys_core|s_counter[28] ; FreqDivider:sys_core|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.186      ;
; -2.259 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.187      ;
; -2.257 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.185      ;
; -2.257 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.185      ;
; -2.256 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.184      ;
; -2.255 ; FreqDivider:sys_core|s_counter[12] ; FreqDivider:sys_core|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.181      ;
; -2.253 ; FreqDivider:sys_core|s_counter[4]  ; FreqDivider:sys_core|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.176      ;
; -2.251 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.179      ;
; -2.247 ; FreqDivider:sys_core|s_counter[28] ; FreqDivider:sys_core|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.175      ;
; -2.244 ; FreqDivider:sys_core|s_counter[28] ; FreqDivider:sys_core|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.172      ;
; -2.244 ; FreqDivider:sys_core|s_counter[28] ; FreqDivider:sys_core|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.172      ;
; -2.244 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.167      ;
; -2.243 ; FreqDivider:sys_core|s_counter[28] ; FreqDivider:sys_core|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.171      ;
; -2.239 ; FreqDivider:sys_core|s_counter[8]  ; FreqDivider:sys_core|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.162      ;
; -2.238 ; FreqDivider:sys_core|s_counter[28] ; FreqDivider:sys_core|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.166      ;
; -2.235 ; FreqDivider:sys_core|s_counter[5]  ; FreqDivider:sys_core|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.159      ;
; -2.229 ; FreqDivider:sys_core|s_counter[29] ; FreqDivider:sys_core|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.156      ;
; -2.227 ; FreqDivider:sys_core|s_counter[8]  ; FreqDivider:sys_core|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.151      ;
; -2.226 ; FreqDivider:sys_core|s_counter[10] ; FreqDivider:sys_core|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.153      ;
; -2.225 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.148      ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                 ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.339 ; FreqDivider:sys_core|clkOut        ; FreqDivider:sys_core|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.597      ;
; 0.598 ; FreqDivider:sys_core|s_counter[3]  ; FreqDivider:sys_core|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.841      ;
; 0.599 ; FreqDivider:sys_core|s_counter[29] ; FreqDivider:sys_core|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; FreqDivider:sys_core|s_counter[31] ; FreqDivider:sys_core|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; FreqDivider:sys_core|s_counter[22] ; FreqDivider:sys_core|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; FreqDivider:sys_core|s_counter[6]  ; FreqDivider:sys_core|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; FreqDivider:sys_core|s_counter[9]  ; FreqDivider:sys_core|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; FreqDivider:sys_core|s_counter[7]  ; FreqDivider:sys_core|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; FreqDivider:sys_core|s_counter[16] ; FreqDivider:sys_core|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; FreqDivider:sys_core|s_counter[14] ; FreqDivider:sys_core|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; FreqDivider:sys_core|s_counter[2]  ; FreqDivider:sys_core|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; FreqDivider:sys_core|s_counter[30] ; FreqDivider:sys_core|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; FreqDivider:sys_core|s_counter[8]  ; FreqDivider:sys_core|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; FreqDivider:sys_core|s_counter[4]  ; FreqDivider:sys_core|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; FreqDivider:sys_core|s_counter[28] ; FreqDivider:sys_core|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; FreqDivider:sys_core|s_counter[26] ; FreqDivider:sys_core|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.623 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.866      ;
; 0.884 ; FreqDivider:sys_core|s_counter[5]  ; FreqDivider:sys_core|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.127      ;
; 0.884 ; FreqDivider:sys_core|s_counter[3]  ; FreqDivider:sys_core|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.127      ;
; 0.885 ; FreqDivider:sys_core|s_counter[29] ; FreqDivider:sys_core|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.886 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.129      ;
; 0.888 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; FreqDivider:sys_core|s_counter[6]  ; FreqDivider:sys_core|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; FreqDivider:sys_core|s_counter[7]  ; FreqDivider:sys_core|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.891 ; FreqDivider:sys_core|s_counter[2]  ; FreqDivider:sys_core|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.134      ;
; 0.892 ; FreqDivider:sys_core|s_counter[30] ; FreqDivider:sys_core|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; FreqDivider:sys_core|s_counter[8]  ; FreqDivider:sys_core|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.893 ; FreqDivider:sys_core|s_counter[28] ; FreqDivider:sys_core|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.136      ;
; 0.893 ; FreqDivider:sys_core|s_counter[26] ; FreqDivider:sys_core|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.136      ;
; 0.893 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.136      ;
; 0.899 ; FreqDivider:sys_core|s_counter[22] ; FreqDivider:sys_core|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.142      ;
; 0.899 ; FreqDivider:sys_core|s_counter[6]  ; FreqDivider:sys_core|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.142      ;
; 0.901 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.144      ;
; 0.902 ; FreqDivider:sys_core|s_counter[2]  ; FreqDivider:sys_core|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.145      ;
; 0.903 ; FreqDivider:sys_core|s_counter[4]  ; FreqDivider:sys_core|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.146      ;
; 0.904 ; FreqDivider:sys_core|s_counter[28] ; FreqDivider:sys_core|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.147      ;
; 0.904 ; FreqDivider:sys_core|s_counter[26] ; FreqDivider:sys_core|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.147      ;
; 0.904 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.147      ;
; 0.906 ; FreqDivider:sys_core|s_counter[14] ; FreqDivider:sys_core|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.145      ;
; 0.983 ; FreqDivider:sys_core|s_counter[5]  ; FreqDivider:sys_core|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.226      ;
; 0.984 ; FreqDivider:sys_core|s_counter[29] ; FreqDivider:sys_core|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.227      ;
; 0.985 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.228      ;
; 0.987 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.230      ;
; 0.988 ; FreqDivider:sys_core|s_counter[7]  ; FreqDivider:sys_core|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.231      ;
; 0.989 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.232      ;
; 0.994 ; FreqDivider:sys_core|s_counter[5]  ; FreqDivider:sys_core|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.237      ;
; 0.994 ; FreqDivider:sys_core|s_counter[3]  ; FreqDivider:sys_core|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.237      ;
; 0.996 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.239      ;
; 0.998 ; FreqDivider:sys_core|s_counter[22] ; FreqDivider:sys_core|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.241      ;
; 0.998 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.241      ;
; 0.998 ; FreqDivider:sys_core|s_counter[6]  ; FreqDivider:sys_core|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.241      ;
; 1.000 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.243      ;
; 1.000 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.243      ;
; 1.002 ; FreqDivider:sys_core|s_counter[4]  ; FreqDivider:sys_core|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.245      ;
; 1.003 ; FreqDivider:sys_core|s_counter[28] ; FreqDivider:sys_core|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.246      ;
; 1.003 ; FreqDivider:sys_core|s_counter[26] ; FreqDivider:sys_core|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.246      ;
; 1.003 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.246      ;
; 1.009 ; FreqDivider:sys_core|s_counter[22] ; FreqDivider:sys_core|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.252      ;
; 1.011 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.254      ;
; 1.012 ; FreqDivider:sys_core|s_counter[2]  ; FreqDivider:sys_core|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.255      ;
; 1.013 ; FreqDivider:sys_core|s_counter[4]  ; FreqDivider:sys_core|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.256      ;
; 1.014 ; FreqDivider:sys_core|s_counter[26] ; FreqDivider:sys_core|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.257      ;
; 1.014 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.257      ;
; 1.083 ; FreqDivider:sys_core|s_counter[23] ; FreqDivider:sys_core|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.326      ;
; 1.093 ; FreqDivider:sys_core|s_counter[5]  ; FreqDivider:sys_core|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.336      ;
; 1.093 ; FreqDivider:sys_core|s_counter[3]  ; FreqDivider:sys_core|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.336      ;
; 1.095 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.338      ;
; 1.099 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.342      ;
; 1.104 ; FreqDivider:sys_core|s_counter[3]  ; FreqDivider:sys_core|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.347      ;
; 1.108 ; FreqDivider:sys_core|s_counter[22] ; FreqDivider:sys_core|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.351      ;
; 1.108 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.351      ;
; 1.109 ; FreqDivider:sys_core|s_counter[9]  ; FreqDivider:sys_core|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.352      ;
; 1.110 ; FreqDivider:sys_core|s_counter[20] ; FreqDivider:sys_core|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.352      ;
; 1.110 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.353      ;
; 1.111 ; FreqDivider:sys_core|s_counter[2]  ; FreqDivider:sys_core|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.354      ;
; 1.112 ; FreqDivider:sys_core|s_counter[4]  ; FreqDivider:sys_core|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.355      ;
; 1.113 ; FreqDivider:sys_core|s_counter[26] ; FreqDivider:sys_core|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.356      ;
; 1.113 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.356      ;
; 1.119 ; FreqDivider:sys_core|s_counter[22] ; FreqDivider:sys_core|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.362      ;
; 1.121 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.364      ;
; 1.122 ; FreqDivider:sys_core|s_counter[2]  ; FreqDivider:sys_core|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.365      ;
; 1.122 ; FreqDivider:sys_core|s_counter[16] ; FreqDivider:sys_core|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.365      ;
; 1.123 ; FreqDivider:sys_core|s_counter[8]  ; FreqDivider:sys_core|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.366      ;
; 1.124 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.367      ;
; 1.138 ; FreqDivider:sys_core|s_counter[23] ; FreqDivider:sys_core|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.381      ;
; 1.140 ; FreqDivider:sys_core|s_counter[15] ; FreqDivider:sys_core|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.778      ;
; 1.142 ; FreqDivider:sys_core|s_counter[13] ; FreqDivider:sys_core|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.467      ; 1.780      ;
; 1.164 ; FreqDivider:sys_core|s_counter[19] ; FreqDivider:sys_core|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.406      ;
; 1.193 ; FreqDivider:sys_core|s_counter[23] ; FreqDivider:sys_core|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.436      ;
; 1.203 ; FreqDivider:sys_core|s_counter[3]  ; FreqDivider:sys_core|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.446      ;
; 1.207 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.450      ;
; 1.209 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.452      ;
; 1.218 ; FreqDivider:sys_core|s_counter[22] ; FreqDivider:sys_core|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.461      ;
; 1.218 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.461      ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -0.969 ; -17.842        ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.173 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -38.112                      ;
+----------+--------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                 ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.969 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.918      ;
; -0.945 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.891      ;
; -0.931 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.877      ;
; -0.929 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.878      ;
; -0.926 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.875      ;
; -0.924 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.871      ;
; -0.919 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.861      ;
; -0.916 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.863      ;
; -0.916 ; FreqDivider:sys_core|s_counter[8]  ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.862      ;
; -0.906 ; FreqDivider:sys_core|s_counter[28] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.855      ;
; -0.905 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.847      ;
; -0.899 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.843      ;
; -0.897 ; FreqDivider:sys_core|s_counter[29] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.846      ;
; -0.888 ; FreqDivider:sys_core|s_counter[18] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.836      ;
; -0.887 ; FreqDivider:sys_core|s_counter[20] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.835      ;
; -0.884 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.831      ;
; -0.881 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.828      ;
; -0.876 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.823      ;
; -0.874 ; FreqDivider:sys_core|s_counter[3]  ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.820      ;
; -0.873 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.820      ;
; -0.873 ; FreqDivider:sys_core|s_counter[31] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.822      ;
; -0.872 ; FreqDivider:sys_core|s_counter[14] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.818      ;
; -0.864 ; FreqDivider:sys_core|s_counter[2]  ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.810      ;
; -0.851 ; FreqDivider:sys_core|s_counter[6]  ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.797      ;
; -0.851 ; FreqDivider:sys_core|s_counter[28] ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.798      ;
; -0.851 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.795      ;
; -0.848 ; FreqDivider:sys_core|s_counter[3]  ; FreqDivider:sys_core|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.790      ;
; -0.847 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.790      ;
; -0.843 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.786      ;
; -0.843 ; FreqDivider:sys_core|s_counter[18] ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.789      ;
; -0.843 ; FreqDivider:sys_core|s_counter[28] ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.790      ;
; -0.842 ; FreqDivider:sys_core|s_counter[20] ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.788      ;
; -0.838 ; FreqDivider:sys_core|s_counter[2]  ; FreqDivider:sys_core|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.780      ;
; -0.835 ; FreqDivider:sys_core|s_counter[18] ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.781      ;
; -0.835 ; FreqDivider:sys_core|s_counter[29] ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.782      ;
; -0.834 ; FreqDivider:sys_core|s_counter[20] ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.780      ;
; -0.833 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.776      ;
; -0.830 ; FreqDivider:sys_core|s_counter[8]  ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.774      ;
; -0.828 ; FreqDivider:sys_core|s_counter[3]  ; FreqDivider:sys_core|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.772      ;
; -0.827 ; FreqDivider:sys_core|s_counter[29] ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.774      ;
; -0.825 ; FreqDivider:sys_core|s_counter[3]  ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.769      ;
; -0.822 ; FreqDivider:sys_core|s_counter[8]  ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.766      ;
; -0.821 ; FreqDivider:sys_core|s_counter[17] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.769      ;
; -0.817 ; FreqDivider:sys_core|s_counter[3]  ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.761      ;
; -0.815 ; FreqDivider:sys_core|s_counter[31] ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.762      ;
; -0.807 ; FreqDivider:sys_core|s_counter[31] ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.754      ;
; -0.804 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.748      ;
; -0.796 ; FreqDivider:sys_core|s_counter[4]  ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.742      ;
; -0.796 ; FreqDivider:sys_core|s_counter[10] ; FreqDivider:sys_core|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.740      ;
; -0.796 ; FreqDivider:sys_core|s_counter[6]  ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.740      ;
; -0.795 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.738      ;
; -0.793 ; FreqDivider:sys_core|s_counter[26] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.742      ;
; -0.790 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.734      ;
; -0.788 ; FreqDivider:sys_core|s_counter[6]  ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.732      ;
; -0.784 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.729      ;
; -0.784 ; FreqDivider:sys_core|s_counter[2]  ; FreqDivider:sys_core|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.728      ;
; -0.783 ; FreqDivider:sys_core|s_counter[16] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.732      ;
; -0.780 ; FreqDivider:sys_core|s_counter[5]  ; FreqDivider:sys_core|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.722      ;
; -0.779 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.722      ;
; -0.778 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.725      ;
; -0.778 ; FreqDivider:sys_core|s_counter[5]  ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.724      ;
; -0.776 ; FreqDivider:sys_core|s_counter[3]  ; FreqDivider:sys_core|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.719      ;
; -0.776 ; FreqDivider:sys_core|s_counter[17] ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.722      ;
; -0.775 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.722      ;
; -0.775 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.718      ;
; -0.774 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.721      ;
; -0.774 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.721      ;
; -0.773 ; FreqDivider:sys_core|s_counter[14] ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.717      ;
; -0.772 ; FreqDivider:sys_core|s_counter[3]  ; FreqDivider:sys_core|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.715      ;
; -0.770 ; FreqDivider:sys_core|s_counter[4]  ; FreqDivider:sys_core|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.712      ;
; -0.770 ; FreqDivider:sys_core|s_counter[10] ; FreqDivider:sys_core|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.716      ;
; -0.768 ; FreqDivider:sys_core|s_counter[17] ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.714      ;
; -0.767 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.714      ;
; -0.766 ; FreqDivider:sys_core|s_counter[2]  ; FreqDivider:sys_core|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.709      ;
; -0.765 ; FreqDivider:sys_core|s_counter[14] ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.709      ;
; -0.765 ; FreqDivider:sys_core|s_counter[21] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.240     ; 1.512      ;
; -0.765 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.708      ;
; -0.760 ; FreqDivider:sys_core|s_counter[5]  ; FreqDivider:sys_core|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.704      ;
; -0.757 ; FreqDivider:sys_core|s_counter[23] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.707      ;
; -0.756 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.700      ;
; -0.755 ; FreqDivider:sys_core|s_counter[11] ; FreqDivider:sys_core|s_counter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.699      ;
; -0.751 ; FreqDivider:sys_core|s_counter[19] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.699      ;
; -0.751 ; FreqDivider:sys_core|s_counter[12] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.699      ;
; -0.750 ; FreqDivider:sys_core|s_counter[10] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.698      ;
; -0.748 ; FreqDivider:sys_core|s_counter[26] ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.695      ;
; -0.747 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.691      ;
; -0.745 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.687      ;
; -0.744 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.689      ;
; -0.742 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.686      ;
; -0.741 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.686      ;
; -0.740 ; FreqDivider:sys_core|s_counter[26] ; FreqDivider:sys_core|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.687      ;
; -0.740 ; FreqDivider:sys_core|s_counter[7]  ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.686      ;
; -0.739 ; FreqDivider:sys_core|s_counter[30] ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.688      ;
; -0.738 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.685      ;
; -0.735 ; FreqDivider:sys_core|s_counter[11] ; FreqDivider:sys_core|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.681      ;
; -0.735 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.682      ;
; -0.735 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.682      ;
; -0.734 ; FreqDivider:sys_core|s_counter[9]  ; FreqDivider:sys_core|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.680      ;
; -0.734 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.681      ;
; -0.734 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.681      ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                 ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.173 ; FreqDivider:sys_core|clkOut        ; FreqDivider:sys_core|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.299 ; FreqDivider:sys_core|s_counter[31] ; FreqDivider:sys_core|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; FreqDivider:sys_core|s_counter[3]  ; FreqDivider:sys_core|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; FreqDivider:sys_core|s_counter[29] ; FreqDivider:sys_core|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; FreqDivider:sys_core|s_counter[7]  ; FreqDivider:sys_core|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; FreqDivider:sys_core|s_counter[6]  ; FreqDivider:sys_core|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; FreqDivider:sys_core|s_counter[22] ; FreqDivider:sys_core|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; FreqDivider:sys_core|s_counter[16] ; FreqDivider:sys_core|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; FreqDivider:sys_core|s_counter[14] ; FreqDivider:sys_core|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; FreqDivider:sys_core|s_counter[9]  ; FreqDivider:sys_core|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; FreqDivider:sys_core|s_counter[8]  ; FreqDivider:sys_core|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; FreqDivider:sys_core|s_counter[2]  ; FreqDivider:sys_core|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; FreqDivider:sys_core|s_counter[30] ; FreqDivider:sys_core|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; FreqDivider:sys_core|s_counter[4]  ; FreqDivider:sys_core|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; FreqDivider:sys_core|s_counter[28] ; FreqDivider:sys_core|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; FreqDivider:sys_core|s_counter[26] ; FreqDivider:sys_core|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.428      ;
; 0.311 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.436      ;
; 0.448 ; FreqDivider:sys_core|s_counter[5]  ; FreqDivider:sys_core|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.573      ;
; 0.448 ; FreqDivider:sys_core|s_counter[3]  ; FreqDivider:sys_core|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.573      ;
; 0.449 ; FreqDivider:sys_core|s_counter[7]  ; FreqDivider:sys_core|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; FreqDivider:sys_core|s_counter[29] ; FreqDivider:sys_core|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.574      ;
; 0.450 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.575      ;
; 0.458 ; FreqDivider:sys_core|s_counter[6]  ; FreqDivider:sys_core|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.583      ;
; 0.458 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.583      ;
; 0.459 ; FreqDivider:sys_core|s_counter[2]  ; FreqDivider:sys_core|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; FreqDivider:sys_core|s_counter[8]  ; FreqDivider:sys_core|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.584      ;
; 0.460 ; FreqDivider:sys_core|s_counter[30] ; FreqDivider:sys_core|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.585      ;
; 0.461 ; FreqDivider:sys_core|s_counter[28] ; FreqDivider:sys_core|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.586      ;
; 0.461 ; FreqDivider:sys_core|s_counter[26] ; FreqDivider:sys_core|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.586      ;
; 0.461 ; FreqDivider:sys_core|s_counter[6]  ; FreqDivider:sys_core|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.586      ;
; 0.461 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.586      ;
; 0.462 ; FreqDivider:sys_core|s_counter[22] ; FreqDivider:sys_core|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.587      ;
; 0.462 ; FreqDivider:sys_core|s_counter[2]  ; FreqDivider:sys_core|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.587      ;
; 0.463 ; FreqDivider:sys_core|s_counter[4]  ; FreqDivider:sys_core|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.588      ;
; 0.463 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.588      ;
; 0.464 ; FreqDivider:sys_core|s_counter[28] ; FreqDivider:sys_core|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.589      ;
; 0.464 ; FreqDivider:sys_core|s_counter[26] ; FreqDivider:sys_core|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.589      ;
; 0.465 ; FreqDivider:sys_core|s_counter[14] ; FreqDivider:sys_core|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.587      ;
; 0.511 ; FreqDivider:sys_core|s_counter[5]  ; FreqDivider:sys_core|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.636      ;
; 0.512 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.637      ;
; 0.512 ; FreqDivider:sys_core|s_counter[7]  ; FreqDivider:sys_core|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.637      ;
; 0.512 ; FreqDivider:sys_core|s_counter[29] ; FreqDivider:sys_core|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.637      ;
; 0.512 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.637      ;
; 0.513 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.638      ;
; 0.514 ; FreqDivider:sys_core|s_counter[5]  ; FreqDivider:sys_core|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.639      ;
; 0.514 ; FreqDivider:sys_core|s_counter[3]  ; FreqDivider:sys_core|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.639      ;
; 0.515 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.640      ;
; 0.515 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.640      ;
; 0.516 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.641      ;
; 0.524 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.649      ;
; 0.524 ; FreqDivider:sys_core|s_counter[6]  ; FreqDivider:sys_core|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.649      ;
; 0.525 ; FreqDivider:sys_core|s_counter[22] ; FreqDivider:sys_core|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.650      ;
; 0.526 ; FreqDivider:sys_core|s_counter[4]  ; FreqDivider:sys_core|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.651      ;
; 0.526 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.651      ;
; 0.527 ; FreqDivider:sys_core|s_counter[28] ; FreqDivider:sys_core|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.652      ;
; 0.527 ; FreqDivider:sys_core|s_counter[26] ; FreqDivider:sys_core|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.652      ;
; 0.527 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.652      ;
; 0.528 ; FreqDivider:sys_core|s_counter[22] ; FreqDivider:sys_core|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.653      ;
; 0.528 ; FreqDivider:sys_core|s_counter[2]  ; FreqDivider:sys_core|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.653      ;
; 0.529 ; FreqDivider:sys_core|s_counter[23] ; FreqDivider:sys_core|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.655      ;
; 0.529 ; FreqDivider:sys_core|s_counter[4]  ; FreqDivider:sys_core|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.654      ;
; 0.529 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.654      ;
; 0.530 ; FreqDivider:sys_core|s_counter[26] ; FreqDivider:sys_core|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.655      ;
; 0.549 ; FreqDivider:sys_core|s_counter[20] ; FreqDivider:sys_core|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.673      ;
; 0.577 ; FreqDivider:sys_core|s_counter[5]  ; FreqDivider:sys_core|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.702      ;
; 0.577 ; FreqDivider:sys_core|s_counter[3]  ; FreqDivider:sys_core|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.702      ;
; 0.578 ; FreqDivider:sys_core|s_counter[27] ; FreqDivider:sys_core|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.703      ;
; 0.579 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.704      ;
; 0.580 ; FreqDivider:sys_core|s_counter[3]  ; FreqDivider:sys_core|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.705      ;
; 0.581 ; FreqDivider:sys_core|s_counter[1]  ; FreqDivider:sys_core|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.706      ;
; 0.582 ; FreqDivider:sys_core|s_counter[9]  ; FreqDivider:sys_core|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.707      ;
; 0.582 ; FreqDivider:sys_core|s_counter[25] ; FreqDivider:sys_core|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.707      ;
; 0.586 ; FreqDivider:sys_core|s_counter[19] ; FreqDivider:sys_core|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.710      ;
; 0.591 ; FreqDivider:sys_core|s_counter[22] ; FreqDivider:sys_core|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.716      ;
; 0.591 ; FreqDivider:sys_core|s_counter[2]  ; FreqDivider:sys_core|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.716      ;
; 0.592 ; FreqDivider:sys_core|s_counter[23] ; FreqDivider:sys_core|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.718      ;
; 0.592 ; FreqDivider:sys_core|s_counter[4]  ; FreqDivider:sys_core|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.717      ;
; 0.592 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.717      ;
; 0.593 ; FreqDivider:sys_core|s_counter[26] ; FreqDivider:sys_core|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.718      ;
; 0.593 ; FreqDivider:sys_core|s_counter[0]  ; FreqDivider:sys_core|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.718      ;
; 0.594 ; FreqDivider:sys_core|s_counter[22] ; FreqDivider:sys_core|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.719      ;
; 0.594 ; FreqDivider:sys_core|s_counter[2]  ; FreqDivider:sys_core|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.719      ;
; 0.594 ; FreqDivider:sys_core|s_counter[8]  ; FreqDivider:sys_core|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.719      ;
; 0.594 ; FreqDivider:sys_core|s_counter[16] ; FreqDivider:sys_core|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.719      ;
; 0.595 ; FreqDivider:sys_core|s_counter[23] ; FreqDivider:sys_core|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.721      ;
; 0.595 ; FreqDivider:sys_core|s_counter[24] ; FreqDivider:sys_core|s_counter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.720      ;
; 0.597 ; FreqDivider:sys_core|s_counter[13] ; FreqDivider:sys_core|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.925      ;
; 0.603 ; FreqDivider:sys_core|s_counter[20] ; FreqDivider:sys_core|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.728      ;
; 0.608 ; FreqDivider:sys_core|s_counter[15] ; FreqDivider:sys_core|clkOut        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.936      ;
; 0.615 ; FreqDivider:sys_core|s_counter[20] ; FreqDivider:sys_core|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.739      ;
; 0.615 ; FreqDivider:sys_core|s_counter[18] ; FreqDivider:sys_core|s_counter[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.739      ;
; 0.618 ; FreqDivider:sys_core|s_counter[13] ; FreqDivider:sys_core|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.747      ;
; 0.626 ; FreqDivider:sys_core|s_counter[20] ; FreqDivider:sys_core|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.242      ; 0.952      ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.157  ; 0.173 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50        ; -3.157  ; 0.173 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -68.653 ; 0.0   ; 0.0      ; 0.0     ; -45.405             ;
;  CLOCK_50        ; -68.653 ; 0.000 ; N/A      ; N/A     ; -45.405             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDR          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 977      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 977      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; CLOCK_50 ; CLOCK_50 ; Base ; Constrained ;
+----------+----------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Mar 19 21:50:26 2023
Info: Command: quartus_sta FreqDivider_Demo -c FreqDivider_Demo
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FreqDivider_Demo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.157
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.157             -68.653 CLOCK_50 
Info (332146): Worst-case hold slack is 0.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.385               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -45.405 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.791
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.791             -58.622 CLOCK_50 
Info (332146): Worst-case hold slack is 0.339
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.339               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -45.405 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.969
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.969             -17.842 CLOCK_50 
Info (332146): Worst-case hold slack is 0.173
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.173               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -38.112 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 522 megabytes
    Info: Processing ended: Sun Mar 19 21:50:28 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


