TIMER[1-4]:
  CTL0:
    CKDIV:
      CKDIV0: [0, "Clock division factor 1"]
      CKDIV1: [1, "Clock division factor 2"]
      CKDIV2: [2, "Clock division factor 4"]
    ARSE:
      Disabled: [0, "The shadow register for CAR is disabled"]
      Enabled: [1, "The shadow register for CAR is enabled"]
    CAM:
      NoCenterAlign: [0, "No Center aligned mode. Direction specified by DIR bit."]
      CenterAlignCountDownAssert:
        [
          1,
          "Center-aligned and counting down assert mode. The counter counts under center-aligned and channel is configured in output mode (CHxMS=00 in TIMERx_CHCTL0 register). Only when counting down, CHxF bit can be set.",
        ]
      CenterAlignCountUpAssert: [
          2,
          "Center-aligned and counting up assert mode. The counter counts under center-
          aligned and channel is configured in output mode (CHxMS=00 in TIMERx_CHCTL0
          register). Only when counting up, CHxF bit can be set.",
        ]
      CenterAlignCountUpDownAssert: [
          3,
          "Center-aligned and counting up/down assert mode. The counter counts under center-aligned and channel is configured in output mode (CHxMS=00 in
          TIMERx_CHCTL0 register). Both when counting up and counting down, CHxF bit
          can be set.
          After the counter is enabled, cannot be switched from 0x00 to non 0x00.",
        ]
    DIR:
      Up: [0, "Counter counts up"]
      Down: [1, "Counter counts down"]
    SPM:
      Disabled: [0, "Single pulse mode disabled."]
      Enabled: [1, "Single pulse mode enabled."]
    UPDIS:
      Enabled: [0, "Update event enabled"]
      Disabled: [1, "Update event disabled"]
    CEN:
      Disabled: [0, "Counter disabled"]
      Enabled: [1, "Counter enabled"]
  CTL1:
    TI0S:
      CH0: [0, "TIMERx_CH0 is selected as channel 0 trigger input"]
      MULTI:
        [
          1,
          "The result of combinational XOR of TIMERx_CH0, TIMERx_CH1, TIMERx_CH2 is selected as channel 0 trigger input",
        ]
    MMC:
      Mode0: [
          0,
          "When a counter reset event occurs, a TRGO trigger signal is output. The
          counter resert source:
          Master timer generate a reset
          the UPG bit in the TIMERx_SWEVG register is set",
        ]
      Mode1: [
          1,
          "Enable. When a conter start event occurs, a TRGO trigger signal is output. The
          counter start source :
          CEN control bit is set
          The trigger input in pause mode is high",
        ]
      Mode2: [
          2,
          "When an update event occurs, a TRGO trigger signal is output. The update
          source depends on UPDIS bit and UPS bit.",
        ]
      Mode3: [
          3,
          "When a capture or compare pulse event occurs in channel0, a TRGO trigger
          signal is output.",
        ]
      Mode4: [
          4,
          "When a compare event occurs, a TRGO trigger signal is output. The compare
          source is from O0CPRE.",
        ]
      Mode5: [
          5,
          "When a compare event occurs, a TRGO trigger signal is output. The compare
          source is from O1CPRE.",
        ]
      Mode6: [
          6,
          "When a compare event occurs, a TRGO trigger signal is output. The compare
          source is from O2CPRE.",
        ]
      Mode7: [
          7,
          "When a compare event occurs, a TRGO trigger signal is output. The compare
          source is from O3CPRE.",
        ]
    DMAS:
      CaptureOrCompare: [0, "DMA request is generated by capture/compare event"]
      Update: [1, "DMA request is generated by update event"]
