{"vcs1":{"timestamp_begin":1684314682.502631039, "rt":1.31, "ut":0.40, "st":0.21}}
{"vcselab":{"timestamp_begin":1684314683.908448370, "rt":1.25, "ut":0.45, "st":0.16}}
{"link":{"timestamp_begin":1684314685.226144053, "rt":0.50, "ut":0.24, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684314681.847080152}
{"VCS_COMP_START_TIME": 1684314681.847080152}
{"VCS_COMP_END_TIME": 1684314687.301522312}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330616}}
{"stitch_vcselab": {"peak_mem": 211884}}
