vhdl DesignLab "../../../../../hdl/can/syn/can_crc.vhd"
vhdl DesignLab "../../../../../../../DesignLab_Examples/libraries/Benchy/stage.vhd"
vhdl DesignLab "../../../../../../../DesignLab_Examples/libraries/Benchy/rle_fmt.vhd"
vhdl DesignLab "../../../../../../../DesignLab_Examples/libraries/Benchy/rle_enc.vhd"
vhdl DesignLab "../../../../../../../DesignLab_Examples/libraries/Benchy/muldex_8.vhd"
vhdl DesignLab "../../../../../../../DesignLab_Examples/libraries/Benchy/muldex_16.vhd"
vhdl DesignLab "../../../../../../../DesignLab_Examples/libraries/Benchy/filter.vhd"
vhdl DesignLab "../../../../../../../DesignLab_Examples/libraries/Benchy/demux.vhd"
vhdl work "../../../../../../../../opt/DesignLab-1.0.8/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_Pro_LX9/zpu_config.vhd"
vhdl DesignLab "../../../../../hdl/can/syn/can_tx_mux.vhd"
vhdl DesignLab "../../../../../hdl/can/syn/can_tx.vhd"
vhdl DesignLab "../../../../../hdl/can/syn/can_rx.vhd"
vhdl DesignLab "../../../../../hdl/can/syn/can_clk.vhd"
vhdl DesignLab "../../../../../../../DesignLab_Examples/libraries/ZPUino_2/sdram_hamster.vhd"
vhdl DesignLab "../../../../../../../DesignLab_Examples/libraries/Benchy/trigger.vhd"
vhdl DesignLab "../../../../../../../DesignLab_Examples/libraries/Benchy/transmitter.vhd"
vhdl DesignLab "../../../../../../../DesignLab_Examples/libraries/Benchy/sync.vhd"
vhdl DesignLab "../../../../../../../DesignLab_Examples/libraries/Benchy/sampler.vhd"
vhdl DesignLab "../../../../../../../DesignLab_Examples/libraries/Benchy/rle.vhd"
vhdl DesignLab "../../../../../../../DesignLab_Examples/libraries/Benchy/receiver.vhd"
vhdl DesignLab "../../../../../../../DesignLab_Examples/libraries/Benchy/prescaler.vhd"
vhdl DesignLab "../../../../../../../DesignLab_Examples/libraries/Benchy/muldex.vhd"
vhdl DesignLab "../../../../../../../DesignLab_Examples/libraries/Benchy/Mem_Gen_36bit.vhd"
vhdl DesignLab "../../../../../../../DesignLab_Examples/libraries/Benchy/group_selector.vhd"
vhdl DesignLab "../../../../../../../DesignLab_Examples/libraries/Benchy/flags.vhd"
vhdl DesignLab "../../../../../../../DesignLab_Examples/libraries/Benchy/decoder.vhd"
vhdl DesignLab "../../../../../../../DesignLab_Examples/libraries/Benchy/controller.vhd"
vhdl work "../../../../../../../../opt/DesignLab-1.0.8/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_Pro_LX9/zpupkg.vhd"
vhdl work "../../../../../../../../opt/DesignLab-1.0.8/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_Pro_LX9/zpuino_config.vhd"
vhdl DesignLab "../../../../../hdl/can/syn/can.vhd"
vhdl DesignLab "../../../../../../../DesignLab_Examples/libraries/ZPUino_2/sdram_wrap.vhd"
vhdl DesignLab "../../../../../../../DesignLab_Examples/libraries/ZPUino_2/pad.vhd"
vhdl DesignLab "../../../../../../../DesignLab_Examples/libraries/Benchy/sram_bram.vhd"
vhdl DesignLab "../../../../../../../DesignLab_Examples/libraries/Benchy/eia232.vhd"
vhdl DesignLab "../../../../../../../DesignLab_Examples/libraries/Benchy/core.vhd"
vhdl DesignLab "../../../../../../../DesignLab_Examples/libraries/Benchy/clockman_papilio.vhd"
vhdl work "../../../../../../../../opt/DesignLab-1.0.8/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_Pro_LX9/zpuinopkg.vhd"
vhdl DesignLab "../../../../../../../DesignLab_Examples/libraries/ZPUino_2/ZPUino_Papilio_Pro_V2.vhd"
vhdl DesignLab "../../../../../../../DesignLab_Examples/libraries/Papilio_Hardware/Wing_GPIO.vhd"
vhdl DesignLab "../../../../../../../DesignLab_Examples/libraries/Papilio_Hardware/Papilio_Default_Wing_Pinout.vhd"
vhdl DesignLab "../../../../../../../DesignLab_Examples/libraries/can_wb/can_wb.vhd"
vhdl DesignLab "../../../../../../../DesignLab_Examples/libraries/Benchy/BENCHY_sa_SumpBlaze_LogicAnalyzer8.vhd"
vhdl work "Papilio_Pro.vhf"
