Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Nov 13 12:58:48 2022
| Host         : Richi-PC running 64-bit major release  (build 9200)
| Command      : report_methodology -file TOP_CA_methodology_drc_routed.rpt -pb TOP_CA_methodology_drc_routed.pb -rpx TOP_CA_methodology_drc_routed.rpx
| Design       : TOP_CA
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 122
+-----------+------------------+--------------------------------+------------+
| Rule      | Severity         | Description                    | Violations |
+-----------+------------------+--------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell    | 3          |
| LUTAR-1   | Warning          | LUT drives async reset alert   | 8          |
| TIMING-18 | Warning          | Missing input or output delay  | 42         |
| TIMING-20 | Warning          | Non-clocked latch              | 68         |
| LATCH-1   | Advisory         | Existing latches in the design | 1          |
+-----------+------------------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin nolabel_line160/p_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin nolabel_line160/p_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin nolabel_line160/p_reg[2]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell inst_grid/cell0/next_cell_state_reg[7]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_grid/cell0/next_cell_state_reg[0]/PRE,
inst_grid/cell0/next_cell_state_reg[1]/CLR,
inst_grid/cell0/next_cell_state_reg[2]/CLR,
inst_grid/cell0/next_cell_state_reg[3]/CLR,
inst_grid/cell0/next_cell_state_reg[4]/CLR,
inst_grid/cell0/next_cell_state_reg[5]/CLR,
inst_grid/cell0/next_cell_state_reg[6]/CLR
inst_grid/cell0/next_cell_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell inst_grid/cell1/next_cell_state_reg[7]_i_2__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_grid/cell1/next_cell_state_reg[0]/PRE,
inst_grid/cell1/next_cell_state_reg[1]/CLR,
inst_grid/cell1/next_cell_state_reg[2]/CLR,
inst_grid/cell1/next_cell_state_reg[3]/CLR,
inst_grid/cell1/next_cell_state_reg[4]/CLR,
inst_grid/cell1/next_cell_state_reg[5]/CLR,
inst_grid/cell1/next_cell_state_reg[6]/CLR
inst_grid/cell1/next_cell_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell inst_grid/cell2/next_cell_state_reg[7]_i_2__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_grid/cell2/next_cell_state_reg[0]/PRE,
inst_grid/cell2/next_cell_state_reg[1]/CLR,
inst_grid/cell2/next_cell_state_reg[2]/CLR,
inst_grid/cell2/next_cell_state_reg[3]/CLR,
inst_grid/cell2/next_cell_state_reg[4]/CLR,
inst_grid/cell2/next_cell_state_reg[5]/CLR,
inst_grid/cell2/next_cell_state_reg[6]/CLR
inst_grid/cell2/next_cell_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell inst_grid/cell3/next_cell_state_reg[7]_i_2__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_grid/cell3/next_cell_state_reg[0]/PRE,
inst_grid/cell3/next_cell_state_reg[1]/CLR,
inst_grid/cell3/next_cell_state_reg[2]/CLR,
inst_grid/cell3/next_cell_state_reg[3]/CLR,
inst_grid/cell3/next_cell_state_reg[4]/CLR,
inst_grid/cell3/next_cell_state_reg[5]/CLR,
inst_grid/cell3/next_cell_state_reg[6]/CLR
inst_grid/cell3/next_cell_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell inst_grid/cell4/next_cell_state_reg[7]_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_grid/cell4/next_cell_state_reg[0]/PRE,
inst_grid/cell4/next_cell_state_reg[1]/CLR,
inst_grid/cell4/next_cell_state_reg[2]/CLR,
inst_grid/cell4/next_cell_state_reg[3]/CLR,
inst_grid/cell4/next_cell_state_reg[4]/CLR,
inst_grid/cell4/next_cell_state_reg[5]/CLR,
inst_grid/cell4/next_cell_state_reg[6]/CLR
inst_grid/cell4/next_cell_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell inst_grid/cell5/next_cell_state_reg[7]_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_grid/cell5/next_cell_state_reg[0]/PRE,
inst_grid/cell5/next_cell_state_reg[1]/CLR,
inst_grid/cell5/next_cell_state_reg[2]/CLR,
inst_grid/cell5/next_cell_state_reg[3]/CLR,
inst_grid/cell5/next_cell_state_reg[4]/CLR,
inst_grid/cell5/next_cell_state_reg[5]/CLR,
inst_grid/cell5/next_cell_state_reg[6]/CLR
inst_grid/cell5/next_cell_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell inst_grid/cell6/next_cell_state_reg[7]_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_grid/cell6/next_cell_state_reg[0]/PRE,
inst_grid/cell6/next_cell_state_reg[1]/CLR,
inst_grid/cell6/next_cell_state_reg[2]/CLR,
inst_grid/cell6/next_cell_state_reg[3]/CLR,
inst_grid/cell6/next_cell_state_reg[4]/CLR,
inst_grid/cell6/next_cell_state_reg[5]/CLR,
inst_grid/cell6/next_cell_state_reg[6]/CLR
inst_grid/cell6/next_cell_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell inst_grid/cell7/next_cell_state_reg[7]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_grid/cell7/next_cell_state_reg[0]/PRE,
inst_grid/cell7/next_cell_state_reg[1]/CLR,
inst_grid/cell7/next_cell_state_reg[2]/CLR,
inst_grid/cell7/next_cell_state_reg[3]/CLR,
inst_grid/cell7/next_cell_state_reg[4]/CLR,
inst_grid/cell7/next_cell_state_reg[5]/CLR,
inst_grid/cell7/next_cell_state_reg[6]/CLR
inst_grid/cell7/next_cell_state_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on CPU_RESETN relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on SW[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on SW[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on SW[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on SW[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on SW[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on SW[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on SW[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on SW[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on SW[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on SW[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on SW[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on SW[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on SW[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on SW[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on SW[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on SW[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on uart_rx_usb relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on LED[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on LED[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on LED[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on LED[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on LED[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on LED[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on LED[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on LED[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on LED[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on LED[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on LED[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on LED[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on LED[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on LED[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on LED[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on LED[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on SEG[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on SEG[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on SEG[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on SEG[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on SEG[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on SEG[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on SEG[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on uart_tx_usb relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch fsm_inst/FSM_sequential_next_state_reg[0] cannot be properly analyzed as its control pin fsm_inst/FSM_sequential_next_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch fsm_inst/FSM_sequential_next_state_reg[1] cannot be properly analyzed as its control pin fsm_inst/FSM_sequential_next_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch fsm_inst/FSM_sequential_next_state_reg[2] cannot be properly analyzed as its control pin fsm_inst/FSM_sequential_next_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch inst_grid/cell0/next_cell_state_reg[0] cannot be properly analyzed as its control pin inst_grid/cell0/next_cell_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch inst_grid/cell0/next_cell_state_reg[1] cannot be properly analyzed as its control pin inst_grid/cell0/next_cell_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch inst_grid/cell0/next_cell_state_reg[2] cannot be properly analyzed as its control pin inst_grid/cell0/next_cell_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch inst_grid/cell0/next_cell_state_reg[3] cannot be properly analyzed as its control pin inst_grid/cell0/next_cell_state_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch inst_grid/cell0/next_cell_state_reg[4] cannot be properly analyzed as its control pin inst_grid/cell0/next_cell_state_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch inst_grid/cell0/next_cell_state_reg[5] cannot be properly analyzed as its control pin inst_grid/cell0/next_cell_state_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch inst_grid/cell0/next_cell_state_reg[6] cannot be properly analyzed as its control pin inst_grid/cell0/next_cell_state_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch inst_grid/cell0/next_cell_state_reg[7] cannot be properly analyzed as its control pin inst_grid/cell0/next_cell_state_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch inst_grid/cell1/next_cell_state_reg[0] cannot be properly analyzed as its control pin inst_grid/cell1/next_cell_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch inst_grid/cell1/next_cell_state_reg[1] cannot be properly analyzed as its control pin inst_grid/cell1/next_cell_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch inst_grid/cell1/next_cell_state_reg[2] cannot be properly analyzed as its control pin inst_grid/cell1/next_cell_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch inst_grid/cell1/next_cell_state_reg[3] cannot be properly analyzed as its control pin inst_grid/cell1/next_cell_state_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch inst_grid/cell1/next_cell_state_reg[4] cannot be properly analyzed as its control pin inst_grid/cell1/next_cell_state_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch inst_grid/cell1/next_cell_state_reg[5] cannot be properly analyzed as its control pin inst_grid/cell1/next_cell_state_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch inst_grid/cell1/next_cell_state_reg[6] cannot be properly analyzed as its control pin inst_grid/cell1/next_cell_state_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch inst_grid/cell1/next_cell_state_reg[7] cannot be properly analyzed as its control pin inst_grid/cell1/next_cell_state_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch inst_grid/cell2/next_cell_state_reg[0] cannot be properly analyzed as its control pin inst_grid/cell2/next_cell_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch inst_grid/cell2/next_cell_state_reg[1] cannot be properly analyzed as its control pin inst_grid/cell2/next_cell_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch inst_grid/cell2/next_cell_state_reg[2] cannot be properly analyzed as its control pin inst_grid/cell2/next_cell_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch inst_grid/cell2/next_cell_state_reg[3] cannot be properly analyzed as its control pin inst_grid/cell2/next_cell_state_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch inst_grid/cell2/next_cell_state_reg[4] cannot be properly analyzed as its control pin inst_grid/cell2/next_cell_state_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch inst_grid/cell2/next_cell_state_reg[5] cannot be properly analyzed as its control pin inst_grid/cell2/next_cell_state_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch inst_grid/cell2/next_cell_state_reg[6] cannot be properly analyzed as its control pin inst_grid/cell2/next_cell_state_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch inst_grid/cell2/next_cell_state_reg[7] cannot be properly analyzed as its control pin inst_grid/cell2/next_cell_state_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch inst_grid/cell3/next_cell_state_reg[0] cannot be properly analyzed as its control pin inst_grid/cell3/next_cell_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch inst_grid/cell3/next_cell_state_reg[1] cannot be properly analyzed as its control pin inst_grid/cell3/next_cell_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch inst_grid/cell3/next_cell_state_reg[2] cannot be properly analyzed as its control pin inst_grid/cell3/next_cell_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch inst_grid/cell3/next_cell_state_reg[3] cannot be properly analyzed as its control pin inst_grid/cell3/next_cell_state_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch inst_grid/cell3/next_cell_state_reg[4] cannot be properly analyzed as its control pin inst_grid/cell3/next_cell_state_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch inst_grid/cell3/next_cell_state_reg[5] cannot be properly analyzed as its control pin inst_grid/cell3/next_cell_state_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch inst_grid/cell3/next_cell_state_reg[6] cannot be properly analyzed as its control pin inst_grid/cell3/next_cell_state_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch inst_grid/cell3/next_cell_state_reg[7] cannot be properly analyzed as its control pin inst_grid/cell3/next_cell_state_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch inst_grid/cell4/next_cell_state_reg[0] cannot be properly analyzed as its control pin inst_grid/cell4/next_cell_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch inst_grid/cell4/next_cell_state_reg[1] cannot be properly analyzed as its control pin inst_grid/cell4/next_cell_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch inst_grid/cell4/next_cell_state_reg[2] cannot be properly analyzed as its control pin inst_grid/cell4/next_cell_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch inst_grid/cell4/next_cell_state_reg[3] cannot be properly analyzed as its control pin inst_grid/cell4/next_cell_state_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch inst_grid/cell4/next_cell_state_reg[4] cannot be properly analyzed as its control pin inst_grid/cell4/next_cell_state_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch inst_grid/cell4/next_cell_state_reg[5] cannot be properly analyzed as its control pin inst_grid/cell4/next_cell_state_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch inst_grid/cell4/next_cell_state_reg[6] cannot be properly analyzed as its control pin inst_grid/cell4/next_cell_state_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch inst_grid/cell4/next_cell_state_reg[7] cannot be properly analyzed as its control pin inst_grid/cell4/next_cell_state_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch inst_grid/cell5/next_cell_state_reg[0] cannot be properly analyzed as its control pin inst_grid/cell5/next_cell_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch inst_grid/cell5/next_cell_state_reg[1] cannot be properly analyzed as its control pin inst_grid/cell5/next_cell_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch inst_grid/cell5/next_cell_state_reg[2] cannot be properly analyzed as its control pin inst_grid/cell5/next_cell_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch inst_grid/cell5/next_cell_state_reg[3] cannot be properly analyzed as its control pin inst_grid/cell5/next_cell_state_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch inst_grid/cell5/next_cell_state_reg[4] cannot be properly analyzed as its control pin inst_grid/cell5/next_cell_state_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch inst_grid/cell5/next_cell_state_reg[5] cannot be properly analyzed as its control pin inst_grid/cell5/next_cell_state_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch inst_grid/cell5/next_cell_state_reg[6] cannot be properly analyzed as its control pin inst_grid/cell5/next_cell_state_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch inst_grid/cell5/next_cell_state_reg[7] cannot be properly analyzed as its control pin inst_grid/cell5/next_cell_state_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch inst_grid/cell6/next_cell_state_reg[0] cannot be properly analyzed as its control pin inst_grid/cell6/next_cell_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch inst_grid/cell6/next_cell_state_reg[1] cannot be properly analyzed as its control pin inst_grid/cell6/next_cell_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch inst_grid/cell6/next_cell_state_reg[2] cannot be properly analyzed as its control pin inst_grid/cell6/next_cell_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch inst_grid/cell6/next_cell_state_reg[3] cannot be properly analyzed as its control pin inst_grid/cell6/next_cell_state_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch inst_grid/cell6/next_cell_state_reg[4] cannot be properly analyzed as its control pin inst_grid/cell6/next_cell_state_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch inst_grid/cell6/next_cell_state_reg[5] cannot be properly analyzed as its control pin inst_grid/cell6/next_cell_state_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch inst_grid/cell6/next_cell_state_reg[6] cannot be properly analyzed as its control pin inst_grid/cell6/next_cell_state_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch inst_grid/cell6/next_cell_state_reg[7] cannot be properly analyzed as its control pin inst_grid/cell6/next_cell_state_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch inst_grid/cell7/next_cell_state_reg[0] cannot be properly analyzed as its control pin inst_grid/cell7/next_cell_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch inst_grid/cell7/next_cell_state_reg[1] cannot be properly analyzed as its control pin inst_grid/cell7/next_cell_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch inst_grid/cell7/next_cell_state_reg[2] cannot be properly analyzed as its control pin inst_grid/cell7/next_cell_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch inst_grid/cell7/next_cell_state_reg[3] cannot be properly analyzed as its control pin inst_grid/cell7/next_cell_state_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch inst_grid/cell7/next_cell_state_reg[4] cannot be properly analyzed as its control pin inst_grid/cell7/next_cell_state_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#65 Warning
Non-clocked latch  
The latch inst_grid/cell7/next_cell_state_reg[5] cannot be properly analyzed as its control pin inst_grid/cell7/next_cell_state_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#66 Warning
Non-clocked latch  
The latch inst_grid/cell7/next_cell_state_reg[6] cannot be properly analyzed as its control pin inst_grid/cell7/next_cell_state_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#67 Warning
Non-clocked latch  
The latch inst_grid/cell7/next_cell_state_reg[7] cannot be properly analyzed as its control pin inst_grid/cell7/next_cell_state_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#68 Warning
Non-clocked latch  
The latch trigger_reg cannot be properly analyzed as its control pin trigger_reg/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 68 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


