# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 860 0.000256 512 220 330 56320 3.80131 1.76947 16.4192 52.415 74.5798 74.7151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 860 0.000256 512 220 330 55296 3.81498 1.7615 18.8046 51.9774 76.6657 76.8123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 860 0.000256 512 220 330 55040 3.77648 1.75171 19.6803 51.7516 77.1308 77.2636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 860 0.000256 512 220 330 55296 3.76202 1.75085 18.3521 51.8005 75.8384 75.9732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 860 0.000256 512 220 330 54400 3.8345 1.75638 18.2816 51.7574 75.8067 75.9378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 860 0.000256 512 220 330 55552 3.7704 1.75411 19.0607 51.9766 76.7325 76.8614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 860 0.000256 512 220 330 55680 3.7784 1.75104 19.3979 51.8148 76.9165 77.0497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 860 0.000256 512 220 330 55296 3.8567 1.77357 18.7245 52.4599 76.9835 77.1111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 860 0.000256 512 220 330 55296 3.78771 1.75152 18.6379 51.8164 76.1602 76.2912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 860 0.000256 512 220 330 54400 3.84134 1.75322 19.8097 51.8106 77.3876 77.5196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 860 0.000256 512 220 330 53248 3.94323 1.77475 21.9923 52.5759 80.4592 80.5888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 860 0.000256 512 220 330 55808 3.80765 1.76947 23.9154 52.434 82.1011 82.2318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 860 0.000256 512 220 330 56320 3.83162 1.77648 16.3154 52.6136 74.7126 74.8478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 860 0.000256 512 220 330 55296 3.81779 1.76205 16.0978 52.2388 74.0898 74.2275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 860 0.000256 512 220 330 55552 3.87123 1.77616 16.3581 52.5397 74.7168 74.8523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 860 0.000256 512 220 330 55296 3.85664 1.7695 17.2112 52.464 75.4765 75.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 860 0.000256 512 220 330 55296 3.8232 1.75933 19.1495 51.9914 76.8999 77.0366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 860 0.000256 512 220 330 55040 3.7721 1.75248 18.8591 51.7396 76.2988 76.4333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 860 0.000256 512 220 330 53760 3.82426 1.74637 19.5429 51.7492 77.033 77.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 860 0.000256 512 220 330 54400 3.83267 1.75664 20.1268 51.753 77.6432 77.7753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 860 0.000256 512 220 330 53760 3.85187 1.75299 19.5763 51.9797 77.332 77.4601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 860 0.000256 512 220 330 53760 3.85091 1.75309 19.4673 51.8124 77.0534 77.1809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 860 0.000256 512 220 330 55296 3.85926 1.77139 19.1047 52.4999 77.4115 77.5434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 860 0.000256 512 220 330 52224 3.90976 1.74816 19.8907 51.8636 77.5871 77.7185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 860 0.000256 512 220 330 54400 3.84256 1.75427 21.8766 51.8246 79.4684 79.6002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 860 0.000256 512 220 330 53248 3.9529 1.77562 19.9595 52.5828 78.4445 78.5785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 860 0.000256 512 220 340 56320 3.78477 1.76538 15.7012 52.4011 73.8244 73.9517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 860 0.000256 512 220 340 56320 3.82976 1.77888 17.6138 52.6197 76.0171 76.1426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 860 0.000256 512 220 340 56064 3.78518 1.76358 16.6271 52.2814 74.633 74.7681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 860 0.000256 512 220 340 56448 3.82576 1.77562 17.0693 52.5425 75.382 75.5093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 860 0.000256 512 220 340 56320 3.80576 1.76845 17.1003 52.4648 75.3131 75.4439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 860 0.000256 512 220 340 55296 3.8217 1.75939 20.8176 51.9903 78.5627 78.6934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 860 0.000256 512 220 340 52992 3.80048 1.73875 14.3563 51.2686 71.3355 71.4679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 860 0.000256 512 220 340 55040 3.77722 1.75309 20.6528 51.7371 78.0955 78.2271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 860 0.000256 512 220 340 53760 3.83622 1.75101 14.2038 51.8374 71.8005 71.9329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 860 0.000256 512 220 340 55296 3.75043 1.75216 19.1157 51.7584 76.5511 76.6841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 860 0.000256 512 220 340 55296 3.79034 1.74899 13.7871 51.8045 71.3048 71.4365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 860 0.000256 512 220 340 54400 3.83475 1.75264 19.3928 51.7538 76.9086 77.0396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 860 0.000256 512 220 340 54400 3.83555 1.75312 14.0567 51.8619 71.6801 71.8126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 860 0.000256 512 220 340 55552 3.75594 1.75469 24.7395 51.9314 82.3536 82.4852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 860 0.000256 512 220 340 53760 3.71718 1.71802 15.905 50.8059 72.3199 72.4562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 860 0.000256 512 220 340 53760 3.84346 1.75536 23.4347 51.8071 81.0122 81.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 860 0.000256 512 220 340 53760 3.84445 1.75411 16.1143 51.8507 73.732 73.8611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 860 0.000256 512 220 340 55296 3.85114 1.77357 23.3665 52.4656 81.634 81.7628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 860 0.000256 512 220 340 53248 3.94074 1.77466 15.4502 52.5892 73.9317 74.0632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 860 0.000256 512 220 340 55296 3.7864 1.75062 20.8649 51.8566 78.4347 78.5654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 860 0.000256 512 220 340 49152 3.80394 1.69165 13.2307 49.8814 68.7789 68.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 860 0.000256 512 220 340 54400 3.83434 1.75309 21.2911 51.8652 78.9224 79.0508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 860 0.000256 512 220 340 51200 3.95616 1.75309 14.9941 51.9547 72.8343 72.9663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 860 0.000256 512 220 336 53760 3.89747 1.77117 15.1881 52.3937 73.4294 73.5628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 860 0.000256 512 220 336 54400 3.92019 1.77856 16.207 52.5563 74.6353 74.7685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 860 0.000256 512 220 336 53760 3.88403 1.76333 15.8005 52.2313 73.8571 73.9902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 860 0.000256 512 220 336 52224 3.88787 1.75334 10.4021 51.7913 68.008 68.1465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 860 0.000256 512 220 336 53760 3.94035 1.7737 18.2467 52.4968 76.636 76.7668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 860 0.000256 512 220 336 51968 3.92333 1.7567 11.7286 52.4314 70.0131 70.1438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 860 0.000256 512 220 336 53248 3.92627 1.76707 17.4381 52.4659 75.7689 75.8972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 860 0.000256 512 220 336 53248 3.93853 1.77152 12.0189 52.4625 70.3641 70.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 860 0.000256 512 220 336 52992 3.91021 1.7591 19.2415 52.0266 77.1157 77.2509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 860 0.000256 512 220 336 50688 3.9032 1.73869 13.4668 51.2528 70.5333 70.6683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 860 0.000256 512 220 336 52480 3.87453 1.75315 18.4172 51.7385 75.9594 76.0939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 860 0.000256 512 220 336 51200 3.93539 1.74963 13.071 51.7927 70.7223 70.8583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 860 0.000256 512 220 336 52224 3.87606 1.75504 22.4906 51.7959 80.0863 80.2146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 860 0.000256 512 220 336 52224 3.90736 1.74995 14.8678 51.8557 72.5504 72.6797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 860 0.000256 512 220 336 52800 3.89277 1.75309 22.8995 51.8009 80.5211 80.6504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 860 0.000256 512 220 336 51200 3.96157 1.75718 15.3841 51.8691 73.1425 73.2692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 860 0.000256 512 220 336 51968 3.92291 1.75322 21.5523 51.9696 79.3726 79.5061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 860 0.000256 512 220 336 50176 3.8641 1.71747 14.2062 50.8394 70.8 70.9306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 860 0.000256 512 220 336 51840 3.93837 1.75421 20.5022 51.7758 78.1447 78.2746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 860 0.000256 512 220 336 49920 3.99392 1.75238 14.0531 51.8434 71.8174 71.9492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 860 0.000256 512 220 336 53248 3.92131 1.77315 20.4494 52.4968 78.8145 78.9443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 860 0.000256 512 220 336 53248 3.94595 1.77203 14.7328 52.5807 73.202 73.3348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 860 0.000256 512 220 350 55808 3.81325 1.76912 17.8006 52.3918 75.9509 76.0844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 860 0.000256 512 220 350 55680 3.86867 1.77917 16.1234 52.6148 74.5567 74.6869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 860 0.000256 512 220 350 53760 3.82314 1.7511 10.3689 51.7421 67.8623 67.9949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 860 0.000256 512 220 350 55296 3.81955 1.76333 17.0573 52.2763 75.0875 75.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 860 0.000256 512 220 350 53760 3.83286 1.75178 11.2706 51.7503 68.7814 68.9172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 860 0.000256 512 220 350 55552 3.86355 1.77766 18.3604 52.5012 76.6788 76.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 860 0.000256 512 220 350 53760 3.84922 1.76323 11.8096 51.9766 69.574 69.7063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 860 0.000256 512 220 350 55296 3.84845 1.768 18.878 52.4624 77.1272 77.2594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 860 0.000256 512 220 350 55296 3.86813 1.77152 13.0929 52.4678 71.3712 71.5027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 860 0.000256 512 220 350 54144 3.86218 1.76128 20.344 52.0286 78.1669 78.2991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 860 0.000256 512 220 350 52992 3.80496 1.73875 14.3312 51.3081 71.3612 71.4938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 860 0.000256 512 220 350 53760 3.82224 1.7521 19.2325 51.7884 76.7653 76.8929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 860 0.000256 512 220 350 53760 3.83475 1.74922 13.8809 51.8378 71.4738 71.6051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 860 0.000256 512 220 350 53760 3.8136 1.75104 23.379 51.7602 80.8772 81.0081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 860 0.000256 512 220 350 52224 3.91088 1.7503 15.1094 51.8048 72.7478 72.8825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 860 0.000256 512 220 350 54400 3.83923 1.75629 23.5694 51.7922 81.1304 81.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 860 0.000256 512 220 350 54400 3.83798 1.75453 16.193 51.8206 73.7746 73.9071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 860 0.000256 512 220 350 53760 3.85411 1.75325 21.7979 51.9399 79.5171 79.6475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 860 0.000256 512 220 350 50176 3.86125 1.7199 14.0969 50.8439 70.6958 70.8224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 860 0.000256 512 220 350 53760 3.85702 1.75312 21.2958 51.7726 78.8511 78.9808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 860 0.000256 512 220 350 53760 3.83875 1.75066 15.156 51.8954 72.8186 72.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 860 0.000256 512 220 350 55296 3.85446 1.77312 21.9884 52.4555 80.2448 80.3757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 860 0.000256 512 220 350 53248 3.94109 1.77539 14.9364 52.5504 73.3749 73.5082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 860 0.000256 512 220 352 53248 3.91123 1.76947 15.1467 52.4344 73.4342 73.5645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 860 0.000256 512 220 352 53248 3.93533 1.76816 20.6654 52.4196 78.9619 79.0914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 860 0.000256 512 220 352 53760 3.94323 1.77894 15.5791 52.5577 74.0316 74.1622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 860 0.000256 512 220 352 52480 3.87568 1.74941 10.3568 51.741 67.8949 68.0289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 860 0.000256 512 220 352 52992 3.9064 1.76544 17.0654 52.2298 75.1428 75.2738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 860 0.000256 512 220 352 52224 3.89869 1.75094 10.7311 51.7988 68.3501 68.4812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 860 0.000256 512 220 352 53760 3.92813 1.77734 16.5014 52.541 74.9202 75.0522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 860 0.000256 512 220 352 51968 3.9296 1.75315 10.6641 51.9801 68.4973 68.6312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 860 0.000256 512 220 352 53760 3.94714 1.77507 9.42173 52.5783 67.897 68.0305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 860 0.000256 512 220 352 53248 3.93062 1.76602 17.1002 52.4626 75.4306 75.5591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 860 0.000256 512 220 352 53248 3.94019 1.76944 11.8265 52.5069 70.2144 70.3467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 860 0.000256 512 220 352 52224 3.91818 1.74531 9.74394 51.8247 67.4057 67.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 860 0.000256 512 220 352 52992 3.90672 1.76326 23.2799 52.0282 81.1549 81.2872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 860 0.000256 512 220 352 50688 3.89654 1.73824 14.6787 51.2642 71.7555 71.8884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 860 0.000256 512 220 352 51840 3.87258 1.74227 12.7878 51.3592 69.932 70.0622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 860 0.000256 512 220 352 52480 3.87149 1.75267 22.092 51.7401 79.6288 79.7588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 860 0.000256 512 220 352 51200 3.92858 1.75037 15.038 51.838 72.73 72.8605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 860 0.000256 512 220 352 49920 3.99162 1.75226 12.0548 51.8951 69.8691 69.9978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 860 0.000256 512 220 352 52224 3.88006 1.74957 19.7322 51.7558 77.2907 77.4228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 860 0.000256 512 220 352 52224 3.91734 1.74944 13.9205 51.8138 71.5718 71.7023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 860 0.000256 512 220 352 46080 3.92042 1.69165 11.2386 49.8649 66.8927 67.0228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 860 0.000256 512 220 352 51200 3.95197 1.75718 20.4521 51.8023 78.1418 78.2735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 860 0.000256 512 220 352 51200 3.9609 1.75683 14.1335 51.8146 71.8448 71.9747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 860 0.000256 512 220 352 48000 4.10899 1.75923 11.603 51.8889 69.5354 69.6648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 860 0.000256 512 220 352 51968 3.92384 1.75654 19.6772 51.9764 77.5087 77.6417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 860 0.000256 512 220 352 50176 3.86598 1.71626 13.7538 50.8089 70.3126 70.4371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 860 0.000256 512 220 352 48384 3.94573 1.72032 11.6947 50.9275 68.4663 68.5927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 860 0.000256 512 220 352 51840 3.93747 1.75194 19.9872 51.772 77.6248 77.7555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 860 0.000256 512 220 352 49920 3.99651 1.75261 13.8526 51.8931 71.6703 71.7991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 860 0.000256 512 220 352 46080 4.03062 1.71795 11.2036 50.6803 67.8068 67.9397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 860 0.000256 512 220 352 53248 3.93949 1.77334 19.8615 52.4684 78.2178 78.3513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 860 0.000256 512 220 352 53248 3.95075 1.77226 14.9941 52.5831 73.4801 73.6154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 860 0.000256 512 220 352 49152 3.81405 1.69184 11.9025 49.8927 67.4734 67.6098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 860 0.000256 512 220 360 53760 3.89533 1.76595 16.3938 52.3817 74.61 74.7448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 860 0.000256 512 220 360 53248 3.93434 1.77002 11.0249 52.4664 69.364 69.4953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 860 0.000256 512 220 360 53760 3.9416 1.7783 18.1146 52.579 76.5844 76.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 860 0.000256 512 220 360 52480 3.87613 1.75101 11.9659 51.7877 69.5566 69.6858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 860 0.000256 512 220 360 51840 3.93574 1.75104 10.0652 51.8059 67.7282 67.8588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 860 0.000256 512 220 360 52992 3.90518 1.76538 17.0631 52.7416 75.6473 75.7778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 860 0.000256 512 220 360 52224 3.88995 1.74794 11.1055 51.7583 68.6727 68.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 860 0.000256 512 220 360 50688 3.90115 1.74064 9.23526 51.3073 66.3559 66.4897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 860 0.000256 512 220 360 53760 3.93443 1.77459 23.1262 52.4926 81.5035 81.6353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 860 0.000256 512 220 360 51968 3.92397 1.75658 14.7082 51.9754 72.5392 72.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 860 0.000256 512 220 360 53760 3.94451 1.77715 12.8419 52.6184 71.3568 71.4907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 860 0.000256 512 220 360 53248 3.93715 1.76947 22.3055 52.4172 80.6041 80.7429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 860 0.000256 512 220 360 53248 3.9352 1.77155 14.952 52.4907 73.3261 73.4596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 860 0.000256 512 220 360 52224 3.9176 1.75091 11.8735 51.8173 69.5296 69.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 860 0.000256 512 220 360 52992 3.90723 1.76333 22.0204 52.033 79.8976 80.0298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 860 0.000256 512 220 360 50688 3.9 1.73894 14.9055 51.2753 71.9926 72.1285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 860 0.000256 512 220 360 51840 3.88262 1.74422 13.8304 51.3019 70.9329 71.0667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 860 0.000256 512 220 360 46080 3.9192 1.68986 11.2225 49.8564 66.8675 66.9963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 860 0.000256 512 220 360 52480 3.86602 1.75075 21.6877 51.7854 79.2635 79.3963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 860 0.000256 512 220 360 51200 3.93549 1.74947 14.632 51.8386 72.3297 72.4644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 860 0.000256 512 220 360 49920 3.99795 1.75459 12.9265 51.8967 70.7477 70.8868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 860 0.000256 512 220 360 51200 3.96355 1.75309 12.2179 51.91 70.0212 70.1501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 860 0.000256 512 220 360 52224 3.88042 1.7489 20.5652 51.804 78.1675 78.2979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 860 0.000256 512 220 360 52224 3.91747 1.74963 14.66 51.8556 72.3577 72.4887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 860 0.000256 512 220 360 46080 3.92048 1.69149 11.5469 49.8318 67.1658 67.2991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 860 0.000256 512 220 360 49152 3.81136 1.69027 11.425 49.8742 66.9768 67.1127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 860 0.000256 512 220 360 51200 3.96144 1.7527 20.537 51.788 78.2129 78.3421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 860 0.000256 512 220 360 51200 3.96797 1.75382 15.2976 51.8148 73.0069 73.1424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 860 0.000256 512 220 360 48000 4.11011 1.76042 12.5005 51.9279 70.4744 70.6019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 860 0.000256 512 220 360 51200 3.95891 1.75309 12.4614 51.9471 70.2951 70.4285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 860 0.000256 512 220 336 51200 3.99622 1.7696 16.4034 52.4348 74.7756 74.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 860 0.000256 512 220 336 51200 4.00864 1.77123 10.6076 52.415 68.9719 69.1015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 860 0.000256 512 220 336 49152 4.01213 1.74797 20.3638 51.7876 78.0803 78.2129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 860 0.000256 512 220 336 51840 4.01382 1.77581 15.86 52.5695 74.3885 74.5226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 860 0.000256 512 220 336 49920 3.98906 1.75101 10.1967 51.7296 67.8419 67.9711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 860 0.000256 512 220 336 49920 4.00934 1.75251 8.85888 51.818 66.6103 66.7403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 860 0.000256 512 220 336 50688 3.98874 1.76438 20.0988 52.2383 78.2672 78.3974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 860 0.000256 512 220 336 49152 4.01133 1.74899 12.9268 51.7949 70.6569 70.7832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 860 0.000256 512 220 336 48384 3.99392 1.74077 10.7579 51.2549 67.9215 68.0591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 860 0.000256 512 220 336 49152 4.03987 1.75101 9.41373 51.8652 67.2388 67.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 860 0.000256 512 220 336 51072 4.0201 1.77587 19.6193 52.5435 78.1312 78.2637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 860 0.000256 512 220 336 50176 3.99462 1.75315 13.0391 51.9259 70.8809 71.0153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 860 0.000256 512 220 336 51072 4.04362 1.78176 11.0865 52.5652 69.6537 69.7834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 860 0.000256 512 220 336 46592 4.0081 1.71802 9.27587 50.8012 65.9779 66.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 860 0.000256 512 220 336 51200 4.00422 1.76925 18.9278 52.4075 77.2796 77.4135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 860 0.000256 512 220 336 51200 4.01994 1.77526 12.8894 52.5058 71.3684 71.5033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 860 0.000256 512 220 336 49152 4.03462 1.75133 10.5779 51.8646 68.4052 68.5426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 860 0.000256 512 220 336 49152 4.10832 1.77306 9.86877 52.5419 68.4678 68.5998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 860 0.000256 512 220 336 50688 3.99277 1.75978 19.2749 51.9781 77.1818 77.3079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 860 0.000256 512 220 336 48384 3.98576 1.74003 13.124 51.2649 70.2903 70.4164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 860 0.000256 512 220 336 48384 4.02083 1.7367 11.601 51.3618 68.8932 69.0268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 860 0.000256 512 220 336 46080 3.91133 1.69187 10.7739 49.8688 66.4204 66.5494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 860 0.000256 512 220 336 49920 3.98154 1.75104 19.0789 51.7458 76.7298 76.8596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 860 0.000256 512 220 336 48640 4.03846 1.75008 13.2733 51.8351 71.0718 71.2008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 860 0.000256 512 220 336 49920 3.99306 1.7521 12.0418 51.8926 69.8665 69.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 860 0.000256 512 220 336 46080 4.18102 1.75754 10.8892 51.9005 68.9044 69.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 860 0.000256 512 220 350 54784 3.86051 1.76742 18.2523 52.4449 76.4951 76.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 860 0.000256 512 220 350 54272 3.90477 1.76966 12.2479 52.4613 70.5592 70.6969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 860 0.000256 512 220 350 53760 3.83315 1.74899 23.6886 51.7992 81.2475 81.3805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 860 0.000256 512 220 350 55040 3.89405 1.78106 17.3503 52.5703 75.7703 75.9052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 860 0.000256 512 220 350 53760 3.83677 1.75133 11.3012 51.7778 68.844 68.9732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 860 0.000256 512 220 350 53760 3.86301 1.75146 9.62893 51.7524 67.1695 67.2992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 860 0.000256 512 220 350 53760 3.8424 1.75037 8.59155 51.8318 66.189 66.3204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 860 0.000256 512 220 350 54528 3.8455 1.76538 22.1603 52.2793 80.2254 80.3573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 860 0.000256 512 220 350 53760 3.83347 1.75098 14.5415 51.7926 72.0888 72.2212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 860 0.000256 512 220 350 52992 3.80157 1.73875 11.8968 51.3162 68.9242 69.0571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 860 0.000256 512 220 350 52224 3.92285 1.75219 10.13 51.8525 67.829 67.9628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 860 0.000256 512 220 350 54656 3.89706 1.77562 21.2841 52.536 79.6627 79.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 860 0.000256 512 220 350 53760 3.85325 1.75344 14.0948 51.9643 71.8399 71.9702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 860 0.000256 512 220 350 53760 3.94502 1.77869 11.8731 52.609 70.3779 70.5068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 860 0.000256 512 220 350 50176 3.86163 1.72211 10.0038 50.8051 66.5626 66.6904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 860 0.000256 512 220 350 54272 3.89949 1.7697 20.6846 52.4128 78.9401 79.0714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 860 0.000256 512 220 350 53248 3.94045 1.77098 14.2442 52.4648 72.5976 72.7259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 860 0.000256 512 220 350 52224 3.91712 1.7497 11.8672 51.8678 69.5711 69.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 860 0.000256 512 220 350 53248 3.95722 1.77264 11.2841 52.5942 69.7853 69.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 860 0.000256 512 220 350 54144 3.84954 1.75917 22.2296 51.9957 80.0069 80.1361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 860 0.000256 512 220 350 52992 3.80349 1.73875 15.5486 51.3084 72.5757 72.7086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 860 0.000256 512 220 350 51840 3.87366 1.74003 13.1566 51.3142 70.257 70.3848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 860 0.000256 512 220 350 50688 3.73293 1.68976 12.2408 49.851 67.6891 67.8172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 860 0.000256 512 220 350 51840 3.7935 1.71622 12.5509 50.6408 68.8746 69.0033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 860 0.000256 512 220 350 53760 3.81069 1.75005 21.0442 51.7454 78.5292 78.6575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 860 0.000256 512 220 350 53760 3.83914 1.74896 15.5515 51.8396 73.1483 73.2815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 860 0.000256 512 220 350 53760 3.84038 1.75165 13.4308 51.8868 71.0842 71.2166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 860 0.000256 512 220 350 51200 3.9639 1.75315 12.4757 51.9091 70.2689 70.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 860 0.000256 512 220 350 51200 3.95987 1.75309 12.0673 51.9979 69.9489 70.0777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 860 0.000256 512 220 360 53760 3.89766 1.7689 17.6199 52.3975 75.854 75.9908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 860 0.000256 512 220 360 53248 3.93491 1.77155 11.6531 52.4498 69.9857 70.1112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 860 0.000256 512 220 360 52224 3.89776 1.75104 9.57293 51.7892 67.1845 67.3169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 860 0.000256 512 220 360 53248 3.92144 1.77373 21.3573 52.4974 79.7247 79.8557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 860 0.000256 512 220 360 53760 3.93402 1.77946 22.4076 52.6129 80.9071 81.0383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 860 0.000256 512 220 360 52480 3.88074 1.75101 14.5953 51.7826 72.1842 72.3108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 860 0.000256 512 220 360 51840 3.9399 1.75242 12.0949 51.7667 69.7302 69.8682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 860 0.000256 512 220 360 51200 3.94547 1.74864 10.6104 51.7948 68.2724 68.3991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 860 0.000256 512 220 360 52992 3.90026 1.76333 21.4178 52.2718 79.5258 79.6549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 860 0.000256 512 220 360 52224 3.89075 1.74755 13.7574 51.7873 71.3602 71.4934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 860 0.000256 512 220 360 50688 3.90182 1.73526 11.2772 51.3037 68.3939 68.5179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 860 0.000256 512 220 360 52224 3.92198 1.75034 10.3866 51.8599 68.0891 68.2168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 860 0.000256 512 220 360 49920 4.00589 1.75309 9.39213 51.8348 67.1607 67.2973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 860 0.000256 512 220 360 53760 3.92013 1.77523 20.4311 52.5372 78.8416 78.9726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 860 0.000256 512 220 360 51968 3.92861 1.75514 13.6181 51.9806 71.458 71.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 860 0.000256 512 220 360 53760 3.94214 1.77776 12.0645 52.6174 70.5802 70.7131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 860 0.000256 512 220 360 50176 3.8697 1.71763 9.98176 50.8486 66.5946 66.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 860 0.000256 512 220 360 49280 4.01418 1.74173 8.7079 51.4873 66.127 66.2589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 860 0.000256 512 220 360 53248 3.9392 1.77152 20.1817 52.4731 78.5397 78.6758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 860 0.000256 512 220 360 53248 3.9423 1.76989 14.1485 52.4601 72.4934 72.6266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 860 0.000256 512 220 360 52224 3.92045 1.74899 11.814 51.8225 69.4779 69.6095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 860 0.000256 512 220 360 53248 3.9505 1.7737 11.5317 52.5897 70.0177 70.1488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 860 0.000256 512 220 360 51200 3.96486 1.75069 10.229 51.9071 68.0246 68.1594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 860 0.000256 512 220 384 52736 3.93469 1.76797 17.0174 52.3892 75.2873 75.4144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 860 0.000256 512 220 384 52224 3.97053 1.77181 11.2533 52.4561 69.6261 69.7563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 860 0.000256 512 220 384 50688 3.95206 1.74838 9.13802 51.7588 66.7681 66.8972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 860 0.000256 512 220 384 51200 4.02102 1.77152 21.0107 52.5092 79.487 79.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 860 0.000256 512 220 384 53120 3.96778 1.77718 21.7495 52.5791 80.2509 80.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 860 0.000256 512 220 384 51200 3.93814 1.75245 13.9857 51.7804 71.6343 71.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 860 0.000256 512 220 384 51840 3.9457 1.75296 11.5978 51.8125 69.2836 69.4197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 860 0.000256 512 220 384 51200 3.93715 1.74957 10.2323 51.7952 67.8934 68.0264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 860 0.000256 512 220 384 51200 3.97741 1.75328 9.24893 51.8198 66.9764 67.1118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 860 0.000256 512 220 384 52224 3.93882 1.76416 20.1838 52.283 78.3441 78.4732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 860 0.000256 512 220 384 50688 3.95366 1.74787 13.0518 51.7996 70.7235 70.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 860 0.000256 512 220 384 50688 3.90662 1.73562 11.0844 51.2677 68.1652 68.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 860 0.000256 512 220 384 49152 4.04035 1.75149 9.71958 51.8661 67.5517 67.6839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 860 0.000256 512 220 384 49920 4.00067 1.7511 9.20429 51.8523 66.977 67.1073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 860 0.000256 512 220 384 52864 3.96058 1.77152 19.5233 52.5395 77.9639 78.0955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 860 0.000256 512 220 384 51968 3.92861 1.75206 13.1006 51.9326 70.8854 71.0125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 860 0.000256 512 220 384 51072 4.05158 1.77392 10.9611 52.608 69.5656 69.6989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 860 0.000256 512 220 384 50176 3.86397 1.71824 9.88918 50.801 66.4437 66.5806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 860 0.000256 512 220 384 49280 4.01286 1.74486 8.52771 51.4515 65.9065 66.0378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 860 0.000256 512 220 384 52224 3.96762 1.77274 19.5714 52.4601 77.946 78.0805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 860 0.000256 512 220 384 51200 4.01824 1.77357 13.4559 52.5067 71.9292 72.0565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 860 0.000256 512 220 384 49152 4.03478 1.75104 11.0173 51.8685 68.8472 68.9791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 860 0.000256 512 220 384 49152 4.11248 1.776 10.4992 52.5552 69.1147 69.2489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 860 0.000256 512 220 384 51200 3.95978 1.75485 10.3098 51.9029 68.1002 68.2353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 860 0.000256 512 220 384 43008 4.07338 1.69309 8.55888 49.8917 64.3909 64.5246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 860 0.000256 512 220 384 49920 4.0695 1.77357 25.4419 52.6062 84.0684 84.2038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 860 0.000256 512 220 384 49664 4.05299 1.7681 18.3436 52.4016 76.7409 76.8721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 860 0.000256 512 220 384 49152 4.09203 1.76982 12.4276 52.4567 70.9197 71.0513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 860 0.000256 512 220 384 47616 4.07693 1.75085 10.2863 51.7931 68.0807 68.2127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 860 0.000256 512 220 384 49152 4.1079 1.77146 9.59037 52.4685 68.1107 68.2373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 860 0.000256 512 220 384 48640 4.0401 1.75027 9.50218 51.7954 67.2587 67.3895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 860 0.000256 512 220 384 46080 4.1744 1.75027 7.98931 51.8149 65.8991 66.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 860 0.000256 512 220 384 46592 4.01488 1.71814 20.6272 50.8516 77.3876 77.5188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 860 0.000256 512 220 384 49152 4.11853 1.77443 21.8432 52.5325 80.447 80.5791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 860 0.000256 512 220 360 50176 3.86371 1.7175 23.3223 50.799 79.8726 80.0042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 860 0.000256 512 220 384 50176 3.86362 1.71942 22.8192 50.8015 79.3807 79.5171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 860 0.000256 512 220 350 49280 4.01242 1.74285 22.2635 51.4417 79.6387 79.7715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 860 0.000256 512 220 336 49280 4.01338 1.7449 21.5045 51.4872 78.9245 79.0578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 860 0.000256 512 220 352 53248 3.92227 1.77213 22.322 52.454 80.6481 80.7813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 860 0.000256 512 220 352 46080 4.18368 1.75514 24.6914 52.0055 82.8076 82.9358
