#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Apr 28 06:27:56 2017
# Process ID: 4832
# Current directory: C:/Users/Matthew/Documents/git/NN-Project/mem_base/mem_base.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/Matthew/Documents/git/NN-Project/mem_base/mem_base.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/Matthew/Documents/git/NN-Project/mem_base/mem_base.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Matthew/Documents/git/NN-Project/mem_base/mem_base.srcs/sources_1/bd/design_1/ip/design_1_mem_axi_0_0/design_1_mem_axi_0_0.dcp' for cell 'design_1_i/mem_axi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Matthew/Documents/git/NN-Project/mem_base/mem_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Matthew/Documents/git/NN-Project/mem_base/mem_base.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Matthew/Documents/git/NN-Project/mem_base/mem_base.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 2381 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Matthew/Documents/git/NN-Project/mem_base/mem_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Matthew/Documents/git/NN-Project/mem_base/mem_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Matthew/Documents/git/NN-Project/mem_base/mem_base.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Matthew/Documents/git/NN-Project/mem_base/mem_base.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Matthew/Documents/git/NN-Project/mem_base/mem_base.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Matthew/Documents/git/NN-Project/mem_base/mem_base.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Matthew/Documents/git/NN-Project/mem_base/mem_base.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Matthew/Documents/git/NN-Project/mem_base/mem_base.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Matthew/Documents/git/NN-Project/mem_base/mem_base.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 523.344 ; gain = 313.473
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 534.727 ; gain = 11.383
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 19887dc01

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19655846b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1043.543 ; gain = 0.023

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 12 cells.
Phase 2 Constant propagation | Checksum: 17b4f532c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1043.543 ; gain = 0.023

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 7129 unconnected nets.
INFO: [Opt 31-11] Eliminated 217 unconnected cells.
Phase 3 Sweep | Checksum: 225149f5b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1043.543 ; gain = 0.023

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1ae43d773

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1043.543 ; gain = 0.023

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1043.543 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1ae43d773

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1043.543 ; gain = 0.023

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1ae43d773

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1043.543 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1043.543 ; gain = 520.199
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.189 . Memory (MB): peak = 1043.543 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Matthew/Documents/git/NN-Project/mem_base/mem_base.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Matthew/Documents/git/NN-Project/mem_base/mem_base.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1043.543 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1043.543 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1043.543 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b597bce0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1067.063 ; gain = 23.520

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 189707b54

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1073.266 ; gain = 29.723

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 189707b54

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1073.266 ; gain = 29.723
Phase 1 Placer Initialization | Checksum: 189707b54

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1073.266 ; gain = 29.723

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1f51dc680

Time (s): cpu = 00:01:08 ; elapsed = 00:00:52 . Memory (MB): peak = 1073.266 ; gain = 29.723

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f51dc680

Time (s): cpu = 00:01:09 ; elapsed = 00:00:53 . Memory (MB): peak = 1073.266 ; gain = 29.723

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ede74424

Time (s): cpu = 00:01:25 ; elapsed = 00:01:08 . Memory (MB): peak = 1073.266 ; gain = 29.723

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d24d1f3f

Time (s): cpu = 00:01:25 ; elapsed = 00:01:08 . Memory (MB): peak = 1073.266 ; gain = 29.723

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d24d1f3f

Time (s): cpu = 00:01:26 ; elapsed = 00:01:08 . Memory (MB): peak = 1073.266 ; gain = 29.723

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1d5e04b44

Time (s): cpu = 00:01:27 ; elapsed = 00:01:09 . Memory (MB): peak = 1073.266 ; gain = 29.723

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1d7dfb4f3

Time (s): cpu = 00:01:31 ; elapsed = 00:01:15 . Memory (MB): peak = 1073.266 ; gain = 29.723

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 23168a755

Time (s): cpu = 00:01:35 ; elapsed = 00:01:19 . Memory (MB): peak = 1073.266 ; gain = 29.723

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 2142b9810

Time (s): cpu = 00:01:36 ; elapsed = 00:01:20 . Memory (MB): peak = 1073.266 ; gain = 29.723

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 2142b9810

Time (s): cpu = 00:01:36 ; elapsed = 00:01:20 . Memory (MB): peak = 1073.266 ; gain = 29.723

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1c51bef01

Time (s): cpu = 00:01:42 ; elapsed = 00:01:25 . Memory (MB): peak = 1073.266 ; gain = 29.723
Phase 3 Detail Placement | Checksum: 1c51bef01

Time (s): cpu = 00:01:43 ; elapsed = 00:01:26 . Memory (MB): peak = 1073.266 ; gain = 29.723

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-134.187. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ee91c2d2

Time (s): cpu = 00:02:14 ; elapsed = 00:01:55 . Memory (MB): peak = 1110.891 ; gain = 67.348
Phase 4.1 Post Commit Optimization | Checksum: 1ee91c2d2

Time (s): cpu = 00:02:15 ; elapsed = 00:01:55 . Memory (MB): peak = 1110.891 ; gain = 67.348

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ee91c2d2

Time (s): cpu = 00:02:15 ; elapsed = 00:01:56 . Memory (MB): peak = 1110.891 ; gain = 67.348

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ee91c2d2

Time (s): cpu = 00:02:16 ; elapsed = 00:01:56 . Memory (MB): peak = 1110.891 ; gain = 67.348

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1698a15a6

Time (s): cpu = 00:02:16 ; elapsed = 00:01:56 . Memory (MB): peak = 1110.891 ; gain = 67.348
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1698a15a6

Time (s): cpu = 00:02:16 ; elapsed = 00:01:56 . Memory (MB): peak = 1110.891 ; gain = 67.348
Ending Placer Task | Checksum: ac64b0c3

Time (s): cpu = 00:02:16 ; elapsed = 00:01:56 . Memory (MB): peak = 1110.891 ; gain = 67.348
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:22 ; elapsed = 00:02:00 . Memory (MB): peak = 1110.891 ; gain = 67.348
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1110.891 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Matthew/Documents/git/NN-Project/mem_base/mem_base.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1110.891 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1110.891 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1110.891 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: aa669545 ConstDB: 0 ShapeSum: 1fe1b7e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9c77a124

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 1230.281 ; gain = 119.020

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9c77a124

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1230.281 ; gain = 119.020

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9c77a124

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 1230.281 ; gain = 119.020

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9c77a124

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 1230.281 ; gain = 119.020
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1583594b4

Time (s): cpu = 00:00:59 ; elapsed = 00:00:48 . Memory (MB): peak = 1240.547 ; gain = 129.285
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-130.434| TNS=-18945.896| WHS=-0.194 | THS=-15.290|

Phase 2 Router Initialization | Checksum: 1616dfbaf

Time (s): cpu = 00:01:02 ; elapsed = 00:00:50 . Memory (MB): peak = 1249.551 ; gain = 138.289

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1bc69c606

Time (s): cpu = 00:01:18 ; elapsed = 00:00:58 . Memory (MB): peak = 1249.551 ; gain = 138.289

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3123
 Number of Nodes with overlaps = 483
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 22a9b84a1

Time (s): cpu = 00:02:03 ; elapsed = 00:01:24 . Memory (MB): peak = 1249.551 ; gain = 138.289
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-138.752| TNS=-20102.715| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 10d6e6c32

Time (s): cpu = 00:02:04 ; elapsed = 00:01:26 . Memory (MB): peak = 1249.551 ; gain = 138.289

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 10d7e0ea2

Time (s): cpu = 00:02:06 ; elapsed = 00:01:27 . Memory (MB): peak = 1249.551 ; gain = 138.289
Phase 4.1.2 GlobIterForTiming | Checksum: 224243766

Time (s): cpu = 00:02:06 ; elapsed = 00:01:27 . Memory (MB): peak = 1249.551 ; gain = 138.289
Phase 4.1 Global Iteration 0 | Checksum: 224243766

Time (s): cpu = 00:02:06 ; elapsed = 00:01:27 . Memory (MB): peak = 1249.551 ; gain = 138.289

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 205
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1e61c0043

Time (s): cpu = 00:02:24 ; elapsed = 00:01:41 . Memory (MB): peak = 1249.551 ; gain = 138.289
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-138.340| TNS=-20084.084| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 17f18b1cf

Time (s): cpu = 00:02:25 ; elapsed = 00:01:41 . Memory (MB): peak = 1249.551 ; gain = 138.289

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 204918cac

Time (s): cpu = 00:02:26 ; elapsed = 00:01:42 . Memory (MB): peak = 1249.551 ; gain = 138.289
Phase 4.2.2 GlobIterForTiming | Checksum: aec96a6e

Time (s): cpu = 00:02:27 ; elapsed = 00:01:43 . Memory (MB): peak = 1249.551 ; gain = 138.289
Phase 4.2 Global Iteration 1 | Checksum: aec96a6e

Time (s): cpu = 00:02:27 ; elapsed = 00:01:43 . Memory (MB): peak = 1249.551 ; gain = 138.289

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 234
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 1f3673416

Time (s): cpu = 00:02:39 ; elapsed = 00:01:52 . Memory (MB): peak = 1249.551 ; gain = 138.289
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-138.356| TNS=-20078.115| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 237b4e8b3

Time (s): cpu = 00:02:39 ; elapsed = 00:01:52 . Memory (MB): peak = 1249.551 ; gain = 138.289
Phase 4 Rip-up And Reroute | Checksum: 237b4e8b3

Time (s): cpu = 00:02:39 ; elapsed = 00:01:52 . Memory (MB): peak = 1249.551 ; gain = 138.289

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 23b3c22e8

Time (s): cpu = 00:02:41 ; elapsed = 00:01:53 . Memory (MB): peak = 1249.551 ; gain = 138.289
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-138.340| TNS=-20081.100| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 15d0a54f0

Time (s): cpu = 00:02:53 ; elapsed = 00:01:59 . Memory (MB): peak = 1263.270 ; gain = 152.008

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15d0a54f0

Time (s): cpu = 00:02:53 ; elapsed = 00:01:59 . Memory (MB): peak = 1263.270 ; gain = 152.008
Phase 5 Delay and Skew Optimization | Checksum: 15d0a54f0

Time (s): cpu = 00:02:53 ; elapsed = 00:02:00 . Memory (MB): peak = 1263.270 ; gain = 152.008

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19a1061a4

Time (s): cpu = 00:02:55 ; elapsed = 00:02:01 . Memory (MB): peak = 1263.270 ; gain = 152.008
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-138.260| TNS=-20072.895| WHS=0.036  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19cb0f674

Time (s): cpu = 00:02:55 ; elapsed = 00:02:01 . Memory (MB): peak = 1263.270 ; gain = 152.008
Phase 6 Post Hold Fix | Checksum: 19cb0f674

Time (s): cpu = 00:02:55 ; elapsed = 00:02:01 . Memory (MB): peak = 1263.270 ; gain = 152.008

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.07621 %
  Global Horizontal Routing Utilization  = 5.12965 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 61.2613%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 72.0721%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.
Phase 7 Route finalize | Checksum: 12cddb692

Time (s): cpu = 00:02:55 ; elapsed = 00:02:01 . Memory (MB): peak = 1263.270 ; gain = 152.008

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12cddb692

Time (s): cpu = 00:02:55 ; elapsed = 00:02:01 . Memory (MB): peak = 1263.270 ; gain = 152.008

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: c70d7f5c

Time (s): cpu = 00:02:57 ; elapsed = 00:02:03 . Memory (MB): peak = 1263.270 ; gain = 152.008

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-138.260| TNS=-20072.895| WHS=0.036  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: c70d7f5c

Time (s): cpu = 00:02:57 ; elapsed = 00:02:03 . Memory (MB): peak = 1263.270 ; gain = 152.008
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:58 ; elapsed = 00:02:04 . Memory (MB): peak = 1263.270 ; gain = 152.008

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:04 ; elapsed = 00:02:07 . Memory (MB): peak = 1263.270 ; gain = 152.379
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 1263.270 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Matthew/Documents/git/NN-Project/mem_base/mem_base.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Matthew/Documents/git/NN-Project/mem_base/mem_base.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1263.270 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Matthew/Documents/git/NN-Project/mem_base/mem_base.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1263.270 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
70 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg input design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__0 input design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__1 input design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2 input design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[1].neu/MC/arg input design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[1].neu/MC/arg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[1].neu/MC/arg__0 input design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[1].neu/MC/arg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[1].neu/MC/arg__1 input design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[1].neu/MC/arg__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[1].neu/MC/arg__2 input design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[1].neu/MC/arg__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg input design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__0 input design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__1 input design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2 input design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[0].neu/MC/arg output design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[0].neu/MC/arg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[0].neu/MC/arg__0 output design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[0].neu/MC/arg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[0].neu/MC/arg__1 output design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[0].neu/MC/arg__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[0].neu/MC/arg__2 output design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[0].neu/MC/arg__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[1].neu/MC/arg output design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[1].neu/MC/arg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[1].neu/MC/arg__0 output design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[1].neu/MC/arg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[1].neu/MC/arg__1 output design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[1].neu/MC/arg__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[1].neu/MC/arg__2 output design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[1].neu/MC/arg__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[2].neu/MC/arg output design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[2].neu/MC/arg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[2].neu/MC/arg__0 output design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[2].neu/MC/arg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[2].neu/MC/arg__1 output design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[2].neu/MC/arg__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[2].neu/MC/arg__2 output design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[2].neu/MC/arg__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg output design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__0 output design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__1 output design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2 output design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg output design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__0 output design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__1 output design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2 output design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[1].neu/MC/arg output design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[1].neu/MC/arg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[1].neu/MC/arg__0 output design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[1].neu/MC/arg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[1].neu/MC/arg__1 output design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[1].neu/MC/arg__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[1].neu/MC/arg__2 output design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[1].neu/MC/arg__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg output design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__0 output design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__1 output design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2 output design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[0].neu/MC/arg multiplier stage design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[0].neu/MC/arg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[0].neu/MC/arg__0 multiplier stage design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[0].neu/MC/arg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[0].neu/MC/arg__1 multiplier stage design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[0].neu/MC/arg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[0].neu/MC/arg__2 multiplier stage design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[0].neu/MC/arg__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[1].neu/MC/arg multiplier stage design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[1].neu/MC/arg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[1].neu/MC/arg__0 multiplier stage design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[1].neu/MC/arg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[1].neu/MC/arg__1 multiplier stage design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[1].neu/MC/arg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[1].neu/MC/arg__2 multiplier stage design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[1].neu/MC/arg__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[2].neu/MC/arg multiplier stage design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[2].neu/MC/arg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[2].neu/MC/arg__0 multiplier stage design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[2].neu/MC/arg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[2].neu/MC/arg__1 multiplier stage design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[2].neu/MC/arg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[2].neu/MC/arg__2 multiplier stage design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[2].neu/MC/arg__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg multiplier stage design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__0 multiplier stage design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__1 multiplier stage design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2 multiplier stage design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg multiplier stage design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__0 multiplier stage design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__1 multiplier stage design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2 multiplier stage design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[1].neu/MC/arg multiplier stage design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[1].neu/MC/arg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[1].neu/MC/arg__0 multiplier stage design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[1].neu/MC/arg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[1].neu/MC/arg__1 multiplier stage design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[1].neu/MC/arg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[1].neu/MC/arg__2 multiplier stage design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[1].neu/MC/arg__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg multiplier stage design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__0 multiplier stage design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__1 multiplier stage design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2 multiplier stage design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[2].neu/MC/arg__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 68 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/Matthew/Documents/git/NN-Project/mem_base/mem_base.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Apr 28 06:34:18 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 69 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 1674.168 ; gain = 387.656
INFO: [Common 17-206] Exiting Vivado at Fri Apr 28 06:34:18 2017...
