[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~softmax_top|lut",
    "duplicate":"~softmax_top|softmax_top/compute_module:Softmax_compute/lut_a1:lut",
    "index":0.375
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~softmax_top|lut_1",
    "duplicate":"~softmax_top|softmax_top/compute_module:Softmax_compute/lut_k1:lut_1",
    "index":0.4375
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~softmax_top|lut_2",
    "duplicate":"~softmax_top|softmax_top/compute_module:Softmax_compute/lut_b1:lut_2",
    "index":0.5
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~softmax_top|lut_3",
    "duplicate":"~softmax_top|softmax_top/compute_module:Softmax_compute/lut_a2:lut",
    "index":0.5625
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~softmax_top|lut_4",
    "duplicate":"~softmax_top|softmax_top/compute_module:Softmax_compute/lut_k2:lut_1",
    "index":0.625
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~softmax_top|lut_5",
    "duplicate":"~softmax_top|softmax_top/compute_module:Softmax_compute/lut_b2:lut_2",
    "index":0.6875
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]