
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.63

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: counter_reg[3]$_SDFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[3]$_SDFFE_PN1P_/CK (DFF_X1)
     1    1.06    0.01    0.06    0.06 ^ counter_reg[3]$_SDFFE_PN1P_/QN (DFF_X1)
                                         _00_ (net)
                  0.01    0.00    0.06 ^ _26_/A (MUX2_X1)
     1    1.99    0.01    0.04    0.10 ^ _26_/Z (MUX2_X1)
                                         _09_ (net)
                  0.01    0.00    0.10 ^ _27_/A (INV_X1)
     1    1.51    0.00    0.01    0.10 v _27_/ZN (INV_X1)
                                         _10_ (net)
                  0.00    0.00    0.10 v _28_/B1 (AOI21_X1)
     1    1.41    0.01    0.02    0.13 ^ _28_/ZN (AOI21_X1)
                                         _02_ (net)
                  0.01    0.00    0.13 ^ counter_reg[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.13   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.13   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: up_down (input port clocked by core_clock)
Endpoint: counter_reg[3]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    4.11    0.00    0.00    0.20 ^ up_down (in)
                                         up_down (net)
                  0.00    0.00    0.20 ^ _25_/A (BUF_X4)
     4    9.51    0.01    0.02    0.22 ^ _25_/Z (BUF_X4)
                                         _08_ (net)
                  0.01    0.00    0.22 ^ _39_/S (MUX2_X1)
     1    1.71    0.01    0.06    0.28 v _39_/Z (MUX2_X1)
                                         _19_ (net)
                  0.01    0.00    0.28 v _40_/A2 (NOR2_X1)
     1    1.87    0.02    0.03    0.31 ^ _40_/ZN (NOR2_X1)
                                         _20_ (net)
                  0.02    0.00    0.31 ^ _41_/B2 (OAI21_X1)
     1    1.50    0.01    0.02    0.32 v _41_/ZN (OAI21_X1)
                                         _05_ (net)
                  0.01    0.00    0.32 v counter_reg[3]$_SDFFE_PN1P_/D (DFF_X1)
                                  0.32   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter_reg[3]$_SDFFE_PN1P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.32   data arrival time
-----------------------------------------------------------------------------
                                  0.63   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: up_down (input port clocked by core_clock)
Endpoint: counter_reg[3]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    4.11    0.00    0.00    0.20 ^ up_down (in)
                                         up_down (net)
                  0.00    0.00    0.20 ^ _25_/A (BUF_X4)
     4    9.51    0.01    0.02    0.22 ^ _25_/Z (BUF_X4)
                                         _08_ (net)
                  0.01    0.00    0.22 ^ _39_/S (MUX2_X1)
     1    1.71    0.01    0.06    0.28 v _39_/Z (MUX2_X1)
                                         _19_ (net)
                  0.01    0.00    0.28 v _40_/A2 (NOR2_X1)
     1    1.87    0.02    0.03    0.31 ^ _40_/ZN (NOR2_X1)
                                         _20_ (net)
                  0.02    0.00    0.31 ^ _41_/B2 (OAI21_X1)
     1    1.50    0.01    0.02    0.32 v _41_/ZN (OAI21_X1)
                                         _05_ (net)
                  0.01    0.00    0.32 v counter_reg[3]$_SDFFE_PN1P_/D (DFF_X1)
                                  0.32   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter_reg[3]$_SDFFE_PN1P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.32   data arrival time
-----------------------------------------------------------------------------
                                  0.63   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.1764208823442459

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8886

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
23.921215057373047

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9444

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[3]$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter_reg[2]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.09 v counter_reg[2]$_SDFFE_PN0P_/Q (DFF_X1)
   0.06    0.15 v _39_/Z (MUX2_X1)
   0.03    0.17 ^ _40_/ZN (NOR2_X1)
   0.02    0.19 v _41_/ZN (OAI21_X1)
   0.00    0.19 v counter_reg[3]$_SDFFE_PN1P_/D (DFF_X1)
           0.19   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ counter_reg[3]$_SDFFE_PN1P_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.19   data arrival time
---------------------------------------------------------
           0.77   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[3]$_SDFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter_reg[3]$_SDFFE_PN1P_/CK (DFF_X1)
   0.06    0.06 ^ counter_reg[3]$_SDFFE_PN1P_/QN (DFF_X1)
   0.04    0.10 ^ _26_/Z (MUX2_X1)
   0.01    0.10 v _27_/ZN (INV_X1)
   0.02    0.13 ^ _28_/ZN (AOI21_X1)
   0.00    0.13 ^ counter_reg[0]$_SDFFE_PN0P_/D (DFF_X1)
           0.13   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ counter_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.13   data arrival time
---------------------------------------------------------
           0.12   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.3244

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.6350

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
195.745993

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.51e-05   2.17e-06   3.14e-07   2.76e-05  66.7%
Combinational          8.27e-06   4.78e-06   6.96e-07   1.37e-05  33.3%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.34e-05   6.94e-06   1.01e-06   4.13e-05 100.0%
                          80.7%      16.8%       2.4%
