radix -hex
add wave -position end sim:/SystemTest/cycle
add wave -position end sim:/SystemTest/opId
add wave -position end sim:/SystemTest/hostIoValue
add wave -position end sim:/SystemTest/pc
add wave -position end sim:/SystemTest/retired
add wave -position end sim:/SystemTest/finished

add wave -position end sim:/SystemTest/m_Top/*

add wave -r -position end sim:/SystemTest/m_Top/m_Core/m_FetchStageIF/*
add wave -r -position end sim:/SystemTest/m_Top/m_Core/m_DecodeStageIF/*
add wave -r -position end sim:/SystemTest/m_Top/m_Core/m_RegReadStageIF/*
add wave -r -position end sim:/SystemTest/m_Top/m_Core/m_ExecuteStageIF/*
add wave -r -position end sim:/SystemTest/m_Top/m_Core/m_MemoryAccessStageIF/*
add wave -r -position end sim:/SystemTest/m_Top/m_Core/m_PipelineControllerIF/*
add wave -r -position end sim:/SystemTest/m_Top/m_Core/m_RegFileIF/*
add wave -r -position end sim:/SystemTest/m_Top/m_Core/m_BypassLogicIF/*
add wave -r -position end sim:/SystemTest/m_Top/m_Core/m_FetchUnitIF/*
add wave -r -position end sim:/SystemTest/m_Top/m_Core/m_LoadStoreUnitIF/*
add wave -r -position end sim:/SystemTest/m_Top/m_Core/m_ControlStatusRegisterIF/*
add wave -r -position end sim:/SystemTest/m_Top/m_Core/m_MemoryAccessArbiterIF/*
add wave -r -position end sim:/SystemTest/m_Top/m_Core/m_PipelineControllerIF/*

add wave -r -position end sim:/SystemTest/m_Top/m_Core/m_ExecuteStage/*

add wave -position end sim:/SystemTest/m_Top/m_Core/m_RegFile/body
add wave -position end sim:/SystemTest/m_Top/m_Core/m_FetchUnit/m_Tlb/body/valid
add wave -position end sim:/SystemTest/m_Top/m_Core/m_FetchUnit/m_Tlb/body/key
add wave -position end sim:/SystemTest/m_Top/m_Core/m_FetchUnit/m_Tlb/body/value
add wave -position end sim:/SystemTest/m_Top/m_Core/m_LoadStoreUnit/m_Tlb/body/valid
add wave -position end sim:/SystemTest/m_Top/m_Core/m_LoadStoreUnit/m_Tlb/body/key
add wave -position end sim:/SystemTest/m_Top/m_Core/m_LoadStoreUnit/m_Tlb/body/value

run -all
