# Reading C:/intelFPGA/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do SAT_accelerator_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator {C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator/SAT_accelerator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:54:35 on Mar 15,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator" C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator/SAT_accelerator.v 
# -- Compiling module SAT_accelerator
# ** Warning: C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator/SAT_accelerator.v(5): (vlog-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# 
# Top level modules:
# 	SAT_accelerator
# End time: 07:54:35 on Mar 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
vlog -reportprogress 300 -work work C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator/SAT_accelerator_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:55:00 on Mar 15,2017
# vlog -reportprogress 300 -work work C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator/SAT_accelerator_tb.v 
# -- Compiling module SAT_accelerator_tb
# 
# Top level modules:
# 	SAT_accelerator_tb
# End time: 07:55:00 on Mar 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator/SAT_accelerator_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:55:01 on Mar 15,2017
# vlog -reportprogress 300 -work work C:/Mahesh/University_of_Utah/Spring_2017/RA_Work/Arria_10/SAT_accelerator/SAT_accelerator_tb.v 
# -- Compiling module SAT_accelerator_tb
# 
# Top level modules:
# 	SAT_accelerator_tb
# End time: 07:55:01 on Mar 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.SAT_accelerator_tb
# vsim work.SAT_accelerator_tb 
# Start time: 07:55:05 on Mar 15,2017
# Loading work.SAT_accelerator_tb
# Loading work.SAT_accelerator
run
run
add wave -position insertpoint  \
sim:/SAT_accelerator_tb/U1/outCNF \
sim:/SAT_accelerator_tb/U1/clk \
sim:/SAT_accelerator_tb/U1/resetClause \
sim:/SAT_accelerator_tb/U1/negCtrl \
sim:/SAT_accelerator_tb/U1/enableClause \
sim:/SAT_accelerator_tb/U1/varPos \
sim:/SAT_accelerator_tb/U1/resetCNF \
sim:/SAT_accelerator_tb/U1/enableCNF \
sim:/SAT_accelerator_tb/U1/accTruthVal \
sim:/SAT_accelerator_tb/U1/clauseOut \
sim:/SAT_accelerator_tb/U1/inORgate \
sim:/SAT_accelerator_tb/U1/inANDgate
run
# End time: 07:56:48 on Mar 15,2017, Elapsed time: 0:01:43
# Errors: 0, Warnings: 0
