{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511918751579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511918751585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 19:25:51 2017 " "Processing started: Tue Nov 28 19:25:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511918751585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511918751585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511918751585 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511918752518 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511918752518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_stripes.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_stripes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_stripes " "Found entity 1: VGA_stripes" {  } { { "VGA_stripes.sv" "" { Text "C:/Users/gerar/Desktop/vga/VGA_stripes.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511918767306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511918767306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.sv" "" { Text "C:/Users/gerar/Desktop/vga/vga_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511918767308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511918767308 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "VGA.sv(60) " "Verilog HDL Module Instantiation warning at VGA.sv(60): ignored dangling comma in List of Port Connections" {  } { { "VGA.sv" "" { Text "C:/Users/gerar/Desktop/vga/VGA.sv" 60 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1511918767310 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "VGA.sv(68) " "Verilog HDL Module Instantiation warning at VGA.sv(68): ignored dangling comma in List of Port Connections" {  } { { "VGA.sv" "" { Text "C:/Users/gerar/Desktop/vga/VGA.sv" 68 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1511918767311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.sv" "" { Text "C:/Users/gerar/Desktop/vga/VGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511918767311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511918767311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/gerar/Desktop/vga/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511918767314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511918767314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.sv 1 1 " "Found 1 design units, including 1 entities, in source file test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TEST " "Found entity 1: TEST" {  } { { "TEST.sv" "" { Text "C:/Users/gerar/Desktop/vga/TEST.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511918767316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511918767316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "print.sv 1 1 " "Found 1 design units, including 1 entities, in source file print.sv" { { "Info" "ISGN_ENTITY_NAME" "1 print " "Found entity 1: print" {  } { { "print.sv" "" { Text "C:/Users/gerar/Desktop/vga/print.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511918767319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511918767319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "posedgegenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file posedgegenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 posEdgeGenerator " "Found entity 1: posEdgeGenerator" {  } { { "posEdgeGenerator.sv" "" { Text "C:/Users/gerar/Desktop/vga/posEdgeGenerator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511918767322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511918767322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "C:/Users/gerar/Desktop/vga/memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511918767324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511918767324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.sv" "" { Text "C:/Users/gerar/Desktop/vga/LCD_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511918767327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511918767327 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD.sv(168) " "Verilog HDL information at LCD.sv(168): always construct contains both blocking and non-blocking assignments" {  } { { "LCD.sv" "" { Text "C:/Users/gerar/Desktop/vga/LCD.sv" 168 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1511918767329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.sv" "" { Text "C:/Users/gerar/Desktop/vga/LCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511918767329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511918767329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyfsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyfsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KeyFsm " "Found entity 1: KeyFsm" {  } { { "KeyFsm.sv" "" { Text "C:/Users/gerar/Desktop/vga/KeyFsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511918767332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511918767332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.sv" "" { Text "C:/Users/gerar/Desktop/vga/keyboard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511918767335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511918767335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key2lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file key2lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 key2lcd " "Found entity 1: key2lcd" {  } { { "key2lcd.sv" "" { Text "C:/Users/gerar/Desktop/vga/key2lcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511918767337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511918767337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key2bit_map.sv 1 1 " "Found 1 design units, including 1 entities, in source file key2bit_map.sv" { { "Info" "ISGN_ENTITY_NAME" "1 key2bit_map " "Found entity 1: key2bit_map" {  } { { "key2bit_map.sv" "" { Text "C:/Users/gerar/Desktop/vga/key2bit_map.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511918767339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511918767339 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "frecuency_generator.sv(20) " "Verilog HDL Event Control warning at frecuency_generator.sv(20): event expression contains \"\|\" or \"\|\|\"" {  } { { "frecuency_generator.sv" "" { Text "C:/Users/gerar/Desktop/vga/frecuency_generator.sv" 20 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1511918767339 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "frecuency_generator.sv(43) " "Verilog HDL Event Control warning at frecuency_generator.sv(43): event expression contains \"\|\" or \"\|\|\"" {  } { { "frecuency_generator.sv" "" { Text "C:/Users/gerar/Desktop/vga/frecuency_generator.sv" 43 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1511918767339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frecuency_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file frecuency_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frecuency_generator " "Found entity 1: frecuency_generator" {  } { { "frecuency_generator.sv" "" { Text "C:/Users/gerar/Desktop/vga/frecuency_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511918767339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511918767339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/gerar/Desktop/vga/clock_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511918767339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511918767339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "back_ground_color.sv 1 1 " "Found 1 design units, including 1 entities, in source file back_ground_color.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_ground_color " "Found entity 1: back_ground_color" {  } { { "back_ground_color.sv" "" { Text "C:/Users/gerar/Desktop/vga/back_ground_color.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511918767339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511918767339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_1 " "Found entity 1: RAM_1" {  } { { "Ram_1.v" "" { Text "C:/Users/gerar/Desktop/vga/Ram_1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511918767339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511918767339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write.sv 1 1 " "Found 1 design units, including 1 entities, in source file write.sv" { { "Info" "ISGN_ENTITY_NAME" "1 write " "Found entity 1: write" {  } { { "write.sv" "" { Text "C:/Users/gerar/Desktop/vga/write.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511918767339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511918767339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_1 " "Found entity 1: rom_1" {  } { { "rom_1.sv" "" { Text "C:/Users/gerar/Desktop/vga/rom_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511918767355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511918767355 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset top.sv(71) " "Verilog HDL Implicit Net warning at top.sv(71): created implicit net for \"reset\"" {  } { { "top.sv" "" { Text "C:/Users/gerar/Desktop/vga/top.sv" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511918767355 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511918767430 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en_mem_b VGA.sv(39) " "Verilog HDL or VHDL warning at VGA.sv(39): object \"en_mem_b\" assigned a value but never read" {  } { { "VGA.sv" "" { Text "C:/Users/gerar/Desktop/vga/VGA.sv" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511918767436 "|VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SYNC_N VGA.sv(13) " "Output port \"SYNC_N\" at VGA.sv(13) has no driver" {  } { { "VGA.sv" "" { Text "C:/Users/gerar/Desktop/vga/VGA.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511918767436 "|VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:keyb " "Elaborating entity \"top\" for hierarchy \"top:keyb\"" {  } { { "VGA.sv" "keyb" { Text "C:/Users/gerar/Desktop/vga/VGA.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511918767439 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.sv(31) " "Verilog HDL assignment warning at top.sv(31): truncated value with size 32 to match size of target (6)" {  } { { "top.sv" "" { Text "C:/Users/gerar/Desktop/vga/top.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511918767442 "|VGA|top:keyb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 top.sv(32) " "Verilog HDL assignment warning at top.sv(32): truncated value with size 32 to match size of target (6)" {  } { { "top.sv" "" { Text "C:/Users/gerar/Desktop/vga/top.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511918767442 "|VGA|top:keyb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.sv(110) " "Verilog HDL assignment warning at top.sv(110): truncated value with size 32 to match size of target (4)" {  } { { "top.sv" "" { Text "C:/Users/gerar/Desktop/vga/top.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511918767442 "|VGA|top:keyb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.sv(115) " "Verilog HDL assignment warning at top.sv(115): truncated value with size 32 to match size of target (4)" {  } { { "top.sv" "" { Text "C:/Users/gerar/Desktop/vga/top.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511918767442 "|VGA|top:keyb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.sv(127) " "Verilog HDL assignment warning at top.sv(127): truncated value with size 32 to match size of target (4)" {  } { { "top.sv" "" { Text "C:/Users/gerar/Desktop/vga/top.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511918767442 "|VGA|top:keyb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.sv(132) " "Verilog HDL assignment warning at top.sv(132): truncated value with size 32 to match size of target (4)" {  } { { "top.sv" "" { Text "C:/Users/gerar/Desktop/vga/top.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511918767442 "|VGA|top:keyb"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset 0 top.sv(71) " "Net \"reset\" at top.sv(71) has no driver or initial value, using a default initial value '0'" {  } { { "top.sv" "" { Text "C:/Users/gerar/Desktop/vga/top.sv" 71 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1511918767442 "|VGA|top:keyb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD top:keyb\|LCD:lm " "Elaborating entity \"LCD\" for hierarchy \"top:keyb\|LCD:lm\"" {  } { { "top.sv" "lm" { Text "C:/Users/gerar/Desktop/vga/top.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511918767443 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD.sv(172) " "Verilog HDL assignment warning at LCD.sv(172): truncated value with size 32 to match size of target (6)" {  } { { "LCD.sv" "" { Text "C:/Users/gerar/Desktop/vga/LCD.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511918767445 "|VGA|top:keyb|LCD:lm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD.sv(187) " "Verilog HDL assignment warning at LCD.sv(187): truncated value with size 32 to match size of target (18)" {  } { { "LCD.sv" "" { Text "C:/Users/gerar/Desktop/vga/LCD.sv" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511918767445 "|VGA|top:keyb|LCD:lm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller top:keyb\|LCD:lm\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"top:keyb\|LCD:lm\|LCD_Controller:u0\"" {  } { { "LCD.sv" "u0" { Text "C:/Users/gerar/Desktop/vga/LCD.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511918767446 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.sv(43) " "Verilog HDL assignment warning at LCD_Controller.sv(43): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.sv" "" { Text "C:/Users/gerar/Desktop/vga/LCD_Controller.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511918767448 "|VGA|top:keyb|LCD:lm|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory top:keyb\|memory:mem1 " "Elaborating entity \"memory\" for hierarchy \"top:keyb\|memory:mem1\"" {  } { { "top.sv" "mem1" { Text "C:/Users/gerar/Desktop/vga/top.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511918767449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "posEdgeGenerator top:keyb\|posEdgeGenerator:inst_posEdgeGenerator " "Elaborating entity \"posEdgeGenerator\" for hierarchy \"top:keyb\|posEdgeGenerator:inst_posEdgeGenerator\"" {  } { { "top.sv" "inst_posEdgeGenerator" { Text "C:/Users/gerar/Desktop/vga/top.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511918767461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard top:keyb\|keyboard:inst_keyboard " "Elaborating entity \"keyboard\" for hierarchy \"top:keyb\|keyboard:inst_keyboard\"" {  } { { "top.sv" "inst_keyboard" { Text "C:/Users/gerar/Desktop/vga/top.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511918767463 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyboard.sv(143) " "Verilog HDL assignment warning at keyboard.sv(143): truncated value with size 32 to match size of target (4)" {  } { { "keyboard.sv" "" { Text "C:/Users/gerar/Desktop/vga/keyboard.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511918767467 "|VGA|top:keyb|keyboard:inst_keyboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key2lcd top:keyb\|key2lcd:inst_key2lcd " "Elaborating entity \"key2lcd\" for hierarchy \"top:keyb\|key2lcd:inst_key2lcd\"" {  } { { "top.sv" "inst_key2lcd" { Text "C:/Users/gerar/Desktop/vga/top.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511918767469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyFsm top:keyb\|KeyFsm:inst_KeyFsm " "Elaborating entity \"KeyFsm\" for hierarchy \"top:keyb\|KeyFsm:inst_KeyFsm\"" {  } { { "top.sv" "inst_KeyFsm" { Text "C:/Users/gerar/Desktop/vga/top.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511918767479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write write:write " "Elaborating entity \"write\" for hierarchy \"write:write\"" {  } { { "VGA.sv" "write" { Text "C:/Users/gerar/Desktop/vga/VGA.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511918767485 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "puntero write.sv(14) " "Verilog HDL or VHDL warning at write.sv(14): object \"puntero\" assigned a value but never read" {  } { { "write.sv" "" { Text "C:/Users/gerar/Desktop/vga/write.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511918767489 "|VGA|write:write"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "borrar write.sv(15) " "Verilog HDL or VHDL warning at write.sv(15): object \"borrar\" assigned a value but never read" {  } { { "write.sv" "" { Text "C:/Users/gerar/Desktop/vga/write.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511918767489 "|VGA|write:write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 write.sv(11) " "Verilog HDL assignment warning at write.sv(11): truncated value with size 32 to match size of target (10)" {  } { { "write.sv" "" { Text "C:/Users/gerar/Desktop/vga/write.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511918767489 "|VGA|write:write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 write.sv(24) " "Verilog HDL assignment warning at write.sv(24): truncated value with size 32 to match size of target (10)" {  } { { "write.sv" "" { Text "C:/Users/gerar/Desktop/vga/write.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511918767489 "|VGA|write:write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 write.sv(51) " "Verilog HDL assignment warning at write.sv(51): truncated value with size 32 to match size of target (7)" {  } { { "write.sv" "" { Text "C:/Users/gerar/Desktop/vga/write.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511918767489 "|VGA|write:write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 write.sv(63) " "Verilog HDL assignment warning at write.sv(63): truncated value with size 32 to match size of target (10)" {  } { { "write.sv" "" { Text "C:/Users/gerar/Desktop/vga/write.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511918767489 "|VGA|write:write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 write.sv(67) " "Verilog HDL assignment warning at write.sv(67): truncated value with size 32 to match size of target (7)" {  } { { "write.sv" "" { Text "C:/Users/gerar/Desktop/vga/write.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511918767489 "|VGA|write:write"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_1 rom_1:rom_1 " "Elaborating entity \"rom_1\" for hierarchy \"rom_1:rom_1\"" {  } { { "VGA.sv" "rom_1" { Text "C:/Users/gerar/Desktop/vga/VGA.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511918767512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clk_2 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clk_2\"" {  } { { "VGA.sv" "clk_2" { Text "C:/Users/gerar/Desktop/vga/VGA.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511918767625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frecuency_generator frecuency_generator:f_640x480 " "Elaborating entity \"frecuency_generator\" for hierarchy \"frecuency_generator:f_640x480\"" {  } { { "VGA.sv" "f_640x480" { Text "C:/Users/gerar/Desktop/vga/VGA.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511918767627 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 frecuency_generator.sv(29) " "Verilog HDL assignment warning at frecuency_generator.sv(29): truncated value with size 32 to match size of target (10)" {  } { { "frecuency_generator.sv" "" { Text "C:/Users/gerar/Desktop/vga/frecuency_generator.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511918767629 "|VGA|frecuency_generator:f_640x480"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 frecuency_generator.sv(50) " "Verilog HDL assignment warning at frecuency_generator.sv(50): truncated value with size 32 to match size of target (10)" {  } { { "frecuency_generator.sv" "" { Text "C:/Users/gerar/Desktop/vga/frecuency_generator.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511918767630 "|VGA|frecuency_generator:f_640x480"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "print print:print_1 " "Elaborating entity \"print\" for hierarchy \"print:print_1\"" {  } { { "VGA.sv" "print_1" { Text "C:/Users/gerar/Desktop/vga/VGA.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511918767631 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 print.sv(240) " "Verilog HDL assignment warning at print.sv(240): truncated value with size 32 to match size of target (10)" {  } { { "print.sv" "" { Text "C:/Users/gerar/Desktop/vga/print.sv" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511918767638 "|VGA|print:print_1"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "memory Ram_1 " "Node instance \"memory\" instantiates undefined entity \"Ram_1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "VGA.sv" "memory" { Text "C:/Users/gerar/Desktop/vga/VGA.sv" 60 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1511918767642 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gerar/Desktop/vga/output_files/VGA.map.smsg " "Generated suppressed messages file C:/Users/gerar/Desktop/vga/output_files/VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511918767720 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 29 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "689 " "Peak virtual memory: 689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511918767782 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 28 19:26:07 2017 " "Processing ended: Tue Nov 28 19:26:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511918767782 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511918767782 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511918767782 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511918767782 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 29 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 29 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511918768423 ""}
