
assignment_nhom18_L01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000043a4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000194  080044b4  080044b4  000144b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004648  08004648  00020080  2**0
                  CONTENTS
  4 .ARM          00000000  08004648  08004648  00020080  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004648  08004648  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004648  08004648  00014648  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800464c  0800464c  0001464c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08004650  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000180  20000080  080046d0  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000200  080046d0  00020200  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e17a  00000000  00000000  000200a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002140  00000000  00000000  0002e223  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d70  00000000  00000000  00030368  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c68  00000000  00000000  000310d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017ec8  00000000  00000000  00031d40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f736  00000000  00000000  00049c08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088eca  00000000  00000000  0005933e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e2208  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c20  00000000  00000000  000e225c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000080 	.word	0x20000080
 800012c:	00000000 	.word	0x00000000
 8000130:	0800449c 	.word	0x0800449c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000084 	.word	0x20000084
 800014c:	0800449c 	.word	0x0800449c

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2iz>:
 80008ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80008f4:	d215      	bcs.n	8000922 <__aeabi_d2iz+0x36>
 80008f6:	d511      	bpl.n	800091c <__aeabi_d2iz+0x30>
 80008f8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80008fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000900:	d912      	bls.n	8000928 <__aeabi_d2iz+0x3c>
 8000902:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000906:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800090a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800090e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000912:	fa23 f002 	lsr.w	r0, r3, r2
 8000916:	bf18      	it	ne
 8000918:	4240      	negne	r0, r0
 800091a:	4770      	bx	lr
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	4770      	bx	lr
 8000922:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000926:	d105      	bne.n	8000934 <__aeabi_d2iz+0x48>
 8000928:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800092c:	bf08      	it	eq
 800092e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000932:	4770      	bx	lr
 8000934:	f04f 0000 	mov.w	r0, #0
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop

0800093c <isButtonPressed>:

static int button_flag[NUM_OF_BUTTONS] = {0};
static int longpress_timer[NUM_OF_BUTTONS] = {0};
static int longpress_active[NUM_OF_BUTTONS] = {0};

int isButtonPressed(int index){
 800093c:	b480      	push	{r7}
 800093e:	b083      	sub	sp, #12
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
    if (button_flag[index] == 1){
 8000944:	4a09      	ldr	r2, [pc, #36]	; (800096c <isButtonPressed+0x30>)
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800094c:	2b01      	cmp	r3, #1
 800094e:	d106      	bne.n	800095e <isButtonPressed+0x22>
        button_flag[index] = 0;
 8000950:	4a06      	ldr	r2, [pc, #24]	; (800096c <isButtonPressed+0x30>)
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	2100      	movs	r1, #0
 8000956:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        return 1;
 800095a:	2301      	movs	r3, #1
 800095c:	e000      	b.n	8000960 <isButtonPressed+0x24>
    }
    return 0;
 800095e:	2300      	movs	r3, #0
}
 8000960:	4618      	mov	r0, r3
 8000962:	370c      	adds	r7, #12
 8000964:	46bd      	mov	sp, r7
 8000966:	bc80      	pop	{r7}
 8000968:	4770      	bx	lr
 800096a:	bf00      	nop
 800096c:	200000dc 	.word	0x200000dc

08000970 <buttonGenerateEvent>:

static void buttonGenerateEvent(int index){
 8000970:	b480      	push	{r7}
 8000972:	b083      	sub	sp, #12
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
    button_flag[index] = 1;
 8000978:	4a04      	ldr	r2, [pc, #16]	; (800098c <buttonGenerateEvent+0x1c>)
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	2101      	movs	r1, #1
 800097e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000982:	bf00      	nop
 8000984:	370c      	adds	r7, #12
 8000986:	46bd      	mov	sp, r7
 8000988:	bc80      	pop	{r7}
 800098a:	4770      	bx	lr
 800098c:	200000dc 	.word	0x200000dc

08000990 <getKeyInput>:

void getKeyInput(){
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
    for (int i = 0; i < NUM_OF_BUTTONS; i++){
 8000996:	2300      	movs	r3, #0
 8000998:	607b      	str	r3, [r7, #4]
 800099a:	e0ae      	b.n	8000afa <getKeyInput+0x16a>
        KeyReg2[i] = KeyReg1[i];
 800099c:	4a5b      	ldr	r2, [pc, #364]	; (8000b0c <getKeyInput+0x17c>)
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80009a4:	495a      	ldr	r1, [pc, #360]	; (8000b10 <getKeyInput+0x180>)
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        KeyReg1[i] = KeyReg0[i];
 80009ac:	4a59      	ldr	r2, [pc, #356]	; (8000b14 <getKeyInput+0x184>)
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80009b4:	4955      	ldr	r1, [pc, #340]	; (8000b0c <getKeyInput+0x17c>)
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        if (i == 0)
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d10b      	bne.n	80009da <getKeyInput+0x4a>
            KeyReg0[i] = HAL_GPIO_ReadPin(BTN1_GPIO_Port, BTN1_Pin);
 80009c2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80009c6:	4854      	ldr	r0, [pc, #336]	; (8000b18 <getKeyInput+0x188>)
 80009c8:	f001 fc4e 	bl	8002268 <HAL_GPIO_ReadPin>
 80009cc:	4603      	mov	r3, r0
 80009ce:	4619      	mov	r1, r3
 80009d0:	4a50      	ldr	r2, [pc, #320]	; (8000b14 <getKeyInput+0x184>)
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80009d8:	e027      	b.n	8000a2a <getKeyInput+0x9a>
        else if (i == 1)
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	2b01      	cmp	r3, #1
 80009de:	d10a      	bne.n	80009f6 <getKeyInput+0x66>
            KeyReg0[i] = HAL_GPIO_ReadPin(BTN2_GPIO_Port, BTN2_Pin);
 80009e0:	2140      	movs	r1, #64	; 0x40
 80009e2:	484d      	ldr	r0, [pc, #308]	; (8000b18 <getKeyInput+0x188>)
 80009e4:	f001 fc40 	bl	8002268 <HAL_GPIO_ReadPin>
 80009e8:	4603      	mov	r3, r0
 80009ea:	4619      	mov	r1, r3
 80009ec:	4a49      	ldr	r2, [pc, #292]	; (8000b14 <getKeyInput+0x184>)
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80009f4:	e019      	b.n	8000a2a <getKeyInput+0x9a>
        else if (i == 2)
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	2b02      	cmp	r3, #2
 80009fa:	d10b      	bne.n	8000a14 <getKeyInput+0x84>
            KeyReg0[i] = HAL_GPIO_ReadPin(BTN3_GPIO_Port, BTN3_Pin);
 80009fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a00:	4846      	ldr	r0, [pc, #280]	; (8000b1c <getKeyInput+0x18c>)
 8000a02:	f001 fc31 	bl	8002268 <HAL_GPIO_ReadPin>
 8000a06:	4603      	mov	r3, r0
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4a42      	ldr	r2, [pc, #264]	; (8000b14 <getKeyInput+0x184>)
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000a12:	e00a      	b.n	8000a2a <getKeyInput+0x9a>
        else
            KeyReg0[i] = HAL_GPIO_ReadPin(BTN4_GPIO_Port, BTN4_Pin);
 8000a14:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a18:	4840      	ldr	r0, [pc, #256]	; (8000b1c <getKeyInput+0x18c>)
 8000a1a:	f001 fc25 	bl	8002268 <HAL_GPIO_ReadPin>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	4619      	mov	r1, r3
 8000a22:	4a3c      	ldr	r2, [pc, #240]	; (8000b14 <getKeyInput+0x184>)
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

        // Debounce ổn định
        if (KeyReg0[i] == KeyReg1[i] && KeyReg1[i] == KeyReg2[i]){
 8000a2a:	4a3a      	ldr	r2, [pc, #232]	; (8000b14 <getKeyInput+0x184>)
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a32:	4936      	ldr	r1, [pc, #216]	; (8000b0c <getKeyInput+0x17c>)
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000a3a:	429a      	cmp	r2, r3
 8000a3c:	d153      	bne.n	8000ae6 <getKeyInput+0x156>
 8000a3e:	4a33      	ldr	r2, [pc, #204]	; (8000b0c <getKeyInput+0x17c>)
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a46:	4932      	ldr	r1, [pc, #200]	; (8000b10 <getKeyInput+0x180>)
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000a4e:	429a      	cmp	r2, r3
 8000a50:	d149      	bne.n	8000ae6 <getKeyInput+0x156>
            if (KeyReg3[i] != KeyReg2[i]){   // có sự thay đổi trạng thái
 8000a52:	4a33      	ldr	r2, [pc, #204]	; (8000b20 <getKeyInput+0x190>)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a5a:	492d      	ldr	r1, [pc, #180]	; (8000b10 <getKeyInput+0x180>)
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000a62:	429a      	cmp	r2, r3
 8000a64:	d01b      	beq.n	8000a9e <getKeyInput+0x10e>
                KeyReg3[i] = KeyReg2[i];
 8000a66:	4a2a      	ldr	r2, [pc, #168]	; (8000b10 <getKeyInput+0x180>)
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a6e:	492c      	ldr	r1, [pc, #176]	; (8000b20 <getKeyInput+0x190>)
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                if (KeyReg3[i] == PRESSED_STATE){
 8000a76:	4a2a      	ldr	r2, [pc, #168]	; (8000b20 <getKeyInput+0x190>)
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d137      	bne.n	8000af2 <getKeyInput+0x162>
                    buttonGenerateEvent(i);
 8000a82:	6878      	ldr	r0, [r7, #4]
 8000a84:	f7ff ff74 	bl	8000970 <buttonGenerateEvent>
                    longpress_timer[i] = LONGPRESS_DURATION;
 8000a88:	4a26      	ldr	r2, [pc, #152]	; (8000b24 <getKeyInput+0x194>)
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	2164      	movs	r1, #100	; 0x64
 8000a8e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    longpress_active[i] = 0;
 8000a92:	4a25      	ldr	r2, [pc, #148]	; (8000b28 <getKeyInput+0x198>)
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	2100      	movs	r1, #0
 8000a98:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            if (KeyReg3[i] != KeyReg2[i]){   // có sự thay đổi trạng thái
 8000a9c:	e029      	b.n	8000af2 <getKeyInput+0x162>
                }
            }
            else {
                // Nếu nút đang được giữ
                if (KeyReg3[i] == PRESSED_STATE){
 8000a9e:	4a20      	ldr	r2, [pc, #128]	; (8000b20 <getKeyInput+0x190>)
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d123      	bne.n	8000af2 <getKeyInput+0x162>
                    if (longpress_timer[i] > 0){
 8000aaa:	4a1e      	ldr	r2, [pc, #120]	; (8000b24 <getKeyInput+0x194>)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	dd09      	ble.n	8000aca <getKeyInput+0x13a>
                        longpress_timer[i]--;
 8000ab6:	4a1b      	ldr	r2, [pc, #108]	; (8000b24 <getKeyInput+0x194>)
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000abe:	1e5a      	subs	r2, r3, #1
 8000ac0:	4918      	ldr	r1, [pc, #96]	; (8000b24 <getKeyInput+0x194>)
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            if (KeyReg3[i] != KeyReg2[i]){   // có sự thay đổi trạng thái
 8000ac8:	e013      	b.n	8000af2 <getKeyInput+0x162>
                    }
                    else {
                        // long press lặp
                        buttonGenerateEvent(i);
 8000aca:	6878      	ldr	r0, [r7, #4]
 8000acc:	f7ff ff50 	bl	8000970 <buttonGenerateEvent>
                        longpress_timer[i] = LONGPRESS_REPEAT;
 8000ad0:	4a14      	ldr	r2, [pc, #80]	; (8000b24 <getKeyInput+0x194>)
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	2114      	movs	r1, #20
 8000ad6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                        longpress_active[i] = 1;
 8000ada:	4a13      	ldr	r2, [pc, #76]	; (8000b28 <getKeyInput+0x198>)
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	2101      	movs	r1, #1
 8000ae0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            if (KeyReg3[i] != KeyReg2[i]){   // có sự thay đổi trạng thái
 8000ae4:	e005      	b.n	8000af2 <getKeyInput+0x162>
                }
            }
        }
        else {
            // reset long press nếu nhả nút
            longpress_active[i] = 0;
 8000ae6:	4a10      	ldr	r2, [pc, #64]	; (8000b28 <getKeyInput+0x198>)
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	2100      	movs	r1, #0
 8000aec:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000af0:	e000      	b.n	8000af4 <getKeyInput+0x164>
            if (KeyReg3[i] != KeyReg2[i]){   // có sự thay đổi trạng thái
 8000af2:	bf00      	nop
    for (int i = 0; i < NUM_OF_BUTTONS; i++){
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	3301      	adds	r3, #1
 8000af8:	607b      	str	r3, [r7, #4]
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	2b03      	cmp	r3, #3
 8000afe:	f77f af4d 	ble.w	800099c <getKeyInput+0xc>
        }
    }
}
 8000b02:	bf00      	nop
 8000b04:	bf00      	nop
 8000b06:	3708      	adds	r7, #8
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	200000ac 	.word	0x200000ac
 8000b10:	200000bc 	.word	0x200000bc
 8000b14:	2000009c 	.word	0x2000009c
 8000b18:	40010c00 	.word	0x40010c00
 8000b1c:	40010800 	.word	0x40010800
 8000b20:	200000cc 	.word	0x200000cc
 8000b24:	200000ec 	.word	0x200000ec
 8000b28:	200000fc 	.word	0x200000fc

08000b2c <updateLCD>:
#include "fsm_traffic_light.h"

int status = INIT;
int manual_step = 0;

void updateLCD() {
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b084      	sub	sp, #16
 8000b30:	af00      	add	r7, sp, #0
    char str_buff[16]; // Buffer để chứa chuỗi hiển thị

    switch (status) {
 8000b32:	4b87      	ldr	r3, [pc, #540]	; (8000d50 <updateLCD+0x224>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	3b01      	subs	r3, #1
 8000b38:	2b33      	cmp	r3, #51	; 0x33
 8000b3a:	f200 8102 	bhi.w	8000d42 <updateLCD+0x216>
 8000b3e:	a201      	add	r2, pc, #4	; (adr r2, 8000b44 <updateLCD+0x18>)
 8000b40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b44:	08000c15 	.word	0x08000c15
 8000b48:	08000c73 	.word	0x08000c73
 8000b4c:	08000ca1 	.word	0x08000ca1
 8000b50:	08000ccf 	.word	0x08000ccf
 8000b54:	08000d43 	.word	0x08000d43
 8000b58:	08000d43 	.word	0x08000d43
 8000b5c:	08000d43 	.word	0x08000d43
 8000b60:	08000d43 	.word	0x08000d43
 8000b64:	08000d43 	.word	0x08000d43
 8000b68:	08000d43 	.word	0x08000d43
 8000b6c:	08000c15 	.word	0x08000c15
 8000b70:	08000c15 	.word	0x08000c15
 8000b74:	08000c15 	.word	0x08000c15
 8000b78:	08000c15 	.word	0x08000c15
 8000b7c:	08000d43 	.word	0x08000d43
 8000b80:	08000d43 	.word	0x08000d43
 8000b84:	08000d43 	.word	0x08000d43
 8000b88:	08000d43 	.word	0x08000d43
 8000b8c:	08000d43 	.word	0x08000d43
 8000b90:	08000d43 	.word	0x08000d43
 8000b94:	08000c73 	.word	0x08000c73
 8000b98:	08000c73 	.word	0x08000c73
 8000b9c:	08000d43 	.word	0x08000d43
 8000ba0:	08000d43 	.word	0x08000d43
 8000ba4:	08000d43 	.word	0x08000d43
 8000ba8:	08000d43 	.word	0x08000d43
 8000bac:	08000d43 	.word	0x08000d43
 8000bb0:	08000d43 	.word	0x08000d43
 8000bb4:	08000d43 	.word	0x08000d43
 8000bb8:	08000d43 	.word	0x08000d43
 8000bbc:	08000ca1 	.word	0x08000ca1
 8000bc0:	08000ca1 	.word	0x08000ca1
 8000bc4:	08000d43 	.word	0x08000d43
 8000bc8:	08000d43 	.word	0x08000d43
 8000bcc:	08000d43 	.word	0x08000d43
 8000bd0:	08000d43 	.word	0x08000d43
 8000bd4:	08000d43 	.word	0x08000d43
 8000bd8:	08000d43 	.word	0x08000d43
 8000bdc:	08000d43 	.word	0x08000d43
 8000be0:	08000d43 	.word	0x08000d43
 8000be4:	08000ccf 	.word	0x08000ccf
 8000be8:	08000ccf 	.word	0x08000ccf
 8000bec:	08000d43 	.word	0x08000d43
 8000bf0:	08000d43 	.word	0x08000d43
 8000bf4:	08000d43 	.word	0x08000d43
 8000bf8:	08000d43 	.word	0x08000d43
 8000bfc:	08000d43 	.word	0x08000d43
 8000c00:	08000d43 	.word	0x08000d43
 8000c04:	08000d43 	.word	0x08000d43
 8000c08:	08000cfd 	.word	0x08000cfd
 8000c0c:	08000cfd 	.word	0x08000cfd
 8000c10:	08000cfd 	.word	0x08000cfd
        case MODE1:
        case RED_GREEN:
        case RED_AMBER:
        case GREEN_RED:
        case AMBER_RED:
            lcd_goto_XY(0, 0);
 8000c14:	2100      	movs	r1, #0
 8000c16:	2000      	movs	r0, #0
 8000c18:	f000 fcc6 	bl	80015a8 <lcd_goto_XY>
            lcd_send_string("MODE 1: AUTO    "); // Khoảng trắng để xóa chữ cũ
 8000c1c:	484d      	ldr	r0, [pc, #308]	; (8000d54 <updateLCD+0x228>)
 8000c1e:	f000 fca7 	bl	8001570 <lcd_send_string>

            lcd_goto_XY(1, 0);
 8000c22:	2100      	movs	r1, #0
 8000c24:	2001      	movs	r0, #1
 8000c26:	f000 fcbf 	bl	80015a8 <lcd_goto_XY>
            // Hiển thị trạng thái đèn hiện tại
            if (status == RED_GREEN)      lcd_send_string("L1:RED  L2:GREEN");
 8000c2a:	4b49      	ldr	r3, [pc, #292]	; (8000d50 <updateLCD+0x224>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	2b0b      	cmp	r3, #11
 8000c30:	d103      	bne.n	8000c3a <updateLCD+0x10e>
 8000c32:	4849      	ldr	r0, [pc, #292]	; (8000d58 <updateLCD+0x22c>)
 8000c34:	f000 fc9c 	bl	8001570 <lcd_send_string>
            else if (status == RED_AMBER) lcd_send_string("L1:RED  L2:AMBER");
            else if (status == GREEN_RED) lcd_send_string("L1:GREEN  L2:RED");
            else if (status == AMBER_RED) lcd_send_string("L1:AMBER  L2:RED");
            else                          lcd_send_string("    STARTING    ");
            break;
 8000c38:	e086      	b.n	8000d48 <updateLCD+0x21c>
            else if (status == RED_AMBER) lcd_send_string("L1:RED  L2:AMBER");
 8000c3a:	4b45      	ldr	r3, [pc, #276]	; (8000d50 <updateLCD+0x224>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	2b0c      	cmp	r3, #12
 8000c40:	d103      	bne.n	8000c4a <updateLCD+0x11e>
 8000c42:	4846      	ldr	r0, [pc, #280]	; (8000d5c <updateLCD+0x230>)
 8000c44:	f000 fc94 	bl	8001570 <lcd_send_string>
            break;
 8000c48:	e07e      	b.n	8000d48 <updateLCD+0x21c>
            else if (status == GREEN_RED) lcd_send_string("L1:GREEN  L2:RED");
 8000c4a:	4b41      	ldr	r3, [pc, #260]	; (8000d50 <updateLCD+0x224>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	2b0d      	cmp	r3, #13
 8000c50:	d103      	bne.n	8000c5a <updateLCD+0x12e>
 8000c52:	4843      	ldr	r0, [pc, #268]	; (8000d60 <updateLCD+0x234>)
 8000c54:	f000 fc8c 	bl	8001570 <lcd_send_string>
            break;
 8000c58:	e076      	b.n	8000d48 <updateLCD+0x21c>
            else if (status == AMBER_RED) lcd_send_string("L1:AMBER  L2:RED");
 8000c5a:	4b3d      	ldr	r3, [pc, #244]	; (8000d50 <updateLCD+0x224>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	2b0e      	cmp	r3, #14
 8000c60:	d103      	bne.n	8000c6a <updateLCD+0x13e>
 8000c62:	4840      	ldr	r0, [pc, #256]	; (8000d64 <updateLCD+0x238>)
 8000c64:	f000 fc84 	bl	8001570 <lcd_send_string>
            break;
 8000c68:	e06e      	b.n	8000d48 <updateLCD+0x21c>
            else                          lcd_send_string("    STARTING    ");
 8000c6a:	483f      	ldr	r0, [pc, #252]	; (8000d68 <updateLCD+0x23c>)
 8000c6c:	f000 fc80 	bl	8001570 <lcd_send_string>
            break;
 8000c70:	e06a      	b.n	8000d48 <updateLCD+0x21c>

        // --- TRƯỜNG HỢP MODE 2: CHỈNH TIME ĐÈN ĐỎ ---
        case MODE2:
        case AUTO_RED:
        case INC_RED:
            lcd_goto_XY(0, 0);
 8000c72:	2100      	movs	r1, #0
 8000c74:	2000      	movs	r0, #0
 8000c76:	f000 fc97 	bl	80015a8 <lcd_goto_XY>
            lcd_send_string("MODE 2: SET RED ");
 8000c7a:	483c      	ldr	r0, [pc, #240]	; (8000d6c <updateLCD+0x240>)
 8000c7c:	f000 fc78 	bl	8001570 <lcd_send_string>

            lcd_goto_XY(1, 0);
 8000c80:	2100      	movs	r1, #0
 8000c82:	2001      	movs	r0, #1
 8000c84:	f000 fc90 	bl	80015a8 <lcd_goto_XY>
            sprintf(str_buff, "Time: %d s      ", RED); // Hiển thị giá trị RED
 8000c88:	4b39      	ldr	r3, [pc, #228]	; (8000d70 <updateLCD+0x244>)
 8000c8a:	681a      	ldr	r2, [r3, #0]
 8000c8c:	463b      	mov	r3, r7
 8000c8e:	4939      	ldr	r1, [pc, #228]	; (8000d74 <updateLCD+0x248>)
 8000c90:	4618      	mov	r0, r3
 8000c92:	f003 f87f 	bl	8003d94 <siprintf>
            lcd_send_string(str_buff);
 8000c96:	463b      	mov	r3, r7
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f000 fc69 	bl	8001570 <lcd_send_string>
            break;
 8000c9e:	e053      	b.n	8000d48 <updateLCD+0x21c>

        // --- TRƯỜNG HỢP MODE 3: CHỈNH TIME ĐÈN VÀNG ---
        case MODE3:
        case AUTO_AMBER:
        case INC_AMBER:
            lcd_goto_XY(0, 0);
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	2000      	movs	r0, #0
 8000ca4:	f000 fc80 	bl	80015a8 <lcd_goto_XY>
            lcd_send_string("MODE 3: SET AMBER");
 8000ca8:	4833      	ldr	r0, [pc, #204]	; (8000d78 <updateLCD+0x24c>)
 8000caa:	f000 fc61 	bl	8001570 <lcd_send_string>

            lcd_goto_XY(1, 0);
 8000cae:	2100      	movs	r1, #0
 8000cb0:	2001      	movs	r0, #1
 8000cb2:	f000 fc79 	bl	80015a8 <lcd_goto_XY>
            sprintf(str_buff, "Time: %d s      ", AMBER); // Hiển thị giá trị AMBER
 8000cb6:	4b31      	ldr	r3, [pc, #196]	; (8000d7c <updateLCD+0x250>)
 8000cb8:	681a      	ldr	r2, [r3, #0]
 8000cba:	463b      	mov	r3, r7
 8000cbc:	492d      	ldr	r1, [pc, #180]	; (8000d74 <updateLCD+0x248>)
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f003 f868 	bl	8003d94 <siprintf>
            lcd_send_string(str_buff);
 8000cc4:	463b      	mov	r3, r7
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f000 fc52 	bl	8001570 <lcd_send_string>
            break;
 8000ccc:	e03c      	b.n	8000d48 <updateLCD+0x21c>

        // --- TRƯỜNG HỢP MODE 4: CHỈNH TIME ĐÈN XANH ---
        case MODE4:
        case AUTO_GREEN:
        case INC_GREEN:
            lcd_goto_XY(0, 0);
 8000cce:	2100      	movs	r1, #0
 8000cd0:	2000      	movs	r0, #0
 8000cd2:	f000 fc69 	bl	80015a8 <lcd_goto_XY>
            lcd_send_string("MODE 4: SET GREEN");
 8000cd6:	482a      	ldr	r0, [pc, #168]	; (8000d80 <updateLCD+0x254>)
 8000cd8:	f000 fc4a 	bl	8001570 <lcd_send_string>

            lcd_goto_XY(1, 0);
 8000cdc:	2100      	movs	r1, #0
 8000cde:	2001      	movs	r0, #1
 8000ce0:	f000 fc62 	bl	80015a8 <lcd_goto_XY>
            sprintf(str_buff, "Time: %d s      ", GREEN); // Hiển thị giá trị GREEN
 8000ce4:	4b27      	ldr	r3, [pc, #156]	; (8000d84 <updateLCD+0x258>)
 8000ce6:	681a      	ldr	r2, [r3, #0]
 8000ce8:	463b      	mov	r3, r7
 8000cea:	4922      	ldr	r1, [pc, #136]	; (8000d74 <updateLCD+0x248>)
 8000cec:	4618      	mov	r0, r3
 8000cee:	f003 f851 	bl	8003d94 <siprintf>
            lcd_send_string(str_buff);
 8000cf2:	463b      	mov	r3, r7
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	f000 fc3b 	bl	8001570 <lcd_send_string>
            break;
 8000cfa:	e025      	b.n	8000d48 <updateLCD+0x21c>

        // --- TRƯỜNG HỢP MANUAL MODE ---
        case MANUAL_MODE_1:
        case MANUAL_MODE_2:
        case MANUAL_MODE_3:
            lcd_goto_XY(0, 0);
 8000cfc:	2100      	movs	r1, #0
 8000cfe:	2000      	movs	r0, #0
 8000d00:	f000 fc52 	bl	80015a8 <lcd_goto_XY>
            lcd_send_string("  MANUAL MODE   ");
 8000d04:	4820      	ldr	r0, [pc, #128]	; (8000d88 <updateLCD+0x25c>)
 8000d06:	f000 fc33 	bl	8001570 <lcd_send_string>

            lcd_goto_XY(1, 0);
 8000d0a:	2100      	movs	r1, #0
 8000d0c:	2001      	movs	r0, #1
 8000d0e:	f000 fc4b 	bl	80015a8 <lcd_goto_XY>
            if(manual_step == 1)      lcd_send_string("Step: GRN - RED ");
 8000d12:	4b1e      	ldr	r3, [pc, #120]	; (8000d8c <updateLCD+0x260>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	2b01      	cmp	r3, #1
 8000d18:	d103      	bne.n	8000d22 <updateLCD+0x1f6>
 8000d1a:	481d      	ldr	r0, [pc, #116]	; (8000d90 <updateLCD+0x264>)
 8000d1c:	f000 fc28 	bl	8001570 <lcd_send_string>
            else if(manual_step == 2) lcd_send_string("Step: RED - GRN ");
            else if(manual_step == 3) lcd_send_string("Step: AMB - AMB ");
            break;
 8000d20:	e011      	b.n	8000d46 <updateLCD+0x21a>
            else if(manual_step == 2) lcd_send_string("Step: RED - GRN ");
 8000d22:	4b1a      	ldr	r3, [pc, #104]	; (8000d8c <updateLCD+0x260>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	2b02      	cmp	r3, #2
 8000d28:	d103      	bne.n	8000d32 <updateLCD+0x206>
 8000d2a:	481a      	ldr	r0, [pc, #104]	; (8000d94 <updateLCD+0x268>)
 8000d2c:	f000 fc20 	bl	8001570 <lcd_send_string>
            break;
 8000d30:	e009      	b.n	8000d46 <updateLCD+0x21a>
            else if(manual_step == 3) lcd_send_string("Step: AMB - AMB ");
 8000d32:	4b16      	ldr	r3, [pc, #88]	; (8000d8c <updateLCD+0x260>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	2b03      	cmp	r3, #3
 8000d38:	d105      	bne.n	8000d46 <updateLCD+0x21a>
 8000d3a:	4817      	ldr	r0, [pc, #92]	; (8000d98 <updateLCD+0x26c>)
 8000d3c:	f000 fc18 	bl	8001570 <lcd_send_string>
            break;
 8000d40:	e001      	b.n	8000d46 <updateLCD+0x21a>

        default:
            break;
 8000d42:	bf00      	nop
 8000d44:	e000      	b.n	8000d48 <updateLCD+0x21c>
            break;
 8000d46:	bf00      	nop
    }
}
 8000d48:	bf00      	nop
 8000d4a:	3710      	adds	r7, #16
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	2000010c 	.word	0x2000010c
 8000d54:	080044b4 	.word	0x080044b4
 8000d58:	080044c8 	.word	0x080044c8
 8000d5c:	080044dc 	.word	0x080044dc
 8000d60:	080044f0 	.word	0x080044f0
 8000d64:	08004504 	.word	0x08004504
 8000d68:	08004518 	.word	0x08004518
 8000d6c:	0800452c 	.word	0x0800452c
 8000d70:	20000000 	.word	0x20000000
 8000d74:	08004540 	.word	0x08004540
 8000d78:	08004554 	.word	0x08004554
 8000d7c:	20000004 	.word	0x20000004
 8000d80:	08004568 	.word	0x08004568
 8000d84:	20000008 	.word	0x20000008
 8000d88:	0800457c 	.word	0x0800457c
 8000d8c:	20000110 	.word	0x20000110
 8000d90:	08004590 	.word	0x08004590
 8000d94:	080045a4 	.word	0x080045a4
 8000d98:	080045b8 	.word	0x080045b8

08000d9c <setRed1>:
void setRed1() {
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(BIT1_GPIO_Port, BIT1_Pin, SET);
 8000da0:	2201      	movs	r2, #1
 8000da2:	2120      	movs	r1, #32
 8000da4:	4804      	ldr	r0, [pc, #16]	; (8000db8 <setRed1+0x1c>)
 8000da6:	f001 fa76 	bl	8002296 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(BIT2_GPIO_Port, BIT2_Pin, SET);
 8000daa:	2201      	movs	r2, #1
 8000dac:	2108      	movs	r1, #8
 8000dae:	4802      	ldr	r0, [pc, #8]	; (8000db8 <setRed1+0x1c>)
 8000db0:	f001 fa71 	bl	8002296 <HAL_GPIO_WritePin>
}
 8000db4:	bf00      	nop
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	40010c00 	.word	0x40010c00

08000dbc <setGreen1>:

void setGreen1() {
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(BIT1_GPIO_Port, BIT1_Pin, RESET);
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	2120      	movs	r1, #32
 8000dc4:	4804      	ldr	r0, [pc, #16]	; (8000dd8 <setGreen1+0x1c>)
 8000dc6:	f001 fa66 	bl	8002296 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(BIT2_GPIO_Port, BIT2_Pin, SET);
 8000dca:	2201      	movs	r2, #1
 8000dcc:	2108      	movs	r1, #8
 8000dce:	4802      	ldr	r0, [pc, #8]	; (8000dd8 <setGreen1+0x1c>)
 8000dd0:	f001 fa61 	bl	8002296 <HAL_GPIO_WritePin>
}
 8000dd4:	bf00      	nop
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	40010c00 	.word	0x40010c00

08000ddc <setAmber1>:

void setAmber1() {
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(BIT1_GPIO_Port, BIT1_Pin, SET);
 8000de0:	2201      	movs	r2, #1
 8000de2:	2120      	movs	r1, #32
 8000de4:	4804      	ldr	r0, [pc, #16]	; (8000df8 <setAmber1+0x1c>)
 8000de6:	f001 fa56 	bl	8002296 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(BIT2_GPIO_Port, BIT2_Pin, RESET);
 8000dea:	2200      	movs	r2, #0
 8000dec:	2108      	movs	r1, #8
 8000dee:	4802      	ldr	r0, [pc, #8]	; (8000df8 <setAmber1+0x1c>)
 8000df0:	f001 fa51 	bl	8002296 <HAL_GPIO_WritePin>
}
 8000df4:	bf00      	nop
 8000df6:	bd80      	pop	{r7, pc}
 8000df8:	40010c00 	.word	0x40010c00

08000dfc <setRed2>:

void setRed2() {
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BIT3_GPIO_Port, BIT3_Pin, SET);
 8000e00:	2201      	movs	r2, #1
 8000e02:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e06:	4805      	ldr	r0, [pc, #20]	; (8000e1c <setRed2+0x20>)
 8000e08:	f001 fa45 	bl	8002296 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BIT4_GPIO_Port, BIT4_Pin, SET);
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	2110      	movs	r1, #16
 8000e10:	4802      	ldr	r0, [pc, #8]	; (8000e1c <setRed2+0x20>)
 8000e12:	f001 fa40 	bl	8002296 <HAL_GPIO_WritePin>
}
 8000e16:	bf00      	nop
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	40010c00 	.word	0x40010c00

08000e20 <setGreen2>:
void setGreen2() {
 8000e20:	b580      	push	{r7, lr}
 8000e22:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BIT3_GPIO_Port, BIT3_Pin, RESET);
 8000e24:	2200      	movs	r2, #0
 8000e26:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e2a:	4805      	ldr	r0, [pc, #20]	; (8000e40 <setGreen2+0x20>)
 8000e2c:	f001 fa33 	bl	8002296 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BIT4_GPIO_Port, BIT4_Pin, SET);
 8000e30:	2201      	movs	r2, #1
 8000e32:	2110      	movs	r1, #16
 8000e34:	4802      	ldr	r0, [pc, #8]	; (8000e40 <setGreen2+0x20>)
 8000e36:	f001 fa2e 	bl	8002296 <HAL_GPIO_WritePin>
}
 8000e3a:	bf00      	nop
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	40010c00 	.word	0x40010c00

08000e44 <setAmber2>:
void setAmber2() {
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BIT3_GPIO_Port, BIT3_Pin, SET);
 8000e48:	2201      	movs	r2, #1
 8000e4a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e4e:	4805      	ldr	r0, [pc, #20]	; (8000e64 <setAmber2+0x20>)
 8000e50:	f001 fa21 	bl	8002296 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BIT4_GPIO_Port, BIT4_Pin, RESET);
 8000e54:	2200      	movs	r2, #0
 8000e56:	2110      	movs	r1, #16
 8000e58:	4802      	ldr	r0, [pc, #8]	; (8000e64 <setAmber2+0x20>)
 8000e5a:	f001 fa1c 	bl	8002296 <HAL_GPIO_WritePin>
}
 8000e5e:	bf00      	nop
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	40010c00 	.word	0x40010c00

08000e68 <setNormalLedsForMode1>:

static void setNormalLedsForMode1(){
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0
    setRed1();
 8000e6c:	f7ff ff96 	bl	8000d9c <setRed1>
    setGreen2();
 8000e70:	f7ff ffd6 	bl	8000e20 <setGreen2>
}
 8000e74:	bf00      	nop
 8000e76:	bd80      	pop	{r7, pc}

08000e78 <enterManualStep>:

static void enterManualStep(int step){
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
    if (step == 1){
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	2b01      	cmp	r3, #1
 8000e84:	d104      	bne.n	8000e90 <enterManualStep+0x18>
        setGreen1();
 8000e86:	f7ff ff99 	bl	8000dbc <setGreen1>
        setRed2();
 8000e8a:	f7ff ffb7 	bl	8000dfc <setRed2>
    }
    else if (step == 3){
        setAmber1();
        setAmber2();
    }
}
 8000e8e:	e00e      	b.n	8000eae <enterManualStep+0x36>
    else if (step == 2){
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	2b02      	cmp	r3, #2
 8000e94:	d104      	bne.n	8000ea0 <enterManualStep+0x28>
        setRed1();
 8000e96:	f7ff ff81 	bl	8000d9c <setRed1>
        setGreen2();
 8000e9a:	f7ff ffc1 	bl	8000e20 <setGreen2>
}
 8000e9e:	e006      	b.n	8000eae <enterManualStep+0x36>
    else if (step == 3){
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	2b03      	cmp	r3, #3
 8000ea4:	d103      	bne.n	8000eae <enterManualStep+0x36>
        setAmber1();
 8000ea6:	f7ff ff99 	bl	8000ddc <setAmber1>
        setAmber2();
 8000eaa:	f7ff ffcb 	bl	8000e44 <setAmber2>
}
 8000eae:	bf00      	nop
 8000eb0:	3708      	adds	r7, #8
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
	...

08000eb8 <fsm_traffic_light>:
void enterManualMode(){
    setRed1();
    setGreen2();
}

void fsm_traffic_light(){
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
    switch(status){
 8000ebc:	4bc4      	ldr	r3, [pc, #784]	; (80011d0 <fsm_traffic_light+0x318>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	2b32      	cmp	r3, #50	; 0x32
 8000ec2:	f200 82a3 	bhi.w	800140c <fsm_traffic_light+0x554>
 8000ec6:	a201      	add	r2, pc, #4	; (adr r2, 8000ecc <fsm_traffic_light+0x14>)
 8000ec8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ecc:	08000f99 	.word	0x08000f99
 8000ed0:	08000fa1 	.word	0x08000fa1
 8000ed4:	08001227 	.word	0x08001227
 8000ed8:	080012bf 	.word	0x080012bf
 8000edc:	0800134d 	.word	0x0800134d
 8000ee0:	0800140d 	.word	0x0800140d
 8000ee4:	0800140d 	.word	0x0800140d
 8000ee8:	0800140d 	.word	0x0800140d
 8000eec:	0800140d 	.word	0x0800140d
 8000ef0:	0800140d 	.word	0x0800140d
 8000ef4:	0800140d 	.word	0x0800140d
 8000ef8:	08000fc1 	.word	0x08000fc1
 8000efc:	08001051 	.word	0x08001051
 8000f00:	080010b7 	.word	0x080010b7
 8000f04:	08001147 	.word	0x08001147
 8000f08:	0800140d 	.word	0x0800140d
 8000f0c:	0800140d 	.word	0x0800140d
 8000f10:	0800140d 	.word	0x0800140d
 8000f14:	0800140d 	.word	0x0800140d
 8000f18:	0800140d 	.word	0x0800140d
 8000f1c:	0800140d 	.word	0x0800140d
 8000f20:	08001237 	.word	0x08001237
 8000f24:	0800127d 	.word	0x0800127d
 8000f28:	0800140d 	.word	0x0800140d
 8000f2c:	0800140d 	.word	0x0800140d
 8000f30:	0800140d 	.word	0x0800140d
 8000f34:	0800140d 	.word	0x0800140d
 8000f38:	0800140d 	.word	0x0800140d
 8000f3c:	0800140d 	.word	0x0800140d
 8000f40:	0800140d 	.word	0x0800140d
 8000f44:	0800140d 	.word	0x0800140d
 8000f48:	080012cf 	.word	0x080012cf
 8000f4c:	08001311 	.word	0x08001311
 8000f50:	0800140d 	.word	0x0800140d
 8000f54:	0800140d 	.word	0x0800140d
 8000f58:	0800140d 	.word	0x0800140d
 8000f5c:	0800140d 	.word	0x0800140d
 8000f60:	0800140d 	.word	0x0800140d
 8000f64:	0800140d 	.word	0x0800140d
 8000f68:	0800140d 	.word	0x0800140d
 8000f6c:	0800140d 	.word	0x0800140d
 8000f70:	0800135d 	.word	0x0800135d
 8000f74:	080013c9 	.word	0x080013c9
 8000f78:	0800140d 	.word	0x0800140d
 8000f7c:	0800140d 	.word	0x0800140d
 8000f80:	0800140d 	.word	0x0800140d
 8000f84:	0800140d 	.word	0x0800140d
 8000f88:	0800140d 	.word	0x0800140d
 8000f8c:	0800140d 	.word	0x0800140d
 8000f90:	0800140d 	.word	0x0800140d
 8000f94:	080011b1 	.word	0x080011b1

    case INIT:
        status = MODE1;
 8000f98:	4b8d      	ldr	r3, [pc, #564]	; (80011d0 <fsm_traffic_light+0x318>)
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	601a      	str	r2, [r3, #0]
        break;
 8000f9e:	e24c      	b.n	800143a <fsm_traffic_light+0x582>

    // MODE1
    case MODE1:
        status = RED_GREEN;
 8000fa0:	4b8b      	ldr	r3, [pc, #556]	; (80011d0 <fsm_traffic_light+0x318>)
 8000fa2:	220b      	movs	r2, #11
 8000fa4:	601a      	str	r2, [r3, #0]
        setNormalLedsForMode1();
 8000fa6:	f7ff ff5f 	bl	8000e68 <setNormalLedsForMode1>

        setTimer(0, GREEN * 1000);   // only timer left
 8000faa:	4b8a      	ldr	r3, [pc, #552]	; (80011d4 <fsm_traffic_light+0x31c>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000fb2:	fb02 f303 	mul.w	r3, r2, r3
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	2000      	movs	r0, #0
 8000fba:	f000 fca7 	bl	800190c <setTimer>
        break;
 8000fbe:	e23c      	b.n	800143a <fsm_traffic_light+0x582>

    // RED_GREEN
    case RED_GREEN:

        if (isButtonPressed(1) == 1){
 8000fc0:	2001      	movs	r0, #1
 8000fc2:	f7ff fcbb 	bl	800093c <isButtonPressed>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b01      	cmp	r3, #1
 8000fca:	d10e      	bne.n	8000fea <fsm_traffic_light+0x132>
            status = MANUAL_MODE_1;
 8000fcc:	4b80      	ldr	r3, [pc, #512]	; (80011d0 <fsm_traffic_light+0x318>)
 8000fce:	2232      	movs	r2, #50	; 0x32
 8000fd0:	601a      	str	r2, [r3, #0]
            manual_step = 1;
 8000fd2:	4b81      	ldr	r3, [pc, #516]	; (80011d8 <fsm_traffic_light+0x320>)
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	601a      	str	r2, [r3, #0]
            clearTimer(0);
 8000fd8:	2000      	movs	r0, #0
 8000fda:	f000 fcb5 	bl	8001948 <clearTimer>
            enterManualStep(manual_step);
 8000fde:	4b7e      	ldr	r3, [pc, #504]	; (80011d8 <fsm_traffic_light+0x320>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f7ff ff48 	bl	8000e78 <enterManualStep>
            break;
 8000fe8:	e227      	b.n	800143a <fsm_traffic_light+0x582>
        }

        if (isButtonPressed(3) == 1){
 8000fea:	2003      	movs	r0, #3
 8000fec:	f7ff fca6 	bl	800093c <isButtonPressed>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b01      	cmp	r3, #1
 8000ff4:	d10c      	bne.n	8001010 <fsm_traffic_light+0x158>
            status = RED_AMBER;
 8000ff6:	4b76      	ldr	r3, [pc, #472]	; (80011d0 <fsm_traffic_light+0x318>)
 8000ff8:	220c      	movs	r2, #12
 8000ffa:	601a      	str	r2, [r3, #0]
            setTimer(0, AMBER * 1000);
 8000ffc:	4b77      	ldr	r3, [pc, #476]	; (80011dc <fsm_traffic_light+0x324>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001004:	fb02 f303 	mul.w	r3, r2, r3
 8001008:	4619      	mov	r1, r3
 800100a:	2000      	movs	r0, #0
 800100c:	f000 fc7e 	bl	800190c <setTimer>
        }

        setRed1();
 8001010:	f7ff fec4 	bl	8000d9c <setRed1>
        setGreen2();
 8001014:	f7ff ff04 	bl	8000e20 <setGreen2>

        if (timer_flag[0] == 1){
 8001018:	4b71      	ldr	r3, [pc, #452]	; (80011e0 <fsm_traffic_light+0x328>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	2b01      	cmp	r3, #1
 800101e:	d10c      	bne.n	800103a <fsm_traffic_light+0x182>
            status = RED_AMBER;
 8001020:	4b6b      	ldr	r3, [pc, #428]	; (80011d0 <fsm_traffic_light+0x318>)
 8001022:	220c      	movs	r2, #12
 8001024:	601a      	str	r2, [r3, #0]
            setTimer(0, AMBER * 1000);
 8001026:	4b6d      	ldr	r3, [pc, #436]	; (80011dc <fsm_traffic_light+0x324>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800102e:	fb02 f303 	mul.w	r3, r2, r3
 8001032:	4619      	mov	r1, r3
 8001034:	2000      	movs	r0, #0
 8001036:	f000 fc69 	bl	800190c <setTimer>
        }

        if (isButtonPressed(0) == 1){
 800103a:	2000      	movs	r0, #0
 800103c:	f7ff fc7e 	bl	800093c <isButtonPressed>
 8001040:	4603      	mov	r3, r0
 8001042:	2b01      	cmp	r3, #1
 8001044:	f040 81e4 	bne.w	8001410 <fsm_traffic_light+0x558>
            status = MODE2;
 8001048:	4b61      	ldr	r3, [pc, #388]	; (80011d0 <fsm_traffic_light+0x318>)
 800104a:	2202      	movs	r2, #2
 800104c:	601a      	str	r2, [r3, #0]
        }
        break;
 800104e:	e1df      	b.n	8001410 <fsm_traffic_light+0x558>

    // RED_AMBER
    case RED_AMBER:

        if (isButtonPressed(1) == 1){
 8001050:	2001      	movs	r0, #1
 8001052:	f7ff fc73 	bl	800093c <isButtonPressed>
 8001056:	4603      	mov	r3, r0
 8001058:	2b01      	cmp	r3, #1
 800105a:	d10e      	bne.n	800107a <fsm_traffic_light+0x1c2>
            status = MANUAL_MODE_1;
 800105c:	4b5c      	ldr	r3, [pc, #368]	; (80011d0 <fsm_traffic_light+0x318>)
 800105e:	2232      	movs	r2, #50	; 0x32
 8001060:	601a      	str	r2, [r3, #0]
            manual_step = 1;
 8001062:	4b5d      	ldr	r3, [pc, #372]	; (80011d8 <fsm_traffic_light+0x320>)
 8001064:	2201      	movs	r2, #1
 8001066:	601a      	str	r2, [r3, #0]
            clearTimer(0);
 8001068:	2000      	movs	r0, #0
 800106a:	f000 fc6d 	bl	8001948 <clearTimer>
            enterManualStep(manual_step);
 800106e:	4b5a      	ldr	r3, [pc, #360]	; (80011d8 <fsm_traffic_light+0x320>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	4618      	mov	r0, r3
 8001074:	f7ff ff00 	bl	8000e78 <enterManualStep>
            break;
 8001078:	e1df      	b.n	800143a <fsm_traffic_light+0x582>
        }

        setAmber2();
 800107a:	f7ff fee3 	bl	8000e44 <setAmber2>

        if (timer_flag[0] == 1){
 800107e:	4b58      	ldr	r3, [pc, #352]	; (80011e0 <fsm_traffic_light+0x328>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	2b01      	cmp	r3, #1
 8001084:	d10c      	bne.n	80010a0 <fsm_traffic_light+0x1e8>
            status = GREEN_RED;
 8001086:	4b52      	ldr	r3, [pc, #328]	; (80011d0 <fsm_traffic_light+0x318>)
 8001088:	220d      	movs	r2, #13
 800108a:	601a      	str	r2, [r3, #0]
            setTimer(0, GREEN * 1000);
 800108c:	4b51      	ldr	r3, [pc, #324]	; (80011d4 <fsm_traffic_light+0x31c>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001094:	fb02 f303 	mul.w	r3, r2, r3
 8001098:	4619      	mov	r1, r3
 800109a:	2000      	movs	r0, #0
 800109c:	f000 fc36 	bl	800190c <setTimer>
        }

        if (isButtonPressed(0) == 1){
 80010a0:	2000      	movs	r0, #0
 80010a2:	f7ff fc4b 	bl	800093c <isButtonPressed>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b01      	cmp	r3, #1
 80010aa:	f040 81b3 	bne.w	8001414 <fsm_traffic_light+0x55c>
            status = MODE2;
 80010ae:	4b48      	ldr	r3, [pc, #288]	; (80011d0 <fsm_traffic_light+0x318>)
 80010b0:	2202      	movs	r2, #2
 80010b2:	601a      	str	r2, [r3, #0]
        }

        break;
 80010b4:	e1ae      	b.n	8001414 <fsm_traffic_light+0x55c>

    // GREEN_RED
    case GREEN_RED:

        if (isButtonPressed(1) == 1){
 80010b6:	2001      	movs	r0, #1
 80010b8:	f7ff fc40 	bl	800093c <isButtonPressed>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b01      	cmp	r3, #1
 80010c0:	d10e      	bne.n	80010e0 <fsm_traffic_light+0x228>
            status = MANUAL_MODE_1;
 80010c2:	4b43      	ldr	r3, [pc, #268]	; (80011d0 <fsm_traffic_light+0x318>)
 80010c4:	2232      	movs	r2, #50	; 0x32
 80010c6:	601a      	str	r2, [r3, #0]
            manual_step = 1;
 80010c8:	4b43      	ldr	r3, [pc, #268]	; (80011d8 <fsm_traffic_light+0x320>)
 80010ca:	2201      	movs	r2, #1
 80010cc:	601a      	str	r2, [r3, #0]
            clearTimer(0);
 80010ce:	2000      	movs	r0, #0
 80010d0:	f000 fc3a 	bl	8001948 <clearTimer>
            enterManualStep(manual_step);
 80010d4:	4b40      	ldr	r3, [pc, #256]	; (80011d8 <fsm_traffic_light+0x320>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	4618      	mov	r0, r3
 80010da:	f7ff fecd 	bl	8000e78 <enterManualStep>
            break;
 80010de:	e1ac      	b.n	800143a <fsm_traffic_light+0x582>
        }

        if (isButtonPressed(3) == 1){
 80010e0:	2003      	movs	r0, #3
 80010e2:	f7ff fc2b 	bl	800093c <isButtonPressed>
 80010e6:	4603      	mov	r3, r0
 80010e8:	2b01      	cmp	r3, #1
 80010ea:	d10c      	bne.n	8001106 <fsm_traffic_light+0x24e>
            status = AMBER_RED;
 80010ec:	4b38      	ldr	r3, [pc, #224]	; (80011d0 <fsm_traffic_light+0x318>)
 80010ee:	220e      	movs	r2, #14
 80010f0:	601a      	str	r2, [r3, #0]
            setTimer(0, AMBER * 1000);
 80010f2:	4b3a      	ldr	r3, [pc, #232]	; (80011dc <fsm_traffic_light+0x324>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80010fa:	fb02 f303 	mul.w	r3, r2, r3
 80010fe:	4619      	mov	r1, r3
 8001100:	2000      	movs	r0, #0
 8001102:	f000 fc03 	bl	800190c <setTimer>
        }

        setGreen1();
 8001106:	f7ff fe59 	bl	8000dbc <setGreen1>
        setRed2();
 800110a:	f7ff fe77 	bl	8000dfc <setRed2>

        if (timer_flag[0] == 1){
 800110e:	4b34      	ldr	r3, [pc, #208]	; (80011e0 <fsm_traffic_light+0x328>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	2b01      	cmp	r3, #1
 8001114:	d10c      	bne.n	8001130 <fsm_traffic_light+0x278>
            status = AMBER_RED;
 8001116:	4b2e      	ldr	r3, [pc, #184]	; (80011d0 <fsm_traffic_light+0x318>)
 8001118:	220e      	movs	r2, #14
 800111a:	601a      	str	r2, [r3, #0]
            setTimer(0, AMBER * 1000);
 800111c:	4b2f      	ldr	r3, [pc, #188]	; (80011dc <fsm_traffic_light+0x324>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001124:	fb02 f303 	mul.w	r3, r2, r3
 8001128:	4619      	mov	r1, r3
 800112a:	2000      	movs	r0, #0
 800112c:	f000 fbee 	bl	800190c <setTimer>
        }

        if (isButtonPressed(0) == 1){
 8001130:	2000      	movs	r0, #0
 8001132:	f7ff fc03 	bl	800093c <isButtonPressed>
 8001136:	4603      	mov	r3, r0
 8001138:	2b01      	cmp	r3, #1
 800113a:	f040 816d 	bne.w	8001418 <fsm_traffic_light+0x560>
            status = MODE2;
 800113e:	4b24      	ldr	r3, [pc, #144]	; (80011d0 <fsm_traffic_light+0x318>)
 8001140:	2202      	movs	r2, #2
 8001142:	601a      	str	r2, [r3, #0]
        }
        break;
 8001144:	e168      	b.n	8001418 <fsm_traffic_light+0x560>

    // AMBER_RED
    case AMBER_RED:

        if (isButtonPressed(1) == 1){
 8001146:	2001      	movs	r0, #1
 8001148:	f7ff fbf8 	bl	800093c <isButtonPressed>
 800114c:	4603      	mov	r3, r0
 800114e:	2b01      	cmp	r3, #1
 8001150:	d10e      	bne.n	8001170 <fsm_traffic_light+0x2b8>
            status = MANUAL_MODE_1;
 8001152:	4b1f      	ldr	r3, [pc, #124]	; (80011d0 <fsm_traffic_light+0x318>)
 8001154:	2232      	movs	r2, #50	; 0x32
 8001156:	601a      	str	r2, [r3, #0]
            manual_step = 1;
 8001158:	4b1f      	ldr	r3, [pc, #124]	; (80011d8 <fsm_traffic_light+0x320>)
 800115a:	2201      	movs	r2, #1
 800115c:	601a      	str	r2, [r3, #0]
            clearTimer(0);
 800115e:	2000      	movs	r0, #0
 8001160:	f000 fbf2 	bl	8001948 <clearTimer>
            enterManualStep(manual_step);
 8001164:	4b1c      	ldr	r3, [pc, #112]	; (80011d8 <fsm_traffic_light+0x320>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4618      	mov	r0, r3
 800116a:	f7ff fe85 	bl	8000e78 <enterManualStep>
            break;
 800116e:	e164      	b.n	800143a <fsm_traffic_light+0x582>
        }

        setAmber1();
 8001170:	f7ff fe34 	bl	8000ddc <setAmber1>
        setRed2();
 8001174:	f7ff fe42 	bl	8000dfc <setRed2>

        if (timer_flag[0] == 1){
 8001178:	4b19      	ldr	r3, [pc, #100]	; (80011e0 <fsm_traffic_light+0x328>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	2b01      	cmp	r3, #1
 800117e:	d10c      	bne.n	800119a <fsm_traffic_light+0x2e2>
            status = RED_GREEN;
 8001180:	4b13      	ldr	r3, [pc, #76]	; (80011d0 <fsm_traffic_light+0x318>)
 8001182:	220b      	movs	r2, #11
 8001184:	601a      	str	r2, [r3, #0]
            setTimer(0, GREEN * 1000);
 8001186:	4b13      	ldr	r3, [pc, #76]	; (80011d4 <fsm_traffic_light+0x31c>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800118e:	fb02 f303 	mul.w	r3, r2, r3
 8001192:	4619      	mov	r1, r3
 8001194:	2000      	movs	r0, #0
 8001196:	f000 fbb9 	bl	800190c <setTimer>
        }

        if (isButtonPressed(0) == 1){
 800119a:	2000      	movs	r0, #0
 800119c:	f7ff fbce 	bl	800093c <isButtonPressed>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b01      	cmp	r3, #1
 80011a4:	f040 813a 	bne.w	800141c <fsm_traffic_light+0x564>
            status = MODE2;
 80011a8:	4b09      	ldr	r3, [pc, #36]	; (80011d0 <fsm_traffic_light+0x318>)
 80011aa:	2202      	movs	r2, #2
 80011ac:	601a      	str	r2, [r3, #0]
        }
        break;
 80011ae:	e135      	b.n	800141c <fsm_traffic_light+0x564>

    // MANUAL_MODE_1
    case MANUAL_MODE_1:

        if (manual_step == 0){
 80011b0:	4b09      	ldr	r3, [pc, #36]	; (80011d8 <fsm_traffic_light+0x320>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d115      	bne.n	80011e4 <fsm_traffic_light+0x32c>
            manual_step = 1;
 80011b8:	4b07      	ldr	r3, [pc, #28]	; (80011d8 <fsm_traffic_light+0x320>)
 80011ba:	2201      	movs	r2, #1
 80011bc:	601a      	str	r2, [r3, #0]
            clearTimer(0);
 80011be:	2000      	movs	r0, #0
 80011c0:	f000 fbc2 	bl	8001948 <clearTimer>
            enterManualStep(manual_step);
 80011c4:	4b04      	ldr	r3, [pc, #16]	; (80011d8 <fsm_traffic_light+0x320>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff fe55 	bl	8000e78 <enterManualStep>
            break;
 80011ce:	e134      	b.n	800143a <fsm_traffic_light+0x582>
 80011d0:	2000010c 	.word	0x2000010c
 80011d4:	20000008 	.word	0x20000008
 80011d8:	20000110 	.word	0x20000110
 80011dc:	20000004 	.word	0x20000004
 80011e0:	2000012c 	.word	0x2000012c
        }

        if (isButtonPressed(1) == 1){
 80011e4:	2001      	movs	r0, #1
 80011e6:	f7ff fba9 	bl	800093c <isButtonPressed>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b01      	cmp	r3, #1
 80011ee:	f040 8117 	bne.w	8001420 <fsm_traffic_light+0x568>
            manual_step++;
 80011f2:	4b93      	ldr	r3, [pc, #588]	; (8001440 <fsm_traffic_light+0x588>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	3301      	adds	r3, #1
 80011f8:	4a91      	ldr	r2, [pc, #580]	; (8001440 <fsm_traffic_light+0x588>)
 80011fa:	6013      	str	r3, [r2, #0]
            if (manual_step >= 1 && manual_step <= 3){
 80011fc:	4b90      	ldr	r3, [pc, #576]	; (8001440 <fsm_traffic_light+0x588>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	2b00      	cmp	r3, #0
 8001202:	dd09      	ble.n	8001218 <fsm_traffic_light+0x360>
 8001204:	4b8e      	ldr	r3, [pc, #568]	; (8001440 <fsm_traffic_light+0x588>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	2b03      	cmp	r3, #3
 800120a:	dc05      	bgt.n	8001218 <fsm_traffic_light+0x360>
                enterManualStep(manual_step);
 800120c:	4b8c      	ldr	r3, [pc, #560]	; (8001440 <fsm_traffic_light+0x588>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	4618      	mov	r0, r3
 8001212:	f7ff fe31 	bl	8000e78 <enterManualStep>
            else {
                manual_step = 0;
                status = MODE1;
            }
        }
        break;
 8001216:	e103      	b.n	8001420 <fsm_traffic_light+0x568>
                manual_step = 0;
 8001218:	4b89      	ldr	r3, [pc, #548]	; (8001440 <fsm_traffic_light+0x588>)
 800121a:	2200      	movs	r2, #0
 800121c:	601a      	str	r2, [r3, #0]
                status = MODE1;
 800121e:	4b89      	ldr	r3, [pc, #548]	; (8001444 <fsm_traffic_light+0x58c>)
 8001220:	2201      	movs	r2, #1
 8001222:	601a      	str	r2, [r3, #0]
        break;
 8001224:	e0fc      	b.n	8001420 <fsm_traffic_light+0x568>

    /* MODE2 */
    case MODE2:
        status = AUTO_RED;
 8001226:	4b87      	ldr	r3, [pc, #540]	; (8001444 <fsm_traffic_light+0x58c>)
 8001228:	2215      	movs	r2, #21
 800122a:	601a      	str	r2, [r3, #0]
        setRed1();
 800122c:	f7ff fdb6 	bl	8000d9c <setRed1>
        setRed2();
 8001230:	f7ff fde4 	bl	8000dfc <setRed2>
        break;
 8001234:	e101      	b.n	800143a <fsm_traffic_light+0x582>

    case AUTO_RED:

        if (isButtonPressed(0) == 1){
 8001236:	2000      	movs	r0, #0
 8001238:	f7ff fb80 	bl	800093c <isButtonPressed>
 800123c:	4603      	mov	r3, r0
 800123e:	2b01      	cmp	r3, #1
 8001240:	d102      	bne.n	8001248 <fsm_traffic_light+0x390>
            status = MODE3;
 8001242:	4b80      	ldr	r3, [pc, #512]	; (8001444 <fsm_traffic_light+0x58c>)
 8001244:	2203      	movs	r2, #3
 8001246:	601a      	str	r2, [r3, #0]
        }

        if (isButtonPressed(1) == 1){
 8001248:	2001      	movs	r0, #1
 800124a:	f7ff fb77 	bl	800093c <isButtonPressed>
 800124e:	4603      	mov	r3, r0
 8001250:	2b01      	cmp	r3, #1
 8001252:	f040 80e7 	bne.w	8001424 <fsm_traffic_light+0x56c>
            status = INC_RED;
 8001256:	4b7b      	ldr	r3, [pc, #492]	; (8001444 <fsm_traffic_light+0x58c>)
 8001258:	2216      	movs	r2, #22
 800125a:	601a      	str	r2, [r3, #0]
            if (RED >= 99) RED = GREEN + 1;
 800125c:	4b7a      	ldr	r3, [pc, #488]	; (8001448 <fsm_traffic_light+0x590>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	2b62      	cmp	r3, #98	; 0x62
 8001262:	dd05      	ble.n	8001270 <fsm_traffic_light+0x3b8>
 8001264:	4b79      	ldr	r3, [pc, #484]	; (800144c <fsm_traffic_light+0x594>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	3301      	adds	r3, #1
 800126a:	4a77      	ldr	r2, [pc, #476]	; (8001448 <fsm_traffic_light+0x590>)
 800126c:	6013      	str	r3, [r2, #0]
            else RED++;
        }
        break;
 800126e:	e0d9      	b.n	8001424 <fsm_traffic_light+0x56c>
            else RED++;
 8001270:	4b75      	ldr	r3, [pc, #468]	; (8001448 <fsm_traffic_light+0x590>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	3301      	adds	r3, #1
 8001276:	4a74      	ldr	r2, [pc, #464]	; (8001448 <fsm_traffic_light+0x590>)
 8001278:	6013      	str	r3, [r2, #0]
        break;
 800127a:	e0d3      	b.n	8001424 <fsm_traffic_light+0x56c>

    case INC_RED:


        // đọc nút liên tục
        if (isButtonPressed(2) == 1){
 800127c:	2002      	movs	r0, #2
 800127e:	f7ff fb5d 	bl	800093c <isButtonPressed>
 8001282:	4603      	mov	r3, r0
 8001284:	2b01      	cmp	r3, #1
 8001286:	d103      	bne.n	8001290 <fsm_traffic_light+0x3d8>
            status = AUTO_RED;
 8001288:	4b6e      	ldr	r3, [pc, #440]	; (8001444 <fsm_traffic_light+0x58c>)
 800128a:	2215      	movs	r2, #21
 800128c:	601a      	str	r2, [r3, #0]
            break;
 800128e:	e0d4      	b.n	800143a <fsm_traffic_light+0x582>
        }

        if (isButtonPressed(1) == 1){
 8001290:	2001      	movs	r0, #1
 8001292:	f7ff fb53 	bl	800093c <isButtonPressed>
 8001296:	4603      	mov	r3, r0
 8001298:	2b01      	cmp	r3, #1
 800129a:	f040 80c5 	bne.w	8001428 <fsm_traffic_light+0x570>
            if (RED >= 99) RED = GREEN + 1;
 800129e:	4b6a      	ldr	r3, [pc, #424]	; (8001448 <fsm_traffic_light+0x590>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	2b62      	cmp	r3, #98	; 0x62
 80012a4:	dd05      	ble.n	80012b2 <fsm_traffic_light+0x3fa>
 80012a6:	4b69      	ldr	r3, [pc, #420]	; (800144c <fsm_traffic_light+0x594>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	3301      	adds	r3, #1
 80012ac:	4a66      	ldr	r2, [pc, #408]	; (8001448 <fsm_traffic_light+0x590>)
 80012ae:	6013      	str	r3, [r2, #0]
            else RED++;
        }

        break;
 80012b0:	e0ba      	b.n	8001428 <fsm_traffic_light+0x570>
            else RED++;
 80012b2:	4b65      	ldr	r3, [pc, #404]	; (8001448 <fsm_traffic_light+0x590>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	3301      	adds	r3, #1
 80012b8:	4a63      	ldr	r2, [pc, #396]	; (8001448 <fsm_traffic_light+0x590>)
 80012ba:	6013      	str	r3, [r2, #0]
        break;
 80012bc:	e0b4      	b.n	8001428 <fsm_traffic_light+0x570>


    /* MODE3 */
    case MODE3:
        status = AUTO_AMBER;
 80012be:	4b61      	ldr	r3, [pc, #388]	; (8001444 <fsm_traffic_light+0x58c>)
 80012c0:	221f      	movs	r2, #31
 80012c2:	601a      	str	r2, [r3, #0]
        setAmber1();
 80012c4:	f7ff fd8a 	bl	8000ddc <setAmber1>
        setAmber2();
 80012c8:	f7ff fdbc 	bl	8000e44 <setAmber2>
        break;
 80012cc:	e0b5      	b.n	800143a <fsm_traffic_light+0x582>

    case AUTO_AMBER:

        if (isButtonPressed(0) == 1){
 80012ce:	2000      	movs	r0, #0
 80012d0:	f7ff fb34 	bl	800093c <isButtonPressed>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b01      	cmp	r3, #1
 80012d8:	d102      	bne.n	80012e0 <fsm_traffic_light+0x428>
            status = MODE4;
 80012da:	4b5a      	ldr	r3, [pc, #360]	; (8001444 <fsm_traffic_light+0x58c>)
 80012dc:	2204      	movs	r2, #4
 80012de:	601a      	str	r2, [r3, #0]
        }

        if (isButtonPressed(1) == 1){
 80012e0:	2001      	movs	r0, #1
 80012e2:	f7ff fb2b 	bl	800093c <isButtonPressed>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b01      	cmp	r3, #1
 80012ea:	f040 809f 	bne.w	800142c <fsm_traffic_light+0x574>
            status = INC_AMBER;
 80012ee:	4b55      	ldr	r3, [pc, #340]	; (8001444 <fsm_traffic_light+0x58c>)
 80012f0:	2220      	movs	r2, #32
 80012f2:	601a      	str	r2, [r3, #0]
            if (AMBER >= 4) AMBER = 1;
 80012f4:	4b56      	ldr	r3, [pc, #344]	; (8001450 <fsm_traffic_light+0x598>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	2b03      	cmp	r3, #3
 80012fa:	dd03      	ble.n	8001304 <fsm_traffic_light+0x44c>
 80012fc:	4b54      	ldr	r3, [pc, #336]	; (8001450 <fsm_traffic_light+0x598>)
 80012fe:	2201      	movs	r2, #1
 8001300:	601a      	str	r2, [r3, #0]
            else AMBER++;
        }
        break;
 8001302:	e093      	b.n	800142c <fsm_traffic_light+0x574>
            else AMBER++;
 8001304:	4b52      	ldr	r3, [pc, #328]	; (8001450 <fsm_traffic_light+0x598>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	3301      	adds	r3, #1
 800130a:	4a51      	ldr	r2, [pc, #324]	; (8001450 <fsm_traffic_light+0x598>)
 800130c:	6013      	str	r3, [r2, #0]
        break;
 800130e:	e08d      	b.n	800142c <fsm_traffic_light+0x574>

    case INC_AMBER:
        if (isButtonPressed(2) == 1){
 8001310:	2002      	movs	r0, #2
 8001312:	f7ff fb13 	bl	800093c <isButtonPressed>
 8001316:	4603      	mov	r3, r0
 8001318:	2b01      	cmp	r3, #1
 800131a:	d103      	bne.n	8001324 <fsm_traffic_light+0x46c>
            status = AUTO_AMBER;
 800131c:	4b49      	ldr	r3, [pc, #292]	; (8001444 <fsm_traffic_light+0x58c>)
 800131e:	221f      	movs	r2, #31
 8001320:	601a      	str	r2, [r3, #0]
            break;
 8001322:	e08a      	b.n	800143a <fsm_traffic_light+0x582>
        }
        if (isButtonPressed(1) == 1){
 8001324:	2001      	movs	r0, #1
 8001326:	f7ff fb09 	bl	800093c <isButtonPressed>
 800132a:	4603      	mov	r3, r0
 800132c:	2b01      	cmp	r3, #1
 800132e:	d17f      	bne.n	8001430 <fsm_traffic_light+0x578>
            if (AMBER >= 4) AMBER = 1;
 8001330:	4b47      	ldr	r3, [pc, #284]	; (8001450 <fsm_traffic_light+0x598>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	2b03      	cmp	r3, #3
 8001336:	dd03      	ble.n	8001340 <fsm_traffic_light+0x488>
 8001338:	4b45      	ldr	r3, [pc, #276]	; (8001450 <fsm_traffic_light+0x598>)
 800133a:	2201      	movs	r2, #1
 800133c:	601a      	str	r2, [r3, #0]
            else AMBER++;
        }


        break;
 800133e:	e077      	b.n	8001430 <fsm_traffic_light+0x578>
            else AMBER++;
 8001340:	4b43      	ldr	r3, [pc, #268]	; (8001450 <fsm_traffic_light+0x598>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	3301      	adds	r3, #1
 8001346:	4a42      	ldr	r2, [pc, #264]	; (8001450 <fsm_traffic_light+0x598>)
 8001348:	6013      	str	r3, [r2, #0]
        break;
 800134a:	e071      	b.n	8001430 <fsm_traffic_light+0x578>

    /* MODE4 */
    case MODE4:
        status = AUTO_GREEN;
 800134c:	4b3d      	ldr	r3, [pc, #244]	; (8001444 <fsm_traffic_light+0x58c>)
 800134e:	2229      	movs	r2, #41	; 0x29
 8001350:	601a      	str	r2, [r3, #0]
        setGreen1();
 8001352:	f7ff fd33 	bl	8000dbc <setGreen1>
        setGreen2();
 8001356:	f7ff fd63 	bl	8000e20 <setGreen2>
        break;
 800135a:	e06e      	b.n	800143a <fsm_traffic_light+0x582>

    case AUTO_GREEN:

        if (isButtonPressed(0) == 1){
 800135c:	2000      	movs	r0, #0
 800135e:	f7ff faed 	bl	800093c <isButtonPressed>
 8001362:	4603      	mov	r3, r0
 8001364:	2b01      	cmp	r3, #1
 8001366:	d114      	bne.n	8001392 <fsm_traffic_light+0x4da>
            status = MODE1;
 8001368:	4b36      	ldr	r3, [pc, #216]	; (8001444 <fsm_traffic_light+0x58c>)
 800136a:	2201      	movs	r2, #1
 800136c:	601a      	str	r2, [r3, #0]
            if (GREEN <= AMBER) GREEN = AMBER + 1;
 800136e:	4b37      	ldr	r3, [pc, #220]	; (800144c <fsm_traffic_light+0x594>)
 8001370:	681a      	ldr	r2, [r3, #0]
 8001372:	4b37      	ldr	r3, [pc, #220]	; (8001450 <fsm_traffic_light+0x598>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	429a      	cmp	r2, r3
 8001378:	dc04      	bgt.n	8001384 <fsm_traffic_light+0x4cc>
 800137a:	4b35      	ldr	r3, [pc, #212]	; (8001450 <fsm_traffic_light+0x598>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	3301      	adds	r3, #1
 8001380:	4a32      	ldr	r2, [pc, #200]	; (800144c <fsm_traffic_light+0x594>)
 8001382:	6013      	str	r3, [r2, #0]
            RED = GREEN + AMBER;
 8001384:	4b31      	ldr	r3, [pc, #196]	; (800144c <fsm_traffic_light+0x594>)
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	4b31      	ldr	r3, [pc, #196]	; (8001450 <fsm_traffic_light+0x598>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4413      	add	r3, r2
 800138e:	4a2e      	ldr	r2, [pc, #184]	; (8001448 <fsm_traffic_light+0x590>)
 8001390:	6013      	str	r3, [r2, #0]
        }

        if (isButtonPressed(1) == 1){
 8001392:	2001      	movs	r0, #1
 8001394:	f7ff fad2 	bl	800093c <isButtonPressed>
 8001398:	4603      	mov	r3, r0
 800139a:	2b01      	cmp	r3, #1
 800139c:	d14a      	bne.n	8001434 <fsm_traffic_light+0x57c>
            status = INC_GREEN;
 800139e:	4b29      	ldr	r3, [pc, #164]	; (8001444 <fsm_traffic_light+0x58c>)
 80013a0:	222a      	movs	r2, #42	; 0x2a
 80013a2:	601a      	str	r2, [r3, #0]
            if (GREEN >= 99) GREEN = RED - AMBER;
 80013a4:	4b29      	ldr	r3, [pc, #164]	; (800144c <fsm_traffic_light+0x594>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	2b62      	cmp	r3, #98	; 0x62
 80013aa:	dd07      	ble.n	80013bc <fsm_traffic_light+0x504>
 80013ac:	4b26      	ldr	r3, [pc, #152]	; (8001448 <fsm_traffic_light+0x590>)
 80013ae:	681a      	ldr	r2, [r3, #0]
 80013b0:	4b27      	ldr	r3, [pc, #156]	; (8001450 <fsm_traffic_light+0x598>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	1ad3      	subs	r3, r2, r3
 80013b6:	4a25      	ldr	r2, [pc, #148]	; (800144c <fsm_traffic_light+0x594>)
 80013b8:	6013      	str	r3, [r2, #0]
            else GREEN++;
        }
        break;
 80013ba:	e03b      	b.n	8001434 <fsm_traffic_light+0x57c>
            else GREEN++;
 80013bc:	4b23      	ldr	r3, [pc, #140]	; (800144c <fsm_traffic_light+0x594>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	3301      	adds	r3, #1
 80013c2:	4a22      	ldr	r2, [pc, #136]	; (800144c <fsm_traffic_light+0x594>)
 80013c4:	6013      	str	r3, [r2, #0]
        break;
 80013c6:	e035      	b.n	8001434 <fsm_traffic_light+0x57c>

    case INC_GREEN:
        if (isButtonPressed(2) == 1){
 80013c8:	2002      	movs	r0, #2
 80013ca:	f7ff fab7 	bl	800093c <isButtonPressed>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b01      	cmp	r3, #1
 80013d2:	d103      	bne.n	80013dc <fsm_traffic_light+0x524>
            status = AUTO_GREEN;
 80013d4:	4b1b      	ldr	r3, [pc, #108]	; (8001444 <fsm_traffic_light+0x58c>)
 80013d6:	2229      	movs	r2, #41	; 0x29
 80013d8:	601a      	str	r2, [r3, #0]
            break;
 80013da:	e02e      	b.n	800143a <fsm_traffic_light+0x582>
        }
        if (isButtonPressed(1) == 1){
 80013dc:	2001      	movs	r0, #1
 80013de:	f7ff faad 	bl	800093c <isButtonPressed>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b01      	cmp	r3, #1
 80013e6:	d127      	bne.n	8001438 <fsm_traffic_light+0x580>
            if (GREEN >= 99) GREEN = RED - AMBER;
 80013e8:	4b18      	ldr	r3, [pc, #96]	; (800144c <fsm_traffic_light+0x594>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	2b62      	cmp	r3, #98	; 0x62
 80013ee:	dd07      	ble.n	8001400 <fsm_traffic_light+0x548>
 80013f0:	4b15      	ldr	r3, [pc, #84]	; (8001448 <fsm_traffic_light+0x590>)
 80013f2:	681a      	ldr	r2, [r3, #0]
 80013f4:	4b16      	ldr	r3, [pc, #88]	; (8001450 <fsm_traffic_light+0x598>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	1ad3      	subs	r3, r2, r3
 80013fa:	4a14      	ldr	r2, [pc, #80]	; (800144c <fsm_traffic_light+0x594>)
 80013fc:	6013      	str	r3, [r2, #0]
            else GREEN++;
        }


        break;
 80013fe:	e01b      	b.n	8001438 <fsm_traffic_light+0x580>
            else GREEN++;
 8001400:	4b12      	ldr	r3, [pc, #72]	; (800144c <fsm_traffic_light+0x594>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	3301      	adds	r3, #1
 8001406:	4a11      	ldr	r2, [pc, #68]	; (800144c <fsm_traffic_light+0x594>)
 8001408:	6013      	str	r3, [r2, #0]
        break;
 800140a:	e015      	b.n	8001438 <fsm_traffic_light+0x580>

    default:
        break;
 800140c:	bf00      	nop
 800140e:	e014      	b.n	800143a <fsm_traffic_light+0x582>
        break;
 8001410:	bf00      	nop
 8001412:	e012      	b.n	800143a <fsm_traffic_light+0x582>
        break;
 8001414:	bf00      	nop
 8001416:	e010      	b.n	800143a <fsm_traffic_light+0x582>
        break;
 8001418:	bf00      	nop
 800141a:	e00e      	b.n	800143a <fsm_traffic_light+0x582>
        break;
 800141c:	bf00      	nop
 800141e:	e00c      	b.n	800143a <fsm_traffic_light+0x582>
        break;
 8001420:	bf00      	nop
 8001422:	e00a      	b.n	800143a <fsm_traffic_light+0x582>
        break;
 8001424:	bf00      	nop
 8001426:	e008      	b.n	800143a <fsm_traffic_light+0x582>
        break;
 8001428:	bf00      	nop
 800142a:	e006      	b.n	800143a <fsm_traffic_light+0x582>
        break;
 800142c:	bf00      	nop
 800142e:	e004      	b.n	800143a <fsm_traffic_light+0x582>
        break;
 8001430:	bf00      	nop
 8001432:	e002      	b.n	800143a <fsm_traffic_light+0x582>
        break;
 8001434:	bf00      	nop
 8001436:	e000      	b.n	800143a <fsm_traffic_light+0x582>
        break;
 8001438:	bf00      	nop
    }
}
 800143a:	bf00      	nop
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	20000110 	.word	0x20000110
 8001444:	2000010c 	.word	0x2000010c
 8001448:	20000000 	.word	0x20000000
 800144c:	20000008 	.word	0x20000008
 8001450:	20000004 	.word	0x20000004

08001454 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD (0x21 << 1) // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b086      	sub	sp, #24
 8001458:	af02      	add	r7, sp, #8
 800145a:	4603      	mov	r3, r0
 800145c:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 800145e:	79fb      	ldrb	r3, [r7, #7]
 8001460:	f023 030f 	bic.w	r3, r3, #15
 8001464:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8001466:	79fb      	ldrb	r3, [r7, #7]
 8001468:	011b      	lsls	r3, r3, #4
 800146a:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 800146c:	7bfb      	ldrb	r3, [r7, #15]
 800146e:	f043 030c 	orr.w	r3, r3, #12
 8001472:	b2db      	uxtb	r3, r3
 8001474:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8001476:	7bfb      	ldrb	r3, [r7, #15]
 8001478:	f043 0308 	orr.w	r3, r3, #8
 800147c:	b2db      	uxtb	r3, r3
 800147e:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8001480:	7bbb      	ldrb	r3, [r7, #14]
 8001482:	f043 030c 	orr.w	r3, r3, #12
 8001486:	b2db      	uxtb	r3, r3
 8001488:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 800148a:	7bbb      	ldrb	r3, [r7, #14]
 800148c:	f043 0308 	orr.w	r3, r3, #8
 8001490:	b2db      	uxtb	r3, r3
 8001492:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001494:	f107 0208 	add.w	r2, r7, #8
 8001498:	2364      	movs	r3, #100	; 0x64
 800149a:	9300      	str	r3, [sp, #0]
 800149c:	2304      	movs	r3, #4
 800149e:	2142      	movs	r1, #66	; 0x42
 80014a0:	4803      	ldr	r0, [pc, #12]	; (80014b0 <lcd_send_cmd+0x5c>)
 80014a2:	f001 f855 	bl	8002550 <HAL_I2C_Master_Transmit>
}
 80014a6:	bf00      	nop
 80014a8:	3710      	adds	r7, #16
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	20000150 	.word	0x20000150

080014b4 <lcd_send_data>:

void lcd_send_data (char data)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b086      	sub	sp, #24
 80014b8:	af02      	add	r7, sp, #8
 80014ba:	4603      	mov	r3, r0
 80014bc:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 80014be:	79fb      	ldrb	r3, [r7, #7]
 80014c0:	f023 030f 	bic.w	r3, r3, #15
 80014c4:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 80014c6:	79fb      	ldrb	r3, [r7, #7]
 80014c8:	011b      	lsls	r3, r3, #4
 80014ca:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 80014cc:	7bfb      	ldrb	r3, [r7, #15]
 80014ce:	f043 030d 	orr.w	r3, r3, #13
 80014d2:	b2db      	uxtb	r3, r3
 80014d4:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 80014d6:	7bfb      	ldrb	r3, [r7, #15]
 80014d8:	f043 0309 	orr.w	r3, r3, #9
 80014dc:	b2db      	uxtb	r3, r3
 80014de:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 80014e0:	7bbb      	ldrb	r3, [r7, #14]
 80014e2:	f043 030d 	orr.w	r3, r3, #13
 80014e6:	b2db      	uxtb	r3, r3
 80014e8:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 80014ea:	7bbb      	ldrb	r3, [r7, #14]
 80014ec:	f043 0309 	orr.w	r3, r3, #9
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80014f4:	f107 0208 	add.w	r2, r7, #8
 80014f8:	2364      	movs	r3, #100	; 0x64
 80014fa:	9300      	str	r3, [sp, #0]
 80014fc:	2304      	movs	r3, #4
 80014fe:	2142      	movs	r1, #66	; 0x42
 8001500:	4803      	ldr	r0, [pc, #12]	; (8001510 <lcd_send_data+0x5c>)
 8001502:	f001 f825 	bl	8002550 <HAL_I2C_Master_Transmit>
}
 8001506:	bf00      	nop
 8001508:	3710      	adds	r7, #16
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	20000150 	.word	0x20000150

08001514 <lcd_init>:

void lcd_init (void) {
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x33); /* set 4-bits interface */
 8001518:	2033      	movs	r0, #51	; 0x33
 800151a:	f7ff ff9b 	bl	8001454 <lcd_send_cmd>
	lcd_send_cmd (0x32);
 800151e:	2032      	movs	r0, #50	; 0x32
 8001520:	f7ff ff98 	bl	8001454 <lcd_send_cmd>
	HAL_Delay(50);
 8001524:	2032      	movs	r0, #50	; 0x32
 8001526:	f000 fbf3 	bl	8001d10 <HAL_Delay>
	lcd_send_cmd (0x28); /* start to set LCD function */
 800152a:	2028      	movs	r0, #40	; 0x28
 800152c:	f7ff ff92 	bl	8001454 <lcd_send_cmd>
	HAL_Delay(50);
 8001530:	2032      	movs	r0, #50	; 0x32
 8001532:	f000 fbed 	bl	8001d10 <HAL_Delay>
	lcd_send_cmd (0x01); /* clear display */
 8001536:	2001      	movs	r0, #1
 8001538:	f7ff ff8c 	bl	8001454 <lcd_send_cmd>
	HAL_Delay(50);
 800153c:	2032      	movs	r0, #50	; 0x32
 800153e:	f000 fbe7 	bl	8001d10 <HAL_Delay>
	lcd_send_cmd (0x06); /* set entry mode */
 8001542:	2006      	movs	r0, #6
 8001544:	f7ff ff86 	bl	8001454 <lcd_send_cmd>
	HAL_Delay(50);
 8001548:	2032      	movs	r0, #50	; 0x32
 800154a:	f000 fbe1 	bl	8001d10 <HAL_Delay>
	lcd_send_cmd (0x0c); /* set display to on */	
 800154e:	200c      	movs	r0, #12
 8001550:	f7ff ff80 	bl	8001454 <lcd_send_cmd>
	HAL_Delay(50);
 8001554:	2032      	movs	r0, #50	; 0x32
 8001556:	f000 fbdb 	bl	8001d10 <HAL_Delay>
	lcd_send_cmd (0x02); /* move cursor to home and set data address to 0 */
 800155a:	2002      	movs	r0, #2
 800155c:	f7ff ff7a 	bl	8001454 <lcd_send_cmd>
	HAL_Delay(50);
 8001560:	2032      	movs	r0, #50	; 0x32
 8001562:	f000 fbd5 	bl	8001d10 <HAL_Delay>
	lcd_send_cmd (0x80);
 8001566:	2080      	movs	r0, #128	; 0x80
 8001568:	f7ff ff74 	bl	8001454 <lcd_send_cmd>
}
 800156c:	bf00      	nop
 800156e:	bd80      	pop	{r7, pc}

08001570 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8001578:	e006      	b.n	8001588 <lcd_send_string+0x18>
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	1c5a      	adds	r2, r3, #1
 800157e:	607a      	str	r2, [r7, #4]
 8001580:	781b      	ldrb	r3, [r3, #0]
 8001582:	4618      	mov	r0, r3
 8001584:	f7ff ff96 	bl	80014b4 <lcd_send_data>
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d1f4      	bne.n	800157a <lcd_send_string+0xa>
}
 8001590:	bf00      	nop
 8001592:	bf00      	nop
 8001594:	3708      	adds	r7, #8
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}

0800159a <lcd_clear_display>:

void lcd_clear_display (void)
{
 800159a:	b580      	push	{r7, lr}
 800159c:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x01); //clear display
 800159e:	2001      	movs	r0, #1
 80015a0:	f7ff ff58 	bl	8001454 <lcd_send_cmd>
}
 80015a4:	bf00      	nop
 80015a6:	bd80      	pop	{r7, pc}

080015a8 <lcd_goto_XY>:

void lcd_goto_XY(int row, int col)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b084      	sub	sp, #16
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
 80015b0:	6039      	str	r1, [r7, #0]
	uint8_t pos_Addr;
	if (row == 0)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d104      	bne.n	80015c2 <lcd_goto_XY+0x1a>
	{
		pos_Addr = 0x80 + col;
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	b2db      	uxtb	r3, r3
 80015bc:	3b80      	subs	r3, #128	; 0x80
 80015be:	73fb      	strb	r3, [r7, #15]
 80015c0:	e00b      	b.n	80015da <lcd_goto_XY+0x32>
	}
	else if (row == 1)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2b01      	cmp	r3, #1
 80015c6:	d104      	bne.n	80015d2 <lcd_goto_XY+0x2a>
	{
		pos_Addr = 0xC0 + col;
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	b2db      	uxtb	r3, r3
 80015cc:	3b40      	subs	r3, #64	; 0x40
 80015ce:	73fb      	strb	r3, [r7, #15]
 80015d0:	e003      	b.n	80015da <lcd_goto_XY+0x32>
	}
	else
	{
		pos_Addr = 0x80 + col;
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	b2db      	uxtb	r3, r3
 80015d6:	3b80      	subs	r3, #128	; 0x80
 80015d8:	73fb      	strb	r3, [r7, #15]
	}
	lcd_send_cmd(pos_Addr);
 80015da:	7bfb      	ldrb	r3, [r7, #15]
 80015dc:	4618      	mov	r0, r3
 80015de:	f7ff ff39 	bl	8001454 <lcd_send_cmd>
}
 80015e2:	bf00      	nop
 80015e4:	3710      	adds	r7, #16
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
	...

080015ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015f0:	f000 fb2c 	bl	8001c4c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015f4:	f000 f826 	bl	8001644 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015f8:	f000 f91a 	bl	8001830 <MX_GPIO_Init>
  MX_TIM2_Init();
 80015fc:	f000 f88c 	bl	8001718 <MX_TIM2_Init>
  MX_I2C1_Init();
 8001600:	f000 f85c 	bl	80016bc <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT (& htim2);
 8001604:	480c      	ldr	r0, [pc, #48]	; (8001638 <main+0x4c>)
 8001606:	f001 ff45 	bl	8003494 <HAL_TIM_Base_Start_IT>
  lcd_init();
 800160a:	f7ff ff83 	bl	8001514 <lcd_init>
    lcd_clear_display();
 800160e:	f7ff ffc4 	bl	800159a <lcd_clear_display>
    lcd_goto_XY(0, 0);
 8001612:	2100      	movs	r1, #0
 8001614:	2000      	movs	r0, #0
 8001616:	f7ff ffc7 	bl	80015a8 <lcd_goto_XY>
    lcd_send_string(" Xin chao VXL");
 800161a:	4808      	ldr	r0, [pc, #32]	; (800163c <main+0x50>)
 800161c:	f7ff ffa8 	bl	8001570 <lcd_send_string>
    lcd_goto_XY(1, 0);
 8001620:	2100      	movs	r1, #0
 8001622:	2001      	movs	r0, #1
 8001624:	f7ff ffc0 	bl	80015a8 <lcd_goto_XY>
    lcd_send_string(" Vi xu ly");
 8001628:	4805      	ldr	r0, [pc, #20]	; (8001640 <main+0x54>)
 800162a:	f7ff ffa1 	bl	8001570 <lcd_send_string>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  //	  SCH_Dispatcher();
	  	  fsm_traffic_light();
 800162e:	f7ff fc43 	bl	8000eb8 <fsm_traffic_light>
	  	  updateLCD();
 8001632:	f7ff fa7b 	bl	8000b2c <updateLCD>
	  	  fsm_traffic_light();
 8001636:	e7fa      	b.n	800162e <main+0x42>
 8001638:	200001a4 	.word	0x200001a4
 800163c:	080045cc 	.word	0x080045cc
 8001640:	080045dc 	.word	0x080045dc

08001644 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b090      	sub	sp, #64	; 0x40
 8001648:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800164a:	f107 0318 	add.w	r3, r7, #24
 800164e:	2228      	movs	r2, #40	; 0x28
 8001650:	2100      	movs	r1, #0
 8001652:	4618      	mov	r0, r3
 8001654:	f002 fae0 	bl	8003c18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001658:	1d3b      	adds	r3, r7, #4
 800165a:	2200      	movs	r2, #0
 800165c:	601a      	str	r2, [r3, #0]
 800165e:	605a      	str	r2, [r3, #4]
 8001660:	609a      	str	r2, [r3, #8]
 8001662:	60da      	str	r2, [r3, #12]
 8001664:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001666:	2302      	movs	r3, #2
 8001668:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800166a:	2301      	movs	r3, #1
 800166c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800166e:	2310      	movs	r3, #16
 8001670:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001672:	2300      	movs	r3, #0
 8001674:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001676:	f107 0318 	add.w	r3, r7, #24
 800167a:	4618      	mov	r0, r3
 800167c:	f001 fac0 	bl	8002c00 <HAL_RCC_OscConfig>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d001      	beq.n	800168a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001686:	f000 f93b 	bl	8001900 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800168a:	230f      	movs	r3, #15
 800168c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800168e:	2300      	movs	r3, #0
 8001690:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001692:	2300      	movs	r3, #0
 8001694:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001696:	2300      	movs	r3, #0
 8001698:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800169a:	2300      	movs	r3, #0
 800169c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800169e:	1d3b      	adds	r3, r7, #4
 80016a0:	2100      	movs	r1, #0
 80016a2:	4618      	mov	r0, r3
 80016a4:	f001 fd2c 	bl	8003100 <HAL_RCC_ClockConfig>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d001      	beq.n	80016b2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80016ae:	f000 f927 	bl	8001900 <Error_Handler>
  }
}
 80016b2:	bf00      	nop
 80016b4:	3740      	adds	r7, #64	; 0x40
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
	...

080016bc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80016c0:	4b12      	ldr	r3, [pc, #72]	; (800170c <MX_I2C1_Init+0x50>)
 80016c2:	4a13      	ldr	r2, [pc, #76]	; (8001710 <MX_I2C1_Init+0x54>)
 80016c4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80016c6:	4b11      	ldr	r3, [pc, #68]	; (800170c <MX_I2C1_Init+0x50>)
 80016c8:	4a12      	ldr	r2, [pc, #72]	; (8001714 <MX_I2C1_Init+0x58>)
 80016ca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016cc:	4b0f      	ldr	r3, [pc, #60]	; (800170c <MX_I2C1_Init+0x50>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80016d2:	4b0e      	ldr	r3, [pc, #56]	; (800170c <MX_I2C1_Init+0x50>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016d8:	4b0c      	ldr	r3, [pc, #48]	; (800170c <MX_I2C1_Init+0x50>)
 80016da:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80016de:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016e0:	4b0a      	ldr	r3, [pc, #40]	; (800170c <MX_I2C1_Init+0x50>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80016e6:	4b09      	ldr	r3, [pc, #36]	; (800170c <MX_I2C1_Init+0x50>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016ec:	4b07      	ldr	r3, [pc, #28]	; (800170c <MX_I2C1_Init+0x50>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016f2:	4b06      	ldr	r3, [pc, #24]	; (800170c <MX_I2C1_Init+0x50>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016f8:	4804      	ldr	r0, [pc, #16]	; (800170c <MX_I2C1_Init+0x50>)
 80016fa:	f000 fde5 	bl	80022c8 <HAL_I2C_Init>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d001      	beq.n	8001708 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001704:	f000 f8fc 	bl	8001900 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001708:	bf00      	nop
 800170a:	bd80      	pop	{r7, pc}
 800170c:	20000150 	.word	0x20000150
 8001710:	40005400 	.word	0x40005400
 8001714:	000186a0 	.word	0x000186a0

08001718 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001718:	b5b0      	push	{r4, r5, r7, lr}
 800171a:	b086      	sub	sp, #24
 800171c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800171e:	f107 0308 	add.w	r3, r7, #8
 8001722:	2200      	movs	r2, #0
 8001724:	601a      	str	r2, [r3, #0]
 8001726:	605a      	str	r2, [r3, #4]
 8001728:	609a      	str	r2, [r3, #8]
 800172a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800172c:	463b      	mov	r3, r7
 800172e:	2200      	movs	r2, #0
 8001730:	601a      	str	r2, [r3, #0]
 8001732:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001734:	4b3a      	ldr	r3, [pc, #232]	; (8001820 <MX_TIM2_Init+0x108>)
 8001736:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800173a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 800173c:	4b38      	ldr	r3, [pc, #224]	; (8001820 <MX_TIM2_Init+0x108>)
 800173e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001742:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001744:	4b36      	ldr	r3, [pc, #216]	; (8001820 <MX_TIM2_Init+0x108>)
 8001746:	2200      	movs	r2, #0
 8001748:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800174a:	4b35      	ldr	r3, [pc, #212]	; (8001820 <MX_TIM2_Init+0x108>)
 800174c:	2209      	movs	r2, #9
 800174e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001750:	4b33      	ldr	r3, [pc, #204]	; (8001820 <MX_TIM2_Init+0x108>)
 8001752:	2200      	movs	r2, #0
 8001754:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001756:	4b32      	ldr	r3, [pc, #200]	; (8001820 <MX_TIM2_Init+0x108>)
 8001758:	2200      	movs	r2, #0
 800175a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800175c:	4830      	ldr	r0, [pc, #192]	; (8001820 <MX_TIM2_Init+0x108>)
 800175e:	f001 fe49 	bl	80033f4 <HAL_TIM_Base_Init>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001768:	f000 f8ca 	bl	8001900 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800176c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001770:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001772:	f107 0308 	add.w	r3, r7, #8
 8001776:	4619      	mov	r1, r3
 8001778:	4829      	ldr	r0, [pc, #164]	; (8001820 <MX_TIM2_Init+0x108>)
 800177a:	f001 ffdf 	bl	800373c <HAL_TIM_ConfigClockSource>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	d001      	beq.n	8001788 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001784:	f000 f8bc 	bl	8001900 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001788:	2300      	movs	r3, #0
 800178a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800178c:	2300      	movs	r3, #0
 800178e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001790:	463b      	mov	r3, r7
 8001792:	4619      	mov	r1, r3
 8001794:	4822      	ldr	r0, [pc, #136]	; (8001820 <MX_TIM2_Init+0x108>)
 8001796:	f002 f9ab 	bl	8003af0 <HAL_TIMEx_MasterConfigSynchronization>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d001      	beq.n	80017a4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80017a0:	f000 f8ae 	bl	8001900 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  TIME_CYCLE = 1/(8e6/(htim2.Init.Prescaler + 1)/(htim2.Init.Period + 1)) * 1000;
 80017a4:	4b1e      	ldr	r3, [pc, #120]	; (8001820 <MX_TIM2_Init+0x108>)
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	3301      	adds	r3, #1
 80017aa:	4618      	mov	r0, r3
 80017ac:	f7fe fe12 	bl	80003d4 <__aeabi_ui2d>
 80017b0:	4602      	mov	r2, r0
 80017b2:	460b      	mov	r3, r1
 80017b4:	a118      	add	r1, pc, #96	; (adr r1, 8001818 <MX_TIM2_Init+0x100>)
 80017b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80017ba:	f7fe ffaf 	bl	800071c <__aeabi_ddiv>
 80017be:	4602      	mov	r2, r0
 80017c0:	460b      	mov	r3, r1
 80017c2:	4614      	mov	r4, r2
 80017c4:	461d      	mov	r5, r3
 80017c6:	4b16      	ldr	r3, [pc, #88]	; (8001820 <MX_TIM2_Init+0x108>)
 80017c8:	68db      	ldr	r3, [r3, #12]
 80017ca:	3301      	adds	r3, #1
 80017cc:	4618      	mov	r0, r3
 80017ce:	f7fe fe01 	bl	80003d4 <__aeabi_ui2d>
 80017d2:	4602      	mov	r2, r0
 80017d4:	460b      	mov	r3, r1
 80017d6:	4620      	mov	r0, r4
 80017d8:	4629      	mov	r1, r5
 80017da:	f7fe ff9f 	bl	800071c <__aeabi_ddiv>
 80017de:	4602      	mov	r2, r0
 80017e0:	460b      	mov	r3, r1
 80017e2:	f04f 0000 	mov.w	r0, #0
 80017e6:	490f      	ldr	r1, [pc, #60]	; (8001824 <MX_TIM2_Init+0x10c>)
 80017e8:	f7fe ff98 	bl	800071c <__aeabi_ddiv>
 80017ec:	4602      	mov	r2, r0
 80017ee:	460b      	mov	r3, r1
 80017f0:	4610      	mov	r0, r2
 80017f2:	4619      	mov	r1, r3
 80017f4:	f04f 0200 	mov.w	r2, #0
 80017f8:	4b0b      	ldr	r3, [pc, #44]	; (8001828 <MX_TIM2_Init+0x110>)
 80017fa:	f7fe fe65 	bl	80004c8 <__aeabi_dmul>
 80017fe:	4602      	mov	r2, r0
 8001800:	460b      	mov	r3, r1
 8001802:	4610      	mov	r0, r2
 8001804:	4619      	mov	r1, r3
 8001806:	f7ff f871 	bl	80008ec <__aeabi_d2iz>
 800180a:	4603      	mov	r3, r0
 800180c:	4a07      	ldr	r2, [pc, #28]	; (800182c <MX_TIM2_Init+0x114>)
 800180e:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM2_Init 2 */

}
 8001810:	bf00      	nop
 8001812:	3718      	adds	r7, #24
 8001814:	46bd      	mov	sp, r7
 8001816:	bdb0      	pop	{r4, r5, r7, pc}
 8001818:	00000000 	.word	0x00000000
 800181c:	415e8480 	.word	0x415e8480
 8001820:	200001a4 	.word	0x200001a4
 8001824:	3ff00000 	.word	0x3ff00000
 8001828:	408f4000 	.word	0x408f4000
 800182c:	2000000c 	.word	0x2000000c

08001830 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b086      	sub	sp, #24
 8001834:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001836:	f107 0308 	add.w	r3, r7, #8
 800183a:	2200      	movs	r2, #0
 800183c:	601a      	str	r2, [r3, #0]
 800183e:	605a      	str	r2, [r3, #4]
 8001840:	609a      	str	r2, [r3, #8]
 8001842:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001844:	4b25      	ldr	r3, [pc, #148]	; (80018dc <MX_GPIO_Init+0xac>)
 8001846:	699b      	ldr	r3, [r3, #24]
 8001848:	4a24      	ldr	r2, [pc, #144]	; (80018dc <MX_GPIO_Init+0xac>)
 800184a:	f043 0308 	orr.w	r3, r3, #8
 800184e:	6193      	str	r3, [r2, #24]
 8001850:	4b22      	ldr	r3, [pc, #136]	; (80018dc <MX_GPIO_Init+0xac>)
 8001852:	699b      	ldr	r3, [r3, #24]
 8001854:	f003 0308 	and.w	r3, r3, #8
 8001858:	607b      	str	r3, [r7, #4]
 800185a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800185c:	4b1f      	ldr	r3, [pc, #124]	; (80018dc <MX_GPIO_Init+0xac>)
 800185e:	699b      	ldr	r3, [r3, #24]
 8001860:	4a1e      	ldr	r2, [pc, #120]	; (80018dc <MX_GPIO_Init+0xac>)
 8001862:	f043 0304 	orr.w	r3, r3, #4
 8001866:	6193      	str	r3, [r2, #24]
 8001868:	4b1c      	ldr	r3, [pc, #112]	; (80018dc <MX_GPIO_Init+0xac>)
 800186a:	699b      	ldr	r3, [r3, #24]
 800186c:	f003 0304 	and.w	r3, r3, #4
 8001870:	603b      	str	r3, [r7, #0]
 8001872:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BIT3_Pin|BIT2_Pin|BIT4_Pin|BIT1_Pin, GPIO_PIN_RESET);
 8001874:	2200      	movs	r2, #0
 8001876:	f44f 6187 	mov.w	r1, #1080	; 0x438
 800187a:	4819      	ldr	r0, [pc, #100]	; (80018e0 <MX_GPIO_Init+0xb0>)
 800187c:	f000 fd0b 	bl	8002296 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BIT3_Pin BIT2_Pin BIT4_Pin BIT1_Pin */
  GPIO_InitStruct.Pin = BIT3_Pin|BIT2_Pin|BIT4_Pin|BIT1_Pin;
 8001880:	f44f 6387 	mov.w	r3, #1080	; 0x438
 8001884:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001886:	2301      	movs	r3, #1
 8001888:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188a:	2300      	movs	r3, #0
 800188c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800188e:	2302      	movs	r3, #2
 8001890:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001892:	f107 0308 	add.w	r3, r7, #8
 8001896:	4619      	mov	r1, r3
 8001898:	4811      	ldr	r0, [pc, #68]	; (80018e0 <MX_GPIO_Init+0xb0>)
 800189a:	f000 fb6b 	bl	8001f74 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN1_Pin BTN2_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin|BTN2_Pin;
 800189e:	f248 0340 	movw	r3, #32832	; 0x8040
 80018a2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018a4:	2300      	movs	r3, #0
 80018a6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018a8:	2301      	movs	r3, #1
 80018aa:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ac:	f107 0308 	add.w	r3, r7, #8
 80018b0:	4619      	mov	r1, r3
 80018b2:	480b      	ldr	r0, [pc, #44]	; (80018e0 <MX_GPIO_Init+0xb0>)
 80018b4:	f000 fb5e 	bl	8001f74 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN3_Pin BTN4_Pin */
  GPIO_InitStruct.Pin = BTN3_Pin|BTN4_Pin;
 80018b8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80018bc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018be:	2300      	movs	r3, #0
 80018c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018c2:	2301      	movs	r3, #1
 80018c4:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018c6:	f107 0308 	add.w	r3, r7, #8
 80018ca:	4619      	mov	r1, r3
 80018cc:	4805      	ldr	r0, [pc, #20]	; (80018e4 <MX_GPIO_Init+0xb4>)
 80018ce:	f000 fb51 	bl	8001f74 <HAL_GPIO_Init>

}
 80018d2:	bf00      	nop
 80018d4:	3718      	adds	r7, #24
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	40021000 	.word	0x40021000
 80018e0:	40010c00 	.word	0x40010c00
 80018e4:	40010800 	.word	0x40010800

080018e8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef * htim){
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b082      	sub	sp, #8
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
	timerRun();
 80018f0:	f000 f842 	bl	8001978 <timerRun>
	getKeyInput();
 80018f4:	f7ff f84c 	bl	8000990 <getKeyInput>
//	SCH_Update();
}
 80018f8:	bf00      	nop
 80018fa:	3708      	adds	r7, #8
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}

08001900 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001900:	b480      	push	{r7}
 8001902:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001904:	b672      	cpsid	i
}
 8001906:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001908:	e7fe      	b.n	8001908 <Error_Handler+0x8>
	...

0800190c <setTimer>:
int TIME_CYCLE=10;

int timer_counter[NUM_OF_TIMERS] = {0};
int timer_flag[NUM_OF_TIMERS] = {0};

void setTimer(int index, int duration){
 800190c:	b480      	push	{r7}
 800190e:	b083      	sub	sp, #12
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
 8001914:	6039      	str	r1, [r7, #0]
	timer_counter[index] = duration / TIME_CYCLE;
 8001916:	4b09      	ldr	r3, [pc, #36]	; (800193c <setTimer+0x30>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	683a      	ldr	r2, [r7, #0]
 800191c:	fb92 f2f3 	sdiv	r2, r2, r3
 8001920:	4907      	ldr	r1, [pc, #28]	; (8001940 <setTimer+0x34>)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[index] = 0;
 8001928:	4a06      	ldr	r2, [pc, #24]	; (8001944 <setTimer+0x38>)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2100      	movs	r1, #0
 800192e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001932:	bf00      	nop
 8001934:	370c      	adds	r7, #12
 8001936:	46bd      	mov	sp, r7
 8001938:	bc80      	pop	{r7}
 800193a:	4770      	bx	lr
 800193c:	2000000c 	.word	0x2000000c
 8001940:	20000114 	.word	0x20000114
 8001944:	2000012c 	.word	0x2000012c

08001948 <clearTimer>:

void clearTimer(int index){
 8001948:	b480      	push	{r7}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
	timer_counter[index] = 0;
 8001950:	4a07      	ldr	r2, [pc, #28]	; (8001970 <clearTimer+0x28>)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2100      	movs	r1, #0
 8001956:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	timer_flag[index] = 0;
 800195a:	4a06      	ldr	r2, [pc, #24]	; (8001974 <clearTimer+0x2c>)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2100      	movs	r1, #0
 8001960:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001964:	bf00      	nop
 8001966:	370c      	adds	r7, #12
 8001968:	46bd      	mov	sp, r7
 800196a:	bc80      	pop	{r7}
 800196c:	4770      	bx	lr
 800196e:	bf00      	nop
 8001970:	20000114 	.word	0x20000114
 8001974:	2000012c 	.word	0x2000012c

08001978 <timerRun>:

void timerRun(){
 8001978:	b480      	push	{r7}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_OF_TIMERS; i++){
 800197e:	2300      	movs	r3, #0
 8001980:	607b      	str	r3, [r7, #4]
 8001982:	e01c      	b.n	80019be <timerRun+0x46>
		if (timer_counter[i] > 0){
 8001984:	4a12      	ldr	r2, [pc, #72]	; (80019d0 <timerRun+0x58>)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800198c:	2b00      	cmp	r3, #0
 800198e:	dd13      	ble.n	80019b8 <timerRun+0x40>
			timer_counter[i]--;
 8001990:	4a0f      	ldr	r2, [pc, #60]	; (80019d0 <timerRun+0x58>)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001998:	1e5a      	subs	r2, r3, #1
 800199a:	490d      	ldr	r1, [pc, #52]	; (80019d0 <timerRun+0x58>)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (timer_counter[i] <= 0){
 80019a2:	4a0b      	ldr	r2, [pc, #44]	; (80019d0 <timerRun+0x58>)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	dc04      	bgt.n	80019b8 <timerRun+0x40>
				timer_flag[i] = 1;
 80019ae:	4a09      	ldr	r2, [pc, #36]	; (80019d4 <timerRun+0x5c>)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2101      	movs	r1, #1
 80019b4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < NUM_OF_TIMERS; i++){
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	3301      	adds	r3, #1
 80019bc:	607b      	str	r3, [r7, #4]
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2b05      	cmp	r3, #5
 80019c2:	dddf      	ble.n	8001984 <timerRun+0xc>
			}
		}
	}
}
 80019c4:	bf00      	nop
 80019c6:	bf00      	nop
 80019c8:	370c      	adds	r7, #12
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bc80      	pop	{r7}
 80019ce:	4770      	bx	lr
 80019d0:	20000114 	.word	0x20000114
 80019d4:	2000012c 	.word	0x2000012c

080019d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019d8:	b480      	push	{r7}
 80019da:	b085      	sub	sp, #20
 80019dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80019de:	4b15      	ldr	r3, [pc, #84]	; (8001a34 <HAL_MspInit+0x5c>)
 80019e0:	699b      	ldr	r3, [r3, #24]
 80019e2:	4a14      	ldr	r2, [pc, #80]	; (8001a34 <HAL_MspInit+0x5c>)
 80019e4:	f043 0301 	orr.w	r3, r3, #1
 80019e8:	6193      	str	r3, [r2, #24]
 80019ea:	4b12      	ldr	r3, [pc, #72]	; (8001a34 <HAL_MspInit+0x5c>)
 80019ec:	699b      	ldr	r3, [r3, #24]
 80019ee:	f003 0301 	and.w	r3, r3, #1
 80019f2:	60bb      	str	r3, [r7, #8]
 80019f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019f6:	4b0f      	ldr	r3, [pc, #60]	; (8001a34 <HAL_MspInit+0x5c>)
 80019f8:	69db      	ldr	r3, [r3, #28]
 80019fa:	4a0e      	ldr	r2, [pc, #56]	; (8001a34 <HAL_MspInit+0x5c>)
 80019fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a00:	61d3      	str	r3, [r2, #28]
 8001a02:	4b0c      	ldr	r3, [pc, #48]	; (8001a34 <HAL_MspInit+0x5c>)
 8001a04:	69db      	ldr	r3, [r3, #28]
 8001a06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a0a:	607b      	str	r3, [r7, #4]
 8001a0c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001a0e:	4b0a      	ldr	r3, [pc, #40]	; (8001a38 <HAL_MspInit+0x60>)
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	60fb      	str	r3, [r7, #12]
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001a1a:	60fb      	str	r3, [r7, #12]
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001a22:	60fb      	str	r3, [r7, #12]
 8001a24:	4a04      	ldr	r2, [pc, #16]	; (8001a38 <HAL_MspInit+0x60>)
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a2a:	bf00      	nop
 8001a2c:	3714      	adds	r7, #20
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bc80      	pop	{r7}
 8001a32:	4770      	bx	lr
 8001a34:	40021000 	.word	0x40021000
 8001a38:	40010000 	.word	0x40010000

08001a3c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b08a      	sub	sp, #40	; 0x28
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a44:	f107 0314 	add.w	r3, r7, #20
 8001a48:	2200      	movs	r2, #0
 8001a4a:	601a      	str	r2, [r3, #0]
 8001a4c:	605a      	str	r2, [r3, #4]
 8001a4e:	609a      	str	r2, [r3, #8]
 8001a50:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4a1d      	ldr	r2, [pc, #116]	; (8001acc <HAL_I2C_MspInit+0x90>)
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d132      	bne.n	8001ac2 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a5c:	4b1c      	ldr	r3, [pc, #112]	; (8001ad0 <HAL_I2C_MspInit+0x94>)
 8001a5e:	699b      	ldr	r3, [r3, #24]
 8001a60:	4a1b      	ldr	r2, [pc, #108]	; (8001ad0 <HAL_I2C_MspInit+0x94>)
 8001a62:	f043 0308 	orr.w	r3, r3, #8
 8001a66:	6193      	str	r3, [r2, #24]
 8001a68:	4b19      	ldr	r3, [pc, #100]	; (8001ad0 <HAL_I2C_MspInit+0x94>)
 8001a6a:	699b      	ldr	r3, [r3, #24]
 8001a6c:	f003 0308 	and.w	r3, r3, #8
 8001a70:	613b      	str	r3, [r7, #16]
 8001a72:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001a74:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001a78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a7a:	2312      	movs	r3, #18
 8001a7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a82:	f107 0314 	add.w	r3, r7, #20
 8001a86:	4619      	mov	r1, r3
 8001a88:	4812      	ldr	r0, [pc, #72]	; (8001ad4 <HAL_I2C_MspInit+0x98>)
 8001a8a:	f000 fa73 	bl	8001f74 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8001a8e:	4b12      	ldr	r3, [pc, #72]	; (8001ad8 <HAL_I2C_MspInit+0x9c>)
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	627b      	str	r3, [r7, #36]	; 0x24
 8001a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a96:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001a9a:	627b      	str	r3, [r7, #36]	; 0x24
 8001a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a9e:	f043 0302 	orr.w	r3, r3, #2
 8001aa2:	627b      	str	r3, [r7, #36]	; 0x24
 8001aa4:	4a0c      	ldr	r2, [pc, #48]	; (8001ad8 <HAL_I2C_MspInit+0x9c>)
 8001aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aa8:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001aaa:	4b09      	ldr	r3, [pc, #36]	; (8001ad0 <HAL_I2C_MspInit+0x94>)
 8001aac:	69db      	ldr	r3, [r3, #28]
 8001aae:	4a08      	ldr	r2, [pc, #32]	; (8001ad0 <HAL_I2C_MspInit+0x94>)
 8001ab0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001ab4:	61d3      	str	r3, [r2, #28]
 8001ab6:	4b06      	ldr	r3, [pc, #24]	; (8001ad0 <HAL_I2C_MspInit+0x94>)
 8001ab8:	69db      	ldr	r3, [r3, #28]
 8001aba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001abe:	60fb      	str	r3, [r7, #12]
 8001ac0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001ac2:	bf00      	nop
 8001ac4:	3728      	adds	r7, #40	; 0x28
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	40005400 	.word	0x40005400
 8001ad0:	40021000 	.word	0x40021000
 8001ad4:	40010c00 	.word	0x40010c00
 8001ad8:	40010000 	.word	0x40010000

08001adc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b084      	sub	sp, #16
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001aec:	d113      	bne.n	8001b16 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001aee:	4b0c      	ldr	r3, [pc, #48]	; (8001b20 <HAL_TIM_Base_MspInit+0x44>)
 8001af0:	69db      	ldr	r3, [r3, #28]
 8001af2:	4a0b      	ldr	r2, [pc, #44]	; (8001b20 <HAL_TIM_Base_MspInit+0x44>)
 8001af4:	f043 0301 	orr.w	r3, r3, #1
 8001af8:	61d3      	str	r3, [r2, #28]
 8001afa:	4b09      	ldr	r3, [pc, #36]	; (8001b20 <HAL_TIM_Base_MspInit+0x44>)
 8001afc:	69db      	ldr	r3, [r3, #28]
 8001afe:	f003 0301 	and.w	r3, r3, #1
 8001b02:	60fb      	str	r3, [r7, #12]
 8001b04:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001b06:	2200      	movs	r2, #0
 8001b08:	2100      	movs	r1, #0
 8001b0a:	201c      	movs	r0, #28
 8001b0c:	f000 f9fb 	bl	8001f06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001b10:	201c      	movs	r0, #28
 8001b12:	f000 fa14 	bl	8001f3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001b16:	bf00      	nop
 8001b18:	3710      	adds	r7, #16
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	40021000 	.word	0x40021000

08001b24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b28:	e7fe      	b.n	8001b28 <NMI_Handler+0x4>

08001b2a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b2a:	b480      	push	{r7}
 8001b2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b2e:	e7fe      	b.n	8001b2e <HardFault_Handler+0x4>

08001b30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b34:	e7fe      	b.n	8001b34 <MemManage_Handler+0x4>

08001b36 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b36:	b480      	push	{r7}
 8001b38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b3a:	e7fe      	b.n	8001b3a <BusFault_Handler+0x4>

08001b3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b40:	e7fe      	b.n	8001b40 <UsageFault_Handler+0x4>

08001b42 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b42:	b480      	push	{r7}
 8001b44:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b46:	bf00      	nop
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bc80      	pop	{r7}
 8001b4c:	4770      	bx	lr

08001b4e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b4e:	b480      	push	{r7}
 8001b50:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b52:	bf00      	nop
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bc80      	pop	{r7}
 8001b58:	4770      	bx	lr

08001b5a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b5a:	b480      	push	{r7}
 8001b5c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b5e:	bf00      	nop
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bc80      	pop	{r7}
 8001b64:	4770      	bx	lr

08001b66 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b66:	b580      	push	{r7, lr}
 8001b68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b6a:	f000 f8b5 	bl	8001cd8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b6e:	bf00      	nop
 8001b70:	bd80      	pop	{r7, pc}
	...

08001b74 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001b78:	4802      	ldr	r0, [pc, #8]	; (8001b84 <TIM2_IRQHandler+0x10>)
 8001b7a:	f001 fcd7 	bl	800352c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001b7e:	bf00      	nop
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	200001a4 	.word	0x200001a4

08001b88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b086      	sub	sp, #24
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b90:	4a14      	ldr	r2, [pc, #80]	; (8001be4 <_sbrk+0x5c>)
 8001b92:	4b15      	ldr	r3, [pc, #84]	; (8001be8 <_sbrk+0x60>)
 8001b94:	1ad3      	subs	r3, r2, r3
 8001b96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b98:	697b      	ldr	r3, [r7, #20]
 8001b9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b9c:	4b13      	ldr	r3, [pc, #76]	; (8001bec <_sbrk+0x64>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d102      	bne.n	8001baa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ba4:	4b11      	ldr	r3, [pc, #68]	; (8001bec <_sbrk+0x64>)
 8001ba6:	4a12      	ldr	r2, [pc, #72]	; (8001bf0 <_sbrk+0x68>)
 8001ba8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001baa:	4b10      	ldr	r3, [pc, #64]	; (8001bec <_sbrk+0x64>)
 8001bac:	681a      	ldr	r2, [r3, #0]
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	4413      	add	r3, r2
 8001bb2:	693a      	ldr	r2, [r7, #16]
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	d207      	bcs.n	8001bc8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bb8:	f002 f804 	bl	8003bc4 <__errno>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	220c      	movs	r2, #12
 8001bc0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bc2:	f04f 33ff 	mov.w	r3, #4294967295
 8001bc6:	e009      	b.n	8001bdc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bc8:	4b08      	ldr	r3, [pc, #32]	; (8001bec <_sbrk+0x64>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bce:	4b07      	ldr	r3, [pc, #28]	; (8001bec <_sbrk+0x64>)
 8001bd0:	681a      	ldr	r2, [r3, #0]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	4413      	add	r3, r2
 8001bd6:	4a05      	ldr	r2, [pc, #20]	; (8001bec <_sbrk+0x64>)
 8001bd8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bda:	68fb      	ldr	r3, [r7, #12]
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	3718      	adds	r7, #24
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	20002800 	.word	0x20002800
 8001be8:	00000400 	.word	0x00000400
 8001bec:	20000144 	.word	0x20000144
 8001bf0:	20000200 	.word	0x20000200

08001bf4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bf8:	bf00      	nop
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bc80      	pop	{r7}
 8001bfe:	4770      	bx	lr

08001c00 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c00:	f7ff fff8 	bl	8001bf4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c04:	480b      	ldr	r0, [pc, #44]	; (8001c34 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001c06:	490c      	ldr	r1, [pc, #48]	; (8001c38 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001c08:	4a0c      	ldr	r2, [pc, #48]	; (8001c3c <LoopFillZerobss+0x16>)
  movs r3, #0
 8001c0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c0c:	e002      	b.n	8001c14 <LoopCopyDataInit>

08001c0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c12:	3304      	adds	r3, #4

08001c14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c18:	d3f9      	bcc.n	8001c0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c1a:	4a09      	ldr	r2, [pc, #36]	; (8001c40 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001c1c:	4c09      	ldr	r4, [pc, #36]	; (8001c44 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c20:	e001      	b.n	8001c26 <LoopFillZerobss>

08001c22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c24:	3204      	adds	r2, #4

08001c26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c28:	d3fb      	bcc.n	8001c22 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c2a:	f001 ffd1 	bl	8003bd0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c2e:	f7ff fcdd 	bl	80015ec <main>
  bx lr
 8001c32:	4770      	bx	lr
  ldr r0, =_sdata
 8001c34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c38:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001c3c:	08004650 	.word	0x08004650
  ldr r2, =_sbss
 8001c40:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001c44:	20000200 	.word	0x20000200

08001c48 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c48:	e7fe      	b.n	8001c48 <ADC1_2_IRQHandler>
	...

08001c4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c50:	4b08      	ldr	r3, [pc, #32]	; (8001c74 <HAL_Init+0x28>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a07      	ldr	r2, [pc, #28]	; (8001c74 <HAL_Init+0x28>)
 8001c56:	f043 0310 	orr.w	r3, r3, #16
 8001c5a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c5c:	2003      	movs	r0, #3
 8001c5e:	f000 f947 	bl	8001ef0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c62:	200f      	movs	r0, #15
 8001c64:	f000 f808 	bl	8001c78 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c68:	f7ff feb6 	bl	80019d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c6c:	2300      	movs	r3, #0
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	40022000 	.word	0x40022000

08001c78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b082      	sub	sp, #8
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c80:	4b12      	ldr	r3, [pc, #72]	; (8001ccc <HAL_InitTick+0x54>)
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	4b12      	ldr	r3, [pc, #72]	; (8001cd0 <HAL_InitTick+0x58>)
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	4619      	mov	r1, r3
 8001c8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c92:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c96:	4618      	mov	r0, r3
 8001c98:	f000 f95f 	bl	8001f5a <HAL_SYSTICK_Config>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d001      	beq.n	8001ca6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e00e      	b.n	8001cc4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2b0f      	cmp	r3, #15
 8001caa:	d80a      	bhi.n	8001cc2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cac:	2200      	movs	r2, #0
 8001cae:	6879      	ldr	r1, [r7, #4]
 8001cb0:	f04f 30ff 	mov.w	r0, #4294967295
 8001cb4:	f000 f927 	bl	8001f06 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001cb8:	4a06      	ldr	r2, [pc, #24]	; (8001cd4 <HAL_InitTick+0x5c>)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	e000      	b.n	8001cc4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cc2:	2301      	movs	r3, #1
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	3708      	adds	r7, #8
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	20000010 	.word	0x20000010
 8001cd0:	20000018 	.word	0x20000018
 8001cd4:	20000014 	.word	0x20000014

08001cd8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cdc:	4b05      	ldr	r3, [pc, #20]	; (8001cf4 <HAL_IncTick+0x1c>)
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	461a      	mov	r2, r3
 8001ce2:	4b05      	ldr	r3, [pc, #20]	; (8001cf8 <HAL_IncTick+0x20>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	4413      	add	r3, r2
 8001ce8:	4a03      	ldr	r2, [pc, #12]	; (8001cf8 <HAL_IncTick+0x20>)
 8001cea:	6013      	str	r3, [r2, #0]
}
 8001cec:	bf00      	nop
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bc80      	pop	{r7}
 8001cf2:	4770      	bx	lr
 8001cf4:	20000018 	.word	0x20000018
 8001cf8:	200001ec 	.word	0x200001ec

08001cfc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0
  return uwTick;
 8001d00:	4b02      	ldr	r3, [pc, #8]	; (8001d0c <HAL_GetTick+0x10>)
 8001d02:	681b      	ldr	r3, [r3, #0]
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bc80      	pop	{r7}
 8001d0a:	4770      	bx	lr
 8001d0c:	200001ec 	.word	0x200001ec

08001d10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b084      	sub	sp, #16
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d18:	f7ff fff0 	bl	8001cfc <HAL_GetTick>
 8001d1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d28:	d005      	beq.n	8001d36 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d2a:	4b0a      	ldr	r3, [pc, #40]	; (8001d54 <HAL_Delay+0x44>)
 8001d2c:	781b      	ldrb	r3, [r3, #0]
 8001d2e:	461a      	mov	r2, r3
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	4413      	add	r3, r2
 8001d34:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d36:	bf00      	nop
 8001d38:	f7ff ffe0 	bl	8001cfc <HAL_GetTick>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	68bb      	ldr	r3, [r7, #8]
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	68fa      	ldr	r2, [r7, #12]
 8001d44:	429a      	cmp	r2, r3
 8001d46:	d8f7      	bhi.n	8001d38 <HAL_Delay+0x28>
  {
  }
}
 8001d48:	bf00      	nop
 8001d4a:	bf00      	nop
 8001d4c:	3710      	adds	r7, #16
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	20000018 	.word	0x20000018

08001d58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b085      	sub	sp, #20
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	f003 0307 	and.w	r3, r3, #7
 8001d66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d68:	4b0c      	ldr	r3, [pc, #48]	; (8001d9c <__NVIC_SetPriorityGrouping+0x44>)
 8001d6a:	68db      	ldr	r3, [r3, #12]
 8001d6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d6e:	68ba      	ldr	r2, [r7, #8]
 8001d70:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d74:	4013      	ands	r3, r2
 8001d76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d7c:	68bb      	ldr	r3, [r7, #8]
 8001d7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d8a:	4a04      	ldr	r2, [pc, #16]	; (8001d9c <__NVIC_SetPriorityGrouping+0x44>)
 8001d8c:	68bb      	ldr	r3, [r7, #8]
 8001d8e:	60d3      	str	r3, [r2, #12]
}
 8001d90:	bf00      	nop
 8001d92:	3714      	adds	r7, #20
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bc80      	pop	{r7}
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop
 8001d9c:	e000ed00 	.word	0xe000ed00

08001da0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001da4:	4b04      	ldr	r3, [pc, #16]	; (8001db8 <__NVIC_GetPriorityGrouping+0x18>)
 8001da6:	68db      	ldr	r3, [r3, #12]
 8001da8:	0a1b      	lsrs	r3, r3, #8
 8001daa:	f003 0307 	and.w	r3, r3, #7
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bc80      	pop	{r7}
 8001db4:	4770      	bx	lr
 8001db6:	bf00      	nop
 8001db8:	e000ed00 	.word	0xe000ed00

08001dbc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	db0b      	blt.n	8001de6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001dce:	79fb      	ldrb	r3, [r7, #7]
 8001dd0:	f003 021f 	and.w	r2, r3, #31
 8001dd4:	4906      	ldr	r1, [pc, #24]	; (8001df0 <__NVIC_EnableIRQ+0x34>)
 8001dd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dda:	095b      	lsrs	r3, r3, #5
 8001ddc:	2001      	movs	r0, #1
 8001dde:	fa00 f202 	lsl.w	r2, r0, r2
 8001de2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001de6:	bf00      	nop
 8001de8:	370c      	adds	r7, #12
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bc80      	pop	{r7}
 8001dee:	4770      	bx	lr
 8001df0:	e000e100 	.word	0xe000e100

08001df4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b083      	sub	sp, #12
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	6039      	str	r1, [r7, #0]
 8001dfe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	db0a      	blt.n	8001e1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	b2da      	uxtb	r2, r3
 8001e0c:	490c      	ldr	r1, [pc, #48]	; (8001e40 <__NVIC_SetPriority+0x4c>)
 8001e0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e12:	0112      	lsls	r2, r2, #4
 8001e14:	b2d2      	uxtb	r2, r2
 8001e16:	440b      	add	r3, r1
 8001e18:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e1c:	e00a      	b.n	8001e34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	b2da      	uxtb	r2, r3
 8001e22:	4908      	ldr	r1, [pc, #32]	; (8001e44 <__NVIC_SetPriority+0x50>)
 8001e24:	79fb      	ldrb	r3, [r7, #7]
 8001e26:	f003 030f 	and.w	r3, r3, #15
 8001e2a:	3b04      	subs	r3, #4
 8001e2c:	0112      	lsls	r2, r2, #4
 8001e2e:	b2d2      	uxtb	r2, r2
 8001e30:	440b      	add	r3, r1
 8001e32:	761a      	strb	r2, [r3, #24]
}
 8001e34:	bf00      	nop
 8001e36:	370c      	adds	r7, #12
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bc80      	pop	{r7}
 8001e3c:	4770      	bx	lr
 8001e3e:	bf00      	nop
 8001e40:	e000e100 	.word	0xe000e100
 8001e44:	e000ed00 	.word	0xe000ed00

08001e48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b089      	sub	sp, #36	; 0x24
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	60f8      	str	r0, [r7, #12]
 8001e50:	60b9      	str	r1, [r7, #8]
 8001e52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	f003 0307 	and.w	r3, r3, #7
 8001e5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e5c:	69fb      	ldr	r3, [r7, #28]
 8001e5e:	f1c3 0307 	rsb	r3, r3, #7
 8001e62:	2b04      	cmp	r3, #4
 8001e64:	bf28      	it	cs
 8001e66:	2304      	movcs	r3, #4
 8001e68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e6a:	69fb      	ldr	r3, [r7, #28]
 8001e6c:	3304      	adds	r3, #4
 8001e6e:	2b06      	cmp	r3, #6
 8001e70:	d902      	bls.n	8001e78 <NVIC_EncodePriority+0x30>
 8001e72:	69fb      	ldr	r3, [r7, #28]
 8001e74:	3b03      	subs	r3, #3
 8001e76:	e000      	b.n	8001e7a <NVIC_EncodePriority+0x32>
 8001e78:	2300      	movs	r3, #0
 8001e7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e7c:	f04f 32ff 	mov.w	r2, #4294967295
 8001e80:	69bb      	ldr	r3, [r7, #24]
 8001e82:	fa02 f303 	lsl.w	r3, r2, r3
 8001e86:	43da      	mvns	r2, r3
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	401a      	ands	r2, r3
 8001e8c:	697b      	ldr	r3, [r7, #20]
 8001e8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e90:	f04f 31ff 	mov.w	r1, #4294967295
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	fa01 f303 	lsl.w	r3, r1, r3
 8001e9a:	43d9      	mvns	r1, r3
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ea0:	4313      	orrs	r3, r2
         );
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3724      	adds	r7, #36	; 0x24
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bc80      	pop	{r7}
 8001eaa:	4770      	bx	lr

08001eac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	3b01      	subs	r3, #1
 8001eb8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ebc:	d301      	bcc.n	8001ec2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e00f      	b.n	8001ee2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ec2:	4a0a      	ldr	r2, [pc, #40]	; (8001eec <SysTick_Config+0x40>)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	3b01      	subs	r3, #1
 8001ec8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001eca:	210f      	movs	r1, #15
 8001ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8001ed0:	f7ff ff90 	bl	8001df4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ed4:	4b05      	ldr	r3, [pc, #20]	; (8001eec <SysTick_Config+0x40>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001eda:	4b04      	ldr	r3, [pc, #16]	; (8001eec <SysTick_Config+0x40>)
 8001edc:	2207      	movs	r2, #7
 8001ede:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ee0:	2300      	movs	r3, #0
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	3708      	adds	r7, #8
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	e000e010 	.word	0xe000e010

08001ef0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b082      	sub	sp, #8
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	f7ff ff2d 	bl	8001d58 <__NVIC_SetPriorityGrouping>
}
 8001efe:	bf00      	nop
 8001f00:	3708      	adds	r7, #8
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}

08001f06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f06:	b580      	push	{r7, lr}
 8001f08:	b086      	sub	sp, #24
 8001f0a:	af00      	add	r7, sp, #0
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	60b9      	str	r1, [r7, #8]
 8001f10:	607a      	str	r2, [r7, #4]
 8001f12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f14:	2300      	movs	r3, #0
 8001f16:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f18:	f7ff ff42 	bl	8001da0 <__NVIC_GetPriorityGrouping>
 8001f1c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f1e:	687a      	ldr	r2, [r7, #4]
 8001f20:	68b9      	ldr	r1, [r7, #8]
 8001f22:	6978      	ldr	r0, [r7, #20]
 8001f24:	f7ff ff90 	bl	8001e48 <NVIC_EncodePriority>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f2e:	4611      	mov	r1, r2
 8001f30:	4618      	mov	r0, r3
 8001f32:	f7ff ff5f 	bl	8001df4 <__NVIC_SetPriority>
}
 8001f36:	bf00      	nop
 8001f38:	3718      	adds	r7, #24
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}

08001f3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f3e:	b580      	push	{r7, lr}
 8001f40:	b082      	sub	sp, #8
 8001f42:	af00      	add	r7, sp, #0
 8001f44:	4603      	mov	r3, r0
 8001f46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f7ff ff35 	bl	8001dbc <__NVIC_EnableIRQ>
}
 8001f52:	bf00      	nop
 8001f54:	3708      	adds	r7, #8
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}

08001f5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f5a:	b580      	push	{r7, lr}
 8001f5c:	b082      	sub	sp, #8
 8001f5e:	af00      	add	r7, sp, #0
 8001f60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f62:	6878      	ldr	r0, [r7, #4]
 8001f64:	f7ff ffa2 	bl	8001eac <SysTick_Config>
 8001f68:	4603      	mov	r3, r0
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	3708      	adds	r7, #8
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
	...

08001f74 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b08b      	sub	sp, #44	; 0x2c
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
 8001f7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001f82:	2300      	movs	r3, #0
 8001f84:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f86:	e148      	b.n	800221a <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001f88:	2201      	movs	r2, #1
 8001f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f90:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	69fa      	ldr	r2, [r7, #28]
 8001f98:	4013      	ands	r3, r2
 8001f9a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001f9c:	69ba      	ldr	r2, [r7, #24]
 8001f9e:	69fb      	ldr	r3, [r7, #28]
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	f040 8137 	bne.w	8002214 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	4aa3      	ldr	r2, [pc, #652]	; (8002238 <HAL_GPIO_Init+0x2c4>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d05e      	beq.n	800206e <HAL_GPIO_Init+0xfa>
 8001fb0:	4aa1      	ldr	r2, [pc, #644]	; (8002238 <HAL_GPIO_Init+0x2c4>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d875      	bhi.n	80020a2 <HAL_GPIO_Init+0x12e>
 8001fb6:	4aa1      	ldr	r2, [pc, #644]	; (800223c <HAL_GPIO_Init+0x2c8>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d058      	beq.n	800206e <HAL_GPIO_Init+0xfa>
 8001fbc:	4a9f      	ldr	r2, [pc, #636]	; (800223c <HAL_GPIO_Init+0x2c8>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d86f      	bhi.n	80020a2 <HAL_GPIO_Init+0x12e>
 8001fc2:	4a9f      	ldr	r2, [pc, #636]	; (8002240 <HAL_GPIO_Init+0x2cc>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d052      	beq.n	800206e <HAL_GPIO_Init+0xfa>
 8001fc8:	4a9d      	ldr	r2, [pc, #628]	; (8002240 <HAL_GPIO_Init+0x2cc>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d869      	bhi.n	80020a2 <HAL_GPIO_Init+0x12e>
 8001fce:	4a9d      	ldr	r2, [pc, #628]	; (8002244 <HAL_GPIO_Init+0x2d0>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d04c      	beq.n	800206e <HAL_GPIO_Init+0xfa>
 8001fd4:	4a9b      	ldr	r2, [pc, #620]	; (8002244 <HAL_GPIO_Init+0x2d0>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d863      	bhi.n	80020a2 <HAL_GPIO_Init+0x12e>
 8001fda:	4a9b      	ldr	r2, [pc, #620]	; (8002248 <HAL_GPIO_Init+0x2d4>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d046      	beq.n	800206e <HAL_GPIO_Init+0xfa>
 8001fe0:	4a99      	ldr	r2, [pc, #612]	; (8002248 <HAL_GPIO_Init+0x2d4>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d85d      	bhi.n	80020a2 <HAL_GPIO_Init+0x12e>
 8001fe6:	2b12      	cmp	r3, #18
 8001fe8:	d82a      	bhi.n	8002040 <HAL_GPIO_Init+0xcc>
 8001fea:	2b12      	cmp	r3, #18
 8001fec:	d859      	bhi.n	80020a2 <HAL_GPIO_Init+0x12e>
 8001fee:	a201      	add	r2, pc, #4	; (adr r2, 8001ff4 <HAL_GPIO_Init+0x80>)
 8001ff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ff4:	0800206f 	.word	0x0800206f
 8001ff8:	08002049 	.word	0x08002049
 8001ffc:	0800205b 	.word	0x0800205b
 8002000:	0800209d 	.word	0x0800209d
 8002004:	080020a3 	.word	0x080020a3
 8002008:	080020a3 	.word	0x080020a3
 800200c:	080020a3 	.word	0x080020a3
 8002010:	080020a3 	.word	0x080020a3
 8002014:	080020a3 	.word	0x080020a3
 8002018:	080020a3 	.word	0x080020a3
 800201c:	080020a3 	.word	0x080020a3
 8002020:	080020a3 	.word	0x080020a3
 8002024:	080020a3 	.word	0x080020a3
 8002028:	080020a3 	.word	0x080020a3
 800202c:	080020a3 	.word	0x080020a3
 8002030:	080020a3 	.word	0x080020a3
 8002034:	080020a3 	.word	0x080020a3
 8002038:	08002051 	.word	0x08002051
 800203c:	08002065 	.word	0x08002065
 8002040:	4a82      	ldr	r2, [pc, #520]	; (800224c <HAL_GPIO_Init+0x2d8>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d013      	beq.n	800206e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002046:	e02c      	b.n	80020a2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	68db      	ldr	r3, [r3, #12]
 800204c:	623b      	str	r3, [r7, #32]
          break;
 800204e:	e029      	b.n	80020a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	68db      	ldr	r3, [r3, #12]
 8002054:	3304      	adds	r3, #4
 8002056:	623b      	str	r3, [r7, #32]
          break;
 8002058:	e024      	b.n	80020a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	68db      	ldr	r3, [r3, #12]
 800205e:	3308      	adds	r3, #8
 8002060:	623b      	str	r3, [r7, #32]
          break;
 8002062:	e01f      	b.n	80020a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	68db      	ldr	r3, [r3, #12]
 8002068:	330c      	adds	r3, #12
 800206a:	623b      	str	r3, [r7, #32]
          break;
 800206c:	e01a      	b.n	80020a4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	689b      	ldr	r3, [r3, #8]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d102      	bne.n	800207c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002076:	2304      	movs	r3, #4
 8002078:	623b      	str	r3, [r7, #32]
          break;
 800207a:	e013      	b.n	80020a4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	2b01      	cmp	r3, #1
 8002082:	d105      	bne.n	8002090 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002084:	2308      	movs	r3, #8
 8002086:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	69fa      	ldr	r2, [r7, #28]
 800208c:	611a      	str	r2, [r3, #16]
          break;
 800208e:	e009      	b.n	80020a4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002090:	2308      	movs	r3, #8
 8002092:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	69fa      	ldr	r2, [r7, #28]
 8002098:	615a      	str	r2, [r3, #20]
          break;
 800209a:	e003      	b.n	80020a4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800209c:	2300      	movs	r3, #0
 800209e:	623b      	str	r3, [r7, #32]
          break;
 80020a0:	e000      	b.n	80020a4 <HAL_GPIO_Init+0x130>
          break;
 80020a2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80020a4:	69bb      	ldr	r3, [r7, #24]
 80020a6:	2bff      	cmp	r3, #255	; 0xff
 80020a8:	d801      	bhi.n	80020ae <HAL_GPIO_Init+0x13a>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	e001      	b.n	80020b2 <HAL_GPIO_Init+0x13e>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	3304      	adds	r3, #4
 80020b2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80020b4:	69bb      	ldr	r3, [r7, #24]
 80020b6:	2bff      	cmp	r3, #255	; 0xff
 80020b8:	d802      	bhi.n	80020c0 <HAL_GPIO_Init+0x14c>
 80020ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020bc:	009b      	lsls	r3, r3, #2
 80020be:	e002      	b.n	80020c6 <HAL_GPIO_Init+0x152>
 80020c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020c2:	3b08      	subs	r3, #8
 80020c4:	009b      	lsls	r3, r3, #2
 80020c6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80020c8:	697b      	ldr	r3, [r7, #20]
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	210f      	movs	r1, #15
 80020ce:	693b      	ldr	r3, [r7, #16]
 80020d0:	fa01 f303 	lsl.w	r3, r1, r3
 80020d4:	43db      	mvns	r3, r3
 80020d6:	401a      	ands	r2, r3
 80020d8:	6a39      	ldr	r1, [r7, #32]
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	fa01 f303 	lsl.w	r3, r1, r3
 80020e0:	431a      	orrs	r2, r3
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	f000 8090 	beq.w	8002214 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80020f4:	4b56      	ldr	r3, [pc, #344]	; (8002250 <HAL_GPIO_Init+0x2dc>)
 80020f6:	699b      	ldr	r3, [r3, #24]
 80020f8:	4a55      	ldr	r2, [pc, #340]	; (8002250 <HAL_GPIO_Init+0x2dc>)
 80020fa:	f043 0301 	orr.w	r3, r3, #1
 80020fe:	6193      	str	r3, [r2, #24]
 8002100:	4b53      	ldr	r3, [pc, #332]	; (8002250 <HAL_GPIO_Init+0x2dc>)
 8002102:	699b      	ldr	r3, [r3, #24]
 8002104:	f003 0301 	and.w	r3, r3, #1
 8002108:	60bb      	str	r3, [r7, #8]
 800210a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800210c:	4a51      	ldr	r2, [pc, #324]	; (8002254 <HAL_GPIO_Init+0x2e0>)
 800210e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002110:	089b      	lsrs	r3, r3, #2
 8002112:	3302      	adds	r3, #2
 8002114:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002118:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800211a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800211c:	f003 0303 	and.w	r3, r3, #3
 8002120:	009b      	lsls	r3, r3, #2
 8002122:	220f      	movs	r2, #15
 8002124:	fa02 f303 	lsl.w	r3, r2, r3
 8002128:	43db      	mvns	r3, r3
 800212a:	68fa      	ldr	r2, [r7, #12]
 800212c:	4013      	ands	r3, r2
 800212e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	4a49      	ldr	r2, [pc, #292]	; (8002258 <HAL_GPIO_Init+0x2e4>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d00d      	beq.n	8002154 <HAL_GPIO_Init+0x1e0>
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	4a48      	ldr	r2, [pc, #288]	; (800225c <HAL_GPIO_Init+0x2e8>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d007      	beq.n	8002150 <HAL_GPIO_Init+0x1dc>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	4a47      	ldr	r2, [pc, #284]	; (8002260 <HAL_GPIO_Init+0x2ec>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d101      	bne.n	800214c <HAL_GPIO_Init+0x1d8>
 8002148:	2302      	movs	r3, #2
 800214a:	e004      	b.n	8002156 <HAL_GPIO_Init+0x1e2>
 800214c:	2303      	movs	r3, #3
 800214e:	e002      	b.n	8002156 <HAL_GPIO_Init+0x1e2>
 8002150:	2301      	movs	r3, #1
 8002152:	e000      	b.n	8002156 <HAL_GPIO_Init+0x1e2>
 8002154:	2300      	movs	r3, #0
 8002156:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002158:	f002 0203 	and.w	r2, r2, #3
 800215c:	0092      	lsls	r2, r2, #2
 800215e:	4093      	lsls	r3, r2
 8002160:	68fa      	ldr	r2, [r7, #12]
 8002162:	4313      	orrs	r3, r2
 8002164:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002166:	493b      	ldr	r1, [pc, #236]	; (8002254 <HAL_GPIO_Init+0x2e0>)
 8002168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800216a:	089b      	lsrs	r3, r3, #2
 800216c:	3302      	adds	r3, #2
 800216e:	68fa      	ldr	r2, [r7, #12]
 8002170:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800217c:	2b00      	cmp	r3, #0
 800217e:	d006      	beq.n	800218e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002180:	4b38      	ldr	r3, [pc, #224]	; (8002264 <HAL_GPIO_Init+0x2f0>)
 8002182:	689a      	ldr	r2, [r3, #8]
 8002184:	4937      	ldr	r1, [pc, #220]	; (8002264 <HAL_GPIO_Init+0x2f0>)
 8002186:	69bb      	ldr	r3, [r7, #24]
 8002188:	4313      	orrs	r3, r2
 800218a:	608b      	str	r3, [r1, #8]
 800218c:	e006      	b.n	800219c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800218e:	4b35      	ldr	r3, [pc, #212]	; (8002264 <HAL_GPIO_Init+0x2f0>)
 8002190:	689a      	ldr	r2, [r3, #8]
 8002192:	69bb      	ldr	r3, [r7, #24]
 8002194:	43db      	mvns	r3, r3
 8002196:	4933      	ldr	r1, [pc, #204]	; (8002264 <HAL_GPIO_Init+0x2f0>)
 8002198:	4013      	ands	r3, r2
 800219a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d006      	beq.n	80021b6 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80021a8:	4b2e      	ldr	r3, [pc, #184]	; (8002264 <HAL_GPIO_Init+0x2f0>)
 80021aa:	68da      	ldr	r2, [r3, #12]
 80021ac:	492d      	ldr	r1, [pc, #180]	; (8002264 <HAL_GPIO_Init+0x2f0>)
 80021ae:	69bb      	ldr	r3, [r7, #24]
 80021b0:	4313      	orrs	r3, r2
 80021b2:	60cb      	str	r3, [r1, #12]
 80021b4:	e006      	b.n	80021c4 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80021b6:	4b2b      	ldr	r3, [pc, #172]	; (8002264 <HAL_GPIO_Init+0x2f0>)
 80021b8:	68da      	ldr	r2, [r3, #12]
 80021ba:	69bb      	ldr	r3, [r7, #24]
 80021bc:	43db      	mvns	r3, r3
 80021be:	4929      	ldr	r1, [pc, #164]	; (8002264 <HAL_GPIO_Init+0x2f0>)
 80021c0:	4013      	ands	r3, r2
 80021c2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d006      	beq.n	80021de <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80021d0:	4b24      	ldr	r3, [pc, #144]	; (8002264 <HAL_GPIO_Init+0x2f0>)
 80021d2:	685a      	ldr	r2, [r3, #4]
 80021d4:	4923      	ldr	r1, [pc, #140]	; (8002264 <HAL_GPIO_Init+0x2f0>)
 80021d6:	69bb      	ldr	r3, [r7, #24]
 80021d8:	4313      	orrs	r3, r2
 80021da:	604b      	str	r3, [r1, #4]
 80021dc:	e006      	b.n	80021ec <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80021de:	4b21      	ldr	r3, [pc, #132]	; (8002264 <HAL_GPIO_Init+0x2f0>)
 80021e0:	685a      	ldr	r2, [r3, #4]
 80021e2:	69bb      	ldr	r3, [r7, #24]
 80021e4:	43db      	mvns	r3, r3
 80021e6:	491f      	ldr	r1, [pc, #124]	; (8002264 <HAL_GPIO_Init+0x2f0>)
 80021e8:	4013      	ands	r3, r2
 80021ea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d006      	beq.n	8002206 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80021f8:	4b1a      	ldr	r3, [pc, #104]	; (8002264 <HAL_GPIO_Init+0x2f0>)
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	4919      	ldr	r1, [pc, #100]	; (8002264 <HAL_GPIO_Init+0x2f0>)
 80021fe:	69bb      	ldr	r3, [r7, #24]
 8002200:	4313      	orrs	r3, r2
 8002202:	600b      	str	r3, [r1, #0]
 8002204:	e006      	b.n	8002214 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002206:	4b17      	ldr	r3, [pc, #92]	; (8002264 <HAL_GPIO_Init+0x2f0>)
 8002208:	681a      	ldr	r2, [r3, #0]
 800220a:	69bb      	ldr	r3, [r7, #24]
 800220c:	43db      	mvns	r3, r3
 800220e:	4915      	ldr	r1, [pc, #84]	; (8002264 <HAL_GPIO_Init+0x2f0>)
 8002210:	4013      	ands	r3, r2
 8002212:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002216:	3301      	adds	r3, #1
 8002218:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002220:	fa22 f303 	lsr.w	r3, r2, r3
 8002224:	2b00      	cmp	r3, #0
 8002226:	f47f aeaf 	bne.w	8001f88 <HAL_GPIO_Init+0x14>
  }
}
 800222a:	bf00      	nop
 800222c:	bf00      	nop
 800222e:	372c      	adds	r7, #44	; 0x2c
 8002230:	46bd      	mov	sp, r7
 8002232:	bc80      	pop	{r7}
 8002234:	4770      	bx	lr
 8002236:	bf00      	nop
 8002238:	10320000 	.word	0x10320000
 800223c:	10310000 	.word	0x10310000
 8002240:	10220000 	.word	0x10220000
 8002244:	10210000 	.word	0x10210000
 8002248:	10120000 	.word	0x10120000
 800224c:	10110000 	.word	0x10110000
 8002250:	40021000 	.word	0x40021000
 8002254:	40010000 	.word	0x40010000
 8002258:	40010800 	.word	0x40010800
 800225c:	40010c00 	.word	0x40010c00
 8002260:	40011000 	.word	0x40011000
 8002264:	40010400 	.word	0x40010400

08002268 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002268:	b480      	push	{r7}
 800226a:	b085      	sub	sp, #20
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
 8002270:	460b      	mov	r3, r1
 8002272:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	689a      	ldr	r2, [r3, #8]
 8002278:	887b      	ldrh	r3, [r7, #2]
 800227a:	4013      	ands	r3, r2
 800227c:	2b00      	cmp	r3, #0
 800227e:	d002      	beq.n	8002286 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002280:	2301      	movs	r3, #1
 8002282:	73fb      	strb	r3, [r7, #15]
 8002284:	e001      	b.n	800228a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002286:	2300      	movs	r3, #0
 8002288:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800228a:	7bfb      	ldrb	r3, [r7, #15]
}
 800228c:	4618      	mov	r0, r3
 800228e:	3714      	adds	r7, #20
 8002290:	46bd      	mov	sp, r7
 8002292:	bc80      	pop	{r7}
 8002294:	4770      	bx	lr

08002296 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002296:	b480      	push	{r7}
 8002298:	b083      	sub	sp, #12
 800229a:	af00      	add	r7, sp, #0
 800229c:	6078      	str	r0, [r7, #4]
 800229e:	460b      	mov	r3, r1
 80022a0:	807b      	strh	r3, [r7, #2]
 80022a2:	4613      	mov	r3, r2
 80022a4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80022a6:	787b      	ldrb	r3, [r7, #1]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d003      	beq.n	80022b4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022ac:	887a      	ldrh	r2, [r7, #2]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80022b2:	e003      	b.n	80022bc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80022b4:	887b      	ldrh	r3, [r7, #2]
 80022b6:	041a      	lsls	r2, r3, #16
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	611a      	str	r2, [r3, #16]
}
 80022bc:	bf00      	nop
 80022be:	370c      	adds	r7, #12
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bc80      	pop	{r7}
 80022c4:	4770      	bx	lr
	...

080022c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b084      	sub	sp, #16
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d101      	bne.n	80022da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
 80022d8:	e12b      	b.n	8002532 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022e0:	b2db      	uxtb	r3, r3
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d106      	bne.n	80022f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2200      	movs	r2, #0
 80022ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80022ee:	6878      	ldr	r0, [r7, #4]
 80022f0:	f7ff fba4 	bl	8001a3c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2224      	movs	r2, #36	; 0x24
 80022f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f022 0201 	bic.w	r2, r2, #1
 800230a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800231a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	681a      	ldr	r2, [r3, #0]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800232a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800232c:	f001 f830 	bl	8003390 <HAL_RCC_GetPCLK1Freq>
 8002330:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	4a81      	ldr	r2, [pc, #516]	; (800253c <HAL_I2C_Init+0x274>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d807      	bhi.n	800234c <HAL_I2C_Init+0x84>
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	4a80      	ldr	r2, [pc, #512]	; (8002540 <HAL_I2C_Init+0x278>)
 8002340:	4293      	cmp	r3, r2
 8002342:	bf94      	ite	ls
 8002344:	2301      	movls	r3, #1
 8002346:	2300      	movhi	r3, #0
 8002348:	b2db      	uxtb	r3, r3
 800234a:	e006      	b.n	800235a <HAL_I2C_Init+0x92>
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	4a7d      	ldr	r2, [pc, #500]	; (8002544 <HAL_I2C_Init+0x27c>)
 8002350:	4293      	cmp	r3, r2
 8002352:	bf94      	ite	ls
 8002354:	2301      	movls	r3, #1
 8002356:	2300      	movhi	r3, #0
 8002358:	b2db      	uxtb	r3, r3
 800235a:	2b00      	cmp	r3, #0
 800235c:	d001      	beq.n	8002362 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800235e:	2301      	movs	r3, #1
 8002360:	e0e7      	b.n	8002532 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	4a78      	ldr	r2, [pc, #480]	; (8002548 <HAL_I2C_Init+0x280>)
 8002366:	fba2 2303 	umull	r2, r3, r2, r3
 800236a:	0c9b      	lsrs	r3, r3, #18
 800236c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	68ba      	ldr	r2, [r7, #8]
 800237e:	430a      	orrs	r2, r1
 8002380:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	6a1b      	ldr	r3, [r3, #32]
 8002388:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	4a6a      	ldr	r2, [pc, #424]	; (800253c <HAL_I2C_Init+0x274>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d802      	bhi.n	800239c <HAL_I2C_Init+0xd4>
 8002396:	68bb      	ldr	r3, [r7, #8]
 8002398:	3301      	adds	r3, #1
 800239a:	e009      	b.n	80023b0 <HAL_I2C_Init+0xe8>
 800239c:	68bb      	ldr	r3, [r7, #8]
 800239e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80023a2:	fb02 f303 	mul.w	r3, r2, r3
 80023a6:	4a69      	ldr	r2, [pc, #420]	; (800254c <HAL_I2C_Init+0x284>)
 80023a8:	fba2 2303 	umull	r2, r3, r2, r3
 80023ac:	099b      	lsrs	r3, r3, #6
 80023ae:	3301      	adds	r3, #1
 80023b0:	687a      	ldr	r2, [r7, #4]
 80023b2:	6812      	ldr	r2, [r2, #0]
 80023b4:	430b      	orrs	r3, r1
 80023b6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	69db      	ldr	r3, [r3, #28]
 80023be:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80023c2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	495c      	ldr	r1, [pc, #368]	; (800253c <HAL_I2C_Init+0x274>)
 80023cc:	428b      	cmp	r3, r1
 80023ce:	d819      	bhi.n	8002404 <HAL_I2C_Init+0x13c>
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	1e59      	subs	r1, r3, #1
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	005b      	lsls	r3, r3, #1
 80023da:	fbb1 f3f3 	udiv	r3, r1, r3
 80023de:	1c59      	adds	r1, r3, #1
 80023e0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80023e4:	400b      	ands	r3, r1
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d00a      	beq.n	8002400 <HAL_I2C_Init+0x138>
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	1e59      	subs	r1, r3, #1
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	005b      	lsls	r3, r3, #1
 80023f4:	fbb1 f3f3 	udiv	r3, r1, r3
 80023f8:	3301      	adds	r3, #1
 80023fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023fe:	e051      	b.n	80024a4 <HAL_I2C_Init+0x1dc>
 8002400:	2304      	movs	r3, #4
 8002402:	e04f      	b.n	80024a4 <HAL_I2C_Init+0x1dc>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d111      	bne.n	8002430 <HAL_I2C_Init+0x168>
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	1e58      	subs	r0, r3, #1
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6859      	ldr	r1, [r3, #4]
 8002414:	460b      	mov	r3, r1
 8002416:	005b      	lsls	r3, r3, #1
 8002418:	440b      	add	r3, r1
 800241a:	fbb0 f3f3 	udiv	r3, r0, r3
 800241e:	3301      	adds	r3, #1
 8002420:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002424:	2b00      	cmp	r3, #0
 8002426:	bf0c      	ite	eq
 8002428:	2301      	moveq	r3, #1
 800242a:	2300      	movne	r3, #0
 800242c:	b2db      	uxtb	r3, r3
 800242e:	e012      	b.n	8002456 <HAL_I2C_Init+0x18e>
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	1e58      	subs	r0, r3, #1
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6859      	ldr	r1, [r3, #4]
 8002438:	460b      	mov	r3, r1
 800243a:	009b      	lsls	r3, r3, #2
 800243c:	440b      	add	r3, r1
 800243e:	0099      	lsls	r1, r3, #2
 8002440:	440b      	add	r3, r1
 8002442:	fbb0 f3f3 	udiv	r3, r0, r3
 8002446:	3301      	adds	r3, #1
 8002448:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800244c:	2b00      	cmp	r3, #0
 800244e:	bf0c      	ite	eq
 8002450:	2301      	moveq	r3, #1
 8002452:	2300      	movne	r3, #0
 8002454:	b2db      	uxtb	r3, r3
 8002456:	2b00      	cmp	r3, #0
 8002458:	d001      	beq.n	800245e <HAL_I2C_Init+0x196>
 800245a:	2301      	movs	r3, #1
 800245c:	e022      	b.n	80024a4 <HAL_I2C_Init+0x1dc>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	689b      	ldr	r3, [r3, #8]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d10e      	bne.n	8002484 <HAL_I2C_Init+0x1bc>
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	1e58      	subs	r0, r3, #1
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6859      	ldr	r1, [r3, #4]
 800246e:	460b      	mov	r3, r1
 8002470:	005b      	lsls	r3, r3, #1
 8002472:	440b      	add	r3, r1
 8002474:	fbb0 f3f3 	udiv	r3, r0, r3
 8002478:	3301      	adds	r3, #1
 800247a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800247e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002482:	e00f      	b.n	80024a4 <HAL_I2C_Init+0x1dc>
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	1e58      	subs	r0, r3, #1
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6859      	ldr	r1, [r3, #4]
 800248c:	460b      	mov	r3, r1
 800248e:	009b      	lsls	r3, r3, #2
 8002490:	440b      	add	r3, r1
 8002492:	0099      	lsls	r1, r3, #2
 8002494:	440b      	add	r3, r1
 8002496:	fbb0 f3f3 	udiv	r3, r0, r3
 800249a:	3301      	adds	r3, #1
 800249c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024a0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80024a4:	6879      	ldr	r1, [r7, #4]
 80024a6:	6809      	ldr	r1, [r1, #0]
 80024a8:	4313      	orrs	r3, r2
 80024aa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	69da      	ldr	r2, [r3, #28]
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6a1b      	ldr	r3, [r3, #32]
 80024be:	431a      	orrs	r2, r3
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	430a      	orrs	r2, r1
 80024c6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80024d2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80024d6:	687a      	ldr	r2, [r7, #4]
 80024d8:	6911      	ldr	r1, [r2, #16]
 80024da:	687a      	ldr	r2, [r7, #4]
 80024dc:	68d2      	ldr	r2, [r2, #12]
 80024de:	4311      	orrs	r1, r2
 80024e0:	687a      	ldr	r2, [r7, #4]
 80024e2:	6812      	ldr	r2, [r2, #0]
 80024e4:	430b      	orrs	r3, r1
 80024e6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	68db      	ldr	r3, [r3, #12]
 80024ee:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	695a      	ldr	r2, [r3, #20]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	699b      	ldr	r3, [r3, #24]
 80024fa:	431a      	orrs	r2, r3
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	430a      	orrs	r2, r1
 8002502:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f042 0201 	orr.w	r2, r2, #1
 8002512:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2200      	movs	r2, #0
 8002518:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2220      	movs	r2, #32
 800251e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2200      	movs	r2, #0
 8002526:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2200      	movs	r2, #0
 800252c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002530:	2300      	movs	r3, #0
}
 8002532:	4618      	mov	r0, r3
 8002534:	3710      	adds	r7, #16
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}
 800253a:	bf00      	nop
 800253c:	000186a0 	.word	0x000186a0
 8002540:	001e847f 	.word	0x001e847f
 8002544:	003d08ff 	.word	0x003d08ff
 8002548:	431bde83 	.word	0x431bde83
 800254c:	10624dd3 	.word	0x10624dd3

08002550 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b088      	sub	sp, #32
 8002554:	af02      	add	r7, sp, #8
 8002556:	60f8      	str	r0, [r7, #12]
 8002558:	607a      	str	r2, [r7, #4]
 800255a:	461a      	mov	r2, r3
 800255c:	460b      	mov	r3, r1
 800255e:	817b      	strh	r3, [r7, #10]
 8002560:	4613      	mov	r3, r2
 8002562:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002564:	f7ff fbca 	bl	8001cfc <HAL_GetTick>
 8002568:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002570:	b2db      	uxtb	r3, r3
 8002572:	2b20      	cmp	r3, #32
 8002574:	f040 80e0 	bne.w	8002738 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	9300      	str	r3, [sp, #0]
 800257c:	2319      	movs	r3, #25
 800257e:	2201      	movs	r2, #1
 8002580:	4970      	ldr	r1, [pc, #448]	; (8002744 <HAL_I2C_Master_Transmit+0x1f4>)
 8002582:	68f8      	ldr	r0, [r7, #12]
 8002584:	f000 f964 	bl	8002850 <I2C_WaitOnFlagUntilTimeout>
 8002588:	4603      	mov	r3, r0
 800258a:	2b00      	cmp	r3, #0
 800258c:	d001      	beq.n	8002592 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800258e:	2302      	movs	r3, #2
 8002590:	e0d3      	b.n	800273a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002598:	2b01      	cmp	r3, #1
 800259a:	d101      	bne.n	80025a0 <HAL_I2C_Master_Transmit+0x50>
 800259c:	2302      	movs	r3, #2
 800259e:	e0cc      	b.n	800273a <HAL_I2C_Master_Transmit+0x1ea>
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	2201      	movs	r2, #1
 80025a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f003 0301 	and.w	r3, r3, #1
 80025b2:	2b01      	cmp	r3, #1
 80025b4:	d007      	beq.n	80025c6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f042 0201 	orr.w	r2, r2, #1
 80025c4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80025d4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	2221      	movs	r2, #33	; 0x21
 80025da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	2210      	movs	r2, #16
 80025e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	2200      	movs	r2, #0
 80025ea:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	687a      	ldr	r2, [r7, #4]
 80025f0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	893a      	ldrh	r2, [r7, #8]
 80025f6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025fc:	b29a      	uxth	r2, r3
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	4a50      	ldr	r2, [pc, #320]	; (8002748 <HAL_I2C_Master_Transmit+0x1f8>)
 8002606:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002608:	8979      	ldrh	r1, [r7, #10]
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	6a3a      	ldr	r2, [r7, #32]
 800260e:	68f8      	ldr	r0, [r7, #12]
 8002610:	f000 f89c 	bl	800274c <I2C_MasterRequestWrite>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d001      	beq.n	800261e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	e08d      	b.n	800273a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800261e:	2300      	movs	r3, #0
 8002620:	613b      	str	r3, [r7, #16]
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	695b      	ldr	r3, [r3, #20]
 8002628:	613b      	str	r3, [r7, #16]
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	699b      	ldr	r3, [r3, #24]
 8002630:	613b      	str	r3, [r7, #16]
 8002632:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002634:	e066      	b.n	8002704 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002636:	697a      	ldr	r2, [r7, #20]
 8002638:	6a39      	ldr	r1, [r7, #32]
 800263a:	68f8      	ldr	r0, [r7, #12]
 800263c:	f000 fa22 	bl	8002a84 <I2C_WaitOnTXEFlagUntilTimeout>
 8002640:	4603      	mov	r3, r0
 8002642:	2b00      	cmp	r3, #0
 8002644:	d00d      	beq.n	8002662 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800264a:	2b04      	cmp	r3, #4
 800264c:	d107      	bne.n	800265e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	681a      	ldr	r2, [r3, #0]
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800265c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	e06b      	b.n	800273a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002666:	781a      	ldrb	r2, [r3, #0]
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002672:	1c5a      	adds	r2, r3, #1
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800267c:	b29b      	uxth	r3, r3
 800267e:	3b01      	subs	r3, #1
 8002680:	b29a      	uxth	r2, r3
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800268a:	3b01      	subs	r3, #1
 800268c:	b29a      	uxth	r2, r3
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	695b      	ldr	r3, [r3, #20]
 8002698:	f003 0304 	and.w	r3, r3, #4
 800269c:	2b04      	cmp	r3, #4
 800269e:	d11b      	bne.n	80026d8 <HAL_I2C_Master_Transmit+0x188>
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d017      	beq.n	80026d8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ac:	781a      	ldrb	r2, [r3, #0]
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026b8:	1c5a      	adds	r2, r3, #1
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026c2:	b29b      	uxth	r3, r3
 80026c4:	3b01      	subs	r3, #1
 80026c6:	b29a      	uxth	r2, r3
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026d0:	3b01      	subs	r3, #1
 80026d2:	b29a      	uxth	r2, r3
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026d8:	697a      	ldr	r2, [r7, #20]
 80026da:	6a39      	ldr	r1, [r7, #32]
 80026dc:	68f8      	ldr	r0, [r7, #12]
 80026de:	f000 fa19 	bl	8002b14 <I2C_WaitOnBTFFlagUntilTimeout>
 80026e2:	4603      	mov	r3, r0
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d00d      	beq.n	8002704 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ec:	2b04      	cmp	r3, #4
 80026ee:	d107      	bne.n	8002700 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026fe:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002700:	2301      	movs	r3, #1
 8002702:	e01a      	b.n	800273a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002708:	2b00      	cmp	r3, #0
 800270a:	d194      	bne.n	8002636 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	681a      	ldr	r2, [r3, #0]
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800271a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	2220      	movs	r2, #32
 8002720:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	2200      	movs	r2, #0
 8002728:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	2200      	movs	r2, #0
 8002730:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002734:	2300      	movs	r3, #0
 8002736:	e000      	b.n	800273a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002738:	2302      	movs	r3, #2
  }
}
 800273a:	4618      	mov	r0, r3
 800273c:	3718      	adds	r7, #24
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	00100002 	.word	0x00100002
 8002748:	ffff0000 	.word	0xffff0000

0800274c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b088      	sub	sp, #32
 8002750:	af02      	add	r7, sp, #8
 8002752:	60f8      	str	r0, [r7, #12]
 8002754:	607a      	str	r2, [r7, #4]
 8002756:	603b      	str	r3, [r7, #0]
 8002758:	460b      	mov	r3, r1
 800275a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002760:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	2b08      	cmp	r3, #8
 8002766:	d006      	beq.n	8002776 <I2C_MasterRequestWrite+0x2a>
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	2b01      	cmp	r3, #1
 800276c:	d003      	beq.n	8002776 <I2C_MasterRequestWrite+0x2a>
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002774:	d108      	bne.n	8002788 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002784:	601a      	str	r2, [r3, #0]
 8002786:	e00b      	b.n	80027a0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800278c:	2b12      	cmp	r3, #18
 800278e:	d107      	bne.n	80027a0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	681a      	ldr	r2, [r3, #0]
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800279e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	9300      	str	r3, [sp, #0]
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2200      	movs	r2, #0
 80027a8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80027ac:	68f8      	ldr	r0, [r7, #12]
 80027ae:	f000 f84f 	bl	8002850 <I2C_WaitOnFlagUntilTimeout>
 80027b2:	4603      	mov	r3, r0
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d00d      	beq.n	80027d4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80027c6:	d103      	bne.n	80027d0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80027ce:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80027d0:	2303      	movs	r3, #3
 80027d2:	e035      	b.n	8002840 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	691b      	ldr	r3, [r3, #16]
 80027d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80027dc:	d108      	bne.n	80027f0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80027de:	897b      	ldrh	r3, [r7, #10]
 80027e0:	b2db      	uxtb	r3, r3
 80027e2:	461a      	mov	r2, r3
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80027ec:	611a      	str	r2, [r3, #16]
 80027ee:	e01b      	b.n	8002828 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80027f0:	897b      	ldrh	r3, [r7, #10]
 80027f2:	11db      	asrs	r3, r3, #7
 80027f4:	b2db      	uxtb	r3, r3
 80027f6:	f003 0306 	and.w	r3, r3, #6
 80027fa:	b2db      	uxtb	r3, r3
 80027fc:	f063 030f 	orn	r3, r3, #15
 8002800:	b2da      	uxtb	r2, r3
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	687a      	ldr	r2, [r7, #4]
 800280c:	490e      	ldr	r1, [pc, #56]	; (8002848 <I2C_MasterRequestWrite+0xfc>)
 800280e:	68f8      	ldr	r0, [r7, #12]
 8002810:	f000 f898 	bl	8002944 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002814:	4603      	mov	r3, r0
 8002816:	2b00      	cmp	r3, #0
 8002818:	d001      	beq.n	800281e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e010      	b.n	8002840 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800281e:	897b      	ldrh	r3, [r7, #10]
 8002820:	b2da      	uxtb	r2, r3
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	687a      	ldr	r2, [r7, #4]
 800282c:	4907      	ldr	r1, [pc, #28]	; (800284c <I2C_MasterRequestWrite+0x100>)
 800282e:	68f8      	ldr	r0, [r7, #12]
 8002830:	f000 f888 	bl	8002944 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002834:	4603      	mov	r3, r0
 8002836:	2b00      	cmp	r3, #0
 8002838:	d001      	beq.n	800283e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	e000      	b.n	8002840 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800283e:	2300      	movs	r3, #0
}
 8002840:	4618      	mov	r0, r3
 8002842:	3718      	adds	r7, #24
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}
 8002848:	00010008 	.word	0x00010008
 800284c:	00010002 	.word	0x00010002

08002850 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b084      	sub	sp, #16
 8002854:	af00      	add	r7, sp, #0
 8002856:	60f8      	str	r0, [r7, #12]
 8002858:	60b9      	str	r1, [r7, #8]
 800285a:	603b      	str	r3, [r7, #0]
 800285c:	4613      	mov	r3, r2
 800285e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002860:	e048      	b.n	80028f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002868:	d044      	beq.n	80028f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800286a:	f7ff fa47 	bl	8001cfc <HAL_GetTick>
 800286e:	4602      	mov	r2, r0
 8002870:	69bb      	ldr	r3, [r7, #24]
 8002872:	1ad3      	subs	r3, r2, r3
 8002874:	683a      	ldr	r2, [r7, #0]
 8002876:	429a      	cmp	r2, r3
 8002878:	d302      	bcc.n	8002880 <I2C_WaitOnFlagUntilTimeout+0x30>
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d139      	bne.n	80028f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002880:	68bb      	ldr	r3, [r7, #8]
 8002882:	0c1b      	lsrs	r3, r3, #16
 8002884:	b2db      	uxtb	r3, r3
 8002886:	2b01      	cmp	r3, #1
 8002888:	d10d      	bne.n	80028a6 <I2C_WaitOnFlagUntilTimeout+0x56>
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	695b      	ldr	r3, [r3, #20]
 8002890:	43da      	mvns	r2, r3
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	4013      	ands	r3, r2
 8002896:	b29b      	uxth	r3, r3
 8002898:	2b00      	cmp	r3, #0
 800289a:	bf0c      	ite	eq
 800289c:	2301      	moveq	r3, #1
 800289e:	2300      	movne	r3, #0
 80028a0:	b2db      	uxtb	r3, r3
 80028a2:	461a      	mov	r2, r3
 80028a4:	e00c      	b.n	80028c0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	699b      	ldr	r3, [r3, #24]
 80028ac:	43da      	mvns	r2, r3
 80028ae:	68bb      	ldr	r3, [r7, #8]
 80028b0:	4013      	ands	r3, r2
 80028b2:	b29b      	uxth	r3, r3
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	bf0c      	ite	eq
 80028b8:	2301      	moveq	r3, #1
 80028ba:	2300      	movne	r3, #0
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	461a      	mov	r2, r3
 80028c0:	79fb      	ldrb	r3, [r7, #7]
 80028c2:	429a      	cmp	r2, r3
 80028c4:	d116      	bne.n	80028f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2200      	movs	r2, #0
 80028ca:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	2220      	movs	r2, #32
 80028d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	2200      	movs	r2, #0
 80028d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e0:	f043 0220 	orr.w	r2, r3, #32
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	2200      	movs	r2, #0
 80028ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80028f0:	2301      	movs	r3, #1
 80028f2:	e023      	b.n	800293c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	0c1b      	lsrs	r3, r3, #16
 80028f8:	b2db      	uxtb	r3, r3
 80028fa:	2b01      	cmp	r3, #1
 80028fc:	d10d      	bne.n	800291a <I2C_WaitOnFlagUntilTimeout+0xca>
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	695b      	ldr	r3, [r3, #20]
 8002904:	43da      	mvns	r2, r3
 8002906:	68bb      	ldr	r3, [r7, #8]
 8002908:	4013      	ands	r3, r2
 800290a:	b29b      	uxth	r3, r3
 800290c:	2b00      	cmp	r3, #0
 800290e:	bf0c      	ite	eq
 8002910:	2301      	moveq	r3, #1
 8002912:	2300      	movne	r3, #0
 8002914:	b2db      	uxtb	r3, r3
 8002916:	461a      	mov	r2, r3
 8002918:	e00c      	b.n	8002934 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	699b      	ldr	r3, [r3, #24]
 8002920:	43da      	mvns	r2, r3
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	4013      	ands	r3, r2
 8002926:	b29b      	uxth	r3, r3
 8002928:	2b00      	cmp	r3, #0
 800292a:	bf0c      	ite	eq
 800292c:	2301      	moveq	r3, #1
 800292e:	2300      	movne	r3, #0
 8002930:	b2db      	uxtb	r3, r3
 8002932:	461a      	mov	r2, r3
 8002934:	79fb      	ldrb	r3, [r7, #7]
 8002936:	429a      	cmp	r2, r3
 8002938:	d093      	beq.n	8002862 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800293a:	2300      	movs	r3, #0
}
 800293c:	4618      	mov	r0, r3
 800293e:	3710      	adds	r7, #16
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}

08002944 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af00      	add	r7, sp, #0
 800294a:	60f8      	str	r0, [r7, #12]
 800294c:	60b9      	str	r1, [r7, #8]
 800294e:	607a      	str	r2, [r7, #4]
 8002950:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002952:	e071      	b.n	8002a38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	695b      	ldr	r3, [r3, #20]
 800295a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800295e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002962:	d123      	bne.n	80029ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	681a      	ldr	r2, [r3, #0]
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002972:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800297c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	2200      	movs	r2, #0
 8002982:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	2220      	movs	r2, #32
 8002988:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	2200      	movs	r2, #0
 8002990:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002998:	f043 0204 	orr.w	r2, r3, #4
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	2200      	movs	r2, #0
 80029a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80029a8:	2301      	movs	r3, #1
 80029aa:	e067      	b.n	8002a7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029b2:	d041      	beq.n	8002a38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029b4:	f7ff f9a2 	bl	8001cfc <HAL_GetTick>
 80029b8:	4602      	mov	r2, r0
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	1ad3      	subs	r3, r2, r3
 80029be:	687a      	ldr	r2, [r7, #4]
 80029c0:	429a      	cmp	r2, r3
 80029c2:	d302      	bcc.n	80029ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d136      	bne.n	8002a38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80029ca:	68bb      	ldr	r3, [r7, #8]
 80029cc:	0c1b      	lsrs	r3, r3, #16
 80029ce:	b2db      	uxtb	r3, r3
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	d10c      	bne.n	80029ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	695b      	ldr	r3, [r3, #20]
 80029da:	43da      	mvns	r2, r3
 80029dc:	68bb      	ldr	r3, [r7, #8]
 80029de:	4013      	ands	r3, r2
 80029e0:	b29b      	uxth	r3, r3
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	bf14      	ite	ne
 80029e6:	2301      	movne	r3, #1
 80029e8:	2300      	moveq	r3, #0
 80029ea:	b2db      	uxtb	r3, r3
 80029ec:	e00b      	b.n	8002a06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	699b      	ldr	r3, [r3, #24]
 80029f4:	43da      	mvns	r2, r3
 80029f6:	68bb      	ldr	r3, [r7, #8]
 80029f8:	4013      	ands	r3, r2
 80029fa:	b29b      	uxth	r3, r3
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	bf14      	ite	ne
 8002a00:	2301      	movne	r3, #1
 8002a02:	2300      	moveq	r3, #0
 8002a04:	b2db      	uxtb	r3, r3
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d016      	beq.n	8002a38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	2220      	movs	r2, #32
 8002a14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a24:	f043 0220 	orr.w	r2, r3, #32
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	e021      	b.n	8002a7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	0c1b      	lsrs	r3, r3, #16
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d10c      	bne.n	8002a5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	695b      	ldr	r3, [r3, #20]
 8002a48:	43da      	mvns	r2, r3
 8002a4a:	68bb      	ldr	r3, [r7, #8]
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	b29b      	uxth	r3, r3
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	bf14      	ite	ne
 8002a54:	2301      	movne	r3, #1
 8002a56:	2300      	moveq	r3, #0
 8002a58:	b2db      	uxtb	r3, r3
 8002a5a:	e00b      	b.n	8002a74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	699b      	ldr	r3, [r3, #24]
 8002a62:	43da      	mvns	r2, r3
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	4013      	ands	r3, r2
 8002a68:	b29b      	uxth	r3, r3
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	bf14      	ite	ne
 8002a6e:	2301      	movne	r3, #1
 8002a70:	2300      	moveq	r3, #0
 8002a72:	b2db      	uxtb	r3, r3
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	f47f af6d 	bne.w	8002954 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002a7a:	2300      	movs	r3, #0
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	3710      	adds	r7, #16
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}

08002a84 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b084      	sub	sp, #16
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	60f8      	str	r0, [r7, #12]
 8002a8c:	60b9      	str	r1, [r7, #8]
 8002a8e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a90:	e034      	b.n	8002afc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002a92:	68f8      	ldr	r0, [r7, #12]
 8002a94:	f000 f886 	bl	8002ba4 <I2C_IsAcknowledgeFailed>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d001      	beq.n	8002aa2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e034      	b.n	8002b0c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002aa8:	d028      	beq.n	8002afc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002aaa:	f7ff f927 	bl	8001cfc <HAL_GetTick>
 8002aae:	4602      	mov	r2, r0
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	1ad3      	subs	r3, r2, r3
 8002ab4:	68ba      	ldr	r2, [r7, #8]
 8002ab6:	429a      	cmp	r2, r3
 8002ab8:	d302      	bcc.n	8002ac0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002aba:	68bb      	ldr	r3, [r7, #8]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d11d      	bne.n	8002afc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	695b      	ldr	r3, [r3, #20]
 8002ac6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002aca:	2b80      	cmp	r3, #128	; 0x80
 8002acc:	d016      	beq.n	8002afc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	2220      	movs	r2, #32
 8002ad8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	2200      	movs	r2, #0
 8002ae0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae8:	f043 0220 	orr.w	r2, r3, #32
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	2200      	movs	r2, #0
 8002af4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002af8:	2301      	movs	r3, #1
 8002afa:	e007      	b.n	8002b0c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	695b      	ldr	r3, [r3, #20]
 8002b02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b06:	2b80      	cmp	r3, #128	; 0x80
 8002b08:	d1c3      	bne.n	8002a92 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002b0a:	2300      	movs	r3, #0
}
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	3710      	adds	r7, #16
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bd80      	pop	{r7, pc}

08002b14 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b084      	sub	sp, #16
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	60f8      	str	r0, [r7, #12]
 8002b1c:	60b9      	str	r1, [r7, #8]
 8002b1e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002b20:	e034      	b.n	8002b8c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002b22:	68f8      	ldr	r0, [r7, #12]
 8002b24:	f000 f83e 	bl	8002ba4 <I2C_IsAcknowledgeFailed>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d001      	beq.n	8002b32 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e034      	b.n	8002b9c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b32:	68bb      	ldr	r3, [r7, #8]
 8002b34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b38:	d028      	beq.n	8002b8c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b3a:	f7ff f8df 	bl	8001cfc <HAL_GetTick>
 8002b3e:	4602      	mov	r2, r0
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	1ad3      	subs	r3, r2, r3
 8002b44:	68ba      	ldr	r2, [r7, #8]
 8002b46:	429a      	cmp	r2, r3
 8002b48:	d302      	bcc.n	8002b50 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002b4a:	68bb      	ldr	r3, [r7, #8]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d11d      	bne.n	8002b8c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	695b      	ldr	r3, [r3, #20]
 8002b56:	f003 0304 	and.w	r3, r3, #4
 8002b5a:	2b04      	cmp	r3, #4
 8002b5c:	d016      	beq.n	8002b8c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2200      	movs	r2, #0
 8002b62:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2220      	movs	r2, #32
 8002b68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b78:	f043 0220 	orr.w	r2, r3, #32
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	2200      	movs	r2, #0
 8002b84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e007      	b.n	8002b9c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	695b      	ldr	r3, [r3, #20]
 8002b92:	f003 0304 	and.w	r3, r3, #4
 8002b96:	2b04      	cmp	r3, #4
 8002b98:	d1c3      	bne.n	8002b22 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002b9a:	2300      	movs	r3, #0
}
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	3710      	adds	r7, #16
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bd80      	pop	{r7, pc}

08002ba4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b083      	sub	sp, #12
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	695b      	ldr	r3, [r3, #20]
 8002bb2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bb6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bba:	d11b      	bne.n	8002bf4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002bc4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2220      	movs	r2, #32
 8002bd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be0:	f043 0204 	orr.w	r2, r3, #4
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2200      	movs	r2, #0
 8002bec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	e000      	b.n	8002bf6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002bf4:	2300      	movs	r3, #0
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	370c      	adds	r7, #12
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bc80      	pop	{r7}
 8002bfe:	4770      	bx	lr

08002c00 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b086      	sub	sp, #24
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d101      	bne.n	8002c12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e26c      	b.n	80030ec <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 0301 	and.w	r3, r3, #1
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	f000 8087 	beq.w	8002d2e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c20:	4b92      	ldr	r3, [pc, #584]	; (8002e6c <HAL_RCC_OscConfig+0x26c>)
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	f003 030c 	and.w	r3, r3, #12
 8002c28:	2b04      	cmp	r3, #4
 8002c2a:	d00c      	beq.n	8002c46 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002c2c:	4b8f      	ldr	r3, [pc, #572]	; (8002e6c <HAL_RCC_OscConfig+0x26c>)
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	f003 030c 	and.w	r3, r3, #12
 8002c34:	2b08      	cmp	r3, #8
 8002c36:	d112      	bne.n	8002c5e <HAL_RCC_OscConfig+0x5e>
 8002c38:	4b8c      	ldr	r3, [pc, #560]	; (8002e6c <HAL_RCC_OscConfig+0x26c>)
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c44:	d10b      	bne.n	8002c5e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c46:	4b89      	ldr	r3, [pc, #548]	; (8002e6c <HAL_RCC_OscConfig+0x26c>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d06c      	beq.n	8002d2c <HAL_RCC_OscConfig+0x12c>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d168      	bne.n	8002d2c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e246      	b.n	80030ec <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c66:	d106      	bne.n	8002c76 <HAL_RCC_OscConfig+0x76>
 8002c68:	4b80      	ldr	r3, [pc, #512]	; (8002e6c <HAL_RCC_OscConfig+0x26c>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a7f      	ldr	r2, [pc, #508]	; (8002e6c <HAL_RCC_OscConfig+0x26c>)
 8002c6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c72:	6013      	str	r3, [r2, #0]
 8002c74:	e02e      	b.n	8002cd4 <HAL_RCC_OscConfig+0xd4>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d10c      	bne.n	8002c98 <HAL_RCC_OscConfig+0x98>
 8002c7e:	4b7b      	ldr	r3, [pc, #492]	; (8002e6c <HAL_RCC_OscConfig+0x26c>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a7a      	ldr	r2, [pc, #488]	; (8002e6c <HAL_RCC_OscConfig+0x26c>)
 8002c84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c88:	6013      	str	r3, [r2, #0]
 8002c8a:	4b78      	ldr	r3, [pc, #480]	; (8002e6c <HAL_RCC_OscConfig+0x26c>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a77      	ldr	r2, [pc, #476]	; (8002e6c <HAL_RCC_OscConfig+0x26c>)
 8002c90:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c94:	6013      	str	r3, [r2, #0]
 8002c96:	e01d      	b.n	8002cd4 <HAL_RCC_OscConfig+0xd4>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ca0:	d10c      	bne.n	8002cbc <HAL_RCC_OscConfig+0xbc>
 8002ca2:	4b72      	ldr	r3, [pc, #456]	; (8002e6c <HAL_RCC_OscConfig+0x26c>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a71      	ldr	r2, [pc, #452]	; (8002e6c <HAL_RCC_OscConfig+0x26c>)
 8002ca8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002cac:	6013      	str	r3, [r2, #0]
 8002cae:	4b6f      	ldr	r3, [pc, #444]	; (8002e6c <HAL_RCC_OscConfig+0x26c>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a6e      	ldr	r2, [pc, #440]	; (8002e6c <HAL_RCC_OscConfig+0x26c>)
 8002cb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cb8:	6013      	str	r3, [r2, #0]
 8002cba:	e00b      	b.n	8002cd4 <HAL_RCC_OscConfig+0xd4>
 8002cbc:	4b6b      	ldr	r3, [pc, #428]	; (8002e6c <HAL_RCC_OscConfig+0x26c>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a6a      	ldr	r2, [pc, #424]	; (8002e6c <HAL_RCC_OscConfig+0x26c>)
 8002cc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cc6:	6013      	str	r3, [r2, #0]
 8002cc8:	4b68      	ldr	r3, [pc, #416]	; (8002e6c <HAL_RCC_OscConfig+0x26c>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a67      	ldr	r2, [pc, #412]	; (8002e6c <HAL_RCC_OscConfig+0x26c>)
 8002cce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002cd2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d013      	beq.n	8002d04 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cdc:	f7ff f80e 	bl	8001cfc <HAL_GetTick>
 8002ce0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ce2:	e008      	b.n	8002cf6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ce4:	f7ff f80a 	bl	8001cfc <HAL_GetTick>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	1ad3      	subs	r3, r2, r3
 8002cee:	2b64      	cmp	r3, #100	; 0x64
 8002cf0:	d901      	bls.n	8002cf6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002cf2:	2303      	movs	r3, #3
 8002cf4:	e1fa      	b.n	80030ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cf6:	4b5d      	ldr	r3, [pc, #372]	; (8002e6c <HAL_RCC_OscConfig+0x26c>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d0f0      	beq.n	8002ce4 <HAL_RCC_OscConfig+0xe4>
 8002d02:	e014      	b.n	8002d2e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d04:	f7fe fffa 	bl	8001cfc <HAL_GetTick>
 8002d08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d0a:	e008      	b.n	8002d1e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d0c:	f7fe fff6 	bl	8001cfc <HAL_GetTick>
 8002d10:	4602      	mov	r2, r0
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	1ad3      	subs	r3, r2, r3
 8002d16:	2b64      	cmp	r3, #100	; 0x64
 8002d18:	d901      	bls.n	8002d1e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002d1a:	2303      	movs	r3, #3
 8002d1c:	e1e6      	b.n	80030ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d1e:	4b53      	ldr	r3, [pc, #332]	; (8002e6c <HAL_RCC_OscConfig+0x26c>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d1f0      	bne.n	8002d0c <HAL_RCC_OscConfig+0x10c>
 8002d2a:	e000      	b.n	8002d2e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f003 0302 	and.w	r3, r3, #2
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d063      	beq.n	8002e02 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d3a:	4b4c      	ldr	r3, [pc, #304]	; (8002e6c <HAL_RCC_OscConfig+0x26c>)
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	f003 030c 	and.w	r3, r3, #12
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d00b      	beq.n	8002d5e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002d46:	4b49      	ldr	r3, [pc, #292]	; (8002e6c <HAL_RCC_OscConfig+0x26c>)
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	f003 030c 	and.w	r3, r3, #12
 8002d4e:	2b08      	cmp	r3, #8
 8002d50:	d11c      	bne.n	8002d8c <HAL_RCC_OscConfig+0x18c>
 8002d52:	4b46      	ldr	r3, [pc, #280]	; (8002e6c <HAL_RCC_OscConfig+0x26c>)
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d116      	bne.n	8002d8c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d5e:	4b43      	ldr	r3, [pc, #268]	; (8002e6c <HAL_RCC_OscConfig+0x26c>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f003 0302 	and.w	r3, r3, #2
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d005      	beq.n	8002d76 <HAL_RCC_OscConfig+0x176>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	691b      	ldr	r3, [r3, #16]
 8002d6e:	2b01      	cmp	r3, #1
 8002d70:	d001      	beq.n	8002d76 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e1ba      	b.n	80030ec <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d76:	4b3d      	ldr	r3, [pc, #244]	; (8002e6c <HAL_RCC_OscConfig+0x26c>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	695b      	ldr	r3, [r3, #20]
 8002d82:	00db      	lsls	r3, r3, #3
 8002d84:	4939      	ldr	r1, [pc, #228]	; (8002e6c <HAL_RCC_OscConfig+0x26c>)
 8002d86:	4313      	orrs	r3, r2
 8002d88:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d8a:	e03a      	b.n	8002e02 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	691b      	ldr	r3, [r3, #16]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d020      	beq.n	8002dd6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d94:	4b36      	ldr	r3, [pc, #216]	; (8002e70 <HAL_RCC_OscConfig+0x270>)
 8002d96:	2201      	movs	r2, #1
 8002d98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d9a:	f7fe ffaf 	bl	8001cfc <HAL_GetTick>
 8002d9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002da0:	e008      	b.n	8002db4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002da2:	f7fe ffab 	bl	8001cfc <HAL_GetTick>
 8002da6:	4602      	mov	r2, r0
 8002da8:	693b      	ldr	r3, [r7, #16]
 8002daa:	1ad3      	subs	r3, r2, r3
 8002dac:	2b02      	cmp	r3, #2
 8002dae:	d901      	bls.n	8002db4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002db0:	2303      	movs	r3, #3
 8002db2:	e19b      	b.n	80030ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002db4:	4b2d      	ldr	r3, [pc, #180]	; (8002e6c <HAL_RCC_OscConfig+0x26c>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f003 0302 	and.w	r3, r3, #2
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d0f0      	beq.n	8002da2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dc0:	4b2a      	ldr	r3, [pc, #168]	; (8002e6c <HAL_RCC_OscConfig+0x26c>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	695b      	ldr	r3, [r3, #20]
 8002dcc:	00db      	lsls	r3, r3, #3
 8002dce:	4927      	ldr	r1, [pc, #156]	; (8002e6c <HAL_RCC_OscConfig+0x26c>)
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	600b      	str	r3, [r1, #0]
 8002dd4:	e015      	b.n	8002e02 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002dd6:	4b26      	ldr	r3, [pc, #152]	; (8002e70 <HAL_RCC_OscConfig+0x270>)
 8002dd8:	2200      	movs	r2, #0
 8002dda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ddc:	f7fe ff8e 	bl	8001cfc <HAL_GetTick>
 8002de0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002de2:	e008      	b.n	8002df6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002de4:	f7fe ff8a 	bl	8001cfc <HAL_GetTick>
 8002de8:	4602      	mov	r2, r0
 8002dea:	693b      	ldr	r3, [r7, #16]
 8002dec:	1ad3      	subs	r3, r2, r3
 8002dee:	2b02      	cmp	r3, #2
 8002df0:	d901      	bls.n	8002df6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002df2:	2303      	movs	r3, #3
 8002df4:	e17a      	b.n	80030ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002df6:	4b1d      	ldr	r3, [pc, #116]	; (8002e6c <HAL_RCC_OscConfig+0x26c>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f003 0302 	and.w	r3, r3, #2
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d1f0      	bne.n	8002de4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f003 0308 	and.w	r3, r3, #8
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d03a      	beq.n	8002e84 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	699b      	ldr	r3, [r3, #24]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d019      	beq.n	8002e4a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e16:	4b17      	ldr	r3, [pc, #92]	; (8002e74 <HAL_RCC_OscConfig+0x274>)
 8002e18:	2201      	movs	r2, #1
 8002e1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e1c:	f7fe ff6e 	bl	8001cfc <HAL_GetTick>
 8002e20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e22:	e008      	b.n	8002e36 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e24:	f7fe ff6a 	bl	8001cfc <HAL_GetTick>
 8002e28:	4602      	mov	r2, r0
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	1ad3      	subs	r3, r2, r3
 8002e2e:	2b02      	cmp	r3, #2
 8002e30:	d901      	bls.n	8002e36 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002e32:	2303      	movs	r3, #3
 8002e34:	e15a      	b.n	80030ec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e36:	4b0d      	ldr	r3, [pc, #52]	; (8002e6c <HAL_RCC_OscConfig+0x26c>)
 8002e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e3a:	f003 0302 	and.w	r3, r3, #2
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d0f0      	beq.n	8002e24 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002e42:	2001      	movs	r0, #1
 8002e44:	f000 fab8 	bl	80033b8 <RCC_Delay>
 8002e48:	e01c      	b.n	8002e84 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e4a:	4b0a      	ldr	r3, [pc, #40]	; (8002e74 <HAL_RCC_OscConfig+0x274>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e50:	f7fe ff54 	bl	8001cfc <HAL_GetTick>
 8002e54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e56:	e00f      	b.n	8002e78 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e58:	f7fe ff50 	bl	8001cfc <HAL_GetTick>
 8002e5c:	4602      	mov	r2, r0
 8002e5e:	693b      	ldr	r3, [r7, #16]
 8002e60:	1ad3      	subs	r3, r2, r3
 8002e62:	2b02      	cmp	r3, #2
 8002e64:	d908      	bls.n	8002e78 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002e66:	2303      	movs	r3, #3
 8002e68:	e140      	b.n	80030ec <HAL_RCC_OscConfig+0x4ec>
 8002e6a:	bf00      	nop
 8002e6c:	40021000 	.word	0x40021000
 8002e70:	42420000 	.word	0x42420000
 8002e74:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e78:	4b9e      	ldr	r3, [pc, #632]	; (80030f4 <HAL_RCC_OscConfig+0x4f4>)
 8002e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e7c:	f003 0302 	and.w	r3, r3, #2
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d1e9      	bne.n	8002e58 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f003 0304 	and.w	r3, r3, #4
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	f000 80a6 	beq.w	8002fde <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e92:	2300      	movs	r3, #0
 8002e94:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e96:	4b97      	ldr	r3, [pc, #604]	; (80030f4 <HAL_RCC_OscConfig+0x4f4>)
 8002e98:	69db      	ldr	r3, [r3, #28]
 8002e9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d10d      	bne.n	8002ebe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ea2:	4b94      	ldr	r3, [pc, #592]	; (80030f4 <HAL_RCC_OscConfig+0x4f4>)
 8002ea4:	69db      	ldr	r3, [r3, #28]
 8002ea6:	4a93      	ldr	r2, [pc, #588]	; (80030f4 <HAL_RCC_OscConfig+0x4f4>)
 8002ea8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002eac:	61d3      	str	r3, [r2, #28]
 8002eae:	4b91      	ldr	r3, [pc, #580]	; (80030f4 <HAL_RCC_OscConfig+0x4f4>)
 8002eb0:	69db      	ldr	r3, [r3, #28]
 8002eb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eb6:	60bb      	str	r3, [r7, #8]
 8002eb8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ebe:	4b8e      	ldr	r3, [pc, #568]	; (80030f8 <HAL_RCC_OscConfig+0x4f8>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d118      	bne.n	8002efc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002eca:	4b8b      	ldr	r3, [pc, #556]	; (80030f8 <HAL_RCC_OscConfig+0x4f8>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a8a      	ldr	r2, [pc, #552]	; (80030f8 <HAL_RCC_OscConfig+0x4f8>)
 8002ed0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ed4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ed6:	f7fe ff11 	bl	8001cfc <HAL_GetTick>
 8002eda:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002edc:	e008      	b.n	8002ef0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ede:	f7fe ff0d 	bl	8001cfc <HAL_GetTick>
 8002ee2:	4602      	mov	r2, r0
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	1ad3      	subs	r3, r2, r3
 8002ee8:	2b64      	cmp	r3, #100	; 0x64
 8002eea:	d901      	bls.n	8002ef0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002eec:	2303      	movs	r3, #3
 8002eee:	e0fd      	b.n	80030ec <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ef0:	4b81      	ldr	r3, [pc, #516]	; (80030f8 <HAL_RCC_OscConfig+0x4f8>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d0f0      	beq.n	8002ede <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	68db      	ldr	r3, [r3, #12]
 8002f00:	2b01      	cmp	r3, #1
 8002f02:	d106      	bne.n	8002f12 <HAL_RCC_OscConfig+0x312>
 8002f04:	4b7b      	ldr	r3, [pc, #492]	; (80030f4 <HAL_RCC_OscConfig+0x4f4>)
 8002f06:	6a1b      	ldr	r3, [r3, #32]
 8002f08:	4a7a      	ldr	r2, [pc, #488]	; (80030f4 <HAL_RCC_OscConfig+0x4f4>)
 8002f0a:	f043 0301 	orr.w	r3, r3, #1
 8002f0e:	6213      	str	r3, [r2, #32]
 8002f10:	e02d      	b.n	8002f6e <HAL_RCC_OscConfig+0x36e>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	68db      	ldr	r3, [r3, #12]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d10c      	bne.n	8002f34 <HAL_RCC_OscConfig+0x334>
 8002f1a:	4b76      	ldr	r3, [pc, #472]	; (80030f4 <HAL_RCC_OscConfig+0x4f4>)
 8002f1c:	6a1b      	ldr	r3, [r3, #32]
 8002f1e:	4a75      	ldr	r2, [pc, #468]	; (80030f4 <HAL_RCC_OscConfig+0x4f4>)
 8002f20:	f023 0301 	bic.w	r3, r3, #1
 8002f24:	6213      	str	r3, [r2, #32]
 8002f26:	4b73      	ldr	r3, [pc, #460]	; (80030f4 <HAL_RCC_OscConfig+0x4f4>)
 8002f28:	6a1b      	ldr	r3, [r3, #32]
 8002f2a:	4a72      	ldr	r2, [pc, #456]	; (80030f4 <HAL_RCC_OscConfig+0x4f4>)
 8002f2c:	f023 0304 	bic.w	r3, r3, #4
 8002f30:	6213      	str	r3, [r2, #32]
 8002f32:	e01c      	b.n	8002f6e <HAL_RCC_OscConfig+0x36e>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	68db      	ldr	r3, [r3, #12]
 8002f38:	2b05      	cmp	r3, #5
 8002f3a:	d10c      	bne.n	8002f56 <HAL_RCC_OscConfig+0x356>
 8002f3c:	4b6d      	ldr	r3, [pc, #436]	; (80030f4 <HAL_RCC_OscConfig+0x4f4>)
 8002f3e:	6a1b      	ldr	r3, [r3, #32]
 8002f40:	4a6c      	ldr	r2, [pc, #432]	; (80030f4 <HAL_RCC_OscConfig+0x4f4>)
 8002f42:	f043 0304 	orr.w	r3, r3, #4
 8002f46:	6213      	str	r3, [r2, #32]
 8002f48:	4b6a      	ldr	r3, [pc, #424]	; (80030f4 <HAL_RCC_OscConfig+0x4f4>)
 8002f4a:	6a1b      	ldr	r3, [r3, #32]
 8002f4c:	4a69      	ldr	r2, [pc, #420]	; (80030f4 <HAL_RCC_OscConfig+0x4f4>)
 8002f4e:	f043 0301 	orr.w	r3, r3, #1
 8002f52:	6213      	str	r3, [r2, #32]
 8002f54:	e00b      	b.n	8002f6e <HAL_RCC_OscConfig+0x36e>
 8002f56:	4b67      	ldr	r3, [pc, #412]	; (80030f4 <HAL_RCC_OscConfig+0x4f4>)
 8002f58:	6a1b      	ldr	r3, [r3, #32]
 8002f5a:	4a66      	ldr	r2, [pc, #408]	; (80030f4 <HAL_RCC_OscConfig+0x4f4>)
 8002f5c:	f023 0301 	bic.w	r3, r3, #1
 8002f60:	6213      	str	r3, [r2, #32]
 8002f62:	4b64      	ldr	r3, [pc, #400]	; (80030f4 <HAL_RCC_OscConfig+0x4f4>)
 8002f64:	6a1b      	ldr	r3, [r3, #32]
 8002f66:	4a63      	ldr	r2, [pc, #396]	; (80030f4 <HAL_RCC_OscConfig+0x4f4>)
 8002f68:	f023 0304 	bic.w	r3, r3, #4
 8002f6c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	68db      	ldr	r3, [r3, #12]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d015      	beq.n	8002fa2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f76:	f7fe fec1 	bl	8001cfc <HAL_GetTick>
 8002f7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f7c:	e00a      	b.n	8002f94 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f7e:	f7fe febd 	bl	8001cfc <HAL_GetTick>
 8002f82:	4602      	mov	r2, r0
 8002f84:	693b      	ldr	r3, [r7, #16]
 8002f86:	1ad3      	subs	r3, r2, r3
 8002f88:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d901      	bls.n	8002f94 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002f90:	2303      	movs	r3, #3
 8002f92:	e0ab      	b.n	80030ec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f94:	4b57      	ldr	r3, [pc, #348]	; (80030f4 <HAL_RCC_OscConfig+0x4f4>)
 8002f96:	6a1b      	ldr	r3, [r3, #32]
 8002f98:	f003 0302 	and.w	r3, r3, #2
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d0ee      	beq.n	8002f7e <HAL_RCC_OscConfig+0x37e>
 8002fa0:	e014      	b.n	8002fcc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fa2:	f7fe feab 	bl	8001cfc <HAL_GetTick>
 8002fa6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fa8:	e00a      	b.n	8002fc0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002faa:	f7fe fea7 	bl	8001cfc <HAL_GetTick>
 8002fae:	4602      	mov	r2, r0
 8002fb0:	693b      	ldr	r3, [r7, #16]
 8002fb2:	1ad3      	subs	r3, r2, r3
 8002fb4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d901      	bls.n	8002fc0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002fbc:	2303      	movs	r3, #3
 8002fbe:	e095      	b.n	80030ec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fc0:	4b4c      	ldr	r3, [pc, #304]	; (80030f4 <HAL_RCC_OscConfig+0x4f4>)
 8002fc2:	6a1b      	ldr	r3, [r3, #32]
 8002fc4:	f003 0302 	and.w	r3, r3, #2
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d1ee      	bne.n	8002faa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002fcc:	7dfb      	ldrb	r3, [r7, #23]
 8002fce:	2b01      	cmp	r3, #1
 8002fd0:	d105      	bne.n	8002fde <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fd2:	4b48      	ldr	r3, [pc, #288]	; (80030f4 <HAL_RCC_OscConfig+0x4f4>)
 8002fd4:	69db      	ldr	r3, [r3, #28]
 8002fd6:	4a47      	ldr	r2, [pc, #284]	; (80030f4 <HAL_RCC_OscConfig+0x4f4>)
 8002fd8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002fdc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	69db      	ldr	r3, [r3, #28]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	f000 8081 	beq.w	80030ea <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002fe8:	4b42      	ldr	r3, [pc, #264]	; (80030f4 <HAL_RCC_OscConfig+0x4f4>)
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	f003 030c 	and.w	r3, r3, #12
 8002ff0:	2b08      	cmp	r3, #8
 8002ff2:	d061      	beq.n	80030b8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	69db      	ldr	r3, [r3, #28]
 8002ff8:	2b02      	cmp	r3, #2
 8002ffa:	d146      	bne.n	800308a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ffc:	4b3f      	ldr	r3, [pc, #252]	; (80030fc <HAL_RCC_OscConfig+0x4fc>)
 8002ffe:	2200      	movs	r2, #0
 8003000:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003002:	f7fe fe7b 	bl	8001cfc <HAL_GetTick>
 8003006:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003008:	e008      	b.n	800301c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800300a:	f7fe fe77 	bl	8001cfc <HAL_GetTick>
 800300e:	4602      	mov	r2, r0
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	1ad3      	subs	r3, r2, r3
 8003014:	2b02      	cmp	r3, #2
 8003016:	d901      	bls.n	800301c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003018:	2303      	movs	r3, #3
 800301a:	e067      	b.n	80030ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800301c:	4b35      	ldr	r3, [pc, #212]	; (80030f4 <HAL_RCC_OscConfig+0x4f4>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003024:	2b00      	cmp	r3, #0
 8003026:	d1f0      	bne.n	800300a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6a1b      	ldr	r3, [r3, #32]
 800302c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003030:	d108      	bne.n	8003044 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003032:	4b30      	ldr	r3, [pc, #192]	; (80030f4 <HAL_RCC_OscConfig+0x4f4>)
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	492d      	ldr	r1, [pc, #180]	; (80030f4 <HAL_RCC_OscConfig+0x4f4>)
 8003040:	4313      	orrs	r3, r2
 8003042:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003044:	4b2b      	ldr	r3, [pc, #172]	; (80030f4 <HAL_RCC_OscConfig+0x4f4>)
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6a19      	ldr	r1, [r3, #32]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003054:	430b      	orrs	r3, r1
 8003056:	4927      	ldr	r1, [pc, #156]	; (80030f4 <HAL_RCC_OscConfig+0x4f4>)
 8003058:	4313      	orrs	r3, r2
 800305a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800305c:	4b27      	ldr	r3, [pc, #156]	; (80030fc <HAL_RCC_OscConfig+0x4fc>)
 800305e:	2201      	movs	r2, #1
 8003060:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003062:	f7fe fe4b 	bl	8001cfc <HAL_GetTick>
 8003066:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003068:	e008      	b.n	800307c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800306a:	f7fe fe47 	bl	8001cfc <HAL_GetTick>
 800306e:	4602      	mov	r2, r0
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	1ad3      	subs	r3, r2, r3
 8003074:	2b02      	cmp	r3, #2
 8003076:	d901      	bls.n	800307c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003078:	2303      	movs	r3, #3
 800307a:	e037      	b.n	80030ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800307c:	4b1d      	ldr	r3, [pc, #116]	; (80030f4 <HAL_RCC_OscConfig+0x4f4>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003084:	2b00      	cmp	r3, #0
 8003086:	d0f0      	beq.n	800306a <HAL_RCC_OscConfig+0x46a>
 8003088:	e02f      	b.n	80030ea <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800308a:	4b1c      	ldr	r3, [pc, #112]	; (80030fc <HAL_RCC_OscConfig+0x4fc>)
 800308c:	2200      	movs	r2, #0
 800308e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003090:	f7fe fe34 	bl	8001cfc <HAL_GetTick>
 8003094:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003096:	e008      	b.n	80030aa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003098:	f7fe fe30 	bl	8001cfc <HAL_GetTick>
 800309c:	4602      	mov	r2, r0
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	1ad3      	subs	r3, r2, r3
 80030a2:	2b02      	cmp	r3, #2
 80030a4:	d901      	bls.n	80030aa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80030a6:	2303      	movs	r3, #3
 80030a8:	e020      	b.n	80030ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030aa:	4b12      	ldr	r3, [pc, #72]	; (80030f4 <HAL_RCC_OscConfig+0x4f4>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d1f0      	bne.n	8003098 <HAL_RCC_OscConfig+0x498>
 80030b6:	e018      	b.n	80030ea <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	69db      	ldr	r3, [r3, #28]
 80030bc:	2b01      	cmp	r3, #1
 80030be:	d101      	bne.n	80030c4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80030c0:	2301      	movs	r3, #1
 80030c2:	e013      	b.n	80030ec <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80030c4:	4b0b      	ldr	r3, [pc, #44]	; (80030f4 <HAL_RCC_OscConfig+0x4f4>)
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6a1b      	ldr	r3, [r3, #32]
 80030d4:	429a      	cmp	r2, r3
 80030d6:	d106      	bne.n	80030e6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030e2:	429a      	cmp	r2, r3
 80030e4:	d001      	beq.n	80030ea <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80030e6:	2301      	movs	r3, #1
 80030e8:	e000      	b.n	80030ec <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80030ea:	2300      	movs	r3, #0
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	3718      	adds	r7, #24
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}
 80030f4:	40021000 	.word	0x40021000
 80030f8:	40007000 	.word	0x40007000
 80030fc:	42420060 	.word	0x42420060

08003100 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b084      	sub	sp, #16
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
 8003108:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d101      	bne.n	8003114 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	e0d0      	b.n	80032b6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003114:	4b6a      	ldr	r3, [pc, #424]	; (80032c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f003 0307 	and.w	r3, r3, #7
 800311c:	683a      	ldr	r2, [r7, #0]
 800311e:	429a      	cmp	r2, r3
 8003120:	d910      	bls.n	8003144 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003122:	4b67      	ldr	r3, [pc, #412]	; (80032c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f023 0207 	bic.w	r2, r3, #7
 800312a:	4965      	ldr	r1, [pc, #404]	; (80032c0 <HAL_RCC_ClockConfig+0x1c0>)
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	4313      	orrs	r3, r2
 8003130:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003132:	4b63      	ldr	r3, [pc, #396]	; (80032c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f003 0307 	and.w	r3, r3, #7
 800313a:	683a      	ldr	r2, [r7, #0]
 800313c:	429a      	cmp	r2, r3
 800313e:	d001      	beq.n	8003144 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	e0b8      	b.n	80032b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f003 0302 	and.w	r3, r3, #2
 800314c:	2b00      	cmp	r3, #0
 800314e:	d020      	beq.n	8003192 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f003 0304 	and.w	r3, r3, #4
 8003158:	2b00      	cmp	r3, #0
 800315a:	d005      	beq.n	8003168 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800315c:	4b59      	ldr	r3, [pc, #356]	; (80032c4 <HAL_RCC_ClockConfig+0x1c4>)
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	4a58      	ldr	r2, [pc, #352]	; (80032c4 <HAL_RCC_ClockConfig+0x1c4>)
 8003162:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003166:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f003 0308 	and.w	r3, r3, #8
 8003170:	2b00      	cmp	r3, #0
 8003172:	d005      	beq.n	8003180 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003174:	4b53      	ldr	r3, [pc, #332]	; (80032c4 <HAL_RCC_ClockConfig+0x1c4>)
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	4a52      	ldr	r2, [pc, #328]	; (80032c4 <HAL_RCC_ClockConfig+0x1c4>)
 800317a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800317e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003180:	4b50      	ldr	r3, [pc, #320]	; (80032c4 <HAL_RCC_ClockConfig+0x1c4>)
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	494d      	ldr	r1, [pc, #308]	; (80032c4 <HAL_RCC_ClockConfig+0x1c4>)
 800318e:	4313      	orrs	r3, r2
 8003190:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f003 0301 	and.w	r3, r3, #1
 800319a:	2b00      	cmp	r3, #0
 800319c:	d040      	beq.n	8003220 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	2b01      	cmp	r3, #1
 80031a4:	d107      	bne.n	80031b6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031a6:	4b47      	ldr	r3, [pc, #284]	; (80032c4 <HAL_RCC_ClockConfig+0x1c4>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d115      	bne.n	80031de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031b2:	2301      	movs	r3, #1
 80031b4:	e07f      	b.n	80032b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	2b02      	cmp	r3, #2
 80031bc:	d107      	bne.n	80031ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031be:	4b41      	ldr	r3, [pc, #260]	; (80032c4 <HAL_RCC_ClockConfig+0x1c4>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d109      	bne.n	80031de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	e073      	b.n	80032b6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031ce:	4b3d      	ldr	r3, [pc, #244]	; (80032c4 <HAL_RCC_ClockConfig+0x1c4>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f003 0302 	and.w	r3, r3, #2
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d101      	bne.n	80031de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031da:	2301      	movs	r3, #1
 80031dc:	e06b      	b.n	80032b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80031de:	4b39      	ldr	r3, [pc, #228]	; (80032c4 <HAL_RCC_ClockConfig+0x1c4>)
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	f023 0203 	bic.w	r2, r3, #3
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	4936      	ldr	r1, [pc, #216]	; (80032c4 <HAL_RCC_ClockConfig+0x1c4>)
 80031ec:	4313      	orrs	r3, r2
 80031ee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80031f0:	f7fe fd84 	bl	8001cfc <HAL_GetTick>
 80031f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031f6:	e00a      	b.n	800320e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031f8:	f7fe fd80 	bl	8001cfc <HAL_GetTick>
 80031fc:	4602      	mov	r2, r0
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	1ad3      	subs	r3, r2, r3
 8003202:	f241 3288 	movw	r2, #5000	; 0x1388
 8003206:	4293      	cmp	r3, r2
 8003208:	d901      	bls.n	800320e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800320a:	2303      	movs	r3, #3
 800320c:	e053      	b.n	80032b6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800320e:	4b2d      	ldr	r3, [pc, #180]	; (80032c4 <HAL_RCC_ClockConfig+0x1c4>)
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	f003 020c 	and.w	r2, r3, #12
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	009b      	lsls	r3, r3, #2
 800321c:	429a      	cmp	r2, r3
 800321e:	d1eb      	bne.n	80031f8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003220:	4b27      	ldr	r3, [pc, #156]	; (80032c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f003 0307 	and.w	r3, r3, #7
 8003228:	683a      	ldr	r2, [r7, #0]
 800322a:	429a      	cmp	r2, r3
 800322c:	d210      	bcs.n	8003250 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800322e:	4b24      	ldr	r3, [pc, #144]	; (80032c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f023 0207 	bic.w	r2, r3, #7
 8003236:	4922      	ldr	r1, [pc, #136]	; (80032c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	4313      	orrs	r3, r2
 800323c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800323e:	4b20      	ldr	r3, [pc, #128]	; (80032c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f003 0307 	and.w	r3, r3, #7
 8003246:	683a      	ldr	r2, [r7, #0]
 8003248:	429a      	cmp	r2, r3
 800324a:	d001      	beq.n	8003250 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800324c:	2301      	movs	r3, #1
 800324e:	e032      	b.n	80032b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f003 0304 	and.w	r3, r3, #4
 8003258:	2b00      	cmp	r3, #0
 800325a:	d008      	beq.n	800326e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800325c:	4b19      	ldr	r3, [pc, #100]	; (80032c4 <HAL_RCC_ClockConfig+0x1c4>)
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	68db      	ldr	r3, [r3, #12]
 8003268:	4916      	ldr	r1, [pc, #88]	; (80032c4 <HAL_RCC_ClockConfig+0x1c4>)
 800326a:	4313      	orrs	r3, r2
 800326c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f003 0308 	and.w	r3, r3, #8
 8003276:	2b00      	cmp	r3, #0
 8003278:	d009      	beq.n	800328e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800327a:	4b12      	ldr	r3, [pc, #72]	; (80032c4 <HAL_RCC_ClockConfig+0x1c4>)
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	691b      	ldr	r3, [r3, #16]
 8003286:	00db      	lsls	r3, r3, #3
 8003288:	490e      	ldr	r1, [pc, #56]	; (80032c4 <HAL_RCC_ClockConfig+0x1c4>)
 800328a:	4313      	orrs	r3, r2
 800328c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800328e:	f000 f821 	bl	80032d4 <HAL_RCC_GetSysClockFreq>
 8003292:	4602      	mov	r2, r0
 8003294:	4b0b      	ldr	r3, [pc, #44]	; (80032c4 <HAL_RCC_ClockConfig+0x1c4>)
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	091b      	lsrs	r3, r3, #4
 800329a:	f003 030f 	and.w	r3, r3, #15
 800329e:	490a      	ldr	r1, [pc, #40]	; (80032c8 <HAL_RCC_ClockConfig+0x1c8>)
 80032a0:	5ccb      	ldrb	r3, [r1, r3]
 80032a2:	fa22 f303 	lsr.w	r3, r2, r3
 80032a6:	4a09      	ldr	r2, [pc, #36]	; (80032cc <HAL_RCC_ClockConfig+0x1cc>)
 80032a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80032aa:	4b09      	ldr	r3, [pc, #36]	; (80032d0 <HAL_RCC_ClockConfig+0x1d0>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4618      	mov	r0, r3
 80032b0:	f7fe fce2 	bl	8001c78 <HAL_InitTick>

  return HAL_OK;
 80032b4:	2300      	movs	r3, #0
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	3710      	adds	r7, #16
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}
 80032be:	bf00      	nop
 80032c0:	40022000 	.word	0x40022000
 80032c4:	40021000 	.word	0x40021000
 80032c8:	080045e8 	.word	0x080045e8
 80032cc:	20000010 	.word	0x20000010
 80032d0:	20000014 	.word	0x20000014

080032d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80032d4:	b480      	push	{r7}
 80032d6:	b087      	sub	sp, #28
 80032d8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80032da:	2300      	movs	r3, #0
 80032dc:	60fb      	str	r3, [r7, #12]
 80032de:	2300      	movs	r3, #0
 80032e0:	60bb      	str	r3, [r7, #8]
 80032e2:	2300      	movs	r3, #0
 80032e4:	617b      	str	r3, [r7, #20]
 80032e6:	2300      	movs	r3, #0
 80032e8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80032ea:	2300      	movs	r3, #0
 80032ec:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80032ee:	4b1e      	ldr	r3, [pc, #120]	; (8003368 <HAL_RCC_GetSysClockFreq+0x94>)
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	f003 030c 	and.w	r3, r3, #12
 80032fa:	2b04      	cmp	r3, #4
 80032fc:	d002      	beq.n	8003304 <HAL_RCC_GetSysClockFreq+0x30>
 80032fe:	2b08      	cmp	r3, #8
 8003300:	d003      	beq.n	800330a <HAL_RCC_GetSysClockFreq+0x36>
 8003302:	e027      	b.n	8003354 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003304:	4b19      	ldr	r3, [pc, #100]	; (800336c <HAL_RCC_GetSysClockFreq+0x98>)
 8003306:	613b      	str	r3, [r7, #16]
      break;
 8003308:	e027      	b.n	800335a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	0c9b      	lsrs	r3, r3, #18
 800330e:	f003 030f 	and.w	r3, r3, #15
 8003312:	4a17      	ldr	r2, [pc, #92]	; (8003370 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003314:	5cd3      	ldrb	r3, [r2, r3]
 8003316:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800331e:	2b00      	cmp	r3, #0
 8003320:	d010      	beq.n	8003344 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003322:	4b11      	ldr	r3, [pc, #68]	; (8003368 <HAL_RCC_GetSysClockFreq+0x94>)
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	0c5b      	lsrs	r3, r3, #17
 8003328:	f003 0301 	and.w	r3, r3, #1
 800332c:	4a11      	ldr	r2, [pc, #68]	; (8003374 <HAL_RCC_GetSysClockFreq+0xa0>)
 800332e:	5cd3      	ldrb	r3, [r2, r3]
 8003330:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4a0d      	ldr	r2, [pc, #52]	; (800336c <HAL_RCC_GetSysClockFreq+0x98>)
 8003336:	fb02 f203 	mul.w	r2, r2, r3
 800333a:	68bb      	ldr	r3, [r7, #8]
 800333c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003340:	617b      	str	r3, [r7, #20]
 8003342:	e004      	b.n	800334e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	4a0c      	ldr	r2, [pc, #48]	; (8003378 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003348:	fb02 f303 	mul.w	r3, r2, r3
 800334c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	613b      	str	r3, [r7, #16]
      break;
 8003352:	e002      	b.n	800335a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003354:	4b05      	ldr	r3, [pc, #20]	; (800336c <HAL_RCC_GetSysClockFreq+0x98>)
 8003356:	613b      	str	r3, [r7, #16]
      break;
 8003358:	bf00      	nop
    }
  }
  return sysclockfreq;
 800335a:	693b      	ldr	r3, [r7, #16]
}
 800335c:	4618      	mov	r0, r3
 800335e:	371c      	adds	r7, #28
 8003360:	46bd      	mov	sp, r7
 8003362:	bc80      	pop	{r7}
 8003364:	4770      	bx	lr
 8003366:	bf00      	nop
 8003368:	40021000 	.word	0x40021000
 800336c:	007a1200 	.word	0x007a1200
 8003370:	08004600 	.word	0x08004600
 8003374:	08004610 	.word	0x08004610
 8003378:	003d0900 	.word	0x003d0900

0800337c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800337c:	b480      	push	{r7}
 800337e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003380:	4b02      	ldr	r3, [pc, #8]	; (800338c <HAL_RCC_GetHCLKFreq+0x10>)
 8003382:	681b      	ldr	r3, [r3, #0]
}
 8003384:	4618      	mov	r0, r3
 8003386:	46bd      	mov	sp, r7
 8003388:	bc80      	pop	{r7}
 800338a:	4770      	bx	lr
 800338c:	20000010 	.word	0x20000010

08003390 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003394:	f7ff fff2 	bl	800337c <HAL_RCC_GetHCLKFreq>
 8003398:	4602      	mov	r2, r0
 800339a:	4b05      	ldr	r3, [pc, #20]	; (80033b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	0a1b      	lsrs	r3, r3, #8
 80033a0:	f003 0307 	and.w	r3, r3, #7
 80033a4:	4903      	ldr	r1, [pc, #12]	; (80033b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80033a6:	5ccb      	ldrb	r3, [r1, r3]
 80033a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033ac:	4618      	mov	r0, r3
 80033ae:	bd80      	pop	{r7, pc}
 80033b0:	40021000 	.word	0x40021000
 80033b4:	080045f8 	.word	0x080045f8

080033b8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80033b8:	b480      	push	{r7}
 80033ba:	b085      	sub	sp, #20
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80033c0:	4b0a      	ldr	r3, [pc, #40]	; (80033ec <RCC_Delay+0x34>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a0a      	ldr	r2, [pc, #40]	; (80033f0 <RCC_Delay+0x38>)
 80033c6:	fba2 2303 	umull	r2, r3, r2, r3
 80033ca:	0a5b      	lsrs	r3, r3, #9
 80033cc:	687a      	ldr	r2, [r7, #4]
 80033ce:	fb02 f303 	mul.w	r3, r2, r3
 80033d2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80033d4:	bf00      	nop
  }
  while (Delay --);
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	1e5a      	subs	r2, r3, #1
 80033da:	60fa      	str	r2, [r7, #12]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d1f9      	bne.n	80033d4 <RCC_Delay+0x1c>
}
 80033e0:	bf00      	nop
 80033e2:	bf00      	nop
 80033e4:	3714      	adds	r7, #20
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bc80      	pop	{r7}
 80033ea:	4770      	bx	lr
 80033ec:	20000010 	.word	0x20000010
 80033f0:	10624dd3 	.word	0x10624dd3

080033f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b082      	sub	sp, #8
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d101      	bne.n	8003406 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	e041      	b.n	800348a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800340c:	b2db      	uxtb	r3, r3
 800340e:	2b00      	cmp	r3, #0
 8003410:	d106      	bne.n	8003420 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2200      	movs	r2, #0
 8003416:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800341a:	6878      	ldr	r0, [r7, #4]
 800341c:	f7fe fb5e 	bl	8001adc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2202      	movs	r2, #2
 8003424:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	3304      	adds	r3, #4
 8003430:	4619      	mov	r1, r3
 8003432:	4610      	mov	r0, r2
 8003434:	f000 fa6e 	bl	8003914 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2201      	movs	r2, #1
 800343c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2201      	movs	r2, #1
 8003444:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2201      	movs	r2, #1
 800344c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2201      	movs	r2, #1
 8003454:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2201      	movs	r2, #1
 800345c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2201      	movs	r2, #1
 8003464:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2201      	movs	r2, #1
 800346c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2201      	movs	r2, #1
 8003474:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2201      	movs	r2, #1
 800347c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2201      	movs	r2, #1
 8003484:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003488:	2300      	movs	r3, #0
}
 800348a:	4618      	mov	r0, r3
 800348c:	3708      	adds	r7, #8
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}
	...

08003494 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003494:	b480      	push	{r7}
 8003496:	b085      	sub	sp, #20
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034a2:	b2db      	uxtb	r3, r3
 80034a4:	2b01      	cmp	r3, #1
 80034a6:	d001      	beq.n	80034ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	e035      	b.n	8003518 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2202      	movs	r2, #2
 80034b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	68da      	ldr	r2, [r3, #12]
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f042 0201 	orr.w	r2, r2, #1
 80034c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a16      	ldr	r2, [pc, #88]	; (8003524 <HAL_TIM_Base_Start_IT+0x90>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d009      	beq.n	80034e2 <HAL_TIM_Base_Start_IT+0x4e>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034d6:	d004      	beq.n	80034e2 <HAL_TIM_Base_Start_IT+0x4e>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a12      	ldr	r2, [pc, #72]	; (8003528 <HAL_TIM_Base_Start_IT+0x94>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d111      	bne.n	8003506 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	f003 0307 	and.w	r3, r3, #7
 80034ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	2b06      	cmp	r3, #6
 80034f2:	d010      	beq.n	8003516 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	681a      	ldr	r2, [r3, #0]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f042 0201 	orr.w	r2, r2, #1
 8003502:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003504:	e007      	b.n	8003516 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f042 0201 	orr.w	r2, r2, #1
 8003514:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003516:	2300      	movs	r3, #0
}
 8003518:	4618      	mov	r0, r3
 800351a:	3714      	adds	r7, #20
 800351c:	46bd      	mov	sp, r7
 800351e:	bc80      	pop	{r7}
 8003520:	4770      	bx	lr
 8003522:	bf00      	nop
 8003524:	40012c00 	.word	0x40012c00
 8003528:	40000400 	.word	0x40000400

0800352c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b082      	sub	sp, #8
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	691b      	ldr	r3, [r3, #16]
 800353a:	f003 0302 	and.w	r3, r3, #2
 800353e:	2b02      	cmp	r3, #2
 8003540:	d122      	bne.n	8003588 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	68db      	ldr	r3, [r3, #12]
 8003548:	f003 0302 	and.w	r3, r3, #2
 800354c:	2b02      	cmp	r3, #2
 800354e:	d11b      	bne.n	8003588 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f06f 0202 	mvn.w	r2, #2
 8003558:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2201      	movs	r2, #1
 800355e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	699b      	ldr	r3, [r3, #24]
 8003566:	f003 0303 	and.w	r3, r3, #3
 800356a:	2b00      	cmp	r3, #0
 800356c:	d003      	beq.n	8003576 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800356e:	6878      	ldr	r0, [r7, #4]
 8003570:	f000 f9b4 	bl	80038dc <HAL_TIM_IC_CaptureCallback>
 8003574:	e005      	b.n	8003582 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003576:	6878      	ldr	r0, [r7, #4]
 8003578:	f000 f9a7 	bl	80038ca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800357c:	6878      	ldr	r0, [r7, #4]
 800357e:	f000 f9b6 	bl	80038ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2200      	movs	r2, #0
 8003586:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	691b      	ldr	r3, [r3, #16]
 800358e:	f003 0304 	and.w	r3, r3, #4
 8003592:	2b04      	cmp	r3, #4
 8003594:	d122      	bne.n	80035dc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	68db      	ldr	r3, [r3, #12]
 800359c:	f003 0304 	and.w	r3, r3, #4
 80035a0:	2b04      	cmp	r3, #4
 80035a2:	d11b      	bne.n	80035dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f06f 0204 	mvn.w	r2, #4
 80035ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2202      	movs	r2, #2
 80035b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	699b      	ldr	r3, [r3, #24]
 80035ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d003      	beq.n	80035ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035c2:	6878      	ldr	r0, [r7, #4]
 80035c4:	f000 f98a 	bl	80038dc <HAL_TIM_IC_CaptureCallback>
 80035c8:	e005      	b.n	80035d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f000 f97d 	bl	80038ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035d0:	6878      	ldr	r0, [r7, #4]
 80035d2:	f000 f98c 	bl	80038ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2200      	movs	r2, #0
 80035da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	691b      	ldr	r3, [r3, #16]
 80035e2:	f003 0308 	and.w	r3, r3, #8
 80035e6:	2b08      	cmp	r3, #8
 80035e8:	d122      	bne.n	8003630 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	68db      	ldr	r3, [r3, #12]
 80035f0:	f003 0308 	and.w	r3, r3, #8
 80035f4:	2b08      	cmp	r3, #8
 80035f6:	d11b      	bne.n	8003630 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f06f 0208 	mvn.w	r2, #8
 8003600:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2204      	movs	r2, #4
 8003606:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	69db      	ldr	r3, [r3, #28]
 800360e:	f003 0303 	and.w	r3, r3, #3
 8003612:	2b00      	cmp	r3, #0
 8003614:	d003      	beq.n	800361e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	f000 f960 	bl	80038dc <HAL_TIM_IC_CaptureCallback>
 800361c:	e005      	b.n	800362a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800361e:	6878      	ldr	r0, [r7, #4]
 8003620:	f000 f953 	bl	80038ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003624:	6878      	ldr	r0, [r7, #4]
 8003626:	f000 f962 	bl	80038ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2200      	movs	r2, #0
 800362e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	691b      	ldr	r3, [r3, #16]
 8003636:	f003 0310 	and.w	r3, r3, #16
 800363a:	2b10      	cmp	r3, #16
 800363c:	d122      	bne.n	8003684 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	68db      	ldr	r3, [r3, #12]
 8003644:	f003 0310 	and.w	r3, r3, #16
 8003648:	2b10      	cmp	r3, #16
 800364a:	d11b      	bne.n	8003684 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f06f 0210 	mvn.w	r2, #16
 8003654:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2208      	movs	r2, #8
 800365a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	69db      	ldr	r3, [r3, #28]
 8003662:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003666:	2b00      	cmp	r3, #0
 8003668:	d003      	beq.n	8003672 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800366a:	6878      	ldr	r0, [r7, #4]
 800366c:	f000 f936 	bl	80038dc <HAL_TIM_IC_CaptureCallback>
 8003670:	e005      	b.n	800367e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003672:	6878      	ldr	r0, [r7, #4]
 8003674:	f000 f929 	bl	80038ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003678:	6878      	ldr	r0, [r7, #4]
 800367a:	f000 f938 	bl	80038ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2200      	movs	r2, #0
 8003682:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	691b      	ldr	r3, [r3, #16]
 800368a:	f003 0301 	and.w	r3, r3, #1
 800368e:	2b01      	cmp	r3, #1
 8003690:	d10e      	bne.n	80036b0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	68db      	ldr	r3, [r3, #12]
 8003698:	f003 0301 	and.w	r3, r3, #1
 800369c:	2b01      	cmp	r3, #1
 800369e:	d107      	bne.n	80036b0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f06f 0201 	mvn.w	r2, #1
 80036a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80036aa:	6878      	ldr	r0, [r7, #4]
 80036ac:	f7fe f91c 	bl	80018e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	691b      	ldr	r3, [r3, #16]
 80036b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036ba:	2b80      	cmp	r3, #128	; 0x80
 80036bc:	d10e      	bne.n	80036dc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	68db      	ldr	r3, [r3, #12]
 80036c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036c8:	2b80      	cmp	r3, #128	; 0x80
 80036ca:	d107      	bne.n	80036dc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80036d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80036d6:	6878      	ldr	r0, [r7, #4]
 80036d8:	f000 fa6b 	bl	8003bb2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	691b      	ldr	r3, [r3, #16]
 80036e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036e6:	2b40      	cmp	r3, #64	; 0x40
 80036e8:	d10e      	bne.n	8003708 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	68db      	ldr	r3, [r3, #12]
 80036f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036f4:	2b40      	cmp	r3, #64	; 0x40
 80036f6:	d107      	bne.n	8003708 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003700:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f000 f8fc 	bl	8003900 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	691b      	ldr	r3, [r3, #16]
 800370e:	f003 0320 	and.w	r3, r3, #32
 8003712:	2b20      	cmp	r3, #32
 8003714:	d10e      	bne.n	8003734 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	68db      	ldr	r3, [r3, #12]
 800371c:	f003 0320 	and.w	r3, r3, #32
 8003720:	2b20      	cmp	r3, #32
 8003722:	d107      	bne.n	8003734 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f06f 0220 	mvn.w	r2, #32
 800372c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	f000 fa36 	bl	8003ba0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003734:	bf00      	nop
 8003736:	3708      	adds	r7, #8
 8003738:	46bd      	mov	sp, r7
 800373a:	bd80      	pop	{r7, pc}

0800373c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b084      	sub	sp, #16
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
 8003744:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003746:	2300      	movs	r3, #0
 8003748:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003750:	2b01      	cmp	r3, #1
 8003752:	d101      	bne.n	8003758 <HAL_TIM_ConfigClockSource+0x1c>
 8003754:	2302      	movs	r3, #2
 8003756:	e0b4      	b.n	80038c2 <HAL_TIM_ConfigClockSource+0x186>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2201      	movs	r2, #1
 800375c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2202      	movs	r2, #2
 8003764:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003776:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800377e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	68ba      	ldr	r2, [r7, #8]
 8003786:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003790:	d03e      	beq.n	8003810 <HAL_TIM_ConfigClockSource+0xd4>
 8003792:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003796:	f200 8087 	bhi.w	80038a8 <HAL_TIM_ConfigClockSource+0x16c>
 800379a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800379e:	f000 8086 	beq.w	80038ae <HAL_TIM_ConfigClockSource+0x172>
 80037a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80037a6:	d87f      	bhi.n	80038a8 <HAL_TIM_ConfigClockSource+0x16c>
 80037a8:	2b70      	cmp	r3, #112	; 0x70
 80037aa:	d01a      	beq.n	80037e2 <HAL_TIM_ConfigClockSource+0xa6>
 80037ac:	2b70      	cmp	r3, #112	; 0x70
 80037ae:	d87b      	bhi.n	80038a8 <HAL_TIM_ConfigClockSource+0x16c>
 80037b0:	2b60      	cmp	r3, #96	; 0x60
 80037b2:	d050      	beq.n	8003856 <HAL_TIM_ConfigClockSource+0x11a>
 80037b4:	2b60      	cmp	r3, #96	; 0x60
 80037b6:	d877      	bhi.n	80038a8 <HAL_TIM_ConfigClockSource+0x16c>
 80037b8:	2b50      	cmp	r3, #80	; 0x50
 80037ba:	d03c      	beq.n	8003836 <HAL_TIM_ConfigClockSource+0xfa>
 80037bc:	2b50      	cmp	r3, #80	; 0x50
 80037be:	d873      	bhi.n	80038a8 <HAL_TIM_ConfigClockSource+0x16c>
 80037c0:	2b40      	cmp	r3, #64	; 0x40
 80037c2:	d058      	beq.n	8003876 <HAL_TIM_ConfigClockSource+0x13a>
 80037c4:	2b40      	cmp	r3, #64	; 0x40
 80037c6:	d86f      	bhi.n	80038a8 <HAL_TIM_ConfigClockSource+0x16c>
 80037c8:	2b30      	cmp	r3, #48	; 0x30
 80037ca:	d064      	beq.n	8003896 <HAL_TIM_ConfigClockSource+0x15a>
 80037cc:	2b30      	cmp	r3, #48	; 0x30
 80037ce:	d86b      	bhi.n	80038a8 <HAL_TIM_ConfigClockSource+0x16c>
 80037d0:	2b20      	cmp	r3, #32
 80037d2:	d060      	beq.n	8003896 <HAL_TIM_ConfigClockSource+0x15a>
 80037d4:	2b20      	cmp	r3, #32
 80037d6:	d867      	bhi.n	80038a8 <HAL_TIM_ConfigClockSource+0x16c>
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d05c      	beq.n	8003896 <HAL_TIM_ConfigClockSource+0x15a>
 80037dc:	2b10      	cmp	r3, #16
 80037de:	d05a      	beq.n	8003896 <HAL_TIM_ConfigClockSource+0x15a>
 80037e0:	e062      	b.n	80038a8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6818      	ldr	r0, [r3, #0]
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	6899      	ldr	r1, [r3, #8]
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	685a      	ldr	r2, [r3, #4]
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	68db      	ldr	r3, [r3, #12]
 80037f2:	f000 f95e 	bl	8003ab2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	689b      	ldr	r3, [r3, #8]
 80037fc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80037fe:	68bb      	ldr	r3, [r7, #8]
 8003800:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003804:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	68ba      	ldr	r2, [r7, #8]
 800380c:	609a      	str	r2, [r3, #8]
      break;
 800380e:	e04f      	b.n	80038b0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6818      	ldr	r0, [r3, #0]
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	6899      	ldr	r1, [r3, #8]
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	685a      	ldr	r2, [r3, #4]
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	68db      	ldr	r3, [r3, #12]
 8003820:	f000 f947 	bl	8003ab2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	689a      	ldr	r2, [r3, #8]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003832:	609a      	str	r2, [r3, #8]
      break;
 8003834:	e03c      	b.n	80038b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6818      	ldr	r0, [r3, #0]
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	6859      	ldr	r1, [r3, #4]
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	68db      	ldr	r3, [r3, #12]
 8003842:	461a      	mov	r2, r3
 8003844:	f000 f8be 	bl	80039c4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	2150      	movs	r1, #80	; 0x50
 800384e:	4618      	mov	r0, r3
 8003850:	f000 f915 	bl	8003a7e <TIM_ITRx_SetConfig>
      break;
 8003854:	e02c      	b.n	80038b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6818      	ldr	r0, [r3, #0]
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	6859      	ldr	r1, [r3, #4]
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	68db      	ldr	r3, [r3, #12]
 8003862:	461a      	mov	r2, r3
 8003864:	f000 f8dc 	bl	8003a20 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	2160      	movs	r1, #96	; 0x60
 800386e:	4618      	mov	r0, r3
 8003870:	f000 f905 	bl	8003a7e <TIM_ITRx_SetConfig>
      break;
 8003874:	e01c      	b.n	80038b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6818      	ldr	r0, [r3, #0]
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	6859      	ldr	r1, [r3, #4]
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	68db      	ldr	r3, [r3, #12]
 8003882:	461a      	mov	r2, r3
 8003884:	f000 f89e 	bl	80039c4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	2140      	movs	r1, #64	; 0x40
 800388e:	4618      	mov	r0, r3
 8003890:	f000 f8f5 	bl	8003a7e <TIM_ITRx_SetConfig>
      break;
 8003894:	e00c      	b.n	80038b0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4619      	mov	r1, r3
 80038a0:	4610      	mov	r0, r2
 80038a2:	f000 f8ec 	bl	8003a7e <TIM_ITRx_SetConfig>
      break;
 80038a6:	e003      	b.n	80038b0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80038a8:	2301      	movs	r3, #1
 80038aa:	73fb      	strb	r3, [r7, #15]
      break;
 80038ac:	e000      	b.n	80038b0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80038ae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2201      	movs	r2, #1
 80038b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2200      	movs	r2, #0
 80038bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80038c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80038c2:	4618      	mov	r0, r3
 80038c4:	3710      	adds	r7, #16
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}

080038ca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80038ca:	b480      	push	{r7}
 80038cc:	b083      	sub	sp, #12
 80038ce:	af00      	add	r7, sp, #0
 80038d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80038d2:	bf00      	nop
 80038d4:	370c      	adds	r7, #12
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bc80      	pop	{r7}
 80038da:	4770      	bx	lr

080038dc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80038dc:	b480      	push	{r7}
 80038de:	b083      	sub	sp, #12
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80038e4:	bf00      	nop
 80038e6:	370c      	adds	r7, #12
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bc80      	pop	{r7}
 80038ec:	4770      	bx	lr

080038ee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80038ee:	b480      	push	{r7}
 80038f0:	b083      	sub	sp, #12
 80038f2:	af00      	add	r7, sp, #0
 80038f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80038f6:	bf00      	nop
 80038f8:	370c      	adds	r7, #12
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bc80      	pop	{r7}
 80038fe:	4770      	bx	lr

08003900 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003900:	b480      	push	{r7}
 8003902:	b083      	sub	sp, #12
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003908:	bf00      	nop
 800390a:	370c      	adds	r7, #12
 800390c:	46bd      	mov	sp, r7
 800390e:	bc80      	pop	{r7}
 8003910:	4770      	bx	lr
	...

08003914 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003914:	b480      	push	{r7}
 8003916:	b085      	sub	sp, #20
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
 800391c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	4a25      	ldr	r2, [pc, #148]	; (80039bc <TIM_Base_SetConfig+0xa8>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d007      	beq.n	800393c <TIM_Base_SetConfig+0x28>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003932:	d003      	beq.n	800393c <TIM_Base_SetConfig+0x28>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	4a22      	ldr	r2, [pc, #136]	; (80039c0 <TIM_Base_SetConfig+0xac>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d108      	bne.n	800394e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003942:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	68fa      	ldr	r2, [r7, #12]
 800394a:	4313      	orrs	r3, r2
 800394c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	4a1a      	ldr	r2, [pc, #104]	; (80039bc <TIM_Base_SetConfig+0xa8>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d007      	beq.n	8003966 <TIM_Base_SetConfig+0x52>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800395c:	d003      	beq.n	8003966 <TIM_Base_SetConfig+0x52>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	4a17      	ldr	r2, [pc, #92]	; (80039c0 <TIM_Base_SetConfig+0xac>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d108      	bne.n	8003978 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800396c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	68db      	ldr	r3, [r3, #12]
 8003972:	68fa      	ldr	r2, [r7, #12]
 8003974:	4313      	orrs	r3, r2
 8003976:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	695b      	ldr	r3, [r3, #20]
 8003982:	4313      	orrs	r3, r2
 8003984:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	68fa      	ldr	r2, [r7, #12]
 800398a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	689a      	ldr	r2, [r3, #8]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	681a      	ldr	r2, [r3, #0]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	4a07      	ldr	r2, [pc, #28]	; (80039bc <TIM_Base_SetConfig+0xa8>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d103      	bne.n	80039ac <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	691a      	ldr	r2, [r3, #16]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2201      	movs	r2, #1
 80039b0:	615a      	str	r2, [r3, #20]
}
 80039b2:	bf00      	nop
 80039b4:	3714      	adds	r7, #20
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bc80      	pop	{r7}
 80039ba:	4770      	bx	lr
 80039bc:	40012c00 	.word	0x40012c00
 80039c0:	40000400 	.word	0x40000400

080039c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80039c4:	b480      	push	{r7}
 80039c6:	b087      	sub	sp, #28
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	60f8      	str	r0, [r7, #12]
 80039cc:	60b9      	str	r1, [r7, #8]
 80039ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	6a1b      	ldr	r3, [r3, #32]
 80039d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	6a1b      	ldr	r3, [r3, #32]
 80039da:	f023 0201 	bic.w	r2, r3, #1
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	699b      	ldr	r3, [r3, #24]
 80039e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80039ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	011b      	lsls	r3, r3, #4
 80039f4:	693a      	ldr	r2, [r7, #16]
 80039f6:	4313      	orrs	r3, r2
 80039f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80039fa:	697b      	ldr	r3, [r7, #20]
 80039fc:	f023 030a 	bic.w	r3, r3, #10
 8003a00:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003a02:	697a      	ldr	r2, [r7, #20]
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	4313      	orrs	r3, r2
 8003a08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	693a      	ldr	r2, [r7, #16]
 8003a0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	697a      	ldr	r2, [r7, #20]
 8003a14:	621a      	str	r2, [r3, #32]
}
 8003a16:	bf00      	nop
 8003a18:	371c      	adds	r7, #28
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bc80      	pop	{r7}
 8003a1e:	4770      	bx	lr

08003a20 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b087      	sub	sp, #28
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	60f8      	str	r0, [r7, #12]
 8003a28:	60b9      	str	r1, [r7, #8]
 8003a2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	6a1b      	ldr	r3, [r3, #32]
 8003a30:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	6a1b      	ldr	r3, [r3, #32]
 8003a36:	f023 0210 	bic.w	r2, r3, #16
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	699b      	ldr	r3, [r3, #24]
 8003a42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003a44:	693b      	ldr	r3, [r7, #16]
 8003a46:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003a4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	031b      	lsls	r3, r3, #12
 8003a50:	693a      	ldr	r2, [r7, #16]
 8003a52:	4313      	orrs	r3, r2
 8003a54:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003a56:	697b      	ldr	r3, [r7, #20]
 8003a58:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003a5c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003a5e:	68bb      	ldr	r3, [r7, #8]
 8003a60:	011b      	lsls	r3, r3, #4
 8003a62:	697a      	ldr	r2, [r7, #20]
 8003a64:	4313      	orrs	r3, r2
 8003a66:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	693a      	ldr	r2, [r7, #16]
 8003a6c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	697a      	ldr	r2, [r7, #20]
 8003a72:	621a      	str	r2, [r3, #32]
}
 8003a74:	bf00      	nop
 8003a76:	371c      	adds	r7, #28
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bc80      	pop	{r7}
 8003a7c:	4770      	bx	lr

08003a7e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003a7e:	b480      	push	{r7}
 8003a80:	b085      	sub	sp, #20
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	6078      	str	r0, [r7, #4]
 8003a86:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a94:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003a96:	683a      	ldr	r2, [r7, #0]
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	4313      	orrs	r3, r2
 8003a9c:	f043 0307 	orr.w	r3, r3, #7
 8003aa0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	68fa      	ldr	r2, [r7, #12]
 8003aa6:	609a      	str	r2, [r3, #8]
}
 8003aa8:	bf00      	nop
 8003aaa:	3714      	adds	r7, #20
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bc80      	pop	{r7}
 8003ab0:	4770      	bx	lr

08003ab2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003ab2:	b480      	push	{r7}
 8003ab4:	b087      	sub	sp, #28
 8003ab6:	af00      	add	r7, sp, #0
 8003ab8:	60f8      	str	r0, [r7, #12]
 8003aba:	60b9      	str	r1, [r7, #8]
 8003abc:	607a      	str	r2, [r7, #4]
 8003abe:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003acc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	021a      	lsls	r2, r3, #8
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	431a      	orrs	r2, r3
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	697a      	ldr	r2, [r7, #20]
 8003adc:	4313      	orrs	r3, r2
 8003ade:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	697a      	ldr	r2, [r7, #20]
 8003ae4:	609a      	str	r2, [r3, #8]
}
 8003ae6:	bf00      	nop
 8003ae8:	371c      	adds	r7, #28
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bc80      	pop	{r7}
 8003aee:	4770      	bx	lr

08003af0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003af0:	b480      	push	{r7}
 8003af2:	b085      	sub	sp, #20
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
 8003af8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b00:	2b01      	cmp	r3, #1
 8003b02:	d101      	bne.n	8003b08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b04:	2302      	movs	r3, #2
 8003b06:	e041      	b.n	8003b8c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2202      	movs	r2, #2
 8003b14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b2e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	68fa      	ldr	r2, [r7, #12]
 8003b36:	4313      	orrs	r3, r2
 8003b38:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	68fa      	ldr	r2, [r7, #12]
 8003b40:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a14      	ldr	r2, [pc, #80]	; (8003b98 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d009      	beq.n	8003b60 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b54:	d004      	beq.n	8003b60 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a10      	ldr	r2, [pc, #64]	; (8003b9c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d10c      	bne.n	8003b7a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003b60:	68bb      	ldr	r3, [r7, #8]
 8003b62:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003b66:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	68ba      	ldr	r2, [r7, #8]
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	68ba      	ldr	r2, [r7, #8]
 8003b78:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2201      	movs	r2, #1
 8003b7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2200      	movs	r2, #0
 8003b86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003b8a:	2300      	movs	r3, #0
}
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	3714      	adds	r7, #20
 8003b90:	46bd      	mov	sp, r7
 8003b92:	bc80      	pop	{r7}
 8003b94:	4770      	bx	lr
 8003b96:	bf00      	nop
 8003b98:	40012c00 	.word	0x40012c00
 8003b9c:	40000400 	.word	0x40000400

08003ba0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b083      	sub	sp, #12
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003ba8:	bf00      	nop
 8003baa:	370c      	adds	r7, #12
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bc80      	pop	{r7}
 8003bb0:	4770      	bx	lr

08003bb2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003bb2:	b480      	push	{r7}
 8003bb4:	b083      	sub	sp, #12
 8003bb6:	af00      	add	r7, sp, #0
 8003bb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003bba:	bf00      	nop
 8003bbc:	370c      	adds	r7, #12
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bc80      	pop	{r7}
 8003bc2:	4770      	bx	lr

08003bc4 <__errno>:
 8003bc4:	4b01      	ldr	r3, [pc, #4]	; (8003bcc <__errno+0x8>)
 8003bc6:	6818      	ldr	r0, [r3, #0]
 8003bc8:	4770      	bx	lr
 8003bca:	bf00      	nop
 8003bcc:	2000001c 	.word	0x2000001c

08003bd0 <__libc_init_array>:
 8003bd0:	b570      	push	{r4, r5, r6, lr}
 8003bd2:	2600      	movs	r6, #0
 8003bd4:	4d0c      	ldr	r5, [pc, #48]	; (8003c08 <__libc_init_array+0x38>)
 8003bd6:	4c0d      	ldr	r4, [pc, #52]	; (8003c0c <__libc_init_array+0x3c>)
 8003bd8:	1b64      	subs	r4, r4, r5
 8003bda:	10a4      	asrs	r4, r4, #2
 8003bdc:	42a6      	cmp	r6, r4
 8003bde:	d109      	bne.n	8003bf4 <__libc_init_array+0x24>
 8003be0:	f000 fc5c 	bl	800449c <_init>
 8003be4:	2600      	movs	r6, #0
 8003be6:	4d0a      	ldr	r5, [pc, #40]	; (8003c10 <__libc_init_array+0x40>)
 8003be8:	4c0a      	ldr	r4, [pc, #40]	; (8003c14 <__libc_init_array+0x44>)
 8003bea:	1b64      	subs	r4, r4, r5
 8003bec:	10a4      	asrs	r4, r4, #2
 8003bee:	42a6      	cmp	r6, r4
 8003bf0:	d105      	bne.n	8003bfe <__libc_init_array+0x2e>
 8003bf2:	bd70      	pop	{r4, r5, r6, pc}
 8003bf4:	f855 3b04 	ldr.w	r3, [r5], #4
 8003bf8:	4798      	blx	r3
 8003bfa:	3601      	adds	r6, #1
 8003bfc:	e7ee      	b.n	8003bdc <__libc_init_array+0xc>
 8003bfe:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c02:	4798      	blx	r3
 8003c04:	3601      	adds	r6, #1
 8003c06:	e7f2      	b.n	8003bee <__libc_init_array+0x1e>
 8003c08:	08004648 	.word	0x08004648
 8003c0c:	08004648 	.word	0x08004648
 8003c10:	08004648 	.word	0x08004648
 8003c14:	0800464c 	.word	0x0800464c

08003c18 <memset>:
 8003c18:	4603      	mov	r3, r0
 8003c1a:	4402      	add	r2, r0
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d100      	bne.n	8003c22 <memset+0xa>
 8003c20:	4770      	bx	lr
 8003c22:	f803 1b01 	strb.w	r1, [r3], #1
 8003c26:	e7f9      	b.n	8003c1c <memset+0x4>

08003c28 <_free_r>:
 8003c28:	b538      	push	{r3, r4, r5, lr}
 8003c2a:	4605      	mov	r5, r0
 8003c2c:	2900      	cmp	r1, #0
 8003c2e:	d043      	beq.n	8003cb8 <_free_r+0x90>
 8003c30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c34:	1f0c      	subs	r4, r1, #4
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	bfb8      	it	lt
 8003c3a:	18e4      	addlt	r4, r4, r3
 8003c3c:	f000 f8ca 	bl	8003dd4 <__malloc_lock>
 8003c40:	4a1e      	ldr	r2, [pc, #120]	; (8003cbc <_free_r+0x94>)
 8003c42:	6813      	ldr	r3, [r2, #0]
 8003c44:	4610      	mov	r0, r2
 8003c46:	b933      	cbnz	r3, 8003c56 <_free_r+0x2e>
 8003c48:	6063      	str	r3, [r4, #4]
 8003c4a:	6014      	str	r4, [r2, #0]
 8003c4c:	4628      	mov	r0, r5
 8003c4e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003c52:	f000 b8c5 	b.w	8003de0 <__malloc_unlock>
 8003c56:	42a3      	cmp	r3, r4
 8003c58:	d90a      	bls.n	8003c70 <_free_r+0x48>
 8003c5a:	6821      	ldr	r1, [r4, #0]
 8003c5c:	1862      	adds	r2, r4, r1
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	bf01      	itttt	eq
 8003c62:	681a      	ldreq	r2, [r3, #0]
 8003c64:	685b      	ldreq	r3, [r3, #4]
 8003c66:	1852      	addeq	r2, r2, r1
 8003c68:	6022      	streq	r2, [r4, #0]
 8003c6a:	6063      	str	r3, [r4, #4]
 8003c6c:	6004      	str	r4, [r0, #0]
 8003c6e:	e7ed      	b.n	8003c4c <_free_r+0x24>
 8003c70:	461a      	mov	r2, r3
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	b10b      	cbz	r3, 8003c7a <_free_r+0x52>
 8003c76:	42a3      	cmp	r3, r4
 8003c78:	d9fa      	bls.n	8003c70 <_free_r+0x48>
 8003c7a:	6811      	ldr	r1, [r2, #0]
 8003c7c:	1850      	adds	r0, r2, r1
 8003c7e:	42a0      	cmp	r0, r4
 8003c80:	d10b      	bne.n	8003c9a <_free_r+0x72>
 8003c82:	6820      	ldr	r0, [r4, #0]
 8003c84:	4401      	add	r1, r0
 8003c86:	1850      	adds	r0, r2, r1
 8003c88:	4283      	cmp	r3, r0
 8003c8a:	6011      	str	r1, [r2, #0]
 8003c8c:	d1de      	bne.n	8003c4c <_free_r+0x24>
 8003c8e:	6818      	ldr	r0, [r3, #0]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	4401      	add	r1, r0
 8003c94:	6011      	str	r1, [r2, #0]
 8003c96:	6053      	str	r3, [r2, #4]
 8003c98:	e7d8      	b.n	8003c4c <_free_r+0x24>
 8003c9a:	d902      	bls.n	8003ca2 <_free_r+0x7a>
 8003c9c:	230c      	movs	r3, #12
 8003c9e:	602b      	str	r3, [r5, #0]
 8003ca0:	e7d4      	b.n	8003c4c <_free_r+0x24>
 8003ca2:	6820      	ldr	r0, [r4, #0]
 8003ca4:	1821      	adds	r1, r4, r0
 8003ca6:	428b      	cmp	r3, r1
 8003ca8:	bf01      	itttt	eq
 8003caa:	6819      	ldreq	r1, [r3, #0]
 8003cac:	685b      	ldreq	r3, [r3, #4]
 8003cae:	1809      	addeq	r1, r1, r0
 8003cb0:	6021      	streq	r1, [r4, #0]
 8003cb2:	6063      	str	r3, [r4, #4]
 8003cb4:	6054      	str	r4, [r2, #4]
 8003cb6:	e7c9      	b.n	8003c4c <_free_r+0x24>
 8003cb8:	bd38      	pop	{r3, r4, r5, pc}
 8003cba:	bf00      	nop
 8003cbc:	20000148 	.word	0x20000148

08003cc0 <_malloc_r>:
 8003cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cc2:	1ccd      	adds	r5, r1, #3
 8003cc4:	f025 0503 	bic.w	r5, r5, #3
 8003cc8:	3508      	adds	r5, #8
 8003cca:	2d0c      	cmp	r5, #12
 8003ccc:	bf38      	it	cc
 8003cce:	250c      	movcc	r5, #12
 8003cd0:	2d00      	cmp	r5, #0
 8003cd2:	4606      	mov	r6, r0
 8003cd4:	db01      	blt.n	8003cda <_malloc_r+0x1a>
 8003cd6:	42a9      	cmp	r1, r5
 8003cd8:	d903      	bls.n	8003ce2 <_malloc_r+0x22>
 8003cda:	230c      	movs	r3, #12
 8003cdc:	6033      	str	r3, [r6, #0]
 8003cde:	2000      	movs	r0, #0
 8003ce0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003ce2:	f000 f877 	bl	8003dd4 <__malloc_lock>
 8003ce6:	4921      	ldr	r1, [pc, #132]	; (8003d6c <_malloc_r+0xac>)
 8003ce8:	680a      	ldr	r2, [r1, #0]
 8003cea:	4614      	mov	r4, r2
 8003cec:	b99c      	cbnz	r4, 8003d16 <_malloc_r+0x56>
 8003cee:	4f20      	ldr	r7, [pc, #128]	; (8003d70 <_malloc_r+0xb0>)
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	b923      	cbnz	r3, 8003cfe <_malloc_r+0x3e>
 8003cf4:	4621      	mov	r1, r4
 8003cf6:	4630      	mov	r0, r6
 8003cf8:	f000 f83c 	bl	8003d74 <_sbrk_r>
 8003cfc:	6038      	str	r0, [r7, #0]
 8003cfe:	4629      	mov	r1, r5
 8003d00:	4630      	mov	r0, r6
 8003d02:	f000 f837 	bl	8003d74 <_sbrk_r>
 8003d06:	1c43      	adds	r3, r0, #1
 8003d08:	d123      	bne.n	8003d52 <_malloc_r+0x92>
 8003d0a:	230c      	movs	r3, #12
 8003d0c:	4630      	mov	r0, r6
 8003d0e:	6033      	str	r3, [r6, #0]
 8003d10:	f000 f866 	bl	8003de0 <__malloc_unlock>
 8003d14:	e7e3      	b.n	8003cde <_malloc_r+0x1e>
 8003d16:	6823      	ldr	r3, [r4, #0]
 8003d18:	1b5b      	subs	r3, r3, r5
 8003d1a:	d417      	bmi.n	8003d4c <_malloc_r+0x8c>
 8003d1c:	2b0b      	cmp	r3, #11
 8003d1e:	d903      	bls.n	8003d28 <_malloc_r+0x68>
 8003d20:	6023      	str	r3, [r4, #0]
 8003d22:	441c      	add	r4, r3
 8003d24:	6025      	str	r5, [r4, #0]
 8003d26:	e004      	b.n	8003d32 <_malloc_r+0x72>
 8003d28:	6863      	ldr	r3, [r4, #4]
 8003d2a:	42a2      	cmp	r2, r4
 8003d2c:	bf0c      	ite	eq
 8003d2e:	600b      	streq	r3, [r1, #0]
 8003d30:	6053      	strne	r3, [r2, #4]
 8003d32:	4630      	mov	r0, r6
 8003d34:	f000 f854 	bl	8003de0 <__malloc_unlock>
 8003d38:	f104 000b 	add.w	r0, r4, #11
 8003d3c:	1d23      	adds	r3, r4, #4
 8003d3e:	f020 0007 	bic.w	r0, r0, #7
 8003d42:	1ac2      	subs	r2, r0, r3
 8003d44:	d0cc      	beq.n	8003ce0 <_malloc_r+0x20>
 8003d46:	1a1b      	subs	r3, r3, r0
 8003d48:	50a3      	str	r3, [r4, r2]
 8003d4a:	e7c9      	b.n	8003ce0 <_malloc_r+0x20>
 8003d4c:	4622      	mov	r2, r4
 8003d4e:	6864      	ldr	r4, [r4, #4]
 8003d50:	e7cc      	b.n	8003cec <_malloc_r+0x2c>
 8003d52:	1cc4      	adds	r4, r0, #3
 8003d54:	f024 0403 	bic.w	r4, r4, #3
 8003d58:	42a0      	cmp	r0, r4
 8003d5a:	d0e3      	beq.n	8003d24 <_malloc_r+0x64>
 8003d5c:	1a21      	subs	r1, r4, r0
 8003d5e:	4630      	mov	r0, r6
 8003d60:	f000 f808 	bl	8003d74 <_sbrk_r>
 8003d64:	3001      	adds	r0, #1
 8003d66:	d1dd      	bne.n	8003d24 <_malloc_r+0x64>
 8003d68:	e7cf      	b.n	8003d0a <_malloc_r+0x4a>
 8003d6a:	bf00      	nop
 8003d6c:	20000148 	.word	0x20000148
 8003d70:	2000014c 	.word	0x2000014c

08003d74 <_sbrk_r>:
 8003d74:	b538      	push	{r3, r4, r5, lr}
 8003d76:	2300      	movs	r3, #0
 8003d78:	4d05      	ldr	r5, [pc, #20]	; (8003d90 <_sbrk_r+0x1c>)
 8003d7a:	4604      	mov	r4, r0
 8003d7c:	4608      	mov	r0, r1
 8003d7e:	602b      	str	r3, [r5, #0]
 8003d80:	f7fd ff02 	bl	8001b88 <_sbrk>
 8003d84:	1c43      	adds	r3, r0, #1
 8003d86:	d102      	bne.n	8003d8e <_sbrk_r+0x1a>
 8003d88:	682b      	ldr	r3, [r5, #0]
 8003d8a:	b103      	cbz	r3, 8003d8e <_sbrk_r+0x1a>
 8003d8c:	6023      	str	r3, [r4, #0]
 8003d8e:	bd38      	pop	{r3, r4, r5, pc}
 8003d90:	200001f0 	.word	0x200001f0

08003d94 <siprintf>:
 8003d94:	b40e      	push	{r1, r2, r3}
 8003d96:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003d9a:	b500      	push	{lr}
 8003d9c:	b09c      	sub	sp, #112	; 0x70
 8003d9e:	ab1d      	add	r3, sp, #116	; 0x74
 8003da0:	9002      	str	r0, [sp, #8]
 8003da2:	9006      	str	r0, [sp, #24]
 8003da4:	9107      	str	r1, [sp, #28]
 8003da6:	9104      	str	r1, [sp, #16]
 8003da8:	4808      	ldr	r0, [pc, #32]	; (8003dcc <siprintf+0x38>)
 8003daa:	4909      	ldr	r1, [pc, #36]	; (8003dd0 <siprintf+0x3c>)
 8003dac:	f853 2b04 	ldr.w	r2, [r3], #4
 8003db0:	9105      	str	r1, [sp, #20]
 8003db2:	6800      	ldr	r0, [r0, #0]
 8003db4:	a902      	add	r1, sp, #8
 8003db6:	9301      	str	r3, [sp, #4]
 8003db8:	f000 f874 	bl	8003ea4 <_svfiprintf_r>
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	9b02      	ldr	r3, [sp, #8]
 8003dc0:	701a      	strb	r2, [r3, #0]
 8003dc2:	b01c      	add	sp, #112	; 0x70
 8003dc4:	f85d eb04 	ldr.w	lr, [sp], #4
 8003dc8:	b003      	add	sp, #12
 8003dca:	4770      	bx	lr
 8003dcc:	2000001c 	.word	0x2000001c
 8003dd0:	ffff0208 	.word	0xffff0208

08003dd4 <__malloc_lock>:
 8003dd4:	4801      	ldr	r0, [pc, #4]	; (8003ddc <__malloc_lock+0x8>)
 8003dd6:	f000 bafb 	b.w	80043d0 <__retarget_lock_acquire_recursive>
 8003dda:	bf00      	nop
 8003ddc:	200001f8 	.word	0x200001f8

08003de0 <__malloc_unlock>:
 8003de0:	4801      	ldr	r0, [pc, #4]	; (8003de8 <__malloc_unlock+0x8>)
 8003de2:	f000 baf6 	b.w	80043d2 <__retarget_lock_release_recursive>
 8003de6:	bf00      	nop
 8003de8:	200001f8 	.word	0x200001f8

08003dec <__ssputs_r>:
 8003dec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003df0:	688e      	ldr	r6, [r1, #8]
 8003df2:	4682      	mov	sl, r0
 8003df4:	429e      	cmp	r6, r3
 8003df6:	460c      	mov	r4, r1
 8003df8:	4690      	mov	r8, r2
 8003dfa:	461f      	mov	r7, r3
 8003dfc:	d838      	bhi.n	8003e70 <__ssputs_r+0x84>
 8003dfe:	898a      	ldrh	r2, [r1, #12]
 8003e00:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003e04:	d032      	beq.n	8003e6c <__ssputs_r+0x80>
 8003e06:	6825      	ldr	r5, [r4, #0]
 8003e08:	6909      	ldr	r1, [r1, #16]
 8003e0a:	3301      	adds	r3, #1
 8003e0c:	eba5 0901 	sub.w	r9, r5, r1
 8003e10:	6965      	ldr	r5, [r4, #20]
 8003e12:	444b      	add	r3, r9
 8003e14:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003e18:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003e1c:	106d      	asrs	r5, r5, #1
 8003e1e:	429d      	cmp	r5, r3
 8003e20:	bf38      	it	cc
 8003e22:	461d      	movcc	r5, r3
 8003e24:	0553      	lsls	r3, r2, #21
 8003e26:	d531      	bpl.n	8003e8c <__ssputs_r+0xa0>
 8003e28:	4629      	mov	r1, r5
 8003e2a:	f7ff ff49 	bl	8003cc0 <_malloc_r>
 8003e2e:	4606      	mov	r6, r0
 8003e30:	b950      	cbnz	r0, 8003e48 <__ssputs_r+0x5c>
 8003e32:	230c      	movs	r3, #12
 8003e34:	f04f 30ff 	mov.w	r0, #4294967295
 8003e38:	f8ca 3000 	str.w	r3, [sl]
 8003e3c:	89a3      	ldrh	r3, [r4, #12]
 8003e3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e42:	81a3      	strh	r3, [r4, #12]
 8003e44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e48:	464a      	mov	r2, r9
 8003e4a:	6921      	ldr	r1, [r4, #16]
 8003e4c:	f000 fad0 	bl	80043f0 <memcpy>
 8003e50:	89a3      	ldrh	r3, [r4, #12]
 8003e52:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003e56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e5a:	81a3      	strh	r3, [r4, #12]
 8003e5c:	6126      	str	r6, [r4, #16]
 8003e5e:	444e      	add	r6, r9
 8003e60:	6026      	str	r6, [r4, #0]
 8003e62:	463e      	mov	r6, r7
 8003e64:	6165      	str	r5, [r4, #20]
 8003e66:	eba5 0509 	sub.w	r5, r5, r9
 8003e6a:	60a5      	str	r5, [r4, #8]
 8003e6c:	42be      	cmp	r6, r7
 8003e6e:	d900      	bls.n	8003e72 <__ssputs_r+0x86>
 8003e70:	463e      	mov	r6, r7
 8003e72:	4632      	mov	r2, r6
 8003e74:	4641      	mov	r1, r8
 8003e76:	6820      	ldr	r0, [r4, #0]
 8003e78:	f000 fac8 	bl	800440c <memmove>
 8003e7c:	68a3      	ldr	r3, [r4, #8]
 8003e7e:	6822      	ldr	r2, [r4, #0]
 8003e80:	1b9b      	subs	r3, r3, r6
 8003e82:	4432      	add	r2, r6
 8003e84:	2000      	movs	r0, #0
 8003e86:	60a3      	str	r3, [r4, #8]
 8003e88:	6022      	str	r2, [r4, #0]
 8003e8a:	e7db      	b.n	8003e44 <__ssputs_r+0x58>
 8003e8c:	462a      	mov	r2, r5
 8003e8e:	f000 fad7 	bl	8004440 <_realloc_r>
 8003e92:	4606      	mov	r6, r0
 8003e94:	2800      	cmp	r0, #0
 8003e96:	d1e1      	bne.n	8003e5c <__ssputs_r+0x70>
 8003e98:	4650      	mov	r0, sl
 8003e9a:	6921      	ldr	r1, [r4, #16]
 8003e9c:	f7ff fec4 	bl	8003c28 <_free_r>
 8003ea0:	e7c7      	b.n	8003e32 <__ssputs_r+0x46>
	...

08003ea4 <_svfiprintf_r>:
 8003ea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ea8:	4698      	mov	r8, r3
 8003eaa:	898b      	ldrh	r3, [r1, #12]
 8003eac:	4607      	mov	r7, r0
 8003eae:	061b      	lsls	r3, r3, #24
 8003eb0:	460d      	mov	r5, r1
 8003eb2:	4614      	mov	r4, r2
 8003eb4:	b09d      	sub	sp, #116	; 0x74
 8003eb6:	d50e      	bpl.n	8003ed6 <_svfiprintf_r+0x32>
 8003eb8:	690b      	ldr	r3, [r1, #16]
 8003eba:	b963      	cbnz	r3, 8003ed6 <_svfiprintf_r+0x32>
 8003ebc:	2140      	movs	r1, #64	; 0x40
 8003ebe:	f7ff feff 	bl	8003cc0 <_malloc_r>
 8003ec2:	6028      	str	r0, [r5, #0]
 8003ec4:	6128      	str	r0, [r5, #16]
 8003ec6:	b920      	cbnz	r0, 8003ed2 <_svfiprintf_r+0x2e>
 8003ec8:	230c      	movs	r3, #12
 8003eca:	603b      	str	r3, [r7, #0]
 8003ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8003ed0:	e0d1      	b.n	8004076 <_svfiprintf_r+0x1d2>
 8003ed2:	2340      	movs	r3, #64	; 0x40
 8003ed4:	616b      	str	r3, [r5, #20]
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	9309      	str	r3, [sp, #36]	; 0x24
 8003eda:	2320      	movs	r3, #32
 8003edc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003ee0:	2330      	movs	r3, #48	; 0x30
 8003ee2:	f04f 0901 	mov.w	r9, #1
 8003ee6:	f8cd 800c 	str.w	r8, [sp, #12]
 8003eea:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004090 <_svfiprintf_r+0x1ec>
 8003eee:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003ef2:	4623      	mov	r3, r4
 8003ef4:	469a      	mov	sl, r3
 8003ef6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003efa:	b10a      	cbz	r2, 8003f00 <_svfiprintf_r+0x5c>
 8003efc:	2a25      	cmp	r2, #37	; 0x25
 8003efe:	d1f9      	bne.n	8003ef4 <_svfiprintf_r+0x50>
 8003f00:	ebba 0b04 	subs.w	fp, sl, r4
 8003f04:	d00b      	beq.n	8003f1e <_svfiprintf_r+0x7a>
 8003f06:	465b      	mov	r3, fp
 8003f08:	4622      	mov	r2, r4
 8003f0a:	4629      	mov	r1, r5
 8003f0c:	4638      	mov	r0, r7
 8003f0e:	f7ff ff6d 	bl	8003dec <__ssputs_r>
 8003f12:	3001      	adds	r0, #1
 8003f14:	f000 80aa 	beq.w	800406c <_svfiprintf_r+0x1c8>
 8003f18:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003f1a:	445a      	add	r2, fp
 8003f1c:	9209      	str	r2, [sp, #36]	; 0x24
 8003f1e:	f89a 3000 	ldrb.w	r3, [sl]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	f000 80a2 	beq.w	800406c <_svfiprintf_r+0x1c8>
 8003f28:	2300      	movs	r3, #0
 8003f2a:	f04f 32ff 	mov.w	r2, #4294967295
 8003f2e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003f32:	f10a 0a01 	add.w	sl, sl, #1
 8003f36:	9304      	str	r3, [sp, #16]
 8003f38:	9307      	str	r3, [sp, #28]
 8003f3a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003f3e:	931a      	str	r3, [sp, #104]	; 0x68
 8003f40:	4654      	mov	r4, sl
 8003f42:	2205      	movs	r2, #5
 8003f44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f48:	4851      	ldr	r0, [pc, #324]	; (8004090 <_svfiprintf_r+0x1ec>)
 8003f4a:	f000 fa43 	bl	80043d4 <memchr>
 8003f4e:	9a04      	ldr	r2, [sp, #16]
 8003f50:	b9d8      	cbnz	r0, 8003f8a <_svfiprintf_r+0xe6>
 8003f52:	06d0      	lsls	r0, r2, #27
 8003f54:	bf44      	itt	mi
 8003f56:	2320      	movmi	r3, #32
 8003f58:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003f5c:	0711      	lsls	r1, r2, #28
 8003f5e:	bf44      	itt	mi
 8003f60:	232b      	movmi	r3, #43	; 0x2b
 8003f62:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003f66:	f89a 3000 	ldrb.w	r3, [sl]
 8003f6a:	2b2a      	cmp	r3, #42	; 0x2a
 8003f6c:	d015      	beq.n	8003f9a <_svfiprintf_r+0xf6>
 8003f6e:	4654      	mov	r4, sl
 8003f70:	2000      	movs	r0, #0
 8003f72:	f04f 0c0a 	mov.w	ip, #10
 8003f76:	9a07      	ldr	r2, [sp, #28]
 8003f78:	4621      	mov	r1, r4
 8003f7a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003f7e:	3b30      	subs	r3, #48	; 0x30
 8003f80:	2b09      	cmp	r3, #9
 8003f82:	d94e      	bls.n	8004022 <_svfiprintf_r+0x17e>
 8003f84:	b1b0      	cbz	r0, 8003fb4 <_svfiprintf_r+0x110>
 8003f86:	9207      	str	r2, [sp, #28]
 8003f88:	e014      	b.n	8003fb4 <_svfiprintf_r+0x110>
 8003f8a:	eba0 0308 	sub.w	r3, r0, r8
 8003f8e:	fa09 f303 	lsl.w	r3, r9, r3
 8003f92:	4313      	orrs	r3, r2
 8003f94:	46a2      	mov	sl, r4
 8003f96:	9304      	str	r3, [sp, #16]
 8003f98:	e7d2      	b.n	8003f40 <_svfiprintf_r+0x9c>
 8003f9a:	9b03      	ldr	r3, [sp, #12]
 8003f9c:	1d19      	adds	r1, r3, #4
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	9103      	str	r1, [sp, #12]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	bfbb      	ittet	lt
 8003fa6:	425b      	neglt	r3, r3
 8003fa8:	f042 0202 	orrlt.w	r2, r2, #2
 8003fac:	9307      	strge	r3, [sp, #28]
 8003fae:	9307      	strlt	r3, [sp, #28]
 8003fb0:	bfb8      	it	lt
 8003fb2:	9204      	strlt	r2, [sp, #16]
 8003fb4:	7823      	ldrb	r3, [r4, #0]
 8003fb6:	2b2e      	cmp	r3, #46	; 0x2e
 8003fb8:	d10c      	bne.n	8003fd4 <_svfiprintf_r+0x130>
 8003fba:	7863      	ldrb	r3, [r4, #1]
 8003fbc:	2b2a      	cmp	r3, #42	; 0x2a
 8003fbe:	d135      	bne.n	800402c <_svfiprintf_r+0x188>
 8003fc0:	9b03      	ldr	r3, [sp, #12]
 8003fc2:	3402      	adds	r4, #2
 8003fc4:	1d1a      	adds	r2, r3, #4
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	9203      	str	r2, [sp, #12]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	bfb8      	it	lt
 8003fce:	f04f 33ff 	movlt.w	r3, #4294967295
 8003fd2:	9305      	str	r3, [sp, #20]
 8003fd4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80040a0 <_svfiprintf_r+0x1fc>
 8003fd8:	2203      	movs	r2, #3
 8003fda:	4650      	mov	r0, sl
 8003fdc:	7821      	ldrb	r1, [r4, #0]
 8003fde:	f000 f9f9 	bl	80043d4 <memchr>
 8003fe2:	b140      	cbz	r0, 8003ff6 <_svfiprintf_r+0x152>
 8003fe4:	2340      	movs	r3, #64	; 0x40
 8003fe6:	eba0 000a 	sub.w	r0, r0, sl
 8003fea:	fa03 f000 	lsl.w	r0, r3, r0
 8003fee:	9b04      	ldr	r3, [sp, #16]
 8003ff0:	3401      	adds	r4, #1
 8003ff2:	4303      	orrs	r3, r0
 8003ff4:	9304      	str	r3, [sp, #16]
 8003ff6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ffa:	2206      	movs	r2, #6
 8003ffc:	4825      	ldr	r0, [pc, #148]	; (8004094 <_svfiprintf_r+0x1f0>)
 8003ffe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004002:	f000 f9e7 	bl	80043d4 <memchr>
 8004006:	2800      	cmp	r0, #0
 8004008:	d038      	beq.n	800407c <_svfiprintf_r+0x1d8>
 800400a:	4b23      	ldr	r3, [pc, #140]	; (8004098 <_svfiprintf_r+0x1f4>)
 800400c:	bb1b      	cbnz	r3, 8004056 <_svfiprintf_r+0x1b2>
 800400e:	9b03      	ldr	r3, [sp, #12]
 8004010:	3307      	adds	r3, #7
 8004012:	f023 0307 	bic.w	r3, r3, #7
 8004016:	3308      	adds	r3, #8
 8004018:	9303      	str	r3, [sp, #12]
 800401a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800401c:	4433      	add	r3, r6
 800401e:	9309      	str	r3, [sp, #36]	; 0x24
 8004020:	e767      	b.n	8003ef2 <_svfiprintf_r+0x4e>
 8004022:	460c      	mov	r4, r1
 8004024:	2001      	movs	r0, #1
 8004026:	fb0c 3202 	mla	r2, ip, r2, r3
 800402a:	e7a5      	b.n	8003f78 <_svfiprintf_r+0xd4>
 800402c:	2300      	movs	r3, #0
 800402e:	f04f 0c0a 	mov.w	ip, #10
 8004032:	4619      	mov	r1, r3
 8004034:	3401      	adds	r4, #1
 8004036:	9305      	str	r3, [sp, #20]
 8004038:	4620      	mov	r0, r4
 800403a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800403e:	3a30      	subs	r2, #48	; 0x30
 8004040:	2a09      	cmp	r2, #9
 8004042:	d903      	bls.n	800404c <_svfiprintf_r+0x1a8>
 8004044:	2b00      	cmp	r3, #0
 8004046:	d0c5      	beq.n	8003fd4 <_svfiprintf_r+0x130>
 8004048:	9105      	str	r1, [sp, #20]
 800404a:	e7c3      	b.n	8003fd4 <_svfiprintf_r+0x130>
 800404c:	4604      	mov	r4, r0
 800404e:	2301      	movs	r3, #1
 8004050:	fb0c 2101 	mla	r1, ip, r1, r2
 8004054:	e7f0      	b.n	8004038 <_svfiprintf_r+0x194>
 8004056:	ab03      	add	r3, sp, #12
 8004058:	9300      	str	r3, [sp, #0]
 800405a:	462a      	mov	r2, r5
 800405c:	4638      	mov	r0, r7
 800405e:	4b0f      	ldr	r3, [pc, #60]	; (800409c <_svfiprintf_r+0x1f8>)
 8004060:	a904      	add	r1, sp, #16
 8004062:	f3af 8000 	nop.w
 8004066:	1c42      	adds	r2, r0, #1
 8004068:	4606      	mov	r6, r0
 800406a:	d1d6      	bne.n	800401a <_svfiprintf_r+0x176>
 800406c:	89ab      	ldrh	r3, [r5, #12]
 800406e:	065b      	lsls	r3, r3, #25
 8004070:	f53f af2c 	bmi.w	8003ecc <_svfiprintf_r+0x28>
 8004074:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004076:	b01d      	add	sp, #116	; 0x74
 8004078:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800407c:	ab03      	add	r3, sp, #12
 800407e:	9300      	str	r3, [sp, #0]
 8004080:	462a      	mov	r2, r5
 8004082:	4638      	mov	r0, r7
 8004084:	4b05      	ldr	r3, [pc, #20]	; (800409c <_svfiprintf_r+0x1f8>)
 8004086:	a904      	add	r1, sp, #16
 8004088:	f000 f87c 	bl	8004184 <_printf_i>
 800408c:	e7eb      	b.n	8004066 <_svfiprintf_r+0x1c2>
 800408e:	bf00      	nop
 8004090:	08004612 	.word	0x08004612
 8004094:	0800461c 	.word	0x0800461c
 8004098:	00000000 	.word	0x00000000
 800409c:	08003ded 	.word	0x08003ded
 80040a0:	08004618 	.word	0x08004618

080040a4 <_printf_common>:
 80040a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80040a8:	4616      	mov	r6, r2
 80040aa:	4699      	mov	r9, r3
 80040ac:	688a      	ldr	r2, [r1, #8]
 80040ae:	690b      	ldr	r3, [r1, #16]
 80040b0:	4607      	mov	r7, r0
 80040b2:	4293      	cmp	r3, r2
 80040b4:	bfb8      	it	lt
 80040b6:	4613      	movlt	r3, r2
 80040b8:	6033      	str	r3, [r6, #0]
 80040ba:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80040be:	460c      	mov	r4, r1
 80040c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80040c4:	b10a      	cbz	r2, 80040ca <_printf_common+0x26>
 80040c6:	3301      	adds	r3, #1
 80040c8:	6033      	str	r3, [r6, #0]
 80040ca:	6823      	ldr	r3, [r4, #0]
 80040cc:	0699      	lsls	r1, r3, #26
 80040ce:	bf42      	ittt	mi
 80040d0:	6833      	ldrmi	r3, [r6, #0]
 80040d2:	3302      	addmi	r3, #2
 80040d4:	6033      	strmi	r3, [r6, #0]
 80040d6:	6825      	ldr	r5, [r4, #0]
 80040d8:	f015 0506 	ands.w	r5, r5, #6
 80040dc:	d106      	bne.n	80040ec <_printf_common+0x48>
 80040de:	f104 0a19 	add.w	sl, r4, #25
 80040e2:	68e3      	ldr	r3, [r4, #12]
 80040e4:	6832      	ldr	r2, [r6, #0]
 80040e6:	1a9b      	subs	r3, r3, r2
 80040e8:	42ab      	cmp	r3, r5
 80040ea:	dc28      	bgt.n	800413e <_printf_common+0x9a>
 80040ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80040f0:	1e13      	subs	r3, r2, #0
 80040f2:	6822      	ldr	r2, [r4, #0]
 80040f4:	bf18      	it	ne
 80040f6:	2301      	movne	r3, #1
 80040f8:	0692      	lsls	r2, r2, #26
 80040fa:	d42d      	bmi.n	8004158 <_printf_common+0xb4>
 80040fc:	4649      	mov	r1, r9
 80040fe:	4638      	mov	r0, r7
 8004100:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004104:	47c0      	blx	r8
 8004106:	3001      	adds	r0, #1
 8004108:	d020      	beq.n	800414c <_printf_common+0xa8>
 800410a:	6823      	ldr	r3, [r4, #0]
 800410c:	68e5      	ldr	r5, [r4, #12]
 800410e:	f003 0306 	and.w	r3, r3, #6
 8004112:	2b04      	cmp	r3, #4
 8004114:	bf18      	it	ne
 8004116:	2500      	movne	r5, #0
 8004118:	6832      	ldr	r2, [r6, #0]
 800411a:	f04f 0600 	mov.w	r6, #0
 800411e:	68a3      	ldr	r3, [r4, #8]
 8004120:	bf08      	it	eq
 8004122:	1aad      	subeq	r5, r5, r2
 8004124:	6922      	ldr	r2, [r4, #16]
 8004126:	bf08      	it	eq
 8004128:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800412c:	4293      	cmp	r3, r2
 800412e:	bfc4      	itt	gt
 8004130:	1a9b      	subgt	r3, r3, r2
 8004132:	18ed      	addgt	r5, r5, r3
 8004134:	341a      	adds	r4, #26
 8004136:	42b5      	cmp	r5, r6
 8004138:	d11a      	bne.n	8004170 <_printf_common+0xcc>
 800413a:	2000      	movs	r0, #0
 800413c:	e008      	b.n	8004150 <_printf_common+0xac>
 800413e:	2301      	movs	r3, #1
 8004140:	4652      	mov	r2, sl
 8004142:	4649      	mov	r1, r9
 8004144:	4638      	mov	r0, r7
 8004146:	47c0      	blx	r8
 8004148:	3001      	adds	r0, #1
 800414a:	d103      	bne.n	8004154 <_printf_common+0xb0>
 800414c:	f04f 30ff 	mov.w	r0, #4294967295
 8004150:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004154:	3501      	adds	r5, #1
 8004156:	e7c4      	b.n	80040e2 <_printf_common+0x3e>
 8004158:	2030      	movs	r0, #48	; 0x30
 800415a:	18e1      	adds	r1, r4, r3
 800415c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004160:	1c5a      	adds	r2, r3, #1
 8004162:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004166:	4422      	add	r2, r4
 8004168:	3302      	adds	r3, #2
 800416a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800416e:	e7c5      	b.n	80040fc <_printf_common+0x58>
 8004170:	2301      	movs	r3, #1
 8004172:	4622      	mov	r2, r4
 8004174:	4649      	mov	r1, r9
 8004176:	4638      	mov	r0, r7
 8004178:	47c0      	blx	r8
 800417a:	3001      	adds	r0, #1
 800417c:	d0e6      	beq.n	800414c <_printf_common+0xa8>
 800417e:	3601      	adds	r6, #1
 8004180:	e7d9      	b.n	8004136 <_printf_common+0x92>
	...

08004184 <_printf_i>:
 8004184:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004188:	460c      	mov	r4, r1
 800418a:	7e27      	ldrb	r7, [r4, #24]
 800418c:	4691      	mov	r9, r2
 800418e:	2f78      	cmp	r7, #120	; 0x78
 8004190:	4680      	mov	r8, r0
 8004192:	469a      	mov	sl, r3
 8004194:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004196:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800419a:	d807      	bhi.n	80041ac <_printf_i+0x28>
 800419c:	2f62      	cmp	r7, #98	; 0x62
 800419e:	d80a      	bhi.n	80041b6 <_printf_i+0x32>
 80041a0:	2f00      	cmp	r7, #0
 80041a2:	f000 80d9 	beq.w	8004358 <_printf_i+0x1d4>
 80041a6:	2f58      	cmp	r7, #88	; 0x58
 80041a8:	f000 80a4 	beq.w	80042f4 <_printf_i+0x170>
 80041ac:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80041b0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80041b4:	e03a      	b.n	800422c <_printf_i+0xa8>
 80041b6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80041ba:	2b15      	cmp	r3, #21
 80041bc:	d8f6      	bhi.n	80041ac <_printf_i+0x28>
 80041be:	a001      	add	r0, pc, #4	; (adr r0, 80041c4 <_printf_i+0x40>)
 80041c0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80041c4:	0800421d 	.word	0x0800421d
 80041c8:	08004231 	.word	0x08004231
 80041cc:	080041ad 	.word	0x080041ad
 80041d0:	080041ad 	.word	0x080041ad
 80041d4:	080041ad 	.word	0x080041ad
 80041d8:	080041ad 	.word	0x080041ad
 80041dc:	08004231 	.word	0x08004231
 80041e0:	080041ad 	.word	0x080041ad
 80041e4:	080041ad 	.word	0x080041ad
 80041e8:	080041ad 	.word	0x080041ad
 80041ec:	080041ad 	.word	0x080041ad
 80041f0:	0800433f 	.word	0x0800433f
 80041f4:	08004261 	.word	0x08004261
 80041f8:	08004321 	.word	0x08004321
 80041fc:	080041ad 	.word	0x080041ad
 8004200:	080041ad 	.word	0x080041ad
 8004204:	08004361 	.word	0x08004361
 8004208:	080041ad 	.word	0x080041ad
 800420c:	08004261 	.word	0x08004261
 8004210:	080041ad 	.word	0x080041ad
 8004214:	080041ad 	.word	0x080041ad
 8004218:	08004329 	.word	0x08004329
 800421c:	680b      	ldr	r3, [r1, #0]
 800421e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004222:	1d1a      	adds	r2, r3, #4
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	600a      	str	r2, [r1, #0]
 8004228:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800422c:	2301      	movs	r3, #1
 800422e:	e0a4      	b.n	800437a <_printf_i+0x1f6>
 8004230:	6825      	ldr	r5, [r4, #0]
 8004232:	6808      	ldr	r0, [r1, #0]
 8004234:	062e      	lsls	r6, r5, #24
 8004236:	f100 0304 	add.w	r3, r0, #4
 800423a:	d50a      	bpl.n	8004252 <_printf_i+0xce>
 800423c:	6805      	ldr	r5, [r0, #0]
 800423e:	600b      	str	r3, [r1, #0]
 8004240:	2d00      	cmp	r5, #0
 8004242:	da03      	bge.n	800424c <_printf_i+0xc8>
 8004244:	232d      	movs	r3, #45	; 0x2d
 8004246:	426d      	negs	r5, r5
 8004248:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800424c:	230a      	movs	r3, #10
 800424e:	485e      	ldr	r0, [pc, #376]	; (80043c8 <_printf_i+0x244>)
 8004250:	e019      	b.n	8004286 <_printf_i+0x102>
 8004252:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004256:	6805      	ldr	r5, [r0, #0]
 8004258:	600b      	str	r3, [r1, #0]
 800425a:	bf18      	it	ne
 800425c:	b22d      	sxthne	r5, r5
 800425e:	e7ef      	b.n	8004240 <_printf_i+0xbc>
 8004260:	680b      	ldr	r3, [r1, #0]
 8004262:	6825      	ldr	r5, [r4, #0]
 8004264:	1d18      	adds	r0, r3, #4
 8004266:	6008      	str	r0, [r1, #0]
 8004268:	0628      	lsls	r0, r5, #24
 800426a:	d501      	bpl.n	8004270 <_printf_i+0xec>
 800426c:	681d      	ldr	r5, [r3, #0]
 800426e:	e002      	b.n	8004276 <_printf_i+0xf2>
 8004270:	0669      	lsls	r1, r5, #25
 8004272:	d5fb      	bpl.n	800426c <_printf_i+0xe8>
 8004274:	881d      	ldrh	r5, [r3, #0]
 8004276:	2f6f      	cmp	r7, #111	; 0x6f
 8004278:	bf0c      	ite	eq
 800427a:	2308      	moveq	r3, #8
 800427c:	230a      	movne	r3, #10
 800427e:	4852      	ldr	r0, [pc, #328]	; (80043c8 <_printf_i+0x244>)
 8004280:	2100      	movs	r1, #0
 8004282:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004286:	6866      	ldr	r6, [r4, #4]
 8004288:	2e00      	cmp	r6, #0
 800428a:	bfa8      	it	ge
 800428c:	6821      	ldrge	r1, [r4, #0]
 800428e:	60a6      	str	r6, [r4, #8]
 8004290:	bfa4      	itt	ge
 8004292:	f021 0104 	bicge.w	r1, r1, #4
 8004296:	6021      	strge	r1, [r4, #0]
 8004298:	b90d      	cbnz	r5, 800429e <_printf_i+0x11a>
 800429a:	2e00      	cmp	r6, #0
 800429c:	d04d      	beq.n	800433a <_printf_i+0x1b6>
 800429e:	4616      	mov	r6, r2
 80042a0:	fbb5 f1f3 	udiv	r1, r5, r3
 80042a4:	fb03 5711 	mls	r7, r3, r1, r5
 80042a8:	5dc7      	ldrb	r7, [r0, r7]
 80042aa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80042ae:	462f      	mov	r7, r5
 80042b0:	42bb      	cmp	r3, r7
 80042b2:	460d      	mov	r5, r1
 80042b4:	d9f4      	bls.n	80042a0 <_printf_i+0x11c>
 80042b6:	2b08      	cmp	r3, #8
 80042b8:	d10b      	bne.n	80042d2 <_printf_i+0x14e>
 80042ba:	6823      	ldr	r3, [r4, #0]
 80042bc:	07df      	lsls	r7, r3, #31
 80042be:	d508      	bpl.n	80042d2 <_printf_i+0x14e>
 80042c0:	6923      	ldr	r3, [r4, #16]
 80042c2:	6861      	ldr	r1, [r4, #4]
 80042c4:	4299      	cmp	r1, r3
 80042c6:	bfde      	ittt	le
 80042c8:	2330      	movle	r3, #48	; 0x30
 80042ca:	f806 3c01 	strble.w	r3, [r6, #-1]
 80042ce:	f106 36ff 	addle.w	r6, r6, #4294967295
 80042d2:	1b92      	subs	r2, r2, r6
 80042d4:	6122      	str	r2, [r4, #16]
 80042d6:	464b      	mov	r3, r9
 80042d8:	4621      	mov	r1, r4
 80042da:	4640      	mov	r0, r8
 80042dc:	f8cd a000 	str.w	sl, [sp]
 80042e0:	aa03      	add	r2, sp, #12
 80042e2:	f7ff fedf 	bl	80040a4 <_printf_common>
 80042e6:	3001      	adds	r0, #1
 80042e8:	d14c      	bne.n	8004384 <_printf_i+0x200>
 80042ea:	f04f 30ff 	mov.w	r0, #4294967295
 80042ee:	b004      	add	sp, #16
 80042f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042f4:	4834      	ldr	r0, [pc, #208]	; (80043c8 <_printf_i+0x244>)
 80042f6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80042fa:	680e      	ldr	r6, [r1, #0]
 80042fc:	6823      	ldr	r3, [r4, #0]
 80042fe:	f856 5b04 	ldr.w	r5, [r6], #4
 8004302:	061f      	lsls	r7, r3, #24
 8004304:	600e      	str	r6, [r1, #0]
 8004306:	d514      	bpl.n	8004332 <_printf_i+0x1ae>
 8004308:	07d9      	lsls	r1, r3, #31
 800430a:	bf44      	itt	mi
 800430c:	f043 0320 	orrmi.w	r3, r3, #32
 8004310:	6023      	strmi	r3, [r4, #0]
 8004312:	b91d      	cbnz	r5, 800431c <_printf_i+0x198>
 8004314:	6823      	ldr	r3, [r4, #0]
 8004316:	f023 0320 	bic.w	r3, r3, #32
 800431a:	6023      	str	r3, [r4, #0]
 800431c:	2310      	movs	r3, #16
 800431e:	e7af      	b.n	8004280 <_printf_i+0xfc>
 8004320:	6823      	ldr	r3, [r4, #0]
 8004322:	f043 0320 	orr.w	r3, r3, #32
 8004326:	6023      	str	r3, [r4, #0]
 8004328:	2378      	movs	r3, #120	; 0x78
 800432a:	4828      	ldr	r0, [pc, #160]	; (80043cc <_printf_i+0x248>)
 800432c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004330:	e7e3      	b.n	80042fa <_printf_i+0x176>
 8004332:	065e      	lsls	r6, r3, #25
 8004334:	bf48      	it	mi
 8004336:	b2ad      	uxthmi	r5, r5
 8004338:	e7e6      	b.n	8004308 <_printf_i+0x184>
 800433a:	4616      	mov	r6, r2
 800433c:	e7bb      	b.n	80042b6 <_printf_i+0x132>
 800433e:	680b      	ldr	r3, [r1, #0]
 8004340:	6826      	ldr	r6, [r4, #0]
 8004342:	1d1d      	adds	r5, r3, #4
 8004344:	6960      	ldr	r0, [r4, #20]
 8004346:	600d      	str	r5, [r1, #0]
 8004348:	0635      	lsls	r5, r6, #24
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	d501      	bpl.n	8004352 <_printf_i+0x1ce>
 800434e:	6018      	str	r0, [r3, #0]
 8004350:	e002      	b.n	8004358 <_printf_i+0x1d4>
 8004352:	0671      	lsls	r1, r6, #25
 8004354:	d5fb      	bpl.n	800434e <_printf_i+0x1ca>
 8004356:	8018      	strh	r0, [r3, #0]
 8004358:	2300      	movs	r3, #0
 800435a:	4616      	mov	r6, r2
 800435c:	6123      	str	r3, [r4, #16]
 800435e:	e7ba      	b.n	80042d6 <_printf_i+0x152>
 8004360:	680b      	ldr	r3, [r1, #0]
 8004362:	1d1a      	adds	r2, r3, #4
 8004364:	600a      	str	r2, [r1, #0]
 8004366:	681e      	ldr	r6, [r3, #0]
 8004368:	2100      	movs	r1, #0
 800436a:	4630      	mov	r0, r6
 800436c:	6862      	ldr	r2, [r4, #4]
 800436e:	f000 f831 	bl	80043d4 <memchr>
 8004372:	b108      	cbz	r0, 8004378 <_printf_i+0x1f4>
 8004374:	1b80      	subs	r0, r0, r6
 8004376:	6060      	str	r0, [r4, #4]
 8004378:	6863      	ldr	r3, [r4, #4]
 800437a:	6123      	str	r3, [r4, #16]
 800437c:	2300      	movs	r3, #0
 800437e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004382:	e7a8      	b.n	80042d6 <_printf_i+0x152>
 8004384:	4632      	mov	r2, r6
 8004386:	4649      	mov	r1, r9
 8004388:	4640      	mov	r0, r8
 800438a:	6923      	ldr	r3, [r4, #16]
 800438c:	47d0      	blx	sl
 800438e:	3001      	adds	r0, #1
 8004390:	d0ab      	beq.n	80042ea <_printf_i+0x166>
 8004392:	6823      	ldr	r3, [r4, #0]
 8004394:	079b      	lsls	r3, r3, #30
 8004396:	d413      	bmi.n	80043c0 <_printf_i+0x23c>
 8004398:	68e0      	ldr	r0, [r4, #12]
 800439a:	9b03      	ldr	r3, [sp, #12]
 800439c:	4298      	cmp	r0, r3
 800439e:	bfb8      	it	lt
 80043a0:	4618      	movlt	r0, r3
 80043a2:	e7a4      	b.n	80042ee <_printf_i+0x16a>
 80043a4:	2301      	movs	r3, #1
 80043a6:	4632      	mov	r2, r6
 80043a8:	4649      	mov	r1, r9
 80043aa:	4640      	mov	r0, r8
 80043ac:	47d0      	blx	sl
 80043ae:	3001      	adds	r0, #1
 80043b0:	d09b      	beq.n	80042ea <_printf_i+0x166>
 80043b2:	3501      	adds	r5, #1
 80043b4:	68e3      	ldr	r3, [r4, #12]
 80043b6:	9903      	ldr	r1, [sp, #12]
 80043b8:	1a5b      	subs	r3, r3, r1
 80043ba:	42ab      	cmp	r3, r5
 80043bc:	dcf2      	bgt.n	80043a4 <_printf_i+0x220>
 80043be:	e7eb      	b.n	8004398 <_printf_i+0x214>
 80043c0:	2500      	movs	r5, #0
 80043c2:	f104 0619 	add.w	r6, r4, #25
 80043c6:	e7f5      	b.n	80043b4 <_printf_i+0x230>
 80043c8:	08004623 	.word	0x08004623
 80043cc:	08004634 	.word	0x08004634

080043d0 <__retarget_lock_acquire_recursive>:
 80043d0:	4770      	bx	lr

080043d2 <__retarget_lock_release_recursive>:
 80043d2:	4770      	bx	lr

080043d4 <memchr>:
 80043d4:	4603      	mov	r3, r0
 80043d6:	b510      	push	{r4, lr}
 80043d8:	b2c9      	uxtb	r1, r1
 80043da:	4402      	add	r2, r0
 80043dc:	4293      	cmp	r3, r2
 80043de:	4618      	mov	r0, r3
 80043e0:	d101      	bne.n	80043e6 <memchr+0x12>
 80043e2:	2000      	movs	r0, #0
 80043e4:	e003      	b.n	80043ee <memchr+0x1a>
 80043e6:	7804      	ldrb	r4, [r0, #0]
 80043e8:	3301      	adds	r3, #1
 80043ea:	428c      	cmp	r4, r1
 80043ec:	d1f6      	bne.n	80043dc <memchr+0x8>
 80043ee:	bd10      	pop	{r4, pc}

080043f0 <memcpy>:
 80043f0:	440a      	add	r2, r1
 80043f2:	4291      	cmp	r1, r2
 80043f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80043f8:	d100      	bne.n	80043fc <memcpy+0xc>
 80043fa:	4770      	bx	lr
 80043fc:	b510      	push	{r4, lr}
 80043fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004402:	4291      	cmp	r1, r2
 8004404:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004408:	d1f9      	bne.n	80043fe <memcpy+0xe>
 800440a:	bd10      	pop	{r4, pc}

0800440c <memmove>:
 800440c:	4288      	cmp	r0, r1
 800440e:	b510      	push	{r4, lr}
 8004410:	eb01 0402 	add.w	r4, r1, r2
 8004414:	d902      	bls.n	800441c <memmove+0x10>
 8004416:	4284      	cmp	r4, r0
 8004418:	4623      	mov	r3, r4
 800441a:	d807      	bhi.n	800442c <memmove+0x20>
 800441c:	1e43      	subs	r3, r0, #1
 800441e:	42a1      	cmp	r1, r4
 8004420:	d008      	beq.n	8004434 <memmove+0x28>
 8004422:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004426:	f803 2f01 	strb.w	r2, [r3, #1]!
 800442a:	e7f8      	b.n	800441e <memmove+0x12>
 800442c:	4601      	mov	r1, r0
 800442e:	4402      	add	r2, r0
 8004430:	428a      	cmp	r2, r1
 8004432:	d100      	bne.n	8004436 <memmove+0x2a>
 8004434:	bd10      	pop	{r4, pc}
 8004436:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800443a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800443e:	e7f7      	b.n	8004430 <memmove+0x24>

08004440 <_realloc_r>:
 8004440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004442:	4607      	mov	r7, r0
 8004444:	4614      	mov	r4, r2
 8004446:	460e      	mov	r6, r1
 8004448:	b921      	cbnz	r1, 8004454 <_realloc_r+0x14>
 800444a:	4611      	mov	r1, r2
 800444c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004450:	f7ff bc36 	b.w	8003cc0 <_malloc_r>
 8004454:	b922      	cbnz	r2, 8004460 <_realloc_r+0x20>
 8004456:	f7ff fbe7 	bl	8003c28 <_free_r>
 800445a:	4625      	mov	r5, r4
 800445c:	4628      	mov	r0, r5
 800445e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004460:	f000 f814 	bl	800448c <_malloc_usable_size_r>
 8004464:	42a0      	cmp	r0, r4
 8004466:	d20f      	bcs.n	8004488 <_realloc_r+0x48>
 8004468:	4621      	mov	r1, r4
 800446a:	4638      	mov	r0, r7
 800446c:	f7ff fc28 	bl	8003cc0 <_malloc_r>
 8004470:	4605      	mov	r5, r0
 8004472:	2800      	cmp	r0, #0
 8004474:	d0f2      	beq.n	800445c <_realloc_r+0x1c>
 8004476:	4631      	mov	r1, r6
 8004478:	4622      	mov	r2, r4
 800447a:	f7ff ffb9 	bl	80043f0 <memcpy>
 800447e:	4631      	mov	r1, r6
 8004480:	4638      	mov	r0, r7
 8004482:	f7ff fbd1 	bl	8003c28 <_free_r>
 8004486:	e7e9      	b.n	800445c <_realloc_r+0x1c>
 8004488:	4635      	mov	r5, r6
 800448a:	e7e7      	b.n	800445c <_realloc_r+0x1c>

0800448c <_malloc_usable_size_r>:
 800448c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004490:	1f18      	subs	r0, r3, #4
 8004492:	2b00      	cmp	r3, #0
 8004494:	bfbc      	itt	lt
 8004496:	580b      	ldrlt	r3, [r1, r0]
 8004498:	18c0      	addlt	r0, r0, r3
 800449a:	4770      	bx	lr

0800449c <_init>:
 800449c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800449e:	bf00      	nop
 80044a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044a2:	bc08      	pop	{r3}
 80044a4:	469e      	mov	lr, r3
 80044a6:	4770      	bx	lr

080044a8 <_fini>:
 80044a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044aa:	bf00      	nop
 80044ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044ae:	bc08      	pop	{r3}
 80044b0:	469e      	mov	lr, r3
 80044b2:	4770      	bx	lr
