Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: testbench.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "testbench.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "testbench"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : testbench
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\principalDecoder.v" into library work
Parsing module <principalDecoder>.
Analyzing Verilog file "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\pc_decoder.v" into library work
Parsing module <pc_decoder>.
Analyzing Verilog file "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\flipflopEN.v" into library work
Parsing module <flipflopEN>.
Analyzing Verilog file "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\decode_alu.v" into library work
Parsing module <decode_alu>.
Analyzing Verilog file "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\conditionals.v" into library work
Parsing module <conditionals>.
Analyzing Verilog file "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\registerFile.v" into library work
Parsing module <registerFile>.
Analyzing Verilog file "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\Mux.v" into library work
Parsing module <Mux>.
Analyzing Verilog file "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\logicControl.v" into library work
Parsing module <logicControl>.
Analyzing Verilog file "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\InmExtension.v" into library work
Parsing module <InmExtension>.
Analyzing Verilog file "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\flip-flop.v" into library work
Parsing module <flipflop>.
Analyzing Verilog file "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\decoder.v" into library work
Parsing module <decoder>.
Analyzing Verilog file "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\adder.v" into library work
Parsing module <adder>.
Analyzing Verilog file "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\fullController.v" into library work
Parsing module <fullController>.
Analyzing Verilog file "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\dataPath.v" into library work
Parsing module <dataPath>.
Analyzing Verilog file "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\Instruction_mem.v" into library work
Parsing module <Instruction_MEM>.
Analyzing Verilog file "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\data_mem.v" into library work
Parsing module <data_mem>.
Analyzing Verilog file "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\ARM.v" into library work
Parsing module <ARM>.
Analyzing Verilog file "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\topLevelModule.v" into library work
Parsing module <topLevelModule>.
Analyzing Verilog file "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\testbench.v" into library work
Parsing module <testbench>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <testbench>.
WARNING:HDLCompiler:872 - "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\testbench.v" Line 35: Using initial value of reset since it is never assigned

Elaborating module <topLevelModule>.

Elaborating module <ARM>.

Elaborating module <fullController>.

Elaborating module <decoder>.

Elaborating module <principalDecoder>.

Elaborating module <decode_alu>.

Elaborating module <pc_decoder>.

Elaborating module <logicControl>.

Elaborating module <flipflopEN(WIDTH=2)>.

Elaborating module <conditionals>.

Elaborating module <dataPath>.

Elaborating module <Mux(WIDTH=32)>.

Elaborating module <flipflop>.
WARNING:HDLCompiler:189 - "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\dataPath.v" Line 50: Size mismatch in connection of port <d>. Formal port size is 8-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\dataPath.v" Line 51: Size mismatch in connection of port <q>. Formal port size is 8-bit while actual signal size is 32-bit.

Elaborating module <adder>.
WARNING:HDLCompiler:189 - "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\dataPath.v" Line 54: Size mismatch in connection of port <a>. Formal port size is 8-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\dataPath.v" Line 55: Size mismatch in connection of port <b>. Formal port size is 8-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\dataPath.v" Line 56: Size mismatch in connection of port <y>. Formal port size is 8-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\dataPath.v" Line 59: Size mismatch in connection of port <a>. Formal port size is 8-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\dataPath.v" Line 60: Size mismatch in connection of port <b>. Formal port size is 8-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\dataPath.v" Line 61: Size mismatch in connection of port <y>. Formal port size is 8-bit while actual signal size is 32-bit.

Elaborating module <Mux(WIDTH=4)>.

Elaborating module <registerFile>.

Elaborating module <InmExtension>.

Elaborating module <ALU>.

Elaborating module <Instruction_MEM>.

Elaborating module <data_mem>.
"C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\testbench.v" Line 50. $display Simulation succeeded
WARNING:HDLCompiler:817 - "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\testbench.v" Line 51: System task stop ignored for synthesis
"C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\testbench.v" Line 53. $display Simulation failed
WARNING:HDLCompiler:817 - "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\testbench.v" Line 54: System task stop ignored for synthesis
WARNING:Xst:2972 - "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\testbench.v" line 27. All outputs of instance <final> of block <topLevelModule> are unconnected in block <testbench>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <testbench>.
    Related source file is "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\testbench.v".
INFO:Xst:3210 - "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\testbench.v" line 27: Output port <WriteData> of the instance <final> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\testbench.v" line 27: Output port <DataAdr> of the instance <final> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\testbench.v" line 27: Output port <MemWrite> of the instance <final> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <testbench> synthesized.

Synthesizing Unit <ARM>.
    Related source file is "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\ARM.v".
    Summary:
	no macro.
Unit <ARM> synthesized.

Synthesizing Unit <fullController>.
    Related source file is "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\fullController.v".
WARNING:Xst:647 - Input <Instr<19:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <fullController> synthesized.

Synthesizing Unit <decoder>.
    Related source file is "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\decoder.v".
    Summary:
	no macro.
Unit <decoder> synthesized.

Synthesizing Unit <principalDecoder>.
    Related source file is "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\principalDecoder.v".
WARNING:Xst:737 - Found 1-bit latch for signal <ALUSrc>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUOp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RegWR>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MemWR>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <InmSrc<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <InmSrc<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RegSrc<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MemtoReg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 Latch(s).
	inferred   3 Multiplexer(s).
Unit <principalDecoder> synthesized.

Synthesizing Unit <decode_alu>.
    Related source file is "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\decode_alu.v".
WARNING:Xst:737 - Found 1-bit latch for signal <ALUControl<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NoWrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUControl<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   3 Latch(s).
	inferred   2 Multiplexer(s).
Unit <decode_alu> synthesized.

Synthesizing Unit <pc_decoder>.
    Related source file is "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\pc_decoder.v".
    Summary:
	no macro.
Unit <pc_decoder> synthesized.

Synthesizing Unit <logicControl>.
    Related source file is "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\logicControl.v".
    Summary:
	no macro.
Unit <logicControl> synthesized.

Synthesizing Unit <flipflopEN>.
    Related source file is "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\flipflopEN.v".
        WIDTH = 2
    Found 2-bit register for signal <q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <flipflopEN> synthesized.

Synthesizing Unit <conditionals>.
    Related source file is "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\conditionals.v".
    Found 1-bit 15-to-1 multiplexer for signal <CondEx> created at line 36.
    Found 1-bit comparator equal for signal <ge> created at line 35
    Summary:
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <conditionals> synthesized.

Synthesizing Unit <dataPath>.
    Related source file is "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\dataPath.v".
WARNING:Xst:647 - Input <Instr<31:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <dataPath> synthesized.

Synthesizing Unit <Mux_1>.
    Related source file is "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\Mux.v".
        WIDTH = 32
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux_1> synthesized.

Synthesizing Unit <flipflop>.
    Related source file is "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\flip-flop.v".
        WIDTH = 8
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <flipflop> synthesized.

Synthesizing Unit <adder>.
    Related source file is "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\adder.v".
        WIDTH = 8
    Found 8-bit adder for signal <y> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <adder> synthesized.

Synthesizing Unit <Mux_2>.
    Related source file is "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\Mux.v".
        WIDTH = 4
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux_2> synthesized.

Synthesizing Unit <registerFile>.
    Related source file is "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\registerFile.v".
WARNING:Xst:3035 - Index value(s) does not match array range for signal <registers>, simulation mismatch.
    Found 15x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Summary:
	inferred   2 RAM(s).
	inferred   2 Multiplexer(s).
Unit <registerFile> synthesized.

Synthesizing Unit <InmExtension>.
    Related source file is "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\InmExtension.v".
    Found 32-bit 3-to-1 multiplexer for signal <ExtInm> created at line 28.
    Summary:
	inferred   1 Multiplexer(s).
Unit <InmExtension> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\ALU.v".
    Found 33-bit subtractor for signal <GND_104_o_GND_104_o_sub_2_OUT> created at line 50.
    Found 33-bit adder for signal <n0027> created at line 49.
    Found 33-bit 4-to-1 multiplexer for signal <tmp> created at line 48.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <Instruction_MEM>.
    Related source file is "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\Instruction_mem.v".
WARNING:Xst:647 - Input <a<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <a<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <RAM> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 64x32-bit single-port Read Only RAM <Mram_RAM> for signal <RAM>.
    Summary:
	inferred   1 RAM(s).
Unit <Instruction_MEM> synthesized.

Synthesizing Unit <data_mem>.
    Related source file is "C:\Users\Andres Vargas\Documents\Verilog Projects\microProcessor\microProcessor\data_mem.v".
WARNING:Xst:647 - Input <a<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <a<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 64x32-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Summary:
	inferred   1 RAM(s).
Unit <data_mem> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <testbench> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block testbench, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : testbench.ngc

Primitive and Black Box Usage:
------------------------------

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      0
   Number with an unused Flip Flop:       0  out of      0         
   Number with an unused LUT:             0  out of      0         
   Number of fully used LUT-FF pairs:     0  out of      0         
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                           0
 Number of bonded IOBs:                   0  out of    232     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.75 secs
 
--> 

Total memory usage is 245748 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :    4 (   0 filtered)

