

================================================================
== Vitis HLS Report for 'set3DFloatArray_1'
================================================================
* Date:           Fri Dec 22 04:15:25 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.761 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3891|     3891|  38.910 us|  38.910 us|  3891|  3891|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3  |     3889|     3889|        19|          1|          1|  3872|       yes|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 1, D = 19, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 21 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 2 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%br_ln8 = br void" [../src/hls/cnn.cpp:8]   --->   Operation 22 'br' 'br_ln8' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.40>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten17 = phi i12 0, void %.lr.ph11, i12 %add_ln8, void %.split3" [../src/hls/cnn.cpp:8]   --->   Operation 23 'phi' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i = phi i4 0, void %.lr.ph11, i4 %select_ln10_7, void %.split3" [../src/hls/cnn.cpp:10]   --->   Operation 24 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 0, void %.lr.ph11, i10 %select_ln10_12, void %.split3" [../src/hls/cnn.cpp:10]   --->   Operation 25 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.96ns)   --->   "%add_ln8 = add i12 %indvar_flatten17, i12 1" [../src/hls/cnn.cpp:8]   --->   Operation 26 'add' 'add_ln8' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.86ns)   --->   "%icmp_ln8 = icmp_eq  i12 %indvar_flatten17, i12 3872" [../src/hls/cnn.cpp:8]   --->   Operation 27 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %._crit_edge7.loopexit, void %._crit_edge12.loopexit" [../src/hls/cnn.cpp:8]   --->   Operation 28 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.85ns)   --->   "%icmp_ln10 = icmp_eq  i10 %indvar_flatten, i10 352" [../src/hls/cnn.cpp:10]   --->   Operation 29 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.86ns)   --->   "%add_ln8_2 = add i4 %i, i4 1" [../src/hls/cnn.cpp:8]   --->   Operation 30 'add' 'add_ln8_2' <Predicate = (!icmp_ln8)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.45ns)   --->   "%select_ln10_7 = select i1 %icmp_ln10, i4 %add_ln8_2, i4 %i" [../src/hls/cnn.cpp:10]   --->   Operation 31 'select' 'select_ln10_7' <Predicate = (!icmp_ln8)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i4 %select_ln10_7" [../src/hls/cnn.cpp:10]   --->   Operation 32 'zext' 'zext_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 33 [3/3] (1.08ns) (grouped into DSP with root node add_ln14_1)   --->   "%mul_ln10 = mul i12 %zext_ln10, i12 352" [../src/hls/cnn.cpp:10]   --->   Operation 33 'mul' 'mul_ln10' <Predicate = (!icmp_ln8)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (0.93ns)   --->   "%add_ln10_2 = add i10 %indvar_flatten, i10 1" [../src/hls/cnn.cpp:10]   --->   Operation 34 'add' 'add_ln10_2' <Predicate = (!icmp_ln8)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.47ns)   --->   "%select_ln10_12 = select i1 %icmp_ln10, i10 1, i10 %add_ln10_2" [../src/hls/cnn.cpp:10]   --->   Operation 35 'select' 'select_ln10_12' <Predicate = (!icmp_ln8)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 36 [2/3] (1.08ns) (grouped into DSP with root node add_ln14_1)   --->   "%mul_ln10 = mul i12 %zext_ln10, i12 352" [../src/hls/cnn.cpp:10]   --->   Operation 36 'mul' 'mul_ln10' <Predicate = (!icmp_ln8)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.52>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void %.lr.ph11, i6 %add_ln12, void %.split3" [../src/hls/cnn.cpp:12]   --->   Operation 37 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/3] (0.00ns) (grouped into DSP with root node add_ln14_1)   --->   "%mul_ln10 = mul i12 %zext_ln10, i12 352" [../src/hls/cnn.cpp:10]   --->   Operation 38 'mul' 'mul_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln10)   --->   "%xor_ln10 = xor i1 %icmp_ln10, i1 1" [../src/hls/cnn.cpp:10]   --->   Operation 39 'xor' 'xor_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.87ns)   --->   "%icmp_ln12 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:12]   --->   Operation 40 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln10 = and i1 %icmp_ln12, i1 %xor_ln10" [../src/hls/cnn.cpp:10]   --->   Operation 41 'and' 'and_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln10_9)   --->   "%or_ln10 = or i1 %and_ln10, i1 %icmp_ln10" [../src/hls/cnn.cpp:10]   --->   Operation 42 'or' 'or_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln10_9 = select i1 %or_ln10, i6 0, i6 %iii" [../src/hls/cnn.cpp:10]   --->   Operation 43 'select' 'select_ln10_9' <Predicate = (!icmp_ln8)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%iii_cast = zext i6 %select_ln10_9" [../src/hls/cnn.cpp:10]   --->   Operation 44 'zext' 'iii_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 45 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln14_1 = add i12 %iii_cast, i12 %mul_ln10" [../src/hls/cnn.cpp:14]   --->   Operation 45 'add' 'add_ln14_1' <Predicate = (!icmp_ln8)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 46 [1/1] (0.88ns)   --->   "%add_ln12 = add i6 %select_ln10_9, i6 1" [../src/hls/cnn.cpp:12]   --->   Operation 46 'add' 'add_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.76>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%ii = phi i4 0, void %.lr.ph11, i4 %select_ln10_11, void %.split3" [../src/hls/cnn.cpp:10]   --->   Operation 48 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %ii, i5 0" [../src/hls/cnn.cpp:10]   --->   Operation 49 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10 & !and_ln10)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 50 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.45ns)   --->   "%select_ln10 = select i1 %icmp_ln10, i4 0, i4 %ii" [../src/hls/cnn.cpp:10]   --->   Operation 51 'select' 'select_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%select_ln10_8 = select i1 %icmp_ln10, i9 0, i9 %tmp" [../src/hls/cnn.cpp:10]   --->   Operation 52 'select' 'select_ln10_8' <Predicate = (!icmp_ln8 & !and_ln10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.86ns)   --->   "%add_ln10 = add i4 %select_ln10, i4 1" [../src/hls/cnn.cpp:10]   --->   Operation 53 'add' 'add_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%p_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %add_ln10, i5 0" [../src/hls/cnn.cpp:10]   --->   Operation 54 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln8 & and_ln10)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%select_ln10_10 = select i1 %and_ln10, i9 %p_mid1, i9 %select_ln10_8" [../src/hls/cnn.cpp:10]   --->   Operation 55 'select' 'select_ln10_10' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%select_ln10_10_cast = zext i9 %select_ln10_10" [../src/hls/cnn.cpp:10]   --->   Operation 56 'zext' 'select_ln10_10_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.45ns)   --->   "%select_ln10_11 = select i1 %and_ln10, i4 %add_ln10, i4 %select_ln10" [../src/hls/cnn.cpp:10]   --->   Operation 57 'select' 'select_ln10_11' <Predicate = (!icmp_ln8)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 58 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln14_1 = add i12 %iii_cast, i12 %mul_ln10" [../src/hls/cnn.cpp:14]   --->   Operation 58 'add' 'add_ln14_1' <Predicate = (!icmp_ln8)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 59 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln14 = add i12 %add_ln14_1, i12 %select_ln10_10_cast" [../src/hls/cnn.cpp:14]   --->   Operation 59 'add' 'add_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [16/16] (1.48ns)   --->   "%urem_ln14 = urem i12 %add_ln14, i12 1936" [../src/hls/cnn.cpp:14]   --->   Operation 60 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.86ns)   --->   "%icmp_ln14 = icmp_ult  i12 %add_ln14, i12 1936" [../src/hls/cnn.cpp:14]   --->   Operation 61 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %branch1, void %branch0" [../src/hls/cnn.cpp:14]   --->   Operation 62 'br' 'br_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.48>
ST_6 : Operation 63 [15/16] (1.48ns)   --->   "%urem_ln14 = urem i12 %add_ln14, i12 1936" [../src/hls/cnn.cpp:14]   --->   Operation 63 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.48>
ST_7 : Operation 64 [14/16] (1.48ns)   --->   "%urem_ln14 = urem i12 %add_ln14, i12 1936" [../src/hls/cnn.cpp:14]   --->   Operation 64 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.48>
ST_8 : Operation 65 [13/16] (1.48ns)   --->   "%urem_ln14 = urem i12 %add_ln14, i12 1936" [../src/hls/cnn.cpp:14]   --->   Operation 65 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.48>
ST_9 : Operation 66 [12/16] (1.48ns)   --->   "%urem_ln14 = urem i12 %add_ln14, i12 1936" [../src/hls/cnn.cpp:14]   --->   Operation 66 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.48>
ST_10 : Operation 67 [11/16] (1.48ns)   --->   "%urem_ln14 = urem i12 %add_ln14, i12 1936" [../src/hls/cnn.cpp:14]   --->   Operation 67 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.48>
ST_11 : Operation 68 [10/16] (1.48ns)   --->   "%urem_ln14 = urem i12 %add_ln14, i12 1936" [../src/hls/cnn.cpp:14]   --->   Operation 68 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.48>
ST_12 : Operation 69 [9/16] (1.48ns)   --->   "%urem_ln14 = urem i12 %add_ln14, i12 1936" [../src/hls/cnn.cpp:14]   --->   Operation 69 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.48>
ST_13 : Operation 70 [8/16] (1.48ns)   --->   "%urem_ln14 = urem i12 %add_ln14, i12 1936" [../src/hls/cnn.cpp:14]   --->   Operation 70 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.48>
ST_14 : Operation 71 [7/16] (1.48ns)   --->   "%urem_ln14 = urem i12 %add_ln14, i12 1936" [../src/hls/cnn.cpp:14]   --->   Operation 71 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.48>
ST_15 : Operation 72 [6/16] (1.48ns)   --->   "%urem_ln14 = urem i12 %add_ln14, i12 1936" [../src/hls/cnn.cpp:14]   --->   Operation 72 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.48>
ST_16 : Operation 73 [5/16] (1.48ns)   --->   "%urem_ln14 = urem i12 %add_ln14, i12 1936" [../src/hls/cnn.cpp:14]   --->   Operation 73 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.48>
ST_17 : Operation 74 [4/16] (1.48ns)   --->   "%urem_ln14 = urem i12 %add_ln14, i12 1936" [../src/hls/cnn.cpp:14]   --->   Operation 74 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.48>
ST_18 : Operation 75 [3/16] (1.48ns)   --->   "%urem_ln14 = urem i12 %add_ln14, i12 1936" [../src/hls/cnn.cpp:14]   --->   Operation 75 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.48>
ST_19 : Operation 76 [2/16] (1.48ns)   --->   "%urem_ln14 = urem i12 %add_ln14, i12 1936" [../src/hls/cnn.cpp:14]   --->   Operation 76 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.83>
ST_20 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3_str"   --->   Operation 77 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 78 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3872, i64 3872, i64 3872"   --->   Operation 78 'speclooptripcount' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 79 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 79 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_10_2_VITIS_LOOP_12_3_str"   --->   Operation 80 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 81 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 81 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../src/hls/cnn.cpp:12]   --->   Operation 82 'specloopname' 'specloopname_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 83 [1/16] (1.48ns)   --->   "%urem_ln14 = urem i12 %add_ln14, i12 1936" [../src/hls/cnn.cpp:14]   --->   Operation 83 'urem' 'urem_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 15> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i12 %urem_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 84 'zext' 'zext_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 85 [1/1] (0.00ns)   --->   "%array_addr = getelementptr i32 %array_r, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 85 'getelementptr' 'array_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 86 [1/1] (0.00ns)   --->   "%array1_addr = getelementptr i32 %array1, i64 0, i64 %zext_ln14" [../src/hls/cnn.cpp:14]   --->   Operation 86 'getelementptr' 'array1_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_20 : Operation 87 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i11 %array1_addr" [../src/hls/cnn.cpp:14]   --->   Operation 87 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_20 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split3" [../src/hls/cnn.cpp:14]   --->   Operation 88 'br' 'br_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_20 : Operation 89 [1/1] (1.35ns)   --->   "%store_ln14 = store i32 0, i11 %array_addr" [../src/hls/cnn.cpp:14]   --->   Operation 89 'store' 'store_ln14' <Predicate = (icmp_ln14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_20 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln14 = br void %.split3" [../src/hls/cnn.cpp:14]   --->   Operation 90 'br' 'br_ln14' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 21 <SV = 5> <Delay = 0.00>
ST_21 : Operation 91 [1/1] (0.00ns)   --->   "%ret_ln18 = ret" [../src/hls/cnn.cpp:18]   --->   Operation 91 'ret' 'ret_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ array_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ array1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln8              (br               ) [ 0111111111111111111110]
indvar_flatten17    (phi              ) [ 0010011111111111111110]
i                   (phi              ) [ 0010011111111111111110]
indvar_flatten      (phi              ) [ 0010011111111111111110]
add_ln8             (add              ) [ 0111111111111111111110]
icmp_ln8            (icmp             ) [ 0011111111111111111110]
br_ln8              (br               ) [ 0000000000000000000000]
icmp_ln10           (icmp             ) [ 0011110000000000000000]
add_ln8_2           (add              ) [ 0000000000000000000000]
select_ln10_7       (select           ) [ 0111111111111111111110]
zext_ln10           (zext             ) [ 0011100000000000000000]
add_ln10_2          (add              ) [ 0000000000000000000000]
select_ln10_12      (select           ) [ 0111111111111111111110]
iii                 (phi              ) [ 0011111111111111111110]
mul_ln10            (mul              ) [ 0010010000000000000000]
xor_ln10            (xor              ) [ 0000000000000000000000]
icmp_ln12           (icmp             ) [ 0000000000000000000000]
and_ln10            (and              ) [ 0010010000000000000000]
or_ln10             (or               ) [ 0000000000000000000000]
select_ln10_9       (select           ) [ 0000000000000000000000]
iii_cast            (zext             ) [ 0010010000000000000000]
add_ln12            (add              ) [ 0111111111111111111110]
br_ln0              (br               ) [ 0111111111111111111110]
ii                  (phi              ) [ 0010010000000000000000]
tmp                 (bitconcatenate   ) [ 0000000000000000000000]
specpipeline_ln0    (specpipeline     ) [ 0000000000000000000000]
select_ln10         (select           ) [ 0000000000000000000000]
select_ln10_8       (select           ) [ 0000000000000000000000]
add_ln10            (add              ) [ 0000000000000000000000]
p_mid1              (bitconcatenate   ) [ 0000000000000000000000]
select_ln10_10      (select           ) [ 0000000000000000000000]
select_ln10_10_cast (zext             ) [ 0000000000000000000000]
select_ln10_11      (select           ) [ 0111111111111111111110]
add_ln14_1          (add              ) [ 0000000000000000000000]
add_ln14            (add              ) [ 0010001111111111111110]
icmp_ln14           (icmp             ) [ 0010001111111111111110]
br_ln14             (br               ) [ 0000000000000000000000]
specloopname_ln0    (specloopname     ) [ 0000000000000000000000]
empty               (speclooptripcount) [ 0000000000000000000000]
specpipeline_ln0    (specpipeline     ) [ 0000000000000000000000]
specloopname_ln0    (specloopname     ) [ 0000000000000000000000]
specpipeline_ln0    (specpipeline     ) [ 0000000000000000000000]
specloopname_ln12   (specloopname     ) [ 0000000000000000000000]
urem_ln14           (urem             ) [ 0000000000000000000000]
zext_ln14           (zext             ) [ 0000000000000000000000]
array_addr          (getelementptr    ) [ 0000000000000000000000]
array1_addr         (getelementptr    ) [ 0000000000000000000000]
store_ln14          (store            ) [ 0000000000000000000000]
br_ln14             (br               ) [ 0000000000000000000000]
store_ln14          (store            ) [ 0000000000000000000000]
br_ln14             (br               ) [ 0000000000000000000000]
ret_ln18            (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="array_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="array1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_10_2_VITIS_LOOP_12_3_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="array_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="12" slack="0"/>
<pin id="68" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr/20 "/>
</bind>
</comp>

<comp id="71" class="1004" name="array1_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="12" slack="0"/>
<pin id="75" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array1_addr/20 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln14_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="11" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/20 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln14_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="11" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/20 "/>
</bind>
</comp>

<comp id="92" class="1005" name="indvar_flatten17_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="12" slack="1"/>
<pin id="94" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten17 (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="indvar_flatten17_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="12" slack="0"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten17/2 "/>
</bind>
</comp>

<comp id="103" class="1005" name="i_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="1"/>
<pin id="105" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="4" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="114" class="1005" name="indvar_flatten_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="1"/>
<pin id="116" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="indvar_flatten_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="10" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="125" class="1005" name="iii_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="6" slack="3"/>
<pin id="127" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="iii (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="iii_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="3"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="6" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iii/4 "/>
</bind>
</comp>

<comp id="136" class="1005" name="ii_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="4" slack="4"/>
<pin id="138" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="ii_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="4"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="4" slack="0"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/5 "/>
</bind>
</comp>

<comp id="147" class="1004" name="add_ln8_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="12" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln8_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="12" slack="0"/>
<pin id="155" dir="0" index="1" bw="9" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="icmp_ln10_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="10" slack="0"/>
<pin id="161" dir="0" index="1" bw="10" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln8_2_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8_2/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="select_ln10_7_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="4" slack="0"/>
<pin id="174" dir="0" index="2" bw="4" slack="0"/>
<pin id="175" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_7/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln10_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="0"/>
<pin id="181" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln10_2_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="10" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_2/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="select_ln10_12_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="10" slack="0"/>
<pin id="193" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_12/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="xor_ln10_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="2"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln10/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln12_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="0" index="1" bw="6" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="and_ln10_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln10/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="or_ln10_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="2"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln10/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="select_ln10_9_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="6" slack="0"/>
<pin id="223" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_9/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="iii_cast_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="0"/>
<pin id="229" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="iii_cast/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln12_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="6" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="9" slack="0"/>
<pin id="239" dir="0" index="1" bw="4" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="select_ln10_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="3"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="4" slack="0"/>
<pin id="249" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="select_ln10_8_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="3"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="9" slack="0"/>
<pin id="256" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_8/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="add_ln10_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_mid1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="9" slack="0"/>
<pin id="267" dir="0" index="1" bw="4" slack="0"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid1/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="select_ln10_10_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="0" index="1" bw="9" slack="0"/>
<pin id="276" dir="0" index="2" bw="9" slack="0"/>
<pin id="277" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_10/5 "/>
</bind>
</comp>

<comp id="280" class="1004" name="select_ln10_10_cast_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="9" slack="0"/>
<pin id="282" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln10_10_cast/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="select_ln10_11_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="0" index="1" bw="4" slack="0"/>
<pin id="287" dir="0" index="2" bw="4" slack="0"/>
<pin id="288" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_11/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln14_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="12" slack="0"/>
<pin id="293" dir="0" index="1" bw="9" slack="0"/>
<pin id="294" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="12" slack="0"/>
<pin id="298" dir="0" index="1" bw="12" slack="0"/>
<pin id="299" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln14/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="icmp_ln14_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="12" slack="0"/>
<pin id="304" dir="0" index="1" bw="12" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln14_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="12" slack="0"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/20 "/>
</bind>
</comp>

<comp id="314" class="1007" name="grp_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="0" index="1" bw="12" slack="0"/>
<pin id="317" dir="0" index="2" bw="6" slack="0"/>
<pin id="318" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln10/2 add_ln14_1/4 "/>
</bind>
</comp>

<comp id="323" class="1005" name="add_ln8_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="12" slack="0"/>
<pin id="325" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="328" class="1005" name="icmp_ln8_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="332" class="1005" name="icmp_ln10_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="2"/>
<pin id="334" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="340" class="1005" name="select_ln10_7_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="0"/>
<pin id="342" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln10_7 "/>
</bind>
</comp>

<comp id="345" class="1005" name="zext_ln10_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="12" slack="1"/>
<pin id="347" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln10 "/>
</bind>
</comp>

<comp id="350" class="1005" name="select_ln10_12_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="10" slack="0"/>
<pin id="352" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="select_ln10_12 "/>
</bind>
</comp>

<comp id="355" class="1005" name="and_ln10_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln10 "/>
</bind>
</comp>

<comp id="361" class="1005" name="iii_cast_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="12" slack="1"/>
<pin id="363" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="iii_cast "/>
</bind>
</comp>

<comp id="366" class="1005" name="add_ln12_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="6" slack="0"/>
<pin id="368" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln12 "/>
</bind>
</comp>

<comp id="371" class="1005" name="select_ln10_11_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="0"/>
<pin id="373" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln10_11 "/>
</bind>
</comp>

<comp id="376" class="1005" name="add_ln14_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="12" slack="1"/>
<pin id="378" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln14 "/>
</bind>
</comp>

<comp id="381" class="1005" name="icmp_ln14_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="15"/>
<pin id="383" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="60" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="60" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="62" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="84"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="90"><net_src comp="62" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="91"><net_src comp="64" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="96" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="96" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="118" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="107" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="16" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="159" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="165" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="107" pin="4"/><net_sink comp="171" pin=2"/></net>

<net id="182"><net_src comp="171" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="118" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="20" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="194"><net_src comp="159" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="20" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="183" pin="2"/><net_sink comp="189" pin=2"/></net>

<net id="201"><net_src comp="24" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="129" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="26" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="197" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="22" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="129" pin="4"/><net_sink comp="219" pin=2"/></net>

<net id="230"><net_src comp="219" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="219" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="28" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="30" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="140" pin="4"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="32" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="250"><net_src comp="6" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="251"><net_src comp="140" pin="4"/><net_sink comp="245" pin=2"/></net>

<net id="257"><net_src comp="44" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="258"><net_src comp="237" pin="3"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="245" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="16" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="30" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="259" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="32" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="278"><net_src comp="265" pin="3"/><net_sink comp="273" pin=1"/></net>

<net id="279"><net_src comp="252" pin="3"/><net_sink comp="273" pin=2"/></net>

<net id="283"><net_src comp="273" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="259" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="290"><net_src comp="245" pin="3"/><net_sink comp="284" pin=2"/></net>

<net id="295"><net_src comp="280" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="291" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="46" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="291" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="46" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="296" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="319"><net_src comp="179" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="18" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="227" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="322"><net_src comp="314" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="326"><net_src comp="147" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="331"><net_src comp="153" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="159" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="338"><net_src comp="332" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="339"><net_src comp="332" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="343"><net_src comp="171" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="348"><net_src comp="179" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="353"><net_src comp="189" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="358"><net_src comp="208" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="364"><net_src comp="227" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="369"><net_src comp="231" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="374"><net_src comp="284" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="379"><net_src comp="291" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="384"><net_src comp="302" pin="2"/><net_sink comp="381" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: array_r | {20 }
	Port: array1 | {20 }
 - Input state : 
  - Chain level:
	State 1
	State 2
		add_ln8 : 1
		icmp_ln8 : 1
		br_ln8 : 2
		icmp_ln10 : 1
		add_ln8_2 : 1
		select_ln10_7 : 2
		zext_ln10 : 3
		mul_ln10 : 4
		add_ln10_2 : 1
		select_ln10_12 : 2
	State 3
	State 4
		icmp_ln12 : 1
		and_ln10 : 2
		or_ln10 : 2
		select_ln10_9 : 2
		iii_cast : 3
		add_ln14_1 : 4
		add_ln12 : 3
	State 5
		tmp : 1
		select_ln10 : 1
		select_ln10_8 : 2
		add_ln10 : 2
		p_mid1 : 3
		select_ln10_10 : 4
		select_ln10_10_cast : 5
		select_ln10_11 : 3
		add_ln14 : 6
		urem_ln14 : 7
		icmp_ln14 : 7
		br_ln14 : 8
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		zext_ln14 : 1
		array_addr : 2
		array1_addr : 2
		store_ln14 : 3
		store_ln14 : 3
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   urem   |         grp_fu_296         |    0    |   399   |   281   |
|----------|----------------------------|---------|---------|---------|
|          |       add_ln8_fu_147       |    0    |    0    |    19   |
|          |      add_ln8_2_fu_165      |    0    |    0    |    12   |
|    add   |      add_ln10_2_fu_183     |    0    |    0    |    17   |
|          |       add_ln12_fu_231      |    0    |    0    |    13   |
|          |       add_ln10_fu_259      |    0    |    0    |    12   |
|          |       add_ln14_fu_291      |    0    |    0    |    19   |
|----------|----------------------------|---------|---------|---------|
|          |       icmp_ln8_fu_153      |    0    |    0    |    12   |
|   icmp   |      icmp_ln10_fu_159      |    0    |    0    |    11   |
|          |      icmp_ln12_fu_202      |    0    |    0    |    10   |
|          |      icmp_ln14_fu_302      |    0    |    0    |    12   |
|----------|----------------------------|---------|---------|---------|
|          |    select_ln10_7_fu_171    |    0    |    0    |    4    |
|          |    select_ln10_12_fu_189   |    0    |    0    |    9    |
|          |    select_ln10_9_fu_219    |    0    |    0    |    6    |
|  select  |     select_ln10_fu_245     |    0    |    0    |    4    |
|          |    select_ln10_8_fu_252    |    0    |    0    |    8    |
|          |    select_ln10_10_fu_273   |    0    |    0    |    8    |
|          |    select_ln10_11_fu_284   |    0    |    0    |    4    |
|----------|----------------------------|---------|---------|---------|
|    xor   |       xor_ln10_fu_197      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|    and   |       and_ln10_fu_208      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|    or    |       or_ln10_fu_214       |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_314         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln10_fu_179      |    0    |    0    |    0    |
|   zext   |       iii_cast_fu_227      |    0    |    0    |    0    |
|          | select_ln10_10_cast_fu_280 |    0    |    0    |    0    |
|          |      zext_ln14_fu_308      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_fu_237         |    0    |    0    |    0    |
|          |        p_mid1_fu_265       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |   399   |   467   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln12_reg_366   |    6   |
|    add_ln14_reg_376   |   12   |
|    add_ln8_reg_323    |   12   |
|    and_ln10_reg_355   |    1   |
|       i_reg_103       |    4   |
|   icmp_ln10_reg_332   |    1   |
|   icmp_ln14_reg_381   |    1   |
|    icmp_ln8_reg_328   |    1   |
|       ii_reg_136      |    4   |
|    iii_cast_reg_361   |   12   |
|      iii_reg_125      |    6   |
|indvar_flatten17_reg_92|   12   |
| indvar_flatten_reg_114|   10   |
| select_ln10_11_reg_371|    4   |
| select_ln10_12_reg_350|   10   |
| select_ln10_7_reg_340 |    4   |
|   zext_ln10_reg_345   |   12   |
+-----------------------+--------+
|         Total         |   112  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_296 |  p0  |   2  |  12  |   24   ||    9    |
| grp_fu_314 |  p0  |   3  |   4  |   12   ||    14   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   36   ||  1.036  ||    23   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   399  |   467  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   23   |
|  Register |    -   |    -   |   112  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   511  |   490  |
+-----------+--------+--------+--------+--------+
