

================================================================
== Vitis HLS Report for 'gather_node_neighbors'
================================================================
* Date:           Mon Jul 28 11:42:50 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        gather_node_neighbors
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.128 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%node_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %node" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/gather_node_neighbors/gather_node_neighbors_fast.cpp:6]   --->   Operation 4 'read' 'node_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i32 %node_read" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 5 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%neighbor_table_offsets_addr = getelementptr i32 %neighbor_table_offsets, i64 0, i64 %zext_ln15" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 6 'getelementptr' 'neighbor_table_offsets_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (1.20ns)   --->   "%node_offset = load i11 %neighbor_table_offsets_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 7 'load' 'node_offset' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>

State 2 <SV = 1> <Delay = 3.12>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%node_in_degree_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %node_in_degree" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/gather_node_neighbors/gather_node_neighbors_fast.cpp:6]   --->   Operation 8 'read' 'node_in_degree_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/2] (1.20ns)   --->   "%node_offset = load i11 %neighbor_table_offsets_addr" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/gather_node_neighbors/gather_node_neighbors_fast.cpp:15]   --->   Operation 9 'load' 'node_offset' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i32 %node_offset" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/gather_node_neighbors/gather_node_neighbors_fast.cpp:21]   --->   Operation 10 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [2/2] (1.92ns)   --->   "%call_ln6 = call void @gather_node_neighbors_Pipeline_VITIS_LOOP_21_1, i32 %node_in_degree_read, i10 %trunc_ln21, i32 %neighbor_table, i32 %node_neighbors" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/gather_node_neighbors/gather_node_neighbors_fast.cpp:6]   --->   Operation 11 'call' 'call_ln6' <Predicate = true> <Delay = 1.92> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/gather_node_neighbors/gather_node_neighbors_fast.cpp:5]   --->   Operation 12 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %node"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %node, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %node_in_degree"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %node_in_degree, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %node_neighbors, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %node_neighbors"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %neighbor_table_offsets, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %neighbor_table_offsets"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %neighbor_table, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %neighbor_table"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln6 = call void @gather_node_neighbors_Pipeline_VITIS_LOOP_21_1, i32 %node_in_degree_read, i10 %trunc_ln21, i32 %neighbor_table, i32 %node_neighbors" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/gather_node_neighbors/gather_node_neighbors_fast.cpp:6]   --->   Operation 23 'call' 'call_ln6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln25 = ret" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/gather_node_neighbors/gather_node_neighbors_fast.cpp:25]   --->   Operation 24 'ret' 'ret_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.2ns
The critical path consists of the following:
	wire read operation ('node', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/gather_node_neighbors/gather_node_neighbors_fast.cpp:6) on port 'node' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/gather_node_neighbors/gather_node_neighbors_fast.cpp:6) [18]  (0 ns)
	'getelementptr' operation ('neighbor_table_offsets_addr', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/gather_node_neighbors/gather_node_neighbors_fast.cpp:15) [20]  (0 ns)
	'load' operation ('node_offset', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/gather_node_neighbors/gather_node_neighbors_fast.cpp:15) on array 'neighbor_table_offsets' [21]  (1.2 ns)

 <State 2>: 3.13ns
The critical path consists of the following:
	'load' operation ('node_offset', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/gather_node_neighbors/gather_node_neighbors_fast.cpp:15) on array 'neighbor_table_offsets' [21]  (1.2 ns)
	'call' operation ('call_ln6', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/gather_node_neighbors/gather_node_neighbors_fast.cpp:6) to 'gather_node_neighbors_Pipeline_VITIS_LOOP_21_1' [23]  (1.92 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
