
Diploma.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002f24  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000050c  20000000  00082f24  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          0000027c  2000050c  00083430  0002050c  2**2
                  ALLOC
  3 .stack        00000400  20000788  000836ac  0002050c  2**0
                  ALLOC
  4 .heap         00000200  20000b88  00083aac  0002050c  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  0002050c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020535  2**0
                  CONTENTS, READONLY
  7 .debug_info   00016044  00000000  00000000  0002058e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002ff1  00000000  00000000  000365d2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000517d  00000000  00000000  000395c3  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000838  00000000  00000000  0003e740  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000890  00000000  00000000  0003ef78  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000165ec  00000000  00000000  0003f808  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000c948  00000000  00000000  00055df4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000635ae  00000000  00000000  0006273c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000014f8  00000000  00000000  000c5cec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	88 0b 00 20 29 01 08 00 25 01 08 00 25 01 08 00     ... )...%...%...
   80010:	25 01 08 00 25 01 08 00 25 01 08 00 00 00 00 00     %...%...%.......
	...
   8002c:	25 01 08 00 25 01 08 00 00 00 00 00 25 01 08 00     %...%.......%...
   8003c:	25 01 08 00 25 01 08 00 25 01 08 00 25 01 08 00     %...%...%...%...
   8004c:	25 01 08 00 25 01 08 00 25 01 08 00 25 01 08 00     %...%...%...%...
   8005c:	25 01 08 00 25 01 08 00 00 00 00 00 59 16 08 00     %...%.......Y...
   8006c:	6d 16 08 00 81 16 08 00 25 01 08 00 25 01 08 00     m.......%...%...
   8007c:	25 01 08 00 25 01 08 00 25 01 08 00 25 01 08 00     %...%...%...%...
   8008c:	25 01 08 00 25 01 08 00 25 01 08 00 25 01 08 00     %...%...%...%...
   8009c:	25 01 08 00 25 01 08 00 25 01 08 00 25 01 08 00     %...%...%...%...
   800ac:	25 01 08 00 25 01 08 00 05 1d 08 00                 %...%.......

000800b8 <__do_global_dtors_aux>:
   800b8:	b510      	push	{r4, lr}
   800ba:	4c05      	ldr	r4, [pc, #20]	; (800d0 <__do_global_dtors_aux+0x18>)
   800bc:	7823      	ldrb	r3, [r4, #0]
   800be:	b933      	cbnz	r3, 800ce <__do_global_dtors_aux+0x16>
   800c0:	4b04      	ldr	r3, [pc, #16]	; (800d4 <__do_global_dtors_aux+0x1c>)
   800c2:	b113      	cbz	r3, 800ca <__do_global_dtors_aux+0x12>
   800c4:	4804      	ldr	r0, [pc, #16]	; (800d8 <__do_global_dtors_aux+0x20>)
   800c6:	f3af 8000 	nop.w
   800ca:	2301      	movs	r3, #1
   800cc:	7023      	strb	r3, [r4, #0]
   800ce:	bd10      	pop	{r4, pc}
   800d0:	2000050c 	.word	0x2000050c
   800d4:	00000000 	.word	0x00000000
   800d8:	00082f24 	.word	0x00082f24

000800dc <frame_dummy>:
   800dc:	4b0c      	ldr	r3, [pc, #48]	; (80110 <frame_dummy+0x34>)
   800de:	b143      	cbz	r3, 800f2 <frame_dummy+0x16>
   800e0:	480c      	ldr	r0, [pc, #48]	; (80114 <frame_dummy+0x38>)
   800e2:	b510      	push	{r4, lr}
   800e4:	490c      	ldr	r1, [pc, #48]	; (80118 <frame_dummy+0x3c>)
   800e6:	f3af 8000 	nop.w
   800ea:	480c      	ldr	r0, [pc, #48]	; (8011c <frame_dummy+0x40>)
   800ec:	6803      	ldr	r3, [r0, #0]
   800ee:	b923      	cbnz	r3, 800fa <frame_dummy+0x1e>
   800f0:	bd10      	pop	{r4, pc}
   800f2:	480a      	ldr	r0, [pc, #40]	; (8011c <frame_dummy+0x40>)
   800f4:	6803      	ldr	r3, [r0, #0]
   800f6:	b933      	cbnz	r3, 80106 <frame_dummy+0x2a>
   800f8:	4770      	bx	lr
   800fa:	4b09      	ldr	r3, [pc, #36]	; (80120 <frame_dummy+0x44>)
   800fc:	2b00      	cmp	r3, #0
   800fe:	d0f7      	beq.n	800f0 <frame_dummy+0x14>
   80100:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80104:	4718      	bx	r3
   80106:	4b06      	ldr	r3, [pc, #24]	; (80120 <frame_dummy+0x44>)
   80108:	2b00      	cmp	r3, #0
   8010a:	d0f5      	beq.n	800f8 <frame_dummy+0x1c>
   8010c:	4718      	bx	r3
   8010e:	bf00      	nop
   80110:	00000000 	.word	0x00000000
   80114:	00082f24 	.word	0x00082f24
   80118:	20000510 	.word	0x20000510
   8011c:	00082f24 	.word	0x00082f24
   80120:	00000000 	.word	0x00000000

00080124 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80124:	e7fe      	b.n	80124 <Dummy_Handler>
	...

00080128 <Reset_Handler>:
{
   80128:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
   8012a:	4b18      	ldr	r3, [pc, #96]	; (8018c <Reset_Handler+0x64>)
   8012c:	4a18      	ldr	r2, [pc, #96]	; (80190 <Reset_Handler+0x68>)
   8012e:	429a      	cmp	r2, r3
   80130:	d010      	beq.n	80154 <Reset_Handler+0x2c>
                for (; pDest < &_erelocate;) {
   80132:	4b18      	ldr	r3, [pc, #96]	; (80194 <Reset_Handler+0x6c>)
   80134:	4a15      	ldr	r2, [pc, #84]	; (8018c <Reset_Handler+0x64>)
   80136:	429a      	cmp	r2, r3
   80138:	d20c      	bcs.n	80154 <Reset_Handler+0x2c>
   8013a:	3b01      	subs	r3, #1
   8013c:	1a9b      	subs	r3, r3, r2
   8013e:	f023 0303 	bic.w	r3, r3, #3
   80142:	3304      	adds	r3, #4
   80144:	4413      	add	r3, r2
   80146:	4912      	ldr	r1, [pc, #72]	; (80190 <Reset_Handler+0x68>)
                        *pDest++ = *pSrc++;
   80148:	f851 0b04 	ldr.w	r0, [r1], #4
   8014c:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
   80150:	429a      	cmp	r2, r3
   80152:	d1f9      	bne.n	80148 <Reset_Handler+0x20>
        for (pDest = &_szero; pDest < &_ezero;) {
   80154:	4b10      	ldr	r3, [pc, #64]	; (80198 <Reset_Handler+0x70>)
   80156:	4a11      	ldr	r2, [pc, #68]	; (8019c <Reset_Handler+0x74>)
   80158:	429a      	cmp	r2, r3
   8015a:	d20a      	bcs.n	80172 <Reset_Handler+0x4a>
   8015c:	3b01      	subs	r3, #1
   8015e:	1a9b      	subs	r3, r3, r2
   80160:	f023 0303 	bic.w	r3, r3, #3
   80164:	3304      	adds	r3, #4
   80166:	4413      	add	r3, r2
                *pDest++ = 0;
   80168:	2100      	movs	r1, #0
   8016a:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
   8016e:	4293      	cmp	r3, r2
   80170:	d1fb      	bne.n	8016a <Reset_Handler+0x42>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80172:	4b0b      	ldr	r3, [pc, #44]	; (801a0 <Reset_Handler+0x78>)
   80174:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   80178:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   8017c:	4a09      	ldr	r2, [pc, #36]	; (801a4 <Reset_Handler+0x7c>)
   8017e:	6093      	str	r3, [r2, #8]
        __libc_init_array();
   80180:	4b09      	ldr	r3, [pc, #36]	; (801a8 <Reset_Handler+0x80>)
   80182:	4798      	blx	r3
        main();
   80184:	4b09      	ldr	r3, [pc, #36]	; (801ac <Reset_Handler+0x84>)
   80186:	4798      	blx	r3
   80188:	e7fe      	b.n	80188 <Reset_Handler+0x60>
   8018a:	bf00      	nop
   8018c:	20000000 	.word	0x20000000
   80190:	00082f24 	.word	0x00082f24
   80194:	2000050c 	.word	0x2000050c
   80198:	20000788 	.word	0x20000788
   8019c:	2000050c 	.word	0x2000050c
   801a0:	00080000 	.word	0x00080000
   801a4:	e000ed00 	.word	0xe000ed00
   801a8:	00082c6d 	.word	0x00082c6d
   801ac:	00082c15 	.word	0x00082c15

000801b0 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & PMC_MCKR_CSS_Msk )
   801b0:	4b3d      	ldr	r3, [pc, #244]	; (802a8 <SystemCoreClockUpdate+0xf8>)
   801b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   801b4:	f003 0303 	and.w	r3, r3, #3
   801b8:	2b03      	cmp	r3, #3
   801ba:	d80e      	bhi.n	801da <SystemCoreClockUpdate+0x2a>
   801bc:	e8df f003 	tbb	[pc, r3]
   801c0:	38381c02 	.word	0x38381c02
  {
    case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
   801c4:	4b39      	ldr	r3, [pc, #228]	; (802ac <SystemCoreClockUpdate+0xfc>)
   801c6:	695b      	ldr	r3, [r3, #20]
   801c8:	f013 0f80 	tst.w	r3, #128	; 0x80
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
   801cc:	bf14      	ite	ne
   801ce:	f44f 4200 	movne.w	r2, #32768	; 0x8000
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
   801d2:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   801d6:	4b36      	ldr	r3, [pc, #216]	; (802b0 <SystemCoreClockUpdate+0x100>)
   801d8:	601a      	str	r2, [r3, #0]
        SystemCoreClock = CHIP_FREQ_UTMIPLL / 2U;
      }
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
   801da:	4b33      	ldr	r3, [pc, #204]	; (802a8 <SystemCoreClockUpdate+0xf8>)
   801dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   801de:	f003 0370 	and.w	r3, r3, #112	; 0x70
   801e2:	2b70      	cmp	r3, #112	; 0x70
   801e4:	d057      	beq.n	80296 <SystemCoreClockUpdate+0xe6>
  {
		SystemCoreClock /= 3U;
	}
  else
  {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
   801e6:	4b30      	ldr	r3, [pc, #192]	; (802a8 <SystemCoreClockUpdate+0xf8>)
   801e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   801ea:	4931      	ldr	r1, [pc, #196]	; (802b0 <SystemCoreClockUpdate+0x100>)
   801ec:	f3c2 1202 	ubfx	r2, r2, #4, #3
   801f0:	680b      	ldr	r3, [r1, #0]
   801f2:	40d3      	lsrs	r3, r2
   801f4:	600b      	str	r3, [r1, #0]
   801f6:	4770      	bx	lr
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
   801f8:	4b2b      	ldr	r3, [pc, #172]	; (802a8 <SystemCoreClockUpdate+0xf8>)
   801fa:	6a1b      	ldr	r3, [r3, #32]
   801fc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80200:	d003      	beq.n	8020a <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80202:	4a2c      	ldr	r2, [pc, #176]	; (802b4 <SystemCoreClockUpdate+0x104>)
   80204:	4b2a      	ldr	r3, [pc, #168]	; (802b0 <SystemCoreClockUpdate+0x100>)
   80206:	601a      	str	r2, [r3, #0]
   80208:	e7e7      	b.n	801da <SystemCoreClockUpdate+0x2a>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   8020a:	4a2b      	ldr	r2, [pc, #172]	; (802b8 <SystemCoreClockUpdate+0x108>)
   8020c:	4b28      	ldr	r3, [pc, #160]	; (802b0 <SystemCoreClockUpdate+0x100>)
   8020e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
   80210:	4b25      	ldr	r3, [pc, #148]	; (802a8 <SystemCoreClockUpdate+0xf8>)
   80212:	6a1b      	ldr	r3, [r3, #32]
   80214:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80218:	2b10      	cmp	r3, #16
   8021a:	d005      	beq.n	80228 <SystemCoreClockUpdate+0x78>
   8021c:	2b20      	cmp	r3, #32
   8021e:	d1dc      	bne.n	801da <SystemCoreClockUpdate+0x2a>
            SystemCoreClock *= 3U;
   80220:	4a24      	ldr	r2, [pc, #144]	; (802b4 <SystemCoreClockUpdate+0x104>)
   80222:	4b23      	ldr	r3, [pc, #140]	; (802b0 <SystemCoreClockUpdate+0x100>)
   80224:	601a      	str	r2, [r3, #0]
          break;
   80226:	e7d8      	b.n	801da <SystemCoreClockUpdate+0x2a>
            SystemCoreClock *= 2U;
   80228:	4a24      	ldr	r2, [pc, #144]	; (802bc <SystemCoreClockUpdate+0x10c>)
   8022a:	4b21      	ldr	r3, [pc, #132]	; (802b0 <SystemCoreClockUpdate+0x100>)
   8022c:	601a      	str	r2, [r3, #0]
          break;
   8022e:	e7d4      	b.n	801da <SystemCoreClockUpdate+0x2a>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
   80230:	4b1d      	ldr	r3, [pc, #116]	; (802a8 <SystemCoreClockUpdate+0xf8>)
   80232:	6a1b      	ldr	r3, [r3, #32]
   80234:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80238:	d00c      	beq.n	80254 <SystemCoreClockUpdate+0xa4>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
   8023a:	4a1e      	ldr	r2, [pc, #120]	; (802b4 <SystemCoreClockUpdate+0x104>)
   8023c:	4b1c      	ldr	r3, [pc, #112]	; (802b0 <SystemCoreClockUpdate+0x100>)
   8023e:	601a      	str	r2, [r3, #0]
      if ( (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
   80240:	4b19      	ldr	r3, [pc, #100]	; (802a8 <SystemCoreClockUpdate+0xf8>)
   80242:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80244:	f003 0303 	and.w	r3, r3, #3
   80248:	2b02      	cmp	r3, #2
   8024a:	d016      	beq.n	8027a <SystemCoreClockUpdate+0xca>
        SystemCoreClock = CHIP_FREQ_UTMIPLL / 2U;
   8024c:	4a1c      	ldr	r2, [pc, #112]	; (802c0 <SystemCoreClockUpdate+0x110>)
   8024e:	4b18      	ldr	r3, [pc, #96]	; (802b0 <SystemCoreClockUpdate+0x100>)
   80250:	601a      	str	r2, [r3, #0]
   80252:	e7c2      	b.n	801da <SystemCoreClockUpdate+0x2a>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80254:	4a18      	ldr	r2, [pc, #96]	; (802b8 <SystemCoreClockUpdate+0x108>)
   80256:	4b16      	ldr	r3, [pc, #88]	; (802b0 <SystemCoreClockUpdate+0x100>)
   80258:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
   8025a:	4b13      	ldr	r3, [pc, #76]	; (802a8 <SystemCoreClockUpdate+0xf8>)
   8025c:	6a1b      	ldr	r3, [r3, #32]
   8025e:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80262:	2b10      	cmp	r3, #16
   80264:	d005      	beq.n	80272 <SystemCoreClockUpdate+0xc2>
   80266:	2b20      	cmp	r3, #32
   80268:	d1ea      	bne.n	80240 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
   8026a:	4a12      	ldr	r2, [pc, #72]	; (802b4 <SystemCoreClockUpdate+0x104>)
   8026c:	4b10      	ldr	r3, [pc, #64]	; (802b0 <SystemCoreClockUpdate+0x100>)
   8026e:	601a      	str	r2, [r3, #0]
          break;
   80270:	e7e6      	b.n	80240 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
   80272:	4a12      	ldr	r2, [pc, #72]	; (802bc <SystemCoreClockUpdate+0x10c>)
   80274:	4b0e      	ldr	r3, [pc, #56]	; (802b0 <SystemCoreClockUpdate+0x100>)
   80276:	601a      	str	r2, [r3, #0]
          break;
   80278:	e7e2      	b.n	80240 <SystemCoreClockUpdate+0x90>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
   8027a:	4a0b      	ldr	r2, [pc, #44]	; (802a8 <SystemCoreClockUpdate+0xf8>)
   8027c:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
   8027e:	6a92      	ldr	r2, [r2, #40]	; 0x28
   80280:	480b      	ldr	r0, [pc, #44]	; (802b0 <SystemCoreClockUpdate+0x100>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
   80282:	f3c1 410a 	ubfx	r1, r1, #16, #11
   80286:	6803      	ldr	r3, [r0, #0]
   80288:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
   8028c:	b2d2      	uxtb	r2, r2
   8028e:	fbb3 f3f2 	udiv	r3, r3, r2
   80292:	6003      	str	r3, [r0, #0]
   80294:	e7a1      	b.n	801da <SystemCoreClockUpdate+0x2a>
		SystemCoreClock /= 3U;
   80296:	4a06      	ldr	r2, [pc, #24]	; (802b0 <SystemCoreClockUpdate+0x100>)
   80298:	6813      	ldr	r3, [r2, #0]
   8029a:	490a      	ldr	r1, [pc, #40]	; (802c4 <SystemCoreClockUpdate+0x114>)
   8029c:	fba1 1303 	umull	r1, r3, r1, r3
   802a0:	085b      	lsrs	r3, r3, #1
   802a2:	6013      	str	r3, [r2, #0]
   802a4:	4770      	bx	lr
   802a6:	bf00      	nop
   802a8:	400e0400 	.word	0x400e0400
   802ac:	400e1210 	.word	0x400e1210
   802b0:	2000000c 	.word	0x2000000c
   802b4:	00b71b00 	.word	0x00b71b00
   802b8:	003d0900 	.word	0x003d0900
   802bc:	007a1200 	.word	0x007a1200
   802c0:	0e4e1c00 	.word	0x0e4e1c00
   802c4:	aaaaaaab 	.word	0xaaaaaaab

000802c8 <system_init_flash>:
 */
void system_init_flash( uint32_t dw_clk )
{
	/* Set FWS for embedded Flash access according to operating frequency */
#if (defined __SAM3U4C__) || (defined __SAM3U4E__)
	if ( dw_clk < CHIP_FREQ_FWS_0 )
   802c8:	4b16      	ldr	r3, [pc, #88]	; (80324 <system_init_flash+0x5c>)
   802ca:	4298      	cmp	r0, r3
   802cc:	d912      	bls.n	802f4 <system_init_flash+0x2c>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
	}
  else
  {
    if ( dw_clk < CHIP_FREQ_FWS_1 )
   802ce:	4b16      	ldr	r3, [pc, #88]	; (80328 <system_init_flash+0x60>)
   802d0:	4298      	cmp	r0, r3
   802d2:	d916      	bls.n	80302 <system_init_flash+0x3a>
  		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
	  	EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
    }
    else
    {
      if ( dw_clk < CHIP_FREQ_FWS_2 )
   802d4:	4b15      	ldr	r3, [pc, #84]	; (8032c <system_init_flash+0x64>)
   802d6:	4298      	cmp	r0, r3
   802d8:	d91b      	bls.n	80312 <system_init_flash+0x4a>
        EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
        EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
      }
      else
      {
        if ( dw_clk < CHIP_FREQ_FWS_3 )
   802da:	4b15      	ldr	r3, [pc, #84]	; (80330 <system_init_flash+0x68>)
   802dc:	4298      	cmp	r0, r3
        {
          EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
   802de:	bf94      	ite	ls
   802e0:	f44f 7340 	movls.w	r3, #768	; 0x300
          EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
        }
        else
        {
          EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   802e4:	f44f 6380 	movhi.w	r3, #1024	; 0x400
   802e8:	4a12      	ldr	r2, [pc, #72]	; (80334 <system_init_flash+0x6c>)
   802ea:	6013      	str	r3, [r2, #0]
          EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
   802ec:	f502 7200 	add.w	r2, r2, #512	; 0x200
   802f0:	6013      	str	r3, [r2, #0]
   802f2:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
   802f4:	2300      	movs	r3, #0
   802f6:	4a0f      	ldr	r2, [pc, #60]	; (80334 <system_init_flash+0x6c>)
   802f8:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
   802fa:	f502 7200 	add.w	r2, r2, #512	; 0x200
   802fe:	6013      	str	r3, [r2, #0]
   80300:	4770      	bx	lr
  		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
   80302:	f44f 7380 	mov.w	r3, #256	; 0x100
   80306:	4a0b      	ldr	r2, [pc, #44]	; (80334 <system_init_flash+0x6c>)
   80308:	6013      	str	r3, [r2, #0]
	  	EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
   8030a:	f502 7200 	add.w	r2, r2, #512	; 0x200
   8030e:	6013      	str	r3, [r2, #0]
   80310:	4770      	bx	lr
        EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
   80312:	f44f 7300 	mov.w	r3, #512	; 0x200
   80316:	4a07      	ldr	r2, [pc, #28]	; (80334 <system_init_flash+0x6c>)
   80318:	6013      	str	r3, [r2, #0]
        EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
   8031a:	f502 7200 	add.w	r2, r2, #512	; 0x200
   8031e:	6013      	str	r3, [r2, #0]
   80320:	4770      	bx	lr
   80322:	bf00      	nop
   80324:	016e35ff 	.word	0x016e35ff
   80328:	026259ff 	.word	0x026259ff
   8032c:	044aa1ff 	.word	0x044aa1ff
   80330:	0501bcff 	.word	0x0501bcff
   80334:	400e0800 	.word	0x400e0800

00080338 <sysclk_enable_usb>:
 *
 * \param pll_id Source of the USB clock.
 * \param div Actual clock divisor. Must be superior to 0.
 */
void sysclk_enable_usb(void)
{
   80338:	b510      	push	{r4, lr}
		pmc_osc_enable_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_osc_enable_main_xtal(pmc_us_to_moscxtst(
   8033a:	203e      	movs	r0, #62	; 0x3e
   8033c:	4b07      	ldr	r3, [pc, #28]	; (8035c <sysclk_enable_usb+0x24>)
   8033e:	4798      	blx	r3
	case OSC_MAINCK_12M_RC:
		return pmc_osc_is_ready_fastrc();

	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_main_xtal();
   80340:	4c07      	ldr	r4, [pc, #28]	; (80360 <sysclk_enable_usb+0x28>)
   80342:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   80344:	2800      	cmp	r0, #0
   80346:	d0fc      	beq.n	80342 <sysclk_enable_usb+0xa>

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
   80348:	f44f 0271 	mov.w	r2, #15794176	; 0xf10000
   8034c:	4b05      	ldr	r3, [pc, #20]	; (80364 <sysclk_enable_usb+0x2c>)
   8034e:	61da      	str	r2, [r3, #28]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
	} else {
		return pmc_is_locked_upll();
   80350:	4c05      	ldr	r4, [pc, #20]	; (80368 <sysclk_enable_usb+0x30>)
   80352:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   80354:	2800      	cmp	r0, #0
   80356:	d0fc      	beq.n	80352 <sysclk_enable_usb+0x1a>

	pll_enable_source(CONFIG_PLL1_SOURCE);
	pll_config_defaults(&pllcfg, 1);
	pll_enable(&pllcfg, 1);
	pll_wait_for_lock(1);
}
   80358:	bd10      	pop	{r4, pc}
   8035a:	bf00      	nop
   8035c:	000816f9 	.word	0x000816f9
   80360:	00081721 	.word	0x00081721
   80364:	400e0400 	.word	0x400e0400
   80368:	00081781 	.word	0x00081781

0008036c <sysclk_init>:
		pll_disable(1);
	}
}

void sysclk_init(void)
{
   8036c:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   8036e:	4812      	ldr	r0, [pc, #72]	; (803b8 <sysclk_init+0x4c>)
   80370:	4b12      	ldr	r3, [pc, #72]	; (803bc <sysclk_init+0x50>)
   80372:	4798      	blx	r3
		pmc_osc_enable_main_xtal(pmc_us_to_moscxtst(
   80374:	203e      	movs	r0, #62	; 0x3e
   80376:	4b12      	ldr	r3, [pc, #72]	; (803c0 <sysclk_init+0x54>)
   80378:	4798      	blx	r3
		return pmc_osc_is_ready_main_xtal();
   8037a:	4c12      	ldr	r4, [pc, #72]	; (803c4 <sysclk_init+0x58>)
   8037c:	47a0      	blx	r4
   8037e:	2800      	cmp	r0, #0
   80380:	d0fc      	beq.n	8037c <sysclk_init+0x10>
#  ifndef CONFIG_PLL1_SOURCE
			pmc_osc_disable_main_xtal();
#  endif
		} else if (CONFIG_PLL0_SOURCE == PLL_SRC_MAINCK_XTAL ||
				CONFIG_PLL0_SOURCE == PLL_SRC_MAINCK_BYPASS) {
			pmc_mainck_osc_select(CKGR_MOR_MOSCSEL);
   80382:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   80386:	4b10      	ldr	r3, [pc, #64]	; (803c8 <sysclk_init+0x5c>)
   80388:	4798      	blx	r3
			while(!pmc_osc_is_ready_mainck());
   8038a:	4c10      	ldr	r4, [pc, #64]	; (803cc <sysclk_init+0x60>)
   8038c:	47a0      	blx	r4
   8038e:	2800      	cmp	r0, #0
   80390:	d0fc      	beq.n	8038c <sysclk_init+0x20>
		pmc_disable_pllack(); // Always stop PLL first!
   80392:	4b0f      	ldr	r3, [pc, #60]	; (803d0 <sysclk_init+0x64>)
   80394:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80396:	4a0f      	ldr	r2, [pc, #60]	; (803d4 <sysclk_init+0x68>)
   80398:	4b0f      	ldr	r3, [pc, #60]	; (803d8 <sysclk_init+0x6c>)
   8039a:	629a      	str	r2, [r3, #40]	; 0x28
		return pmc_is_locked_pllack();
   8039c:	4c0f      	ldr	r4, [pc, #60]	; (803dc <sysclk_init+0x70>)
   8039e:	47a0      	blx	r4
   803a0:	2800      	cmp	r0, #0
   803a2:	d0fc      	beq.n	8039e <sysclk_init+0x32>
		}
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   803a4:	2010      	movs	r0, #16
   803a6:	4b0e      	ldr	r3, [pc, #56]	; (803e0 <sysclk_init+0x74>)
   803a8:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   803aa:	4b0e      	ldr	r3, [pc, #56]	; (803e4 <sysclk_init+0x78>)
   803ac:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   803ae:	4802      	ldr	r0, [pc, #8]	; (803b8 <sysclk_init+0x4c>)
   803b0:	4b02      	ldr	r3, [pc, #8]	; (803bc <sysclk_init+0x50>)
   803b2:	4798      	blx	r3
   803b4:	bd10      	pop	{r4, pc}
   803b6:	bf00      	nop
   803b8:	05b8d800 	.word	0x05b8d800
   803bc:	000802c9 	.word	0x000802c9
   803c0:	000816f9 	.word	0x000816f9
   803c4:	00081721 	.word	0x00081721
   803c8:	00081741 	.word	0x00081741
   803cc:	00081731 	.word	0x00081731
   803d0:	00081761 	.word	0x00081761
   803d4:	200f3f01 	.word	0x200f3f01
   803d8:	400e0400 	.word	0x400e0400
   803dc:	00081771 	.word	0x00081771
   803e0:	00081695 	.word	0x00081695
   803e4:	000801b1 	.word	0x000801b1

000803e8 <udi_cdc_comm_enable>:
	uint8_t port;
	uint8_t iface_comm_num;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
	udi_cdc_nb_comm_enabled = 0;
   803e8:	490e      	ldr	r1, [pc, #56]	; (80424 <udi_cdc_comm_enable+0x3c>)
   803ea:	2300      	movs	r3, #0
   803ec:	700b      	strb	r3, [r1, #0]
	}
	port = udi_cdc_nb_comm_enabled;
#endif

	// Initialize control signal management
	udi_cdc_state[port] = CPU_TO_LE16(0);
   803ee:	4a0e      	ldr	r2, [pc, #56]	; (80428 <udi_cdc_comm_enable+0x40>)
   803f0:	8013      	strh	r3, [r2, #0]

	uid_cdc_state_msg[port].header.bmRequestType =
   803f2:	4a0e      	ldr	r2, [pc, #56]	; (8042c <udi_cdc_comm_enable+0x44>)
   803f4:	20a1      	movs	r0, #161	; 0xa1
   803f6:	7010      	strb	r0, [r2, #0]
			USB_REQ_DIR_IN | USB_REQ_TYPE_CLASS |
			USB_REQ_RECIP_INTERFACE;
	uid_cdc_state_msg[port].header.bNotification = USB_REQ_CDC_NOTIFY_SERIAL_STATE;
   803f8:	2020      	movs	r0, #32
   803fa:	7050      	strb	r0, [r2, #1]
	uid_cdc_state_msg[port].header.wValue = LE16(0);
   803fc:	8053      	strh	r3, [r2, #2]
	default:
		iface_comm_num = UDI_CDC_COMM_IFACE_NUMBER_0;
		break;
	}

	uid_cdc_state_msg[port].header.wIndex = LE16(iface_comm_num);
   803fe:	8093      	strh	r3, [r2, #4]
	uid_cdc_state_msg[port].header.wLength = LE16(2);
   80400:	2002      	movs	r0, #2
   80402:	80d0      	strh	r0, [r2, #6]
	uid_cdc_state_msg[port].value = CPU_TO_LE16(0);
   80404:	8113      	strh	r3, [r2, #8]

	udi_cdc_line_coding[port].dwDTERate = CPU_TO_LE32(UDI_CDC_DEFAULT_RATE);
   80406:	4a0a      	ldr	r2, [pc, #40]	; (80430 <udi_cdc_comm_enable+0x48>)
   80408:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
   8040c:	6010      	str	r0, [r2, #0]
	udi_cdc_line_coding[port].bCharFormat = UDI_CDC_DEFAULT_STOPBITS;
   8040e:	7113      	strb	r3, [r2, #4]
	udi_cdc_line_coding[port].bParityType = UDI_CDC_DEFAULT_PARITY;
   80410:	7153      	strb	r3, [r2, #5]
	udi_cdc_line_coding[port].bDataBits = UDI_CDC_DEFAULT_DATABITS;
   80412:	2308      	movs	r3, #8
   80414:	7193      	strb	r3, [r2, #6]
	// to initialize memories or indicate that interface is enabled
	UDI_CDC_SET_CODING_EXT(port,(&udi_cdc_line_coding[port]));
	if (!UDI_CDC_ENABLE_EXT(port)) {
		return false;
	}
	udi_cdc_nb_comm_enabled++;
   80416:	780b      	ldrb	r3, [r1, #0]
   80418:	3301      	adds	r3, #1
   8041a:	b2db      	uxtb	r3, r3
   8041c:	700b      	strb	r3, [r1, #0]
	return true;
}
   8041e:	2001      	movs	r0, #1
   80420:	4770      	bx	lr
   80422:	bf00      	nop
   80424:	20000533 	.word	0x20000533
   80428:	200005c8 	.word	0x200005c8
   8042c:	20000660 	.word	0x20000660
   80430:	2000052c 	.word	0x2000052c

00080434 <udi_cdc_comm_disable>:
}

void udi_cdc_comm_disable(void)
{
	Assert(udi_cdc_nb_comm_enabled != 0);
	udi_cdc_nb_comm_enabled--;
   80434:	4a02      	ldr	r2, [pc, #8]	; (80440 <udi_cdc_comm_disable+0xc>)
   80436:	7813      	ldrb	r3, [r2, #0]
   80438:	3b01      	subs	r3, #1
   8043a:	b2db      	uxtb	r3, r3
   8043c:	7013      	strb	r3, [r2, #0]
   8043e:	4770      	bx	lr
   80440:	20000533 	.word	0x20000533

00080444 <udi_cdc_data_disable>:
void udi_cdc_data_disable(void)
{
	uint8_t port;

	Assert(udi_cdc_nb_data_enabled != 0);
	udi_cdc_nb_data_enabled--;
   80444:	4a04      	ldr	r2, [pc, #16]	; (80458 <udi_cdc_data_disable+0x14>)
   80446:	7813      	ldrb	r3, [r2, #0]
   80448:	3b01      	subs	r3, #1
   8044a:	b2db      	uxtb	r3, r3
   8044c:	7013      	strb	r3, [r2, #0]
	port = udi_cdc_nb_data_enabled;
   8044e:	7813      	ldrb	r3, [r2, #0]
	UDI_CDC_DISABLE_EXT(port);
	udi_cdc_data_running = false;
   80450:	2200      	movs	r2, #0
   80452:	4b02      	ldr	r3, [pc, #8]	; (8045c <udi_cdc_data_disable+0x18>)
   80454:	701a      	strb	r2, [r3, #0]
   80456:	4770      	bx	lr
   80458:	20000534 	.word	0x20000534
   8045c:	2000052a 	.word	0x2000052a

00080460 <udi_cdc_data_setup>:
}

bool udi_cdc_data_setup(void)
{
	return false;  // request Not supported
}
   80460:	2000      	movs	r0, #0
   80462:	4770      	bx	lr

00080464 <udi_cdc_getsetting>:

uint8_t udi_cdc_getsetting(void)
{
	return 0;      // CDC don't have multiple alternate setting
}
   80464:	2000      	movs	r0, #0
   80466:	4770      	bx	lr

00080468 <udi_cdc_comm_setup>:
	if (Udd_setup_is_in()) {
   80468:	4b1d      	ldr	r3, [pc, #116]	; (804e0 <udi_cdc_comm_setup+0x78>)
   8046a:	781b      	ldrb	r3, [r3, #0]
   8046c:	f013 0f80 	tst.w	r3, #128	; 0x80
   80470:	d105      	bne.n	8047e <udi_cdc_comm_setup+0x16>
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
   80472:	f003 0360 	and.w	r3, r3, #96	; 0x60
   80476:	2b20      	cmp	r3, #32
   80478:	d018      	beq.n	804ac <udi_cdc_comm_setup+0x44>
	return false;  // request Not supported
   8047a:	2000      	movs	r0, #0
   8047c:	4770      	bx	lr
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
   8047e:	f003 0360 	and.w	r3, r3, #96	; 0x60
   80482:	2b20      	cmp	r3, #32
   80484:	d001      	beq.n	8048a <udi_cdc_comm_setup+0x22>
	return false;  // request Not supported
   80486:	2000      	movs	r0, #0
   80488:	4770      	bx	lr
			switch (udd_g_ctrlreq.req.bRequest) {
   8048a:	4b15      	ldr	r3, [pc, #84]	; (804e0 <udi_cdc_comm_setup+0x78>)
   8048c:	785b      	ldrb	r3, [r3, #1]
   8048e:	2b21      	cmp	r3, #33	; 0x21
   80490:	d124      	bne.n	804dc <udi_cdc_comm_setup+0x74>
						udd_g_ctrlreq.req.wLength)
   80492:	4b13      	ldr	r3, [pc, #76]	; (804e0 <udi_cdc_comm_setup+0x78>)
				if (sizeof(usb_cdc_line_coding_t) !=
   80494:	88db      	ldrh	r3, [r3, #6]
   80496:	2b07      	cmp	r3, #7
   80498:	d001      	beq.n	8049e <udi_cdc_comm_setup+0x36>
					return false; // Error for USB host
   8049a:	2000      	movs	r0, #0
   8049c:	4770      	bx	lr
				udd_g_ctrlreq.payload =
   8049e:	4b10      	ldr	r3, [pc, #64]	; (804e0 <udi_cdc_comm_setup+0x78>)
   804a0:	4a10      	ldr	r2, [pc, #64]	; (804e4 <udi_cdc_comm_setup+0x7c>)
   804a2:	609a      	str	r2, [r3, #8]
				udd_g_ctrlreq.payload_size =
   804a4:	2207      	movs	r2, #7
   804a6:	819a      	strh	r2, [r3, #12]
				return true;
   804a8:	2001      	movs	r0, #1
   804aa:	4770      	bx	lr
			switch (udd_g_ctrlreq.req.bRequest) {
   804ac:	4b0c      	ldr	r3, [pc, #48]	; (804e0 <udi_cdc_comm_setup+0x78>)
   804ae:	7858      	ldrb	r0, [r3, #1]
   804b0:	2820      	cmp	r0, #32
   804b2:	d004      	beq.n	804be <udi_cdc_comm_setup+0x56>
	return false;  // request Not supported
   804b4:	2822      	cmp	r0, #34	; 0x22
   804b6:	bf14      	ite	ne
   804b8:	2000      	movne	r0, #0
   804ba:	2001      	moveq	r0, #1
   804bc:	4770      	bx	lr
						udd_g_ctrlreq.req.wLength)
   804be:	4b08      	ldr	r3, [pc, #32]	; (804e0 <udi_cdc_comm_setup+0x78>)
				if (sizeof(usb_cdc_line_coding_t) !=
   804c0:	88db      	ldrh	r3, [r3, #6]
   804c2:	2b07      	cmp	r3, #7
   804c4:	d001      	beq.n	804ca <udi_cdc_comm_setup+0x62>
					return false; // Error for USB host
   804c6:	2000      	movs	r0, #0
}
   804c8:	4770      	bx	lr
				udd_g_ctrlreq.callback =
   804ca:	4b05      	ldr	r3, [pc, #20]	; (804e0 <udi_cdc_comm_setup+0x78>)
   804cc:	4a06      	ldr	r2, [pc, #24]	; (804e8 <udi_cdc_comm_setup+0x80>)
   804ce:	611a      	str	r2, [r3, #16]
				udd_g_ctrlreq.payload =
   804d0:	4a04      	ldr	r2, [pc, #16]	; (804e4 <udi_cdc_comm_setup+0x7c>)
   804d2:	609a      	str	r2, [r3, #8]
				udd_g_ctrlreq.payload_size =
   804d4:	2207      	movs	r2, #7
   804d6:	819a      	strh	r2, [r3, #12]
				return true;
   804d8:	2001      	movs	r0, #1
   804da:	4770      	bx	lr
	return false;  // request Not supported
   804dc:	2000      	movs	r0, #0
   804de:	4770      	bx	lr
   804e0:	2000074c 	.word	0x2000074c
   804e4:	2000052c 	.word	0x2000052c
   804e8:	000804ed 	.word	0x000804ed

000804ec <udi_cdc_line_coding_received>:
	}
	return port;
}

static void udi_cdc_line_coding_received(void)
{
   804ec:	4770      	bx	lr
	...

000804f0 <udi_cdc_tx_send>:

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	if (udi_cdc_tx_trans_ongoing[port]) {
   804f0:	4b44      	ldr	r3, [pc, #272]	; (80604 <udi_cdc_tx_send+0x114>)
   804f2:	781b      	ldrb	r3, [r3, #0]
   804f4:	b103      	cbz	r3, 804f8 <udi_cdc_tx_send+0x8>
   804f6:	4770      	bx	lr
{
   804f8:	b570      	push	{r4, r5, r6, lr}
   804fa:	b084      	sub	sp, #16
		return; // Already on going or wait next SOF to send next data
	}
	if (udd_is_high_speed()) {
   804fc:	4b42      	ldr	r3, [pc, #264]	; (80608 <udi_cdc_tx_send+0x118>)
   804fe:	4798      	blx	r3
   80500:	2800      	cmp	r0, #0
   80502:	d041      	beq.n	80588 <udi_cdc_tx_send+0x98>
		if (udi_cdc_tx_sof_num[port] == udd_get_micro_frame_number()) {
   80504:	4b41      	ldr	r3, [pc, #260]	; (8060c <udi_cdc_tx_send+0x11c>)
   80506:	881c      	ldrh	r4, [r3, #0]
   80508:	4b41      	ldr	r3, [pc, #260]	; (80610 <udi_cdc_tx_send+0x120>)
   8050a:	4798      	blx	r3
   8050c:	4284      	cmp	r4, r0
   8050e:	d076      	beq.n	805fe <udi_cdc_tx_send+0x10e>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
   80510:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
   80514:	fab3 f383 	clz	r3, r3
   80518:	095b      	lsrs	r3, r3, #5
   8051a:	9303      	str	r3, [sp, #12]
  __ASM volatile ("cpsid i" : : : "memory");
   8051c:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
   8051e:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   80522:	2200      	movs	r2, #0
   80524:	4b3b      	ldr	r3, [pc, #236]	; (80614 <udi_cdc_tx_send+0x124>)
   80526:	701a      	strb	r2, [r3, #0]
	return flags;
   80528:	9d03      	ldr	r5, [sp, #12]
			return; // Wait next SOF to send next data
		}
	}

	flags = cpu_irq_save(); // to protect udi_cdc_tx_buf_sel
	buf_sel_trans = udi_cdc_tx_buf_sel[port];
   8052a:	4b3b      	ldr	r3, [pc, #236]	; (80618 <udi_cdc_tx_send+0x128>)
   8052c:	781c      	ldrb	r4, [r3, #0]
   8052e:	b2e4      	uxtb	r4, r4
	if (udi_cdc_tx_buf_nb[port][buf_sel_trans] == 0) {
   80530:	4b3a      	ldr	r3, [pc, #232]	; (8061c <udi_cdc_tx_send+0x12c>)
   80532:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
   80536:	2b00      	cmp	r3, #0
   80538:	d02d      	beq.n	80596 <udi_cdc_tx_send+0xa6>
				|| (udd_is_high_speed() && (sof_zlp_counter < 800))) {
			cpu_irq_restore(flags);
			return;
		}
	}
	sof_zlp_counter = 0;
   8053a:	2200      	movs	r2, #0
   8053c:	4b38      	ldr	r3, [pc, #224]	; (80620 <udi_cdc_tx_send+0x130>)
   8053e:	801a      	strh	r2, [r3, #0]

	if (!udi_cdc_tx_both_buf_to_send[port]) {
   80540:	4b38      	ldr	r3, [pc, #224]	; (80624 <udi_cdc_tx_send+0x134>)
   80542:	781b      	ldrb	r3, [r3, #0]
   80544:	2b00      	cmp	r3, #0
   80546:	d142      	bne.n	805ce <udi_cdc_tx_send+0xde>
		// Send current Buffer
		// and switch the current buffer
		udi_cdc_tx_buf_sel[port] = (buf_sel_trans==0)?1:0;
   80548:	fab4 f384 	clz	r3, r4
   8054c:	095b      	lsrs	r3, r3, #5
   8054e:	4a32      	ldr	r2, [pc, #200]	; (80618 <udi_cdc_tx_send+0x128>)
   80550:	7013      	strb	r3, [r2, #0]
	}else{
		// Send the other Buffer
		// and no switch the current buffer
		buf_sel_trans = (buf_sel_trans==0)?1:0;
	}
	udi_cdc_tx_trans_ongoing[port] = true;
   80552:	2201      	movs	r2, #1
   80554:	4b2b      	ldr	r3, [pc, #172]	; (80604 <udi_cdc_tx_send+0x114>)
   80556:	701a      	strb	r2, [r3, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   80558:	b125      	cbz	r5, 80564 <udi_cdc_tx_send+0x74>
		cpu_irq_enable();
   8055a:	4b2e      	ldr	r3, [pc, #184]	; (80614 <udi_cdc_tx_send+0x124>)
   8055c:	701a      	strb	r2, [r3, #0]
   8055e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
   80562:	b662      	cpsie	i
	cpu_irq_restore(flags);

	b_short_packet = (udi_cdc_tx_buf_nb[port][buf_sel_trans] != UDI_CDC_TX_BUFFERS);
   80564:	4626      	mov	r6, r4
   80566:	4b2d      	ldr	r3, [pc, #180]	; (8061c <udi_cdc_tx_send+0x12c>)
   80568:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
   8056c:	2b40      	cmp	r3, #64	; 0x40
   8056e:	bf14      	ite	ne
   80570:	2501      	movne	r5, #1
   80572:	2500      	moveq	r5, #0
	if (b_short_packet) {
   80574:	d034      	beq.n	805e0 <udi_cdc_tx_send+0xf0>
		if (udd_is_high_speed()) {
   80576:	4b24      	ldr	r3, [pc, #144]	; (80608 <udi_cdc_tx_send+0x118>)
   80578:	4798      	blx	r3
   8057a:	2800      	cmp	r0, #0
   8057c:	d02b      	beq.n	805d6 <udi_cdc_tx_send+0xe6>
			udi_cdc_tx_sof_num[port] = udd_get_micro_frame_number();
   8057e:	4b24      	ldr	r3, [pc, #144]	; (80610 <udi_cdc_tx_send+0x120>)
   80580:	4798      	blx	r3
   80582:	4b22      	ldr	r3, [pc, #136]	; (8060c <udi_cdc_tx_send+0x11c>)
   80584:	8018      	strh	r0, [r3, #0]
   80586:	e02e      	b.n	805e6 <udi_cdc_tx_send+0xf6>
		if (udi_cdc_tx_sof_num[port] == udd_get_frame_number()) {
   80588:	4b20      	ldr	r3, [pc, #128]	; (8060c <udi_cdc_tx_send+0x11c>)
   8058a:	881c      	ldrh	r4, [r3, #0]
   8058c:	4b26      	ldr	r3, [pc, #152]	; (80628 <udi_cdc_tx_send+0x138>)
   8058e:	4798      	blx	r3
   80590:	4284      	cmp	r4, r0
   80592:	d1bd      	bne.n	80510 <udi_cdc_tx_send+0x20>
   80594:	e033      	b.n	805fe <udi_cdc_tx_send+0x10e>
		sof_zlp_counter++;
   80596:	4a22      	ldr	r2, [pc, #136]	; (80620 <udi_cdc_tx_send+0x130>)
   80598:	8813      	ldrh	r3, [r2, #0]
   8059a:	3301      	adds	r3, #1
   8059c:	8013      	strh	r3, [r2, #0]
		if (((!udd_is_high_speed()) && (sof_zlp_counter < 100))
   8059e:	4b1a      	ldr	r3, [pc, #104]	; (80608 <udi_cdc_tx_send+0x118>)
   805a0:	4798      	blx	r3
   805a2:	b918      	cbnz	r0, 805ac <udi_cdc_tx_send+0xbc>
   805a4:	4b1e      	ldr	r3, [pc, #120]	; (80620 <udi_cdc_tx_send+0x130>)
   805a6:	881b      	ldrh	r3, [r3, #0]
   805a8:	2b63      	cmp	r3, #99	; 0x63
   805aa:	d908      	bls.n	805be <udi_cdc_tx_send+0xce>
				|| (udd_is_high_speed() && (sof_zlp_counter < 800))) {
   805ac:	4b16      	ldr	r3, [pc, #88]	; (80608 <udi_cdc_tx_send+0x118>)
   805ae:	4798      	blx	r3
   805b0:	2800      	cmp	r0, #0
   805b2:	d0c2      	beq.n	8053a <udi_cdc_tx_send+0x4a>
   805b4:	4b1a      	ldr	r3, [pc, #104]	; (80620 <udi_cdc_tx_send+0x130>)
   805b6:	881b      	ldrh	r3, [r3, #0]
   805b8:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
   805bc:	d2bd      	bcs.n	8053a <udi_cdc_tx_send+0x4a>
	if (cpu_irq_is_enabled_flags(flags))
   805be:	b1f5      	cbz	r5, 805fe <udi_cdc_tx_send+0x10e>
		cpu_irq_enable();
   805c0:	2201      	movs	r2, #1
   805c2:	4b14      	ldr	r3, [pc, #80]	; (80614 <udi_cdc_tx_send+0x124>)
   805c4:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
   805c6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
   805ca:	b662      	cpsie	i
   805cc:	e017      	b.n	805fe <udi_cdc_tx_send+0x10e>
		buf_sel_trans = (buf_sel_trans==0)?1:0;
   805ce:	fab4 f484 	clz	r4, r4
   805d2:	0964      	lsrs	r4, r4, #5
   805d4:	e7bd      	b.n	80552 <udi_cdc_tx_send+0x62>
		}else{
			udi_cdc_tx_sof_num[port] = udd_get_frame_number();
   805d6:	4b14      	ldr	r3, [pc, #80]	; (80628 <udi_cdc_tx_send+0x138>)
   805d8:	4798      	blx	r3
   805da:	4b0c      	ldr	r3, [pc, #48]	; (8060c <udi_cdc_tx_send+0x11c>)
   805dc:	8018      	strh	r0, [r3, #0]
   805de:	e002      	b.n	805e6 <udi_cdc_tx_send+0xf6>
		}
	}else{
		udi_cdc_tx_sof_num[port] = 0; // Force next transfer without wait SOF
   805e0:	2200      	movs	r2, #0
   805e2:	4b0a      	ldr	r3, [pc, #40]	; (8060c <udi_cdc_tx_send+0x11c>)
   805e4:	801a      	strh	r2, [r3, #0]
		break;
	}
	udd_ep_run( ep,
			b_short_packet,
			udi_cdc_tx_buf[port][buf_sel_trans],
			udi_cdc_tx_buf_nb[port][buf_sel_trans],
   805e6:	4b0d      	ldr	r3, [pc, #52]	; (8061c <udi_cdc_tx_send+0x12c>)
	udd_ep_run( ep,
   805e8:	f833 3016 	ldrh.w	r3, [r3, r6, lsl #1]
   805ec:	4a0f      	ldr	r2, [pc, #60]	; (8062c <udi_cdc_tx_send+0x13c>)
   805ee:	9200      	str	r2, [sp, #0]
   805f0:	4a0f      	ldr	r2, [pc, #60]	; (80630 <udi_cdc_tx_send+0x140>)
   805f2:	eb02 1284 	add.w	r2, r2, r4, lsl #6
   805f6:	4629      	mov	r1, r5
   805f8:	2081      	movs	r0, #129	; 0x81
   805fa:	4c0e      	ldr	r4, [pc, #56]	; (80634 <udi_cdc_tx_send+0x144>)
   805fc:	47a0      	blx	r4
			udi_cdc_data_sent);
}
   805fe:	b004      	add	sp, #16
   80600:	bd70      	pop	{r4, r5, r6, pc}
   80602:	bf00      	nop
   80604:	2000065c 	.word	0x2000065c
   80608:	000824b5 	.word	0x000824b5
   8060c:	20000658 	.word	0x20000658
   80610:	00082501 	.word	0x00082501
   80614:	200000da 	.word	0x200000da
   80618:	20000654 	.word	0x20000654
   8061c:	20000650 	.word	0x20000650
   80620:	20000528 	.word	0x20000528
   80624:	200005cc 	.word	0x200005cc
   80628:	000824f1 	.word	0x000824f1
   8062c:	00080639 	.word	0x00080639
   80630:	200005d0 	.word	0x200005d0
   80634:	00082765 	.word	0x00082765

00080638 <udi_cdc_data_sent>:
	if (UDD_EP_TRANSFER_OK != status) {
   80638:	b100      	cbz	r0, 8063c <udi_cdc_data_sent+0x4>
   8063a:	4770      	bx	lr
{
   8063c:	b508      	push	{r3, lr}
	udi_cdc_tx_buf_nb[port][(udi_cdc_tx_buf_sel[port]==0)?1:0] = 0;
   8063e:	4b07      	ldr	r3, [pc, #28]	; (8065c <udi_cdc_data_sent+0x24>)
   80640:	781b      	ldrb	r3, [r3, #0]
   80642:	fab3 f383 	clz	r3, r3
   80646:	095b      	lsrs	r3, r3, #5
   80648:	4a05      	ldr	r2, [pc, #20]	; (80660 <udi_cdc_data_sent+0x28>)
   8064a:	f822 0013 	strh.w	r0, [r2, r3, lsl #1]
	udi_cdc_tx_both_buf_to_send[port] = false;
   8064e:	4b05      	ldr	r3, [pc, #20]	; (80664 <udi_cdc_data_sent+0x2c>)
   80650:	7018      	strb	r0, [r3, #0]
	udi_cdc_tx_trans_ongoing[port] = false;
   80652:	4b05      	ldr	r3, [pc, #20]	; (80668 <udi_cdc_data_sent+0x30>)
   80654:	7018      	strb	r0, [r3, #0]
	udi_cdc_tx_send(port);
   80656:	4b05      	ldr	r3, [pc, #20]	; (8066c <udi_cdc_data_sent+0x34>)
   80658:	4798      	blx	r3
   8065a:	bd08      	pop	{r3, pc}
   8065c:	20000654 	.word	0x20000654
   80660:	20000650 	.word	0x20000650
   80664:	200005cc 	.word	0x200005cc
   80668:	2000065c 	.word	0x2000065c
   8066c:	000804f1 	.word	0x000804f1

00080670 <udi_cdc_data_sof_notify>:
{
   80670:	b508      	push	{r3, lr}
	udi_cdc_tx_send(port_notify);
   80672:	2000      	movs	r0, #0
   80674:	4b01      	ldr	r3, [pc, #4]	; (8067c <udi_cdc_data_sof_notify+0xc>)
   80676:	4798      	blx	r3
   80678:	bd08      	pop	{r3, pc}
   8067a:	bf00      	nop
   8067c:	000804f1 	.word	0x000804f1

00080680 <udi_cdc_multi_get_nb_received_data>:
{
	udi_cdc_ctrl_state_change(port, true, CDC_SERIAL_STATE_OVERRUN);
}

iram_size_t udi_cdc_multi_get_nb_received_data(uint8_t port)
{
   80680:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
   80682:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
   80686:	fab3 f383 	clz	r3, r3
   8068a:	095b      	lsrs	r3, r3, #5
   8068c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
   8068e:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
   80690:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   80694:	2200      	movs	r2, #0
   80696:	4b0b      	ldr	r3, [pc, #44]	; (806c4 <udi_cdc_multi_get_nb_received_data+0x44>)
   80698:	701a      	strb	r2, [r3, #0]
	return flags;
   8069a:	9901      	ldr	r1, [sp, #4]

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif
	flags = cpu_irq_save();
	pos = udi_cdc_rx_pos[port];
   8069c:	4b0a      	ldr	r3, [pc, #40]	; (806c8 <udi_cdc_multi_get_nb_received_data+0x48>)
   8069e:	8818      	ldrh	r0, [r3, #0]
   806a0:	b283      	uxth	r3, r0
	nb_received = udi_cdc_rx_buf_nb[port][udi_cdc_rx_buf_sel[port]] - pos;
   806a2:	4a0a      	ldr	r2, [pc, #40]	; (806cc <udi_cdc_multi_get_nb_received_data+0x4c>)
   806a4:	7812      	ldrb	r2, [r2, #0]
   806a6:	b2d2      	uxtb	r2, r2
   806a8:	4809      	ldr	r0, [pc, #36]	; (806d0 <udi_cdc_multi_get_nb_received_data+0x50>)
   806aa:	f830 0012 	ldrh.w	r0, [r0, r2, lsl #1]
   806ae:	b280      	uxth	r0, r0
   806b0:	1ac0      	subs	r0, r0, r3
	if (cpu_irq_is_enabled_flags(flags))
   806b2:	b129      	cbz	r1, 806c0 <udi_cdc_multi_get_nb_received_data+0x40>
		cpu_irq_enable();
   806b4:	2201      	movs	r2, #1
   806b6:	4b03      	ldr	r3, [pc, #12]	; (806c4 <udi_cdc_multi_get_nb_received_data+0x44>)
   806b8:	701a      	strb	r2, [r3, #0]
   806ba:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
   806be:	b662      	cpsie	i
	cpu_irq_restore(flags);
	return nb_received;
}
   806c0:	b002      	add	sp, #8
   806c2:	4770      	bx	lr
   806c4:	200000da 	.word	0x200000da
   806c8:	200005c0 	.word	0x200005c0
   806cc:	200005bc 	.word	0x200005bc
   806d0:	200005b8 	.word	0x200005b8

000806d4 <udi_cdc_multi_is_rx_ready>:
{
	return udi_cdc_multi_get_nb_received_data(0);
}

bool udi_cdc_multi_is_rx_ready(uint8_t port)
{
   806d4:	b508      	push	{r3, lr}
	return (udi_cdc_multi_get_nb_received_data(port) > 0);
   806d6:	4b03      	ldr	r3, [pc, #12]	; (806e4 <udi_cdc_multi_is_rx_ready+0x10>)
   806d8:	4798      	blx	r3
}
   806da:	3000      	adds	r0, #0
   806dc:	bf18      	it	ne
   806de:	2001      	movne	r0, #1
   806e0:	bd08      	pop	{r3, pc}
   806e2:	bf00      	nop
   806e4:	00080681 	.word	0x00080681

000806e8 <udi_cdc_rx_start>:
{
   806e8:	b510      	push	{r4, lr}
   806ea:	b084      	sub	sp, #16
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
   806ec:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
   806f0:	fab3 f383 	clz	r3, r3
   806f4:	095b      	lsrs	r3, r3, #5
   806f6:	9303      	str	r3, [sp, #12]
  __ASM volatile ("cpsid i" : : : "memory");
   806f8:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
   806fa:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   806fe:	2200      	movs	r2, #0
   80700:	4b1e      	ldr	r3, [pc, #120]	; (8077c <udi_cdc_rx_start+0x94>)
   80702:	701a      	strb	r2, [r3, #0]
	return flags;
   80704:	9b03      	ldr	r3, [sp, #12]
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
   80706:	4a1e      	ldr	r2, [pc, #120]	; (80780 <udi_cdc_rx_start+0x98>)
   80708:	7814      	ldrb	r4, [r2, #0]
	if (udi_cdc_rx_trans_ongoing[port] ||
   8070a:	4a1e      	ldr	r2, [pc, #120]	; (80784 <udi_cdc_rx_start+0x9c>)
   8070c:	7812      	ldrb	r2, [r2, #0]
   8070e:	b94a      	cbnz	r2, 80724 <udi_cdc_rx_start+0x3c>
   80710:	b2e4      	uxtb	r4, r4
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
   80712:	4a1d      	ldr	r2, [pc, #116]	; (80788 <udi_cdc_rx_start+0xa0>)
   80714:	8811      	ldrh	r1, [r2, #0]
   80716:	b289      	uxth	r1, r1
   80718:	4a1c      	ldr	r2, [pc, #112]	; (8078c <udi_cdc_rx_start+0xa4>)
   8071a:	f832 2014 	ldrh.w	r2, [r2, r4, lsl #1]
   8071e:	b292      	uxth	r2, r2
	if (udi_cdc_rx_trans_ongoing[port] ||
   80720:	4291      	cmp	r1, r2
   80722:	d209      	bcs.n	80738 <udi_cdc_rx_start+0x50>
	if (cpu_irq_is_enabled_flags(flags))
   80724:	b33b      	cbz	r3, 80776 <udi_cdc_rx_start+0x8e>
		cpu_irq_enable();
   80726:	2201      	movs	r2, #1
   80728:	4b14      	ldr	r3, [pc, #80]	; (8077c <udi_cdc_rx_start+0x94>)
   8072a:	701a      	strb	r2, [r3, #0]
   8072c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
   80730:	b662      	cpsie	i
		return false;
   80732:	2000      	movs	r0, #0
}
   80734:	b004      	add	sp, #16
   80736:	bd10      	pop	{r4, pc}
	udi_cdc_rx_pos[port] = 0;
   80738:	2100      	movs	r1, #0
   8073a:	4a13      	ldr	r2, [pc, #76]	; (80788 <udi_cdc_rx_start+0xa0>)
   8073c:	8011      	strh	r1, [r2, #0]
	udi_cdc_rx_buf_sel[port] = (buf_sel_trans==0)?1:0;
   8073e:	fab4 f284 	clz	r2, r4
   80742:	0952      	lsrs	r2, r2, #5
   80744:	490e      	ldr	r1, [pc, #56]	; (80780 <udi_cdc_rx_start+0x98>)
   80746:	700a      	strb	r2, [r1, #0]
	udi_cdc_rx_trans_ongoing[port] = true;
   80748:	2101      	movs	r1, #1
   8074a:	4a0e      	ldr	r2, [pc, #56]	; (80784 <udi_cdc_rx_start+0x9c>)
   8074c:	7011      	strb	r1, [r2, #0]
	if (cpu_irq_is_enabled_flags(flags))
   8074e:	b123      	cbz	r3, 8075a <udi_cdc_rx_start+0x72>
		cpu_irq_enable();
   80750:	4b0a      	ldr	r3, [pc, #40]	; (8077c <udi_cdc_rx_start+0x94>)
   80752:	7019      	strb	r1, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
   80754:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
   80758:	b662      	cpsie	i
	if (udi_cdc_multi_is_rx_ready(port)) {
   8075a:	2000      	movs	r0, #0
   8075c:	4b0c      	ldr	r3, [pc, #48]	; (80790 <udi_cdc_rx_start+0xa8>)
   8075e:	4798      	blx	r3
	return udd_ep_run(ep,
   80760:	4b0c      	ldr	r3, [pc, #48]	; (80794 <udi_cdc_rx_start+0xac>)
   80762:	9300      	str	r3, [sp, #0]
   80764:	2340      	movs	r3, #64	; 0x40
   80766:	4a0c      	ldr	r2, [pc, #48]	; (80798 <udi_cdc_rx_start+0xb0>)
   80768:	eb02 1284 	add.w	r2, r2, r4, lsl #6
   8076c:	2101      	movs	r1, #1
   8076e:	2002      	movs	r0, #2
   80770:	4c0a      	ldr	r4, [pc, #40]	; (8079c <udi_cdc_rx_start+0xb4>)
   80772:	47a0      	blx	r4
   80774:	e7de      	b.n	80734 <udi_cdc_rx_start+0x4c>
		return false;
   80776:	2000      	movs	r0, #0
   80778:	e7dc      	b.n	80734 <udi_cdc_rx_start+0x4c>
   8077a:	bf00      	nop
   8077c:	200000da 	.word	0x200000da
   80780:	200005bc 	.word	0x200005bc
   80784:	200005c4 	.word	0x200005c4
   80788:	200005c0 	.word	0x200005c0
   8078c:	200005b8 	.word	0x200005b8
   80790:	000806d5 	.word	0x000806d5
   80794:	00080835 	.word	0x00080835
   80798:	20000538 	.word	0x20000538
   8079c:	00082765 	.word	0x00082765

000807a0 <udi_cdc_data_enable>:
{
   807a0:	b510      	push	{r4, lr}
	udi_cdc_nb_data_enabled = 0;
   807a2:	2400      	movs	r4, #0
   807a4:	4b16      	ldr	r3, [pc, #88]	; (80800 <udi_cdc_data_enable+0x60>)
   807a6:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_trans_ongoing[port] = false;
   807a8:	4b16      	ldr	r3, [pc, #88]	; (80804 <udi_cdc_data_enable+0x64>)
   807aa:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_both_buf_to_send[port] = false;
   807ac:	4b16      	ldr	r3, [pc, #88]	; (80808 <udi_cdc_data_enable+0x68>)
   807ae:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_buf_sel[port] = 0;
   807b0:	4b16      	ldr	r3, [pc, #88]	; (8080c <udi_cdc_data_enable+0x6c>)
   807b2:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_buf_nb[port][0] = 0;
   807b4:	4b16      	ldr	r3, [pc, #88]	; (80810 <udi_cdc_data_enable+0x70>)
   807b6:	801c      	strh	r4, [r3, #0]
	udi_cdc_tx_buf_nb[port][1] = 0;
   807b8:	805c      	strh	r4, [r3, #2]
	udi_cdc_tx_sof_num[port] = 0;
   807ba:	4b16      	ldr	r3, [pc, #88]	; (80814 <udi_cdc_data_enable+0x74>)
   807bc:	801c      	strh	r4, [r3, #0]
	udi_cdc_tx_send(port);
   807be:	4620      	mov	r0, r4
   807c0:	4b15      	ldr	r3, [pc, #84]	; (80818 <udi_cdc_data_enable+0x78>)
   807c2:	4798      	blx	r3
	udi_cdc_rx_trans_ongoing[port] = false;
   807c4:	4b15      	ldr	r3, [pc, #84]	; (8081c <udi_cdc_data_enable+0x7c>)
   807c6:	701c      	strb	r4, [r3, #0]
	udi_cdc_rx_buf_sel[port] = 0;
   807c8:	4b15      	ldr	r3, [pc, #84]	; (80820 <udi_cdc_data_enable+0x80>)
   807ca:	701c      	strb	r4, [r3, #0]
	udi_cdc_rx_buf_nb[port][0] = 0;
   807cc:	4b15      	ldr	r3, [pc, #84]	; (80824 <udi_cdc_data_enable+0x84>)
   807ce:	801c      	strh	r4, [r3, #0]
	udi_cdc_rx_buf_nb[port][1] = 0;
   807d0:	805c      	strh	r4, [r3, #2]
	udi_cdc_rx_pos[port] = 0;
   807d2:	4b15      	ldr	r3, [pc, #84]	; (80828 <udi_cdc_data_enable+0x88>)
   807d4:	801c      	strh	r4, [r3, #0]
	if (!udi_cdc_rx_start(port)) {
   807d6:	4620      	mov	r0, r4
   807d8:	4b14      	ldr	r3, [pc, #80]	; (8082c <udi_cdc_data_enable+0x8c>)
   807da:	4798      	blx	r3
   807dc:	4601      	mov	r1, r0
   807de:	b140      	cbz	r0, 807f2 <udi_cdc_data_enable+0x52>
	udi_cdc_nb_data_enabled++;
   807e0:	4a07      	ldr	r2, [pc, #28]	; (80800 <udi_cdc_data_enable+0x60>)
   807e2:	7813      	ldrb	r3, [r2, #0]
   807e4:	3301      	adds	r3, #1
   807e6:	b2db      	uxtb	r3, r3
   807e8:	7013      	strb	r3, [r2, #0]
	if (udi_cdc_nb_data_enabled == UDI_CDC_PORT_NB) {
   807ea:	7813      	ldrb	r3, [r2, #0]
   807ec:	b2db      	uxtb	r3, r3
   807ee:	2b01      	cmp	r3, #1
   807f0:	d001      	beq.n	807f6 <udi_cdc_data_enable+0x56>
}
   807f2:	4608      	mov	r0, r1
   807f4:	bd10      	pop	{r4, pc}
		udi_cdc_data_running = true;
   807f6:	2201      	movs	r2, #1
   807f8:	4b0d      	ldr	r3, [pc, #52]	; (80830 <udi_cdc_data_enable+0x90>)
   807fa:	701a      	strb	r2, [r3, #0]
   807fc:	e7f9      	b.n	807f2 <udi_cdc_data_enable+0x52>
   807fe:	bf00      	nop
   80800:	20000534 	.word	0x20000534
   80804:	2000065c 	.word	0x2000065c
   80808:	200005cc 	.word	0x200005cc
   8080c:	20000654 	.word	0x20000654
   80810:	20000650 	.word	0x20000650
   80814:	20000658 	.word	0x20000658
   80818:	000804f1 	.word	0x000804f1
   8081c:	200005c4 	.word	0x200005c4
   80820:	200005bc 	.word	0x200005bc
   80824:	200005b8 	.word	0x200005b8
   80828:	200005c0 	.word	0x200005c0
   8082c:	000806e9 	.word	0x000806e9
   80830:	2000052a 	.word	0x2000052a

00080834 <udi_cdc_data_received>:
	if (UDD_EP_TRANSFER_OK != status) {
   80834:	b9e8      	cbnz	r0, 80872 <udi_cdc_data_received+0x3e>
{
   80836:	b510      	push	{r4, lr}
   80838:	b082      	sub	sp, #8
   8083a:	4610      	mov	r0, r2
	buf_sel_trans = (udi_cdc_rx_buf_sel[port]==0)?1:0;
   8083c:	4b0d      	ldr	r3, [pc, #52]	; (80874 <udi_cdc_data_received+0x40>)
   8083e:	781c      	ldrb	r4, [r3, #0]
   80840:	fab4 f484 	clz	r4, r4
   80844:	0964      	lsrs	r4, r4, #5
	if (!n) {
   80846:	b151      	cbz	r1, 8085e <udi_cdc_data_received+0x2a>
	udi_cdc_rx_buf_nb[port][buf_sel_trans] = n;
   80848:	b289      	uxth	r1, r1
   8084a:	4b0b      	ldr	r3, [pc, #44]	; (80878 <udi_cdc_data_received+0x44>)
   8084c:	f823 1014 	strh.w	r1, [r3, r4, lsl #1]
	udi_cdc_rx_trans_ongoing[port] = false;
   80850:	2000      	movs	r0, #0
   80852:	4b0a      	ldr	r3, [pc, #40]	; (8087c <udi_cdc_data_received+0x48>)
   80854:	7018      	strb	r0, [r3, #0]
	udi_cdc_rx_start(port);
   80856:	4b0a      	ldr	r3, [pc, #40]	; (80880 <udi_cdc_data_received+0x4c>)
   80858:	4798      	blx	r3
}
   8085a:	b002      	add	sp, #8
   8085c:	bd10      	pop	{r4, pc}
		udd_ep_run( ep,
   8085e:	4b09      	ldr	r3, [pc, #36]	; (80884 <udi_cdc_data_received+0x50>)
   80860:	9300      	str	r3, [sp, #0]
   80862:	2340      	movs	r3, #64	; 0x40
   80864:	4a08      	ldr	r2, [pc, #32]	; (80888 <udi_cdc_data_received+0x54>)
   80866:	eb02 1284 	add.w	r2, r2, r4, lsl #6
   8086a:	2101      	movs	r1, #1
   8086c:	4c07      	ldr	r4, [pc, #28]	; (8088c <udi_cdc_data_received+0x58>)
   8086e:	47a0      	blx	r4
		return;
   80870:	e7f3      	b.n	8085a <udi_cdc_data_received+0x26>
   80872:	4770      	bx	lr
   80874:	200005bc 	.word	0x200005bc
   80878:	200005b8 	.word	0x200005b8
   8087c:	200005c4 	.word	0x200005c4
   80880:	000806e9 	.word	0x000806e9
   80884:	00080835 	.word	0x00080835
   80888:	20000538 	.word	0x20000538
   8088c:	00082765 	.word	0x00082765

00080890 <udi_cdc_multi_getc>:
{
	return udi_cdc_multi_is_rx_ready(0);
}

int udi_cdc_multi_getc(uint8_t port)
{
   80890:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   80894:	b082      	sub	sp, #8

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);
   80896:	4b25      	ldr	r3, [pc, #148]	; (8092c <udi_cdc_multi_getc+0x9c>)
   80898:	f893 8006 	ldrb.w	r8, [r3, #6]
   8089c:	f1b8 0f09 	cmp.w	r8, #9
   808a0:	bf14      	ite	ne
   808a2:	f04f 0800 	movne.w	r8, #0
   808a6:	f04f 0801 	moveq.w	r8, #1
	int rx_data = 0;
   808aa:	f04f 0a00 	mov.w	sl, #0
	cpu_irq_disable();
   808ae:	4c20      	ldr	r4, [pc, #128]	; (80930 <udi_cdc_multi_getc+0xa0>)
   808b0:	46d1      	mov	r9, sl
   808b2:	4657      	mov	r7, sl

udi_cdc_getc_process_one_byte:
	// Check available data
	flags = cpu_irq_save();
	pos = udi_cdc_rx_pos[port];
   808b4:	4d1f      	ldr	r5, [pc, #124]	; (80934 <udi_cdc_multi_getc+0xa4>)
	buf_sel = udi_cdc_rx_buf_sel[port];
   808b6:	4e20      	ldr	r6, [pc, #128]	; (80938 <udi_cdc_multi_getc+0xa8>)
   808b8:	e004      	b.n	808c4 <udi_cdc_multi_getc+0x34>
	again = pos >= udi_cdc_rx_buf_nb[port][buf_sel];
	cpu_irq_restore(flags);
	while (again) {
   808ba:	428b      	cmp	r3, r1
   808bc:	d323      	bcc.n	80906 <udi_cdc_multi_getc+0x76>
		if (!udi_cdc_data_running) {
   808be:	4b1f      	ldr	r3, [pc, #124]	; (8093c <udi_cdc_multi_getc+0xac>)
   808c0:	781b      	ldrb	r3, [r3, #0]
   808c2:	b1d3      	cbz	r3, 808fa <udi_cdc_multi_getc+0x6a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
   808c4:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
   808c8:	fab3 f383 	clz	r3, r3
   808cc:	095b      	lsrs	r3, r3, #5
   808ce:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
   808d0:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
   808d2:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   808d6:	7027      	strb	r7, [r4, #0]
	return flags;
   808d8:	9801      	ldr	r0, [sp, #4]
	pos = udi_cdc_rx_pos[port];
   808da:	882b      	ldrh	r3, [r5, #0]
   808dc:	b29b      	uxth	r3, r3
	buf_sel = udi_cdc_rx_buf_sel[port];
   808de:	7832      	ldrb	r2, [r6, #0]
   808e0:	b2d2      	uxtb	r2, r2
	again = pos >= udi_cdc_rx_buf_nb[port][buf_sel];
   808e2:	4917      	ldr	r1, [pc, #92]	; (80940 <udi_cdc_multi_getc+0xb0>)
   808e4:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
   808e8:	b289      	uxth	r1, r1
	if (cpu_irq_is_enabled_flags(flags))
   808ea:	2800      	cmp	r0, #0
   808ec:	d0e5      	beq.n	808ba <udi_cdc_multi_getc+0x2a>
		cpu_irq_enable();
   808ee:	2001      	movs	r0, #1
   808f0:	7020      	strb	r0, [r4, #0]
   808f2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
   808f6:	b662      	cpsie	i
   808f8:	e7df      	b.n	808ba <udi_cdc_multi_getc+0x2a>
			return 0;
   808fa:	f04f 0a00 	mov.w	sl, #0
		b_databit_9 = false;
		rx_data = rx_data << 8;
		goto udi_cdc_getc_process_one_byte;
	}
	return rx_data;
}
   808fe:	4650      	mov	r0, sl
   80900:	b002      	add	sp, #8
   80902:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	rx_data |= udi_cdc_rx_buf[port][buf_sel][pos];
   80906:	490f      	ldr	r1, [pc, #60]	; (80944 <udi_cdc_multi_getc+0xb4>)
   80908:	eb01 1282 	add.w	r2, r1, r2, lsl #6
   8090c:	5cd2      	ldrb	r2, [r2, r3]
   8090e:	ea42 0a0a 	orr.w	sl, r2, sl
	udi_cdc_rx_pos[port] = pos+1;
   80912:	3301      	adds	r3, #1
   80914:	b29b      	uxth	r3, r3
   80916:	802b      	strh	r3, [r5, #0]
	udi_cdc_rx_start(port);
   80918:	4648      	mov	r0, r9
   8091a:	4b0b      	ldr	r3, [pc, #44]	; (80948 <udi_cdc_multi_getc+0xb8>)
   8091c:	4798      	blx	r3
	if (b_databit_9) {
   8091e:	f1b8 0f00 	cmp.w	r8, #0
   80922:	d0ec      	beq.n	808fe <udi_cdc_multi_getc+0x6e>
		rx_data = rx_data << 8;
   80924:	ea4f 2a0a 	mov.w	sl, sl, lsl #8
		b_databit_9 = false;
   80928:	46c8      	mov	r8, r9
		goto udi_cdc_getc_process_one_byte;
   8092a:	e7cb      	b.n	808c4 <udi_cdc_multi_getc+0x34>
   8092c:	2000052c 	.word	0x2000052c
   80930:	200000da 	.word	0x200000da
   80934:	200005c0 	.word	0x200005c0
   80938:	200005bc 	.word	0x200005bc
   8093c:	2000052a 	.word	0x2000052a
   80940:	200005b8 	.word	0x200005b8
   80944:	20000538 	.word	0x20000538
   80948:	000806e9 	.word	0x000806e9

0008094c <udi_cdc_getc>:

int udi_cdc_getc(void)
{
   8094c:	b508      	push	{r3, lr}
	return udi_cdc_multi_getc(0);
   8094e:	2000      	movs	r0, #0
   80950:	4b01      	ldr	r3, [pc, #4]	; (80958 <udi_cdc_getc+0xc>)
   80952:	4798      	blx	r3
}
   80954:	bd08      	pop	{r3, pc}
   80956:	bf00      	nop
   80958:	00080891 	.word	0x00080891

0008095c <udi_cdc_multi_get_free_tx_buffer>:
{
	return udi_cdc_multi_read_buf(0, buf, size);
}

iram_size_t udi_cdc_multi_get_free_tx_buffer(uint8_t port)
{
   8095c:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
   8095e:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
   80962:	fab3 f383 	clz	r3, r3
   80966:	095b      	lsrs	r3, r3, #5
   80968:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
   8096a:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
   8096c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   80970:	2200      	movs	r2, #0
   80972:	4b14      	ldr	r3, [pc, #80]	; (809c4 <udi_cdc_multi_get_free_tx_buffer+0x68>)
   80974:	701a      	strb	r2, [r3, #0]
	return flags;
   80976:	9a01      	ldr	r2, [sp, #4]
#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
   80978:	4b13      	ldr	r3, [pc, #76]	; (809c8 <udi_cdc_multi_get_free_tx_buffer+0x6c>)
   8097a:	781b      	ldrb	r3, [r3, #0]
   8097c:	b2db      	uxtb	r3, r3
	buf_sel_nb = udi_cdc_tx_buf_nb[port][buf_sel];
   8097e:	4913      	ldr	r1, [pc, #76]	; (809cc <udi_cdc_multi_get_free_tx_buffer+0x70>)
   80980:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
	if (buf_sel_nb == UDI_CDC_TX_BUFFERS) {
   80984:	2840      	cmp	r0, #64	; 0x40
   80986:	d00a      	beq.n	8099e <udi_cdc_multi_get_free_tx_buffer+0x42>
			udi_cdc_tx_both_buf_to_send[port] = true;
			udi_cdc_tx_buf_sel[port] = (buf_sel == 0)? 1 : 0;
			buf_sel_nb = 0;
		}
	}
	retval = UDI_CDC_TX_BUFFERS - buf_sel_nb;  
   80988:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
	if (cpu_irq_is_enabled_flags(flags))
   8098c:	b12a      	cbz	r2, 8099a <udi_cdc_multi_get_free_tx_buffer+0x3e>
		cpu_irq_enable();
   8098e:	2201      	movs	r2, #1
   80990:	4b0c      	ldr	r3, [pc, #48]	; (809c4 <udi_cdc_multi_get_free_tx_buffer+0x68>)
   80992:	701a      	strb	r2, [r3, #0]
   80994:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
   80998:	b662      	cpsie	i
	cpu_irq_restore(flags);
	return retval;
}
   8099a:	b002      	add	sp, #8
   8099c:	4770      	bx	lr
		if ((!udi_cdc_tx_trans_ongoing[port])
   8099e:	490c      	ldr	r1, [pc, #48]	; (809d0 <udi_cdc_multi_get_free_tx_buffer+0x74>)
   809a0:	7809      	ldrb	r1, [r1, #0]
   809a2:	2900      	cmp	r1, #0
   809a4:	d1f0      	bne.n	80988 <udi_cdc_multi_get_free_tx_buffer+0x2c>
			&& (!udi_cdc_tx_both_buf_to_send[port])) {
   809a6:	490b      	ldr	r1, [pc, #44]	; (809d4 <udi_cdc_multi_get_free_tx_buffer+0x78>)
   809a8:	7809      	ldrb	r1, [r1, #0]
   809aa:	2900      	cmp	r1, #0
   809ac:	d1ec      	bne.n	80988 <udi_cdc_multi_get_free_tx_buffer+0x2c>
			udi_cdc_tx_both_buf_to_send[port] = true;
   809ae:	2001      	movs	r0, #1
   809b0:	4908      	ldr	r1, [pc, #32]	; (809d4 <udi_cdc_multi_get_free_tx_buffer+0x78>)
   809b2:	7008      	strb	r0, [r1, #0]
			udi_cdc_tx_buf_sel[port] = (buf_sel == 0)? 1 : 0;
   809b4:	fab3 f383 	clz	r3, r3
   809b8:	095b      	lsrs	r3, r3, #5
   809ba:	4903      	ldr	r1, [pc, #12]	; (809c8 <udi_cdc_multi_get_free_tx_buffer+0x6c>)
   809bc:	700b      	strb	r3, [r1, #0]
			buf_sel_nb = 0;
   809be:	2000      	movs	r0, #0
   809c0:	e7e2      	b.n	80988 <udi_cdc_multi_get_free_tx_buffer+0x2c>
   809c2:	bf00      	nop
   809c4:	200000da 	.word	0x200000da
   809c8:	20000654 	.word	0x20000654
   809cc:	20000650 	.word	0x20000650
   809d0:	2000065c 	.word	0x2000065c
   809d4:	200005cc 	.word	0x200005cc

000809d8 <udi_cdc_multi_is_tx_ready>:
{
	return udi_cdc_multi_get_free_tx_buffer(0);
}

bool udi_cdc_multi_is_tx_ready(uint8_t port)
{
   809d8:	b508      	push	{r3, lr}
	return (udi_cdc_multi_get_free_tx_buffer(port) != 0);
   809da:	4b03      	ldr	r3, [pc, #12]	; (809e8 <udi_cdc_multi_is_tx_ready+0x10>)
   809dc:	4798      	blx	r3
}
   809de:	3000      	adds	r0, #0
   809e0:	bf18      	it	ne
   809e2:	2001      	movne	r0, #1
   809e4:	bd08      	pop	{r3, pc}
   809e6:	bf00      	nop
   809e8:	0008095d 	.word	0x0008095d

000809ec <udi_cdc_multi_write_buf>:
{
	return udi_cdc_multi_putc(0, value);
}

iram_size_t udi_cdc_multi_write_buf(uint8_t port, const void* buf, iram_size_t size)
{
   809ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   809f0:	b083      	sub	sp, #12
   809f2:	4617      	mov	r7, r2

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	if (9 == udi_cdc_line_coding[port].bDataBits) {
   809f4:	4b22      	ldr	r3, [pc, #136]	; (80a80 <udi_cdc_multi_write_buf+0x94>)
   809f6:	799b      	ldrb	r3, [r3, #6]
   809f8:	2b09      	cmp	r3, #9
		size *=2;
   809fa:	bf08      	it	eq
   809fc:	0057      	lsleq	r7, r2, #1
{
   809fe:	4688      	mov	r8, r1
	}

udi_cdc_write_buf_loop_wait:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
   80a00:	f8df a094 	ldr.w	sl, [pc, #148]	; 80a98 <udi_cdc_multi_write_buf+0xac>
   80a04:	e030      	b.n	80a68 <udi_cdc_multi_write_buf+0x7c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
   80a06:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
   80a0a:	fab3 f383 	clz	r3, r3
   80a0e:	095b      	lsrs	r3, r3, #5
   80a10:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
   80a12:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
   80a14:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   80a18:	2300      	movs	r3, #0
   80a1a:	4a1a      	ldr	r2, [pc, #104]	; (80a84 <udi_cdc_multi_write_buf+0x98>)
   80a1c:	7013      	strb	r3, [r2, #0]
	return flags;
   80a1e:	f8dd b004 	ldr.w	fp, [sp, #4]
		goto udi_cdc_write_buf_loop_wait;
	}

	// Write values
	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
   80a22:	4b19      	ldr	r3, [pc, #100]	; (80a88 <udi_cdc_multi_write_buf+0x9c>)
   80a24:	781d      	ldrb	r5, [r3, #0]
   80a26:	b2ed      	uxtb	r5, r5
	buf_nb = udi_cdc_tx_buf_nb[port][buf_sel];
   80a28:	f8df 9070 	ldr.w	r9, [pc, #112]	; 80a9c <udi_cdc_multi_write_buf+0xb0>
   80a2c:	f839 6015 	ldrh.w	r6, [r9, r5, lsl #1]
	copy_nb = UDI_CDC_TX_BUFFERS - buf_nb;
   80a30:	f1c6 0440 	rsb	r4, r6, #64	; 0x40
   80a34:	42bc      	cmp	r4, r7
   80a36:	bf28      	it	cs
   80a38:	463c      	movcs	r4, r7
	if (copy_nb > size) {
		copy_nb = size;
	}
	memcpy(&udi_cdc_tx_buf[port][buf_sel][buf_nb], ptr_buf, copy_nb);
   80a3a:	eb06 1385 	add.w	r3, r6, r5, lsl #6
   80a3e:	4622      	mov	r2, r4
   80a40:	4641      	mov	r1, r8
   80a42:	4812      	ldr	r0, [pc, #72]	; (80a8c <udi_cdc_multi_write_buf+0xa0>)
   80a44:	4418      	add	r0, r3
   80a46:	4b12      	ldr	r3, [pc, #72]	; (80a90 <udi_cdc_multi_write_buf+0xa4>)
   80a48:	4798      	blx	r3
	udi_cdc_tx_buf_nb[port][buf_sel] = buf_nb + copy_nb;
   80a4a:	4426      	add	r6, r4
   80a4c:	f829 6015 	strh.w	r6, [r9, r5, lsl #1]
	if (cpu_irq_is_enabled_flags(flags))
   80a50:	f1bb 0f00 	cmp.w	fp, #0
   80a54:	d005      	beq.n	80a62 <udi_cdc_multi_write_buf+0x76>
		cpu_irq_enable();
   80a56:	2301      	movs	r3, #1
   80a58:	4a0a      	ldr	r2, [pc, #40]	; (80a84 <udi_cdc_multi_write_buf+0x98>)
   80a5a:	7013      	strb	r3, [r2, #0]
   80a5c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
   80a60:	b662      	cpsie	i
	cpu_irq_restore(flags);

	// Update buffer pointer
	ptr_buf = ptr_buf + copy_nb;
   80a62:	44a0      	add	r8, r4
	size -= copy_nb;

	if (size) {
   80a64:	1b3f      	subs	r7, r7, r4
   80a66:	d007      	beq.n	80a78 <udi_cdc_multi_write_buf+0x8c>
	if (!udi_cdc_multi_is_tx_ready(port)) {
   80a68:	2000      	movs	r0, #0
   80a6a:	47d0      	blx	sl
   80a6c:	2800      	cmp	r0, #0
   80a6e:	d1ca      	bne.n	80a06 <udi_cdc_multi_write_buf+0x1a>
		if (!udi_cdc_data_running) {
   80a70:	4b08      	ldr	r3, [pc, #32]	; (80a94 <udi_cdc_multi_write_buf+0xa8>)
   80a72:	781b      	ldrb	r3, [r3, #0]
   80a74:	2b00      	cmp	r3, #0
   80a76:	d1f7      	bne.n	80a68 <udi_cdc_multi_write_buf+0x7c>
		goto udi_cdc_write_buf_loop_wait;
	}

	return 0;
}
   80a78:	4638      	mov	r0, r7
   80a7a:	b003      	add	sp, #12
   80a7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80a80:	2000052c 	.word	0x2000052c
   80a84:	200000da 	.word	0x200000da
   80a88:	20000654 	.word	0x20000654
   80a8c:	200005d0 	.word	0x200005d0
   80a90:	00082cbd 	.word	0x00082cbd
   80a94:	2000052a 	.word	0x2000052a
   80a98:	000809d9 	.word	0x000809d9
   80a9c:	20000650 	.word	0x20000650

00080aa0 <udi_cdc_write_buf>:

iram_size_t udi_cdc_write_buf(const void* buf, iram_size_t size)
{
   80aa0:	b508      	push	{r3, lr}
	return udi_cdc_multi_write_buf(0, buf, size);
   80aa2:	460a      	mov	r2, r1
   80aa4:	4601      	mov	r1, r0
   80aa6:	2000      	movs	r0, #0
   80aa8:	4b01      	ldr	r3, [pc, #4]	; (80ab0 <udi_cdc_write_buf+0x10>)
   80aaa:	4798      	blx	r3
}
   80aac:	bd08      	pop	{r3, pc}
   80aae:	bf00      	nop
   80ab0:	000809ed 	.word	0x000809ed

00080ab4 <udc_next_desc_in_iface>:
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
   80ab4:	4b10      	ldr	r3, [pc, #64]	; (80af8 <udc_next_desc_in_iface+0x44>)
   80ab6:	681b      	ldr	r3, [r3, #0]
   80ab8:	681a      	ldr	r2, [r3, #0]
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
   80aba:	8853      	ldrh	r3, [r2, #2]
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
   80abc:	441a      	add	r2, r3
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
   80abe:	7803      	ldrb	r3, [r0, #0]
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
   80ac0:	4418      	add	r0, r3
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
   80ac2:	4290      	cmp	r0, r2
   80ac4:	d211      	bcs.n	80aea <udc_next_desc_in_iface+0x36>
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
   80ac6:	7843      	ldrb	r3, [r0, #1]
   80ac8:	2b04      	cmp	r3, #4
   80aca:	d010      	beq.n	80aee <udc_next_desc_in_iface+0x3a>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
   80acc:	428b      	cmp	r3, r1
   80ace:	d009      	beq.n	80ae4 <udc_next_desc_in_iface+0x30>
			return desc; // Specific descriptor found
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
   80ad0:	7803      	ldrb	r3, [r0, #0]
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
   80ad2:	4418      	add	r0, r3
	while (ptr_eof_desc > desc) {
   80ad4:	4290      	cmp	r0, r2
   80ad6:	d206      	bcs.n	80ae6 <udc_next_desc_in_iface+0x32>
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
   80ad8:	7843      	ldrb	r3, [r0, #1]
   80ada:	2b04      	cmp	r3, #4
   80adc:	d009      	beq.n	80af2 <udc_next_desc_in_iface+0x3e>
		if (desc_id == desc->bDescriptorType) {
   80ade:	428b      	cmp	r3, r1
   80ae0:	d1f6      	bne.n	80ad0 <udc_next_desc_in_iface+0x1c>
   80ae2:	e007      	b.n	80af4 <udc_next_desc_in_iface+0x40>
   80ae4:	4770      	bx	lr
	}
	return NULL; // No specific descriptor found
   80ae6:	2000      	movs	r0, #0
   80ae8:	4770      	bx	lr
   80aea:	2000      	movs	r0, #0
   80aec:	4770      	bx	lr
   80aee:	2000      	movs	r0, #0
   80af0:	4770      	bx	lr
   80af2:	2000      	movs	r0, #0
}
   80af4:	4770      	bx	lr
   80af6:	bf00      	nop
   80af8:	20000678 	.word	0x20000678

00080afc <udc_valid_address>:
/**
 * \brief Change the address of device
 * Callback called at the end of request set address
 */
static void udc_valid_address(void)
{
   80afc:	b508      	push	{r3, lr}
	udd_set_address(udd_g_ctrlreq.req.wValue & 0x7F);
   80afe:	4b03      	ldr	r3, [pc, #12]	; (80b0c <udc_valid_address+0x10>)
   80b00:	7898      	ldrb	r0, [r3, #2]
   80b02:	f000 007f 	and.w	r0, r0, #127	; 0x7f
   80b06:	4b02      	ldr	r3, [pc, #8]	; (80b10 <udc_valid_address+0x14>)
   80b08:	4798      	blx	r3
   80b0a:	bd08      	pop	{r3, pc}
   80b0c:	2000074c 	.word	0x2000074c
   80b10:	000824b9 	.word	0x000824b9

00080b14 <udc_update_iface_desc>:
	if (0 == udc_num_configuration) {
   80b14:	4b19      	ldr	r3, [pc, #100]	; (80b7c <udc_update_iface_desc+0x68>)
   80b16:	781b      	ldrb	r3, [r3, #0]
   80b18:	b34b      	cbz	r3, 80b6e <udc_update_iface_desc+0x5a>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   80b1a:	4b19      	ldr	r3, [pc, #100]	; (80b80 <udc_update_iface_desc+0x6c>)
   80b1c:	681b      	ldr	r3, [r3, #0]
   80b1e:	681b      	ldr	r3, [r3, #0]
   80b20:	791a      	ldrb	r2, [r3, #4]
   80b22:	4282      	cmp	r2, r0
   80b24:	d925      	bls.n	80b72 <udc_update_iface_desc+0x5e>
{
   80b26:	b470      	push	{r4, r5, r6}
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
   80b28:	4a16      	ldr	r2, [pc, #88]	; (80b84 <udc_update_iface_desc+0x70>)
   80b2a:	6013      	str	r3, [r2, #0]
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
   80b2c:	885c      	ldrh	r4, [r3, #2]
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
   80b2e:	441c      	add	r4, r3
	while (ptr_end_desc >
   80b30:	42a3      	cmp	r3, r4
   80b32:	d220      	bcs.n	80b76 <udc_update_iface_desc+0x62>
   80b34:	2500      	movs	r5, #0
   80b36:	2601      	movs	r6, #1
   80b38:	e007      	b.n	80b4a <udc_update_iface_desc+0x36>
   80b3a:	4a12      	ldr	r2, [pc, #72]	; (80b84 <udc_update_iface_desc+0x70>)
   80b3c:	6013      	str	r3, [r2, #0]
   80b3e:	e00f      	b.n	80b60 <udc_update_iface_desc+0x4c>
				udc_ptr_iface->bLength);
   80b40:	781a      	ldrb	r2, [r3, #0]
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
   80b42:	4413      	add	r3, r2
   80b44:	4635      	mov	r5, r6
	while (ptr_end_desc >
   80b46:	42a3      	cmp	r3, r4
   80b48:	d20c      	bcs.n	80b64 <udc_update_iface_desc+0x50>
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
   80b4a:	785a      	ldrb	r2, [r3, #1]
   80b4c:	2a04      	cmp	r2, #4
   80b4e:	d1f7      	bne.n	80b40 <udc_update_iface_desc+0x2c>
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
   80b50:	789a      	ldrb	r2, [r3, #2]
   80b52:	4282      	cmp	r2, r0
   80b54:	d1f4      	bne.n	80b40 <udc_update_iface_desc+0x2c>
   80b56:	78da      	ldrb	r2, [r3, #3]
   80b58:	428a      	cmp	r2, r1
   80b5a:	d1f1      	bne.n	80b40 <udc_update_iface_desc+0x2c>
   80b5c:	2d00      	cmp	r5, #0
   80b5e:	d1ec      	bne.n	80b3a <udc_update_iface_desc+0x26>
				return true; // Interface found
   80b60:	2001      	movs	r0, #1
   80b62:	e002      	b.n	80b6a <udc_update_iface_desc+0x56>
   80b64:	4a07      	ldr	r2, [pc, #28]	; (80b84 <udc_update_iface_desc+0x70>)
   80b66:	6013      	str	r3, [r2, #0]
	return false; // Interface not found
   80b68:	2000      	movs	r0, #0
}
   80b6a:	bc70      	pop	{r4, r5, r6}
   80b6c:	4770      	bx	lr
		return false;
   80b6e:	2000      	movs	r0, #0
   80b70:	4770      	bx	lr
		return false;
   80b72:	2000      	movs	r0, #0
   80b74:	4770      	bx	lr
	return false; // Interface not found
   80b76:	2000      	movs	r0, #0
   80b78:	e7f7      	b.n	80b6a <udc_update_iface_desc+0x56>
   80b7a:	bf00      	nop
   80b7c:	20000674 	.word	0x20000674
   80b80:	20000678 	.word	0x20000678
   80b84:	2000067c 	.word	0x2000067c

00080b88 <udc_iface_disable>:
{
   80b88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   80b8c:	4604      	mov	r4, r0
	if (!udc_update_iface_desc(iface_num, 0)) {
   80b8e:	2100      	movs	r1, #0
   80b90:	4b13      	ldr	r3, [pc, #76]	; (80be0 <udc_iface_disable+0x58>)
   80b92:	4798      	blx	r3
   80b94:	4680      	mov	r8, r0
   80b96:	b910      	cbnz	r0, 80b9e <udc_iface_disable+0x16>
}
   80b98:	4640      	mov	r0, r8
   80b9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   80b9e:	4b11      	ldr	r3, [pc, #68]	; (80be4 <udc_iface_disable+0x5c>)
   80ba0:	681b      	ldr	r3, [r3, #0]
   80ba2:	685b      	ldr	r3, [r3, #4]
   80ba4:	f853 9024 	ldr.w	r9, [r3, r4, lsl #2]
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   80ba8:	f8d9 300c 	ldr.w	r3, [r9, #12]
   80bac:	4798      	blx	r3
   80bae:	4601      	mov	r1, r0
   80bb0:	4620      	mov	r0, r4
   80bb2:	4b0b      	ldr	r3, [pc, #44]	; (80be0 <udc_iface_disable+0x58>)
   80bb4:	4798      	blx	r3
   80bb6:	4680      	mov	r8, r0
   80bb8:	2800      	cmp	r0, #0
   80bba:	d0ed      	beq.n	80b98 <udc_iface_disable+0x10>
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
   80bbc:	4b0a      	ldr	r3, [pc, #40]	; (80be8 <udc_iface_disable+0x60>)
   80bbe:	681c      	ldr	r4, [r3, #0]
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   80bc0:	2605      	movs	r6, #5
   80bc2:	4d0a      	ldr	r5, [pc, #40]	; (80bec <udc_iface_disable+0x64>)
			udd_ep_free(ep_desc->bEndpointAddress);
   80bc4:	4f0a      	ldr	r7, [pc, #40]	; (80bf0 <udc_iface_disable+0x68>)
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   80bc6:	4631      	mov	r1, r6
   80bc8:	4620      	mov	r0, r4
   80bca:	47a8      	blx	r5
			if (NULL == ep_desc) {
   80bcc:	4604      	mov	r4, r0
   80bce:	b110      	cbz	r0, 80bd6 <udc_iface_disable+0x4e>
			udd_ep_free(ep_desc->bEndpointAddress);
   80bd0:	7880      	ldrb	r0, [r0, #2]
   80bd2:	47b8      	blx	r7
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   80bd4:	e7f7      	b.n	80bc6 <udc_iface_disable+0x3e>
	udi_api->disable();
   80bd6:	f8d9 3004 	ldr.w	r3, [r9, #4]
   80bda:	4798      	blx	r3
	return true;
   80bdc:	e7dc      	b.n	80b98 <udc_iface_disable+0x10>
   80bde:	bf00      	nop
   80be0:	00080b15 	.word	0x00080b15
   80be4:	20000678 	.word	0x20000678
   80be8:	2000067c 	.word	0x2000067c
   80bec:	00080ab5 	.word	0x00080ab5
   80bf0:	0008251d 	.word	0x0008251d

00080bf4 <udc_iface_enable>:
{
   80bf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80bf8:	4680      	mov	r8, r0
	if (!udc_update_iface_desc(iface_num, setting_num)) {
   80bfa:	4b10      	ldr	r3, [pc, #64]	; (80c3c <udc_iface_enable+0x48>)
   80bfc:	4798      	blx	r3
   80bfe:	4603      	mov	r3, r0
   80c00:	b1c8      	cbz	r0, 80c36 <udc_iface_enable+0x42>
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
   80c02:	4b0f      	ldr	r3, [pc, #60]	; (80c40 <udc_iface_enable+0x4c>)
   80c04:	681c      	ldr	r4, [r3, #0]
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   80c06:	2605      	movs	r6, #5
   80c08:	4d0e      	ldr	r5, [pc, #56]	; (80c44 <udc_iface_enable+0x50>)
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
   80c0a:	4f0f      	ldr	r7, [pc, #60]	; (80c48 <udc_iface_enable+0x54>)
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   80c0c:	4631      	mov	r1, r6
   80c0e:	4620      	mov	r0, r4
   80c10:	47a8      	blx	r5
		if (NULL == ep_desc)
   80c12:	4604      	mov	r4, r0
   80c14:	b138      	cbz	r0, 80c26 <udc_iface_enable+0x32>
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
   80c16:	8882      	ldrh	r2, [r0, #4]
   80c18:	78c1      	ldrb	r1, [r0, #3]
   80c1a:	7880      	ldrb	r0, [r0, #2]
   80c1c:	47b8      	blx	r7
   80c1e:	4603      	mov	r3, r0
   80c20:	2800      	cmp	r0, #0
   80c22:	d1f3      	bne.n	80c0c <udc_iface_enable+0x18>
   80c24:	e007      	b.n	80c36 <udc_iface_enable+0x42>
	return udc_ptr_conf->udi_apis[iface_num]->enable();
   80c26:	4b09      	ldr	r3, [pc, #36]	; (80c4c <udc_iface_enable+0x58>)
   80c28:	681b      	ldr	r3, [r3, #0]
   80c2a:	685b      	ldr	r3, [r3, #4]
   80c2c:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
   80c30:	681b      	ldr	r3, [r3, #0]
   80c32:	4798      	blx	r3
   80c34:	4603      	mov	r3, r0
}
   80c36:	4618      	mov	r0, r3
   80c38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80c3c:	00080b15 	.word	0x00080b15
   80c40:	2000067c 	.word	0x2000067c
   80c44:	00080ab5 	.word	0x00080ab5
   80c48:	00082869 	.word	0x00082869
   80c4c:	20000678 	.word	0x20000678

00080c50 <udc_start>:
{
   80c50:	b508      	push	{r3, lr}
	udd_enable();
   80c52:	4b01      	ldr	r3, [pc, #4]	; (80c58 <udc_start+0x8>)
   80c54:	4798      	blx	r3
   80c56:	bd08      	pop	{r3, pc}
   80c58:	000823b5 	.word	0x000823b5

00080c5c <udc_reset>:
{
   80c5c:	b570      	push	{r4, r5, r6, lr}
	if (udc_num_configuration) {
   80c5e:	4b0d      	ldr	r3, [pc, #52]	; (80c94 <udc_reset+0x38>)
   80c60:	781b      	ldrb	r3, [r3, #0]
   80c62:	b183      	cbz	r3, 80c86 <udc_reset+0x2a>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   80c64:	4b0c      	ldr	r3, [pc, #48]	; (80c98 <udc_reset+0x3c>)
   80c66:	681b      	ldr	r3, [r3, #0]
   80c68:	681b      	ldr	r3, [r3, #0]
		for (iface_num = 0;
   80c6a:	791b      	ldrb	r3, [r3, #4]
   80c6c:	b15b      	cbz	r3, 80c86 <udc_reset+0x2a>
   80c6e:	2400      	movs	r4, #0
			udc_iface_disable(iface_num);
   80c70:	4e0a      	ldr	r6, [pc, #40]	; (80c9c <udc_reset+0x40>)
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   80c72:	4d09      	ldr	r5, [pc, #36]	; (80c98 <udc_reset+0x3c>)
			udc_iface_disable(iface_num);
   80c74:	4620      	mov	r0, r4
   80c76:	47b0      	blx	r6
				iface_num++) {
   80c78:	3401      	adds	r4, #1
   80c7a:	b2e4      	uxtb	r4, r4
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   80c7c:	682b      	ldr	r3, [r5, #0]
   80c7e:	681b      	ldr	r3, [r3, #0]
		for (iface_num = 0;
   80c80:	791b      	ldrb	r3, [r3, #4]
   80c82:	42a3      	cmp	r3, r4
   80c84:	d8f6      	bhi.n	80c74 <udc_reset+0x18>
	udc_num_configuration = 0;
   80c86:	2200      	movs	r2, #0
   80c88:	4b02      	ldr	r3, [pc, #8]	; (80c94 <udc_reset+0x38>)
   80c8a:	701a      	strb	r2, [r3, #0]
	udc_device_status =
   80c8c:	2201      	movs	r2, #1
   80c8e:	4b04      	ldr	r3, [pc, #16]	; (80ca0 <udc_reset+0x44>)
   80c90:	801a      	strh	r2, [r3, #0]
   80c92:	bd70      	pop	{r4, r5, r6, pc}
   80c94:	20000674 	.word	0x20000674
   80c98:	20000678 	.word	0x20000678
   80c9c:	00080b89 	.word	0x00080b89
   80ca0:	2000066a 	.word	0x2000066a

00080ca4 <udc_sof_notify>:
{
   80ca4:	b538      	push	{r3, r4, r5, lr}
	if (udc_num_configuration) {
   80ca6:	4b0d      	ldr	r3, [pc, #52]	; (80cdc <udc_sof_notify+0x38>)
   80ca8:	781b      	ldrb	r3, [r3, #0]
   80caa:	b1b3      	cbz	r3, 80cda <udc_sof_notify+0x36>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   80cac:	4b0c      	ldr	r3, [pc, #48]	; (80ce0 <udc_sof_notify+0x3c>)
   80cae:	681b      	ldr	r3, [r3, #0]
   80cb0:	681a      	ldr	r2, [r3, #0]
		for (iface_num = 0;
   80cb2:	7912      	ldrb	r2, [r2, #4]
   80cb4:	b18a      	cbz	r2, 80cda <udc_sof_notify+0x36>
   80cb6:	2400      	movs	r4, #0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   80cb8:	4d09      	ldr	r5, [pc, #36]	; (80ce0 <udc_sof_notify+0x3c>)
   80cba:	e006      	b.n	80cca <udc_sof_notify+0x26>
				iface_num++) {
   80cbc:	3401      	adds	r4, #1
   80cbe:	b2e4      	uxtb	r4, r4
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   80cc0:	682b      	ldr	r3, [r5, #0]
   80cc2:	681a      	ldr	r2, [r3, #0]
		for (iface_num = 0;
   80cc4:	7912      	ldrb	r2, [r2, #4]
   80cc6:	42a2      	cmp	r2, r4
   80cc8:	d907      	bls.n	80cda <udc_sof_notify+0x36>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
   80cca:	685b      	ldr	r3, [r3, #4]
   80ccc:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
   80cd0:	691b      	ldr	r3, [r3, #16]
   80cd2:	2b00      	cmp	r3, #0
   80cd4:	d0f2      	beq.n	80cbc <udc_sof_notify+0x18>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
   80cd6:	4798      	blx	r3
   80cd8:	e7f0      	b.n	80cbc <udc_sof_notify+0x18>
   80cda:	bd38      	pop	{r3, r4, r5, pc}
   80cdc:	20000674 	.word	0x20000674
   80ce0:	20000678 	.word	0x20000678

00080ce4 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
   80ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
   80ce6:	4b88      	ldr	r3, [pc, #544]	; (80f08 <udc_process_setup+0x224>)
   80ce8:	2200      	movs	r2, #0
   80cea:	819a      	strh	r2, [r3, #12]
	udd_g_ctrlreq.callback = NULL;
   80cec:	611a      	str	r2, [r3, #16]
	udd_g_ctrlreq.over_under_run = NULL;
   80cee:	615a      	str	r2, [r3, #20]

	if (Udd_setup_is_in()) {
   80cf0:	781b      	ldrb	r3, [r3, #0]
   80cf2:	f013 0f80 	tst.w	r3, #128	; 0x80
   80cf6:	d114      	bne.n	80d22 <udc_process_setup+0x3e>
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
   80cf8:	f013 0f60 	tst.w	r3, #96	; 0x60
   80cfc:	f000 80d5 	beq.w	80eaa <udc_process_setup+0x1c6>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
   80d00:	4b81      	ldr	r3, [pc, #516]	; (80f08 <udc_process_setup+0x224>)
   80d02:	781b      	ldrb	r3, [r3, #0]
   80d04:	f003 031f 	and.w	r3, r3, #31
   80d08:	2b01      	cmp	r3, #1
   80d0a:	f000 816c 	beq.w	80fe6 <udc_process_setup+0x302>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
   80d0e:	4b7e      	ldr	r3, [pc, #504]	; (80f08 <udc_process_setup+0x224>)
   80d10:	781b      	ldrb	r3, [r3, #0]
   80d12:	f003 031f 	and.w	r3, r3, #31
   80d16:	2b02      	cmp	r3, #2
   80d18:	f000 81c7 	beq.w	810aa <udc_process_setup+0x3c6>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
   80d1c:	2300      	movs	r3, #0
#endif
}
   80d1e:	4618      	mov	r0, r3
   80d20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (udd_g_ctrlreq.req.wLength == 0) {
   80d22:	4a79      	ldr	r2, [pc, #484]	; (80f08 <udc_process_setup+0x224>)
   80d24:	88d2      	ldrh	r2, [r2, #6]
   80d26:	2a00      	cmp	r2, #0
   80d28:	f000 81e8 	beq.w	810fc <udc_process_setup+0x418>
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
   80d2c:	f013 0f60 	tst.w	r3, #96	; 0x60
   80d30:	d1e6      	bne.n	80d00 <udc_process_setup+0x1c>
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
   80d32:	f013 031f 	ands.w	r3, r3, #31
   80d36:	d106      	bne.n	80d46 <udc_process_setup+0x62>
			switch (udd_g_ctrlreq.req.bRequest) {
   80d38:	4973      	ldr	r1, [pc, #460]	; (80f08 <udc_process_setup+0x224>)
   80d3a:	7849      	ldrb	r1, [r1, #1]
   80d3c:	2906      	cmp	r1, #6
   80d3e:	d014      	beq.n	80d6a <udc_process_setup+0x86>
   80d40:	2908      	cmp	r1, #8
   80d42:	d074      	beq.n	80e2e <udc_process_setup+0x14a>
   80d44:	b151      	cbz	r1, 80d5c <udc_process_setup+0x78>
		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
   80d46:	2b01      	cmp	r3, #1
   80d48:	d079      	beq.n	80e3e <udc_process_setup+0x15a>
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
   80d4a:	2b02      	cmp	r3, #2
   80d4c:	d1d8      	bne.n	80d00 <udc_process_setup+0x1c>
			switch (udd_g_ctrlreq.req.bRequest) {
   80d4e:	4b6e      	ldr	r3, [pc, #440]	; (80f08 <udc_process_setup+0x224>)
   80d50:	785b      	ldrb	r3, [r3, #1]
   80d52:	2b00      	cmp	r3, #0
   80d54:	f000 809b 	beq.w	80e8e <udc_process_setup+0x1aa>
	return false;
   80d58:	2300      	movs	r3, #0
   80d5a:	e188      	b.n	8106e <udc_process_setup+0x38a>
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
   80d5c:	2a02      	cmp	r2, #2
   80d5e:	d1d6      	bne.n	80d0e <udc_process_setup+0x2a>
	udd_set_setup_payload( (uint8_t *) & udc_device_status,
   80d60:	2102      	movs	r1, #2
   80d62:	486a      	ldr	r0, [pc, #424]	; (80f0c <udc_process_setup+0x228>)
   80d64:	4b6a      	ldr	r3, [pc, #424]	; (80f10 <udc_process_setup+0x22c>)
   80d66:	4798      	blx	r3
   80d68:	e0bb      	b.n	80ee2 <udc_process_setup+0x1fe>
	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
   80d6a:	4b67      	ldr	r3, [pc, #412]	; (80f08 <udc_process_setup+0x224>)
   80d6c:	885a      	ldrh	r2, [r3, #2]
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
   80d6e:	0a13      	lsrs	r3, r2, #8
   80d70:	3b01      	subs	r3, #1
   80d72:	2b0e      	cmp	r3, #14
   80d74:	f200 8178 	bhi.w	81068 <udc_process_setup+0x384>
   80d78:	e8df f013 	tbh	[pc, r3, lsl #1]
   80d7c:	001d000f 	.word	0x001d000f
   80d80:	01760037 	.word	0x01760037
   80d84:	01760176 	.word	0x01760176
   80d88:	01760176 	.word	0x01760176
   80d8c:	01760176 	.word	0x01760176
   80d90:	01760176 	.word	0x01760176
   80d94:	01760176 	.word	0x01760176
   80d98:	002f      	.short	0x002f
				(uint8_t *) udc_config.confdev_lsfs,
   80d9a:	4b5e      	ldr	r3, [pc, #376]	; (80f14 <udc_process_setup+0x230>)
   80d9c:	6818      	ldr	r0, [r3, #0]
			udd_set_setup_payload(
   80d9e:	7801      	ldrb	r1, [r0, #0]
   80da0:	4b5b      	ldr	r3, [pc, #364]	; (80f10 <udc_process_setup+0x22c>)
   80da2:	4798      	blx	r3
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
   80da4:	4b58      	ldr	r3, [pc, #352]	; (80f08 <udc_process_setup+0x224>)
   80da6:	88da      	ldrh	r2, [r3, #6]
   80da8:	899b      	ldrh	r3, [r3, #12]
   80daa:	4293      	cmp	r3, r2
   80dac:	f240 8099 	bls.w	80ee2 <udc_process_setup+0x1fe>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
   80db0:	4b55      	ldr	r3, [pc, #340]	; (80f08 <udc_process_setup+0x224>)
   80db2:	819a      	strh	r2, [r3, #12]
   80db4:	e095      	b.n	80ee2 <udc_process_setup+0x1fe>
	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
   80db6:	b2d2      	uxtb	r2, r2
			if (conf_num >= udc_config.confdev_lsfs->
   80db8:	4b56      	ldr	r3, [pc, #344]	; (80f14 <udc_process_setup+0x230>)
   80dba:	681b      	ldr	r3, [r3, #0]
   80dbc:	7c5b      	ldrb	r3, [r3, #17]
   80dbe:	4293      	cmp	r3, r2
   80dc0:	d9a5      	bls.n	80d0e <udc_process_setup+0x2a>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
   80dc2:	4b54      	ldr	r3, [pc, #336]	; (80f14 <udc_process_setup+0x230>)
   80dc4:	685b      	ldr	r3, [r3, #4]
   80dc6:	f853 0032 	ldr.w	r0, [r3, r2, lsl #3]
			udd_set_setup_payload(
   80dca:	8841      	ldrh	r1, [r0, #2]
   80dcc:	4b50      	ldr	r3, [pc, #320]	; (80f10 <udc_process_setup+0x22c>)
   80dce:	4798      	blx	r3
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
   80dd0:	4b4d      	ldr	r3, [pc, #308]	; (80f08 <udc_process_setup+0x224>)
   80dd2:	689b      	ldr	r3, [r3, #8]
   80dd4:	2202      	movs	r2, #2
   80dd6:	705a      	strb	r2, [r3, #1]
   80dd8:	e7e4      	b.n	80da4 <udc_process_setup+0xc0>
		if (udc_config.conf_bos == NULL) {
   80dda:	4b4e      	ldr	r3, [pc, #312]	; (80f14 <udc_process_setup+0x230>)
   80ddc:	6898      	ldr	r0, [r3, #8]
   80dde:	2800      	cmp	r0, #0
   80de0:	d095      	beq.n	80d0e <udc_process_setup+0x2a>
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
   80de2:	8841      	ldrh	r1, [r0, #2]
   80de4:	4b4a      	ldr	r3, [pc, #296]	; (80f10 <udc_process_setup+0x22c>)
   80de6:	4798      	blx	r3
   80de8:	e7dc      	b.n	80da4 <udc_process_setup+0xc0>
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
   80dea:	b2d2      	uxtb	r2, r2
   80dec:	2a01      	cmp	r2, #1
   80dee:	d01b      	beq.n	80e28 <udc_process_setup+0x144>
   80df0:	b1aa      	cbz	r2, 80e1e <udc_process_setup+0x13a>
   80df2:	2a02      	cmp	r2, #2
   80df4:	d184      	bne.n	80d00 <udc_process_setup+0x1c>
		str = udc_string_product_name;
   80df6:	4948      	ldr	r1, [pc, #288]	; (80f18 <udc_process_setup+0x234>)
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
   80df8:	2209      	movs	r2, #9
   80dfa:	3901      	subs	r1, #1
   80dfc:	4847      	ldr	r0, [pc, #284]	; (80f1c <udc_process_setup+0x238>)
   80dfe:	2300      	movs	r3, #0
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
   80e00:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   80e04:	f820 4f02 	strh.w	r4, [r0, #2]!
		for(i = 0; i < str_length; i++) {
   80e08:	3301      	adds	r3, #1
   80e0a:	b2db      	uxtb	r3, r3
   80e0c:	4293      	cmp	r3, r2
   80e0e:	d3f7      	bcc.n	80e00 <udc_process_setup+0x11c>
		udc_string_desc.header.bLength = 2 + (str_length) * 2;
   80e10:	0052      	lsls	r2, r2, #1
   80e12:	1c91      	adds	r1, r2, #2
   80e14:	4841      	ldr	r0, [pc, #260]	; (80f1c <udc_process_setup+0x238>)
   80e16:	7001      	strb	r1, [r0, #0]
		udd_set_setup_payload(
   80e18:	4b3d      	ldr	r3, [pc, #244]	; (80f10 <udc_process_setup+0x22c>)
   80e1a:	4798      	blx	r3
   80e1c:	e7c2      	b.n	80da4 <udc_process_setup+0xc0>
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
   80e1e:	2104      	movs	r1, #4
   80e20:	483f      	ldr	r0, [pc, #252]	; (80f20 <udc_process_setup+0x23c>)
   80e22:	4b3b      	ldr	r3, [pc, #236]	; (80f10 <udc_process_setup+0x22c>)
   80e24:	4798      	blx	r3
   80e26:	e7bd      	b.n	80da4 <udc_process_setup+0xc0>
		str = udc_string_manufacturer_name;
   80e28:	493e      	ldr	r1, [pc, #248]	; (80f24 <udc_process_setup+0x240>)
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
   80e2a:	2208      	movs	r2, #8
   80e2c:	e7e5      	b.n	80dfa <udc_process_setup+0x116>
	if (udd_g_ctrlreq.req.wLength != 1) {
   80e2e:	2a01      	cmp	r2, #1
   80e30:	f47f af6d 	bne.w	80d0e <udc_process_setup+0x2a>
	udd_set_setup_payload(&udc_num_configuration,1);
   80e34:	2101      	movs	r1, #1
   80e36:	483c      	ldr	r0, [pc, #240]	; (80f28 <udc_process_setup+0x244>)
   80e38:	4b35      	ldr	r3, [pc, #212]	; (80f10 <udc_process_setup+0x22c>)
   80e3a:	4798      	blx	r3
   80e3c:	e051      	b.n	80ee2 <udc_process_setup+0x1fe>
			switch (udd_g_ctrlreq.req.bRequest) {
   80e3e:	4932      	ldr	r1, [pc, #200]	; (80f08 <udc_process_setup+0x224>)
   80e40:	7849      	ldrb	r1, [r1, #1]
   80e42:	290a      	cmp	r1, #10
   80e44:	d181      	bne.n	80d4a <udc_process_setup+0x66>
	if (udd_g_ctrlreq.req.wLength != 1) {
   80e46:	2a01      	cmp	r2, #1
   80e48:	f040 80cd 	bne.w	80fe6 <udc_process_setup+0x302>
	if (!udc_num_configuration) {
   80e4c:	4b36      	ldr	r3, [pc, #216]	; (80f28 <udc_process_setup+0x244>)
   80e4e:	781b      	ldrb	r3, [r3, #0]
   80e50:	2b00      	cmp	r3, #0
   80e52:	f000 80c8 	beq.w	80fe6 <udc_process_setup+0x302>
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   80e56:	4b2c      	ldr	r3, [pc, #176]	; (80f08 <udc_process_setup+0x224>)
   80e58:	791c      	ldrb	r4, [r3, #4]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   80e5a:	4b34      	ldr	r3, [pc, #208]	; (80f2c <udc_process_setup+0x248>)
   80e5c:	681d      	ldr	r5, [r3, #0]
   80e5e:	682b      	ldr	r3, [r5, #0]
   80e60:	791b      	ldrb	r3, [r3, #4]
   80e62:	42a3      	cmp	r3, r4
   80e64:	f240 80bf 	bls.w	80fe6 <udc_process_setup+0x302>
	if (!udc_update_iface_desc(iface_num, 0)) {
   80e68:	2100      	movs	r1, #0
   80e6a:	4620      	mov	r0, r4
   80e6c:	4b30      	ldr	r3, [pc, #192]	; (80f30 <udc_process_setup+0x24c>)
   80e6e:	4798      	blx	r3
   80e70:	2800      	cmp	r0, #0
   80e72:	f43f af45 	beq.w	80d00 <udc_process_setup+0x1c>
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   80e76:	686b      	ldr	r3, [r5, #4]
	udc_iface_setting = udi_api->getsetting();
   80e78:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
   80e7c:	68db      	ldr	r3, [r3, #12]
   80e7e:	4798      	blx	r3
   80e80:	4b2c      	ldr	r3, [pc, #176]	; (80f34 <udc_process_setup+0x250>)
   80e82:	7018      	strb	r0, [r3, #0]
	udd_set_setup_payload(&udc_iface_setting,1);
   80e84:	2101      	movs	r1, #1
   80e86:	4618      	mov	r0, r3
   80e88:	4b21      	ldr	r3, [pc, #132]	; (80f10 <udc_process_setup+0x22c>)
   80e8a:	4798      	blx	r3
   80e8c:	e029      	b.n	80ee2 <udc_process_setup+0x1fe>
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
   80e8e:	2a02      	cmp	r2, #2
   80e90:	f47f af3d 	bne.w	80d0e <udc_process_setup+0x2a>
	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
   80e94:	4b1c      	ldr	r3, [pc, #112]	; (80f08 <udc_process_setup+0x224>)
   80e96:	7918      	ldrb	r0, [r3, #4]
   80e98:	4b27      	ldr	r3, [pc, #156]	; (80f38 <udc_process_setup+0x254>)
   80e9a:	4798      	blx	r3
   80e9c:	4b27      	ldr	r3, [pc, #156]	; (80f3c <udc_process_setup+0x258>)
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;
   80e9e:	8018      	strh	r0, [r3, #0]
	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
   80ea0:	2102      	movs	r1, #2
   80ea2:	4618      	mov	r0, r3
   80ea4:	4b1a      	ldr	r3, [pc, #104]	; (80f10 <udc_process_setup+0x22c>)
   80ea6:	4798      	blx	r3
   80ea8:	e01b      	b.n	80ee2 <udc_process_setup+0x1fe>
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
   80eaa:	f013 031f 	ands.w	r3, r3, #31
   80eae:	f040 8083 	bne.w	80fb8 <udc_process_setup+0x2d4>
			switch (udd_g_ctrlreq.req.bRequest) {
   80eb2:	4a15      	ldr	r2, [pc, #84]	; (80f08 <udc_process_setup+0x224>)
   80eb4:	7852      	ldrb	r2, [r2, #1]
   80eb6:	3a01      	subs	r2, #1
   80eb8:	2a08      	cmp	r2, #8
   80eba:	d87d      	bhi.n	80fb8 <udc_process_setup+0x2d4>
   80ebc:	e8df f012 	tbh	[pc, r2, lsl #1]
   80ec0:	007c0013 	.word	0x007c0013
   80ec4:	007c00d6 	.word	0x007c00d6
   80ec8:	007c0009 	.word	0x007c0009
   80ecc:	007c007c 	.word	0x007c007c
   80ed0:	0042      	.short	0x0042
	if (udd_g_ctrlreq.req.wLength) {
   80ed2:	4b0d      	ldr	r3, [pc, #52]	; (80f08 <udc_process_setup+0x224>)
   80ed4:	88db      	ldrh	r3, [r3, #6]
   80ed6:	2b00      	cmp	r3, #0
   80ed8:	f47f af19 	bne.w	80d0e <udc_process_setup+0x2a>
	udd_g_ctrlreq.callback = udc_valid_address;
   80edc:	4a18      	ldr	r2, [pc, #96]	; (80f40 <udc_process_setup+0x25c>)
   80ede:	4b0a      	ldr	r3, [pc, #40]	; (80f08 <udc_process_setup+0x224>)
   80ee0:	611a      	str	r2, [r3, #16]
			return true;
   80ee2:	2301      	movs	r3, #1
   80ee4:	e71b      	b.n	80d1e <udc_process_setup+0x3a>
	if (udd_g_ctrlreq.req.wLength) {
   80ee6:	4b08      	ldr	r3, [pc, #32]	; (80f08 <udc_process_setup+0x224>)
   80ee8:	88db      	ldrh	r3, [r3, #6]
   80eea:	2b00      	cmp	r3, #0
   80eec:	f47f af0f 	bne.w	80d0e <udc_process_setup+0x2a>
	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
   80ef0:	4b05      	ldr	r3, [pc, #20]	; (80f08 <udc_process_setup+0x224>)
   80ef2:	885b      	ldrh	r3, [r3, #2]
   80ef4:	2b01      	cmp	r3, #1
   80ef6:	f47f af0a 	bne.w	80d0e <udc_process_setup+0x2a>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
   80efa:	4a04      	ldr	r2, [pc, #16]	; (80f0c <udc_process_setup+0x228>)
   80efc:	8813      	ldrh	r3, [r2, #0]
   80efe:	f023 0302 	bic.w	r3, r3, #2
   80f02:	8013      	strh	r3, [r2, #0]
   80f04:	e7ed      	b.n	80ee2 <udc_process_setup+0x1fe>
   80f06:	bf00      	nop
   80f08:	2000074c 	.word	0x2000074c
   80f0c:	2000066a 	.word	0x2000066a
   80f10:	00082511 	.word	0x00082511
   80f14:	20000038 	.word	0x20000038
   80f18:	200000d0 	.word	0x200000d0
   80f1c:	200000ac 	.word	0x200000ac
   80f20:	200000c0 	.word	0x200000c0
   80f24:	200000c4 	.word	0x200000c4
   80f28:	20000674 	.word	0x20000674
   80f2c:	20000678 	.word	0x20000678
   80f30:	00080b15 	.word	0x00080b15
   80f34:	20000670 	.word	0x20000670
   80f38:	00082571 	.word	0x00082571
   80f3c:	2000066c 	.word	0x2000066c
   80f40:	00080afd 	.word	0x00080afd
	if (udd_g_ctrlreq.req.wLength) {
   80f44:	4b6f      	ldr	r3, [pc, #444]	; (81104 <udc_process_setup+0x420>)
   80f46:	88db      	ldrh	r3, [r3, #6]
   80f48:	2b00      	cmp	r3, #0
   80f4a:	f47f aee0 	bne.w	80d0e <udc_process_setup+0x2a>
	if (!udd_getaddress()) {
   80f4e:	4b6e      	ldr	r3, [pc, #440]	; (81108 <udc_process_setup+0x424>)
   80f50:	4798      	blx	r3
   80f52:	2800      	cmp	r0, #0
   80f54:	f43f aed4 	beq.w	80d00 <udc_process_setup+0x1c>
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
   80f58:	4b6a      	ldr	r3, [pc, #424]	; (81104 <udc_process_setup+0x420>)
   80f5a:	789a      	ldrb	r2, [r3, #2]
				udc_config.confdev_lsfs->bNumConfigurations) {
   80f5c:	4b6b      	ldr	r3, [pc, #428]	; (8110c <udc_process_setup+0x428>)
   80f5e:	681b      	ldr	r3, [r3, #0]
   80f60:	7c5b      	ldrb	r3, [r3, #17]
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
   80f62:	429a      	cmp	r2, r3
   80f64:	f73f aecc 	bgt.w	80d00 <udc_process_setup+0x1c>
	udc_reset();
   80f68:	4b69      	ldr	r3, [pc, #420]	; (81110 <udc_process_setup+0x42c>)
   80f6a:	4798      	blx	r3
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
   80f6c:	4b65      	ldr	r3, [pc, #404]	; (81104 <udc_process_setup+0x420>)
   80f6e:	789b      	ldrb	r3, [r3, #2]
   80f70:	4a68      	ldr	r2, [pc, #416]	; (81114 <udc_process_setup+0x430>)
   80f72:	7013      	strb	r3, [r2, #0]
	if (udc_num_configuration == 0) {
   80f74:	2b00      	cmp	r3, #0
   80f76:	d0b4      	beq.n	80ee2 <udc_process_setup+0x1fe>
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
   80f78:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
   80f7c:	3b01      	subs	r3, #1
   80f7e:	4a63      	ldr	r2, [pc, #396]	; (8110c <udc_process_setup+0x428>)
   80f80:	6852      	ldr	r2, [r2, #4]
   80f82:	eb02 00c3 	add.w	r0, r2, r3, lsl #3
   80f86:	4964      	ldr	r1, [pc, #400]	; (81118 <udc_process_setup+0x434>)
   80f88:	6008      	str	r0, [r1, #0]
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   80f8a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
   80f8e:	791b      	ldrb	r3, [r3, #4]
   80f90:	2b00      	cmp	r3, #0
   80f92:	d0a6      	beq.n	80ee2 <udc_process_setup+0x1fe>
   80f94:	2400      	movs	r4, #0
		if (!udc_iface_enable(iface_num, 0)) {
   80f96:	4626      	mov	r6, r4
   80f98:	4d60      	ldr	r5, [pc, #384]	; (8111c <udc_process_setup+0x438>)
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   80f9a:	460f      	mov	r7, r1
		if (!udc_iface_enable(iface_num, 0)) {
   80f9c:	4631      	mov	r1, r6
   80f9e:	4620      	mov	r0, r4
   80fa0:	47a8      	blx	r5
   80fa2:	2800      	cmp	r0, #0
   80fa4:	f43f aeac 	beq.w	80d00 <udc_process_setup+0x1c>
			iface_num++) {
   80fa8:	3401      	adds	r4, #1
   80faa:	b2e4      	uxtb	r4, r4
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   80fac:	683b      	ldr	r3, [r7, #0]
   80fae:	681b      	ldr	r3, [r3, #0]
   80fb0:	791b      	ldrb	r3, [r3, #4]
   80fb2:	42a3      	cmp	r3, r4
   80fb4:	d8f2      	bhi.n	80f9c <udc_process_setup+0x2b8>
   80fb6:	e794      	b.n	80ee2 <udc_process_setup+0x1fe>
		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
   80fb8:	2b01      	cmp	r3, #1
   80fba:	d00a      	beq.n	80fd2 <udc_process_setup+0x2ee>
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
   80fbc:	2b02      	cmp	r3, #2
   80fbe:	f47f ae9f 	bne.w	80d00 <udc_process_setup+0x1c>
			switch (udd_g_ctrlreq.req.bRequest) {
   80fc2:	4b50      	ldr	r3, [pc, #320]	; (81104 <udc_process_setup+0x420>)
   80fc4:	785b      	ldrb	r3, [r3, #1]
   80fc6:	2b01      	cmp	r3, #1
   80fc8:	d02b      	beq.n	81022 <udc_process_setup+0x33e>
   80fca:	2b03      	cmp	r3, #3
   80fcc:	d039      	beq.n	81042 <udc_process_setup+0x35e>
	return false;
   80fce:	2300      	movs	r3, #0
   80fd0:	e04d      	b.n	8106e <udc_process_setup+0x38a>
			switch (udd_g_ctrlreq.req.bRequest) {
   80fd2:	4a4c      	ldr	r2, [pc, #304]	; (81104 <udc_process_setup+0x420>)
   80fd4:	7852      	ldrb	r2, [r2, #1]
   80fd6:	2a0b      	cmp	r2, #11
   80fd8:	d1f0      	bne.n	80fbc <udc_process_setup+0x2d8>
	if (udd_g_ctrlreq.req.wLength) {
   80fda:	4b4a      	ldr	r3, [pc, #296]	; (81104 <udc_process_setup+0x420>)
   80fdc:	88db      	ldrh	r3, [r3, #6]
   80fde:	b913      	cbnz	r3, 80fe6 <udc_process_setup+0x302>
	if (!udc_num_configuration) {
   80fe0:	4b4c      	ldr	r3, [pc, #304]	; (81114 <udc_process_setup+0x430>)
   80fe2:	781b      	ldrb	r3, [r3, #0]
   80fe4:	b973      	cbnz	r3, 81004 <udc_process_setup+0x320>
	if (0 == udc_num_configuration) {
   80fe6:	4b4b      	ldr	r3, [pc, #300]	; (81114 <udc_process_setup+0x430>)
   80fe8:	781b      	ldrb	r3, [r3, #0]
   80fea:	2b00      	cmp	r3, #0
   80fec:	f000 8088 	beq.w	81100 <udc_process_setup+0x41c>
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   80ff0:	4b44      	ldr	r3, [pc, #272]	; (81104 <udc_process_setup+0x420>)
   80ff2:	791c      	ldrb	r4, [r3, #4]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   80ff4:	4b48      	ldr	r3, [pc, #288]	; (81118 <udc_process_setup+0x434>)
   80ff6:	681d      	ldr	r5, [r3, #0]
   80ff8:	682b      	ldr	r3, [r5, #0]
   80ffa:	791b      	ldrb	r3, [r3, #4]
   80ffc:	42a3      	cmp	r3, r4
   80ffe:	d83a      	bhi.n	81076 <udc_process_setup+0x392>
	return false;
   81000:	2300      	movs	r3, #0
   81002:	e68c      	b.n	80d1e <udc_process_setup+0x3a>
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   81004:	4b3f      	ldr	r3, [pc, #252]	; (81104 <udc_process_setup+0x420>)
   81006:	791c      	ldrb	r4, [r3, #4]
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
   81008:	885d      	ldrh	r5, [r3, #2]
	if (!udc_iface_disable(iface_num)) {
   8100a:	4620      	mov	r0, r4
   8100c:	4b44      	ldr	r3, [pc, #272]	; (81120 <udc_process_setup+0x43c>)
   8100e:	4798      	blx	r3
   81010:	2800      	cmp	r0, #0
   81012:	f43f ae75 	beq.w	80d00 <udc_process_setup+0x1c>
	return udc_iface_enable(iface_num, setting_num);
   81016:	b2e9      	uxtb	r1, r5
   81018:	4620      	mov	r0, r4
   8101a:	4b40      	ldr	r3, [pc, #256]	; (8111c <udc_process_setup+0x438>)
   8101c:	4798      	blx	r3
   8101e:	4603      	mov	r3, r0
   81020:	e025      	b.n	8106e <udc_process_setup+0x38a>
	if (udd_g_ctrlreq.req.wLength) {
   81022:	4b38      	ldr	r3, [pc, #224]	; (81104 <udc_process_setup+0x420>)
   81024:	88db      	ldrh	r3, [r3, #6]
   81026:	2b00      	cmp	r3, #0
   81028:	f47f ae71 	bne.w	80d0e <udc_process_setup+0x2a>
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
   8102c:	4b35      	ldr	r3, [pc, #212]	; (81104 <udc_process_setup+0x420>)
   8102e:	885b      	ldrh	r3, [r3, #2]
   81030:	2b00      	cmp	r3, #0
   81032:	f47f ae6c 	bne.w	80d0e <udc_process_setup+0x2a>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
   81036:	4b33      	ldr	r3, [pc, #204]	; (81104 <udc_process_setup+0x420>)
   81038:	7918      	ldrb	r0, [r3, #4]
   8103a:	4b3a      	ldr	r3, [pc, #232]	; (81124 <udc_process_setup+0x440>)
   8103c:	4798      	blx	r3
   8103e:	4603      	mov	r3, r0
   81040:	e015      	b.n	8106e <udc_process_setup+0x38a>
	if (udd_g_ctrlreq.req.wLength) {
   81042:	4b30      	ldr	r3, [pc, #192]	; (81104 <udc_process_setup+0x420>)
   81044:	88db      	ldrh	r3, [r3, #6]
   81046:	2b00      	cmp	r3, #0
   81048:	f47f ae61 	bne.w	80d0e <udc_process_setup+0x2a>
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
   8104c:	4b2d      	ldr	r3, [pc, #180]	; (81104 <udc_process_setup+0x420>)
   8104e:	885b      	ldrh	r3, [r3, #2]
   81050:	2b00      	cmp	r3, #0
   81052:	f47f ae5c 	bne.w	80d0e <udc_process_setup+0x2a>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
   81056:	4c2b      	ldr	r4, [pc, #172]	; (81104 <udc_process_setup+0x420>)
   81058:	7920      	ldrb	r0, [r4, #4]
   8105a:	4b33      	ldr	r3, [pc, #204]	; (81128 <udc_process_setup+0x444>)
   8105c:	4798      	blx	r3
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
   8105e:	7920      	ldrb	r0, [r4, #4]
   81060:	4b32      	ldr	r3, [pc, #200]	; (8112c <udc_process_setup+0x448>)
   81062:	4798      	blx	r3
   81064:	4603      	mov	r3, r0
   81066:	e002      	b.n	8106e <udc_process_setup+0x38a>
		return false;
   81068:	2300      	movs	r3, #0
   8106a:	e000      	b.n	8106e <udc_process_setup+0x38a>
				return udc_req_std_dev_set_feature();
   8106c:	2300      	movs	r3, #0
		if (udc_reqstd()) {
   8106e:	2b00      	cmp	r3, #0
   81070:	f47f ae55 	bne.w	80d1e <udc_process_setup+0x3a>
   81074:	e644      	b.n	80d00 <udc_process_setup+0x1c>
	if (!udc_update_iface_desc(iface_num, 0)) {
   81076:	2100      	movs	r1, #0
   81078:	4620      	mov	r0, r4
   8107a:	4b2d      	ldr	r3, [pc, #180]	; (81130 <udc_process_setup+0x44c>)
   8107c:	4798      	blx	r3
   8107e:	2800      	cmp	r0, #0
   81080:	f43f ae45 	beq.w	80d0e <udc_process_setup+0x2a>
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   81084:	686b      	ldr	r3, [r5, #4]
   81086:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   8108a:	68eb      	ldr	r3, [r5, #12]
   8108c:	4798      	blx	r3
   8108e:	4601      	mov	r1, r0
   81090:	4620      	mov	r0, r4
   81092:	4b27      	ldr	r3, [pc, #156]	; (81130 <udc_process_setup+0x44c>)
   81094:	4798      	blx	r3
   81096:	2800      	cmp	r0, #0
   81098:	f43f ae39 	beq.w	80d0e <udc_process_setup+0x2a>
	return udi_api->setup();
   8109c:	68ab      	ldr	r3, [r5, #8]
   8109e:	4798      	blx	r3
		if (udc_req_iface()) {
   810a0:	4603      	mov	r3, r0
   810a2:	2800      	cmp	r0, #0
   810a4:	f47f ae3b 	bne.w	80d1e <udc_process_setup+0x3a>
   810a8:	e631      	b.n	80d0e <udc_process_setup+0x2a>
	if (0 == udc_num_configuration) {
   810aa:	4b1a      	ldr	r3, [pc, #104]	; (81114 <udc_process_setup+0x430>)
   810ac:	781b      	ldrb	r3, [r3, #0]
   810ae:	b30b      	cbz	r3, 810f4 <udc_process_setup+0x410>
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   810b0:	4b19      	ldr	r3, [pc, #100]	; (81118 <udc_process_setup+0x434>)
   810b2:	681a      	ldr	r2, [r3, #0]
   810b4:	6813      	ldr	r3, [r2, #0]
   810b6:	791b      	ldrb	r3, [r3, #4]
   810b8:	b1f3      	cbz	r3, 810f8 <udc_process_setup+0x414>
   810ba:	2400      	movs	r4, #0
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   810bc:	4e1c      	ldr	r6, [pc, #112]	; (81130 <udc_process_setup+0x44c>)
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   810be:	4f16      	ldr	r7, [pc, #88]	; (81118 <udc_process_setup+0x434>)
		udi_api = udc_ptr_conf->udi_apis[iface_num];
   810c0:	6853      	ldr	r3, [r2, #4]
   810c2:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   810c6:	68eb      	ldr	r3, [r5, #12]
   810c8:	4798      	blx	r3
   810ca:	4601      	mov	r1, r0
   810cc:	4620      	mov	r0, r4
   810ce:	47b0      	blx	r6
   810d0:	4603      	mov	r3, r0
   810d2:	2800      	cmp	r0, #0
   810d4:	f43f ae23 	beq.w	80d1e <udc_process_setup+0x3a>
		if (udi_api->setup()) {
   810d8:	68ab      	ldr	r3, [r5, #8]
   810da:	4798      	blx	r3
   810dc:	4603      	mov	r3, r0
   810de:	2800      	cmp	r0, #0
   810e0:	f47f ae1d 	bne.w	80d1e <udc_process_setup+0x3a>
			iface_num++) {
   810e4:	3401      	adds	r4, #1
   810e6:	b2e4      	uxtb	r4, r4
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   810e8:	683a      	ldr	r2, [r7, #0]
   810ea:	6811      	ldr	r1, [r2, #0]
   810ec:	7909      	ldrb	r1, [r1, #4]
   810ee:	42a1      	cmp	r1, r4
   810f0:	d8e6      	bhi.n	810c0 <udc_process_setup+0x3dc>
   810f2:	e614      	b.n	80d1e <udc_process_setup+0x3a>
		return false; // The device is not is configured state yet
   810f4:	2300      	movs	r3, #0
   810f6:	e612      	b.n	80d1e <udc_process_setup+0x3a>
	return false;
   810f8:	2300      	movs	r3, #0
   810fa:	e610      	b.n	80d1e <udc_process_setup+0x3a>
			return false; // Error from USB host
   810fc:	2300      	movs	r3, #0
   810fe:	e60e      	b.n	80d1e <udc_process_setup+0x3a>
	return false;
   81100:	2300      	movs	r3, #0
   81102:	e60c      	b.n	80d1e <udc_process_setup+0x3a>
   81104:	2000074c 	.word	0x2000074c
   81108:	000824e1 	.word	0x000824e1
   8110c:	20000038 	.word	0x20000038
   81110:	00080c5d 	.word	0x00080c5d
   81114:	20000674 	.word	0x20000674
   81118:	20000678 	.word	0x20000678
   8111c:	00080bf5 	.word	0x00080bf5
   81120:	00080b89 	.word	0x00080b89
   81124:	0008266d 	.word	0x0008266d
   81128:	00082b0d 	.word	0x00082b0d
   8112c:	000825a5 	.word	0x000825a5
   81130:	00080b15 	.word	0x00080b15

00081134 <board_init>:
#endif
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   81134:	b570      	push	{r4, r5, r6, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   81136:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8113a:	4b7c      	ldr	r3, [pc, #496]	; (8132c <board_init+0x1f8>)
   8113c:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   8113e:	200a      	movs	r0, #10
   81140:	4c7b      	ldr	r4, [pc, #492]	; (81330 <board_init+0x1fc>)
   81142:	47a0      	blx	r4
   81144:	200b      	movs	r0, #11
   81146:	47a0      	blx	r4
   81148:	200c      	movs	r0, #12
   8114a:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   8114c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   81150:	2020      	movs	r0, #32
   81152:	4c78      	ldr	r4, [pc, #480]	; (81334 <board_init+0x200>)
   81154:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   81156:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8115a:	2021      	movs	r0, #33	; 0x21
   8115c:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   8115e:	4976      	ldr	r1, [pc, #472]	; (81338 <board_init+0x204>)
   81160:	2012      	movs	r0, #18
   81162:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   81164:	4975      	ldr	r1, [pc, #468]	; (8133c <board_init+0x208>)
   81166:	2013      	movs	r0, #19
   81168:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   8116a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   8116e:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
   81172:	4873      	ldr	r0, [pc, #460]	; (81340 <board_init+0x20c>)
   81174:	4b73      	ldr	r3, [pc, #460]	; (81344 <board_init+0x210>)
   81176:	4798      	blx	r3
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#ifdef CONF_BOARD_SPI
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
   81178:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8117c:	200d      	movs	r0, #13
   8117e:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
   81180:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81184:	200e      	movs	r0, #14
   81186:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
   81188:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8118c:	200f      	movs	r0, #15
   8118e:	47a0      	blx	r4
	 * Hence a different PIN should be selected using the CONF_BOARD_SPI_NPCS_GPIO and
	 * CONF_BOARD_SPI_NPCS_FLAGS macros.
	 */

#  ifdef CONF_BOARD_SPI_NPCS0
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
   81190:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81194:	2010      	movs	r0, #16
   81196:	47a0      	blx	r4

#  ifdef CONF_BOARD_SPI_NPCS2
#    if defined(CONF_BOARD_SPI_NPCS2_GPIO) && defined(CONF_BOARD_SPI_NPCS2_FLAGS)
	gpio_configure_pin(CONF_BOARD_SPI_NPCS2_GPIO, CONF_BOARD_SPI_NPCS2_FLAGS);
#    else
	gpio_configure_pin(SPI_NPCS2_PA1_GPIO, SPI_NPCS2_PA1_FLAGS);
   81198:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8119c:	2001      	movs	r0, #1
   8119e:	47a0      	blx	r4
#  endif
#endif /* CONF_BOARD_SPI */

#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART1_RXD_IDX, PIN_USART1_RXD_FLAGS);
   811a0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   811a4:	2015      	movs	r0, #21
   811a6:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART1_TXD_IDX, PIN_USART1_TXD_FLAGS);
   811a8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   811ac:	2014      	movs	r0, #20
   811ae:	47a0      	blx	r4
	gpio_configure_pin(PIN_RE_IDX, PIN_RE_FLAGS);
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#ifdef CONF_BOARD_SMC_PSRAM
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAG1);
   811b0:	4d65      	ldr	r5, [pc, #404]	; (81348 <board_init+0x214>)
   811b2:	4629      	mov	r1, r5
   811b4:	2029      	movs	r0, #41	; 0x29
   811b6:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAG1);
   811b8:	4629      	mov	r1, r5
   811ba:	202a      	movs	r0, #42	; 0x2a
   811bc:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAG1);
   811be:	4629      	mov	r1, r5
   811c0:	202b      	movs	r0, #43	; 0x2b
   811c2:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAG1);
   811c4:	4629      	mov	r1, r5
   811c6:	202c      	movs	r0, #44	; 0x2c
   811c8:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAG1);
   811ca:	4629      	mov	r1, r5
   811cc:	202d      	movs	r0, #45	; 0x2d
   811ce:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAG1);
   811d0:	4629      	mov	r1, r5
   811d2:	202e      	movs	r0, #46	; 0x2e
   811d4:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAG1);
   811d6:	4629      	mov	r1, r5
   811d8:	202f      	movs	r0, #47	; 0x2f
   811da:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAG1);
   811dc:	4629      	mov	r1, r5
   811de:	2030      	movs	r0, #48	; 0x30
   811e0:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D8, PIN_EBI_DATA_BUS_FLAG1);
   811e2:	4629      	mov	r1, r5
   811e4:	2039      	movs	r0, #57	; 0x39
   811e6:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D9, PIN_EBI_DATA_BUS_FLAG1);
   811e8:	4629      	mov	r1, r5
   811ea:	203a      	movs	r0, #58	; 0x3a
   811ec:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D10, PIN_EBI_DATA_BUS_FLAG1);
   811ee:	4629      	mov	r1, r5
   811f0:	203b      	movs	r0, #59	; 0x3b
   811f2:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D11, PIN_EBI_DATA_BUS_FLAG1);
   811f4:	4629      	mov	r1, r5
   811f6:	203c      	movs	r0, #60	; 0x3c
   811f8:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D12, PIN_EBI_DATA_BUS_FLAG1);
   811fa:	4629      	mov	r1, r5
   811fc:	203d      	movs	r0, #61	; 0x3d
   811fe:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D13, PIN_EBI_DATA_BUS_FLAG1);
   81200:	4629      	mov	r1, r5
   81202:	203e      	movs	r0, #62	; 0x3e
   81204:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D14, PIN_EBI_DATA_BUS_FLAG1);
   81206:	4629      	mov	r1, r5
   81208:	203f      	movs	r0, #63	; 0x3f
   8120a:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D15, PIN_EBI_DATA_BUS_FLAG2);
   8120c:	4e4f      	ldr	r6, [pc, #316]	; (8134c <board_init+0x218>)
   8120e:	4631      	mov	r1, r6
   81210:	2026      	movs	r0, #38	; 0x26
   81212:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
   81214:	4629      	mov	r1, r5
   81216:	2033      	movs	r0, #51	; 0x33
   81218:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
   8121a:	4629      	mov	r1, r5
   8121c:	2037      	movs	r0, #55	; 0x37
   8121e:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS0, PIN_EBI_NCS0_FLAGS);
   81220:	4629      	mov	r1, r5
   81222:	2034      	movs	r0, #52	; 0x34
   81224:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_ADDR_BUS_NBS0, PIN_EBI_ADDR_BUS_FLAG1);
   81226:	4631      	mov	r1, r6
   81228:	2027      	movs	r0, #39	; 0x27
   8122a:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_ADDR_BUS_NBS1, PIN_EBI_ADDR_BUS_FLAG2);
   8122c:	4629      	mov	r1, r5
   8122e:	204f      	movs	r0, #79	; 0x4f
   81230:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_ADDR_BUS_A1, PIN_EBI_ADDR_BUS_FLAG1);
   81232:	4631      	mov	r1, r6
   81234:	2028      	movs	r0, #40	; 0x28
   81236:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_ADDR_BUS_A2, PIN_EBI_ADDR_BUS_FLAG2);
   81238:	4629      	mov	r1, r5
   8123a:	2040      	movs	r0, #64	; 0x40
   8123c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_ADDR_BUS_A3, PIN_EBI_ADDR_BUS_FLAG2);
   8123e:	4629      	mov	r1, r5
   81240:	2041      	movs	r0, #65	; 0x41
   81242:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_ADDR_BUS_A4, PIN_EBI_ADDR_BUS_FLAG2);
   81244:	4629      	mov	r1, r5
   81246:	2042      	movs	r0, #66	; 0x42
   81248:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_ADDR_BUS_A5, PIN_EBI_ADDR_BUS_FLAG2);
   8124a:	4629      	mov	r1, r5
   8124c:	2043      	movs	r0, #67	; 0x43
   8124e:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_ADDR_BUS_A6, PIN_EBI_ADDR_BUS_FLAG2);
   81250:	4629      	mov	r1, r5
   81252:	2044      	movs	r0, #68	; 0x44
   81254:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_ADDR_BUS_A7, PIN_EBI_ADDR_BUS_FLAG2);
   81256:	4629      	mov	r1, r5
   81258:	2045      	movs	r0, #69	; 0x45
   8125a:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_ADDR_BUS_A8, PIN_EBI_ADDR_BUS_FLAG2);
   8125c:	4629      	mov	r1, r5
   8125e:	2046      	movs	r0, #70	; 0x46
   81260:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_ADDR_BUS_A9, PIN_EBI_ADDR_BUS_FLAG2);
   81262:	4629      	mov	r1, r5
   81264:	2047      	movs	r0, #71	; 0x47
   81266:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_ADDR_BUS_A10, PIN_EBI_ADDR_BUS_FLAG2);
   81268:	4629      	mov	r1, r5
   8126a:	2048      	movs	r0, #72	; 0x48
   8126c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_ADDR_BUS_A11, PIN_EBI_ADDR_BUS_FLAG2);
   8126e:	4629      	mov	r1, r5
   81270:	2049      	movs	r0, #73	; 0x49
   81272:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_ADDR_BUS_A12, PIN_EBI_ADDR_BUS_FLAG2);
   81274:	4629      	mov	r1, r5
   81276:	204a      	movs	r0, #74	; 0x4a
   81278:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_ADDR_BUS_A13, PIN_EBI_ADDR_BUS_FLAG2);
   8127a:	4629      	mov	r1, r5
   8127c:	204b      	movs	r0, #75	; 0x4b
   8127e:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_ADDR_BUS_A14, PIN_EBI_ADDR_BUS_FLAG2);
   81280:	4629      	mov	r1, r5
   81282:	2054      	movs	r0, #84	; 0x54
   81284:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_ADDR_BUS_A15, PIN_EBI_ADDR_BUS_FLAG2);
   81286:	4629      	mov	r1, r5
   81288:	2055      	movs	r0, #85	; 0x55
   8128a:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_ADDR_BUS_A16, PIN_EBI_ADDR_BUS_FLAG2);
   8128c:	4629      	mov	r1, r5
   8128e:	2056      	movs	r0, #86	; 0x56
   81290:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_ADDR_BUS_A17, PIN_EBI_ADDR_BUS_FLAG2);
   81292:	4629      	mov	r1, r5
   81294:	2057      	movs	r0, #87	; 0x57
   81296:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_ADDR_BUS_A18, PIN_EBI_ADDR_BUS_FLAG2);
   81298:	4629      	mov	r1, r5
   8129a:	2058      	movs	r0, #88	; 0x58
   8129c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_ADDR_BUS_A19, PIN_EBI_ADDR_BUS_FLAG2);
   8129e:	4629      	mov	r1, r5
   812a0:	2059      	movs	r0, #89	; 0x59
   812a2:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_ADDR_BUS_A20, PIN_EBI_ADDR_BUS_FLAG2);
   812a4:	4629      	mov	r1, r5
   812a6:	205a      	movs	r0, #90	; 0x5a
   812a8:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_HX8347A
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAG1);
   812aa:	4629      	mov	r1, r5
   812ac:	2029      	movs	r0, #41	; 0x29
   812ae:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAG1);
   812b0:	4629      	mov	r1, r5
   812b2:	202a      	movs	r0, #42	; 0x2a
   812b4:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAG1);
   812b6:	4629      	mov	r1, r5
   812b8:	202b      	movs	r0, #43	; 0x2b
   812ba:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAG1);
   812bc:	4629      	mov	r1, r5
   812be:	202c      	movs	r0, #44	; 0x2c
   812c0:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAG1);
   812c2:	4629      	mov	r1, r5
   812c4:	202d      	movs	r0, #45	; 0x2d
   812c6:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAG1);
   812c8:	4629      	mov	r1, r5
   812ca:	202e      	movs	r0, #46	; 0x2e
   812cc:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAG1);
   812ce:	4629      	mov	r1, r5
   812d0:	202f      	movs	r0, #47	; 0x2f
   812d2:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAG1);
   812d4:	4629      	mov	r1, r5
   812d6:	2030      	movs	r0, #48	; 0x30
   812d8:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D8, PIN_EBI_DATA_BUS_FLAG1);
   812da:	4629      	mov	r1, r5
   812dc:	2039      	movs	r0, #57	; 0x39
   812de:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D9, PIN_EBI_DATA_BUS_FLAG1);
   812e0:	4629      	mov	r1, r5
   812e2:	203a      	movs	r0, #58	; 0x3a
   812e4:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D10, PIN_EBI_DATA_BUS_FLAG1);
   812e6:	4629      	mov	r1, r5
   812e8:	203b      	movs	r0, #59	; 0x3b
   812ea:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D11, PIN_EBI_DATA_BUS_FLAG1);
   812ec:	4629      	mov	r1, r5
   812ee:	203c      	movs	r0, #60	; 0x3c
   812f0:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D12, PIN_EBI_DATA_BUS_FLAG1);
   812f2:	4629      	mov	r1, r5
   812f4:	203d      	movs	r0, #61	; 0x3d
   812f6:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D13, PIN_EBI_DATA_BUS_FLAG1);
   812f8:	4629      	mov	r1, r5
   812fa:	203e      	movs	r0, #62	; 0x3e
   812fc:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D14, PIN_EBI_DATA_BUS_FLAG1);
   812fe:	4629      	mov	r1, r5
   81300:	203f      	movs	r0, #63	; 0x3f
   81302:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D15, PIN_EBI_DATA_BUS_FLAG2);
   81304:	4631      	mov	r1, r6
   81306:	2026      	movs	r0, #38	; 0x26
   81308:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
   8130a:	4629      	mov	r1, r5
   8130c:	2033      	movs	r0, #51	; 0x33
   8130e:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
   81310:	4629      	mov	r1, r5
   81312:	2037      	movs	r0, #55	; 0x37
   81314:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS2, PIN_EBI_NCS2_FLAGS);
   81316:	4629      	mov	r1, r5
   81318:	2050      	movs	r0, #80	; 0x50
   8131a:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
   8131c:	4631      	mov	r1, r6
   8131e:	2028      	movs	r0, #40	; 0x28
   81320:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3194
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
   81322:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   81326:	2053      	movs	r0, #83	; 0x53
   81328:	47a0      	blx	r4
   8132a:	bd70      	pop	{r4, r5, r6, pc}
   8132c:	400e1250 	.word	0x400e1250
   81330:	00081791 	.word	0x00081791
   81334:	0008149d 	.word	0x0008149d
   81338:	28000073 	.word	0x28000073
   8133c:	28000053 	.word	0x28000053
   81340:	400e0c00 	.word	0x400e0c00
   81344:	0008156d 	.word	0x0008156d
   81348:	08000001 	.word	0x08000001
   8134c:	10000001 	.word	0x10000001

00081350 <LED_Off>:
 * \param led_gpio LED to turn off (LEDx_GPIO).
 *
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_Off(uint32_t led_gpio)
{
   81350:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81354:	4606      	mov	r6, r0
   81356:	2400      	movs	r4, #0
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
   81358:	4d09      	ldr	r5, [pc, #36]	; (81380 <LED_Off+0x30>)
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
				gpio_set_pin_low(led_gpio);
			} else {
				gpio_set_pin_high(led_gpio);
   8135a:	4f0a      	ldr	r7, [pc, #40]	; (81384 <LED_Off+0x34>)
				gpio_set_pin_low(led_gpio);
   8135c:	f8df 8028 	ldr.w	r8, [pc, #40]	; 81388 <LED_Off+0x38>
   81360:	e003      	b.n	8136a <LED_Off+0x1a>
   81362:	47c0      	blx	r8
   81364:	3408      	adds	r4, #8
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
   81366:	2c18      	cmp	r4, #24
   81368:	d008      	beq.n	8137c <LED_Off+0x2c>
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
   8136a:	5960      	ldr	r0, [r4, r5]
   8136c:	42b0      	cmp	r0, r6
   8136e:	d1f9      	bne.n	81364 <LED_Off+0x14>
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
   81370:	192b      	adds	r3, r5, r4
   81372:	685b      	ldr	r3, [r3, #4]
   81374:	2b01      	cmp	r3, #1
   81376:	d0f4      	beq.n	81362 <LED_Off+0x12>
				gpio_set_pin_high(led_gpio);
   81378:	47b8      	blx	r7
   8137a:	e7f3      	b.n	81364 <LED_Off+0x14>
			}
		}
	}
}
   8137c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81380:	00082ec8 	.word	0x00082ec8
   81384:	00081467 	.word	0x00081467
   81388:	00081481 	.word	0x00081481

0008138c <LED_On>:
 * \param led_gpio LED to turn on (LEDx_GPIO).
 *
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_On(uint32_t led_gpio)
{
   8138c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81390:	4606      	mov	r6, r0
   81392:	2400      	movs	r4, #0
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
   81394:	4d09      	ldr	r5, [pc, #36]	; (813bc <LED_On+0x30>)
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
				gpio_set_pin_high(led_gpio);
			} else {
				gpio_set_pin_low(led_gpio);
   81396:	4f0a      	ldr	r7, [pc, #40]	; (813c0 <LED_On+0x34>)
				gpio_set_pin_high(led_gpio);
   81398:	f8df 8028 	ldr.w	r8, [pc, #40]	; 813c4 <LED_On+0x38>
   8139c:	e003      	b.n	813a6 <LED_On+0x1a>
   8139e:	47c0      	blx	r8
   813a0:	3408      	adds	r4, #8
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
   813a2:	2c18      	cmp	r4, #24
   813a4:	d008      	beq.n	813b8 <LED_On+0x2c>
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
   813a6:	5960      	ldr	r0, [r4, r5]
   813a8:	42b0      	cmp	r0, r6
   813aa:	d1f9      	bne.n	813a0 <LED_On+0x14>
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
   813ac:	192b      	adds	r3, r5, r4
   813ae:	685b      	ldr	r3, [r3, #4]
   813b0:	2b01      	cmp	r3, #1
   813b2:	d0f4      	beq.n	8139e <LED_On+0x12>
				gpio_set_pin_low(led_gpio);
   813b4:	47b8      	blx	r7
   813b6:	e7f3      	b.n	813a0 <LED_On+0x14>
			}
		}
	}
}
   813b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   813bc:	00082ec8 	.word	0x00082ec8
   813c0:	00081481 	.word	0x00081481
   813c4:	00081467 	.word	0x00081467

000813c8 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   813c8:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   813ca:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   813ce:	d016      	beq.n	813fe <pio_set_peripheral+0x36>
   813d0:	d80b      	bhi.n	813ea <pio_set_peripheral+0x22>
   813d2:	b149      	cbz	r1, 813e8 <pio_set_peripheral+0x20>
   813d4:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   813d8:	d105      	bne.n	813e6 <pio_set_peripheral+0x1e>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   813da:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   813dc:	6f01      	ldr	r1, [r0, #112]	; 0x70
   813de:	400b      	ands	r3, r1
   813e0:	ea23 0302 	bic.w	r3, r3, r2
   813e4:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   813e6:	6042      	str	r2, [r0, #4]
   813e8:	4770      	bx	lr
	switch (ul_type) {
   813ea:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   813ee:	d0fb      	beq.n	813e8 <pio_set_peripheral+0x20>
   813f0:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   813f4:	d0f8      	beq.n	813e8 <pio_set_peripheral+0x20>
   813f6:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   813fa:	d1f4      	bne.n	813e6 <pio_set_peripheral+0x1e>
   813fc:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABSR;
   813fe:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   81400:	4313      	orrs	r3, r2
   81402:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   81404:	e7ef      	b.n	813e6 <pio_set_peripheral+0x1e>

00081406 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   81406:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   81408:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   8140c:	bf14      	ite	ne
   8140e:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   81410:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   81412:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   81416:	bf14      	ite	ne
   81418:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
   8141a:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
   8141c:	f012 0f02 	tst.w	r2, #2
   81420:	d107      	bne.n	81432 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
   81422:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   81426:	bf18      	it	ne
   81428:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
   8142c:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   8142e:	6001      	str	r1, [r0, #0]
   81430:	4770      	bx	lr
		p_pio->PIO_SCIFSR = ul_mask;
   81432:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   81436:	e7f9      	b.n	8142c <pio_set_input+0x26>

00081438 <pio_set_output>:
{
   81438:	b410      	push	{r4}
   8143a:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
   8143c:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   8143e:	b944      	cbnz	r4, 81452 <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
   81440:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
   81442:	b143      	cbz	r3, 81456 <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
   81444:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
   81446:	b942      	cbnz	r2, 8145a <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
   81448:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
   8144a:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   8144c:	6001      	str	r1, [r0, #0]
}
   8144e:	bc10      	pop	{r4}
   81450:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
   81452:	6641      	str	r1, [r0, #100]	; 0x64
   81454:	e7f5      	b.n	81442 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
   81456:	6541      	str	r1, [r0, #84]	; 0x54
   81458:	e7f5      	b.n	81446 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
   8145a:	6301      	str	r1, [r0, #48]	; 0x30
   8145c:	e7f5      	b.n	8144a <pio_set_output+0x12>

0008145e <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   8145e:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   81460:	4770      	bx	lr

00081462 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   81462:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   81464:	4770      	bx	lr

00081466 <pio_set_pin_high>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   81466:	0943      	lsrs	r3, r0, #5
   81468:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   8146c:	f203 7306 	addw	r3, r3, #1798	; 0x706
   81470:	025b      	lsls	r3, r3, #9
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
   81472:	f000 001f 	and.w	r0, r0, #31
   81476:	2201      	movs	r2, #1
   81478:	fa02 f000 	lsl.w	r0, r2, r0
   8147c:	6318      	str	r0, [r3, #48]	; 0x30
   8147e:	4770      	bx	lr

00081480 <pio_set_pin_low>:
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   81480:	0943      	lsrs	r3, r0, #5
   81482:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   81486:	f203 7306 	addw	r3, r3, #1798	; 0x706
   8148a:	025b      	lsls	r3, r3, #9
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
   8148c:	f000 001f 	and.w	r0, r0, #31
   81490:	2201      	movs	r2, #1
   81492:	fa02 f000 	lsl.w	r0, r2, r0
   81496:	6358      	str	r0, [r3, #52]	; 0x34
   81498:	4770      	bx	lr
	...

0008149c <pio_configure_pin>:
{
   8149c:	b570      	push	{r4, r5, r6, lr}
   8149e:	b082      	sub	sp, #8
   814a0:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   814a2:	0943      	lsrs	r3, r0, #5
   814a4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   814a8:	f203 7306 	addw	r3, r3, #1798	; 0x706
   814ac:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
   814ae:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   814b2:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   814b6:	d031      	beq.n	8151c <pio_configure_pin+0x80>
   814b8:	d816      	bhi.n	814e8 <pio_configure_pin+0x4c>
   814ba:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   814be:	d01b      	beq.n	814f8 <pio_configure_pin+0x5c>
   814c0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   814c4:	d116      	bne.n	814f4 <pio_configure_pin+0x58>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   814c6:	f000 001f 	and.w	r0, r0, #31
   814ca:	2601      	movs	r6, #1
   814cc:	4086      	lsls	r6, r0
   814ce:	4632      	mov	r2, r6
   814d0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   814d4:	4620      	mov	r0, r4
   814d6:	4b22      	ldr	r3, [pc, #136]	; (81560 <pio_configure_pin+0xc4>)
   814d8:	4798      	blx	r3
	if (ul_pull_up_enable) {
   814da:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   814de:	bf14      	ite	ne
   814e0:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   814e2:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   814e4:	2001      	movs	r0, #1
   814e6:	e017      	b.n	81518 <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
   814e8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   814ec:	d021      	beq.n	81532 <pio_configure_pin+0x96>
   814ee:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   814f2:	d01e      	beq.n	81532 <pio_configure_pin+0x96>
		return 0;
   814f4:	2000      	movs	r0, #0
   814f6:	e00f      	b.n	81518 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   814f8:	f000 001f 	and.w	r0, r0, #31
   814fc:	2601      	movs	r6, #1
   814fe:	4086      	lsls	r6, r0
   81500:	4632      	mov	r2, r6
   81502:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81506:	4620      	mov	r0, r4
   81508:	4b15      	ldr	r3, [pc, #84]	; (81560 <pio_configure_pin+0xc4>)
   8150a:	4798      	blx	r3
	if (ul_pull_up_enable) {
   8150c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   81510:	bf14      	ite	ne
   81512:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   81514:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   81516:	2001      	movs	r0, #1
}
   81518:	b002      	add	sp, #8
   8151a:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   8151c:	f000 011f 	and.w	r1, r0, #31
   81520:	2601      	movs	r6, #1
   81522:	462a      	mov	r2, r5
   81524:	fa06 f101 	lsl.w	r1, r6, r1
   81528:	4620      	mov	r0, r4
   8152a:	4b0e      	ldr	r3, [pc, #56]	; (81564 <pio_configure_pin+0xc8>)
   8152c:	4798      	blx	r3
	return 1;
   8152e:	4630      	mov	r0, r6
		break;
   81530:	e7f2      	b.n	81518 <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   81532:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   81536:	f000 011f 	and.w	r1, r0, #31
   8153a:	2601      	movs	r6, #1
   8153c:	ea05 0306 	and.w	r3, r5, r6
   81540:	9300      	str	r3, [sp, #0]
   81542:	f3c5 0380 	ubfx	r3, r5, #2, #1
   81546:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   8154a:	bf14      	ite	ne
   8154c:	2200      	movne	r2, #0
   8154e:	2201      	moveq	r2, #1
   81550:	fa06 f101 	lsl.w	r1, r6, r1
   81554:	4620      	mov	r0, r4
   81556:	4c04      	ldr	r4, [pc, #16]	; (81568 <pio_configure_pin+0xcc>)
   81558:	47a0      	blx	r4
	return 1;
   8155a:	4630      	mov	r0, r6
		break;
   8155c:	e7dc      	b.n	81518 <pio_configure_pin+0x7c>
   8155e:	bf00      	nop
   81560:	000813c9 	.word	0x000813c9
   81564:	00081407 	.word	0x00081407
   81568:	00081439 	.word	0x00081439

0008156c <pio_configure_pin_group>:
{
   8156c:	b570      	push	{r4, r5, r6, lr}
   8156e:	b082      	sub	sp, #8
   81570:	4605      	mov	r5, r0
   81572:	460e      	mov	r6, r1
   81574:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
   81576:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   8157a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   8157e:	d027      	beq.n	815d0 <pio_configure_pin_group+0x64>
   81580:	d811      	bhi.n	815a6 <pio_configure_pin_group+0x3a>
   81582:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   81586:	d016      	beq.n	815b6 <pio_configure_pin_group+0x4a>
   81588:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   8158c:	d111      	bne.n	815b2 <pio_configure_pin_group+0x46>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   8158e:	460a      	mov	r2, r1
   81590:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   81594:	4b19      	ldr	r3, [pc, #100]	; (815fc <pio_configure_pin_group+0x90>)
   81596:	4798      	blx	r3
	if (ul_pull_up_enable) {
   81598:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   8159c:	bf14      	ite	ne
   8159e:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   815a0:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   815a2:	2001      	movs	r0, #1
   815a4:	e012      	b.n	815cc <pio_configure_pin_group+0x60>
	switch (ul_flags & PIO_TYPE_Msk) {
   815a6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   815aa:	d015      	beq.n	815d8 <pio_configure_pin_group+0x6c>
   815ac:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   815b0:	d012      	beq.n	815d8 <pio_configure_pin_group+0x6c>
		return 0;
   815b2:	2000      	movs	r0, #0
   815b4:	e00a      	b.n	815cc <pio_configure_pin_group+0x60>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   815b6:	460a      	mov	r2, r1
   815b8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   815bc:	4b0f      	ldr	r3, [pc, #60]	; (815fc <pio_configure_pin_group+0x90>)
   815be:	4798      	blx	r3
	if (ul_pull_up_enable) {
   815c0:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   815c4:	bf14      	ite	ne
   815c6:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   815c8:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   815ca:	2001      	movs	r0, #1
}
   815cc:	b002      	add	sp, #8
   815ce:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, ul_mask, ul_flags);
   815d0:	4b0b      	ldr	r3, [pc, #44]	; (81600 <pio_configure_pin_group+0x94>)
   815d2:	4798      	blx	r3
	return 1;
   815d4:	2001      	movs	r0, #1
		break;
   815d6:	e7f9      	b.n	815cc <pio_configure_pin_group+0x60>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   815d8:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
   815dc:	f004 0301 	and.w	r3, r4, #1
   815e0:	9300      	str	r3, [sp, #0]
   815e2:	f3c4 0380 	ubfx	r3, r4, #2, #1
   815e6:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   815ea:	bf14      	ite	ne
   815ec:	2200      	movne	r2, #0
   815ee:	2201      	moveq	r2, #1
   815f0:	4631      	mov	r1, r6
   815f2:	4628      	mov	r0, r5
   815f4:	4c03      	ldr	r4, [pc, #12]	; (81604 <pio_configure_pin_group+0x98>)
   815f6:	47a0      	blx	r4
	return 1;
   815f8:	2001      	movs	r0, #1
		break;
   815fa:	e7e7      	b.n	815cc <pio_configure_pin_group+0x60>
   815fc:	000813c9 	.word	0x000813c9
   81600:	00081407 	.word	0x00081407
   81604:	00081439 	.word	0x00081439

00081608 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   81608:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8160c:	4604      	mov	r4, r0
   8160e:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   81610:	4b0e      	ldr	r3, [pc, #56]	; (8164c <pio_handler_process+0x44>)
   81612:	4798      	blx	r3
   81614:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   81616:	4620      	mov	r0, r4
   81618:	4b0d      	ldr	r3, [pc, #52]	; (81650 <pio_handler_process+0x48>)
   8161a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   8161c:	4005      	ands	r5, r0
   8161e:	d013      	beq.n	81648 <pio_handler_process+0x40>
   81620:	4c0c      	ldr	r4, [pc, #48]	; (81654 <pio_handler_process+0x4c>)
   81622:	f104 0660 	add.w	r6, r4, #96	; 0x60
   81626:	e003      	b.n	81630 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   81628:	42b4      	cmp	r4, r6
   8162a:	d00d      	beq.n	81648 <pio_handler_process+0x40>
   8162c:	3410      	adds	r4, #16
		while (status != 0) {
   8162e:	b15d      	cbz	r5, 81648 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
   81630:	6820      	ldr	r0, [r4, #0]
   81632:	4540      	cmp	r0, r8
   81634:	d1f8      	bne.n	81628 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   81636:	6861      	ldr	r1, [r4, #4]
   81638:	4229      	tst	r1, r5
   8163a:	d0f5      	beq.n	81628 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   8163c:	68e3      	ldr	r3, [r4, #12]
   8163e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
   81640:	6863      	ldr	r3, [r4, #4]
   81642:	ea25 0503 	bic.w	r5, r5, r3
   81646:	e7ef      	b.n	81628 <pio_handler_process+0x20>
   81648:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8164c:	0008145f 	.word	0x0008145f
   81650:	00081463 	.word	0x00081463
   81654:	20000680 	.word	0x20000680

00081658 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   81658:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   8165a:	210a      	movs	r1, #10
   8165c:	4801      	ldr	r0, [pc, #4]	; (81664 <PIOA_Handler+0xc>)
   8165e:	4b02      	ldr	r3, [pc, #8]	; (81668 <PIOA_Handler+0x10>)
   81660:	4798      	blx	r3
   81662:	bd08      	pop	{r3, pc}
   81664:	400e0c00 	.word	0x400e0c00
   81668:	00081609 	.word	0x00081609

0008166c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   8166c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   8166e:	210b      	movs	r1, #11
   81670:	4801      	ldr	r0, [pc, #4]	; (81678 <PIOB_Handler+0xc>)
   81672:	4b02      	ldr	r3, [pc, #8]	; (8167c <PIOB_Handler+0x10>)
   81674:	4798      	blx	r3
   81676:	bd08      	pop	{r3, pc}
   81678:	400e0e00 	.word	0x400e0e00
   8167c:	00081609 	.word	0x00081609

00081680 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   81680:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   81682:	210c      	movs	r1, #12
   81684:	4801      	ldr	r0, [pc, #4]	; (8168c <PIOC_Handler+0xc>)
   81686:	4b02      	ldr	r3, [pc, #8]	; (81690 <PIOC_Handler+0x10>)
   81688:	4798      	blx	r3
   8168a:	bd08      	pop	{r3, pc}
   8168c:	400e1000 	.word	0x400e1000
   81690:	00081609 	.word	0x00081609

00081694 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   81694:	4a17      	ldr	r2, [pc, #92]	; (816f4 <pmc_switch_mck_to_pllack+0x60>)
   81696:	6b13      	ldr	r3, [r2, #48]	; 0x30
   81698:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   8169c:	4318      	orrs	r0, r3
   8169e:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   816a0:	6e93      	ldr	r3, [r2, #104]	; 0x68
   816a2:	f013 0f08 	tst.w	r3, #8
   816a6:	d10a      	bne.n	816be <pmc_switch_mck_to_pllack+0x2a>
   816a8:	f44f 6300 	mov.w	r3, #2048	; 0x800
   816ac:	4911      	ldr	r1, [pc, #68]	; (816f4 <pmc_switch_mck_to_pllack+0x60>)
   816ae:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   816b0:	f012 0f08 	tst.w	r2, #8
   816b4:	d103      	bne.n	816be <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   816b6:	3b01      	subs	r3, #1
   816b8:	d1f9      	bne.n	816ae <pmc_switch_mck_to_pllack+0x1a>
			return 1;
   816ba:	2001      	movs	r0, #1
   816bc:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   816be:	4a0d      	ldr	r2, [pc, #52]	; (816f4 <pmc_switch_mck_to_pllack+0x60>)
   816c0:	6b13      	ldr	r3, [r2, #48]	; 0x30
   816c2:	f023 0303 	bic.w	r3, r3, #3
   816c6:	f043 0302 	orr.w	r3, r3, #2
   816ca:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   816cc:	6e93      	ldr	r3, [r2, #104]	; 0x68
   816ce:	f013 0f08 	tst.w	r3, #8
   816d2:	d10a      	bne.n	816ea <pmc_switch_mck_to_pllack+0x56>
   816d4:	f44f 6300 	mov.w	r3, #2048	; 0x800
   816d8:	4906      	ldr	r1, [pc, #24]	; (816f4 <pmc_switch_mck_to_pllack+0x60>)
   816da:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   816dc:	f012 0f08 	tst.w	r2, #8
   816e0:	d105      	bne.n	816ee <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   816e2:	3b01      	subs	r3, #1
   816e4:	d1f9      	bne.n	816da <pmc_switch_mck_to_pllack+0x46>
			return 1;
   816e6:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   816e8:	4770      	bx	lr
	return 0;
   816ea:	2000      	movs	r0, #0
   816ec:	4770      	bx	lr
   816ee:	2000      	movs	r0, #0
   816f0:	4770      	bx	lr
   816f2:	bf00      	nop
   816f4:	400e0400 	.word	0x400e0400

000816f8 <pmc_osc_enable_main_xtal>:
 *
 * \param ul_xtal_startup_time Xtal start-up time, in number of slow clocks.
 */
void pmc_osc_enable_main_xtal(uint32_t ul_xtal_startup_time)
{
	uint32_t mor = PMC->CKGR_MOR;
   816f8:	4a08      	ldr	r2, [pc, #32]	; (8171c <pmc_osc_enable_main_xtal+0x24>)
   816fa:	6a13      	ldr	r3, [r2, #32]
	mor &= ~(CKGR_MOR_MOSCXTBY|CKGR_MOR_MOSCXTEN);
   816fc:	f023 0303 	bic.w	r3, r3, #3
   81700:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   81704:	f043 0301 	orr.w	r3, r3, #1
	mor |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
			CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   81708:	0200      	lsls	r0, r0, #8
   8170a:	b280      	uxth	r0, r0
	mor |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   8170c:	4303      	orrs	r3, r0
	PMC->CKGR_MOR = mor;
   8170e:	6213      	str	r3, [r2, #32]
	/* Wait the main Xtal to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   81710:	6e93      	ldr	r3, [r2, #104]	; 0x68
   81712:	f013 0f01 	tst.w	r3, #1
   81716:	d0fb      	beq.n	81710 <pmc_osc_enable_main_xtal+0x18>
}
   81718:	4770      	bx	lr
   8171a:	bf00      	nop
   8171c:	400e0400 	.word	0x400e0400

00081720 <pmc_osc_is_ready_main_xtal>:
 *
 * \retval 0 main crystal is not ready, otherwise ready.
 */
uint32_t pmc_osc_is_ready_main_xtal(void)
{
	return (PMC->PMC_SR & PMC_SR_MOSCXTS);
   81720:	4b02      	ldr	r3, [pc, #8]	; (8172c <pmc_osc_is_ready_main_xtal+0xc>)
   81722:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   81724:	f000 0001 	and.w	r0, r0, #1
   81728:	4770      	bx	lr
   8172a:	bf00      	nop
   8172c:	400e0400 	.word	0x400e0400

00081730 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   81730:	4b02      	ldr	r3, [pc, #8]	; (8173c <pmc_osc_is_ready_mainck+0xc>)
   81732:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   81734:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   81738:	4770      	bx	lr
   8173a:	bf00      	nop
   8173c:	400e0400 	.word	0x400e0400

00081740 <pmc_mainck_osc_select>:
 *
 * \param ul_xtal_rc 0 internal RC is selected, otherwise Main Crystal.
 */
void pmc_mainck_osc_select(uint32_t ul_xtal_rc)
{
	uint32_t mor = PMC->CKGR_MOR;
   81740:	4b06      	ldr	r3, [pc, #24]	; (8175c <pmc_mainck_osc_select+0x1c>)
   81742:	6a1b      	ldr	r3, [r3, #32]
	if (ul_xtal_rc) {
   81744:	b930      	cbnz	r0, 81754 <pmc_mainck_osc_select+0x14>
		mor |=  CKGR_MOR_MOSCSEL;
	} else {
		mor &= ~CKGR_MOR_MOSCSEL;
   81746:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
	}
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor;
   8174a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   8174e:	4a03      	ldr	r2, [pc, #12]	; (8175c <pmc_mainck_osc_select+0x1c>)
   81750:	6213      	str	r3, [r2, #32]
   81752:	4770      	bx	lr
		mor |=  CKGR_MOR_MOSCSEL;
   81754:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
   81758:	e7f7      	b.n	8174a <pmc_mainck_osc_select+0xa>
   8175a:	bf00      	nop
   8175c:	400e0400 	.word	0x400e0400

00081760 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   81760:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   81764:	4b01      	ldr	r3, [pc, #4]	; (8176c <pmc_disable_pllack+0xc>)
   81766:	629a      	str	r2, [r3, #40]	; 0x28
   81768:	4770      	bx	lr
   8176a:	bf00      	nop
   8176c:	400e0400 	.word	0x400e0400

00081770 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   81770:	4b02      	ldr	r3, [pc, #8]	; (8177c <pmc_is_locked_pllack+0xc>)
   81772:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   81774:	f000 0002 	and.w	r0, r0, #2
   81778:	4770      	bx	lr
   8177a:	bf00      	nop
   8177c:	400e0400 	.word	0x400e0400

00081780 <pmc_is_locked_upll>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKU);
   81780:	4b02      	ldr	r3, [pc, #8]	; (8178c <pmc_is_locked_upll+0xc>)
   81782:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   81784:	f000 0040 	and.w	r0, r0, #64	; 0x40
   81788:	4770      	bx	lr
   8178a:	bf00      	nop
   8178c:	400e0400 	.word	0x400e0400

00081790 <pmc_enable_periph_clk>:
	PMC->PMC_PCR = ul_id & 0x7F;
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
   81790:	281d      	cmp	r0, #29
   81792:	d80e      	bhi.n	817b2 <pmc_enable_periph_clk+0x22>
		return 1;
	}

	if (ul_id < 32) {
   81794:	281f      	cmp	r0, #31
   81796:	d80e      	bhi.n	817b6 <pmc_enable_periph_clk+0x26>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   81798:	4b09      	ldr	r3, [pc, #36]	; (817c0 <pmc_enable_periph_clk+0x30>)
   8179a:	699a      	ldr	r2, [r3, #24]
   8179c:	2301      	movs	r3, #1
   8179e:	4083      	lsls	r3, r0
   817a0:	4393      	bics	r3, r2
   817a2:	d00a      	beq.n	817ba <pmc_enable_periph_clk+0x2a>
			PMC->PMC_PCER0 = 1 << ul_id;
   817a4:	2301      	movs	r3, #1
   817a6:	fa03 f000 	lsl.w	r0, r3, r0
   817aa:	4b05      	ldr	r3, [pc, #20]	; (817c0 <pmc_enable_periph_clk+0x30>)
   817ac:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   817ae:	2000      	movs	r0, #0
   817b0:	4770      	bx	lr
		return 1;
   817b2:	2001      	movs	r0, #1
   817b4:	4770      	bx	lr
	return 0;
   817b6:	2000      	movs	r0, #0
   817b8:	4770      	bx	lr
   817ba:	2000      	movs	r0, #0
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
   817bc:	4770      	bx	lr
   817be:	bf00      	nop
   817c0:	400e0400 	.word	0x400e0400

000817c4 <pmc_disable_periph_clk>:
	PMC->PMC_PCR = ul_id & 0x7F;
	pcr = PMC->PMC_PCR | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
   817c4:	281d      	cmp	r0, #29
   817c6:	d810      	bhi.n	817ea <pmc_disable_periph_clk+0x26>
		return 1;
	}

	if (ul_id < 32) {
   817c8:	281f      	cmp	r0, #31
   817ca:	d810      	bhi.n	817ee <pmc_disable_periph_clk+0x2a>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) == (1u << ul_id)) {
   817cc:	4b09      	ldr	r3, [pc, #36]	; (817f4 <pmc_disable_periph_clk+0x30>)
   817ce:	699a      	ldr	r2, [r3, #24]
   817d0:	2301      	movs	r3, #1
   817d2:	4083      	lsls	r3, r0
   817d4:	4393      	bics	r3, r2
   817d6:	d001      	beq.n	817dc <pmc_disable_periph_clk+0x18>
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) == (1u << ul_id)) {
			PMC->PMC_PCDR1 = 1 << ul_id;
		}
#endif
	}
	return 0;
   817d8:	2000      	movs	r0, #0
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
   817da:	4770      	bx	lr
			PMC->PMC_PCDR0 = 1 << ul_id;
   817dc:	2301      	movs	r3, #1
   817de:	fa03 f000 	lsl.w	r0, r3, r0
   817e2:	4b04      	ldr	r3, [pc, #16]	; (817f4 <pmc_disable_periph_clk+0x30>)
   817e4:	6158      	str	r0, [r3, #20]
	return 0;
   817e6:	2000      	movs	r0, #0
   817e8:	4770      	bx	lr
		return 1;
   817ea:	2001      	movs	r0, #1
   817ec:	4770      	bx	lr
	return 0;
   817ee:	2000      	movs	r0, #0
   817f0:	4770      	bx	lr
   817f2:	bf00      	nop
   817f4:	400e0400 	.word	0x400e0400

000817f8 <pmc_set_fast_startup_input>:
 * \param ul_inputs Wake up inputs to enable.
 */
void pmc_set_fast_startup_input(uint32_t ul_inputs)
{
	ul_inputs &= PMC_FAST_STARTUP_Msk;
	PMC->PMC_FSMR |= ul_inputs;
   817f8:	4b03      	ldr	r3, [pc, #12]	; (81808 <pmc_set_fast_startup_input+0x10>)
   817fa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
	ul_inputs &= PMC_FAST_STARTUP_Msk;
   817fc:	f3c0 0012 	ubfx	r0, r0, #0, #19
	PMC->PMC_FSMR |= ul_inputs;
   81800:	4310      	orrs	r0, r2
   81802:	6718      	str	r0, [r3, #112]	; 0x70
   81804:	4770      	bx	lr
   81806:	bf00      	nop
   81808:	400e0400 	.word	0x400e0400

0008180c <pmc_is_wakeup_clocks_restored>:
	}
}

bool pmc_is_wakeup_clocks_restored(void)
{
	return !b_is_sleep_clock_used;
   8180c:	4b02      	ldr	r3, [pc, #8]	; (81818 <pmc_is_wakeup_clocks_restored+0xc>)
   8180e:	7818      	ldrb	r0, [r3, #0]
}
   81810:	f080 0001 	eor.w	r0, r0, #1
   81814:	4770      	bx	lr
   81816:	bf00      	nop
   81818:	200006f0 	.word	0x200006f0

0008181c <udd_sleep_mode>:
/*! \brief Authorize or not the CPU powerdown mode
 *
 * \param b_enable   true to authorize idle mode
 */
static void udd_sleep_mode(bool b_idle)
{
   8181c:	b082      	sub	sp, #8
	if (!b_idle && udd_b_idle) {
   8181e:	4601      	mov	r1, r0
   81820:	bb28      	cbnz	r0, 8186e <udd_sleep_mode+0x52>
   81822:	4b24      	ldr	r3, [pc, #144]	; (818b4 <udd_sleep_mode+0x98>)
   81824:	781b      	ldrb	r3, [r3, #0]
   81826:	b91b      	cbnz	r3, 81830 <udd_sleep_mode+0x14>
	}
	if (b_idle && !udd_b_idle) {
		sleepmgr_lock_mode(UDPHS_SLEEP_MODE_USB_IDLE);
		dbg_print("_W ");
	}
	udd_b_idle = b_idle;
   81828:	4b22      	ldr	r3, [pc, #136]	; (818b4 <udd_sleep_mode+0x98>)
   8182a:	7019      	strb	r1, [r3, #0]
}
   8182c:	b002      	add	sp, #8
   8182e:	4770      	bx	lr
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
   81830:	4b21      	ldr	r3, [pc, #132]	; (818b8 <udd_sleep_mode+0x9c>)
   81832:	789b      	ldrb	r3, [r3, #2]
   81834:	b903      	cbnz	r3, 81838 <udd_sleep_mode+0x1c>
   81836:	e7fe      	b.n	81836 <udd_sleep_mode+0x1a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
   81838:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
   8183c:	fab3 f383 	clz	r3, r3
   81840:	095b      	lsrs	r3, r3, #5
   81842:	9300      	str	r3, [sp, #0]
  __ASM volatile ("cpsid i" : : : "memory");
   81844:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
   81846:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   8184a:	2200      	movs	r2, #0
   8184c:	4b1b      	ldr	r3, [pc, #108]	; (818bc <udd_sleep_mode+0xa0>)
   8184e:	701a      	strb	r2, [r3, #0]
	return flags;
   81850:	9800      	ldr	r0, [sp, #0]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
   81852:	4a19      	ldr	r2, [pc, #100]	; (818b8 <udd_sleep_mode+0x9c>)
   81854:	7893      	ldrb	r3, [r2, #2]
   81856:	3b01      	subs	r3, #1
   81858:	7093      	strb	r3, [r2, #2]
	if (cpu_irq_is_enabled_flags(flags))
   8185a:	2800      	cmp	r0, #0
   8185c:	d0e4      	beq.n	81828 <udd_sleep_mode+0xc>
		cpu_irq_enable();
   8185e:	2201      	movs	r2, #1
   81860:	4b16      	ldr	r3, [pc, #88]	; (818bc <udd_sleep_mode+0xa0>)
   81862:	701a      	strb	r2, [r3, #0]
   81864:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
   81868:	b662      	cpsie	i
   8186a:	e7dd      	b.n	81828 <udd_sleep_mode+0xc>
   8186c:	e7fe      	b.n	8186c <udd_sleep_mode+0x50>
	if (b_idle && !udd_b_idle) {
   8186e:	4b11      	ldr	r3, [pc, #68]	; (818b4 <udd_sleep_mode+0x98>)
   81870:	781b      	ldrb	r3, [r3, #0]
   81872:	2b00      	cmp	r3, #0
   81874:	d1d8      	bne.n	81828 <udd_sleep_mode+0xc>
	if(sleepmgr_locks[mode] >= 0xff) {
   81876:	4b10      	ldr	r3, [pc, #64]	; (818b8 <udd_sleep_mode+0x9c>)
   81878:	789b      	ldrb	r3, [r3, #2]
   8187a:	2bff      	cmp	r3, #255	; 0xff
   8187c:	d0f6      	beq.n	8186c <udd_sleep_mode+0x50>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
   8187e:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
   81882:	fab3 f383 	clz	r3, r3
   81886:	095b      	lsrs	r3, r3, #5
   81888:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
   8188a:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
   8188c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   81890:	2200      	movs	r2, #0
   81892:	4b0a      	ldr	r3, [pc, #40]	; (818bc <udd_sleep_mode+0xa0>)
   81894:	701a      	strb	r2, [r3, #0]
	return flags;
   81896:	9801      	ldr	r0, [sp, #4]
	++sleepmgr_locks[mode];
   81898:	4a07      	ldr	r2, [pc, #28]	; (818b8 <udd_sleep_mode+0x9c>)
   8189a:	7893      	ldrb	r3, [r2, #2]
   8189c:	3301      	adds	r3, #1
   8189e:	7093      	strb	r3, [r2, #2]
	if (cpu_irq_is_enabled_flags(flags))
   818a0:	2800      	cmp	r0, #0
   818a2:	d0c1      	beq.n	81828 <udd_sleep_mode+0xc>
		cpu_irq_enable();
   818a4:	2201      	movs	r2, #1
   818a6:	4b05      	ldr	r3, [pc, #20]	; (818bc <udd_sleep_mode+0xa0>)
   818a8:	701a      	strb	r2, [r3, #0]
   818aa:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
   818ae:	b662      	cpsie	i
   818b0:	e7ba      	b.n	81828 <udd_sleep_mode+0xc>
   818b2:	bf00      	nop
   818b4:	200006f2 	.word	0x200006f2
   818b8:	20000744 	.word	0x20000744
   818bc:	200000da 	.word	0x200000da

000818c0 <udd_ctrl_init>:
	udd_enable_endpoint_interrupt(0);
	cpu_irq_restore(flags);
}

static void udd_ctrl_init(void)
{
   818c0:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
   818c2:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
   818c6:	fab3 f383 	clz	r3, r3
   818ca:	095b      	lsrs	r3, r3, #5
   818cc:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
   818ce:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
   818d0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   818d4:	2200      	movs	r2, #0
   818d6:	4b0e      	ldr	r3, [pc, #56]	; (81910 <udd_ctrl_init+0x50>)
   818d8:	701a      	strb	r2, [r3, #0]
	return flags;
   818da:	9b01      	ldr	r3, [sp, #4]
	// In case of abort of IN Data Phase:
	// No need to abort IN transfer (rise TXINI),
	// because it is automatically done by hardware when a Setup packet is received.
	// But the interrupt must be disabled to don't generate interrupt TXINI
	// after SETUP reception.
	udd_disable_in_send_interrupt(0);
   818dc:	f44f 6180 	mov.w	r1, #1024	; 0x400
   818e0:	4a0c      	ldr	r2, [pc, #48]	; (81914 <udd_ctrl_init+0x54>)
   818e2:	f8c2 1108 	str.w	r1, [r2, #264]	; 0x108
	if (cpu_irq_is_enabled_flags(flags))
   818e6:	b12b      	cbz	r3, 818f4 <udd_ctrl_init+0x34>
		cpu_irq_enable();
   818e8:	2201      	movs	r2, #1
   818ea:	4b09      	ldr	r3, [pc, #36]	; (81910 <udd_ctrl_init+0x50>)
   818ec:	701a      	strb	r2, [r3, #0]
   818ee:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
   818f2:	b662      	cpsie	i
	cpu_irq_restore(flags);

	// In case of OUT ZLP event is no processed before Setup event occurs
	udd_ack_out_received(0);
   818f4:	f44f 7200 	mov.w	r2, #512	; 0x200
   818f8:	4b06      	ldr	r3, [pc, #24]	; (81914 <udd_ctrl_init+0x54>)
   818fa:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118

	udd_g_ctrlreq.callback = NULL;
   818fe:	4a06      	ldr	r2, [pc, #24]	; (81918 <udd_ctrl_init+0x58>)
   81900:	2300      	movs	r3, #0
   81902:	6113      	str	r3, [r2, #16]
	udd_g_ctrlreq.over_under_run = NULL;
   81904:	6153      	str	r3, [r2, #20]
	udd_g_ctrlreq.payload_size = 0;
   81906:	8193      	strh	r3, [r2, #12]
	udd_ep_control_state = UDD_EPCTRL_SETUP;
   81908:	4a04      	ldr	r2, [pc, #16]	; (8191c <udd_ctrl_init+0x5c>)
   8190a:	7013      	strb	r3, [r2, #0]
}
   8190c:	b002      	add	sp, #8
   8190e:	4770      	bx	lr
   81910:	200000da 	.word	0x200000da
   81914:	400a4000 	.word	0x400a4000
   81918:	2000074c 	.word	0x2000074c
   8191c:	200006f8 	.word	0x200006f8

00081920 <udd_ctrl_stall_data>:


static void udd_ctrl_stall_data(void)
{
	// Stall all packets on IN & OUT control endpoint
	udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
   81920:	2205      	movs	r2, #5
   81922:	4b03      	ldr	r3, [pc, #12]	; (81930 <udd_ctrl_stall_data+0x10>)
   81924:	701a      	strb	r2, [r3, #0]
	udd_enable_stall_handshake(0);
   81926:	2220      	movs	r2, #32
   81928:	4b02      	ldr	r3, [pc, #8]	; (81934 <udd_ctrl_stall_data+0x14>)
   8192a:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
   8192e:	4770      	bx	lr
   81930:	200006f8 	.word	0x200006f8
   81934:	400a4000 	.word	0x400a4000

00081938 <udd_ctrl_send_zlp_in>:
}


static void udd_ctrl_send_zlp_in(void)
{
   81938:	b082      	sub	sp, #8
	irqflags_t flags;

	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP;
   8193a:	2203      	movs	r2, #3
   8193c:	4b14      	ldr	r3, [pc, #80]	; (81990 <udd_ctrl_send_zlp_in+0x58>)
   8193e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
   81940:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
   81944:	fab3 f383 	clz	r3, r3
   81948:	095b      	lsrs	r3, r3, #5
   8194a:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
   8194c:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
   8194e:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   81952:	2200      	movs	r2, #0
   81954:	4b0f      	ldr	r3, [pc, #60]	; (81994 <udd_ctrl_send_zlp_in+0x5c>)
   81956:	701a      	strb	r2, [r3, #0]
	return flags;
   81958:	9901      	ldr	r1, [sp, #4]

	// Validate and send empty IN packet on control endpoint
	flags = cpu_irq_save();
	// Send ZLP on IN endpoint
	udd_ack_in_send(0);
   8195a:	4b0f      	ldr	r3, [pc, #60]	; (81998 <udd_ctrl_send_zlp_in+0x60>)
   8195c:	f44f 6280 	mov.w	r2, #1024	; 0x400
   81960:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	udd_raise_tx_pkt_ready(0);
   81964:	f44f 6000 	mov.w	r0, #2048	; 0x800
   81968:	f8c3 0114 	str.w	r0, [r3, #276]	; 0x114
	udd_enable_in_send_interrupt(0);
   8196c:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	// To detect a protocol error, enable nak interrupt on data OUT phase
	udd_ack_nak_out(0);
   81970:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   81974:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	udd_enable_nak_out_interrupt(0);
   81978:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	if (cpu_irq_is_enabled_flags(flags))
   8197c:	b129      	cbz	r1, 8198a <udd_ctrl_send_zlp_in+0x52>
		cpu_irq_enable();
   8197e:	2201      	movs	r2, #1
   81980:	4b04      	ldr	r3, [pc, #16]	; (81994 <udd_ctrl_send_zlp_in+0x5c>)
   81982:	701a      	strb	r2, [r3, #0]
   81984:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
   81988:	b662      	cpsie	i
	cpu_irq_restore(flags);
}
   8198a:	b002      	add	sp, #8
   8198c:	4770      	bx	lr
   8198e:	bf00      	nop
   81990:	200006f8 	.word	0x200006f8
   81994:	200000da 	.word	0x200000da
   81998:	400a4000 	.word	0x400a4000

0008199c <udd_ctrl_endofrequest>:
	cpu_irq_restore(flags);
}


static void udd_ctrl_endofrequest(void)
{
   8199c:	b508      	push	{r3, lr}
	// If a callback is registered then call it
	if (udd_g_ctrlreq.callback) {
   8199e:	4b02      	ldr	r3, [pc, #8]	; (819a8 <udd_ctrl_endofrequest+0xc>)
   819a0:	691b      	ldr	r3, [r3, #16]
   819a2:	b103      	cbz	r3, 819a6 <udd_ctrl_endofrequest+0xa>
		udd_g_ctrlreq.callback();
   819a4:	4798      	blx	r3
   819a6:	bd08      	pop	{r3, pc}
   819a8:	2000074c 	.word	0x2000074c

000819ac <udd_ctrl_in_sent>:
{
   819ac:	b530      	push	{r4, r5, lr}
   819ae:	b085      	sub	sp, #20
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
   819b0:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
   819b4:	fab3 f383 	clz	r3, r3
   819b8:	095b      	lsrs	r3, r3, #5
   819ba:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
   819bc:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
   819be:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   819c2:	2200      	movs	r2, #0
   819c4:	4b52      	ldr	r3, [pc, #328]	; (81b10 <udd_ctrl_in_sent+0x164>)
   819c6:	701a      	strb	r2, [r3, #0]
	return flags;
   819c8:	9b01      	ldr	r3, [sp, #4]
	udd_disable_in_send_interrupt(0);
   819ca:	f44f 6180 	mov.w	r1, #1024	; 0x400
   819ce:	4a51      	ldr	r2, [pc, #324]	; (81b14 <udd_ctrl_in_sent+0x168>)
   819d0:	f8c2 1108 	str.w	r1, [r2, #264]	; 0x108
	if (cpu_irq_is_enabled_flags(flags))
   819d4:	b12b      	cbz	r3, 819e2 <udd_ctrl_in_sent+0x36>
		cpu_irq_enable();
   819d6:	2201      	movs	r2, #1
   819d8:	4b4d      	ldr	r3, [pc, #308]	; (81b10 <udd_ctrl_in_sent+0x164>)
   819da:	701a      	strb	r2, [r3, #0]
   819dc:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
   819e0:	b662      	cpsie	i
	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
   819e2:	4b4d      	ldr	r3, [pc, #308]	; (81b18 <udd_ctrl_in_sent+0x16c>)
   819e4:	781b      	ldrb	r3, [r3, #0]
   819e6:	2b03      	cmp	r3, #3
   819e8:	d05e      	beq.n	81aa8 <udd_ctrl_in_sent+0xfc>
	nb_remain = udd_g_ctrlreq.payload_size - udd_ctrl_payload_buf_cnt;
   819ea:	4b4c      	ldr	r3, [pc, #304]	; (81b1c <udd_ctrl_in_sent+0x170>)
   819ec:	881b      	ldrh	r3, [r3, #0]
   819ee:	4a4c      	ldr	r2, [pc, #304]	; (81b20 <udd_ctrl_in_sent+0x174>)
   819f0:	8994      	ldrh	r4, [r2, #12]
   819f2:	1ae4      	subs	r4, r4, r3
   819f4:	b2a4      	uxth	r4, r4
	if (0 == nb_remain) {
   819f6:	b9c4      	cbnz	r4, 81a2a <udd_ctrl_in_sent+0x7e>
		udd_ctrl_prev_payload_buf_cnt += udd_ctrl_payload_buf_cnt;
   819f8:	4a4a      	ldr	r2, [pc, #296]	; (81b24 <udd_ctrl_in_sent+0x178>)
   819fa:	8811      	ldrh	r1, [r2, #0]
   819fc:	440b      	add	r3, r1
   819fe:	b29b      	uxth	r3, r3
   81a00:	8013      	strh	r3, [r2, #0]
		if ((udd_g_ctrlreq.req.wLength == udd_ctrl_prev_payload_buf_cnt)
   81a02:	4a47      	ldr	r2, [pc, #284]	; (81b20 <udd_ctrl_in_sent+0x174>)
   81a04:	88d2      	ldrh	r2, [r2, #6]
   81a06:	429a      	cmp	r2, r3
   81a08:	d053      	beq.n	81ab2 <udd_ctrl_in_sent+0x106>
				|| b_shortpacket) {
   81a0a:	4b47      	ldr	r3, [pc, #284]	; (81b28 <udd_ctrl_in_sent+0x17c>)
   81a0c:	781b      	ldrb	r3, [r3, #0]
   81a0e:	2b00      	cmp	r3, #0
   81a10:	d14f      	bne.n	81ab2 <udd_ctrl_in_sent+0x106>
		if ((!udd_g_ctrlreq.over_under_run)
   81a12:	4b43      	ldr	r3, [pc, #268]	; (81b20 <udd_ctrl_in_sent+0x174>)
   81a14:	695b      	ldr	r3, [r3, #20]
   81a16:	2b00      	cmp	r3, #0
   81a18:	d06a      	beq.n	81af0 <udd_ctrl_in_sent+0x144>
				|| (!udd_g_ctrlreq.over_under_run())) {
   81a1a:	4798      	blx	r3
   81a1c:	2800      	cmp	r0, #0
   81a1e:	d067      	beq.n	81af0 <udd_ctrl_in_sent+0x144>
			udd_ctrl_payload_buf_cnt = 0;
   81a20:	2200      	movs	r2, #0
   81a22:	4b3e      	ldr	r3, [pc, #248]	; (81b1c <udd_ctrl_in_sent+0x170>)
   81a24:	801a      	strh	r2, [r3, #0]
			nb_remain = udd_g_ctrlreq.payload_size;
   81a26:	4b3e      	ldr	r3, [pc, #248]	; (81b20 <udd_ctrl_in_sent+0x174>)
   81a28:	899c      	ldrh	r4, [r3, #12]
	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
   81a2a:	2c3f      	cmp	r4, #63	; 0x3f
   81a2c:	d960      	bls.n	81af0 <udd_ctrl_in_sent+0x144>
		b_shortpacket = false;
   81a2e:	2200      	movs	r2, #0
   81a30:	4b3d      	ldr	r3, [pc, #244]	; (81b28 <udd_ctrl_in_sent+0x17c>)
   81a32:	701a      	strb	r2, [r3, #0]
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
   81a34:	2440      	movs	r4, #64	; 0x40
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
   81a36:	4b3a      	ldr	r3, [pc, #232]	; (81b20 <udd_ctrl_in_sent+0x174>)
   81a38:	689a      	ldr	r2, [r3, #8]
   81a3a:	4b38      	ldr	r3, [pc, #224]	; (81b1c <udd_ctrl_in_sent+0x170>)
   81a3c:	881d      	ldrh	r5, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
   81a3e:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
   81a42:	fab3 f383 	clz	r3, r3
   81a46:	095b      	lsrs	r3, r3, #5
   81a48:	9302      	str	r3, [sp, #8]
  __ASM volatile ("cpsid i" : : : "memory");
   81a4a:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
   81a4c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   81a50:	2100      	movs	r1, #0
   81a52:	4b2f      	ldr	r3, [pc, #188]	; (81b10 <udd_ctrl_in_sent+0x164>)
   81a54:	7019      	strb	r1, [r3, #0]
	return flags;
   81a56:	9802      	ldr	r0, [sp, #8]
	if (Is_udd_out_received(0)) {
   81a58:	4b2e      	ldr	r3, [pc, #184]	; (81b14 <udd_ctrl_in_sent+0x168>)
   81a5a:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
   81a5e:	f413 7f00 	tst.w	r3, #512	; 0x200
   81a62:	d149      	bne.n	81af8 <udd_ctrl_in_sent+0x14c>
	for (i = 0; i < nb_remain; i++) {
   81a64:	b144      	cbz	r4, 81a78 <udd_ctrl_in_sent+0xcc>
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
   81a66:	442a      	add	r2, r5
   81a68:	4b30      	ldr	r3, [pc, #192]	; (81b2c <udd_ctrl_in_sent+0x180>)
		*ptr_dest++ = *ptr_src++;
   81a6a:	f812 1b01 	ldrb.w	r1, [r2], #1
   81a6e:	f803 1b01 	strb.w	r1, [r3], #1
	for (i = 0; i < nb_remain; i++) {
   81a72:	b2d9      	uxtb	r1, r3
   81a74:	42a1      	cmp	r1, r4
   81a76:	d3f8      	bcc.n	81a6a <udd_ctrl_in_sent+0xbe>
	udd_ctrl_payload_buf_cnt += nb_remain;
   81a78:	4b28      	ldr	r3, [pc, #160]	; (81b1c <udd_ctrl_in_sent+0x170>)
   81a7a:	881a      	ldrh	r2, [r3, #0]
   81a7c:	4414      	add	r4, r2
   81a7e:	801c      	strh	r4, [r3, #0]
	udd_ack_in_send(0);
   81a80:	4b24      	ldr	r3, [pc, #144]	; (81b14 <udd_ctrl_in_sent+0x168>)
   81a82:	f44f 6280 	mov.w	r2, #1024	; 0x400
   81a86:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	udd_raise_tx_pkt_ready(0);
   81a8a:	f44f 6100 	mov.w	r1, #2048	; 0x800
   81a8e:	f8c3 1114 	str.w	r1, [r3, #276]	; 0x114
	udd_enable_in_send_interrupt(0);
   81a92:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	if (cpu_irq_is_enabled_flags(flags))
   81a96:	2800      	cmp	r0, #0
   81a98:	d038      	beq.n	81b0c <udd_ctrl_in_sent+0x160>
		cpu_irq_enable();
   81a9a:	2201      	movs	r2, #1
   81a9c:	4b1c      	ldr	r3, [pc, #112]	; (81b10 <udd_ctrl_in_sent+0x164>)
   81a9e:	701a      	strb	r2, [r3, #0]
   81aa0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
   81aa4:	b662      	cpsie	i
   81aa6:	e031      	b.n	81b0c <udd_ctrl_in_sent+0x160>
		udd_ctrl_endofrequest();
   81aa8:	4b21      	ldr	r3, [pc, #132]	; (81b30 <udd_ctrl_in_sent+0x184>)
   81aaa:	4798      	blx	r3
		udd_ctrl_init();
   81aac:	4b21      	ldr	r3, [pc, #132]	; (81b34 <udd_ctrl_in_sent+0x188>)
   81aae:	4798      	blx	r3
		return;
   81ab0:	e02c      	b.n	81b0c <udd_ctrl_in_sent+0x160>
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
   81ab2:	2204      	movs	r2, #4
   81ab4:	4b18      	ldr	r3, [pc, #96]	; (81b18 <udd_ctrl_in_sent+0x16c>)
   81ab6:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
   81ab8:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
   81abc:	fab3 f383 	clz	r3, r3
   81ac0:	095b      	lsrs	r3, r3, #5
   81ac2:	9303      	str	r3, [sp, #12]
  __ASM volatile ("cpsid i" : : : "memory");
   81ac4:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
   81ac6:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   81aca:	2200      	movs	r2, #0
   81acc:	4b10      	ldr	r3, [pc, #64]	; (81b10 <udd_ctrl_in_sent+0x164>)
   81ace:	701a      	strb	r2, [r3, #0]
	return flags;
   81ad0:	9903      	ldr	r1, [sp, #12]
	udd_ack_nak_in(0);
   81ad2:	4b10      	ldr	r3, [pc, #64]	; (81b14 <udd_ctrl_in_sent+0x168>)
   81ad4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   81ad8:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	udd_enable_nak_in_interrupt(0);
   81adc:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	if (cpu_irq_is_enabled_flags(flags))
   81ae0:	b1a1      	cbz	r1, 81b0c <udd_ctrl_in_sent+0x160>
		cpu_irq_enable();
   81ae2:	2201      	movs	r2, #1
   81ae4:	4b0a      	ldr	r3, [pc, #40]	; (81b10 <udd_ctrl_in_sent+0x164>)
   81ae6:	701a      	strb	r2, [r3, #0]
   81ae8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
   81aec:	b662      	cpsie	i
   81aee:	e00d      	b.n	81b0c <udd_ctrl_in_sent+0x160>
		b_shortpacket = true;
   81af0:	2201      	movs	r2, #1
   81af2:	4b0d      	ldr	r3, [pc, #52]	; (81b28 <udd_ctrl_in_sent+0x17c>)
   81af4:	701a      	strb	r2, [r3, #0]
   81af6:	e79e      	b.n	81a36 <udd_ctrl_in_sent+0x8a>
	if (cpu_irq_is_enabled_flags(flags))
   81af8:	b128      	cbz	r0, 81b06 <udd_ctrl_in_sent+0x15a>
		cpu_irq_enable();
   81afa:	2201      	movs	r2, #1
   81afc:	4b04      	ldr	r3, [pc, #16]	; (81b10 <udd_ctrl_in_sent+0x164>)
   81afe:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
   81b00:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
   81b04:	b662      	cpsie	i
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
   81b06:	2204      	movs	r2, #4
   81b08:	4b03      	ldr	r3, [pc, #12]	; (81b18 <udd_ctrl_in_sent+0x16c>)
   81b0a:	701a      	strb	r2, [r3, #0]
}
   81b0c:	b005      	add	sp, #20
   81b0e:	bd30      	pop	{r4, r5, pc}
   81b10:	200000da 	.word	0x200000da
   81b14:	400a4000 	.word	0x400a4000
   81b18:	200006f8 	.word	0x200006f8
   81b1c:	200006f4 	.word	0x200006f4
   81b20:	2000074c 	.word	0x2000074c
   81b24:	200006f6 	.word	0x200006f6
   81b28:	200006f1 	.word	0x200006f1
   81b2c:	20180000 	.word	0x20180000
   81b30:	0008199d 	.word	0x0008199d
   81b34:	000818c1 	.word	0x000818c1

00081b38 <udd_ep_finish_job>:
	udd_ep_finish_job(&udd_ep_job[ep - 1], true, ep);
}


static void udd_ep_finish_job(udd_ep_job_t * ptr_job, bool b_abort, uint8_t ep_num)
{
   81b38:	b538      	push	{r3, r4, r5, lr}
	if (ptr_job->busy == false) {
   81b3a:	7d03      	ldrb	r3, [r0, #20]
   81b3c:	f013 0f01 	tst.w	r3, #1
   81b40:	d013      	beq.n	81b6a <udd_ep_finish_job+0x32>
   81b42:	460d      	mov	r5, r1
		return; // No on-going job
	}
	ptr_job->busy = false;
   81b44:	7d03      	ldrb	r3, [r0, #20]
   81b46:	f36f 0300 	bfc	r3, #0, #1
   81b4a:	7503      	strb	r3, [r0, #20]
	dbg_print("JobE%d ", b_abort);
	if (NULL == ptr_job->call_trans) {
   81b4c:	6804      	ldr	r4, [r0, #0]
   81b4e:	b164      	cbz	r4, 81b6a <udd_ep_finish_job+0x32>
		return; // No callback linked to job
	}
	if (Is_udd_endpoint_in(ep_num)) {
   81b50:	f102 0308 	add.w	r3, r2, #8
   81b54:	015b      	lsls	r3, r3, #5
   81b56:	4905      	ldr	r1, [pc, #20]	; (81b6c <udd_ep_finish_job+0x34>)
   81b58:	58cb      	ldr	r3, [r1, r3]
   81b5a:	f013 0f08 	tst.w	r3, #8
		ep_num |= USB_EP_DIR_IN;
   81b5e:	bf18      	it	ne
   81b60:	f042 0280 	orrne.w	r2, r2, #128	; 0x80
	}
	ptr_job->call_trans((b_abort) ? UDD_EP_TRANSFER_ABORT :
   81b64:	6881      	ldr	r1, [r0, #8]
   81b66:	4628      	mov	r0, r5
   81b68:	47a0      	blx	r4
   81b6a:	bd38      	pop	{r3, r4, r5, pc}
   81b6c:	400a4000 	.word	0x400a4000

00081b70 <udd_ep_trans_done>:
	udd_ep_job_t *ptr_job;
	iram_size_t next_trans;
	irqflags_t flags;

	// Get job corresponding at endpoint
	ptr_job = &udd_ep_job[ep - 1];
   81b70:	1e43      	subs	r3, r0, #1

	if (!ptr_job->busy) {
   81b72:	eb03 0143 	add.w	r1, r3, r3, lsl #1
   81b76:	4a5e      	ldr	r2, [pc, #376]	; (81cf0 <udd_ep_trans_done+0x180>)
   81b78:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
   81b7c:	7d12      	ldrb	r2, [r2, #20]
   81b7e:	f012 0f01 	tst.w	r2, #1
   81b82:	f000 80b3 	beq.w	81cec <udd_ep_trans_done+0x17c>
{
   81b86:	b5f0      	push	{r4, r5, r6, r7, lr}
   81b88:	b083      	sub	sp, #12
		return; // No job is running, then ignore it (system error)
	}

	if (ptr_job->buf_cnt != ptr_job->buf_size) {
   81b8a:	460a      	mov	r2, r1
   81b8c:	4958      	ldr	r1, [pc, #352]	; (81cf0 <udd_ep_trans_done+0x180>)
   81b8e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
   81b92:	68d5      	ldr	r5, [r2, #12]
   81b94:	6892      	ldr	r2, [r2, #8]
   81b96:	4295      	cmp	r5, r2
   81b98:	d07d      	beq.n	81c96 <udd_ep_trans_done+0x126>
		// Need to send or receive other data
		next_trans = ptr_job->buf_size - ptr_job->buf_cnt;
   81b9a:	1b52      	subs	r2, r2, r5

		if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
   81b9c:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
			next_trans = UDD_ENDPOINT_MAX_TRANS;

			// Set 0 to transfer the maximum
			udd_dma_ctrl = UDPHS_DMACONTROL_BUFF_LENGTH(0);
		} else {
			udd_dma_ctrl = UDPHS_DMACONTROL_BUFF_LENGTH(next_trans);
   81ba0:	bf92      	itee	ls
   81ba2:	0417      	lslls	r7, r2, #16
			next_trans = UDD_ENDPOINT_MAX_TRANS;
   81ba4:	f44f 3280 	movhi.w	r2, #65536	; 0x10000
			udd_dma_ctrl = UDPHS_DMACONTROL_BUFF_LENGTH(0);
   81ba8:	2700      	movhi	r7, #0
   81baa:	0141      	lsls	r1, r0, #5
   81bac:	f101 2140 	add.w	r1, r1, #1073758208	; 0x40004000
   81bb0:	f501 2120 	add.w	r1, r1, #655360	; 0xa0000
		}
		if (Is_udd_endpoint_in(ep)) {
   81bb4:	f8d1 4100 	ldr.w	r4, [r1, #256]	; 0x100
   81bb8:	f014 0f08 	tst.w	r4, #8
   81bbc:	d014      	beq.n	81be8 <udd_ep_trans_done+0x78>
			if (0 != (next_trans % udd_get_endpoint_size(ep))) {
   81bbe:	f8d1 4100 	ldr.w	r4, [r1, #256]	; 0x100
   81bc2:	f004 0407 	and.w	r4, r4, #7
   81bc6:	2108      	movs	r1, #8
   81bc8:	40a1      	lsls	r1, r4
   81bca:	3901      	subs	r1, #1
   81bcc:	4211      	tst	r1, r2
   81bce:	d013      	beq.n	81bf8 <udd_ep_trans_done+0x88>
				// Enable short packet option
				// else the DMA transfer is accepted
				// and interrupt DMA valid but nothing is sent.
				udd_dma_ctrl |= UDPHS_DMACONTROL_END_B_EN;
   81bd0:	f047 0708 	orr.w	r7, r7, #8
				// No need to request another ZLP
				ptr_job->b_shortpacket = false;
   81bd4:	eb03 0143 	add.w	r1, r3, r3, lsl #1
   81bd8:	4c45      	ldr	r4, [pc, #276]	; (81cf0 <udd_ep_trans_done+0x180>)
   81bda:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
   81bde:	7d0c      	ldrb	r4, [r1, #20]
   81be0:	f36f 0441 	bfc	r4, #1, #1
   81be4:	750c      	strb	r4, [r1, #20]
   81be6:	e007      	b.n	81bf8 <udd_ep_trans_done+0x88>
			}
		} else {
			if ((USB_EP_TYPE_ISOCHRONOUS != udd_get_endpoint_type(ep))
   81be8:	f8d1 4100 	ldr.w	r4, [r1, #256]	; 0x100
   81bec:	f3c4 1401 	ubfx	r4, r4, #4, #2
   81bf0:	2c01      	cmp	r4, #1
   81bf2:	d039      	beq.n	81c68 <udd_ep_trans_done+0xf8>
					|| (next_trans <= (iram_size_t) udd_get_endpoint_size(ep))) {

				// Enable short packet reception
				udd_dma_ctrl |= UDPHS_DMACONTROL_END_TR_IT
   81bf4:	f047 0714 	orr.w	r7, r7, #20
						| UDPHS_DMACONTROL_END_TR_EN;
			}
		}

		// Start USB DMA to fill or read fifo of the selected endpoint
		udd_endpoint_dma_set_addr(ep, (uint32_t) & ptr_job->buf[ptr_job->buf_cnt]);
   81bf8:	4c3e      	ldr	r4, [pc, #248]	; (81cf4 <udd_ep_trans_done+0x184>)
   81bfa:	eb04 1400 	add.w	r4, r4, r0, lsl #4
   81bfe:	eb03 0143 	add.w	r1, r3, r3, lsl #1
   81c02:	4e3b      	ldr	r6, [pc, #236]	; (81cf0 <udd_ep_trans_done+0x180>)
   81c04:	eb06 01c1 	add.w	r1, r6, r1, lsl #3
   81c08:	6849      	ldr	r1, [r1, #4]
   81c0a:	440d      	add	r5, r1
   81c0c:	6065      	str	r5, [r4, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
   81c0e:	f3ef 8110 	mrs	r1, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
   81c12:	fab1 f181 	clz	r1, r1
   81c16:	0949      	lsrs	r1, r1, #5
   81c18:	9101      	str	r1, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
   81c1a:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
   81c1c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   81c20:	2500      	movs	r5, #0
   81c22:	4935      	ldr	r1, [pc, #212]	; (81cf8 <udd_ep_trans_done+0x188>)
   81c24:	700d      	strb	r5, [r1, #0]
	return flags;
   81c26:	9d01      	ldr	r5, [sp, #4]
		udd_dma_ctrl |= UDPHS_DMACONTROL_END_BUFFIT | UDPHS_DMACONTROL_CHANN_ENB;

		// Disable IRQs to have a short sequence
		// between read of EOT_STA and DMA enable
		flags = cpu_irq_save();
		if (!(udd_endpoint_dma_get_status(ep)
   81c28:	68e1      	ldr	r1, [r4, #12]
   81c2a:	f011 0f10 	tst.w	r1, #16
   81c2e:	d124      	bne.n	81c7a <udd_ep_trans_done+0x10a>
		udd_dma_ctrl |= UDPHS_DMACONTROL_END_BUFFIT | UDPHS_DMACONTROL_CHANN_ENB;
   81c30:	f047 0721 	orr.w	r7, r7, #33	; 0x21
				& UDPHS_DMASTATUS_END_TR_ST)) {
			udd_endpoint_dma_set_control(ep, udd_dma_ctrl);
   81c34:	60a7      	str	r7, [r4, #8]
			ptr_job->buf_cnt += next_trans;
   81c36:	eb03 0043 	add.w	r0, r3, r3, lsl #1
   81c3a:	eb06 01c0 	add.w	r1, r6, r0, lsl #3
   81c3e:	68c8      	ldr	r0, [r1, #12]
   81c40:	4410      	add	r0, r2
   81c42:	60c8      	str	r0, [r1, #12]
			ptr_job->buf_load = next_trans;
   81c44:	610a      	str	r2, [r1, #16]
			udd_enable_endpoint_dma_interrupt(ep);
   81c46:	4a2d      	ldr	r2, [pc, #180]	; (81cfc <udd_ep_trans_done+0x18c>)
   81c48:	6911      	ldr	r1, [r2, #16]
   81c4a:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
   81c4e:	fa00 f303 	lsl.w	r3, r0, r3
   81c52:	430b      	orrs	r3, r1
   81c54:	6113      	str	r3, [r2, #16]
	if (cpu_irq_is_enabled_flags(flags))
   81c56:	2d00      	cmp	r5, #0
   81c58:	d039      	beq.n	81cce <udd_ep_trans_done+0x15e>
		cpu_irq_enable();
   81c5a:	2201      	movs	r2, #1
   81c5c:	4b26      	ldr	r3, [pc, #152]	; (81cf8 <udd_ep_trans_done+0x188>)
   81c5e:	701a      	strb	r2, [r3, #0]
   81c60:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
   81c64:	b662      	cpsie	i
   81c66:	e032      	b.n	81cce <udd_ep_trans_done+0x15e>
					|| (next_trans <= (iram_size_t) udd_get_endpoint_size(ep))) {
   81c68:	f8d1 4100 	ldr.w	r4, [r1, #256]	; 0x100
   81c6c:	f004 0407 	and.w	r4, r4, #7
   81c70:	2108      	movs	r1, #8
   81c72:	40a1      	lsls	r1, r4
   81c74:	428a      	cmp	r2, r1
   81c76:	d8bf      	bhi.n	81bf8 <udd_ep_trans_done+0x88>
   81c78:	e7bc      	b.n	81bf4 <udd_ep_trans_done+0x84>
	if (cpu_irq_is_enabled_flags(flags))
   81c7a:	b12d      	cbz	r5, 81c88 <udd_ep_trans_done+0x118>
		cpu_irq_enable();
   81c7c:	2101      	movs	r1, #1
   81c7e:	4a1e      	ldr	r2, [pc, #120]	; (81cf8 <udd_ep_trans_done+0x188>)
   81c80:	7011      	strb	r1, [r2, #0]
  __ASM volatile ("dmb 0xF":::"memory");
   81c82:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
   81c86:	b662      	cpsie	i
		cpu_irq_restore(flags);

		// Here a ZLP has been received
		// and the DMA transfer must be not started.
		// It is the end of transfer
		ptr_job->buf_size = ptr_job->buf_cnt;
   81c88:	eb03 0243 	add.w	r2, r3, r3, lsl #1
   81c8c:	4918      	ldr	r1, [pc, #96]	; (81cf0 <udd_ep_trans_done+0x180>)
   81c8e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
   81c92:	68d1      	ldr	r1, [r2, #12]
   81c94:	6091      	str	r1, [r2, #8]
   81c96:	0142      	lsls	r2, r0, #5
   81c98:	f102 2240 	add.w	r2, r2, #1073758208	; 0x40004000
   81c9c:	f502 2220 	add.w	r2, r2, #655360	; 0xa0000
	}
	if (Is_udd_endpoint_in(ep)) {
   81ca0:	f8d2 1100 	ldr.w	r1, [r2, #256]	; 0x100
   81ca4:	f011 0f08 	tst.w	r1, #8
   81ca8:	d008      	beq.n	81cbc <udd_ep_trans_done+0x14c>
		if (ptr_job->b_shortpacket) {
   81caa:	eb03 0143 	add.w	r1, r3, r3, lsl #1
   81cae:	4c10      	ldr	r4, [pc, #64]	; (81cf0 <udd_ep_trans_done+0x180>)
   81cb0:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
   81cb4:	7d09      	ldrb	r1, [r1, #20]
   81cb6:	f011 0f02 	tst.w	r1, #2
   81cba:	d10a      	bne.n	81cd2 <udd_ep_trans_done+0x162>
   81cbc:	4602      	mov	r2, r0
	ptr_job = &udd_ep_job[ep - 1];
   81cbe:	eb03 0343 	add.w	r3, r3, r3, lsl #1
			udd_enable_endpoint_interrupt(ep);
			return;
		}
	}
	// Call callback to signal end of transfer
	udd_ep_finish_job(ptr_job, false, ep);
   81cc2:	2100      	movs	r1, #0
   81cc4:	480a      	ldr	r0, [pc, #40]	; (81cf0 <udd_ep_trans_done+0x180>)
   81cc6:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
   81cca:	4b0d      	ldr	r3, [pc, #52]	; (81d00 <udd_ep_trans_done+0x190>)
   81ccc:	4798      	blx	r3
}
   81cce:	b003      	add	sp, #12
   81cd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
			udd_enable_tx_pkt_ready_interrupt(ep);
   81cd2:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81cd6:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
			udd_enable_endpoint_interrupt(ep);
   81cda:	4b08      	ldr	r3, [pc, #32]	; (81cfc <udd_ep_trans_done+0x18c>)
   81cdc:	6919      	ldr	r1, [r3, #16]
   81cde:	f44f 7280 	mov.w	r2, #256	; 0x100
   81ce2:	fa02 f000 	lsl.w	r0, r2, r0
   81ce6:	4308      	orrs	r0, r1
   81ce8:	6118      	str	r0, [r3, #16]
			return;
   81cea:	e7f0      	b.n	81cce <udd_ep_trans_done+0x15e>
   81cec:	4770      	bx	lr
   81cee:	bf00      	nop
   81cf0:	200006fc 	.word	0x200006fc
   81cf4:	400a4300 	.word	0x400a4300
   81cf8:	200000da 	.word	0x200000da
   81cfc:	400a4000 	.word	0x400a4000
   81d00:	00081b39 	.word	0x00081b39

00081d04 <UDPHS_Handler>:
{
   81d04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81d08:	b084      	sub	sp, #16
	udd_enable_periph_ck();
   81d0a:	201d      	movs	r0, #29
   81d0c:	4ba5      	ldr	r3, [pc, #660]	; (81fa4 <UDPHS_Handler+0x2a0>)
   81d0e:	4798      	blx	r3
	if (!pmc_is_wakeup_clocks_restored() && !Is_udd_suspend()) {
   81d10:	4ba5      	ldr	r3, [pc, #660]	; (81fa8 <UDPHS_Handler+0x2a4>)
   81d12:	4798      	blx	r3
   81d14:	b920      	cbnz	r0, 81d20 <UDPHS_Handler+0x1c>
   81d16:	4ba5      	ldr	r3, [pc, #660]	; (81fac <UDPHS_Handler+0x2a8>)
   81d18:	695b      	ldr	r3, [r3, #20]
   81d1a:	f013 0f02 	tst.w	r3, #2
   81d1e:	d00e      	beq.n	81d3e <UDPHS_Handler+0x3a>
	if (Is_udd_sof()) {
   81d20:	4ba2      	ldr	r3, [pc, #648]	; (81fac <UDPHS_Handler+0x2a8>)
   81d22:	695b      	ldr	r3, [r3, #20]
   81d24:	f013 0f08 	tst.w	r3, #8
   81d28:	d013      	beq.n	81d52 <UDPHS_Handler+0x4e>
		udd_ack_sof();
   81d2a:	4ba0      	ldr	r3, [pc, #640]	; (81fac <UDPHS_Handler+0x2a8>)
   81d2c:	2208      	movs	r2, #8
   81d2e:	619a      	str	r2, [r3, #24]
		if (Is_udd_full_speed_mode()) {
   81d30:	695b      	ldr	r3, [r3, #20]
   81d32:	f013 0f01 	tst.w	r3, #1
   81d36:	d009      	beq.n	81d4c <UDPHS_Handler+0x48>
}
   81d38:	b004      	add	sp, #16
   81d3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __ASM volatile ("cpsid i" : : : "memory");
   81d3e:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
   81d40:	f3bf 8f5f 	dmb	sy
		cpu_irq_disable();
   81d44:	2200      	movs	r2, #0
   81d46:	4b9a      	ldr	r3, [pc, #616]	; (81fb0 <UDPHS_Handler+0x2ac>)
   81d48:	701a      	strb	r2, [r3, #0]
		return;
   81d4a:	e7f5      	b.n	81d38 <UDPHS_Handler+0x34>
			udc_sof_notify();
   81d4c:	4b99      	ldr	r3, [pc, #612]	; (81fb4 <UDPHS_Handler+0x2b0>)
   81d4e:	4798      	blx	r3
   81d50:	e7f2      	b.n	81d38 <UDPHS_Handler+0x34>
	if (Is_udd_msof()) {
   81d52:	4b96      	ldr	r3, [pc, #600]	; (81fac <UDPHS_Handler+0x2a8>)
   81d54:	695b      	ldr	r3, [r3, #20]
   81d56:	f013 0f04 	tst.w	r3, #4
   81d5a:	d137      	bne.n	81dcc <UDPHS_Handler+0xc8>
	uint32_t status = udd_get_endpoint_status(0);
   81d5c:	4a93      	ldr	r2, [pc, #588]	; (81fac <UDPHS_Handler+0x2a8>)
   81d5e:	f8d2 311c 	ldr.w	r3, [r2, #284]	; 0x11c
	if (!Is_udd_endpoint_interrupt(0)) {
   81d62:	6952      	ldr	r2, [r2, #20]
   81d64:	f412 7f80 	tst.w	r2, #256	; 0x100
   81d68:	d029      	beq.n	81dbe <UDPHS_Handler+0xba>
	udd_disable_nak_in_interrupt(0);
   81d6a:	4a90      	ldr	r2, [pc, #576]	; (81fac <UDPHS_Handler+0x2a8>)
   81d6c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
   81d70:	f8c2 1108 	str.w	r1, [r2, #264]	; 0x108
	udd_disable_nak_out_interrupt(0);
   81d74:	f44f 4100 	mov.w	r1, #32768	; 0x8000
   81d78:	f8c2 1108 	str.w	r1, [r2, #264]	; 0x108
	if (Is_udd_endpoint_status_setup_received(status)) {
   81d7c:	f413 5f80 	tst.w	r3, #4096	; 0x1000
   81d80:	d12a      	bne.n	81dd8 <UDPHS_Handler+0xd4>
	if (Is_udd_endpoint_status_in_sent(status)
   81d82:	f413 6f80 	tst.w	r3, #1024	; 0x400
   81d86:	d006      	beq.n	81d96 <UDPHS_Handler+0x92>
			&& Is_udd_in_send_interrupt_enabled(0)) {
   81d88:	4a88      	ldr	r2, [pc, #544]	; (81fac <UDPHS_Handler+0x2a8>)
   81d8a:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
   81d8e:	f412 6f80 	tst.w	r2, #1024	; 0x400
   81d92:	f040 808f 	bne.w	81eb4 <UDPHS_Handler+0x1b0>
	if (Is_udd_endpoint_status_out_received(status)) {
   81d96:	f413 7f00 	tst.w	r3, #512	; 0x200
   81d9a:	f040 808e 	bne.w	81eba <UDPHS_Handler+0x1b6>
	if (Is_udd_endpoint_status_stall(status)) {
   81d9e:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   81da2:	d004      	beq.n	81dae <UDPHS_Handler+0xaa>
		udd_ack_stall(0);
   81da4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
   81da8:	4a80      	ldr	r2, [pc, #512]	; (81fac <UDPHS_Handler+0x2a8>)
   81daa:	f8c2 1118 	str.w	r1, [r2, #280]	; 0x118
	if (Is_udd_endpoint_status_nak_out(status)) {
   81dae:	f413 4f00 	tst.w	r3, #32768	; 0x8000
   81db2:	f040 8139 	bne.w	82028 <UDPHS_Handler+0x324>
	if (Is_udd_endpoint_status_nak_in(status)) {
   81db6:	f413 4f80 	tst.w	r3, #16384	; 0x4000
   81dba:	f040 814a 	bne.w	82052 <UDPHS_Handler+0x34e>
	for (i = 0; i < nb_data; i++) {
   81dbe:	2301      	movs	r3, #1
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
   81dc0:	497a      	ldr	r1, [pc, #488]	; (81fac <UDPHS_Handler+0x2a8>)
   81dc2:	f04f 7e00 	mov.w	lr, #33554432	; 0x2000000
			}
			udd_ep_trans_done(ep);
			return true;
		}
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
   81dc6:	f44f 7c80 	mov.w	ip, #256	; 0x100
   81dca:	e193      	b.n	820f4 <UDPHS_Handler+0x3f0>
		udd_ack_msof();
   81dcc:	2204      	movs	r2, #4
   81dce:	4b77      	ldr	r3, [pc, #476]	; (81fac <UDPHS_Handler+0x2a8>)
   81dd0:	619a      	str	r2, [r3, #24]
		udc_sof_notify();
   81dd2:	4b78      	ldr	r3, [pc, #480]	; (81fb4 <UDPHS_Handler+0x2b0>)
   81dd4:	4798      	blx	r3
		goto udd_interrupt_sof_end;
   81dd6:	e7af      	b.n	81d38 <UDPHS_Handler+0x34>
	if (UDD_EPCTRL_SETUP != udd_ep_control_state) {
   81dd8:	4b77      	ldr	r3, [pc, #476]	; (81fb8 <UDPHS_Handler+0x2b4>)
   81dda:	781b      	ldrb	r3, [r3, #0]
   81ddc:	2b00      	cmp	r3, #0
   81dde:	d146      	bne.n	81e6e <UDPHS_Handler+0x16a>
	if (8 != udd_byte_count(0)) {
   81de0:	4b72      	ldr	r3, [pc, #456]	; (81fac <UDPHS_Handler+0x2a8>)
   81de2:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
   81de6:	f3c3 530a 	ubfx	r3, r3, #20, #11
   81dea:	2b08      	cmp	r3, #8
   81dec:	d144      	bne.n	81e78 <UDPHS_Handler+0x174>
   81dee:	4a73      	ldr	r2, [pc, #460]	; (81fbc <UDPHS_Handler+0x2b8>)
   81df0:	4b73      	ldr	r3, [pc, #460]	; (81fc0 <UDPHS_Handler+0x2bc>)
	for (i = 0; i < 8; i++) {
   81df2:	4874      	ldr	r0, [pc, #464]	; (81fc4 <UDPHS_Handler+0x2c0>)
		((uint8_t *) & udd_g_ctrlreq.req)[i] = *ptr++;
   81df4:	f813 1b01 	ldrb.w	r1, [r3], #1
   81df8:	f802 1f01 	strb.w	r1, [r2, #1]!
	for (i = 0; i < 8; i++) {
   81dfc:	4283      	cmp	r3, r0
   81dfe:	d1f9      	bne.n	81df4 <UDPHS_Handler+0xf0>
	if (udc_process_setup() == false) {
   81e00:	4b71      	ldr	r3, [pc, #452]	; (81fc8 <UDPHS_Handler+0x2c4>)
   81e02:	4798      	blx	r3
   81e04:	2800      	cmp	r0, #0
   81e06:	d03f      	beq.n	81e88 <UDPHS_Handler+0x184>
	udd_ack_setup_received(0);
   81e08:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   81e0c:	4b67      	ldr	r3, [pc, #412]	; (81fac <UDPHS_Handler+0x2a8>)
   81e0e:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	if (Udd_setup_is_in()) {
   81e12:	4b6e      	ldr	r3, [pc, #440]	; (81fcc <UDPHS_Handler+0x2c8>)
   81e14:	f993 3000 	ldrsb.w	r3, [r3]
   81e18:	2b00      	cmp	r3, #0
   81e1a:	db3d      	blt.n	81e98 <UDPHS_Handler+0x194>
		if (0 == udd_g_ctrlreq.req.wLength) {
   81e1c:	4b6b      	ldr	r3, [pc, #428]	; (81fcc <UDPHS_Handler+0x2c8>)
   81e1e:	88db      	ldrh	r3, [r3, #6]
   81e20:	2b00      	cmp	r3, #0
   81e22:	d044      	beq.n	81eae <UDPHS_Handler+0x1aa>
		udd_ctrl_prev_payload_buf_cnt = 0;
   81e24:	2200      	movs	r2, #0
   81e26:	4b6a      	ldr	r3, [pc, #424]	; (81fd0 <UDPHS_Handler+0x2cc>)
   81e28:	801a      	strh	r2, [r3, #0]
		udd_ctrl_payload_buf_cnt = 0;
   81e2a:	4b6a      	ldr	r3, [pc, #424]	; (81fd4 <UDPHS_Handler+0x2d0>)
   81e2c:	801a      	strh	r2, [r3, #0]
		udd_ep_control_state = UDD_EPCTRL_DATA_OUT;
   81e2e:	2101      	movs	r1, #1
   81e30:	4b61      	ldr	r3, [pc, #388]	; (81fb8 <UDPHS_Handler+0x2b4>)
   81e32:	7019      	strb	r1, [r3, #0]
		udd_ack_nak_in(0);
   81e34:	495d      	ldr	r1, [pc, #372]	; (81fac <UDPHS_Handler+0x2a8>)
   81e36:	f44f 4080 	mov.w	r0, #16384	; 0x4000
   81e3a:	f8c1 0118 	str.w	r0, [r1, #280]	; 0x118
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
   81e3e:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
   81e42:	fab3 f383 	clz	r3, r3
   81e46:	095b      	lsrs	r3, r3, #5
   81e48:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
   81e4a:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
   81e4c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   81e50:	4b57      	ldr	r3, [pc, #348]	; (81fb0 <UDPHS_Handler+0x2ac>)
   81e52:	701a      	strb	r2, [r3, #0]
	return flags;
   81e54:	9b01      	ldr	r3, [sp, #4]
		udd_enable_nak_in_interrupt(0);
   81e56:	f8c1 0104 	str.w	r0, [r1, #260]	; 0x104
	if (cpu_irq_is_enabled_flags(flags))
   81e5a:	2b00      	cmp	r3, #0
   81e5c:	f43f af6c 	beq.w	81d38 <UDPHS_Handler+0x34>
		cpu_irq_enable();
   81e60:	2201      	movs	r2, #1
   81e62:	4b53      	ldr	r3, [pc, #332]	; (81fb0 <UDPHS_Handler+0x2ac>)
   81e64:	701a      	strb	r2, [r3, #0]
   81e66:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
   81e6a:	b662      	cpsie	i
   81e6c:	e764      	b.n	81d38 <UDPHS_Handler+0x34>
		udd_ctrl_endofrequest();
   81e6e:	4b5a      	ldr	r3, [pc, #360]	; (81fd8 <UDPHS_Handler+0x2d4>)
   81e70:	4798      	blx	r3
		udd_ctrl_init();
   81e72:	4b5a      	ldr	r3, [pc, #360]	; (81fdc <UDPHS_Handler+0x2d8>)
   81e74:	4798      	blx	r3
   81e76:	e7b3      	b.n	81de0 <UDPHS_Handler+0xdc>
		udd_ctrl_stall_data();
   81e78:	4b59      	ldr	r3, [pc, #356]	; (81fe0 <UDPHS_Handler+0x2dc>)
   81e7a:	4798      	blx	r3
		udd_ack_setup_received(0);
   81e7c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   81e80:	4b4a      	ldr	r3, [pc, #296]	; (81fac <UDPHS_Handler+0x2a8>)
   81e82:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
   81e86:	e757      	b.n	81d38 <UDPHS_Handler+0x34>
		udd_ctrl_stall_data();
   81e88:	4b55      	ldr	r3, [pc, #340]	; (81fe0 <UDPHS_Handler+0x2dc>)
   81e8a:	4798      	blx	r3
		udd_ack_setup_received(0);
   81e8c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   81e90:	4b46      	ldr	r3, [pc, #280]	; (81fac <UDPHS_Handler+0x2a8>)
   81e92:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
   81e96:	e74f      	b.n	81d38 <UDPHS_Handler+0x34>
		udd_ctrl_prev_payload_buf_cnt = 0;
   81e98:	2300      	movs	r3, #0
   81e9a:	4a4d      	ldr	r2, [pc, #308]	; (81fd0 <UDPHS_Handler+0x2cc>)
   81e9c:	8013      	strh	r3, [r2, #0]
		udd_ctrl_payload_buf_cnt = 0;
   81e9e:	4a4d      	ldr	r2, [pc, #308]	; (81fd4 <UDPHS_Handler+0x2d0>)
   81ea0:	8013      	strh	r3, [r2, #0]
		udd_ep_control_state = UDD_EPCTRL_DATA_IN;
   81ea2:	2202      	movs	r2, #2
   81ea4:	4b44      	ldr	r3, [pc, #272]	; (81fb8 <UDPHS_Handler+0x2b4>)
   81ea6:	701a      	strb	r2, [r3, #0]
		udd_ctrl_in_sent(); // Send first data transfer
   81ea8:	4b4e      	ldr	r3, [pc, #312]	; (81fe4 <UDPHS_Handler+0x2e0>)
   81eaa:	4798      	blx	r3
   81eac:	e744      	b.n	81d38 <UDPHS_Handler+0x34>
			udd_ctrl_send_zlp_in();
   81eae:	4b4e      	ldr	r3, [pc, #312]	; (81fe8 <UDPHS_Handler+0x2e4>)
   81eb0:	4798      	blx	r3
   81eb2:	e741      	b.n	81d38 <UDPHS_Handler+0x34>
		udd_ctrl_in_sent();
   81eb4:	4b4b      	ldr	r3, [pc, #300]	; (81fe4 <UDPHS_Handler+0x2e0>)
   81eb6:	4798      	blx	r3
   81eb8:	e73e      	b.n	81d38 <UDPHS_Handler+0x34>
	if (UDD_EPCTRL_DATA_OUT != udd_ep_control_state) {
   81eba:	4b3f      	ldr	r3, [pc, #252]	; (81fb8 <UDPHS_Handler+0x2b4>)
   81ebc:	781b      	ldrb	r3, [r3, #0]
   81ebe:	2b01      	cmp	r3, #1
   81ec0:	d00b      	beq.n	81eda <UDPHS_Handler+0x1d6>
		if ((UDD_EPCTRL_DATA_IN == udd_ep_control_state)
   81ec2:	2b02      	cmp	r3, #2
   81ec4:	d004      	beq.n	81ed0 <UDPHS_Handler+0x1cc>
				|| (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP ==
   81ec6:	2b04      	cmp	r3, #4
   81ec8:	d002      	beq.n	81ed0 <UDPHS_Handler+0x1cc>
			udd_ctrl_stall_data();
   81eca:	4b45      	ldr	r3, [pc, #276]	; (81fe0 <UDPHS_Handler+0x2dc>)
   81ecc:	4798      	blx	r3
   81ece:	e001      	b.n	81ed4 <UDPHS_Handler+0x1d0>
			udd_ctrl_endofrequest();
   81ed0:	4b41      	ldr	r3, [pc, #260]	; (81fd8 <UDPHS_Handler+0x2d4>)
   81ed2:	4798      	blx	r3
		udd_ctrl_init();
   81ed4:	4b41      	ldr	r3, [pc, #260]	; (81fdc <UDPHS_Handler+0x2d8>)
   81ed6:	4798      	blx	r3
   81ed8:	e72e      	b.n	81d38 <UDPHS_Handler+0x34>
	nb_data = udd_byte_count(0);
   81eda:	4b34      	ldr	r3, [pc, #208]	; (81fac <UDPHS_Handler+0x2a8>)
   81edc:	f8d3 011c 	ldr.w	r0, [r3, #284]	; 0x11c
   81ee0:	f3c0 500a 	ubfx	r0, r0, #20, #11
	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_buf_cnt + nb_data)) {
   81ee4:	4b39      	ldr	r3, [pc, #228]	; (81fcc <UDPHS_Handler+0x2c8>)
   81ee6:	899b      	ldrh	r3, [r3, #12]
   81ee8:	4a3a      	ldr	r2, [pc, #232]	; (81fd4 <UDPHS_Handler+0x2d0>)
   81eea:	8814      	ldrh	r4, [r2, #0]
   81eec:	1822      	adds	r2, r4, r0
   81eee:	4293      	cmp	r3, r2
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_buf_cnt;
   81ef0:	bfbc      	itt	lt
   81ef2:	1b1b      	sublt	r3, r3, r4
   81ef4:	b298      	uxthlt	r0, r3
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
   81ef6:	4b35      	ldr	r3, [pc, #212]	; (81fcc <UDPHS_Handler+0x2c8>)
   81ef8:	689a      	ldr	r2, [r3, #8]
	for (i = 0; i < nb_data; i++) {
   81efa:	b178      	cbz	r0, 81f1c <UDPHS_Handler+0x218>
   81efc:	1e63      	subs	r3, r4, #1
   81efe:	441a      	add	r2, r3
   81f00:	4b2f      	ldr	r3, [pc, #188]	; (81fc0 <UDPHS_Handler+0x2bc>)
		*ptr_dest++ = *ptr_src++;
   81f02:	f813 1b01 	ldrb.w	r1, [r3], #1
   81f06:	f802 1f01 	strb.w	r1, [r2, #1]!
	for (i = 0; i < nb_data; i++) {
   81f0a:	b2d9      	uxtb	r1, r3
   81f0c:	4281      	cmp	r1, r0
   81f0e:	d3f8      	bcc.n	81f02 <UDPHS_Handler+0x1fe>
	udd_ctrl_payload_buf_cnt += nb_data;
   81f10:	4404      	add	r4, r0
   81f12:	b2a4      	uxth	r4, r4
   81f14:	4b2f      	ldr	r3, [pc, #188]	; (81fd4 <UDPHS_Handler+0x2d0>)
   81f16:	801c      	strh	r4, [r3, #0]
	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data)
   81f18:	2840      	cmp	r0, #64	; 0x40
   81f1a:	d00e      	beq.n	81f3a <UDPHS_Handler+0x236>
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_buf_cnt;
   81f1c:	4b2b      	ldr	r3, [pc, #172]	; (81fcc <UDPHS_Handler+0x2c8>)
   81f1e:	819c      	strh	r4, [r3, #12]
		if (NULL != udd_g_ctrlreq.over_under_run) {
   81f20:	695b      	ldr	r3, [r3, #20]
   81f22:	b113      	cbz	r3, 81f2a <UDPHS_Handler+0x226>
			if (!udd_g_ctrlreq.over_under_run()) {
   81f24:	4798      	blx	r3
   81f26:	2800      	cmp	r0, #0
   81f28:	d034      	beq.n	81f94 <UDPHS_Handler+0x290>
		udd_ack_out_received(0);
   81f2a:	f44f 7200 	mov.w	r2, #512	; 0x200
   81f2e:	4b1f      	ldr	r3, [pc, #124]	; (81fac <UDPHS_Handler+0x2a8>)
   81f30:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		udd_ctrl_send_zlp_in();
   81f34:	4b2c      	ldr	r3, [pc, #176]	; (81fe8 <UDPHS_Handler+0x2e4>)
   81f36:	4798      	blx	r3
   81f38:	e6fe      	b.n	81d38 <UDPHS_Handler+0x34>
			|| (udd_g_ctrlreq.req.wLength <=
   81f3a:	4b24      	ldr	r3, [pc, #144]	; (81fcc <UDPHS_Handler+0x2c8>)
   81f3c:	88da      	ldrh	r2, [r3, #6]
			(udd_ctrl_prev_payload_buf_cnt +
   81f3e:	4b24      	ldr	r3, [pc, #144]	; (81fd0 <UDPHS_Handler+0x2cc>)
   81f40:	881b      	ldrh	r3, [r3, #0]
   81f42:	4423      	add	r3, r4
			|| (udd_g_ctrlreq.req.wLength <=
   81f44:	429a      	cmp	r2, r3
   81f46:	dde9      	ble.n	81f1c <UDPHS_Handler+0x218>
	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_buf_cnt) {
   81f48:	4b20      	ldr	r3, [pc, #128]	; (81fcc <UDPHS_Handler+0x2c8>)
   81f4a:	899b      	ldrh	r3, [r3, #12]
   81f4c:	42a3      	cmp	r3, r4
   81f4e:	d04d      	beq.n	81fec <UDPHS_Handler+0x2e8>
	udd_ack_out_received(0);
   81f50:	4a16      	ldr	r2, [pc, #88]	; (81fac <UDPHS_Handler+0x2a8>)
   81f52:	f44f 7300 	mov.w	r3, #512	; 0x200
   81f56:	f8c2 3118 	str.w	r3, [r2, #280]	; 0x118
	udd_ack_nak_in(0);
   81f5a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
   81f5e:	f8c2 1118 	str.w	r1, [r2, #280]	; 0x118
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
   81f62:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
   81f66:	fab3 f383 	clz	r3, r3
   81f6a:	095b      	lsrs	r3, r3, #5
   81f6c:	9302      	str	r3, [sp, #8]
  __ASM volatile ("cpsid i" : : : "memory");
   81f6e:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
   81f70:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   81f74:	2000      	movs	r0, #0
   81f76:	4b0e      	ldr	r3, [pc, #56]	; (81fb0 <UDPHS_Handler+0x2ac>)
   81f78:	7018      	strb	r0, [r3, #0]
	return flags;
   81f7a:	9b02      	ldr	r3, [sp, #8]
	udd_enable_nak_in_interrupt(0);
   81f7c:	f8c2 1104 	str.w	r1, [r2, #260]	; 0x104
	if (cpu_irq_is_enabled_flags(flags))
   81f80:	2b00      	cmp	r3, #0
   81f82:	f43f aed9 	beq.w	81d38 <UDPHS_Handler+0x34>
		cpu_irq_enable();
   81f86:	2201      	movs	r2, #1
   81f88:	4b09      	ldr	r3, [pc, #36]	; (81fb0 <UDPHS_Handler+0x2ac>)
   81f8a:	701a      	strb	r2, [r3, #0]
   81f8c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
   81f90:	b662      	cpsie	i
   81f92:	e6d1      	b.n	81d38 <UDPHS_Handler+0x34>
				udd_ctrl_stall_data();
   81f94:	4b12      	ldr	r3, [pc, #72]	; (81fe0 <UDPHS_Handler+0x2dc>)
   81f96:	4798      	blx	r3
				udd_ack_out_received(0);
   81f98:	f44f 7200 	mov.w	r2, #512	; 0x200
   81f9c:	4b03      	ldr	r3, [pc, #12]	; (81fac <UDPHS_Handler+0x2a8>)
   81f9e:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
   81fa2:	e6c9      	b.n	81d38 <UDPHS_Handler+0x34>
   81fa4:	00081791 	.word	0x00081791
   81fa8:	0008180d 	.word	0x0008180d
   81fac:	400a4000 	.word	0x400a4000
   81fb0:	200000da 	.word	0x200000da
   81fb4:	00080ca5 	.word	0x00080ca5
   81fb8:	200006f8 	.word	0x200006f8
   81fbc:	2000074b 	.word	0x2000074b
   81fc0:	20180000 	.word	0x20180000
   81fc4:	20180008 	.word	0x20180008
   81fc8:	00080ce5 	.word	0x00080ce5
   81fcc:	2000074c 	.word	0x2000074c
   81fd0:	200006f6 	.word	0x200006f6
   81fd4:	200006f4 	.word	0x200006f4
   81fd8:	0008199d 	.word	0x0008199d
   81fdc:	000818c1 	.word	0x000818c1
   81fe0:	00081921 	.word	0x00081921
   81fe4:	000819ad 	.word	0x000819ad
   81fe8:	00081939 	.word	0x00081939
		if (!udd_g_ctrlreq.over_under_run) {
   81fec:	4ba0      	ldr	r3, [pc, #640]	; (82270 <UDPHS_Handler+0x56c>)
   81fee:	695b      	ldr	r3, [r3, #20]
   81ff0:	b153      	cbz	r3, 82008 <UDPHS_Handler+0x304>
		if (!udd_g_ctrlreq.over_under_run()) {
   81ff2:	4798      	blx	r3
   81ff4:	b180      	cbz	r0, 82018 <UDPHS_Handler+0x314>
		udd_ctrl_prev_payload_buf_cnt += udd_ctrl_payload_buf_cnt;
   81ff6:	499f      	ldr	r1, [pc, #636]	; (82274 <UDPHS_Handler+0x570>)
   81ff8:	4a9f      	ldr	r2, [pc, #636]	; (82278 <UDPHS_Handler+0x574>)
   81ffa:	880b      	ldrh	r3, [r1, #0]
   81ffc:	8810      	ldrh	r0, [r2, #0]
   81ffe:	4403      	add	r3, r0
   82000:	800b      	strh	r3, [r1, #0]
		udd_ctrl_payload_buf_cnt = 0;
   82002:	2300      	movs	r3, #0
   82004:	8013      	strh	r3, [r2, #0]
   82006:	e7a3      	b.n	81f50 <UDPHS_Handler+0x24c>
			udd_ctrl_stall_data();
   82008:	4b9c      	ldr	r3, [pc, #624]	; (8227c <UDPHS_Handler+0x578>)
   8200a:	4798      	blx	r3
			udd_ack_out_received(0);
   8200c:	f44f 7200 	mov.w	r2, #512	; 0x200
   82010:	4b9b      	ldr	r3, [pc, #620]	; (82280 <UDPHS_Handler+0x57c>)
   82012:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
   82016:	e68f      	b.n	81d38 <UDPHS_Handler+0x34>
			udd_ctrl_stall_data();
   82018:	4b98      	ldr	r3, [pc, #608]	; (8227c <UDPHS_Handler+0x578>)
   8201a:	4798      	blx	r3
			udd_ack_out_received(0);
   8201c:	f44f 7200 	mov.w	r2, #512	; 0x200
   82020:	4b97      	ldr	r3, [pc, #604]	; (82280 <UDPHS_Handler+0x57c>)
   82022:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
   82026:	e687      	b.n	81d38 <UDPHS_Handler+0x34>
		udd_ack_nak_out(0);
   82028:	4b95      	ldr	r3, [pc, #596]	; (82280 <UDPHS_Handler+0x57c>)
   8202a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8202e:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	if (Is_udd_in_send(0))
   82032:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
   82036:	f413 6f80 	tst.w	r3, #1024	; 0x400
   8203a:	f47f ae7d 	bne.w	81d38 <UDPHS_Handler+0x34>
	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
   8203e:	4b91      	ldr	r3, [pc, #580]	; (82284 <UDPHS_Handler+0x580>)
   82040:	781b      	ldrb	r3, [r3, #0]
   82042:	2b03      	cmp	r3, #3
   82044:	f47f ae78 	bne.w	81d38 <UDPHS_Handler+0x34>
		udd_enable_stall_handshake(0);
   82048:	2220      	movs	r2, #32
   8204a:	4b8d      	ldr	r3, [pc, #564]	; (82280 <UDPHS_Handler+0x57c>)
   8204c:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
   82050:	e672      	b.n	81d38 <UDPHS_Handler+0x34>
		udd_ack_nak_in(0);
   82052:	4b8b      	ldr	r3, [pc, #556]	; (82280 <UDPHS_Handler+0x57c>)
   82054:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   82058:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	if (Is_udd_out_received(0))
   8205c:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
   82060:	f413 7f00 	tst.w	r3, #512	; 0x200
   82064:	f47f ae68 	bne.w	81d38 <UDPHS_Handler+0x34>
	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
   82068:	4b86      	ldr	r3, [pc, #536]	; (82284 <UDPHS_Handler+0x580>)
   8206a:	781b      	ldrb	r3, [r3, #0]
   8206c:	2b01      	cmp	r3, #1
   8206e:	d007      	beq.n	82080 <UDPHS_Handler+0x37c>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
   82070:	2b04      	cmp	r3, #4
   82072:	f47f ae61 	bne.w	81d38 <UDPHS_Handler+0x34>
		udd_enable_stall_handshake(0);
   82076:	2220      	movs	r2, #32
   82078:	4b81      	ldr	r3, [pc, #516]	; (82280 <UDPHS_Handler+0x57c>)
   8207a:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
   8207e:	e65b      	b.n	81d38 <UDPHS_Handler+0x34>
		udd_ctrl_send_zlp_in();
   82080:	4b81      	ldr	r3, [pc, #516]	; (82288 <UDPHS_Handler+0x584>)
   82082:	4798      	blx	r3
   82084:	e658      	b.n	81d38 <UDPHS_Handler+0x34>
			if (udd_endpoint_dma_get_status(ep)
   82086:	4b81      	ldr	r3, [pc, #516]	; (8228c <UDPHS_Handler+0x588>)
   82088:	eb03 1302 	add.w	r3, r3, r2, lsl #4
   8208c:	68d9      	ldr	r1, [r3, #12]
   8208e:	f011 0f01 	tst.w	r1, #1
   82092:	f47f ae51 	bne.w	81d38 <UDPHS_Handler+0x34>
			udd_disable_endpoint_dma_interrupt(ep);
   82096:	487a      	ldr	r0, [pc, #488]	; (82280 <UDPHS_Handler+0x57c>)
   82098:	6901      	ldr	r1, [r0, #16]
   8209a:	ea21 0606 	bic.w	r6, r1, r6
   8209e:	6106      	str	r6, [r0, #16]
			nb_remaining = (udd_endpoint_dma_get_status(ep) &
   820a0:	68dd      	ldr	r5, [r3, #12]
			if (nb_remaining) {
   820a2:	0c2d      	lsrs	r5, r5, #16
   820a4:	d00a      	beq.n	820bc <UDPHS_Handler+0x3b8>
				ptr_job->buf_cnt -= nb_remaining;
   820a6:	4b7a      	ldr	r3, [pc, #488]	; (82290 <UDPHS_Handler+0x58c>)
   820a8:	ea4f 0048 	mov.w	r0, r8, lsl #1
   820ac:	eb00 0408 	add.w	r4, r0, r8
   820b0:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
   820b4:	68e1      	ldr	r1, [r4, #12]
   820b6:	1b49      	subs	r1, r1, r5
   820b8:	60e1      	str	r1, [r4, #12]
				ptr_job->buf_size = ptr_job->buf_cnt;
   820ba:	60a1      	str	r1, [r4, #8]
			udd_ep_trans_done(ep);
   820bc:	4610      	mov	r0, r2
   820be:	4b75      	ldr	r3, [pc, #468]	; (82294 <UDPHS_Handler+0x590>)
   820c0:	4798      	blx	r3
   820c2:	e639      	b.n	81d38 <UDPHS_Handler+0x34>
			if (Is_udd_tx_pkt_ready_interrupt_enabled(ep)
					&& !Is_udd_tx_pkt_ready(ep)) {
				udd_disable_tx_pkt_ready_interrupt(ep);
   820c4:	0163      	lsls	r3, r4, #5
   820c6:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   820ca:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
   820ce:	f44f 6100 	mov.w	r1, #2048	; 0x800
   820d2:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
				// One bank is free then send a ZLP
				udd_raise_tx_pkt_ready(ep);
   820d6:	f8c3 1114 	str.w	r1, [r3, #276]	; 0x114
		ptr_job = &udd_ep_job[ep - 1];
   820da:	eb05 0545 	add.w	r5, r5, r5, lsl #1
				udd_ep_finish_job(ptr_job, false, ep);
   820de:	2100      	movs	r1, #0
   820e0:	486b      	ldr	r0, [pc, #428]	; (82290 <UDPHS_Handler+0x58c>)
   820e2:	eb00 00c5 	add.w	r0, r0, r5, lsl #3
   820e6:	4b6c      	ldr	r3, [pc, #432]	; (82298 <UDPHS_Handler+0x594>)
   820e8:	4798      	blx	r3
   820ea:	e625      	b.n	81d38 <UDPHS_Handler+0x34>
   820ec:	3301      	adds	r3, #1
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
   820ee:	2b04      	cmp	r3, #4
   820f0:	f000 80de 	beq.w	822b0 <UDPHS_Handler+0x5ac>
   820f4:	b2da      	uxtb	r2, r3
		ptr_job = &udd_ep_job[ep - 1];
   820f6:	461c      	mov	r4, r3
   820f8:	1e5d      	subs	r5, r3, #1
   820fa:	46a8      	mov	r8, r5
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
   820fc:	690f      	ldr	r7, [r1, #16]
   820fe:	fa0e f605 	lsl.w	r6, lr, r5
   82102:	4237      	tst	r7, r6
   82104:	d002      	beq.n	8210c <UDPHS_Handler+0x408>
				&& Is_udd_endpoint_dma_interrupt(ep)) {
   82106:	6948      	ldr	r0, [r1, #20]
   82108:	4206      	tst	r6, r0
   8210a:	d1bc      	bne.n	82086 <UDPHS_Handler+0x382>
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
   8210c:	690f      	ldr	r7, [r1, #16]
   8210e:	fa0c f604 	lsl.w	r6, ip, r4
   82112:	4237      	tst	r7, r6
   82114:	d0ea      	beq.n	820ec <UDPHS_Handler+0x3e8>
			if (Is_udd_tx_pkt_ready_interrupt_enabled(ep)
   82116:	eb01 1044 	add.w	r0, r1, r4, lsl #5
   8211a:	f8d0 010c 	ldr.w	r0, [r0, #268]	; 0x10c
   8211e:	f410 6f00 	tst.w	r0, #2048	; 0x800
   82122:	d006      	beq.n	82132 <UDPHS_Handler+0x42e>
					&& !Is_udd_tx_pkt_ready(ep)) {
   82124:	eb01 1044 	add.w	r0, r1, r4, lsl #5
   82128:	f8d0 011c 	ldr.w	r0, [r0, #284]	; 0x11c
   8212c:	f410 6f00 	tst.w	r0, #2048	; 0x800
   82130:	d0c8      	beq.n	820c4 <UDPHS_Handler+0x3c0>
				return true;
			}
			if (Is_udd_bank_interrupt_enabled(ep)
   82132:	eb01 1244 	add.w	r2, r1, r4, lsl #5
   82136:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
   8213a:	f412 2f80 	tst.w	r2, #262144	; 0x40000
   8213e:	d0d5      	beq.n	820ec <UDPHS_Handler+0x3e8>
					&& (0 == udd_nb_busy_bank(ep))) {
   82140:	eb01 1244 	add.w	r2, r1, r4, lsl #5
   82144:	f8d2 211c 	ldr.w	r2, [r2, #284]	; 0x11c
   82148:	f412 2f40 	tst.w	r2, #786432	; 0xc0000
   8214c:	d1ce      	bne.n	820ec <UDPHS_Handler+0x3e8>
				// End of background transfer on IN endpoint
				udd_disable_bank_interrupt(ep);
   8214e:	4b4c      	ldr	r3, [pc, #304]	; (82280 <UDPHS_Handler+0x57c>)
   82150:	eb03 1444 	add.w	r4, r3, r4, lsl #5
   82154:	f44f 2280 	mov.w	r2, #262144	; 0x40000
   82158:	f8c4 2108 	str.w	r2, [r4, #264]	; 0x108
				udd_disable_endpoint_interrupt(ep);
   8215c:	691a      	ldr	r2, [r3, #16]
   8215e:	ea22 0606 	bic.w	r6, r2, r6
   82162:	611e      	str	r6, [r3, #16]

				Assert(ptr_job->stall_requested);
				// A stall has been requested during background transfer
				ptr_job->stall_requested = false;
   82164:	eb08 0848 	add.w	r8, r8, r8, lsl #1
   82168:	4b49      	ldr	r3, [pc, #292]	; (82290 <UDPHS_Handler+0x58c>)
   8216a:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
   8216e:	f898 2014 	ldrb.w	r2, [r8, #20]
   82172:	f36f 0282 	bfc	r2, #2, #1
   82176:	f888 2014 	strb.w	r2, [r8, #20]
				udd_disable_endpoint_bank_autoswitch(ep);
   8217a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
   8217e:	f023 0302 	bic.w	r3, r3, #2
   82182:	f8c4 3108 	str.w	r3, [r4, #264]	; 0x108
				udd_enable_stall_handshake(ep);
   82186:	2320      	movs	r3, #32
   82188:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
				udd_reset_data_toggle(ep);
   8218c:	2340      	movs	r3, #64	; 0x40
   8218e:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
   82192:	e5d1      	b.n	81d38 <UDPHS_Handler+0x34>
		udd_ack_reset();
   82194:	4c3a      	ldr	r4, [pc, #232]	; (82280 <UDPHS_Handler+0x57c>)
   82196:	2310      	movs	r3, #16
   82198:	61a3      	str	r3, [r4, #24]
		udd_ep_finish_job(&udd_ep_job[i], true, i + 1);
   8219a:	4e3d      	ldr	r6, [pc, #244]	; (82290 <UDPHS_Handler+0x58c>)
   8219c:	2201      	movs	r2, #1
   8219e:	4611      	mov	r1, r2
   821a0:	4630      	mov	r0, r6
   821a2:	4d3d      	ldr	r5, [pc, #244]	; (82298 <UDPHS_Handler+0x594>)
   821a4:	47a8      	blx	r5
   821a6:	2202      	movs	r2, #2
   821a8:	2101      	movs	r1, #1
   821aa:	f106 0018 	add.w	r0, r6, #24
   821ae:	47a8      	blx	r5
   821b0:	2203      	movs	r2, #3
   821b2:	2101      	movs	r1, #1
   821b4:	f106 0030 	add.w	r0, r6, #48	; 0x30
   821b8:	47a8      	blx	r5
		udc_reset();
   821ba:	4b38      	ldr	r3, [pc, #224]	; (8229c <UDPHS_Handler+0x598>)
   821bc:	4798      	blx	r3
	udd_configure_address(0);
   821be:	6823      	ldr	r3, [r4, #0]
   821c0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   821c4:	6023      	str	r3, [r4, #0]
	udd_enable_address();
   821c6:	6823      	ldr	r3, [r4, #0]
   821c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   821cc:	6023      	str	r3, [r4, #0]
	udd_configure_endpoint(0,
   821ce:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
   821d2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
   821d6:	f023 0303 	bic.w	r3, r3, #3
   821da:	f043 0343 	orr.w	r3, r3, #67	; 0x43
   821de:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
	udd_enable_endpoint(0);
   821e2:	2301      	movs	r3, #1
   821e4:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
   821e8:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
   821ec:	fab3 f383 	clz	r3, r3
   821f0:	095b      	lsrs	r3, r3, #5
   821f2:	9303      	str	r3, [sp, #12]
  __ASM volatile ("cpsid i" : : : "memory");
   821f4:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
   821f6:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   821fa:	2200      	movs	r2, #0
   821fc:	4b28      	ldr	r3, [pc, #160]	; (822a0 <UDPHS_Handler+0x59c>)
   821fe:	701a      	strb	r2, [r3, #0]
	return flags;
   82200:	9a03      	ldr	r2, [sp, #12]
	udd_enable_setup_received_interrupt(0);
   82202:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   82206:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
	udd_enable_out_received_interrupt(0);
   8220a:	f44f 7300 	mov.w	r3, #512	; 0x200
   8220e:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
	udd_enable_endpoint_interrupt(0);
   82212:	6923      	ldr	r3, [r4, #16]
   82214:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   82218:	6123      	str	r3, [r4, #16]
	if (cpu_irq_is_enabled_flags(flags))
   8221a:	b12a      	cbz	r2, 82228 <UDPHS_Handler+0x524>
		cpu_irq_enable();
   8221c:	2201      	movs	r2, #1
   8221e:	4b20      	ldr	r3, [pc, #128]	; (822a0 <UDPHS_Handler+0x59c>)
   82220:	701a      	strb	r2, [r3, #0]
   82222:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
   82226:	b662      	cpsie	i
		udd_ctrl_init();
   82228:	4b1e      	ldr	r3, [pc, #120]	; (822a4 <UDPHS_Handler+0x5a0>)
   8222a:	4798      	blx	r3
		udd_enable_sof_interrupt();
   8222c:	4b14      	ldr	r3, [pc, #80]	; (82280 <UDPHS_Handler+0x57c>)
   8222e:	691a      	ldr	r2, [r3, #16]
   82230:	f042 0208 	orr.w	r2, r2, #8
   82234:	611a      	str	r2, [r3, #16]
		udd_enable_msof_interrupt();
   82236:	691a      	ldr	r2, [r3, #16]
   82238:	f042 0204 	orr.w	r2, r2, #4
   8223c:	611a      	str	r2, [r3, #16]
		udd_enable_suspend_interrupt();
   8223e:	691a      	ldr	r2, [r3, #16]
   82240:	f042 0202 	orr.w	r2, r2, #2
   82244:	611a      	str	r2, [r3, #16]
		goto udd_interrupt_end;
   82246:	e577      	b.n	81d38 <UDPHS_Handler+0x34>
		udd_ack_wake_up();
   82248:	4b0d      	ldr	r3, [pc, #52]	; (82280 <UDPHS_Handler+0x57c>)
   8224a:	2220      	movs	r2, #32
   8224c:	619a      	str	r2, [r3, #24]
		udd_disable_suspend_interrupt();
   8224e:	691a      	ldr	r2, [r3, #16]
   82250:	f022 0202 	bic.w	r2, r2, #2
   82254:	611a      	str	r2, [r3, #16]
		udd_enable_wake_up_interrupt();
   82256:	691a      	ldr	r2, [r3, #16]
   82258:	f042 0220 	orr.w	r2, r2, #32
   8225c:	611a      	str	r2, [r3, #16]
		udd_ack_suspend();
   8225e:	2202      	movs	r2, #2
   82260:	619a      	str	r2, [r3, #24]
		udd_disable_periph_ck();
   82262:	201d      	movs	r0, #29
   82264:	4b10      	ldr	r3, [pc, #64]	; (822a8 <UDPHS_Handler+0x5a4>)
   82266:	4798      	blx	r3
		udd_sleep_mode(false); // Enter in SUSPEND mode
   82268:	2000      	movs	r0, #0
   8226a:	4b10      	ldr	r3, [pc, #64]	; (822ac <UDPHS_Handler+0x5a8>)
   8226c:	4798      	blx	r3
		goto udd_interrupt_end;
   8226e:	e563      	b.n	81d38 <UDPHS_Handler+0x34>
   82270:	2000074c 	.word	0x2000074c
   82274:	200006f6 	.word	0x200006f6
   82278:	200006f4 	.word	0x200006f4
   8227c:	00081921 	.word	0x00081921
   82280:	400a4000 	.word	0x400a4000
   82284:	200006f8 	.word	0x200006f8
   82288:	00081939 	.word	0x00081939
   8228c:	400a4300 	.word	0x400a4300
   82290:	200006fc 	.word	0x200006fc
   82294:	00081b71 	.word	0x00081b71
   82298:	00081b39 	.word	0x00081b39
   8229c:	00080c5d 	.word	0x00080c5d
   822a0:	200000da 	.word	0x200000da
   822a4:	000818c1 	.word	0x000818c1
   822a8:	000817c5 	.word	0x000817c5
   822ac:	0008181d 	.word	0x0008181d
	if (Is_udd_reset()) {
   822b0:	4b17      	ldr	r3, [pc, #92]	; (82310 <UDPHS_Handler+0x60c>)
   822b2:	695b      	ldr	r3, [r3, #20]
   822b4:	f013 0f10 	tst.w	r3, #16
   822b8:	f47f af6c 	bne.w	82194 <UDPHS_Handler+0x490>
	if (Is_udd_suspend_interrupt_enabled() && Is_udd_suspend()) {
   822bc:	4b14      	ldr	r3, [pc, #80]	; (82310 <UDPHS_Handler+0x60c>)
   822be:	691b      	ldr	r3, [r3, #16]
   822c0:	f013 0f02 	tst.w	r3, #2
   822c4:	d004      	beq.n	822d0 <UDPHS_Handler+0x5cc>
   822c6:	4b12      	ldr	r3, [pc, #72]	; (82310 <UDPHS_Handler+0x60c>)
   822c8:	695b      	ldr	r3, [r3, #20]
   822ca:	f013 0f02 	tst.w	r3, #2
   822ce:	d1bb      	bne.n	82248 <UDPHS_Handler+0x544>
	if (Is_udd_wake_up()) {
   822d0:	4b0f      	ldr	r3, [pc, #60]	; (82310 <UDPHS_Handler+0x60c>)
   822d2:	695b      	ldr	r3, [r3, #20]
   822d4:	f013 0f20 	tst.w	r3, #32
   822d8:	f43f ad2e 	beq.w	81d38 <UDPHS_Handler+0x34>
		udd_sleep_mode(true); // Enter in IDLE mode
   822dc:	2001      	movs	r0, #1
   822de:	4b0d      	ldr	r3, [pc, #52]	; (82314 <UDPHS_Handler+0x610>)
   822e0:	4798      	blx	r3
		udd_ack_suspend();
   822e2:	4b0b      	ldr	r3, [pc, #44]	; (82310 <UDPHS_Handler+0x60c>)
   822e4:	2202      	movs	r2, #2
   822e6:	619a      	str	r2, [r3, #24]
		udd_ack_wake_up();
   822e8:	2220      	movs	r2, #32
   822ea:	619a      	str	r2, [r3, #24]
		udd_disable_wake_up_interrupt();
   822ec:	691a      	ldr	r2, [r3, #16]
   822ee:	f022 0220 	bic.w	r2, r2, #32
   822f2:	611a      	str	r2, [r3, #16]
		udd_enable_suspend_interrupt();
   822f4:	691a      	ldr	r2, [r3, #16]
   822f6:	f042 0202 	orr.w	r2, r2, #2
   822fa:	611a      	str	r2, [r3, #16]
		udd_enable_sof_interrupt();
   822fc:	691a      	ldr	r2, [r3, #16]
   822fe:	f042 0208 	orr.w	r2, r2, #8
   82302:	611a      	str	r2, [r3, #16]
		udd_enable_msof_interrupt();
   82304:	691a      	ldr	r2, [r3, #16]
   82306:	f042 0204 	orr.w	r2, r2, #4
   8230a:	611a      	str	r2, [r3, #16]
		goto udd_interrupt_end;
   8230c:	e514      	b.n	81d38 <UDPHS_Handler+0x34>
   8230e:	bf00      	nop
   82310:	400a4000 	.word	0x400a4000
   82314:	0008181d 	.word	0x0008181d

00082318 <udd_attach>:
{
   82318:	b510      	push	{r4, lr}
   8231a:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
   8231c:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
   82320:	fab3 f383 	clz	r3, r3
   82324:	095b      	lsrs	r3, r3, #5
   82326:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
   82328:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
   8232a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   8232e:	2200      	movs	r2, #0
   82330:	4b1b      	ldr	r3, [pc, #108]	; (823a0 <udd_attach+0x88>)
   82332:	701a      	strb	r2, [r3, #0]
	return flags;
   82334:	9c01      	ldr	r4, [sp, #4]
	udd_sleep_mode(true);
   82336:	2001      	movs	r0, #1
   82338:	4b1a      	ldr	r3, [pc, #104]	; (823a4 <udd_attach+0x8c>)
   8233a:	4798      	blx	r3
	udd_enable_periph_ck();
   8233c:	201d      	movs	r0, #29
   8233e:	4b1a      	ldr	r3, [pc, #104]	; (823a8 <udd_attach+0x90>)
   82340:	4798      	blx	r3
	udd_attach_device();
   82342:	4b1a      	ldr	r3, [pc, #104]	; (823ac <udd_attach+0x94>)
   82344:	681a      	ldr	r2, [r3, #0]
   82346:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
   8234a:	601a      	str	r2, [r3, #0]
   8234c:	681a      	ldr	r2, [r3, #0]
   8234e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
   82352:	601a      	str	r2, [r3, #0]
	udd_enable_reset_interrupt();
   82354:	691a      	ldr	r2, [r3, #16]
   82356:	f042 0210 	orr.w	r2, r2, #16
   8235a:	611a      	str	r2, [r3, #16]
	udd_enable_suspend_interrupt();
   8235c:	691a      	ldr	r2, [r3, #16]
   8235e:	f042 0202 	orr.w	r2, r2, #2
   82362:	611a      	str	r2, [r3, #16]
	udd_enable_wake_up_interrupt();
   82364:	691a      	ldr	r2, [r3, #16]
   82366:	f042 0220 	orr.w	r2, r2, #32
   8236a:	611a      	str	r2, [r3, #16]
	udd_enable_sof_interrupt();
   8236c:	691a      	ldr	r2, [r3, #16]
   8236e:	f042 0208 	orr.w	r2, r2, #8
   82372:	611a      	str	r2, [r3, #16]
	udd_ack_sof();
   82374:	2208      	movs	r2, #8
   82376:	619a      	str	r2, [r3, #24]
	udd_ack_msof();
   82378:	2204      	movs	r2, #4
   8237a:	619a      	str	r2, [r3, #24]
	udd_ack_reset();
   8237c:	2210      	movs	r2, #16
   8237e:	619a      	str	r2, [r3, #24]
	udd_ack_suspend();
   82380:	2202      	movs	r2, #2
   82382:	619a      	str	r2, [r3, #24]
	udd_ack_wake_up();
   82384:	2220      	movs	r2, #32
   82386:	619a      	str	r2, [r3, #24]
	udd_disable_periph_ck();
   82388:	201d      	movs	r0, #29
   8238a:	4b09      	ldr	r3, [pc, #36]	; (823b0 <udd_attach+0x98>)
   8238c:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
   8238e:	b12c      	cbz	r4, 8239c <udd_attach+0x84>
		cpu_irq_enable();
   82390:	2201      	movs	r2, #1
   82392:	4b03      	ldr	r3, [pc, #12]	; (823a0 <udd_attach+0x88>)
   82394:	701a      	strb	r2, [r3, #0]
   82396:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
   8239a:	b662      	cpsie	i
}
   8239c:	b002      	add	sp, #8
   8239e:	bd10      	pop	{r4, pc}
   823a0:	200000da 	.word	0x200000da
   823a4:	0008181d 	.word	0x0008181d
   823a8:	00081791 	.word	0x00081791
   823ac:	400a4000 	.word	0x400a4000
   823b0:	000817c5 	.word	0x000817c5

000823b4 <udd_enable>:
{
   823b4:	b530      	push	{r4, r5, lr}
   823b6:	b083      	sub	sp, #12
	sysclk_enable_usb();
   823b8:	4b34      	ldr	r3, [pc, #208]	; (8248c <udd_enable+0xd8>)
   823ba:	4798      	blx	r3
	udd_enable_periph_ck();
   823bc:	201d      	movs	r0, #29
   823be:	4b34      	ldr	r3, [pc, #208]	; (82490 <udd_enable+0xdc>)
   823c0:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
   823c2:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
   823c6:	fab3 f383 	clz	r3, r3
   823ca:	095b      	lsrs	r3, r3, #5
   823cc:	9300      	str	r3, [sp, #0]
  __ASM volatile ("cpsid i" : : : "memory");
   823ce:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
   823d0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   823d4:	2400      	movs	r4, #0
   823d6:	4b2f      	ldr	r3, [pc, #188]	; (82494 <udd_enable+0xe0>)
   823d8:	701c      	strb	r4, [r3, #0]
	return flags;
   823da:	9d00      	ldr	r5, [sp, #0]
	udd_enable_periph();
   823dc:	4a2e      	ldr	r2, [pc, #184]	; (82498 <udd_enable+0xe4>)
   823de:	6813      	ldr	r3, [r2, #0]
   823e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   823e4:	6013      	str	r3, [r2, #0]
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   823e6:	4b2d      	ldr	r3, [pc, #180]	; (8249c <udd_enable+0xe8>)
   823e8:	2150      	movs	r1, #80	; 0x50
   823ea:	f883 131d 	strb.w	r1, [r3, #797]	; 0x31d
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   823ee:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
   823f2:	6019      	str	r1, [r3, #0]
		udd_ep_job[i].busy = false;
   823f4:	4b2a      	ldr	r3, [pc, #168]	; (824a0 <udd_enable+0xec>)
   823f6:	7d19      	ldrb	r1, [r3, #20]
		udd_ep_job[i].stall_requested = false;
   823f8:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
   823fc:	f364 0182 	bfi	r1, r4, #2, #1
   82400:	7519      	strb	r1, [r3, #20]
		udd_ep_job[i].busy = false;
   82402:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
		udd_ep_job[i].stall_requested = false;
   82406:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
   8240a:	f364 0182 	bfi	r1, r4, #2, #1
   8240e:	f883 102c 	strb.w	r1, [r3, #44]	; 0x2c
		udd_ep_job[i].busy = false;
   82412:	f893 1044 	ldrb.w	r1, [r3, #68]	; 0x44
		udd_ep_job[i].stall_requested = false;
   82416:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
   8241a:	f364 0182 	bfi	r1, r4, #2, #1
   8241e:	f883 1044 	strb.w	r1, [r3, #68]	; 0x44
	udd_high_speed_disable();
   82422:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
   82426:	f043 0303 	orr.w	r3, r3, #3
   8242a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
	pmc_set_fast_startup_input(PMC_FSMR_USBAL);
   8242e:	f44f 2080 	mov.w	r0, #262144	; 0x40000
   82432:	4b1c      	ldr	r3, [pc, #112]	; (824a4 <udd_enable+0xf0>)
   82434:	4798      	blx	r3
	udd_b_idle = false;
   82436:	4b1c      	ldr	r3, [pc, #112]	; (824a8 <udd_enable+0xf4>)
   82438:	701c      	strb	r4, [r3, #0]
	if(sleepmgr_locks[mode] >= 0xff) {
   8243a:	4b1c      	ldr	r3, [pc, #112]	; (824ac <udd_enable+0xf8>)
   8243c:	78db      	ldrb	r3, [r3, #3]
   8243e:	2bff      	cmp	r3, #255	; 0xff
   82440:	d022      	beq.n	82488 <udd_enable+0xd4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
   82442:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
   82446:	fab3 f383 	clz	r3, r3
   8244a:	095b      	lsrs	r3, r3, #5
   8244c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
   8244e:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
   82450:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   82454:	2200      	movs	r2, #0
   82456:	4b0f      	ldr	r3, [pc, #60]	; (82494 <udd_enable+0xe0>)
   82458:	701a      	strb	r2, [r3, #0]
	return flags;
   8245a:	9901      	ldr	r1, [sp, #4]
	++sleepmgr_locks[mode];
   8245c:	4a13      	ldr	r2, [pc, #76]	; (824ac <udd_enable+0xf8>)
   8245e:	78d3      	ldrb	r3, [r2, #3]
   82460:	3301      	adds	r3, #1
   82462:	70d3      	strb	r3, [r2, #3]
	if (cpu_irq_is_enabled_flags(flags))
   82464:	b129      	cbz	r1, 82472 <udd_enable+0xbe>
		cpu_irq_enable();
   82466:	2201      	movs	r2, #1
   82468:	4b0a      	ldr	r3, [pc, #40]	; (82494 <udd_enable+0xe0>)
   8246a:	701a      	strb	r2, [r3, #0]
   8246c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
   82470:	b662      	cpsie	i
	udd_attach();
   82472:	4b0f      	ldr	r3, [pc, #60]	; (824b0 <udd_enable+0xfc>)
   82474:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
   82476:	b12d      	cbz	r5, 82484 <udd_enable+0xd0>
		cpu_irq_enable();
   82478:	2201      	movs	r2, #1
   8247a:	4b06      	ldr	r3, [pc, #24]	; (82494 <udd_enable+0xe0>)
   8247c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
   8247e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
   82482:	b662      	cpsie	i
}
   82484:	b003      	add	sp, #12
   82486:	bd30      	pop	{r4, r5, pc}
   82488:	e7fe      	b.n	82488 <udd_enable+0xd4>
   8248a:	bf00      	nop
   8248c:	00080339 	.word	0x00080339
   82490:	00081791 	.word	0x00081791
   82494:	200000da 	.word	0x200000da
   82498:	400a4000 	.word	0x400a4000
   8249c:	e000e100 	.word	0xe000e100
   824a0:	200006fc 	.word	0x200006fc
   824a4:	000817f9 	.word	0x000817f9
   824a8:	200006f2 	.word	0x200006f2
   824ac:	20000744 	.word	0x20000744
   824b0:	00082319 	.word	0x00082319

000824b4 <udd_is_high_speed>:
}
   824b4:	2000      	movs	r0, #0
   824b6:	4770      	bx	lr

000824b8 <udd_set_address>:
	udd_disable_address();
   824b8:	4b08      	ldr	r3, [pc, #32]	; (824dc <udd_set_address+0x24>)
   824ba:	681a      	ldr	r2, [r3, #0]
   824bc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
   824c0:	601a      	str	r2, [r3, #0]
	udd_configure_address(address);
   824c2:	681a      	ldr	r2, [r3, #0]
   824c4:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   824c8:	f000 007f 	and.w	r0, r0, #127	; 0x7f
   824cc:	4302      	orrs	r2, r0
   824ce:	601a      	str	r2, [r3, #0]
	udd_enable_address();
   824d0:	681a      	ldr	r2, [r3, #0]
   824d2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   824d6:	601a      	str	r2, [r3, #0]
   824d8:	4770      	bx	lr
   824da:	bf00      	nop
   824dc:	400a4000 	.word	0x400a4000

000824e0 <udd_getaddress>:
	return udd_get_configured_address();
   824e0:	4b02      	ldr	r3, [pc, #8]	; (824ec <udd_getaddress+0xc>)
   824e2:	6818      	ldr	r0, [r3, #0]
}
   824e4:	f000 007f 	and.w	r0, r0, #127	; 0x7f
   824e8:	4770      	bx	lr
   824ea:	bf00      	nop
   824ec:	400a4000 	.word	0x400a4000

000824f0 <udd_get_frame_number>:
	return udd_frame_number();
   824f0:	4b02      	ldr	r3, [pc, #8]	; (824fc <udd_get_frame_number+0xc>)
   824f2:	6858      	ldr	r0, [r3, #4]
}
   824f4:	f3c0 00ca 	ubfx	r0, r0, #3, #11
   824f8:	4770      	bx	lr
   824fa:	bf00      	nop
   824fc:	400a4000 	.word	0x400a4000

00082500 <udd_get_micro_frame_number>:
	return udd_micro_frame_number();
   82500:	4b02      	ldr	r3, [pc, #8]	; (8250c <udd_get_micro_frame_number+0xc>)
   82502:	6858      	ldr	r0, [r3, #4]
}
   82504:	f000 0007 	and.w	r0, r0, #7
   82508:	4770      	bx	lr
   8250a:	bf00      	nop
   8250c:	400a4000 	.word	0x400a4000

00082510 <udd_set_setup_payload>:
	udd_g_ctrlreq.payload = payload;
   82510:	4b01      	ldr	r3, [pc, #4]	; (82518 <udd_set_setup_payload+0x8>)
   82512:	6098      	str	r0, [r3, #8]
	udd_g_ctrlreq.payload_size = payload_size;
   82514:	8199      	strh	r1, [r3, #12]
   82516:	4770      	bx	lr
   82518:	2000074c 	.word	0x2000074c

0008251c <udd_ep_free>:
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
   8251c:	f000 020f 	and.w	r2, r0, #15
	if (USB_DEVICE_MAX_EP < ep_index) {
   82520:	2a03      	cmp	r2, #3
   82522:	d900      	bls.n	82526 <udd_ep_free+0xa>
   82524:	4770      	bx	lr
{
   82526:	b570      	push	{r4, r5, r6, lr}
	udd_disable_endpoint(ep_index);
   82528:	0153      	lsls	r3, r2, #5
   8252a:	f103 2040 	add.w	r0, r3, #1073758208	; 0x40004000
   8252e:	f500 2020 	add.w	r0, r0, #655360	; 0xa0000
   82532:	2101      	movs	r1, #1
   82534:	f8c0 1108 	str.w	r1, [r0, #264]	; 0x108
   82538:	4603      	mov	r3, r0
	udd_configure_endpoint_bank(ep_index, 0);
   8253a:	f8d0 0100 	ldr.w	r0, [r0, #256]	; 0x100
   8253e:	f020 00c0 	bic.w	r0, r0, #192	; 0xc0
   82542:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	udd_ep_finish_job(&udd_ep_job[ep - 1], true, ep);
   82546:	1e56      	subs	r6, r2, #1
   82548:	4c07      	ldr	r4, [pc, #28]	; (82568 <udd_ep_free+0x4c>)
   8254a:	fa06 f501 	lsl.w	r5, r6, r1
   8254e:	19a8      	adds	r0, r5, r6
   82550:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
   82554:	4b05      	ldr	r3, [pc, #20]	; (8256c <udd_ep_free+0x50>)
   82556:	4798      	blx	r3
	udd_ep_job[ep_index - 1].stall_requested = false;
   82558:	4435      	add	r5, r6
   8255a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
   8255e:	7d23      	ldrb	r3, [r4, #20]
   82560:	f36f 0382 	bfc	r3, #2, #1
   82564:	7523      	strb	r3, [r4, #20]
   82566:	bd70      	pop	{r4, r5, r6, pc}
   82568:	200006fc 	.word	0x200006fc
   8256c:	00081b39 	.word	0x00081b39

00082570 <udd_ep_is_halted>:
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
   82570:	f000 000f 	and.w	r0, r0, #15
	return (Is_udd_endpoint_stall_requested(ep_index)
   82574:	0143      	lsls	r3, r0, #5
   82576:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   8257a:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
   8257e:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
			|| ptr_job->stall_requested);
   82582:	f013 0f20 	tst.w	r3, #32
   82586:	d109      	bne.n	8259c <udd_ep_is_halted+0x2c>
   82588:	3801      	subs	r0, #1
   8258a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
   8258e:	4b04      	ldr	r3, [pc, #16]	; (825a0 <udd_ep_is_halted+0x30>)
   82590:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
   82594:	7d00      	ldrb	r0, [r0, #20]
   82596:	f3c0 0080 	ubfx	r0, r0, #2, #1
   8259a:	4770      	bx	lr
   8259c:	2001      	movs	r0, #1
}
   8259e:	4770      	bx	lr
   825a0:	200006fc 	.word	0x200006fc

000825a4 <udd_ep_set_halt>:
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
   825a4:	f000 030f 	and.w	r3, r0, #15
	if (USB_DEVICE_MAX_EP < ep_index) {
   825a8:	2b03      	cmp	r3, #3
   825aa:	d852      	bhi.n	82652 <udd_ep_set_halt+0xae>
	if (Is_udd_endpoint_stall_requested(ep_index) // Endpoint stalled
   825ac:	015a      	lsls	r2, r3, #5
   825ae:	f102 2240 	add.w	r2, r2, #1073758208	; 0x40004000
   825b2:	f502 2220 	add.w	r2, r2, #655360	; 0xa0000
   825b6:	f8d2 211c 	ldr.w	r2, [r2, #284]	; 0x11c
   825ba:	f012 0f20 	tst.w	r2, #32
   825be:	d14a      	bne.n	82656 <udd_ep_set_halt+0xb2>
{
   825c0:	b410      	push	{r4}
	ptr_job = &udd_ep_job[ep_index - 1];
   825c2:	1e59      	subs	r1, r3, #1
			|| ptr_job->stall_requested) { // Endpoint stall is requested
   825c4:	eb01 0441 	add.w	r4, r1, r1, lsl #1
   825c8:	4a26      	ldr	r2, [pc, #152]	; (82664 <udd_ep_set_halt+0xc0>)
   825ca:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
   825ce:	7d12      	ldrb	r2, [r2, #20]
   825d0:	f012 0f04 	tst.w	r2, #4
   825d4:	d141      	bne.n	8265a <udd_ep_set_halt+0xb6>
	if (ptr_job->busy == true) {
   825d6:	f012 0f01 	tst.w	r2, #1
   825da:	d141      	bne.n	82660 <udd_ep_set_halt+0xbc>
	if ((ep & USB_EP_DIR_IN) && (0 != udd_nb_busy_bank(ep_index))) {
   825dc:	f010 0f80 	tst.w	r0, #128	; 0x80
   825e0:	d113      	bne.n	8260a <udd_ep_set_halt+0x66>
	udd_disable_endpoint_bank_autoswitch(ep_index);
   825e2:	015b      	lsls	r3, r3, #5
   825e4:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   825e8:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
   825ec:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   825f0:	f022 0202 	bic.w	r2, r2, #2
   825f4:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	udd_ack_stall(ep_index);
   825f8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   825fc:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	udd_enable_stall_handshake(ep_index);
   82600:	2220      	movs	r2, #32
   82602:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	return true;
   82606:	2001      	movs	r0, #1
   82608:	e028      	b.n	8265c <udd_ep_set_halt+0xb8>
	if ((ep & USB_EP_DIR_IN) && (0 != udd_nb_busy_bank(ep_index))) {
   8260a:	015a      	lsls	r2, r3, #5
   8260c:	f102 2240 	add.w	r2, r2, #1073758208	; 0x40004000
   82610:	f502 2220 	add.w	r2, r2, #655360	; 0xa0000
   82614:	f8d2 211c 	ldr.w	r2, [r2, #284]	; 0x11c
   82618:	f412 2f40 	tst.w	r2, #786432	; 0xc0000
   8261c:	d0e1      	beq.n	825e2 <udd_ep_set_halt+0x3e>
			ptr_job->stall_requested = true;
   8261e:	4a11      	ldr	r2, [pc, #68]	; (82664 <udd_ep_set_halt+0xc0>)
   82620:	eb02 01c4 	add.w	r1, r2, r4, lsl #3
   82624:	f101 0210 	add.w	r2, r1, #16
   82628:	7d09      	ldrb	r1, [r1, #20]
   8262a:	f041 0104 	orr.w	r1, r1, #4
   8262e:	7111      	strb	r1, [r2, #4]
			udd_enable_bank_interrupt(ep_index);
   82630:	490d      	ldr	r1, [pc, #52]	; (82668 <udd_ep_set_halt+0xc4>)
   82632:	f103 0208 	add.w	r2, r3, #8
   82636:	eb01 1242 	add.w	r2, r1, r2, lsl #5
   8263a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
   8263e:	6050      	str	r0, [r2, #4]
			udd_enable_endpoint_interrupt(ep_index);
   82640:	6908      	ldr	r0, [r1, #16]
   82642:	f44f 7280 	mov.w	r2, #256	; 0x100
   82646:	fa02 f303 	lsl.w	r3, r2, r3
   8264a:	4303      	orrs	r3, r0
   8264c:	610b      	str	r3, [r1, #16]
			return true;
   8264e:	2001      	movs	r0, #1
   82650:	e004      	b.n	8265c <udd_ep_set_halt+0xb8>
		return false;
   82652:	2000      	movs	r0, #0
   82654:	4770      	bx	lr
		return true; // Already STALL
   82656:	2001      	movs	r0, #1
   82658:	4770      	bx	lr
   8265a:	2001      	movs	r0, #1
}
   8265c:	bc10      	pop	{r4}
   8265e:	4770      	bx	lr
		return false; // Job on going, stall impossible
   82660:	2000      	movs	r0, #0
   82662:	e7fb      	b.n	8265c <udd_ep_set_halt+0xb8>
   82664:	200006fc 	.word	0x200006fc
   82668:	400a4000 	.word	0x400a4000

0008266c <udd_ep_clear_halt>:
	ep &= USB_EP_ADDR_MASK;
   8266c:	f000 000f 	and.w	r0, r0, #15
	if (USB_DEVICE_MAX_EP < ep)
   82670:	2803      	cmp	r0, #3
   82672:	d864      	bhi.n	8273e <udd_ep_clear_halt+0xd2>
{
   82674:	b538      	push	{r3, r4, r5, lr}
	ptr_job = &udd_ep_job[ep - 1];
   82676:	1e42      	subs	r2, r0, #1
	if (ptr_job->stall_requested) {
   82678:	eb02 0142 	add.w	r1, r2, r2, lsl #1
   8267c:	4b37      	ldr	r3, [pc, #220]	; (8275c <udd_ep_clear_halt+0xf0>)
   8267e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
   82682:	7d1b      	ldrb	r3, [r3, #20]
   82684:	f013 0f04 	tst.w	r3, #4
   82688:	d05b      	beq.n	82742 <udd_ep_clear_halt+0xd6>
		ptr_job->stall_requested = false;
   8268a:	460b      	mov	r3, r1
   8268c:	4933      	ldr	r1, [pc, #204]	; (8275c <udd_ep_clear_halt+0xf0>)
   8268e:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
   82692:	7d19      	ldrb	r1, [r3, #20]
   82694:	f36f 0182 	bfc	r1, #2, #1
   82698:	7519      	strb	r1, [r3, #20]
		udd_disable_bank_interrupt(ep);
   8269a:	4b31      	ldr	r3, [pc, #196]	; (82760 <udd_ep_clear_halt+0xf4>)
   8269c:	eb03 1540 	add.w	r5, r3, r0, lsl #5
   826a0:	f44f 2180 	mov.w	r1, #262144	; 0x40000
   826a4:	f8c5 1108 	str.w	r1, [r5, #264]	; 0x108
		udd_disable_endpoint_interrupt(ep);
   826a8:	6919      	ldr	r1, [r3, #16]
   826aa:	f44f 7480 	mov.w	r4, #256	; 0x100
   826ae:	4084      	lsls	r4, r0
   826b0:	ea21 0104 	bic.w	r1, r1, r4
   826b4:	6119      	str	r1, [r3, #16]
	if (Is_udd_endpoint_stall_requested(ep)) {
   826b6:	f8d5 311c 	ldr.w	r3, [r5, #284]	; 0x11c
   826ba:	f013 0f20 	tst.w	r3, #32
   826be:	d024      	beq.n	8270a <udd_ep_clear_halt+0x9e>
		if (Is_udd_stall(ep)) {
   826c0:	0143      	lsls	r3, r0, #5
   826c2:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   826c6:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
   826ca:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
   826ce:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   826d2:	d00b      	beq.n	826ec <udd_ep_clear_halt+0x80>
			udd_ack_stall(ep);
   826d4:	0143      	lsls	r3, r0, #5
   826d6:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   826da:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
   826de:	f44f 5100 	mov.w	r1, #8192	; 0x2000
   826e2:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
			udd_reset_data_toggle(ep);
   826e6:	2140      	movs	r1, #64	; 0x40
   826e8:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
		udd_disable_stall_handshake(ep);
   826ec:	0143      	lsls	r3, r0, #5
   826ee:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   826f2:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
   826f6:	2120      	movs	r1, #32
   826f8:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
   826fc:	4618      	mov	r0, r3
		udd_enable_endpoint_bank_autoswitch(ep);
   826fe:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
   82702:	f043 0302 	orr.w	r3, r3, #2
   82706:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
		if (ptr_job->busy == true) {
   8270a:	eb02 0342 	add.w	r3, r2, r2, lsl #1
   8270e:	4913      	ldr	r1, [pc, #76]	; (8275c <udd_ep_clear_halt+0xf0>)
   82710:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
   82714:	7d1b      	ldrb	r3, [r3, #20]
   82716:	f013 0f01 	tst.w	r3, #1
   8271a:	d101      	bne.n	82720 <udd_ep_clear_halt+0xb4>
	return true;
   8271c:	2001      	movs	r0, #1
   8271e:	bd38      	pop	{r3, r4, r5, pc}
			ptr_job->busy = false;
   82720:	4608      	mov	r0, r1
   82722:	0051      	lsls	r1, r2, #1
   82724:	188b      	adds	r3, r1, r2
   82726:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
   8272a:	7d1c      	ldrb	r4, [r3, #20]
   8272c:	f36f 0400 	bfc	r4, #0, #1
   82730:	751c      	strb	r4, [r3, #20]
			ptr_job->call_nohalt();
   82732:	440a      	add	r2, r1
   82734:	f850 3032 	ldr.w	r3, [r0, r2, lsl #3]
   82738:	4798      	blx	r3
	return true;
   8273a:	2001      	movs	r0, #1
   8273c:	bd38      	pop	{r3, r4, r5, pc}
		return false;
   8273e:	2000      	movs	r0, #0
   82740:	4770      	bx	lr
	if (Is_udd_endpoint_stall_requested(ep)) {
   82742:	0143      	lsls	r3, r0, #5
   82744:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   82748:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
   8274c:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
   82750:	f013 0f20 	tst.w	r3, #32
   82754:	d1b4      	bne.n	826c0 <udd_ep_clear_halt+0x54>
	return true;
   82756:	2001      	movs	r0, #1
}
   82758:	bd38      	pop	{r3, r4, r5, pc}
   8275a:	bf00      	nop
   8275c:	200006fc 	.word	0x200006fc
   82760:	400a4000 	.word	0x400a4000

00082764 <udd_ep_run>:
	ep &= USB_EP_ADDR_MASK;
   82764:	f000 000f 	and.w	r0, r0, #15
	if (USB_DEVICE_MAX_EP < ep) {
   82768:	2803      	cmp	r0, #3
   8276a:	d86c      	bhi.n	82846 <udd_ep_run+0xe2>
{
   8276c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8276e:	b083      	sub	sp, #12
	if ((!Is_udd_endpoint_enabled(ep))
   82770:	0144      	lsls	r4, r0, #5
   82772:	f104 2440 	add.w	r4, r4, #1073758208	; 0x40004000
   82776:	f504 2420 	add.w	r4, r4, #655360	; 0xa0000
   8277a:	f8d4 410c 	ldr.w	r4, [r4, #268]	; 0x10c
   8277e:	f014 0f01 	tst.w	r4, #1
   82782:	d062      	beq.n	8284a <udd_ep_run+0xe6>
			|| Is_udd_endpoint_stall_requested(ep)
   82784:	0144      	lsls	r4, r0, #5
   82786:	f104 2440 	add.w	r4, r4, #1073758208	; 0x40004000
   8278a:	f504 2420 	add.w	r4, r4, #655360	; 0xa0000
   8278e:	f8d4 411c 	ldr.w	r4, [r4, #284]	; 0x11c
   82792:	f014 0f20 	tst.w	r4, #32
   82796:	d15b      	bne.n	82850 <udd_ep_run+0xec>
	ptr_job = &udd_ep_job[ep - 1];
   82798:	1e44      	subs	r4, r0, #1
			|| ptr_job->stall_requested) {
   8279a:	eb04 0644 	add.w	r6, r4, r4, lsl #1
   8279e:	4d2f      	ldr	r5, [pc, #188]	; (8285c <udd_ep_run+0xf8>)
   827a0:	eb05 05c6 	add.w	r5, r5, r6, lsl #3
   827a4:	7d2d      	ldrb	r5, [r5, #20]
   827a6:	f015 0f04 	tst.w	r5, #4
   827aa:	d153      	bne.n	82854 <udd_ep_run+0xf0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
   827ac:	f3ef 8510 	mrs	r5, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
   827b0:	fab5 f585 	clz	r5, r5
   827b4:	096d      	lsrs	r5, r5, #5
   827b6:	9501      	str	r5, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
   827b8:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
   827ba:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   827be:	2600      	movs	r6, #0
   827c0:	4d27      	ldr	r5, [pc, #156]	; (82860 <udd_ep_run+0xfc>)
   827c2:	702e      	strb	r6, [r5, #0]
	return flags;
   827c4:	9f01      	ldr	r7, [sp, #4]
	if (ptr_job->busy == true) {
   827c6:	eb04 0544 	add.w	r5, r4, r4, lsl #1
   827ca:	4e24      	ldr	r6, [pc, #144]	; (8285c <udd_ep_run+0xf8>)
   827cc:	eb06 05c5 	add.w	r5, r6, r5, lsl #3
   827d0:	7d2d      	ldrb	r5, [r5, #20]
   827d2:	f015 0f01 	tst.w	r5, #1
   827d6:	d009      	beq.n	827ec <udd_ep_run+0x88>
	if (cpu_irq_is_enabled_flags(flags))
   827d8:	2f00      	cmp	r7, #0
   827da:	d03d      	beq.n	82858 <udd_ep_run+0xf4>
		cpu_irq_enable();
   827dc:	2201      	movs	r2, #1
   827de:	4b20      	ldr	r3, [pc, #128]	; (82860 <udd_ep_run+0xfc>)
   827e0:	701a      	strb	r2, [r3, #0]
   827e2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
   827e6:	b662      	cpsie	i
		return false; // Job already on going
   827e8:	2000      	movs	r0, #0
   827ea:	e02f      	b.n	8284c <udd_ep_run+0xe8>
	ptr_job->busy = true;
   827ec:	eb04 0544 	add.w	r5, r4, r4, lsl #1
   827f0:	4e1a      	ldr	r6, [pc, #104]	; (8285c <udd_ep_run+0xf8>)
   827f2:	eb06 05c5 	add.w	r5, r6, r5, lsl #3
   827f6:	7d2e      	ldrb	r6, [r5, #20]
   827f8:	f046 0601 	orr.w	r6, r6, #1
   827fc:	752e      	strb	r6, [r5, #20]
	if (cpu_irq_is_enabled_flags(flags))
   827fe:	b12f      	cbz	r7, 8280c <udd_ep_run+0xa8>
		cpu_irq_enable();
   82800:	2601      	movs	r6, #1
   82802:	4d17      	ldr	r5, [pc, #92]	; (82860 <udd_ep_run+0xfc>)
   82804:	702e      	strb	r6, [r5, #0]
  __ASM volatile ("dmb 0xF":::"memory");
   82806:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
   8280a:	b662      	cpsie	i
	ptr_job->buf = buf;
   8280c:	4f13      	ldr	r7, [pc, #76]	; (8285c <udd_ep_run+0xf8>)
   8280e:	eb04 0544 	add.w	r5, r4, r4, lsl #1
   82812:	00ed      	lsls	r5, r5, #3
   82814:	197e      	adds	r6, r7, r5
   82816:	6072      	str	r2, [r6, #4]
	ptr_job->buf_size = buf_size;
   82818:	60b3      	str	r3, [r6, #8]
	ptr_job->buf_cnt = 0;
   8281a:	2200      	movs	r2, #0
   8281c:	60f2      	str	r2, [r6, #12]
	ptr_job->buf_load = 0;
   8281e:	6132      	str	r2, [r6, #16]
	ptr_job->call_trans = callback;
   82820:	9a08      	ldr	r2, [sp, #32]
   82822:	517a      	str	r2, [r7, r5]
	ptr_job->b_shortpacket = b_shortpacket || (buf_size == 0);
   82824:	b911      	cbnz	r1, 8282c <udd_ep_run+0xc8>
   82826:	fab3 f183 	clz	r1, r3
   8282a:	0949      	lsrs	r1, r1, #5
   8282c:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   82830:	4b0a      	ldr	r3, [pc, #40]	; (8285c <udd_ep_run+0xf8>)
   82832:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
   82836:	7d23      	ldrb	r3, [r4, #20]
   82838:	f361 0341 	bfi	r3, r1, #1, #1
   8283c:	7523      	strb	r3, [r4, #20]
	udd_ep_trans_done(ep);
   8283e:	4b09      	ldr	r3, [pc, #36]	; (82864 <udd_ep_run+0x100>)
   82840:	4798      	blx	r3
	return true;
   82842:	2001      	movs	r0, #1
   82844:	e002      	b.n	8284c <udd_ep_run+0xe8>
		return false;
   82846:	2000      	movs	r0, #0
   82848:	4770      	bx	lr
		return false; // Endpoint is halted
   8284a:	2000      	movs	r0, #0
}
   8284c:	b003      	add	sp, #12
   8284e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return false; // Endpoint is halted
   82850:	2000      	movs	r0, #0
   82852:	e7fb      	b.n	8284c <udd_ep_run+0xe8>
   82854:	2000      	movs	r0, #0
   82856:	e7f9      	b.n	8284c <udd_ep_run+0xe8>
		return false; // Job already on going
   82858:	2000      	movs	r0, #0
   8285a:	e7f7      	b.n	8284c <udd_ep_run+0xe8>
   8285c:	200006fc 	.word	0x200006fc
   82860:	200000da 	.word	0x200000da
   82864:	00081b71 	.word	0x00081b71

00082868 <udd_ep_alloc>:
{
   82868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8286c:	b083      	sub	sp, #12
	ep = ep & USB_EP_ADDR_MASK;
   8286e:	f000 060f 	and.w	r6, r0, #15
	if (ep > USB_DEVICE_MAX_EP) {
   82872:	2e03      	cmp	r6, #3
   82874:	f200 80ff 	bhi.w	82a76 <udd_ep_alloc+0x20e>
	if (Is_udd_endpoint_enabled(ep)) {
   82878:	0173      	lsls	r3, r6, #5
   8287a:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   8287e:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
   82882:	f8d3 710c 	ldr.w	r7, [r3, #268]	; 0x10c
   82886:	f017 0701 	ands.w	r7, r7, #1
   8288a:	f040 80fa 	bne.w	82a82 <udd_ep_alloc+0x21a>
	switch (bmAttributes & USB_EP_TYPE_MASK) {
   8288e:	f001 0403 	and.w	r4, r1, #3
   82892:	2c02      	cmp	r4, #2
   82894:	f000 80fb 	beq.w	82a8e <udd_ep_alloc+0x226>
   82898:	2c03      	cmp	r4, #3
   8289a:	d014      	beq.n	828c6 <udd_ep_alloc+0x5e>
   8289c:	2c01      	cmp	r4, #1
   8289e:	d002      	beq.n	828a6 <udd_ep_alloc+0x3e>
		return false;
   828a0:	f04f 0e00 	mov.w	lr, #0
   828a4:	e0e9      	b.n	82a7a <udd_ep_alloc+0x212>
		b_iso_hbw = Is_udd_endpoint_high_bw_supported(ep);
   828a6:	b15e      	cbz	r6, 828c0 <udd_ep_alloc+0x58>
   828a8:	f1a6 0e03 	sub.w	lr, r6, #3
   828ac:	fa5f fe8e 	uxtb.w	lr, lr
   828b0:	f1be 0f01 	cmp.w	lr, #1
   828b4:	bf94      	ite	ls
   828b6:	f04f 0e00 	movls.w	lr, #0
   828ba:	f04f 0e01 	movhi.w	lr, #1
   828be:	e0e8      	b.n	82a92 <udd_ep_alloc+0x22a>
   828c0:	f04f 0e00 	mov.w	lr, #0
		break;
   828c4:	e0e5      	b.n	82a92 <udd_ep_alloc+0x22a>
	bool b_iso_hbw = false;
   828c6:	f04f 0e00 	mov.w	lr, #0
		bank = UDPHS_EPTCFG_BK_NUMBER_1 >> UDPHS_EPTCFG_BK_NUMBER_Pos;
   828ca:	f04f 0801 	mov.w	r8, #1
   828ce:	e0e2      	b.n	82a96 <udd_ep_alloc+0x22e>
			nb_tran = 2;
   828d0:	f04f 0c02 	mov.w	ip, #2
   828d4:	e0f0      	b.n	82ab8 <udd_ep_alloc+0x250>
	} else if (MaxEndpointSize & (0x3u << 11)) {
   828d6:	f412 5fc0 	tst.w	r2, #6144	; 0x1800
   828da:	f040 80ce 	bne.w	82a7a <udd_ep_alloc+0x212>
	uint8_t nb_bank, bank, nb_tran = 0, i;
   828de:	f04f 0c00 	mov.w	ip, #0
   828e2:	e0ec      	b.n	82abe <udd_ep_alloc+0x256>
	udd_configure_endpoint(ep, bmAttributes, (b_dir_in ? 1 : 0),
   828e4:	f240 72ff 	movw	r2, #2047	; 0x7ff
   828e8:	fab2 f282 	clz	r2, r2
   828ec:	ea41 1388 	orr.w	r3, r1, r8, lsl #6
   828f0:	4303      	orrs	r3, r0
   828f2:	f1c2 021c 	rsb	r2, r2, #28
   828f6:	4313      	orrs	r3, r2
   828f8:	f1be 0f00 	cmp.w	lr, #0
   828fc:	d001      	beq.n	82902 <udd_ep_alloc+0x9a>
   828fe:	ea4f 270c 	mov.w	r7, ip, lsl #8
   82902:	433b      	orrs	r3, r7
   82904:	f3c3 0309 	ubfx	r3, r3, #0, #10
   82908:	432b      	orrs	r3, r5
   8290a:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
	if (!Is_udd_endpoint_mapped(ep)) {
   8290e:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
   82912:	2b00      	cmp	r3, #0
   82914:	db04      	blt.n	82920 <udd_ep_alloc+0xb8>
		return false;
   82916:	f04f 0e00 	mov.w	lr, #0
   8291a:	e0ae      	b.n	82a7a <udd_ep_alloc+0x212>
	udd_configure_endpoint(ep, bmAttributes, (b_dir_in ? 1 : 0),
   8291c:	220f      	movs	r2, #15
   8291e:	e7e3      	b.n	828e8 <udd_ep_alloc+0x80>
	udd_enable_endpoint(ep);
   82920:	2301      	movs	r3, #1
   82922:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
   82926:	2303      	movs	r3, #3
   82928:	2700      	movs	r7, #0
		if (Is_udd_endpoint_enabled(i)) {
   8292a:	4875      	ldr	r0, [pc, #468]	; (82b00 <udd_ep_alloc+0x298>)
			udd_disable_endpoint(i);
   8292c:	2401      	movs	r4, #1
   8292e:	e003      	b.n	82938 <udd_ep_alloc+0xd0>
	for (i = USB_DEVICE_MAX_EP; i >= ep; i--) {
   82930:	3b01      	subs	r3, #1
   82932:	b2db      	uxtb	r3, r3
   82934:	429e      	cmp	r6, r3
   82936:	d81e      	bhi.n	82976 <udd_ep_alloc+0x10e>
		if (Is_udd_endpoint_enabled(i)) {
   82938:	eb00 1243 	add.w	r2, r0, r3, lsl #5
   8293c:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
   82940:	f012 0f01 	tst.w	r2, #1
   82944:	d0f4      	beq.n	82930 <udd_ep_alloc+0xc8>
   82946:	015a      	lsls	r2, r3, #5
   82948:	f102 2240 	add.w	r2, r2, #1073758208	; 0x40004000
   8294c:	f502 2220 	add.w	r2, r2, #655360	; 0xa0000
			bank = udd_get_endpoint_bank(i);
   82950:	f8d2 1100 	ldr.w	r1, [r2, #256]	; 0x100
			ep_allocated |=  bank << (i * 2);
   82954:	f3c1 1181 	ubfx	r1, r1, #6, #2
   82958:	005d      	lsls	r5, r3, #1
   8295a:	40a9      	lsls	r1, r5
   8295c:	430f      	orrs	r7, r1
   8295e:	b2bf      	uxth	r7, r7
			udd_disable_endpoint(i);
   82960:	eb00 1143 	add.w	r1, r0, r3, lsl #5
   82964:	f8c1 4108 	str.w	r4, [r1, #264]	; 0x108
			udd_configure_endpoint_bank(i, 0);
   82968:	f8d2 1100 	ldr.w	r1, [r2, #256]	; 0x100
   8296c:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
   82970:	f8c2 1100 	str.w	r1, [r2, #256]	; 0x100
   82974:	e7dc      	b.n	82930 <udd_ep_alloc+0xc8>
   82976:	0075      	lsls	r5, r6, #1
   82978:	4634      	mov	r4, r6
   8297a:	eb06 0646 	add.w	r6, r6, r6, lsl #1
   8297e:	4b61      	ldr	r3, [pc, #388]	; (82b04 <udd_ep_alloc+0x29c>)
   82980:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
		bool b_restart = ptr_job->busy;
   82984:	4698      	mov	r8, r3
		udd_enable_endpoint(i);
   82986:	f04f 0901 	mov.w	r9, #1
			b_restart = udd_ep_run(i,
   8298a:	f8df a17c 	ldr.w	sl, [pc, #380]	; 82b08 <udd_ep_alloc+0x2a0>
   8298e:	e022      	b.n	829d6 <udd_ep_alloc+0x16e>
			if (NULL == ptr_job->call_trans) {
   82990:	eb01 0341 	add.w	r3, r1, r1, lsl #1
   82994:	4a5b      	ldr	r2, [pc, #364]	; (82b04 <udd_ep_alloc+0x29c>)
   82996:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
   8299a:	2c00      	cmp	r4, #0
   8299c:	d074      	beq.n	82a88 <udd_ep_alloc+0x220>
			if (Is_udd_endpoint_in(i)) {
   8299e:	f10e 0308 	add.w	r3, lr, #8
   829a2:	015b      	lsls	r3, r3, #5
   829a4:	4a56      	ldr	r2, [pc, #344]	; (82b00 <udd_ep_alloc+0x298>)
   829a6:	58d3      	ldr	r3, [r2, r3]
   829a8:	f013 0f08 	tst.w	r3, #8
				i |= USB_EP_DIR_IN;
   829ac:	bf18      	it	ne
   829ae:	f040 0080 	orrne.w	r0, r0, #128	; 0x80
			ptr_job->call_trans(UDD_EP_TRANSFER_ABORT,
   829b2:	eb01 0141 	add.w	r1, r1, r1, lsl #1
   829b6:	4b53      	ldr	r3, [pc, #332]	; (82b04 <udd_ep_alloc+0x29c>)
   829b8:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   829bc:	4602      	mov	r2, r0
   829be:	68c9      	ldr	r1, [r1, #12]
   829c0:	2001      	movs	r0, #1
   829c2:	47a0      	blx	r4
			return false;
   829c4:	f04f 0e00 	mov.w	lr, #0
   829c8:	e057      	b.n	82a7a <udd_ep_alloc+0x212>
   829ca:	3502      	adds	r5, #2
   829cc:	3401      	adds	r4, #1
   829ce:	3618      	adds	r6, #24
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
   829d0:	b2e3      	uxtb	r3, r4
   829d2:	2b03      	cmp	r3, #3
   829d4:	d84c      	bhi.n	82a70 <udd_ep_alloc+0x208>
   829d6:	b2e0      	uxtb	r0, r4
		udd_ep_job_t *ptr_job = &udd_ep_job[i - 1];
   829d8:	46a6      	mov	lr, r4
		bank = (ep_allocated >> (i * 2)) & 0x03;
   829da:	fa47 f205 	asr.w	r2, r7, r5
		if (bank == 0) {
   829de:	f012 0203 	ands.w	r2, r2, #3
   829e2:	d0f2      	beq.n	829ca <udd_ep_alloc+0x162>
   829e4:	1e61      	subs	r1, r4, #1
		bool b_restart = ptr_job->busy;
   829e6:	eb01 0341 	add.w	r3, r1, r1, lsl #1
   829ea:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
   829ee:	f893 b014 	ldrb.w	fp, [r3, #20]
   829f2:	f00b 0c01 	and.w	ip, fp, #1
		ptr_job->busy = false;
   829f6:	f36f 0b00 	bfc	fp, #0, #1
   829fa:	f883 b014 	strb.w	fp, [r3, #20]
   829fe:	0163      	lsls	r3, r4, #5
   82a00:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   82a04:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
		udd_configure_endpoint_bank(i, bank);
   82a08:	f8d3 b100 	ldr.w	fp, [r3, #256]	; 0x100
   82a0c:	f02b 0bc0 	bic.w	fp, fp, #192	; 0xc0
   82a10:	ea4b 1282 	orr.w	r2, fp, r2, lsl #6
   82a14:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
		udd_enable_endpoint(i);
   82a18:	f8c3 9104 	str.w	r9, [r3, #260]	; 0x104
		if (!Is_udd_endpoint_mapped(i)) {
   82a1c:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
   82a20:	2a00      	cmp	r2, #0
   82a22:	dab5      	bge.n	82990 <udd_ep_alloc+0x128>
		udd_enable_endpoint_bank_autoswitch(i);
   82a24:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
   82a28:	f042 0202 	orr.w	r2, r2, #2
   82a2c:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
		if (b_restart) {
   82a30:	f1bc 0f00 	cmp.w	ip, #0
   82a34:	d0c9      	beq.n	829ca <udd_ep_alloc+0x162>
			ptr_job->buf_cnt -= ptr_job->buf_load;
   82a36:	f856 3c0c 	ldr.w	r3, [r6, #-12]
   82a3a:	f856 2c08 	ldr.w	r2, [r6, #-8]
   82a3e:	1a9a      	subs	r2, r3, r2
   82a40:	f846 2c0c 	str.w	r2, [r6, #-12]
			b_restart = udd_ep_run(i,
   82a44:	f856 3c10 	ldr.w	r3, [r6, #-16]
					ptr_job->b_shortpacket,
   82a48:	eb01 0141 	add.w	r1, r1, r1, lsl #1
   82a4c:	eb08 01c1 	add.w	r1, r8, r1, lsl #3
   82a50:	f891 e014 	ldrb.w	lr, [r1, #20]
			b_restart = udd_ep_run(i,
   82a54:	f856 1c18 	ldr.w	r1, [r6, #-24]
   82a58:	9100      	str	r1, [sp, #0]
   82a5a:	1a9b      	subs	r3, r3, r2
   82a5c:	f856 1c14 	ldr.w	r1, [r6, #-20]
   82a60:	440a      	add	r2, r1
   82a62:	f3ce 0140 	ubfx	r1, lr, #1, #1
   82a66:	47d0      	blx	sl
			if (!b_restart) {
   82a68:	4686      	mov	lr, r0
   82a6a:	2800      	cmp	r0, #0
   82a6c:	d1ad      	bne.n	829ca <udd_ep_alloc+0x162>
   82a6e:	e004      	b.n	82a7a <udd_ep_alloc+0x212>
	return true;
   82a70:	f04f 0e01 	mov.w	lr, #1
   82a74:	e001      	b.n	82a7a <udd_ep_alloc+0x212>
		return false;
   82a76:	f04f 0e00 	mov.w	lr, #0
}
   82a7a:	4670      	mov	r0, lr
   82a7c:	b003      	add	sp, #12
   82a7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return false;
   82a82:	f04f 0e00 	mov.w	lr, #0
   82a86:	e7f8      	b.n	82a7a <udd_ep_alloc+0x212>
				return false;
   82a88:	f04f 0e00 	mov.w	lr, #0
   82a8c:	e7f5      	b.n	82a7a <udd_ep_alloc+0x212>
	bool b_iso_hbw = false;
   82a8e:	f04f 0e00 	mov.w	lr, #0
		bank = UDPHS_EPTCFG_BK_NUMBER_2 >> UDPHS_EPTCFG_BK_NUMBER_Pos;
   82a92:	f04f 0802 	mov.w	r8, #2
	if (b_iso_hbw) {
   82a96:	f1be 0f00 	cmp.w	lr, #0
   82a9a:	f43f af1c 	beq.w	828d6 <udd_ep_alloc+0x6e>
		switch(MaxEndpointSize & (0x3u << 11)) {
   82a9e:	f402 53c0 	and.w	r3, r2, #6144	; 0x1800
   82aa2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
   82aa6:	f43f af13 	beq.w	828d0 <udd_ep_alloc+0x68>
			nb_tran = 1;
   82aaa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
   82aae:	bf0c      	ite	eq
   82ab0:	f04f 0c03 	moveq.w	ip, #3
   82ab4:	f04f 0c01 	movne.w	ip, #1
		MaxEndpointSize &= ~(0x3u << 11);
   82ab8:	f422 52c0 	bic.w	r2, r2, #6144	; 0x1800
   82abc:	b292      	uxth	r2, r2
   82abe:	0174      	lsls	r4, r6, #5
   82ac0:	f104 2440 	add.w	r4, r4, #1073758208	; 0x40004000
   82ac4:	f504 2420 	add.w	r4, r4, #655360	; 0xa0000
	udd_configure_endpoint(ep, bmAttributes, (b_dir_in ? 1 : 0),
   82ac8:	f8d4 5100 	ldr.w	r5, [r4, #256]	; 0x100
   82acc:	f425 757f 	bic.w	r5, r5, #1020	; 0x3fc
   82ad0:	f025 0503 	bic.w	r5, r5, #3
   82ad4:	0109      	lsls	r1, r1, #4
   82ad6:	f001 0130 	and.w	r1, r1, #48	; 0x30
   82ada:	b240      	sxtb	r0, r0
   82adc:	2800      	cmp	r0, #0
   82ade:	bfac      	ite	ge
   82ae0:	4638      	movge	r0, r7
   82ae2:	2008      	movlt	r0, #8
   82ae4:	f5a2 6380 	sub.w	r3, r2, #1024	; 0x400
   82ae8:	b29b      	uxth	r3, r3
   82aea:	f5b3 4f7c 	cmp.w	r3, #64512	; 0xfc00
   82aee:	f4ff aef9 	bcc.w	828e4 <udd_ep_alloc+0x7c>
   82af2:	2a08      	cmp	r2, #8
   82af4:	f67f af12 	bls.w	8291c <udd_ep_alloc+0xb4>
   82af8:	0052      	lsls	r2, r2, #1
   82afa:	3a01      	subs	r2, #1
   82afc:	e6f4      	b.n	828e8 <udd_ep_alloc+0x80>
   82afe:	bf00      	nop
   82b00:	400a4000 	.word	0x400a4000
   82b04:	200006fc 	.word	0x200006fc
   82b08:	00082765 	.word	0x00082765

00082b0c <udd_ep_abort>:
{
   82b0c:	b510      	push	{r4, lr}
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
   82b0e:	f000 020f 	and.w	r2, r0, #15
	udd_endpoint_dma_set_control(ep_index, 0);
   82b12:	4b13      	ldr	r3, [pc, #76]	; (82b60 <udd_ep_abort+0x54>)
   82b14:	eb03 1302 	add.w	r3, r3, r2, lsl #4
   82b18:	2100      	movs	r1, #0
   82b1a:	6099      	str	r1, [r3, #8]
	if (ep & USB_EP_DIR_IN) {
   82b1c:	f010 0f80 	tst.w	r0, #128	; 0x80
   82b20:	d116      	bne.n	82b50 <udd_ep_abort+0x44>
	udd_ep_finish_job(&udd_ep_job[ep - 1], true, ep);
   82b22:	1e50      	subs	r0, r2, #1
   82b24:	eb00 0040 	add.w	r0, r0, r0, lsl #1
   82b28:	2101      	movs	r1, #1
   82b2a:	4b0e      	ldr	r3, [pc, #56]	; (82b64 <udd_ep_abort+0x58>)
   82b2c:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
   82b30:	4b0d      	ldr	r3, [pc, #52]	; (82b68 <udd_ep_abort+0x5c>)
   82b32:	4798      	blx	r3
   82b34:	bd10      	pop	{r4, pc}
			udd_kill_last_in_bank(ep_index);
   82b36:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114
			while(Is_udd_kill_last(ep_index));
   82b3a:	f8d1 311c 	ldr.w	r3, [r1, #284]	; 0x11c
   82b3e:	f413 7f00 	tst.w	r3, #512	; 0x200
   82b42:	d1fa      	bne.n	82b3a <udd_ep_abort+0x2e>
		for(;udd_nb_busy_bank(ep_index);) {
   82b44:	f8d0 311c 	ldr.w	r3, [r0, #284]	; 0x11c
   82b48:	f413 2f40 	tst.w	r3, #786432	; 0xc0000
   82b4c:	d1f3      	bne.n	82b36 <udd_ep_abort+0x2a>
   82b4e:	e7e8      	b.n	82b22 <udd_ep_abort+0x16>
   82b50:	4906      	ldr	r1, [pc, #24]	; (82b6c <udd_ep_abort+0x60>)
   82b52:	eb01 1042 	add.w	r0, r1, r2, lsl #5
			udd_kill_last_in_bank(ep_index);
   82b56:	f44f 7400 	mov.w	r4, #512	; 0x200
			while(Is_udd_kill_last(ep_index));
   82b5a:	4601      	mov	r1, r0
   82b5c:	e7f2      	b.n	82b44 <udd_ep_abort+0x38>
   82b5e:	bf00      	nop
   82b60:	400a4300 	.word	0x400a4300
   82b64:	200006fc 	.word	0x200006fc
   82b68:	00081b39 	.word	0x00081b39
   82b6c:	400a4000 	.word	0x400a4000

00082b70 <systemStart>:
#include "sleepmgr.h" //sleep manager
#include "sysclk.h" //system clock
#include "udc.h" // USB device stack
#include <string.h>

void systemStart(){
   82b70:	b510      	push	{r4, lr}
	board_init();
   82b72:	4b0c      	ldr	r3, [pc, #48]	; (82ba4 <systemStart+0x34>)
   82b74:	4798      	blx	r3
	sysclk_init();
   82b76:	4c0c      	ldr	r4, [pc, #48]	; (82ba8 <systemStart+0x38>)
   82b78:	47a0      	blx	r4
	irq_initialize_vectors(); //  
	cpu_irq_enable(); // 
   82b7a:	2101      	movs	r1, #1
   82b7c:	4b0b      	ldr	r3, [pc, #44]	; (82bac <systemStart+0x3c>)
   82b7e:	7019      	strb	r1, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
   82b80:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
   82b84:	b662      	cpsie	i
		sleepmgr_locks[i] = 0;
   82b86:	4b0a      	ldr	r3, [pc, #40]	; (82bb0 <systemStart+0x40>)
   82b88:	2200      	movs	r2, #0
   82b8a:	701a      	strb	r2, [r3, #0]
   82b8c:	705a      	strb	r2, [r3, #1]
   82b8e:	709a      	strb	r2, [r3, #2]
   82b90:	70da      	strb	r2, [r3, #3]
   82b92:	711a      	strb	r2, [r3, #4]
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
   82b94:	7159      	strb	r1, [r3, #5]
	sleepmgr_init(); // sleep manager
	sysclk_init(); // clock service
   82b96:	47a0      	blx	r4
	udc_start(); // USB 
   82b98:	4b06      	ldr	r3, [pc, #24]	; (82bb4 <systemStart+0x44>)
   82b9a:	4798      	blx	r3
 * then it will attach device when an acceptable Vbus
 * level from the host is detected.
 */
static inline void udc_attach(void)
{
	udd_attach();
   82b9c:	4b06      	ldr	r3, [pc, #24]	; (82bb8 <systemStart+0x48>)
   82b9e:	4798      	blx	r3
   82ba0:	bd10      	pop	{r4, pc}
   82ba2:	bf00      	nop
   82ba4:	00081135 	.word	0x00081135
   82ba8:	0008036d 	.word	0x0008036d
   82bac:	200000da 	.word	0x200000da
   82bb0:	20000744 	.word	0x20000744
   82bb4:	00080c51 	.word	0x00080c51
   82bb8:	00082319 	.word	0x00082319

00082bbc <blinkGreen>:
	udc_attach(); //  
}

void blinkGreen(){
   82bbc:	b538      	push	{r3, r4, r5, lr}
	LED_On(LED1_GPIO);
   82bbe:	2021      	movs	r0, #33	; 0x21
   82bc0:	4b05      	ldr	r3, [pc, #20]	; (82bd8 <blinkGreen+0x1c>)
   82bc2:	4798      	blx	r3
	delay_ms(1000);
   82bc4:	4d05      	ldr	r5, [pc, #20]	; (82bdc <blinkGreen+0x20>)
   82bc6:	4628      	mov	r0, r5
   82bc8:	4c05      	ldr	r4, [pc, #20]	; (82be0 <blinkGreen+0x24>)
   82bca:	47a0      	blx	r4
	LED_Off(LED1_GPIO);
   82bcc:	2021      	movs	r0, #33	; 0x21
   82bce:	4b05      	ldr	r3, [pc, #20]	; (82be4 <blinkGreen+0x28>)
   82bd0:	4798      	blx	r3
	delay_ms(1000);	
   82bd2:	4628      	mov	r0, r5
   82bd4:	47a0      	blx	r4
   82bd6:	bd38      	pop	{r3, r4, r5, pc}
   82bd8:	0008138d 	.word	0x0008138d
   82bdc:	0068a1b7 	.word	0x0068a1b7
   82be0:	20000001 	.word	0x20000001
   82be4:	00081351 	.word	0x00081351

00082be8 <blinkRed>:
}

void blinkRed(){	
   82be8:	b538      	push	{r3, r4, r5, lr}
	LED_On(LED0_GPIO);
   82bea:	2020      	movs	r0, #32
   82bec:	4b05      	ldr	r3, [pc, #20]	; (82c04 <blinkRed+0x1c>)
   82bee:	4798      	blx	r3
	delay_ms(1000);
   82bf0:	4d05      	ldr	r5, [pc, #20]	; (82c08 <blinkRed+0x20>)
   82bf2:	4628      	mov	r0, r5
   82bf4:	4c05      	ldr	r4, [pc, #20]	; (82c0c <blinkRed+0x24>)
   82bf6:	47a0      	blx	r4
	LED_Off(LED0_GPIO);
   82bf8:	2020      	movs	r0, #32
   82bfa:	4b05      	ldr	r3, [pc, #20]	; (82c10 <blinkRed+0x28>)
   82bfc:	4798      	blx	r3
	delay_ms(1000);
   82bfe:	4628      	mov	r0, r5
   82c00:	47a0      	blx	r4
   82c02:	bd38      	pop	{r3, r4, r5, pc}
   82c04:	0008138d 	.word	0x0008138d
   82c08:	0068a1b7 	.word	0x0068a1b7
   82c0c:	20000001 	.word	0x20000001
   82c10:	00081351 	.word	0x00081351

00082c14 <main>:
		//received_data;
		//data_to_transmit;
	}*/
}

int main(void) {	
   82c14:	b570      	push	{r4, r5, r6, lr}
	
	char *msg;
	//string 

	systemStart();
   82c16:	4b0d      	ldr	r3, [pc, #52]	; (82c4c <main+0x38>)
   82c18:	4798      	blx	r3

	while(1) {		
		//strlen(msg);
		switch(udi_cdc_getc()){
   82c1a:	4c0d      	ldr	r4, [pc, #52]	; (82c50 <main+0x3c>)
			case '1':				
				msg="green\r\n";
				udi_cdc_write_buf(msg, strlen(msg)*sizeof(*msg));
   82c1c:	4e0d      	ldr	r6, [pc, #52]	; (82c54 <main+0x40>)
   82c1e:	4d0e      	ldr	r5, [pc, #56]	; (82c58 <main+0x44>)
   82c20:	e004      	b.n	82c2c <main+0x18>
   82c22:	2107      	movs	r1, #7
   82c24:	4630      	mov	r0, r6
   82c26:	47a8      	blx	r5
				blinkGreen();
   82c28:	4b0c      	ldr	r3, [pc, #48]	; (82c5c <main+0x48>)
   82c2a:	4798      	blx	r3
		switch(udi_cdc_getc()){
   82c2c:	47a0      	blx	r4
   82c2e:	2831      	cmp	r0, #49	; 0x31
   82c30:	d0f7      	beq.n	82c22 <main+0xe>
   82c32:	2832      	cmp	r0, #50	; 0x32
   82c34:	d003      	beq.n	82c3e <main+0x2a>
				udi_cdc_write_buf(msg, strlen(msg)*sizeof(*msg));
				blinkRed();
				break;
			default:
				msg="fuck you\r\n";
				udi_cdc_write_buf(msg, strlen(msg)*sizeof(*msg));
   82c36:	210a      	movs	r1, #10
   82c38:	4809      	ldr	r0, [pc, #36]	; (82c60 <main+0x4c>)
   82c3a:	47a8      	blx	r5
				break;	
   82c3c:	e7f6      	b.n	82c2c <main+0x18>
				udi_cdc_write_buf(msg, strlen(msg)*sizeof(*msg));
   82c3e:	2105      	movs	r1, #5
   82c40:	4808      	ldr	r0, [pc, #32]	; (82c64 <main+0x50>)
   82c42:	47a8      	blx	r5
				blinkRed();
   82c44:	4b08      	ldr	r3, [pc, #32]	; (82c68 <main+0x54>)
   82c46:	4798      	blx	r3
				break;
   82c48:	e7f0      	b.n	82c2c <main+0x18>
   82c4a:	bf00      	nop
   82c4c:	00082b71 	.word	0x00082b71
   82c50:	0008094d 	.word	0x0008094d
   82c54:	00082ee0 	.word	0x00082ee0
   82c58:	00080aa1 	.word	0x00080aa1
   82c5c:	00082bbd 	.word	0x00082bbd
   82c60:	00082ef0 	.word	0x00082ef0
   82c64:	00082ee8 	.word	0x00082ee8
   82c68:	00082be9 	.word	0x00082be9

00082c6c <__libc_init_array>:
   82c6c:	b570      	push	{r4, r5, r6, lr}
   82c6e:	4e0f      	ldr	r6, [pc, #60]	; (82cac <__libc_init_array+0x40>)
   82c70:	4d0f      	ldr	r5, [pc, #60]	; (82cb0 <__libc_init_array+0x44>)
   82c72:	1b76      	subs	r6, r6, r5
   82c74:	10b6      	asrs	r6, r6, #2
   82c76:	bf18      	it	ne
   82c78:	2400      	movne	r4, #0
   82c7a:	d005      	beq.n	82c88 <__libc_init_array+0x1c>
   82c7c:	3401      	adds	r4, #1
   82c7e:	f855 3b04 	ldr.w	r3, [r5], #4
   82c82:	4798      	blx	r3
   82c84:	42a6      	cmp	r6, r4
   82c86:	d1f9      	bne.n	82c7c <__libc_init_array+0x10>
   82c88:	4e0a      	ldr	r6, [pc, #40]	; (82cb4 <__libc_init_array+0x48>)
   82c8a:	4d0b      	ldr	r5, [pc, #44]	; (82cb8 <__libc_init_array+0x4c>)
   82c8c:	f000 f938 	bl	82f00 <_init>
   82c90:	1b76      	subs	r6, r6, r5
   82c92:	10b6      	asrs	r6, r6, #2
   82c94:	bf18      	it	ne
   82c96:	2400      	movne	r4, #0
   82c98:	d006      	beq.n	82ca8 <__libc_init_array+0x3c>
   82c9a:	3401      	adds	r4, #1
   82c9c:	f855 3b04 	ldr.w	r3, [r5], #4
   82ca0:	4798      	blx	r3
   82ca2:	42a6      	cmp	r6, r4
   82ca4:	d1f9      	bne.n	82c9a <__libc_init_array+0x2e>
   82ca6:	bd70      	pop	{r4, r5, r6, pc}
   82ca8:	bd70      	pop	{r4, r5, r6, pc}
   82caa:	bf00      	nop
   82cac:	00082f0c 	.word	0x00082f0c
   82cb0:	00082f0c 	.word	0x00082f0c
   82cb4:	00082f14 	.word	0x00082f14
   82cb8:	00082f0c 	.word	0x00082f0c

00082cbc <memcpy>:
   82cbc:	4684      	mov	ip, r0
   82cbe:	ea41 0300 	orr.w	r3, r1, r0
   82cc2:	f013 0303 	ands.w	r3, r3, #3
   82cc6:	d149      	bne.n	82d5c <memcpy+0xa0>
   82cc8:	3a40      	subs	r2, #64	; 0x40
   82cca:	d323      	bcc.n	82d14 <memcpy+0x58>
   82ccc:	680b      	ldr	r3, [r1, #0]
   82cce:	6003      	str	r3, [r0, #0]
   82cd0:	684b      	ldr	r3, [r1, #4]
   82cd2:	6043      	str	r3, [r0, #4]
   82cd4:	688b      	ldr	r3, [r1, #8]
   82cd6:	6083      	str	r3, [r0, #8]
   82cd8:	68cb      	ldr	r3, [r1, #12]
   82cda:	60c3      	str	r3, [r0, #12]
   82cdc:	690b      	ldr	r3, [r1, #16]
   82cde:	6103      	str	r3, [r0, #16]
   82ce0:	694b      	ldr	r3, [r1, #20]
   82ce2:	6143      	str	r3, [r0, #20]
   82ce4:	698b      	ldr	r3, [r1, #24]
   82ce6:	6183      	str	r3, [r0, #24]
   82ce8:	69cb      	ldr	r3, [r1, #28]
   82cea:	61c3      	str	r3, [r0, #28]
   82cec:	6a0b      	ldr	r3, [r1, #32]
   82cee:	6203      	str	r3, [r0, #32]
   82cf0:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   82cf2:	6243      	str	r3, [r0, #36]	; 0x24
   82cf4:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   82cf6:	6283      	str	r3, [r0, #40]	; 0x28
   82cf8:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   82cfa:	62c3      	str	r3, [r0, #44]	; 0x2c
   82cfc:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   82cfe:	6303      	str	r3, [r0, #48]	; 0x30
   82d00:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   82d02:	6343      	str	r3, [r0, #52]	; 0x34
   82d04:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   82d06:	6383      	str	r3, [r0, #56]	; 0x38
   82d08:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   82d0a:	63c3      	str	r3, [r0, #60]	; 0x3c
   82d0c:	3040      	adds	r0, #64	; 0x40
   82d0e:	3140      	adds	r1, #64	; 0x40
   82d10:	3a40      	subs	r2, #64	; 0x40
   82d12:	d2db      	bcs.n	82ccc <memcpy+0x10>
   82d14:	3230      	adds	r2, #48	; 0x30
   82d16:	d30b      	bcc.n	82d30 <memcpy+0x74>
   82d18:	680b      	ldr	r3, [r1, #0]
   82d1a:	6003      	str	r3, [r0, #0]
   82d1c:	684b      	ldr	r3, [r1, #4]
   82d1e:	6043      	str	r3, [r0, #4]
   82d20:	688b      	ldr	r3, [r1, #8]
   82d22:	6083      	str	r3, [r0, #8]
   82d24:	68cb      	ldr	r3, [r1, #12]
   82d26:	60c3      	str	r3, [r0, #12]
   82d28:	3010      	adds	r0, #16
   82d2a:	3110      	adds	r1, #16
   82d2c:	3a10      	subs	r2, #16
   82d2e:	d2f3      	bcs.n	82d18 <memcpy+0x5c>
   82d30:	320c      	adds	r2, #12
   82d32:	d305      	bcc.n	82d40 <memcpy+0x84>
   82d34:	f851 3b04 	ldr.w	r3, [r1], #4
   82d38:	f840 3b04 	str.w	r3, [r0], #4
   82d3c:	3a04      	subs	r2, #4
   82d3e:	d2f9      	bcs.n	82d34 <memcpy+0x78>
   82d40:	3204      	adds	r2, #4
   82d42:	d008      	beq.n	82d56 <memcpy+0x9a>
   82d44:	07d2      	lsls	r2, r2, #31
   82d46:	bf1c      	itt	ne
   82d48:	f811 3b01 	ldrbne.w	r3, [r1], #1
   82d4c:	f800 3b01 	strbne.w	r3, [r0], #1
   82d50:	d301      	bcc.n	82d56 <memcpy+0x9a>
   82d52:	880b      	ldrh	r3, [r1, #0]
   82d54:	8003      	strh	r3, [r0, #0]
   82d56:	4660      	mov	r0, ip
   82d58:	4770      	bx	lr
   82d5a:	bf00      	nop
   82d5c:	2a08      	cmp	r2, #8
   82d5e:	d313      	bcc.n	82d88 <memcpy+0xcc>
   82d60:	078b      	lsls	r3, r1, #30
   82d62:	d0b1      	beq.n	82cc8 <memcpy+0xc>
   82d64:	f010 0303 	ands.w	r3, r0, #3
   82d68:	d0ae      	beq.n	82cc8 <memcpy+0xc>
   82d6a:	f1c3 0304 	rsb	r3, r3, #4
   82d6e:	1ad2      	subs	r2, r2, r3
   82d70:	07db      	lsls	r3, r3, #31
   82d72:	bf1c      	itt	ne
   82d74:	f811 3b01 	ldrbne.w	r3, [r1], #1
   82d78:	f800 3b01 	strbne.w	r3, [r0], #1
   82d7c:	d3a4      	bcc.n	82cc8 <memcpy+0xc>
   82d7e:	f831 3b02 	ldrh.w	r3, [r1], #2
   82d82:	f820 3b02 	strh.w	r3, [r0], #2
   82d86:	e79f      	b.n	82cc8 <memcpy+0xc>
   82d88:	3a04      	subs	r2, #4
   82d8a:	d3d9      	bcc.n	82d40 <memcpy+0x84>
   82d8c:	3a01      	subs	r2, #1
   82d8e:	f811 3b01 	ldrb.w	r3, [r1], #1
   82d92:	f800 3b01 	strb.w	r3, [r0], #1
   82d96:	d2f9      	bcs.n	82d8c <memcpy+0xd0>
   82d98:	780b      	ldrb	r3, [r1, #0]
   82d9a:	7003      	strb	r3, [r0, #0]
   82d9c:	784b      	ldrb	r3, [r1, #1]
   82d9e:	7043      	strb	r3, [r0, #1]
   82da0:	788b      	ldrb	r3, [r1, #2]
   82da2:	7083      	strb	r3, [r0, #2]
   82da4:	4660      	mov	r0, ip
   82da6:	4770      	bx	lr

00082da8 <register_fini>:
   82da8:	4b02      	ldr	r3, [pc, #8]	; (82db4 <register_fini+0xc>)
   82daa:	b113      	cbz	r3, 82db2 <register_fini+0xa>
   82dac:	4802      	ldr	r0, [pc, #8]	; (82db8 <register_fini+0x10>)
   82dae:	f000 b805 	b.w	82dbc <atexit>
   82db2:	4770      	bx	lr
   82db4:	00000000 	.word	0x00000000
   82db8:	00082dc9 	.word	0x00082dc9

00082dbc <atexit>:
   82dbc:	2300      	movs	r3, #0
   82dbe:	4601      	mov	r1, r0
   82dc0:	461a      	mov	r2, r3
   82dc2:	4618      	mov	r0, r3
   82dc4:	f000 b81e 	b.w	82e04 <__register_exitproc>

00082dc8 <__libc_fini_array>:
   82dc8:	b538      	push	{r3, r4, r5, lr}
   82dca:	4c0a      	ldr	r4, [pc, #40]	; (82df4 <__libc_fini_array+0x2c>)
   82dcc:	4d0a      	ldr	r5, [pc, #40]	; (82df8 <__libc_fini_array+0x30>)
   82dce:	1b64      	subs	r4, r4, r5
   82dd0:	10a4      	asrs	r4, r4, #2
   82dd2:	d00a      	beq.n	82dea <__libc_fini_array+0x22>
   82dd4:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   82dd8:	3b01      	subs	r3, #1
   82dda:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   82dde:	3c01      	subs	r4, #1
   82de0:	f855 3904 	ldr.w	r3, [r5], #-4
   82de4:	4798      	blx	r3
   82de6:	2c00      	cmp	r4, #0
   82de8:	d1f9      	bne.n	82dde <__libc_fini_array+0x16>
   82dea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   82dee:	f000 b891 	b.w	82f14 <_fini>
   82df2:	bf00      	nop
   82df4:	00082f24 	.word	0x00082f24
   82df8:	00082f20 	.word	0x00082f20

00082dfc <__retarget_lock_acquire_recursive>:
   82dfc:	4770      	bx	lr
   82dfe:	bf00      	nop

00082e00 <__retarget_lock_release_recursive>:
   82e00:	4770      	bx	lr
   82e02:	bf00      	nop

00082e04 <__register_exitproc>:
   82e04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   82e08:	4d2c      	ldr	r5, [pc, #176]	; (82ebc <__register_exitproc+0xb8>)
   82e0a:	4606      	mov	r6, r0
   82e0c:	6828      	ldr	r0, [r5, #0]
   82e0e:	4698      	mov	r8, r3
   82e10:	460f      	mov	r7, r1
   82e12:	4691      	mov	r9, r2
   82e14:	f7ff fff2 	bl	82dfc <__retarget_lock_acquire_recursive>
   82e18:	4b29      	ldr	r3, [pc, #164]	; (82ec0 <__register_exitproc+0xbc>)
   82e1a:	681c      	ldr	r4, [r3, #0]
   82e1c:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   82e20:	2b00      	cmp	r3, #0
   82e22:	d03e      	beq.n	82ea2 <__register_exitproc+0x9e>
   82e24:	685a      	ldr	r2, [r3, #4]
   82e26:	2a1f      	cmp	r2, #31
   82e28:	dc1c      	bgt.n	82e64 <__register_exitproc+0x60>
   82e2a:	f102 0e01 	add.w	lr, r2, #1
   82e2e:	b176      	cbz	r6, 82e4e <__register_exitproc+0x4a>
   82e30:	2101      	movs	r1, #1
   82e32:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   82e36:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   82e3a:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   82e3e:	4091      	lsls	r1, r2
   82e40:	4308      	orrs	r0, r1
   82e42:	2e02      	cmp	r6, #2
   82e44:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   82e48:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   82e4c:	d023      	beq.n	82e96 <__register_exitproc+0x92>
   82e4e:	3202      	adds	r2, #2
   82e50:	f8c3 e004 	str.w	lr, [r3, #4]
   82e54:	6828      	ldr	r0, [r5, #0]
   82e56:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   82e5a:	f7ff ffd1 	bl	82e00 <__retarget_lock_release_recursive>
   82e5e:	2000      	movs	r0, #0
   82e60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   82e64:	4b17      	ldr	r3, [pc, #92]	; (82ec4 <__register_exitproc+0xc0>)
   82e66:	b30b      	cbz	r3, 82eac <__register_exitproc+0xa8>
   82e68:	f44f 70c8 	mov.w	r0, #400	; 0x190
   82e6c:	f3af 8000 	nop.w
   82e70:	4603      	mov	r3, r0
   82e72:	b1d8      	cbz	r0, 82eac <__register_exitproc+0xa8>
   82e74:	2000      	movs	r0, #0
   82e76:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   82e7a:	f04f 0e01 	mov.w	lr, #1
   82e7e:	6058      	str	r0, [r3, #4]
   82e80:	6019      	str	r1, [r3, #0]
   82e82:	4602      	mov	r2, r0
   82e84:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   82e88:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   82e8c:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   82e90:	2e00      	cmp	r6, #0
   82e92:	d0dc      	beq.n	82e4e <__register_exitproc+0x4a>
   82e94:	e7cc      	b.n	82e30 <__register_exitproc+0x2c>
   82e96:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   82e9a:	4301      	orrs	r1, r0
   82e9c:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   82ea0:	e7d5      	b.n	82e4e <__register_exitproc+0x4a>
   82ea2:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   82ea6:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   82eaa:	e7bb      	b.n	82e24 <__register_exitproc+0x20>
   82eac:	6828      	ldr	r0, [r5, #0]
   82eae:	f7ff ffa7 	bl	82e00 <__retarget_lock_release_recursive>
   82eb2:	f04f 30ff 	mov.w	r0, #4294967295
   82eb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   82eba:	bf00      	nop
   82ebc:	20000508 	.word	0x20000508
   82ec0:	00082efc 	.word	0x00082efc
   82ec4:	00000000 	.word	0x00000000

00082ec8 <LED_DESCRIPTOR>:
   82ec8:	00000020 00000000 00000021 00000000      .......!.......
   82ed8:	00000022 00000001 65657267 000a0d6e     ".......green...
   82ee8:	0d646572 0000000a 6b637566 756f7920     red.....fuck you
   82ef8:	00000a0d                                ....

00082efc <_global_impure_ptr>:
   82efc:	200000e0                                ... 

00082f00 <_init>:
   82f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82f02:	bf00      	nop
   82f04:	bcf8      	pop	{r3, r4, r5, r6, r7}
   82f06:	bc08      	pop	{r3}
   82f08:	469e      	mov	lr, r3
   82f0a:	4770      	bx	lr

00082f0c <__init_array_start>:
   82f0c:	00082da9 	.word	0x00082da9

00082f10 <__frame_dummy_init_array_entry>:
   82f10:	000800dd                                ....

00082f14 <_fini>:
   82f14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82f16:	bf00      	nop
   82f18:	bcf8      	pop	{r3, r4, r5, r6, r7}
   82f1a:	bc08      	pop	{r3}
   82f1c:	469e      	mov	lr, r3
   82f1e:	4770      	bx	lr

00082f20 <__fini_array_start>:
   82f20:	000800b9 	.word	0x000800b9

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
	...

2000000c <SystemCoreClock>:
2000000c:	0900 003d                                   ..=.

20000010 <udi_api_cdc_comm>:
20000010:	03e9 0008 0435 0008 0469 0008 0465 0008     ....5...i...e...
20000020:	0000 0000                                   ....

20000024 <udi_api_cdc_data>:
20000024:	07a1 0008 0445 0008 0461 0008 0465 0008     ....E...a...e...
20000034:	0671 0008                                   q...

20000038 <udc_config>:
20000038:	0090 2000 0044 2000 0000 0000               ... D.. ....

20000044 <udc_config_fs>:
20000044:	004c 2000 00a4 2000                         L.. ... 

2000004c <udc_desc_fs>:
2000004c:	0209 0043 0102 c000 0932 0004 0100 0202     ..C.....2.......
2000005c:	0001 2405 1000 0401 0224 0502 0624 0100     ...$....$...$...
2000006c:	2405 0301 0701 8305 4003 1000 0409 0001     .$.......@......
2000007c:	0a02 0000 0700 8105 4002 0000 0507 0202     .........@......
2000008c:	0040 0000                                   @...

20000090 <udc_device_desc>:
20000090:	0112 0200 0002 4000 03eb 2404 0100 0201     .......@...$....
200000a0:	0100 0000                                   ....

200000a4 <udi_apis>:
200000a4:	0010 2000 0024 2000                         ... $.. 

200000ac <udc_string_desc>:
200000ac:	0300 0000 0000 0000 0000 0000 0000 0000     ................
200000bc:	0000 0000                                   ....

200000c0 <udc_string_desc_languageid>:
200000c0:	0304 0409                                   ....

200000c4 <udc_string_manufacturer_name>:
200000c4:	6873 7261 7061 766f 0000 0000               sharapov....

200000d0 <udc_string_product_name>:
200000d0:	7267 6461 705f 6f72 006a                    grad_proj.

200000da <g_interrupt_enabled>:
200000da:	0001 0000 0000                              ......

200000e0 <impure_data>:
200000e0:	0000 0000 03cc 2000 0434 2000 049c 2000     ....... 4.. ... 
	...
20000188:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20000198:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000508 <__atexit_recursive_mutex>:
20000508:	0764 2000                                   d.. 
