
*** Running vivado
    with args -log system_incrust_bar_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_incrust_bar_0_1.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source system_incrust_bar_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1461.984 ; gain = 160.836
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/PFE/Pcam_base_2023/repo_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/PFE/hls/incrust'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/PFE/hls/incrust_bar'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/PFE/hls/incrust_score'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_incrust_bar_0_1
Command: synth_design -top system_incrust_bar_0_1 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5988
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2316.254 ; gain = 409.656
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_incrust_bar_0_1' [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ip/system_incrust_bar_0_1/synth/system_incrust_bar_0_1.vhd:89]
INFO: [Synth 8-3491] module 'incrust_bar' declared at 'f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/incrust_bar.vhd:12' bound to instance 'U0' of component 'incrust_bar' [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ip/system_incrust_bar_0_1/synth/system_incrust_bar_0_1.vhd:171]
INFO: [Synth 8-638] synthesizing module 'incrust_bar' [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/incrust_bar.vhd:45]
	Parameter DataWidth bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_s_axis_video_V_data_V_U' of component 'regslice_both' [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/incrust_bar.vhd:215]
INFO: [Synth 8-638] synthesizing module 'regslice_both' [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:22]
	Parameter W bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at 'f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf' [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:587]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf' (0#1) [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at 'f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf' [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf' (0#1) [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both' (0#1) [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_s_axis_video_V_keep_V_U' of component 'regslice_both' [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/incrust_bar.vhd:229]
INFO: [Synth 8-638] synthesizing module 'regslice_both__parameterized1' [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:22]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at 'f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf__parameterized0' [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:587]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf__parameterized0' (0#1) [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at 'f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf__parameterized0' [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf__parameterized0' (0#1) [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both__parameterized1' (0#1) [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_s_axis_video_V_strb_V_U' of component 'regslice_both' [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/incrust_bar.vhd:243]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_s_axis_video_V_user_V_U' of component 'regslice_both' [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/incrust_bar.vhd:257]
INFO: [Synth 8-638] synthesizing module 'regslice_both__parameterized3' [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:22]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at 'f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf__parameterized1' [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:587]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf__parameterized1' (0#1) [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at 'f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf__parameterized1' [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf__parameterized1' (0#1) [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both__parameterized3' (0#1) [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_s_axis_video_V_last_V_U' of component 'regslice_both' [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/incrust_bar.vhd:271]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_s_axis_video_V_id_V_U' of component 'regslice_both' [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/incrust_bar.vhd:285]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_s_axis_video_V_dest_V_U' of component 'regslice_both' [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/incrust_bar.vhd:299]
	Parameter DataWidth bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_m_axis_video_V_data_V_U' of component 'regslice_both' [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/incrust_bar.vhd:313]
	Parameter DataWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_m_axis_video_V_keep_V_U' of component 'regslice_both' [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/incrust_bar.vhd:327]
	Parameter DataWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_m_axis_video_V_strb_V_U' of component 'regslice_both' [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/incrust_bar.vhd:341]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_m_axis_video_V_user_V_U' of component 'regslice_both' [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/incrust_bar.vhd:355]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_m_axis_video_V_last_V_U' of component 'regslice_both' [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/incrust_bar.vhd:369]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_m_axis_video_V_id_V_U' of component 'regslice_both' [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/incrust_bar.vhd:383]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at 'f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_m_axis_video_V_dest_V_U' of component 'regslice_both' [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/incrust_bar.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'incrust_bar' (0#1) [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ipshared/b92a/hdl/vhdl/incrust_bar.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'system_incrust_bar_0_1' (0#1) [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ip/system_incrust_bar_0_1/synth/system_incrust_bar_0_1.vhd:89]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2416.680 ; gain = 510.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2434.578 ; gain = 527.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2434.578 ; gain = 527.980
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2434.578 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ip/system_incrust_bar_0_1/constraints/incrust_bar_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [f:/PFE/Pcam_base_2023/Pcam_base.gen/sources_1/bd/system/ip/system_incrust_bar_0_1/constraints/incrust_bar_ooc.xdc] for cell 'U0'
Parsing XDC File [F:/PFE/Pcam_base_2023/Pcam_base.runs/system_incrust_bar_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/PFE/Pcam_base_2023/Pcam_base.runs/system_incrust_bar_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2547.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2547.305 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2547.305 ; gain = 640.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2547.305 ; gain = 640.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  F:/PFE/Pcam_base_2023/Pcam_base.runs/system_incrust_bar_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2547.305 ; gain = 640.707
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2547.305 ; gain = 640.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   31 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 1     
	               25 Bit    Registers := 4     
	               24 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 9     
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	   3 Input   31 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 23    
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 63    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP bound_fu_200_p2, operation Mode is: A*B.
DSP Report: operator bound_fu_200_p2 is absorbed into DSP bound_fu_200_p2.
DSP Report: operator bound_fu_200_p2 is absorbed into DSP bound_fu_200_p2.
DSP Report: Generating DSP bound_reg_413_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound_reg_413_reg is absorbed into DSP bound_reg_413_reg.
DSP Report: operator bound_fu_200_p2 is absorbed into DSP bound_reg_413_reg.
DSP Report: operator bound_fu_200_p2 is absorbed into DSP bound_reg_413_reg.
DSP Report: Generating DSP bound_fu_200_p2, operation Mode is: A*B.
DSP Report: operator bound_fu_200_p2 is absorbed into DSP bound_fu_200_p2.
DSP Report: operator bound_fu_200_p2 is absorbed into DSP bound_fu_200_p2.
DSP Report: Generating DSP bound_reg_413_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound_reg_413_reg is absorbed into DSP bound_reg_413_reg.
DSP Report: operator bound_fu_200_p2 is absorbed into DSP bound_reg_413_reg.
DSP Report: operator bound_fu_200_p2 is absorbed into DSP bound_reg_413_reg.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[47]) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[46]) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[45]) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[44]) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[43]) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[42]) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[41]) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[40]) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[39]) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[38]) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[37]) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[36]) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[35]) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[34]) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[33]) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[32]) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[31]) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[30]) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[29]) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[28]) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[27]) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[26]) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[25]) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[24]) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[23]) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[22]) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[21]) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[20]) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[19]) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[18]) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[17]) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[47]__0) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[46]__0) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[45]__0) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[44]__0) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[43]__0) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[42]__0) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[41]__0) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[40]__0) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[39]__0) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[38]__0) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[37]__0) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[36]__0) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[35]__0) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[34]__0) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[33]__0) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[32]__0) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[31]__0) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[30]__0) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[29]__0) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[28]__0) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[27]__0) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[26]__0) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[25]__0) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[24]__0) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[23]__0) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[22]__0) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[21]__0) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[20]__0) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[19]__0) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[18]__0) is unused and will be removed from module incrust_bar.
WARNING: [Synth 8-3332] Sequential element (bound_reg_413_reg[17]__0) is unused and will be removed from module incrust_bar.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2547.305 ; gain = 640.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|incrust_bar | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|incrust_bar | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|incrust_bar | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|incrust_bar | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 2547.305 ; gain = 640.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 2547.305 ; gain = 640.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2547.305 ; gain = 640.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 2547.305 ; gain = 640.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 2547.305 ; gain = 640.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 2547.305 ; gain = 640.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 2547.305 ; gain = 640.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 2547.305 ; gain = 640.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 2547.305 ; gain = 640.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|incrust_bar | A*B             | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|incrust_bar | (PCIN>>17+A*B)' | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|incrust_bar | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|incrust_bar | (PCIN>>17+A*B)' | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   102|
|2     |DSP48E1 |     4|
|4     |LUT1    |     9|
|5     |LUT2    |    65|
|6     |LUT3    |    83|
|7     |LUT4    |   175|
|8     |LUT5    |    88|
|9     |LUT6    |    44|
|10    |FDRE    |   421|
|11    |FDSE    |    11|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 2547.305 ; gain = 640.707
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 63 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 2547.305 ; gain = 527.980
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2547.305 ; gain = 640.707
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2547.305 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 106 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2547.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: abe6b39c
INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 63 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2547.305 ; gain = 1046.121
INFO: [Common 17-1381] The checkpoint 'F:/PFE/Pcam_base_2023/Pcam_base.runs/system_incrust_bar_0_1_synth_1/system_incrust_bar_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_incrust_bar_0_1, cache-ID = 1ac69ad4ac67f85d
INFO: [Coretcl 2-1174] Renamed 43 cell refs.
INFO: [Common 17-1381] The checkpoint 'F:/PFE/Pcam_base_2023/Pcam_base.runs/system_incrust_bar_0_1_synth_1/system_incrust_bar_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_incrust_bar_0_1_utilization_synth.rpt -pb system_incrust_bar_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 11 16:25:54 2024...
