Anant Agarwal , John Hennessy , Mark Horowitz, Cache performance of operating system and multiprogramming workloads, ACM Transactions on Computer Systems (TOCS), v.6 n.4, p.393-431, Nov. 1988[doi>10.1145/48012.48037]
Luiz AndrÃ© Barroso , Kourosh Gharachorloo , Robert McNamara , Andreas Nowatzyk , Shaz Qadeer , Barton Sano , Scott Smith , Robert Stets , Ben Verghese, Piranha: a scalable architecture based on single-chip multiprocessing, Proceedings of the 27th annual international symposium on Computer architecture, p.282-293, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339696]
Compaq. 1998. SimOS-Alpha. http://www.research.digital.com/wrl/projects/SimOS/.
Zarka Cvetanovic , R. E. Kessler, Performance analysis of the Alpha 21264-based Compaq ES40 system, Proceedings of the 27th annual international symposium on Computer architecture, p.192-202, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339680]
Emer, J. S. 1999. Simultaneous multithreading: Multiplying alpha's performance. In Proceedings of the 1999 International Microprocessor Forum 1999. MicroDesign Resources, San Jose, California.
Nicolas Gloy , Cliff Young , J. Bradley Chen , Michael D. Smith, An analysis of dynamic branch prediction schemes on system workloads, Proceedings of the 23rd annual international symposium on Computer architecture, p.12-21, May 22-24, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/232973.232977]
Prasad N. Golla , Eric C. Lin, A comparison of the effect of branch prediction on multithreaded and scalar architectures, ACM SIGARCH Computer Architecture News, v.26 n.4, p.3-11, September 1998[doi>10.1145/1216475.1216476]
Dirk Grunwald , Artur Klauser , Srilatha Manne , Andrew Pleszkun, Confidence estimation for speculation control, Proceedings of the 25th annual international symposium on Computer architecture, p.122-131, June 27-July 02, 1998, Barcelona, Spain[doi>10.1145/279358.279376]
Gwennap, L. 1995. New algorithm improves branch prediction. Microprocessor Reports, 17--21.
S. Hily , A. Seznec, Branch Prediction and Simultaneous Multithreading, Proceedings of the 1996 Conference on Parallel Architectures and Compilation Techniques, p.169, October 20-23, 1996
Hinton, G., Sager, D., Upton, M., Boggs, D., Carmean, D., Kyker, A., and Roussel, P. 2001. The microarchitecture of the Pentium 4 processor. Intel Technology Journal 5, 1 (Feb.).
Hu, Y., Nanda, A., and Yang, Q. 1999. Measurement, analysis and performance improvement of the Apache web server. In Proceedings of the 18th IEEE International Performance, Computing and Communications Conference (IPCCC'99). Phoenix/Scottsdale, AZ, 261--267.
Erik Jacobsen , Eric Rotenberg , J. E. Smith, Assigning confidence to conditional branch predictions, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.142-152, December 02-04, 1996, Paris, France
Artur Klauser , Dirk Grunwald, Instruction fetch mechanisms for multipath execution processors, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.38-47, November 16-18, 1999, Haifa, Israel
Jack L. Lo , Joel S. Emer , Henry M. Levy , Rebecca L. Stamm , Dean M. Tullsen , S. J. Eggers, Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading, ACM Transactions on Computer Systems (TOCS), v.15 n.3, p.322-354, Aug. 1997[doi>10.1145/263326.263382]
Jack L. Lo , Susan J. Eggers , Henry M. Levy , Sujay S. Parekh , Dean M. Tullsen, Tuning compiler optimizations for simultaneous multithreading, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.114-124, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Srilatha Manne , Artur Klauser , Dirk Grunwald, Pipeline gating: speculation control for energy reduction, Proceedings of the 25th annual international symposium on Computer architecture, p.132-141, June 27-July 02, 1998, Barcelona, Spain[doi>10.1145/279358.279377]
Marr, D. T., Binns, F., Hill, D. L., Hinton, G., Koufaty, D. A., Miller, J. A., and Upton, M. 2002. Hyper-threading technology architecture and microarchitecture. Intel Technology Journal 6, 1 (Feb.).
McFarling, S. 1993. Combining branch predictors. Tech. Rep. Technical Note TN-36, Digital Equipment Corporation, Western Research Lab. June.
Joshua A. Redstone , Susan J. Eggers , Henry M. Levy, An analysis of operating system behavior on a simultaneous multithreaded architecture, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.245-256, November 2000, Cambridge, Massachusetts, USA[doi>10.1145/378993.379245]
Reilly, J. 1995. SPEC describes SPEC95 products and benchmarks. SPEC Newsletter. http://www.specbench.org/.
Mendel Rosenblum , Stephen A. Herrod , Emmett Witchel , Anoop Gupta, Complete Computer System Simulation: The SimOS Approach, IEEE Parallel & Distributed Technology: Systems & Technology, v.3 n.4, p.34-43, December 1995[doi>10.1109/88.473612]
George Z. N. Cai, Power-Sensitive Multithreaded Architecture, Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors, p.199, September 17-20, 2000
Allan Snavely , Dean M. Tullsen, Symbiotic jobscheduling for a simultaneous multithreaded processor, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.234-244, November 2000, Cambridge, Massachusetts, USA[doi>10.1145/378993.379244]
System Performance Evaluation Cooperative, S. 1996. An explanation of the SPECWeb96 benchmark. http://www.specbench.org/osg/web96/.
System Performance Evaluation Cooperative, S. 2000. Run and reporting rules for SPEC CPU2000. http://www.specbench.org/osg/cpu2000/.
Tullsen, D. M. 1996. Simulation and modeling of a simultaneous multithreading processor. In 22nd Annual Computer Measurement Group Conference. 819--828.
Dean M. Tullsen , Susan J. Eggers , Joel S. Emer , Henry M. Levy , Jack L. Lo , Rebecca L. Stamm, Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading processor, Proceedings of the 23rd annual international symposium on Computer architecture, p.191-202, May 22-24, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/232973.232993]
Dean M. Tullsen , Susan J. Eggers , Henry M. Levy, Simultaneous multithreading: maximizing on-chip parallelism, Proceedings of the 22nd annual international symposium on Computer architecture, p.392-403, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.224449]
Wall, D. W. 1994. Speculative execution and instruction-level parallelism. Tech. Rep. Technical note TN-42, Digital Equipment Corporation, Western Research Lab. Mar.
Steven Wallace , Brad Calder , Dean M. Tullsen, Threaded multiple path execution, Proceedings of the 25th annual international symposium on Computer architecture, p.238-249, June 27-July 02, 1998, Barcelona, Spain[doi>10.1145/279358.279392]
