# 1 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Application\\LedCtrl\\Led_Ctrl.c"
# 1 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Application\\LedCtrl//"
# 1 "<built-in>"
#define __STDC__ 1
#define __STDC_VERSION__ 199901L
#define __STDC_HOSTED__ 1
#define __GNUC__ 4
#define __GNUC_MINOR__ 9
#define __GNUC_PATCHLEVEL__ 3
#define __VERSION__ "4.9.3 20150529 (release) [ARM/embedded-4_9-branch revision 227977]"
#define __ATOMIC_RELAXED 0
#define __ATOMIC_SEQ_CST 5
#define __ATOMIC_ACQUIRE 2
#define __ATOMIC_RELEASE 3
#define __ATOMIC_ACQ_REL 4
#define __ATOMIC_CONSUME 1
#define __FINITE_MATH_ONLY__ 0
#define __SIZEOF_INT__ 4
#define __SIZEOF_LONG__ 4
#define __SIZEOF_LONG_LONG__ 8
#define __SIZEOF_SHORT__ 2
#define __SIZEOF_FLOAT__ 4
#define __SIZEOF_DOUBLE__ 8
#define __SIZEOF_LONG_DOUBLE__ 8
#define __SIZEOF_SIZE_T__ 4
#define __CHAR_BIT__ 8
#define __BIGGEST_ALIGNMENT__ 8
#define __ORDER_LITTLE_ENDIAN__ 1234
#define __ORDER_BIG_ENDIAN__ 4321
#define __ORDER_PDP_ENDIAN__ 3412
#define __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __SIZEOF_POINTER__ 4
#define __SIZE_TYPE__ unsigned int
#define __PTRDIFF_TYPE__ int
#define __WCHAR_TYPE__ unsigned int
#define __WINT_TYPE__ unsigned int
#define __INTMAX_TYPE__ long long int
#define __UINTMAX_TYPE__ long long unsigned int
#define __CHAR16_TYPE__ short unsigned int
#define __CHAR32_TYPE__ long unsigned int
#define __SIG_ATOMIC_TYPE__ int
#define __INT8_TYPE__ signed char
#define __INT16_TYPE__ short int
#define __INT32_TYPE__ long int
#define __INT64_TYPE__ long long int
#define __UINT8_TYPE__ unsigned char
#define __UINT16_TYPE__ short unsigned int
#define __UINT32_TYPE__ long unsigned int
#define __UINT64_TYPE__ long long unsigned int
#define __INT_LEAST8_TYPE__ signed char
#define __INT_LEAST16_TYPE__ short int
#define __INT_LEAST32_TYPE__ long int
#define __INT_LEAST64_TYPE__ long long int
#define __UINT_LEAST8_TYPE__ unsigned char
#define __UINT_LEAST16_TYPE__ short unsigned int
#define __UINT_LEAST32_TYPE__ long unsigned int
#define __UINT_LEAST64_TYPE__ long long unsigned int
#define __INT_FAST8_TYPE__ int
#define __INT_FAST16_TYPE__ int
#define __INT_FAST32_TYPE__ int
#define __INT_FAST64_TYPE__ long long int
#define __UINT_FAST8_TYPE__ unsigned int
#define __UINT_FAST16_TYPE__ unsigned int
#define __UINT_FAST32_TYPE__ unsigned int
#define __UINT_FAST64_TYPE__ long long unsigned int
#define __INTPTR_TYPE__ int
#define __UINTPTR_TYPE__ unsigned int
#define __has_include(STR) __has_include__(STR)
#define __has_include_next(STR) __has_include_next__(STR)
#define __GXX_ABI_VERSION 1002
#define __SCHAR_MAX__ 127
#define __SHRT_MAX__ 32767
#define __INT_MAX__ 2147483647
#define __LONG_MAX__ 2147483647L
#define __LONG_LONG_MAX__ 9223372036854775807LL
#define __WCHAR_MAX__ 4294967295U
#define __WCHAR_MIN__ 0U
#define __WINT_MAX__ 4294967295U
#define __WINT_MIN__ 0U
#define __PTRDIFF_MAX__ 2147483647
#define __SIZE_MAX__ 4294967295U
#define __INTMAX_MAX__ 9223372036854775807LL
#define __INTMAX_C(c) c ## LL
#define __UINTMAX_MAX__ 18446744073709551615ULL
#define __UINTMAX_C(c) c ## ULL
#define __SIG_ATOMIC_MAX__ 2147483647
#define __SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1)
#define __INT8_MAX__ 127
#define __INT16_MAX__ 32767
#define __INT32_MAX__ 2147483647L
#define __INT64_MAX__ 9223372036854775807LL
#define __UINT8_MAX__ 255
#define __UINT16_MAX__ 65535
#define __UINT32_MAX__ 4294967295UL
#define __UINT64_MAX__ 18446744073709551615ULL
#define __INT_LEAST8_MAX__ 127
#define __INT8_C(c) c
#define __INT_LEAST16_MAX__ 32767
#define __INT16_C(c) c
#define __INT_LEAST32_MAX__ 2147483647L
#define __INT32_C(c) c ## L
#define __INT_LEAST64_MAX__ 9223372036854775807LL
#define __INT64_C(c) c ## LL
#define __UINT_LEAST8_MAX__ 255
#define __UINT8_C(c) c
#define __UINT_LEAST16_MAX__ 65535
#define __UINT16_C(c) c
#define __UINT_LEAST32_MAX__ 4294967295UL
#define __UINT32_C(c) c ## UL
#define __UINT_LEAST64_MAX__ 18446744073709551615ULL
#define __UINT64_C(c) c ## ULL
#define __INT_FAST8_MAX__ 2147483647
#define __INT_FAST16_MAX__ 2147483647
#define __INT_FAST32_MAX__ 2147483647
#define __INT_FAST64_MAX__ 9223372036854775807LL
#define __UINT_FAST8_MAX__ 4294967295U
#define __UINT_FAST16_MAX__ 4294967295U
#define __UINT_FAST32_MAX__ 4294967295U
#define __UINT_FAST64_MAX__ 18446744073709551615ULL
#define __INTPTR_MAX__ 2147483647
#define __UINTPTR_MAX__ 4294967295U
#define __GCC_IEC_559 0
#define __GCC_IEC_559_COMPLEX 0
#define __FLT_EVAL_METHOD__ 0
#define __DEC_EVAL_METHOD__ 2
#define __FLT_RADIX__ 2
#define __FLT_MANT_DIG__ 24
#define __FLT_DIG__ 6
#define __FLT_MIN_EXP__ (-125)
#define __FLT_MIN_10_EXP__ (-37)
#define __FLT_MAX_EXP__ 128
#define __FLT_MAX_10_EXP__ 38
#define __FLT_DECIMAL_DIG__ 9
#define __FLT_MAX__ 3.4028234663852886e+38F
#define __FLT_MIN__ 1.1754943508222875e-38F
#define __FLT_EPSILON__ 1.1920928955078125e-7F
#define __FLT_DENORM_MIN__ 1.4012984643248171e-45F
#define __FLT_HAS_DENORM__ 1
#define __FLT_HAS_INFINITY__ 1
#define __FLT_HAS_QUIET_NAN__ 1
#define __FP_FAST_FMAF 1
#define __DBL_MANT_DIG__ 53
#define __DBL_DIG__ 15
#define __DBL_MIN_EXP__ (-1021)
#define __DBL_MIN_10_EXP__ (-307)
#define __DBL_MAX_EXP__ 1024
#define __DBL_MAX_10_EXP__ 308
#define __DBL_DECIMAL_DIG__ 17
#define __DBL_MAX__ ((double)1.7976931348623157e+308L)
#define __DBL_MIN__ ((double)2.2250738585072014e-308L)
#define __DBL_EPSILON__ ((double)2.2204460492503131e-16L)
#define __DBL_DENORM_MIN__ ((double)4.9406564584124654e-324L)
#define __DBL_HAS_DENORM__ 1
#define __DBL_HAS_INFINITY__ 1
#define __DBL_HAS_QUIET_NAN__ 1
#define __LDBL_MANT_DIG__ 53
#define __LDBL_DIG__ 15
#define __LDBL_MIN_EXP__ (-1021)
#define __LDBL_MIN_10_EXP__ (-307)
#define __LDBL_MAX_EXP__ 1024
#define __LDBL_MAX_10_EXP__ 308
#define __DECIMAL_DIG__ 17
#define __LDBL_MAX__ 1.7976931348623157e+308L
#define __LDBL_MIN__ 2.2250738585072014e-308L
#define __LDBL_EPSILON__ 2.2204460492503131e-16L
#define __LDBL_DENORM_MIN__ 4.9406564584124654e-324L
#define __LDBL_HAS_DENORM__ 1
#define __LDBL_HAS_INFINITY__ 1
#define __LDBL_HAS_QUIET_NAN__ 1
#define __DEC32_MANT_DIG__ 7
#define __DEC32_MIN_EXP__ (-94)
#define __DEC32_MAX_EXP__ 97
#define __DEC32_MIN__ 1E-95DF
#define __DEC32_MAX__ 9.999999E96DF
#define __DEC32_EPSILON__ 1E-6DF
#define __DEC32_SUBNORMAL_MIN__ 0.000001E-95DF
#define __DEC64_MANT_DIG__ 16
#define __DEC64_MIN_EXP__ (-382)
#define __DEC64_MAX_EXP__ 385
#define __DEC64_MIN__ 1E-383DD
#define __DEC64_MAX__ 9.999999999999999E384DD
#define __DEC64_EPSILON__ 1E-15DD
#define __DEC64_SUBNORMAL_MIN__ 0.000000000000001E-383DD
#define __DEC128_MANT_DIG__ 34
#define __DEC128_MIN_EXP__ (-6142)
#define __DEC128_MAX_EXP__ 6145
#define __DEC128_MIN__ 1E-6143DL
#define __DEC128_MAX__ 9.999999999999999999999999999999999E6144DL
#define __DEC128_EPSILON__ 1E-33DL
#define __DEC128_SUBNORMAL_MIN__ 0.000000000000000000000000000000001E-6143DL
#define __SFRACT_FBIT__ 7
#define __SFRACT_IBIT__ 0
#define __SFRACT_MIN__ (-0.5HR-0.5HR)
#define __SFRACT_MAX__ 0X7FP-7HR
#define __SFRACT_EPSILON__ 0x1P-7HR
#define __USFRACT_FBIT__ 8
#define __USFRACT_IBIT__ 0
#define __USFRACT_MIN__ 0.0UHR
#define __USFRACT_MAX__ 0XFFP-8UHR
#define __USFRACT_EPSILON__ 0x1P-8UHR
#define __FRACT_FBIT__ 15
#define __FRACT_IBIT__ 0
#define __FRACT_MIN__ (-0.5R-0.5R)
#define __FRACT_MAX__ 0X7FFFP-15R
#define __FRACT_EPSILON__ 0x1P-15R
#define __UFRACT_FBIT__ 16
#define __UFRACT_IBIT__ 0
#define __UFRACT_MIN__ 0.0UR
#define __UFRACT_MAX__ 0XFFFFP-16UR
#define __UFRACT_EPSILON__ 0x1P-16UR
#define __LFRACT_FBIT__ 31
#define __LFRACT_IBIT__ 0
#define __LFRACT_MIN__ (-0.5LR-0.5LR)
#define __LFRACT_MAX__ 0X7FFFFFFFP-31LR
#define __LFRACT_EPSILON__ 0x1P-31LR
#define __ULFRACT_FBIT__ 32
#define __ULFRACT_IBIT__ 0
#define __ULFRACT_MIN__ 0.0ULR
#define __ULFRACT_MAX__ 0XFFFFFFFFP-32ULR
#define __ULFRACT_EPSILON__ 0x1P-32ULR
#define __LLFRACT_FBIT__ 63
#define __LLFRACT_IBIT__ 0
#define __LLFRACT_MIN__ (-0.5LLR-0.5LLR)
#define __LLFRACT_MAX__ 0X7FFFFFFFFFFFFFFFP-63LLR
#define __LLFRACT_EPSILON__ 0x1P-63LLR
#define __ULLFRACT_FBIT__ 64
#define __ULLFRACT_IBIT__ 0
#define __ULLFRACT_MIN__ 0.0ULLR
#define __ULLFRACT_MAX__ 0XFFFFFFFFFFFFFFFFP-64ULLR
#define __ULLFRACT_EPSILON__ 0x1P-64ULLR
#define __SACCUM_FBIT__ 7
#define __SACCUM_IBIT__ 8
#define __SACCUM_MIN__ (-0X1P7HK-0X1P7HK)
#define __SACCUM_MAX__ 0X7FFFP-7HK
#define __SACCUM_EPSILON__ 0x1P-7HK
#define __USACCUM_FBIT__ 8
#define __USACCUM_IBIT__ 8
#define __USACCUM_MIN__ 0.0UHK
#define __USACCUM_MAX__ 0XFFFFP-8UHK
#define __USACCUM_EPSILON__ 0x1P-8UHK
#define __ACCUM_FBIT__ 15
#define __ACCUM_IBIT__ 16
#define __ACCUM_MIN__ (-0X1P15K-0X1P15K)
#define __ACCUM_MAX__ 0X7FFFFFFFP-15K
#define __ACCUM_EPSILON__ 0x1P-15K
#define __UACCUM_FBIT__ 16
#define __UACCUM_IBIT__ 16
#define __UACCUM_MIN__ 0.0UK
#define __UACCUM_MAX__ 0XFFFFFFFFP-16UK
#define __UACCUM_EPSILON__ 0x1P-16UK
#define __LACCUM_FBIT__ 31
#define __LACCUM_IBIT__ 32
#define __LACCUM_MIN__ (-0X1P31LK-0X1P31LK)
#define __LACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LK
#define __LACCUM_EPSILON__ 0x1P-31LK
#define __ULACCUM_FBIT__ 32
#define __ULACCUM_IBIT__ 32
#define __ULACCUM_MIN__ 0.0ULK
#define __ULACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULK
#define __ULACCUM_EPSILON__ 0x1P-32ULK
#define __LLACCUM_FBIT__ 31
#define __LLACCUM_IBIT__ 32
#define __LLACCUM_MIN__ (-0X1P31LLK-0X1P31LLK)
#define __LLACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LLK
#define __LLACCUM_EPSILON__ 0x1P-31LLK
#define __ULLACCUM_FBIT__ 32
#define __ULLACCUM_IBIT__ 32
#define __ULLACCUM_MIN__ 0.0ULLK
#define __ULLACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULLK
#define __ULLACCUM_EPSILON__ 0x1P-32ULLK
#define __QQ_FBIT__ 7
#define __QQ_IBIT__ 0
#define __HQ_FBIT__ 15
#define __HQ_IBIT__ 0
#define __SQ_FBIT__ 31
#define __SQ_IBIT__ 0
#define __DQ_FBIT__ 63
#define __DQ_IBIT__ 0
#define __TQ_FBIT__ 127
#define __TQ_IBIT__ 0
#define __UQQ_FBIT__ 8
#define __UQQ_IBIT__ 0
#define __UHQ_FBIT__ 16
#define __UHQ_IBIT__ 0
#define __USQ_FBIT__ 32
#define __USQ_IBIT__ 0
#define __UDQ_FBIT__ 64
#define __UDQ_IBIT__ 0
#define __UTQ_FBIT__ 128
#define __UTQ_IBIT__ 0
#define __HA_FBIT__ 7
#define __HA_IBIT__ 8
#define __SA_FBIT__ 15
#define __SA_IBIT__ 16
#define __DA_FBIT__ 31
#define __DA_IBIT__ 32
#define __TA_FBIT__ 63
#define __TA_IBIT__ 64
#define __UHA_FBIT__ 8
#define __UHA_IBIT__ 8
#define __USA_FBIT__ 16
#define __USA_IBIT__ 16
#define __UDA_FBIT__ 32
#define __UDA_IBIT__ 32
#define __UTA_FBIT__ 64
#define __UTA_IBIT__ 64
#define __REGISTER_PREFIX__ 
#define __USER_LABEL_PREFIX__ 
#define __GNUC_STDC_INLINE__ 1
#define __NO_INLINE__ 1
#define __STRICT_ANSI__ 1
#define __CHAR_UNSIGNED__ 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_1 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_2 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_4 1
#define __GCC_ATOMIC_BOOL_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR16_T_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR32_T_LOCK_FREE 2
#define __GCC_ATOMIC_WCHAR_T_LOCK_FREE 2
#define __GCC_ATOMIC_SHORT_LOCK_FREE 2
#define __GCC_ATOMIC_INT_LOCK_FREE 2
#define __GCC_ATOMIC_LONG_LOCK_FREE 2
#define __GCC_ATOMIC_LLONG_LOCK_FREE 1
#define __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1
#define __GCC_ATOMIC_POINTER_LOCK_FREE 2
#define __GCC_HAVE_DWARF2_CFI_ASM 1
#define __PRAGMA_REDEFINE_EXTNAME 1
#define __SIZEOF_WCHAR_T__ 4
#define __SIZEOF_WINT_T__ 4
#define __SIZEOF_PTRDIFF_T__ 4
#define __ARM_FEATURE_DSP 1
#define __ARM_FEATURE_QBIT 1
#define __ARM_FEATURE_SAT 1
#define __ARM_FEATURE_UNALIGNED 1
#define __ARM_32BIT_STATE 1
#define __ARM_FEATURE_LDREX 7
#define __ARM_FEATURE_CLZ 1
#define __ARM_FEATURE_SIMD32 1
#define __ARM_SIZEOF_MINIMAL_ENUM 1
#define __ARM_SIZEOF_WCHAR_T 4
#define __ARM_ARCH_PROFILE 77
#define __arm__ 1
#define __ARM_ARCH 7
#define __APCS_32__ 1
#define __thumb__ 1
#define __thumb2__ 1
#define __ARM_ARCH_ISA_THUMB 2
#define __ARMEL__ 1
#define __THUMBEL__ 1
#define __VFP_FP__ 1
#define __ARM_FP 4
#define __ARM_FEATURE_FMA 1
#define __ARM_NEON_FP 4
#define __THUMB_INTERWORK__ 1
#define __ARM_ARCH_7EM__ 1
#define __ARM_PCS 1
#define __ARM_EABI__ 1
#define __ARM_ARCH_EXT_IDIV__ 1
#define __GXX_TYPEINFO_EQUALITY_INLINE 0
#define __ELF__ 1
# 1 "<command-line>"
#define __USES_INITFINI__ 1
#define __SAMV71Q21__ 1
# 1 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Application\\LedCtrl\\Led_Ctrl.c"
# 16 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Application\\LedCtrl\\Led_Ctrl.c"
# 1 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Application\\LedCtrl\\Led_Ctrl.h" 1
# 13 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Application\\LedCtrl\\Led_Ctrl.h"
#define __LED_CTRL_H 






# 1 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Common/Std_Types.h" 1
# 12 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Common/Std_Types.h"
#define STD_TYPES_H 





# 1 "c:\\isystem\\winidea9\\gcc\\arm\\lib\\gcc\\arm-none-eabi\\4.9.3\\include\\stdbool.h" 1 3 4
# 29 "c:\\isystem\\winidea9\\gcc\\arm\\lib\\gcc\\arm-none-eabi\\4.9.3\\include\\stdbool.h" 3 4
#define _STDBOOL_H 



#define bool _Bool
#define true 1
#define false 0
# 48 "c:\\isystem\\winidea9\\gcc\\arm\\lib\\gcc\\arm-none-eabi\\4.9.3\\include\\stdbool.h" 3 4
#define __bool_true_false_are_defined 1
# 19 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Common/Std_Types.h" 2
# 1 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdio.h" 1 3
# 27 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdio.h" 3
#define _STDIO_H_ 

# 1 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\_ansi.h" 1 3
# 13 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\_ansi.h" 3
#define _ANSIDECL_H_ 

# 1 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\newlib.h" 1 3







#define __NEWLIB_H__ 1





#define _NEWLIB_VERSION "2.2.0"






#define _WANT_IO_LONG_LONG 1


#define _WANT_REGISTER_FINI 1
# 40 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\newlib.h" 3
#define _MB_LEN_MAX 1
# 50 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\newlib.h" 3
#define HAVE_INITFINI_ARRAY 1



#define _ATEXIT_DYNAMIC_ALLOC 1


#define _HAVE_LONG_DOUBLE 1


#define _HAVE_CC_INHIBIT_LOOP_TO_LIBCALL 1


#define _LDBL_EQ_DBL 1


#define _FVWRITE_IN_STREAMIO 1


#define _FSEEK_OPTIMIZATION 1


#define _WIDE_ORIENT 1


#define _UNBUF_STREAM_OPT 1
# 16 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\_ansi.h" 2 3
# 1 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\config.h" 1 3

#define __SYS_CONFIG_H__ 

# 1 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\machine\\ieeefp.h" 1 3
# 60 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\machine\\ieeefp.h" 3
#define __IEEE_LITTLE_ENDIAN 
# 5 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\config.h" 2 3
# 1 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\features.h" 1 3
# 22 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\features.h" 3
#define _SYS_FEATURES_H 
# 31 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\features.h" 3
#define __NEWLIB__ 2
#define __NEWLIB_MINOR__ 2




#define __GNUC_PREREQ(maj,min) ((__GNUC__ << 16) + __GNUC_MINOR__ >= ((maj) << 16) + (min))






#define __GNUC_PREREQ__(ma,mi) __GNUC_PREREQ(ma, mi)
# 6 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\config.h" 2 3
# 220 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\config.h" 3
#define _POINTER_INT long





#undef __RAND_MAX



#define __RAND_MAX 0x7fffffff
# 248 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\config.h" 3
#define __EXPORT 



#define __IMPORT 






#define _READ_WRITE_RETURN_TYPE int





#define _READ_WRITE_BUFSIZE_TYPE int
# 17 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\_ansi.h" 2 3






#define _HAVE_STDC 
# 44 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\_ansi.h" 3
#define _BEGIN_STD_C 
#define _END_STD_C 
#define _NOTHROW 



#define _PTR void *
#define _AND ,
#define _NOARGS void
#define _CONST const
#define _VOLATILE volatile
#define _SIGNED signed
#define _DOTS , ...
#define _VOID void






#define _EXFUN_NOTHROW(name,proto) name proto _NOTHROW
#define _EXFUN(name,proto) name proto
#define _EXPARM(name,proto) (* name) proto
#define _EXFNPTR(name,proto) (* name) proto

#define _DEFUN(name,arglist,args) name(args)
#define _DEFUN_VOID(name) name(_NOARGS)
#define _CAST_VOID (void)

#define _LONG_DOUBLE long double


#define _PARAMS(paramlist) paramlist
# 101 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\_ansi.h" 3
#define _ATTRIBUTE(attrs) __attribute__ (attrs)
# 127 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\_ansi.h" 3
#define _ELIDABLE_INLINE static __inline__



#define _NOINLINE __attribute__ ((__noinline__))
#define _NOINLINE_STATIC _NOINLINE static
# 30 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdio.h" 2 3

#define _FSTDIO 

#define __need_size_t 
#define __need_NULL 
# 1 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\cdefs.h" 1 3
# 41 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\cdefs.h" 3
#define _SYS_CDEFS_H_ 

# 1 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\machine\\_default_types.h" 1 3





#define _MACHINE__DEFAULT_TYPES_H 
# 15 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\machine\\_default_types.h" 3
#define __EXP(x) __ ##x ##__
# 27 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\machine\\_default_types.h" 3
typedef signed char __int8_t;

typedef unsigned char __uint8_t;



#define ___int8_t_defined 1







typedef short int __int16_t;

typedef short unsigned int __uint16_t;



#define ___int16_t_defined 1
# 63 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\machine\\_default_types.h" 3
typedef long int __int32_t;

typedef long unsigned int __uint32_t;



#define ___int32_t_defined 1
# 89 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\machine\\_default_types.h" 3
typedef long long int __int64_t;

typedef long long unsigned int __uint64_t;



#define ___int64_t_defined 1
# 120 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\machine\\_default_types.h" 3
typedef signed char __int_least8_t;

typedef unsigned char __uint_least8_t;



#define ___int_least8_t_defined 1
# 146 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\machine\\_default_types.h" 3
typedef short int __int_least16_t;

typedef short unsigned int __uint_least16_t;



#define ___int_least16_t_defined 1
# 168 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\machine\\_default_types.h" 3
typedef long int __int_least32_t;

typedef long unsigned int __uint_least32_t;



#define ___int_least32_t_defined 1
# 186 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\machine\\_default_types.h" 3
typedef long long int __int_least64_t;

typedef long long unsigned int __uint_least64_t;



#define ___int_least64_t_defined 1







typedef int __intptr_t;

typedef unsigned int __uintptr_t;
# 214 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\machine\\_default_types.h" 3
#undef __EXP
# 44 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\cdefs.h" 2 3

# 1 "c:\\isystem\\winidea9\\gcc\\arm\\lib\\gcc\\arm-none-eabi\\4.9.3\\include\\stddef.h" 1 3 4
# 184 "c:\\isystem\\winidea9\\gcc\\arm\\lib\\gcc\\arm-none-eabi\\4.9.3\\include\\stddef.h" 3 4
#define __size_t__ 
#define __SIZE_T__ 
#define _SIZE_T 
#define _SYS_SIZE_T_H 
#define _T_SIZE_ 
#define _T_SIZE 
#define __SIZE_T 
#define _SIZE_T_ 
#define _BSD_SIZE_T_ 
#define _SIZE_T_DEFINED_ 
#define _SIZE_T_DEFINED 
#define _BSD_SIZE_T_DEFINED_ 
#define _SIZE_T_DECLARED 
#define ___int_size_t_h 
#define _GCC_SIZE_T 
#define _SIZET_ 






#define __size_t 





typedef unsigned int size_t;
# 234 "c:\\isystem\\winidea9\\gcc\\arm\\lib\\gcc\\arm-none-eabi\\4.9.3\\include\\stddef.h" 3 4
#undef __need_size_t
# 397 "c:\\isystem\\winidea9\\gcc\\arm\\lib\\gcc\\arm-none-eabi\\4.9.3\\include\\stddef.h" 3 4
#undef NULL




#define NULL ((void *)0)





#undef __need_NULL
# 46 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\cdefs.h" 2 3

#define __PMT(args) args
#define __DOTS , ...
#define __THROW 


#define __ASMNAME(cname) __XSTRING (__USER_LABEL_PREFIX__) cname


#define __ptr_t void *
#define __long_double_t long double

#define __attribute_malloc__ 
#define __attribute_pure__ 
#define __attribute_format_strfmon__(a,b) 
#define __flexarr [0]


#define __bounded 
#define __unbounded 
#define __ptrvalue 







#define __has_extension __has_feature


#define __has_feature(x) 0





#define __has_builtin(x) 0






#define __BEGIN_DECLS 
#define __END_DECLS 
# 103 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\cdefs.h" 3
#define __GNUCLIKE_ASM 3
#define __GNUCLIKE_MATH_BUILTIN_CONSTANTS 



#define __GNUCLIKE___TYPEOF 1
#define __GNUCLIKE___OFFSETOF 1
#define __GNUCLIKE___SECTION 1


#define __GNUCLIKE_CTOR_SECTION_HANDLING 1


#define __GNUCLIKE_BUILTIN_CONSTANT_P 1






#define __GNUCLIKE_BUILTIN_VARARGS 1
#define __GNUCLIKE_BUILTIN_STDARG 1
#define __GNUCLIKE_BUILTIN_VAALIST 1



#define __GNUC_VA_LIST_COMPATIBILITY 1






#define __compiler_membar() __asm __volatile(" " : : : "memory")



#define __GNUCLIKE_BUILTIN_NEXT_ARG 1
#define __GNUCLIKE_MATH_BUILTIN_RELOPS 


#define __GNUCLIKE_BUILTIN_MEMCPY 1


#define __CC_SUPPORTS_INLINE 1
#define __CC_SUPPORTS___INLINE 1
#define __CC_SUPPORTS___INLINE__ 1

#define __CC_SUPPORTS___FUNC__ 1
#define __CC_SUPPORTS_WARNING 1

#define __CC_SUPPORTS_VARADIC_XXX 1

#define __CC_SUPPORTS_DYNAMIC_ARRAY_INIT 1
# 173 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\cdefs.h" 3
#define __P(protos) protos
#define __CONCAT1(x,y) x ## y
#define __CONCAT(x,y) __CONCAT1(x,y)
#define __STRING(x) #x
#define __XSTRING(x) __STRING(x)

#define __const const
#define __signed signed
#define __volatile volatile
# 246 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\cdefs.h" 3
#define __dead2 __attribute__((__noreturn__))
#define __pure2 __attribute__((__const__))
#define __unused __attribute__((__unused__))
#define __used __attribute__((__used__))
#define __packed __attribute__((__packed__))
#define __aligned(x) __attribute__((__aligned__(x)))
#define __section(x) __attribute__((__section__(x)))
# 281 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\cdefs.h" 3
#define _Alignas(x) __aligned(x)






#define _Alignof(x) __alignof(x)







#define _Atomic(T) struct { T volatile __val; }





#define _Noreturn __dead2
# 326 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\cdefs.h" 3
#define _Thread_local __thread
# 345 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\cdefs.h" 3
#define __generic(expr,t,yes,no) __builtin_choose_expr( __builtin_types_compatible_p(__typeof(expr), t), yes, no)





#define __malloc_like __attribute__((__malloc__))
#define __pure __attribute__((__pure__))






#define __always_inline __attribute__((__always_inline__))





#define __noinline __attribute__ ((__noinline__))





#define __nonnull(x) __attribute__((__nonnull__(x)))





#define __fastcall __attribute__((__fastcall__))





#define __returns_twice __attribute__((__returns_twice__))
# 403 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\cdefs.h" 3
#define __restrict restrict
# 436 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\cdefs.h" 3
#define __predict_true(exp) __builtin_expect((exp), 1)
#define __predict_false(exp) __builtin_expect((exp), 0)






#define __hidden __attribute__((__visibility__("hidden")))
#define __exported __attribute__((__visibility__("default")))





#define __offsetof(type,field) offsetof(type, field)
#define __rangeof(type,start,end) (__offsetof(type, end) - __offsetof(type, start))
# 462 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\cdefs.h" 3
#define __containerof(x,s,m) ({ const volatile __typeof__(((s *)0)->m) *__x = (x); __DEQUALIFY(s *, (const volatile char *)__x - __offsetof(s, m));})
# 484 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\cdefs.h" 3
#define __printflike(fmtarg,firstvararg) __attribute__((__format__ (__printf__, fmtarg, firstvararg)))

#define __scanflike(fmtarg,firstvararg) __attribute__((__format__ (__scanf__, fmtarg, firstvararg)))

#define __format_arg(fmtarg) __attribute__((__format_arg__ (fmtarg)))
#define __strfmonlike(fmtarg,firstvararg) __attribute__((__format__ (__strfmon__, fmtarg, firstvararg)))

#define __strftimelike(fmtarg,firstvararg) __attribute__((__format__ (__strftime__, fmtarg, firstvararg)))
# 501 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\cdefs.h" 3
#define __printf0like(fmtarg,firstvararg) 




#define __strong_reference(sym,aliassym) extern __typeof (sym) aliassym __attribute__ ((__alias__ (#sym)))




#define __weak_reference(sym,alias) __asm__(".weak " #alias); __asm__(".equ " #alias ", " #sym)


#define __warn_references(sym,msg) __asm__(".section .gnu.warning." #sym); __asm__(".asciz \"" msg "\""); __asm__(".previous")



#define __sym_compat(sym,impl,verid) __asm__(".symver " #impl ", " #sym "@" #verid)

#define __sym_default(sym,impl,verid) __asm__(".symver " #impl ", " #sym "@@" #verid)
# 555 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\cdefs.h" 3
#define __FBSDID(s) struct __hack



#define __RCSID(s) struct __hack



#define __RCSID_SOURCE(s) struct __hack



#define __SCCSID(s) struct __hack



#define __COPYRIGHT(s) struct __hack



#define __DECONST(type,var) ((type)(__uintptr_t)(const void *)(var))



#define __DEVOLATILE(type,var) ((type)(__uintptr_t)(volatile void *)(var))



#define __DEQUALIFY(type,var) ((type)(__uintptr_t)(const volatile void *)(var))
# 705 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\cdefs.h" 3
#define __POSIX_VISIBLE 200809
#define __XSI_VISIBLE 700
#define __BSD_VISIBLE 1
#define __ISO_C_VISIBLE 2011
# 36 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdio.h" 2 3
# 1 "c:\\isystem\\winidea9\\gcc\\arm\\lib\\gcc\\arm-none-eabi\\4.9.3\\include\\stddef.h" 1 3 4
# 39 "c:\\isystem\\winidea9\\gcc\\arm\\lib\\gcc\\arm-none-eabi\\4.9.3\\include\\stddef.h" 3 4
#define _STDDEF_H 
#define _STDDEF_H_ 

#define _ANSI_STDDEF_H 
# 136 "c:\\isystem\\winidea9\\gcc\\arm\\lib\\gcc\\arm-none-eabi\\4.9.3\\include\\stddef.h" 3 4
#define _PTRDIFF_T 
#define _T_PTRDIFF_ 
#define _T_PTRDIFF 
#define __PTRDIFF_T 
#define _PTRDIFF_T_ 
#define _BSD_PTRDIFF_T_ 
#define ___int_ptrdiff_t_h 
#define _GCC_PTRDIFF_T 



typedef int ptrdiff_t;
# 158 "c:\\isystem\\winidea9\\gcc\\arm\\lib\\gcc\\arm-none-eabi\\4.9.3\\include\\stddef.h" 3 4
#undef __need_ptrdiff_t
# 234 "c:\\isystem\\winidea9\\gcc\\arm\\lib\\gcc\\arm-none-eabi\\4.9.3\\include\\stddef.h" 3 4
#undef __need_size_t
# 263 "c:\\isystem\\winidea9\\gcc\\arm\\lib\\gcc\\arm-none-eabi\\4.9.3\\include\\stddef.h" 3 4
#define __wchar_t__ 
#define __WCHAR_T__ 
#define _WCHAR_T 
#define _T_WCHAR_ 
#define _T_WCHAR 
#define __WCHAR_T 
#define _WCHAR_T_ 
#define _BSD_WCHAR_T_ 
#define _WCHAR_T_DEFINED_ 
#define _WCHAR_T_DEFINED 
#define _WCHAR_T_H 
#define ___int_wchar_t_h 
#define __INT_WCHAR_T_H 
#define _GCC_WCHAR_T 
#define _WCHAR_T_DECLARED 
# 290 "c:\\isystem\\winidea9\\gcc\\arm\\lib\\gcc\\arm-none-eabi\\4.9.3\\include\\stddef.h" 3 4
#undef _BSD_WCHAR_T_
# 324 "c:\\isystem\\winidea9\\gcc\\arm\\lib\\gcc\\arm-none-eabi\\4.9.3\\include\\stddef.h" 3 4
typedef unsigned int wchar_t;
# 343 "c:\\isystem\\winidea9\\gcc\\arm\\lib\\gcc\\arm-none-eabi\\4.9.3\\include\\stddef.h" 3 4
#undef __need_wchar_t
# 397 "c:\\isystem\\winidea9\\gcc\\arm\\lib\\gcc\\arm-none-eabi\\4.9.3\\include\\stddef.h" 3 4
#undef NULL




#define NULL ((void *)0)





#undef __need_NULL




#define offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER)
# 37 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdio.h" 2 3

#define __need___va_list 
# 1 "c:\\isystem\\winidea9\\gcc\\arm\\lib\\gcc\\arm-none-eabi\\4.9.3\\include\\stdarg.h" 1 3 4
# 34 "c:\\isystem\\winidea9\\gcc\\arm\\lib\\gcc\\arm-none-eabi\\4.9.3\\include\\stdarg.h" 3 4
#undef __need___va_list




#define __GNUC_VA_LIST 
typedef __builtin_va_list __gnuc_va_list;
# 40 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdio.h" 2 3







# 1 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\reent.h" 1 3
# 11 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\reent.h" 3
#define _SYS_REENT_H_ 

# 1 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\_ansi.h" 1 3
# 14 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\reent.h" 2 3
# 1 "c:\\isystem\\winidea9\\gcc\\arm\\lib\\gcc\\arm-none-eabi\\4.9.3\\include\\stddef.h" 1 3 4
# 15 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\reent.h" 2 3
# 1 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_types.h" 1 3
# 10 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_types.h" 3
#define _SYS__TYPES_H 

# 1 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\machine\\_types.h" 1 3





#define _MACHINE__TYPES_H 
# 13 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_types.h" 2 3
# 1 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\lock.h" 1 3

#define __SYS_LOCK_H__ 



typedef int _LOCK_T;
typedef int _LOCK_RECURSIVE_T;



#define __LOCK_INIT(class,lock) static int lock = 0;
#define __LOCK_INIT_RECURSIVE(class,lock) static int lock = 0;
#define __lock_init(lock) (_CAST_VOID 0)
#define __lock_init_recursive(lock) (_CAST_VOID 0)
#define __lock_close(lock) (_CAST_VOID 0)
#define __lock_close_recursive(lock) (_CAST_VOID 0)
#define __lock_acquire(lock) (_CAST_VOID 0)
#define __lock_acquire_recursive(lock) (_CAST_VOID 0)
#define __lock_try_acquire(lock) (_CAST_VOID 0)
#define __lock_try_acquire_recursive(lock) (_CAST_VOID 0)
#define __lock_release(lock) (_CAST_VOID 0)
#define __lock_release_recursive(lock) (_CAST_VOID 0)
# 14 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_types.h" 2 3


typedef long _off_t;



typedef short __dev_t;



typedef unsigned short __uid_t;


typedef unsigned short __gid_t;



__extension__ typedef long long _off64_t;







typedef long _fpos_t;
# 54 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_types.h" 3
#define unsigned signed
typedef signed int _ssize_t;
#undef unsigned
# 66 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_types.h" 3
#define __need_wint_t 
# 1 "c:\\isystem\\winidea9\\gcc\\arm\\lib\\gcc\\arm-none-eabi\\4.9.3\\include\\stddef.h" 1 3 4
# 158 "c:\\isystem\\winidea9\\gcc\\arm\\lib\\gcc\\arm-none-eabi\\4.9.3\\include\\stddef.h" 3 4
#undef __need_ptrdiff_t
# 234 "c:\\isystem\\winidea9\\gcc\\arm\\lib\\gcc\\arm-none-eabi\\4.9.3\\include\\stddef.h" 3 4
#undef __need_size_t
# 343 "c:\\isystem\\winidea9\\gcc\\arm\\lib\\gcc\\arm-none-eabi\\4.9.3\\include\\stddef.h" 3 4
#undef __need_wchar_t




#define _WINT_T 




typedef unsigned int wint_t;

#undef __need_wint_t
# 397 "c:\\isystem\\winidea9\\gcc\\arm\\lib\\gcc\\arm-none-eabi\\4.9.3\\include\\stddef.h" 3 4
#undef NULL




#define NULL ((void *)0)





#undef __need_NULL




#define offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER)
# 68 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_types.h" 2 3



typedef struct
{
  int __count;
  union
  {
    wint_t __wch;
    unsigned char __wchb[4];
  } __value;
} _mbstate_t;



typedef _LOCK_RECURSIVE_T _flock_t;




typedef void *_iconv_t;
# 16 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\reent.h" 2 3

#define _NULL 0



#define __Long long
typedef unsigned long __ULong;
# 38 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\reent.h" 3
struct _reent;






struct _Bigint
{
  struct _Bigint *_next;
  int _k, _maxwds, _sign, _wds;
  __ULong _x[1];
};


struct __tm
{
  int __tm_sec;
  int __tm_min;
  int __tm_hour;
  int __tm_mday;
  int __tm_mon;
  int __tm_year;
  int __tm_wday;
  int __tm_yday;
  int __tm_isdst;
};





#define _ATEXIT_SIZE 32

struct _on_exit_args {
 void * _fnargs[32];
 void * _dso_handle[32];

 __ULong _fntypes;


 __ULong _is_cxa;
};
# 91 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\reent.h" 3
struct _atexit {
 struct _atexit *_next;
 int _ind;

 void (*_fns[32])(void);
        struct _on_exit_args _on_exit_args;
};
#define _ATEXIT_INIT {_NULL, 0, {_NULL}, {{_NULL}, {_NULL}, 0, 0}}





#define _REENT_INIT_ATEXIT _NULL, _ATEXIT_INIT,
# 115 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\reent.h" 3
struct __sbuf {
 unsigned char *_base;
 int _size;
};
# 176 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\reent.h" 3
#define _REENT_SMALL_CHECK_INIT(ptr) 


struct __sFILE {
  unsigned char *_p;
  int _r;
  int _w;
  short _flags;
  short _file;
  struct __sbuf _bf;
  int _lbfsize;






  void * _cookie;

  int (* _read) (struct _reent *, void *, char *, int)
                                          ;
  int (* _write) (struct _reent *, void *, const char *, int)

                                   ;
  _fpos_t (* _seek) (struct _reent *, void *, _fpos_t, int);
  int (* _close) (struct _reent *, void *);


  struct __sbuf _ub;
  unsigned char *_up;
  int _ur;


  unsigned char _ubuf[3];
  unsigned char _nbuf[1];


  struct __sbuf _lb;


  int _blksize;
  _off_t _offset;


  struct _reent *_data;



  _flock_t _lock;

  _mbstate_t _mbstate;
  int _flags2;
};
# 285 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\reent.h" 3
typedef struct __sFILE __FILE;



struct _glue
{
  struct _glue *_next;
  int _niobs;
  __FILE *_iobs;
};
# 310 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\reent.h" 3
#define _RAND48_SEED_0 (0x330e)
#define _RAND48_SEED_1 (0xabcd)
#define _RAND48_SEED_2 (0x1234)
#define _RAND48_MULT_0 (0xe66d)
#define _RAND48_MULT_1 (0xdeec)
#define _RAND48_MULT_2 (0x0005)
#define _RAND48_ADD (0x000b)
struct _rand48 {
  unsigned short _seed[3];
  unsigned short _mult[3];
  unsigned short _add;




};


#define _REENT_EMERGENCY_SIZE 25
#define _REENT_ASCTIME_SIZE 26
#define _REENT_SIGNAL_SIZE 24
# 569 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\reent.h" 3
struct _reent
{
  int _errno;




  __FILE *_stdin, *_stdout, *_stderr;

  int _inc;
  char _emergency[25];

  int _current_category;
  const char *_current_locale;

  int __sdidinit;

  void (* __cleanup) (struct _reent *);


  struct _Bigint *_result;
  int _result_k;
  struct _Bigint *_p5s;
  struct _Bigint **_freelist;


  int _cvtlen;
  char *_cvtbuf;

  union
    {
      struct
        {
          unsigned int _unused_rand;
          char * _strtok_last;
          char _asctime_buf[26];
          struct __tm _localtime_buf;
          int _gamma_signgam;
          __extension__ unsigned long long _rand_next;
          struct _rand48 _r48;
          _mbstate_t _mblen_state;
          _mbstate_t _mbtowc_state;
          _mbstate_t _wctomb_state;
          char _l64a_buf[8];
          char _signal_buf[24];
          int _getdate_err;
          _mbstate_t _mbrlen_state;
          _mbstate_t _mbrtowc_state;
          _mbstate_t _mbsrtowcs_state;
          _mbstate_t _wcrtomb_state;
          _mbstate_t _wcsrtombs_state;
   int _h_errno;
        } _reent;



      struct
        {
#define _N_LISTS 30
          unsigned char * _nextf[30];
          unsigned int _nmalloc[30];
        } _unused;
    } _new;



  struct _atexit *_atexit;
  struct _atexit _atexit0;



  void (**(_sig_func))(int);




  struct _glue __sglue;
  __FILE __sf[3];
};

#define _REENT_INIT(var) { 0, &(var).__sf[0], &(var).__sf[1], &(var).__sf[2], 0, "", 0, "C", 0, _NULL, _NULL, 0, _NULL, _NULL, 0, _NULL, { { 0, _NULL, "", {0, 0, 0, 0, 0, 0, 0, 0, 0}, 0, 1, { {_RAND48_SEED_0, _RAND48_SEED_1, _RAND48_SEED_2}, {_RAND48_MULT_0, _RAND48_MULT_1, _RAND48_MULT_2}, _RAND48_ADD }, {0, {0}}, {0, {0}}, {0, {0}}, "", "", 0, {0, {0}}, {0, {0}}, {0, {0}}, {0, {0}}, {0, {0}} } }, _REENT_INIT_ATEXIT _NULL, {_NULL, 0, _NULL} }
# 697 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\reent.h" 3
#define _REENT_INIT_PTR(var) { memset((var), 0, sizeof(*(var))); (var)->_stdin = &(var)->__sf[0]; (var)->_stdout = &(var)->__sf[1]; (var)->_stderr = &(var)->__sf[2]; (var)->_current_locale = "C"; (var)->_new._reent._rand_next = 1; (var)->_new._reent._r48._seed[0] = _RAND48_SEED_0; (var)->_new._reent._r48._seed[1] = _RAND48_SEED_1; (var)->_new._reent._r48._seed[2] = _RAND48_SEED_2; (var)->_new._reent._r48._mult[0] = _RAND48_MULT_0; (var)->_new._reent._r48._mult[1] = _RAND48_MULT_1; (var)->_new._reent._r48._mult[2] = _RAND48_MULT_2; (var)->_new._reent._r48._add = _RAND48_ADD; }
# 713 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\reent.h" 3
#define _REENT_CHECK_RAND48(ptr) 
#define _REENT_CHECK_MP(ptr) 
#define _REENT_CHECK_TM(ptr) 
#define _REENT_CHECK_ASCTIME_BUF(ptr) 
#define _REENT_CHECK_EMERGENCY(ptr) 
#define _REENT_CHECK_MISC(ptr) 
#define _REENT_CHECK_SIGNAL_BUF(ptr) 

#define _REENT_SIGNGAM(ptr) ((ptr)->_new._reent._gamma_signgam)
#define _REENT_RAND_NEXT(ptr) ((ptr)->_new._reent._rand_next)
#define _REENT_RAND48_SEED(ptr) ((ptr)->_new._reent._r48._seed)
#define _REENT_RAND48_MULT(ptr) ((ptr)->_new._reent._r48._mult)
#define _REENT_RAND48_ADD(ptr) ((ptr)->_new._reent._r48._add)
#define _REENT_MP_RESULT(ptr) ((ptr)->_result)
#define _REENT_MP_RESULT_K(ptr) ((ptr)->_result_k)
#define _REENT_MP_P5S(ptr) ((ptr)->_p5s)
#define _REENT_MP_FREELIST(ptr) ((ptr)->_freelist)
#define _REENT_ASCTIME_BUF(ptr) ((ptr)->_new._reent._asctime_buf)
#define _REENT_TM(ptr) (&(ptr)->_new._reent._localtime_buf)
#define _REENT_EMERGENCY(ptr) ((ptr)->_emergency)
#define _REENT_STRTOK_LAST(ptr) ((ptr)->_new._reent._strtok_last)
#define _REENT_MBLEN_STATE(ptr) ((ptr)->_new._reent._mblen_state)
#define _REENT_MBTOWC_STATE(ptr) ((ptr)->_new._reent._mbtowc_state)
#define _REENT_WCTOMB_STATE(ptr) ((ptr)->_new._reent._wctomb_state)
#define _REENT_MBRLEN_STATE(ptr) ((ptr)->_new._reent._mbrlen_state)
#define _REENT_MBRTOWC_STATE(ptr) ((ptr)->_new._reent._mbrtowc_state)
#define _REENT_MBSRTOWCS_STATE(ptr) ((ptr)->_new._reent._mbsrtowcs_state)
#define _REENT_WCRTOMB_STATE(ptr) ((ptr)->_new._reent._wcrtomb_state)
#define _REENT_WCSRTOMBS_STATE(ptr) ((ptr)->_new._reent._wcsrtombs_state)
#define _REENT_L64A_BUF(ptr) ((ptr)->_new._reent._l64a_buf)
#define _REENT_SIGNAL_BUF(ptr) ((ptr)->_new._reent._signal_buf)
#define _REENT_GETDATE_ERR_P(ptr) (&((ptr)->_new._reent._getdate_err))






#define _Kmax (sizeof (size_t) << 3)







#define __ATTRIBUTE_IMPURE_PTR__ 


extern struct _reent *_impure_ptr ;
extern struct _reent *const _global_impure_ptr ;

void _reclaim_reent (struct _reent *);
# 775 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\reent.h" 3
#define _REENT _impure_ptr


#define _GLOBAL_REENT _global_impure_ptr





#define _GLOBAL_ATEXIT (_GLOBAL_REENT->_atexit)
# 48 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdio.h" 2 3
# 1 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\types.h" 1 3
# 24 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\types.h" 3
#define __INTTYPES_DEFINED__ 
# 61 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\types.h" 3
#define _SYS_TYPES_H 

# 1 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_stdint.h" 1 3
# 10 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_stdint.h" 3
#define _SYS__STDINT_H 
# 19 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_stdint.h" 3
typedef __int8_t int8_t ;
typedef __uint8_t uint8_t ;
#define __int8_t_defined 1



typedef __int16_t int16_t ;
typedef __uint16_t uint16_t ;
#define __int16_t_defined 1



typedef __int32_t int32_t ;
typedef __uint32_t uint32_t ;
#define __int32_t_defined 1



typedef __int64_t int64_t ;
typedef __uint64_t uint64_t ;
#define __int64_t_defined 1


typedef __intptr_t intptr_t;
typedef __uintptr_t uintptr_t;
# 64 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\types.h" 2 3







# 1 "c:\\isystem\\winidea9\\gcc\\arm\\lib\\gcc\\arm-none-eabi\\4.9.3\\include\\stddef.h" 1 3 4
# 72 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\types.h" 2 3
# 1 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\machine\\types.h" 1 3

#define _MACHTYPES_H_ 
# 13 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\machine\\types.h" 3
#define _CLOCK_T_ unsigned long
#define _TIME_T_ long
#define _CLOCKID_T_ unsigned long
#define _TIMER_T_ unsigned long


typedef long int __off_t;
typedef int __pid_t;

__extension__ typedef long long int __loff_t;





typedef long __suseconds_t;
# 73 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\types.h" 2 3
# 82 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\types.h" 3
#define _ST_INT32 __attribute__ ((__mode__ (__SI__)))






#define physadr physadr_t
#define quad quad_t




typedef unsigned char u_char;
#define __u_char_defined 


typedef unsigned short u_short;
#define __u_short_defined 


typedef unsigned int u_int;
#define __u_int_defined 


typedef unsigned long u_long;
#define __u_long_defined 

#define _BSDTYPES_DEFINED 


typedef unsigned short ushort;
typedef unsigned int uint;
typedef unsigned long ulong;



typedef unsigned long clock_t;
#define __clock_t_defined 



typedef long time_t;
#define __time_t_defined 



typedef long daddr_t;
#define __daddr_t_defined 


typedef char * caddr_t;
#define __caddr_t_defined 







typedef unsigned short ino_t;
# 171 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\types.h" 3
typedef _off_t off_t;
typedef __dev_t dev_t;
typedef __uid_t uid_t;
typedef __gid_t gid_t;





typedef int pid_t;







typedef long key_t;

typedef _ssize_t ssize_t;
# 204 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\types.h" 3
typedef unsigned int mode_t __attribute__ ((__mode__ (__SI__)));




typedef unsigned short nlink_t;
# 219 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\types.h" 3
#define _SYS_TYPES_FD_SET 
#define NBBY 8







#define FD_SETSIZE 64


typedef long fd_mask;
#define NFDBITS (sizeof (fd_mask) * NBBY)

#define howmany(x,y) (((x)+((y)-1))/(y))




typedef struct _types_fd_set {
 fd_mask fds_bits[(((64)+(((sizeof (fd_mask) * 8))-1))/((sizeof (fd_mask) * 8)))];
} _types_fd_set;

#define fd_set _types_fd_set

#define FD_SET(n,p) ((p)->fds_bits[(n)/NFDBITS] |= (1L << ((n) % NFDBITS)))
#define FD_CLR(n,p) ((p)->fds_bits[(n)/NFDBITS] &= ~(1L << ((n) % NFDBITS)))
#define FD_ISSET(n,p) ((p)->fds_bits[(n)/NFDBITS] & (1L << ((n) % NFDBITS)))
#define FD_ZERO(p) (__extension__ (void)({ size_t __i; char *__tmp = (char *)p; for (__i = 0; __i < sizeof (*(p)); ++__i) *__tmp++ = 0; }))
# 257 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\types.h" 3
#undef __MS_types__
#undef _ST_INT32



typedef unsigned long clockid_t;
#define __clockid_t_defined 



typedef unsigned long timer_t;
#define __timer_t_defined 


typedef unsigned long useconds_t;


typedef __suseconds_t suseconds_t;
#define _SUSECONDS_T_DECLARED 


typedef __int64_t sbintime_t;
# 512 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\types.h" 3
#undef __need_inttypes
# 49 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdio.h" 2 3




typedef __FILE FILE;
#define __FILE_defined 





typedef _fpos_t fpos_t;





# 1 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\stdio.h" 1 3

#define _NEWLIB_STDIO_H 
# 13 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\stdio.h" 3
#define _flockfile(fp) (((fp)->_flags & __SSTR) ? 0 : __lock_acquire_recursive((fp)->_lock))







#define _funlockfile(fp) (((fp)->_flags & __SSTR) ? 0 : __lock_release_recursive((fp)->_lock))
# 67 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdio.h" 2 3

#define __SLBF 0x0001
#define __SNBF 0x0002
#define __SRD 0x0004
#define __SWR 0x0008

#define __SRW 0x0010
#define __SEOF 0x0020
#define __SERR 0x0040
#define __SMBF 0x0080
#define __SAPP 0x0100
#define __SSTR 0x0200
#define __SOPT 0x0400
#define __SNPT 0x0800
#define __SOFF 0x1000
#define __SORD 0x2000



#define __SL64 0x8000


#define __SNLK 0x0001
#define __SWID 0x2000
# 101 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdio.h" 3
#define _IOFBF 0
#define _IOLBF 1
#define _IONBF 2

#define EOF (-1)




#define BUFSIZ 1024





#define FOPEN_MAX 20





#define FILENAME_MAX 1024





#define L_tmpnam FILENAME_MAX







#define SEEK_SET 0


#define SEEK_CUR 1


#define SEEK_END 2


#define TMP_MAX 26

#define stdin (_REENT->_stdin)
#define stdout (_REENT->_stdout)
#define stderr (_REENT->_stderr)

#define _stdin_r(x) ((x)->_stdin)
#define _stdout_r(x) ((x)->_stdout)
#define _stderr_r(x) ((x)->_stderr)







#define __VALIST __gnuc_va_list





FILE * tmpfile (void);
char * tmpnam (char *);

char * tempnam (const char *, const char *);

int fclose (FILE *);
int fflush (FILE *);
FILE * freopen (const char *restrict, const char *restrict, FILE *restrict);
void setbuf (FILE *restrict, char *restrict);
int setvbuf (FILE *restrict, char *restrict, int, size_t);
int fprintf (FILE *restrict, const char *restrict, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;
int fscanf (FILE *restrict, const char *restrict, ...) __attribute__ ((__format__ (__scanf__, 2, 3)))
                                                           ;
int printf (const char *restrict, ...) __attribute__ ((__format__ (__printf__, 1, 2)))
                                                            ;
int scanf (const char *restrict, ...) __attribute__ ((__format__ (__scanf__, 1, 2)))
                                                           ;
int sscanf (const char *restrict, const char *restrict, ...) __attribute__ ((__format__ (__scanf__, 2, 3)))
                                                           ;
int vfprintf (FILE *restrict, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;
int vprintf (const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 1, 0)))
                                                            ;
int vsprintf (char *restrict, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;
int fgetc (FILE *);
char * fgets (char *restrict, int, FILE *restrict);
int fputc (int, FILE *);
int fputs (const char *restrict, FILE *restrict);
int getc (FILE *);
int getchar (void);
char * gets (char *);
int putc (int, FILE *);
int putchar (int);
int puts (const char *);
int ungetc (int, FILE *);
size_t fread (void * restrict, size_t _size, size_t _n, FILE *restrict);
size_t fwrite (const void * restrict , size_t _size, size_t _n, FILE *);



int fgetpos (FILE *restrict, fpos_t *restrict);

int fseek (FILE *, long, int);



int fsetpos (FILE *, const fpos_t *);

long ftell ( FILE *);
void rewind (FILE *);
void clearerr (FILE *);
int feof (FILE *);
int ferror (FILE *);
void perror (const char *);

FILE * fopen (const char *restrict _name, const char *restrict _type);
int sprintf (char *restrict, const char *restrict, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;
int remove (const char *);
int rename (const char *, const char *);
# 247 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdio.h" 3
int asiprintf (char **, const char *, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;
char * asniprintf (char *, size_t *, const char *, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
char * asnprintf (char *restrict, size_t *restrict, const char *restrict, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int asprintf (char **restrict, const char *restrict, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;

int diprintf (int, const char *, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;

int fiprintf (FILE *, const char *, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;
int fiscanf (FILE *, const char *, ...) __attribute__ ((__format__ (__scanf__, 2, 3)))
                                                           ;
int iprintf (const char *, ...) __attribute__ ((__format__ (__printf__, 1, 2)))
                                                            ;
int iscanf (const char *, ...) __attribute__ ((__format__ (__scanf__, 1, 2)))
                                                           ;
int siprintf (char *, const char *, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;
int siscanf (const char *, const char *, ...) __attribute__ ((__format__ (__scanf__, 2, 3)))
                                                           ;
int snprintf (char *restrict, size_t, const char *restrict, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int sniprintf (char *, size_t, const char *, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int vasiprintf (char **, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;
char * vasniprintf (char *, size_t *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
char * vasnprintf (char *, size_t *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int vasprintf (char **, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;
int vdiprintf (int, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;
int vfiprintf (FILE *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;
int vfiscanf (FILE *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 2, 0)))
                                                           ;
int vfscanf (FILE *restrict, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 2, 0)))
                                                           ;
int viprintf (const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 1, 0)))
                                                            ;
int viscanf (const char *, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 1, 0)))
                                                           ;
int vscanf (const char *, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 1, 0)))
                                                           ;
int vsiprintf (char *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;
int vsiscanf (const char *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 2, 0)))
                                                           ;
int vsniprintf (char *, size_t, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int vsnprintf (char *restrict, size_t, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int vsscanf (const char *restrict, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 2, 0)))
                                                           ;
# 360 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdio.h" 3
int _asiprintf_r (struct _reent *, char **, const char *, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
char * _asniprintf_r (struct _reent *, char *, size_t *, const char *, ...) __attribute__ ((__format__ (__printf__, 4, 5)))
                                                            ;
char * _asnprintf_r (struct _reent *, char *restrict, size_t *restrict, const char *restrict, ...) __attribute__ ((__format__ (__printf__, 4, 5)))
                                                            ;
int _asprintf_r (struct _reent *, char **restrict, const char *restrict, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int _diprintf_r (struct _reent *, int, const char *, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int _dprintf_r (struct _reent *, int, const char *restrict, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int _fclose_r (struct _reent *, FILE *);
int _fcloseall_r (struct _reent *);
FILE * _fdopen_r (struct _reent *, int, const char *);
int _fflush_r (struct _reent *, FILE *);
int _fgetc_r (struct _reent *, FILE *);
int _fgetc_unlocked_r (struct _reent *, FILE *);
char * _fgets_r (struct _reent *, char *restrict, int, FILE *restrict);
char * _fgets_unlocked_r (struct _reent *, char *restrict, int, FILE *restrict);




int _fgetpos_r (struct _reent *, FILE *, fpos_t *);
int _fsetpos_r (struct _reent *, FILE *, const fpos_t *);

int _fiprintf_r (struct _reent *, FILE *, const char *, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int _fiscanf_r (struct _reent *, FILE *, const char *, ...) __attribute__ ((__format__ (__scanf__, 3, 4)))
                                                           ;
FILE * _fmemopen_r (struct _reent *, void *restrict, size_t, const char *restrict);
FILE * _fopen_r (struct _reent *, const char *restrict, const char *restrict);
FILE * _freopen_r (struct _reent *, const char *restrict, const char *restrict, FILE *restrict);
int _fprintf_r (struct _reent *, FILE *restrict, const char *restrict, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int _fpurge_r (struct _reent *, FILE *);
int _fputc_r (struct _reent *, int, FILE *);
int _fputc_unlocked_r (struct _reent *, int, FILE *);
int _fputs_r (struct _reent *, const char *restrict, FILE *restrict);
int _fputs_unlocked_r (struct _reent *, const char *restrict, FILE *restrict);
size_t _fread_r (struct _reent *, void * restrict, size_t _size, size_t _n, FILE *restrict);
size_t _fread_unlocked_r (struct _reent *, void * restrict, size_t _size, size_t _n, FILE *restrict);
int _fscanf_r (struct _reent *, FILE *restrict, const char *restrict, ...) __attribute__ ((__format__ (__scanf__, 3, 4)))
                                                           ;
int _fseek_r (struct _reent *, FILE *, long, int);
int _fseeko_r (struct _reent *, FILE *, _off_t, int);
long _ftell_r (struct _reent *, FILE *);
_off_t _ftello_r (struct _reent *, FILE *);
void _rewind_r (struct _reent *, FILE *);
size_t _fwrite_r (struct _reent *, const void * restrict, size_t _size, size_t _n, FILE *restrict);
size_t _fwrite_unlocked_r (struct _reent *, const void * restrict, size_t _size, size_t _n, FILE *restrict);
int _getc_r (struct _reent *, FILE *);
int _getc_unlocked_r (struct _reent *, FILE *);
int _getchar_r (struct _reent *);
int _getchar_unlocked_r (struct _reent *);
char * _gets_r (struct _reent *, char *);
int _iprintf_r (struct _reent *, const char *, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;
int _iscanf_r (struct _reent *, const char *, ...) __attribute__ ((__format__ (__scanf__, 2, 3)))
                                                           ;
FILE * _open_memstream_r (struct _reent *, char **, size_t *);
void _perror_r (struct _reent *, const char *);
int _printf_r (struct _reent *, const char *restrict, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;
int _putc_r (struct _reent *, int, FILE *);
int _putc_unlocked_r (struct _reent *, int, FILE *);
int _putchar_unlocked_r (struct _reent *, int);
int _putchar_r (struct _reent *, int);
int _puts_r (struct _reent *, const char *);
int _remove_r (struct _reent *, const char *);
int _rename_r (struct _reent *, const char *_old, const char *_new)
                                          ;
int _scanf_r (struct _reent *, const char *restrict, ...) __attribute__ ((__format__ (__scanf__, 2, 3)))
                                                           ;
int _siprintf_r (struct _reent *, char *, const char *, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int _siscanf_r (struct _reent *, const char *, const char *, ...) __attribute__ ((__format__ (__scanf__, 3, 4)))
                                                           ;
int _sniprintf_r (struct _reent *, char *, size_t, const char *, ...) __attribute__ ((__format__ (__printf__, 4, 5)))
                                                            ;
int _snprintf_r (struct _reent *, char *restrict, size_t, const char *restrict, ...) __attribute__ ((__format__ (__printf__, 4, 5)))
                                                            ;
int _sprintf_r (struct _reent *, char *restrict, const char *restrict, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int _sscanf_r (struct _reent *, const char *restrict, const char *restrict, ...) __attribute__ ((__format__ (__scanf__, 3, 4)))
                                                           ;
char * _tempnam_r (struct _reent *, const char *, const char *);
FILE * _tmpfile_r (struct _reent *);
char * _tmpnam_r (struct _reent *, char *);
int _ungetc_r (struct _reent *, int, FILE *);
int _vasiprintf_r (struct _reent *, char **, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
char * _vasniprintf_r (struct _reent*, char *, size_t *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 4, 0)))
                                                            ;
char * _vasnprintf_r (struct _reent*, char *, size_t *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 4, 0)))
                                                            ;
int _vasprintf_r (struct _reent *, char **, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int _vdiprintf_r (struct _reent *, int, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int _vdprintf_r (struct _reent *, int, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int _vfiprintf_r (struct _reent *, FILE *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int _vfiscanf_r (struct _reent *, FILE *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 3, 0)))
                                                           ;
int _vfprintf_r (struct _reent *, FILE *restrict, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int _vfscanf_r (struct _reent *, FILE *restrict, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 3, 0)))
                                                           ;
int _viprintf_r (struct _reent *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;
int _viscanf_r (struct _reent *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 2, 0)))
                                                           ;
int _vprintf_r (struct _reent *, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;
int _vscanf_r (struct _reent *, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 2, 0)))
                                                           ;
int _vsiprintf_r (struct _reent *, char *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int _vsiscanf_r (struct _reent *, const char *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 3, 0)))
                                                           ;
int _vsniprintf_r (struct _reent *, char *, size_t, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 4, 0)))
                                                            ;
int _vsnprintf_r (struct _reent *, char *restrict, size_t, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 4, 0)))
                                                            ;
int _vsprintf_r (struct _reent *, char *restrict, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int _vsscanf_r (struct _reent *, const char *restrict, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 3, 0)))
                                                           ;



int fpurge (FILE *);
ssize_t __getdelim (char **, size_t *, int, FILE *);
ssize_t __getline (char **, size_t *, FILE *);


void clearerr_unlocked (FILE *);
int feof_unlocked (FILE *);
int ferror_unlocked (FILE *);
int fileno_unlocked (FILE *);
int fflush_unlocked (FILE *);
int fgetc_unlocked (FILE *);
int fputc_unlocked (int, FILE *);
size_t fread_unlocked (void * restrict, size_t _size, size_t _n, FILE *restrict);
size_t fwrite_unlocked (const void * restrict , size_t _size, size_t _n, FILE *);
# 541 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdio.h" 3
int __srget_r (struct _reent *, FILE *);
int __swbuf_r (struct _reent *, int, FILE *);
# 616 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdio.h" 3
#define __sgetc_raw_r(__ptr,__f) (--(__f)->_r < 0 ? __srget_r(__ptr, __f) : (int)(*(__f)->_p++))
# 645 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdio.h" 3
#define __sgetc_r(__ptr,__p) __sgetc_raw_r(__ptr, __p)
# 661 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdio.h" 3
#define __sputc_raw_r(__ptr,__c,__p) (--(__p)->_w < 0 ? (__p)->_w >= (__p)->_lbfsize ? (*(__p)->_p = (__c)), *(__p)->_p != '\n' ? (int)*(__p)->_p++ : __swbuf_r(__ptr, '\n', __p) : __swbuf_r(__ptr, (int)(__c), __p) : (*(__p)->_p = (__c), (int)*(__p)->_p++))
# 675 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdio.h" 3
#define __sputc_r(__ptr,__c,__p) __sputc_raw_r(__ptr, __c, __p)



#define __sfeof(p) ((int)(((p)->_flags & __SEOF) != 0))
#define __sferror(p) ((int)(((p)->_flags & __SERR) != 0))
#define __sclearerr(p) ((void)((p)->_flags &= ~(__SERR|__SEOF)))
#define __sfileno(p) ((p)->_file)


#define feof(p) __sfeof(p)
#define ferror(p) __sferror(p)
#define clearerr(p) __sclearerr(p)


#define feof_unlocked(p) __sfeof(p)
#define ferror_unlocked(p) __sferror(p)
#define clearerr_unlocked(p) __sclearerr(p)
# 702 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdio.h" 3
#define getc(fp) __sgetc_r(_REENT, fp)
#define putc(x,fp) __sputc_r(_REENT, x, fp)
# 720 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdio.h" 3
#define getchar() getc(stdin)
#define putchar(x) putc(x, stdout)







# 20 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Common/Std_Types.h" 2

# 1 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Common/common.h" 1


#define _COMMON_HEADER_ 





# 1 "c:\\isystem\\winidea9\\gcc\\arm\\lib\\gcc\\arm-none-eabi\\4.9.3\\include\\stdint.h" 1 3 4
# 9 "c:\\isystem\\winidea9\\gcc\\arm\\lib\\gcc\\arm-none-eabi\\4.9.3\\include\\stdint.h" 3 4
# 1 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 1 3 4
# 10 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
#define _STDINT_H 


# 1 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_intsup.h" 1 3 4
# 10 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
#define _SYS__INTSUP_H 





#define __STDINT_EXP(x) __ ##x ##__
# 26 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
#define __have_longlong64 1






#define __have_long32 1
# 49 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
       
       
       
       
       
       
#undef signed
#undef unsigned
#undef char
#undef short
#undef int
#undef long
#define signed +0
#define unsigned +0
#define char +0
#define short +1
#define int +2
#define long +4
# 77 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
#define _INT32_EQ_LONG 







#define __INT8 "hh"
# 96 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
#define __INT16 "h"
# 107 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
#define __INT32 "l"
# 116 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
#define __INT64 "ll"






#define __FAST8 
# 132 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
#define __FAST16 






#define __FAST32 
# 150 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
#define __FAST64 "ll"



#define __LEAST8 "hh"
# 165 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
#define __LEAST16 "h"
# 176 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
#define __LEAST32 "l"
# 185 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\sys\\_intsup.h" 3 4
#define __LEAST64 "ll"

#undef signed
#undef unsigned
#undef char
#undef short
#undef int
#undef long
       
       
       
       
       
       
# 14 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 2 3 4







typedef __int_least8_t int_least8_t;
typedef __uint_least8_t uint_least8_t;
#define __int_least8_t_defined 1



typedef __int_least16_t int_least16_t;
typedef __uint_least16_t uint_least16_t;
#define __int_least16_t_defined 1



typedef __int_least32_t int_least32_t;
typedef __uint_least32_t uint_least32_t;
#define __int_least32_t_defined 1



typedef __int_least64_t int_least64_t;
typedef __uint_least64_t uint_least64_t;
#define __int_least64_t_defined 1
# 51 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
  typedef int int_fast8_t;
  typedef unsigned int uint_fast8_t;
#define __int_fast8_t_defined 1







  typedef int int_fast16_t;
  typedef unsigned int uint_fast16_t;
#define __int_fast16_t_defined 1







  typedef int int_fast32_t;
  typedef unsigned int uint_fast32_t;
#define __int_fast32_t_defined 1







  typedef long long int int_fast64_t;
  typedef long long unsigned int uint_fast64_t;
#define __int_fast64_t_defined 1
# 130 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
  typedef long long int intmax_t;
# 139 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
  typedef long long unsigned int uintmax_t;







#define INTPTR_MIN (-__INTPTR_MAX__ - 1)
#define INTPTR_MAX (__INTPTR_MAX__)
#define UINTPTR_MAX (__UINTPTR_MAX__)
# 171 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT8_MIN (-__INT8_MAX__ - 1)
#define INT8_MAX (__INT8_MAX__)
#define UINT8_MAX (__UINT8_MAX__)







#define INT_LEAST8_MIN (-__INT_LEAST8_MAX__ - 1)
#define INT_LEAST8_MAX (__INT_LEAST8_MAX__)
#define UINT_LEAST8_MAX (__UINT_LEAST8_MAX__)
# 193 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT16_MIN (-__INT16_MAX__ - 1)
#define INT16_MAX (__INT16_MAX__)
#define UINT16_MAX (__UINT16_MAX__)







#define INT_LEAST16_MIN (-__INT_LEAST16_MAX__ - 1)
#define INT_LEAST16_MAX (__INT_LEAST16_MAX__)
#define UINT_LEAST16_MAX (__UINT_LEAST16_MAX__)
# 215 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT32_MIN (-__INT32_MAX__ - 1)
#define INT32_MAX (__INT32_MAX__)
#define UINT32_MAX (__UINT32_MAX__)
# 231 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT_LEAST32_MIN (-__INT_LEAST32_MAX__ - 1)
#define INT_LEAST32_MAX (__INT_LEAST32_MAX__)
#define UINT_LEAST32_MAX (__UINT_LEAST32_MAX__)
# 249 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT64_MIN (-__INT64_MAX__ - 1)
#define INT64_MAX (__INT64_MAX__)
#define UINT64_MAX (__UINT64_MAX__)
# 265 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT_LEAST64_MIN (-__INT_LEAST64_MAX__ - 1)
#define INT_LEAST64_MAX (__INT_LEAST64_MAX__)
#define UINT_LEAST64_MAX (__UINT_LEAST64_MAX__)
# 281 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT_FAST8_MIN (-__INT_FAST8_MAX__ - 1)
#define INT_FAST8_MAX (__INT_FAST8_MAX__)
#define UINT_FAST8_MAX (__UINT_FAST8_MAX__)
# 297 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT_FAST16_MIN (-__INT_FAST16_MAX__ - 1)
#define INT_FAST16_MAX (__INT_FAST16_MAX__)
#define UINT_FAST16_MAX (__UINT_FAST16_MAX__)
# 313 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT_FAST32_MIN (-__INT_FAST32_MAX__ - 1)
#define INT_FAST32_MAX (__INT_FAST32_MAX__)
#define UINT_FAST32_MAX (__UINT_FAST32_MAX__)
# 329 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT_FAST64_MIN (-__INT_FAST64_MAX__ - 1)
#define INT_FAST64_MAX (__INT_FAST64_MAX__)
#define UINT_FAST64_MAX (__UINT_FAST64_MAX__)
# 345 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
#define INTMAX_MAX (__INTMAX_MAX__)
#define INTMAX_MIN (-INTMAX_MAX - 1)







#define UINTMAX_MAX (__UINTMAX_MAX__)







#define SIZE_MAX (__SIZE_MAX__)





#define SIG_ATOMIC_MIN (-__STDINT_EXP(INT_MAX) - 1)
#define SIG_ATOMIC_MAX (__STDINT_EXP(INT_MAX))



#define PTRDIFF_MAX (__PTRDIFF_MAX__)



#define PTRDIFF_MIN (-PTRDIFF_MAX - 1)




#define WCHAR_MIN (__WCHAR_MIN__)
# 393 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
#define WCHAR_MAX (__WCHAR_MAX__)
# 403 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
#define WINT_MAX (__WINT_MAX__)




#define WINT_MIN (__WINT_MIN__)






#define INT8_C(x) __INT8_C(x)
#define UINT8_C(x) __UINT8_C(x)
# 427 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT16_C(x) __INT16_C(x)
#define UINT16_C(x) __UINT16_C(x)
# 439 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT32_C(x) __INT32_C(x)
#define UINT32_C(x) __UINT32_C(x)
# 452 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
#define INT64_C(x) __INT64_C(x)
#define UINT64_C(x) __UINT64_C(x)
# 468 "c:\\isystem\\winidea9\\gcc\\arm\\arm-none-eabi\\include\\stdint.h" 3 4
#define INTMAX_C(x) __INTMAX_C(x)
#define UINTMAX_C(x) __UINTMAX_C(x)
# 10 "c:\\isystem\\winidea9\\gcc\\arm\\lib\\gcc\\arm-none-eabi\\4.9.3\\include\\stdint.h" 2 3 4



#define _GCC_WRAP_STDINT_H 
# 10 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Common/common.h" 2






#define BOARD_MCK 12000000UL
# 22 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Common/Std_Types.h" 2

# 1 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/Device.h" 1







#define SAMV71X_B_TOOLSET_GCC_DEVICE_H_ 



typedef enum IRQn
{

  NonMaskableInt_IRQn = -14,
  HardFault_IRQn = -13,
  MemoryManagement_IRQn = -12,
  BusFault_IRQn = -11,
  UsageFault_IRQn = -10,
  SVCall_IRQn = -5,
  DebugMonitor_IRQn = -4,
  PendSV_IRQn = -2,
  SysTick_IRQn = -1,


  SUPC_IRQn = 0,
  RSTC_IRQn = 1,
  RTC_IRQn = 2,
  RTT_IRQn = 3,
  WDT_IRQn = 4,
  PMC_IRQn = 5,
  EFC_IRQn = 6,
  UART0_IRQn = 7,
  UART1_IRQn = 8,
  PIOA_IRQn = 10,
  PIOB_IRQn = 11,
  PIOC_IRQn = 12,
  USART0_IRQn = 13,
  USART1_IRQn = 14,
  USART2_IRQn = 15,
  PIOD_IRQn = 16,
  PIOE_IRQn = 17,
  HSMCI_IRQn = 18,
  TWIHS0_IRQn = 19,
  TWIHS1_IRQn = 20,
  SPI0_IRQn = 21,
  SSC_IRQn = 22,
  TC0_IRQn = 23,
  TC1_IRQn = 24,
  TC2_IRQn = 25,
  TC3_IRQn = 26,
  TC4_IRQn = 27,
  TC5_IRQn = 28,
  AFEC0_IRQn = 29,
  DACC_IRQn = 30,
  PWM0_IRQn = 31,
  ICM_IRQn = 32,
  ACC_IRQn = 33,
  USBHS_IRQn = 34,
  MCAN0_IRQn = 35,
  MCAN0_LINE1_IRQn = 36,
  MCAN1_IRQn = 37,
  MCAN1_LINE1_IRQn = 38,
  GMAC_IRQn = 39,
  AFEC1_IRQn = 40,
  TWIHS2_IRQn = 41,
  SPI1_IRQn = 42,
  QSPI_IRQn = 43,
  UART2_IRQn = 44,
  UART3_IRQn = 45,
  UART4_IRQn = 46,
  TC6_IRQn = 47,
  TC7_IRQn = 48,
  TC8_IRQn = 49,
  TC9_IRQn = 50,
  TC10_IRQn = 51,
  TC11_IRQn = 52,
  MLB_IRQn = 53,
  AES_IRQn = 56,
  TRNG_IRQn = 57,
  XDMAC_IRQn = 58,
  ISI_IRQn = 59,
  PWM1_IRQn = 60,
  SDRAMC_IRQn = 62,
  RSWDT_IRQn = 63,

  PERIPH_COUNT_IRQn = 64
} IRQn_Type;


typedef struct _DeviceVectors
{

  void* pvStack;


  void* pfnReset_Handler;
  void* pfnNMI_Handler;
  void* pfnHardFault_Handler;
  void* pfnMemManage_Handler;
  void* pfnBusFault_Handler;
  void* pfnUsageFault_Handler;
  void* pfnReserved1_Handler;
  void* pfnReserved2_Handler;
  void* pfnReserved3_Handler;
  void* pfnReserved4_Handler;
  void* pfnSVC_Handler;
  void* pfnDebugMon_Handler;
  void* pfnReserved5_Handler;
  void* pfnPendSV_Handler;
  void* pfnSysTick_Handler;


  void* pfnSUPC_Handler;
  void* pfnRSTC_Handler;
  void* pfnRTC_Handler;
  void* pfnRTT_Handler;
  void* pfnWDT_Handler;
  void* pfnPMC_Handler;
  void* pfnEFC_Handler;
  void* pfnUART0_Handler;
  void* pfnUART1_Handler;
  void* pvReserved9;
  void* pfnPIOA_Handler;
  void* pfnPIOB_Handler;
  void* pfnPIOC_Handler;
  void* pfnUSART0_Handler;
  void* pfnUSART1_Handler;
  void* pfnUSART2_Handler;
  void* pfnPIOD_Handler;
  void* pfnPIOE_Handler;
  void* pfnHSMCI_Handler;
  void* pfnTWIHS0_Handler;
  void* pfnTWIHS1_Handler;
  void* pfnSPI0_Handler;
  void* pfnSSC_Handler;
  void* pfnTC0_Handler;
  void* pfnTC1_Handler;
  void* pfnTC2_Handler;
  void* pfnTC3_Handler;
  void* pfnTC4_Handler;
  void* pfnTC5_Handler;
  void* pfnAFEC0_Handler;
  void* pfnDACC_Handler;
  void* pfnPWM0_Handler;
  void* pfnICM_Handler;
  void* pfnACC_Handler;
  void* pfnUSBHS_Handler;
  void* pfnMCAN0_Handler;
  void* pfnMCAN0_Line1_Handler;
  void* pfnMCAN1_Handler;
  void* pfnMCAN1_Line1_Handler;
  void* pfnGMAC_Handler;
  void* pfnAFEC1_Handler;
  void* pfnTWIHS2_Handler;
  void* pfnSPI1_Handler;
  void* pfnQSPI_Handler;
  void* pfnUART2_Handler;
  void* pfnUART3_Handler;
  void* pfnUART4_Handler;
  void* pfnTC6_Handler;
  void* pfnTC7_Handler;
  void* pfnTC8_Handler;
  void* pfnTC9_Handler;
  void* pfnTC10_Handler;
  void* pfnTC11_Handler;
  void* pfnMLB_Handler;
  void* pvReserved54;
  void* pvReserved55;
  void* pfnAES_Handler;
  void* pfnTRNG_Handler;
  void* pfnXDMAC_Handler;
  void* pfnISI_Handler;
  void* pfnPWM1_Handler;
  void* pvReserved61;
  void* pfnSDRAMC_Handler;
  void* pfnRSWDT_Handler;
} DeviceVectors;
# 187 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/Device.h"
#define __CM7_REV 0x0000
#define __MPU_PRESENT 1
#define __NVIC_PRIO_BITS 3
#define __FPU_PRESENT 1
#define __FPU_DP 1
#define __ICACHE_PRESENT 1
#define __DCACHE_PRESENT 1
#define __DTCM_PRESENT 1
#define __ITCM_PRESENT 1
#define __Vendor_SysTickConfig 0
# 206 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/Device.h"
#define ID_SUPC ( 0)
#define ID_RSTC ( 1)
#define ID_RTC ( 2)
#define ID_RTT ( 3)
#define ID_WDT ( 4)
#define ID_PMC ( 5)
#define ID_EFC ( 6)
#define ID_UART0 ( 7)
#define ID_UART1 ( 8)
#define ID_SMC ( 9)
#define ID_PIOA (10)
#define ID_PIOB (11)
#define ID_PIOC (12)
#define ID_USART0 (13)
#define ID_USART1 (14)
#define ID_USART2 (15)
#define ID_PIOD (16)
#define ID_PIOE (17)
#define ID_HSMCI (18)
#define ID_TWIHS0 (19)
#define ID_TWIHS1 (20)
#define ID_SPI0 (21)
#define ID_SSC (22)
#define ID_TC0 (23)
#define ID_TC1 (24)
#define ID_TC2 (25)
#define ID_TC3 (26)
#define ID_TC4 (27)
#define ID_TC5 (28)
#define ID_AFEC0 (29)
#define ID_DACC (30)
#define ID_PWM0 (31)
#define ID_ICM (32)
#define ID_ACC (33)
#define ID_USBHS (34)
#define ID_MCAN0 (35)
#define ID_MCAN1 (37)
#define ID_GMAC (39)
#define ID_AFEC1 (40)
#define ID_TWIHS2 (41)
#define ID_SPI1 (42)
#define ID_QSPI (43)
#define ID_UART2 (44)
#define ID_UART3 (45)
#define ID_UART4 (46)
#define ID_TC6 (47)
#define ID_TC7 (48)
#define ID_TC8 (49)
#define ID_TC9 (50)
#define ID_TC10 (51)
#define ID_TC11 (52)
#define ID_MLB (53)
#define ID_AES (56)
#define ID_TRNG (57)
#define ID_XDMAC (58)
#define ID_ISI (59)
#define ID_PWM1 (60)
#define ID_SDRAMC (62)
#define ID_RSWDT (63)

#define ID_PERIPH_COUNT (64)
# 24 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Common/Std_Types.h" 2



# 1 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h" 1
# 48 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h"
#define __CORE_CM7_H_GENERIC 
# 72 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h"
#define __CM7_CMSIS_VERSION_MAIN (0x03)
#define __CM7_CMSIS_VERSION_SUB (0x20)
#define __CM7_CMSIS_VERSION ((__CM7_CMSIS_VERSION_MAIN << 16) | __CM7_CMSIS_VERSION_SUB )


#define __CORTEX_M (0x07)
# 86 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h"
#define __ASM __asm
#define __INLINE inline
#define __STATIC_INLINE static inline
# 130 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h"
#define __FPU_USED 1
# 189 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h"
# 1 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmInstr.h" 1
# 25 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmInstr.h"
#define __CORE_CMINSTR_H 
# 286 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline void __NOP(void)
{
  __asm volatile ("nop");
}







__attribute__( ( always_inline ) ) static inline void __WFI(void)
{
  __asm volatile ("wfi");
}







__attribute__( ( always_inline ) ) static inline void __WFE(void)
{
  __asm volatile ("wfe");
}






__attribute__( ( always_inline ) ) static inline void __SEV(void)
{
  __asm volatile ("sev");
}
# 330 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline void __ISB(void)
{
  __asm volatile ("isb");
}







__attribute__( ( always_inline ) ) static inline void __DSB(void)
{
  __asm volatile ("dsb");
}







__attribute__( ( always_inline ) ) static inline void __DMB(void)
{
  __asm volatile ("dmb");
}
# 365 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline uint32_t __REV(uint32_t value)
{
  uint32_t result;

  __asm volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
  return(result);
}
# 381 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline uint32_t __REV16(uint32_t value)
{
  uint32_t result;

  __asm volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
  return(result);
}
# 397 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline int32_t __REVSH(int32_t value)
{
  uint32_t result;

  __asm volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
  return(result);
}
# 414 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline uint32_t __ROR(uint32_t op1, uint32_t op2)
{

  __asm volatile ("ror %0, %0, %1" : "+r" (op1) : "r" (op2) );
  return(op1);
}
# 431 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __asm volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
   return(result);
}
# 447 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline uint8_t __LDREXB(volatile uint8_t *addr)
{
    uint8_t result;

   __asm volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
   return(result);
}
# 463 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline uint16_t __LDREXH(volatile uint16_t *addr)
{
    uint16_t result;

   __asm volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
   return(result);
}
# 479 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __asm volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
   return(result);
}
# 497 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
{
   uint32_t result;

   __asm volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
   return(result);
}
# 515 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
{
   uint32_t result;

   __asm volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
   return(result);
}
# 533 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __asm volatile ("strex %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
   return(result);
}







__attribute__( ( always_inline ) ) static inline void __CLREX(void)
{
  __asm volatile ("clrex");
}
# 561 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmInstr.h"
#define __SSAT(ARG1,ARG2) ({ uint32_t __RES, __ARG1 = (ARG1); __ASM ("ssat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; })
# 577 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmInstr.h"
#define __USAT(ARG1,ARG2) ({ uint32_t __RES, __ARG1 = (ARG1); __ASM ("usat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; })
# 592 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline uint8_t __CLZ(uint32_t value)
{
  uint8_t result;

  __asm volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  return(result);
}
# 190 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h" 2
# 1 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmFunc.h" 1
# 39 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmFunc.h"
#define __CORE_CMFUNC_H 
# 329 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline void __enable_irq(void)
{
  __asm volatile ("cpsie i" : : : "memory");
}







__attribute__( ( always_inline ) ) static inline void __disable_irq(void)
{
  __asm volatile ("cpsid i" : : : "memory");
}
# 352 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, control" : "=r" (result) );
  return(result);
}
# 367 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline void __set_CONTROL(uint32_t control)
{
  __asm volatile ("MSR control, %0" : : "r" (control) : "memory");
}
# 379 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline uint32_t __get_IPSR(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, ipsr" : "=r" (result) );
  return(result);
}
# 394 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline uint32_t __get_APSR(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, apsr" : "=r" (result) );
  return(result);
}
# 409 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline uint32_t __get_xPSR(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, xpsr" : "=r" (result) );
  return(result);
}
# 424 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline uint32_t __get_PSP(void)
{
  register uint32_t result;

  __asm volatile ("MRS %0, psp\n" : "=r" (result) );
  return(result);
}
# 439 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline void __set_PSP(uint32_t topOfProcStack)
{
  __asm volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
}
# 451 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline uint32_t __get_MSP(void)
{
  register uint32_t result;

  __asm volatile ("MRS %0, msp\n" : "=r" (result) );
  return(result);
}
# 466 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline void __set_MSP(uint32_t topOfMainStack)
{
  __asm volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
}
# 478 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, primask" : "=r" (result) );
  return(result);
}
# 493 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline void __set_PRIMASK(uint32_t priMask)
{
  __asm volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
}
# 506 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline void __enable_fault_irq(void)
{
  __asm volatile ("cpsie f" : : : "memory");
}







__attribute__( ( always_inline ) ) static inline void __disable_fault_irq(void)
{
  __asm volatile ("cpsid f" : : : "memory");
}
# 529 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, basepri_max" : "=r" (result) );
  return(result);
}
# 544 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline void __set_BASEPRI(uint32_t value)
{
  __asm volatile ("MSR basepri, %0" : : "r" (value) : "memory");
}
# 556 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline uint32_t __get_FAULTMASK(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, faultmask" : "=r" (result) );
  return(result);
}
# 571 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline void __set_FAULTMASK(uint32_t faultMask)
{
  __asm volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
}
# 587 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline uint32_t __get_FPSCR(void)
{

  uint32_t result;


  __asm volatile ("");
  __asm volatile ("VMRS %0, fpscr" : "=r" (result) );
  __asm volatile ("");
  return(result);



}
# 609 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline void __set_FPSCR(uint32_t fpscr)
{


  __asm volatile ("");
  __asm volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
  __asm volatile ("");

}
# 191 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h" 2
# 1 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmSimd.h" 1
# 43 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmSimd.h"
#define __CORE_CMSIMD_H 
# 158 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmSimd.h"
__attribute__( ( always_inline ) ) static inline uint32_t __SADD8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __QADD8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SHADD8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __UADD8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __UQADD8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __UHADD8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}


__attribute__( ( always_inline ) ) static inline uint32_t __SSUB8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __QSUB8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __USUB8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}


__attribute__( ( always_inline ) ) static inline uint32_t __SADD16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __QADD16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SHADD16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __UADD16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __UQADD16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __UHADD16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SSUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __QSUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __USUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SASX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __QASX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SHASX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __UASX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __UQASX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __UHASX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SSAX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __QSAX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SHSAX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __USAX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __UQSAX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __UHSAX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __USAD8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
{
  uint32_t result;

  __asm volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
  return(result);
}

#define __SSAT16(ARG1,ARG2) ({ uint32_t __RES, __ARG1 = (ARG1); __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; })






#define __USAT16(ARG1,ARG2) ({ uint32_t __RES, __ARG1 = (ARG1); __ASM ("usat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; })






__attribute__( ( always_inline ) ) static inline uint32_t __UXTB16(uint32_t op1)
{
  uint32_t result;

  __asm volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SXTB16(uint32_t op1)
{
  uint32_t result;

  __asm volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SMUAD (uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SMUADX (uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
{
  uint32_t result;

  __asm volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
{
  uint32_t result;

  __asm volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)
{
  union llreg_u{
    uint32_t w32[2];
    uint64_t w64;
  } llr;
  llr.w64 = acc;


  __asm volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );




  return(llr.w64);
}

__attribute__( ( always_inline ) ) static inline uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)
{
  union llreg_u{
    uint32_t w32[2];
    uint64_t w64;
  } llr;
  llr.w64 = acc;


  __asm volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );




  return(llr.w64);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SMUSD (uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SMUSDX (uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)
{
  uint32_t result;

  __asm volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)
{
  uint32_t result;

  __asm volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc)
{
  union llreg_u{
    uint32_t w32[2];
    uint64_t w64;
  } llr;
  llr.w64 = acc;


  __asm volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );




  return(llr.w64);
}

__attribute__( ( always_inline ) ) static inline uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc)
{
  union llreg_u{
    uint32_t w32[2];
    uint64_t w64;
  } llr;
  llr.w64 = acc;


  __asm volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );




  return(llr.w64);
}

__attribute__( ( always_inline ) ) static inline uint32_t __SEL (uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __QADD(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__( ( always_inline ) ) static inline uint32_t __QSUB(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

#define __PKHBT(ARG1,ARG2,ARG3) ({ uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); __ASM ("pkhbt %0, %1, %2, lsl %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); __RES; })






#define __PKHTB(ARG1,ARG2,ARG3) ({ uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); if (ARG3 == 0) __ASM ("pkhtb %0, %1, %2" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2) ); else __ASM ("pkhtb %0, %1, %2, asr %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); __RES; })
# 683 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cmSimd.h"
__attribute__( ( always_inline ) ) static inline uint32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)
{
 int32_t result;

 __asm volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r" (op1), "r" (op2), "r" (op3) );
 return(result);
}
# 192 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h" 2






#define __CORE_CM7_H_DEPENDANT 
# 249 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h"
#define __I volatile const

#define __O volatile
#define __IO volatile
# 281 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h"
typedef union
{
  struct
  {



    uint32_t _reserved0:16;
    uint32_t GE:4;
    uint32_t _reserved1:7;

    uint32_t Q:1;
    uint32_t V:1;
    uint32_t C:1;
    uint32_t Z:1;
    uint32_t N:1;
  } b;
  uint32_t w;
} APSR_Type;




typedef union
{
  struct
  {
    uint32_t ISR:9;
    uint32_t _reserved0:23;
  } b;
  uint32_t w;
} IPSR_Type;




typedef union
{
  struct
  {
    uint32_t ISR:9;



    uint32_t _reserved0:7;
    uint32_t GE:4;
    uint32_t _reserved1:4;

    uint32_t T:1;
    uint32_t IT:2;
    uint32_t Q:1;
    uint32_t V:1;
    uint32_t C:1;
    uint32_t Z:1;
    uint32_t N:1;
  } b;
  uint32_t w;
} xPSR_Type;




typedef union
{
  struct
  {
    uint32_t nPRIV:1;
    uint32_t SPSEL:1;
    uint32_t FPCA:1;
    uint32_t _reserved0:29;
  } b;
  uint32_t w;
} CONTROL_Type;
# 366 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h"
typedef struct
{
  volatile uint32_t ISER[8];
       uint32_t RESERVED0[24];
  volatile uint32_t ICER[8];
       uint32_t RSERVED1[24];
  volatile uint32_t ISPR[8];
       uint32_t RESERVED2[24];
  volatile uint32_t ICPR[8];
       uint32_t RESERVED3[24];
  volatile uint32_t IABR[8];
       uint32_t RESERVED4[56];
  volatile uint8_t IP[240];
       uint32_t RESERVED5[644];
  volatile uint32_t STIR;
} NVIC_Type;


#define NVIC_STIR_INTID_Pos 0
#define NVIC_STIR_INTID_Msk (0x1FFUL << NVIC_STIR_INTID_Pos)
# 398 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h"
typedef struct
{
  volatile const uint32_t CPUID;
  volatile uint32_t ICSR;
  volatile uint32_t VTOR;
  volatile uint32_t AIRCR;
  volatile uint32_t SCR;
  volatile uint32_t CCR;
  volatile uint8_t SHPR[12];
  volatile uint32_t SHCSR;
  volatile uint32_t CFSR;
  volatile uint32_t HFSR;
  volatile uint32_t DFSR;
  volatile uint32_t MMFAR;
  volatile uint32_t BFAR;
  volatile uint32_t AFSR;
  volatile const uint32_t ID_PFR[2];
  volatile const uint32_t ID_DFR;
  volatile const uint32_t ID_AFR;
  volatile const uint32_t ID_MFR[4];
  volatile const uint32_t ID_ISAR[5];
       uint32_t RESERVED0[1];
  volatile const uint32_t CLIDR;
  volatile const uint32_t CTR;
  volatile const uint32_t CCSIDR;
  volatile uint32_t CSSELR;
  volatile uint32_t CPACR;
       uint32_t RESERVED3[93];
  volatile uint32_t STIR;
       uint32_t RESERVED4[15];
  volatile const uint32_t MVFR0;
  volatile const uint32_t MVFR1;
  volatile const uint32_t MVFR2;
       uint32_t RESERVED5[1];
  volatile uint32_t ICIALLU;
       uint32_t RESERVED6[1];
  volatile uint32_t ICIMVAU;
  volatile uint32_t DCIMVAU;
  volatile uint32_t DCISW;
  volatile uint32_t DCCMVAU;
  volatile uint32_t DCCMVAC;
  volatile uint32_t DCCSW;
  volatile uint32_t DCCIMVAC;
  volatile uint32_t DCCISW;
       uint32_t RESERVED7[6];
  volatile uint32_t ITCMCR;
  volatile uint32_t DTCMCR;
  volatile uint32_t AHBPCR;
  volatile uint32_t CACR;
  volatile uint32_t AHBSCR;
       uint32_t RESERVED8[1];
  volatile uint32_t ABFSR;
} SCB_Type;


#define SCB_CPUID_IMPLEMENTER_Pos 24
#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)

#define SCB_CPUID_VARIANT_Pos 20
#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos)

#define SCB_CPUID_ARCHITECTURE_Pos 16
#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)

#define SCB_CPUID_PARTNO_Pos 4
#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos)

#define SCB_CPUID_REVISION_Pos 0
#define SCB_CPUID_REVISION_Msk (0xFUL << SCB_CPUID_REVISION_Pos)


#define SCB_ICSR_NMIPENDSET_Pos 31
#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos)

#define SCB_ICSR_PENDSVSET_Pos 28
#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos)

#define SCB_ICSR_PENDSVCLR_Pos 27
#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos)

#define SCB_ICSR_PENDSTSET_Pos 26
#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos)

#define SCB_ICSR_PENDSTCLR_Pos 25
#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos)

#define SCB_ICSR_ISRPREEMPT_Pos 23
#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos)

#define SCB_ICSR_ISRPENDING_Pos 22
#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos)

#define SCB_ICSR_VECTPENDING_Pos 12
#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)

#define SCB_ICSR_RETTOBASE_Pos 11
#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos)

#define SCB_ICSR_VECTACTIVE_Pos 0
#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)


#define SCB_VTOR_TBLOFF_Pos 7
#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)


#define SCB_AIRCR_VECTKEY_Pos 16
#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)

#define SCB_AIRCR_VECTKEYSTAT_Pos 16
#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)

#define SCB_AIRCR_ENDIANESS_Pos 15
#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos)

#define SCB_AIRCR_PRIGROUP_Pos 8
#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos)

#define SCB_AIRCR_SYSRESETREQ_Pos 2
#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos)

#define SCB_AIRCR_VECTCLRACTIVE_Pos 1
#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)

#define SCB_AIRCR_VECTRESET_Pos 0
#define SCB_AIRCR_VECTRESET_Msk (1UL << SCB_AIRCR_VECTRESET_Pos)


#define SCB_SCR_SEVONPEND_Pos 4
#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos)

#define SCB_SCR_SLEEPDEEP_Pos 2
#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos)

#define SCB_SCR_SLEEPONEXIT_Pos 1
#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos)


#define SCB_CCR_BP_Pos 18
#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos)

#define SCB_CCR_IC_Pos 17
#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos)

#define SCB_CCR_DC_Pos 16
#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos)

#define SCB_CCR_STKALIGN_Pos 9
#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos)

#define SCB_CCR_BFHFNMIGN_Pos 8
#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos)

#define SCB_CCR_DIV_0_TRP_Pos 4
#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos)

#define SCB_CCR_UNALIGN_TRP_Pos 3
#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos)

#define SCB_CCR_USERSETMPEND_Pos 1
#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos)

#define SCB_CCR_NONBASETHRDENA_Pos 0
#define SCB_CCR_NONBASETHRDENA_Msk (1UL << SCB_CCR_NONBASETHRDENA_Pos)


#define SCB_SHCSR_USGFAULTENA_Pos 18
#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos)

#define SCB_SHCSR_BUSFAULTENA_Pos 17
#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos)

#define SCB_SHCSR_MEMFAULTENA_Pos 16
#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos)

#define SCB_SHCSR_SVCALLPENDED_Pos 15
#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos)

#define SCB_SHCSR_BUSFAULTPENDED_Pos 14
#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)

#define SCB_SHCSR_MEMFAULTPENDED_Pos 13
#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)

#define SCB_SHCSR_USGFAULTPENDED_Pos 12
#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)

#define SCB_SHCSR_SYSTICKACT_Pos 11
#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos)

#define SCB_SHCSR_PENDSVACT_Pos 10
#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos)

#define SCB_SHCSR_MONITORACT_Pos 8
#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos)

#define SCB_SHCSR_SVCALLACT_Pos 7
#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos)

#define SCB_SHCSR_USGFAULTACT_Pos 3
#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos)

#define SCB_SHCSR_BUSFAULTACT_Pos 1
#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos)

#define SCB_SHCSR_MEMFAULTACT_Pos 0
#define SCB_SHCSR_MEMFAULTACT_Msk (1UL << SCB_SHCSR_MEMFAULTACT_Pos)


#define SCB_CFSR_USGFAULTSR_Pos 16
#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)

#define SCB_CFSR_BUSFAULTSR_Pos 8
#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)

#define SCB_CFSR_MEMFAULTSR_Pos 0
#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)


#define SCB_HFSR_DEBUGEVT_Pos 31
#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos)

#define SCB_HFSR_FORCED_Pos 30
#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos)

#define SCB_HFSR_VECTTBL_Pos 1
#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos)


#define SCB_DFSR_EXTERNAL_Pos 4
#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos)

#define SCB_DFSR_VCATCH_Pos 3
#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos)

#define SCB_DFSR_DWTTRAP_Pos 2
#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos)

#define SCB_DFSR_BKPT_Pos 1
#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos)

#define SCB_DFSR_HALTED_Pos 0
#define SCB_DFSR_HALTED_Msk (1UL << SCB_DFSR_HALTED_Pos)


#define SCB_CLIDR_LOUU_Pos 27
#define SCB_CLIDR_LOUU_Msk (7UL << SCB_CLIDR_LOUU_Pos)

#define SCB_CLIDR_LOC_Pos 24
#define SCB_CLIDR_LOC_Msk (7UL << SCB_CLIDR_FORMAT_Pos)


#define SCB_CTR_FORMAT_Pos 29
#define SCB_CTR_FORMAT_Msk (7UL << SCB_CTR_FORMAT_Pos)

#define SCB_CTR_CWG_Pos 24
#define SCB_CTR_CWG_Msk (0xFUL << SCB_CTR_CWG_Pos)

#define SCB_CTR_ERG_Pos 20
#define SCB_CTR_ERG_Msk (0xFUL << SCB_CTR_ERG_Pos)

#define SCB_CTR_DMINLINE_Pos 16
#define SCB_CTR_DMINLINE_Msk (0xFUL << SCB_CTR_DMINLINE_Pos)

#define SCB_CTR_IMINLINE_Pos 0
#define SCB_CTR_IMINLINE_Msk (0xFUL << SCB_CTR_IMINLINE_Pos)


#define SCB_CCSIDR_WT_Pos 31
#define SCB_CCSIDR_WT_Msk (7UL << SCB_CCSIDR_WT_Pos)

#define SCB_CCSIDR_WB_Pos 30
#define SCB_CCSIDR_WB_Msk (7UL << SCB_CCSIDR_WB_Pos)

#define SCB_CCSIDR_RA_Pos 29
#define SCB_CCSIDR_RA_Msk (7UL << SCB_CCSIDR_RA_Pos)

#define SCB_CCSIDR_WA_Pos 28
#define SCB_CCSIDR_WA_Msk (7UL << SCB_CCSIDR_WA_Pos)

#define SCB_CCSIDR_NUMSETS_Pos 13
#define SCB_CCSIDR_NUMSETS_Msk (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)

#define SCB_CCSIDR_ASSOCIATIVITY_Pos 3
#define SCB_CCSIDR_ASSOCIATIVITY_Msk (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)

#define SCB_CCSIDR_LINESIZE_Pos 0
#define SCB_CCSIDR_LINESIZE_Msk (7UL << SCB_CCSIDR_LINESIZE_Pos)


#define SCB_CSSELR_LEVEL_Pos 0
#define SCB_CSSELR_LEVEL_Msk (1UL << SCB_CSSELR_LEVEL_Pos)

#define SCB_CSSELR_IND_Pos 0
#define SCB_CSSELR_IND_Msk (1UL << SCB_CSSELR_IND_Pos)


#define SCB_STIR_INTID_Pos 0
#define SCB_STIR_INTID_Msk (0x1FFUL << SCB_STIR_INTID_Pos)


#define SCB_ITCMCR_SZ_Pos 3
#define SCB_ITCMCR_SZ_Msk (0xFUL << SCB_ITCMCR_SZ_Pos)

#define SCB_ITCMCR_RETEN_Pos 2
#define SCB_ITCMCR_RETEN_Msk (1UL << SCB_ITCMCR_RETEN_Pos)

#define SCB_ITCMCR_RMW_Pos 1
#define SCB_ITCMCR_RMW_Msk (1UL << SCB_ITCMCR_RMW_Pos)

#define SCB_ITCMCR_EN_Pos 0
#define SCB_ITCMCR_EN_Msk (1UL << SCB_ITCMCR_EN_Pos)



#define SCB_DTCMCR_SZ_Pos 3
#define SCB_DTCMCR_SZ_Msk (0xFUL << SCB_DTCMCR_SZ_Pos)

#define SCB_DTCMCR_RETEN_Pos 2
#define SCB_DTCMCR_RETEN_Msk (1UL << SCB_DTCMCR_RETEN_Pos)

#define SCB_DTCMCR_RMW_Pos 1
#define SCB_DTCMCR_RMW_Msk (1UL << SCB_DTCMCR_RMW_Pos)

#define SCB_DTCMCR_EN_Pos 0
#define SCB_DTCMCR_EN_Msk (1UL << SCB_DTCMCR_EN_Pos)


#define SCB_AHBPCR_SZ_Pos 1
#define SCB_AHBPCR_SZ_Msk (7UL << SCB_AHBPCR_SZ_Pos)

#define SCB_AHBPCR_EN_Pos 0
#define SCB_AHBPCR_EN_Msk (1UL << SCB_AHBPCR_EN_Pos)


#define SCB_CACR_FORCEWT_Pos 2
#define SCB_CACR_FORCEWT_Msk (1UL << SCB_CACR_FORCEWT_Pos)

#define SCB_CACR_ECCEN_Pos 1
#define SCB_CACR_ECCEN_Msk (1UL << SCB_CACR_ECCEN_Pos)

#define SCB_CACR_SIWT_Pos 0
#define SCB_CACR_SIWT_Msk (1UL << SCB_CACR_SIWT_Pos)


#define SCB_AHBSCR_INITCOUNT_Pos 11
#define SCB_AHBSCR_INITCOUNT_Msk (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos)

#define SCB_AHBSCR_TPRI_Pos 2
#define SCB_AHBSCR_TPRI_Msk (0x1FFUL << SCB_AHBPCR_TPRI_Pos)

#define SCB_AHBSCR_CTL_Pos 0
#define SCB_AHBSCR_CTL_Msk (3UL << SCB_AHBPCR_CTL_Pos)


#define SCB_ABFSR_AXIMTYPE_Pos 8
#define SCB_ABFSR_AXIMTYPE_Msk (3UL << SCB_ABFSR_AXIMTYPE_Pos)

#define SCB_ABFSR_EPPB_Pos 4
#define SCB_ABFSR_EPPB_Msk (1UL << SCB_ABFSR_EPPB_Pos)

#define SCB_ABFSR_AXIM_Pos 3
#define SCB_ABFSR_AXIM_Msk (1UL << SCB_ABFSR_AXIM_Pos)

#define SCB_ABFSR_AHBP_Pos 2
#define SCB_ABFSR_AHBP_Msk (1UL << SCB_ABFSR_AHBP_Pos)

#define SCB_ABFSR_DTCM_Pos 1
#define SCB_ABFSR_DTCM_Msk (1UL << SCB_ABFSR_DTCM_Pos)

#define SCB_ABFSR_ITCM_Pos 0
#define SCB_ABFSR_ITCM_Msk (1UL << SCB_ABFSR_ITCM_Pos)
# 782 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h"
typedef struct
{
       uint32_t RESERVED0[1];
  volatile const uint32_t ICTR;
  volatile uint32_t ACTLR;
} SCnSCB_Type;


#define SCnSCB_ICTR_INTLINESNUM_Pos 0
#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)


#define SCnSCB_ACTLR_DISITMATBFLUSH_Pos 12
#define SCnSCB_ACTLR_DISITMATBFLUSH_Msk (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos)

#define SCnSCB_ACTLR_DISRAMODE_Pos 11
#define SCnSCB_ACTLR_DISRAMODE_Msk (1UL << SCnSCB_ACTLR_DISRAMODE_Pos)

#define SCnSCB_ACTLR_FPEXCODIS_Pos 10
#define SCnSCB_ACTLR_FPEXCODIS_Msk (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos)

#define SCnSCB_ACTLR_DISFOLD_Pos 2
#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos)

#define SCnSCB_ACTLR_DISMCYCINT_Pos 0
#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)
# 820 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h"
typedef struct
{
  volatile uint32_t CTRL;
  volatile uint32_t LOAD;
  volatile uint32_t VAL;
  volatile const uint32_t CALIB;
} SysTick_Type;


#define SysTick_CTRL_COUNTFLAG_Pos 16
#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos)

#define SysTick_CTRL_CLKSOURCE_Pos 2
#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos)

#define SysTick_CTRL_TICKINT_Pos 1
#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos)

#define SysTick_CTRL_ENABLE_Pos 0
#define SysTick_CTRL_ENABLE_Msk (1UL << SysTick_CTRL_ENABLE_Pos)


#define SysTick_LOAD_RELOAD_Pos 0
#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)


#define SysTick_VAL_CURRENT_Pos 0
#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)


#define SysTick_CALIB_NOREF_Pos 31
#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos)

#define SysTick_CALIB_SKEW_Pos 30
#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos)

#define SysTick_CALIB_TENMS_Pos 0
#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)
# 870 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h"
typedef struct
{
  volatile union
  {
    volatile uint8_t u8;
    volatile uint16_t u16;
    volatile uint32_t u32;
  } PORT [32];
       uint32_t RESERVED0[864];
  volatile uint32_t TER;
       uint32_t RESERVED1[15];
  volatile uint32_t TPR;
       uint32_t RESERVED2[15];
  volatile uint32_t TCR;
       uint32_t RESERVED3[29];
  volatile uint32_t IWR;
  volatile const uint32_t IRR;
  volatile uint32_t IMCR;
       uint32_t RESERVED4[43];
  volatile uint32_t LAR;
  volatile const uint32_t LSR;
       uint32_t RESERVED5[6];
  volatile const uint32_t PID4;
  volatile const uint32_t PID5;
  volatile const uint32_t PID6;
  volatile const uint32_t PID7;
  volatile const uint32_t PID0;
  volatile const uint32_t PID1;
  volatile const uint32_t PID2;
  volatile const uint32_t PID3;
  volatile const uint32_t CID0;
  volatile const uint32_t CID1;
  volatile const uint32_t CID2;
  volatile const uint32_t CID3;
} ITM_Type;


#define ITM_TPR_PRIVMASK_Pos 0
#define ITM_TPR_PRIVMASK_Msk (0xFUL << ITM_TPR_PRIVMASK_Pos)


#define ITM_TCR_BUSY_Pos 23
#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos)

#define ITM_TCR_TraceBusID_Pos 16
#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos)

#define ITM_TCR_GTSFREQ_Pos 10
#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos)

#define ITM_TCR_TSPrescale_Pos 8
#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos)

#define ITM_TCR_SWOENA_Pos 4
#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos)

#define ITM_TCR_DWTENA_Pos 3
#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos)

#define ITM_TCR_SYNCENA_Pos 2
#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos)

#define ITM_TCR_TSENA_Pos 1
#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos)

#define ITM_TCR_ITMENA_Pos 0
#define ITM_TCR_ITMENA_Msk (1UL << ITM_TCR_ITMENA_Pos)


#define ITM_IWR_ATVALIDM_Pos 0
#define ITM_IWR_ATVALIDM_Msk (1UL << ITM_IWR_ATVALIDM_Pos)


#define ITM_IRR_ATREADYM_Pos 0
#define ITM_IRR_ATREADYM_Msk (1UL << ITM_IRR_ATREADYM_Pos)


#define ITM_IMCR_INTEGRATION_Pos 0
#define ITM_IMCR_INTEGRATION_Msk (1UL << ITM_IMCR_INTEGRATION_Pos)


#define ITM_LSR_ByteAcc_Pos 2
#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos)

#define ITM_LSR_Access_Pos 1
#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos)

#define ITM_LSR_Present_Pos 0
#define ITM_LSR_Present_Msk (1UL << ITM_LSR_Present_Pos)
# 971 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h"
typedef struct
{
  volatile uint32_t CTRL;
  volatile uint32_t CYCCNT;
  volatile uint32_t CPICNT;
  volatile uint32_t EXCCNT;
  volatile uint32_t SLEEPCNT;
  volatile uint32_t LSUCNT;
  volatile uint32_t FOLDCNT;
  volatile const uint32_t PCSR;
  volatile uint32_t COMP0;
  volatile uint32_t MASK0;
  volatile uint32_t FUNCTION0;
       uint32_t RESERVED0[1];
  volatile uint32_t COMP1;
  volatile uint32_t MASK1;
  volatile uint32_t FUNCTION1;
       uint32_t RESERVED1[1];
  volatile uint32_t COMP2;
  volatile uint32_t MASK2;
  volatile uint32_t FUNCTION2;
       uint32_t RESERVED2[1];
  volatile uint32_t COMP3;
  volatile uint32_t MASK3;
  volatile uint32_t FUNCTION3;
       uint32_t RESERVED3[981];
  volatile uint32_t LAR;
  volatile const uint32_t LSR;
} DWT_Type;


#define DWT_CTRL_NUMCOMP_Pos 28
#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos)

#define DWT_CTRL_NOTRCPKT_Pos 27
#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos)

#define DWT_CTRL_NOEXTTRIG_Pos 26
#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)

#define DWT_CTRL_NOCYCCNT_Pos 25
#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos)

#define DWT_CTRL_NOPRFCNT_Pos 24
#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos)

#define DWT_CTRL_CYCEVTENA_Pos 22
#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos)

#define DWT_CTRL_FOLDEVTENA_Pos 21
#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)

#define DWT_CTRL_LSUEVTENA_Pos 20
#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos)

#define DWT_CTRL_SLEEPEVTENA_Pos 19
#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)

#define DWT_CTRL_EXCEVTENA_Pos 18
#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos)

#define DWT_CTRL_CPIEVTENA_Pos 17
#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos)

#define DWT_CTRL_EXCTRCENA_Pos 16
#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos)

#define DWT_CTRL_PCSAMPLENA_Pos 12
#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)

#define DWT_CTRL_SYNCTAP_Pos 10
#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos)

#define DWT_CTRL_CYCTAP_Pos 9
#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos)

#define DWT_CTRL_POSTINIT_Pos 5
#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos)

#define DWT_CTRL_POSTPRESET_Pos 1
#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos)

#define DWT_CTRL_CYCCNTENA_Pos 0
#define DWT_CTRL_CYCCNTENA_Msk (0x1UL << DWT_CTRL_CYCCNTENA_Pos)


#define DWT_CPICNT_CPICNT_Pos 0
#define DWT_CPICNT_CPICNT_Msk (0xFFUL << DWT_CPICNT_CPICNT_Pos)


#define DWT_EXCCNT_EXCCNT_Pos 0
#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL << DWT_EXCCNT_EXCCNT_Pos)


#define DWT_SLEEPCNT_SLEEPCNT_Pos 0
#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos)


#define DWT_LSUCNT_LSUCNT_Pos 0
#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL << DWT_LSUCNT_LSUCNT_Pos)


#define DWT_FOLDCNT_FOLDCNT_Pos 0
#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos)


#define DWT_MASK_MASK_Pos 0
#define DWT_MASK_MASK_Msk (0x1FUL << DWT_MASK_MASK_Pos)


#define DWT_FUNCTION_MATCHED_Pos 24
#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos)

#define DWT_FUNCTION_DATAVADDR1_Pos 16
#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)

#define DWT_FUNCTION_DATAVADDR0_Pos 12
#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)

#define DWT_FUNCTION_DATAVSIZE_Pos 10
#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)

#define DWT_FUNCTION_LNK1ENA_Pos 9
#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)

#define DWT_FUNCTION_DATAVMATCH_Pos 8
#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)

#define DWT_FUNCTION_CYCMATCH_Pos 7
#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)

#define DWT_FUNCTION_EMITRANGE_Pos 5
#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)

#define DWT_FUNCTION_FUNCTION_Pos 0
#define DWT_FUNCTION_FUNCTION_Msk (0xFUL << DWT_FUNCTION_FUNCTION_Pos)
# 1119 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h"
typedef struct
{
  volatile uint32_t SSPSR;
  volatile uint32_t CSPSR;
       uint32_t RESERVED0[2];
  volatile uint32_t ACPR;
       uint32_t RESERVED1[55];
  volatile uint32_t SPPR;
       uint32_t RESERVED2[131];
  volatile const uint32_t FFSR;
  volatile uint32_t FFCR;
  volatile const uint32_t FSCR;
       uint32_t RESERVED3[759];
  volatile const uint32_t TRIGGER;
  volatile const uint32_t FIFO0;
  volatile const uint32_t ITATBCTR2;
       uint32_t RESERVED4[1];
  volatile const uint32_t ITATBCTR0;
  volatile const uint32_t FIFO1;
  volatile uint32_t ITCTRL;
       uint32_t RESERVED5[39];
  volatile uint32_t CLAIMSET;
  volatile uint32_t CLAIMCLR;
       uint32_t RESERVED7[8];
  volatile const uint32_t DEVID;
  volatile const uint32_t DEVTYPE;
} TPI_Type;


#define TPI_ACPR_PRESCALER_Pos 0
#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)


#define TPI_SPPR_TXMODE_Pos 0
#define TPI_SPPR_TXMODE_Msk (0x3UL << TPI_SPPR_TXMODE_Pos)


#define TPI_FFSR_FtNonStop_Pos 3
#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos)

#define TPI_FFSR_TCPresent_Pos 2
#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos)

#define TPI_FFSR_FtStopped_Pos 1
#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos)

#define TPI_FFSR_FlInProg_Pos 0
#define TPI_FFSR_FlInProg_Msk (0x1UL << TPI_FFSR_FlInProg_Pos)


#define TPI_FFCR_TrigIn_Pos 8
#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos)

#define TPI_FFCR_EnFCont_Pos 1
#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos)


#define TPI_TRIGGER_TRIGGER_Pos 0
#define TPI_TRIGGER_TRIGGER_Msk (0x1UL << TPI_TRIGGER_TRIGGER_Pos)


#define TPI_FIFO0_ITM_ATVALID_Pos 29
#define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)

#define TPI_FIFO0_ITM_bytecount_Pos 27
#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)

#define TPI_FIFO0_ETM_ATVALID_Pos 26
#define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)

#define TPI_FIFO0_ETM_bytecount_Pos 24
#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)

#define TPI_FIFO0_ETM2_Pos 16
#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos)

#define TPI_FIFO0_ETM1_Pos 8
#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos)

#define TPI_FIFO0_ETM0_Pos 0
#define TPI_FIFO0_ETM0_Msk (0xFFUL << TPI_FIFO0_ETM0_Pos)


#define TPI_ITATBCTR2_ATREADY_Pos 0
#define TPI_ITATBCTR2_ATREADY_Msk (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)


#define TPI_FIFO1_ITM_ATVALID_Pos 29
#define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)

#define TPI_FIFO1_ITM_bytecount_Pos 27
#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)

#define TPI_FIFO1_ETM_ATVALID_Pos 26
#define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)

#define TPI_FIFO1_ETM_bytecount_Pos 24
#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)

#define TPI_FIFO1_ITM2_Pos 16
#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos)

#define TPI_FIFO1_ITM1_Pos 8
#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos)

#define TPI_FIFO1_ITM0_Pos 0
#define TPI_FIFO1_ITM0_Msk (0xFFUL << TPI_FIFO1_ITM0_Pos)


#define TPI_ITATBCTR0_ATREADY_Pos 0
#define TPI_ITATBCTR0_ATREADY_Msk (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)


#define TPI_ITCTRL_Mode_Pos 0
#define TPI_ITCTRL_Mode_Msk (0x1UL << TPI_ITCTRL_Mode_Pos)


#define TPI_DEVID_NRZVALID_Pos 11
#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos)

#define TPI_DEVID_MANCVALID_Pos 10
#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos)

#define TPI_DEVID_PTINVALID_Pos 9
#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos)

#define TPI_DEVID_MinBufSz_Pos 6
#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos)

#define TPI_DEVID_AsynClkIn_Pos 5
#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos)

#define TPI_DEVID_NrTraceInput_Pos 0
#define TPI_DEVID_NrTraceInput_Msk (0x1FUL << TPI_DEVID_NrTraceInput_Pos)


#define TPI_DEVTYPE_SubType_Pos 0
#define TPI_DEVTYPE_SubType_Msk (0xFUL << TPI_DEVTYPE_SubType_Pos)

#define TPI_DEVTYPE_MajorType_Pos 4
#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos)
# 1273 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h"
typedef struct
{
  volatile const uint32_t TYPE;
  volatile uint32_t CTRL;
  volatile uint32_t RNR;
  volatile uint32_t RBAR;
  volatile uint32_t RASR;
  volatile uint32_t RBAR_A1;
  volatile uint32_t RASR_A1;
  volatile uint32_t RBAR_A2;
  volatile uint32_t RASR_A2;
  volatile uint32_t RBAR_A3;
  volatile uint32_t RASR_A3;
} MPU_Type;


#define MPU_TYPE_IREGION_Pos 16
#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos)

#define MPU_TYPE_DREGION_Pos 8
#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos)

#define MPU_TYPE_SEPARATE_Pos 0
#define MPU_TYPE_SEPARATE_Msk (1UL << MPU_TYPE_SEPARATE_Pos)


#define MPU_CTRL_PRIVDEFENA_Pos 2
#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos)

#define MPU_CTRL_HFNMIENA_Pos 1
#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos)

#define MPU_CTRL_ENABLE_Pos 0
#define MPU_CTRL_ENABLE_Msk (1UL << MPU_CTRL_ENABLE_Pos)


#define MPU_RNR_REGION_Pos 0
#define MPU_RNR_REGION_Msk (0xFFUL << MPU_RNR_REGION_Pos)


#define MPU_RBAR_ADDR_Pos 5
#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)

#define MPU_RBAR_VALID_Pos 4
#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos)

#define MPU_RBAR_REGION_Pos 0
#define MPU_RBAR_REGION_Msk (0xFUL << MPU_RBAR_REGION_Pos)


#define MPU_RASR_ATTRS_Pos 16
#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos)

#define MPU_RASR_XN_Pos 28
#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos)

#define MPU_RASR_AP_Pos 24
#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos)

#define MPU_RASR_TEX_Pos 19
#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos)

#define MPU_RASR_S_Pos 18
#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos)

#define MPU_RASR_C_Pos 17
#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos)

#define MPU_RASR_B_Pos 16
#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos)

#define MPU_RASR_SRD_Pos 8
#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos)

#define MPU_RASR_SIZE_Pos 1
#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos)

#define MPU_RASR_ENABLE_Pos 0
#define MPU_RASR_ENABLE_Msk (1UL << MPU_RASR_ENABLE_Pos)
# 1366 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h"
typedef struct
{
       uint32_t RESERVED0[1];
  volatile uint32_t FPCCR;
  volatile uint32_t FPCAR;
  volatile uint32_t FPDSCR;
  volatile const uint32_t MVFR0;
  volatile const uint32_t MVFR1;
} FPU_Type;


#define FPU_FPCCR_ASPEN_Pos 31
#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos)

#define FPU_FPCCR_LSPEN_Pos 30
#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos)

#define FPU_FPCCR_MONRDY_Pos 8
#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos)

#define FPU_FPCCR_BFRDY_Pos 6
#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos)

#define FPU_FPCCR_MMRDY_Pos 5
#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos)

#define FPU_FPCCR_HFRDY_Pos 4
#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos)

#define FPU_FPCCR_THREAD_Pos 3
#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos)

#define FPU_FPCCR_USER_Pos 1
#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos)

#define FPU_FPCCR_LSPACT_Pos 0
#define FPU_FPCCR_LSPACT_Msk (1UL << FPU_FPCCR_LSPACT_Pos)


#define FPU_FPCAR_ADDRESS_Pos 3
#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)


#define FPU_FPDSCR_AHP_Pos 26
#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos)

#define FPU_FPDSCR_DN_Pos 25
#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos)

#define FPU_FPDSCR_FZ_Pos 24
#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos)

#define FPU_FPDSCR_RMode_Pos 22
#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos)


#define FPU_MVFR0_FP_rounding_modes_Pos 28
#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)

#define FPU_MVFR0_Short_vectors_Pos 24
#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos)

#define FPU_MVFR0_Square_root_Pos 20
#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos)

#define FPU_MVFR0_Divide_Pos 16
#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos)

#define FPU_MVFR0_FP_excep_trapping_Pos 12
#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)

#define FPU_MVFR0_Double_precision_Pos 8
#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos)

#define FPU_MVFR0_Single_precision_Pos 4
#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos)

#define FPU_MVFR0_A_SIMD_registers_Pos 0
#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)


#define FPU_MVFR1_FP_fused_MAC_Pos 28
#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)

#define FPU_MVFR1_FP_HPFP_Pos 24
#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos)

#define FPU_MVFR1_D_NaN_mode_Pos 4
#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)

#define FPU_MVFR1_FtZ_mode_Pos 0
#define FPU_MVFR1_FtZ_mode_Msk (0xFUL << FPU_MVFR1_FtZ_mode_Pos)
# 1471 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h"
typedef struct
{
  volatile uint32_t DHCSR;
  volatile uint32_t DCRSR;
  volatile uint32_t DCRDR;
  volatile uint32_t DEMCR;
} CoreDebug_Type;


#define CoreDebug_DHCSR_DBGKEY_Pos 16
#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)

#define CoreDebug_DHCSR_S_RESET_ST_Pos 25
#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)

#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)

#define CoreDebug_DHCSR_S_LOCKUP_Pos 19
#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)

#define CoreDebug_DHCSR_S_SLEEP_Pos 18
#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)

#define CoreDebug_DHCSR_S_HALT_Pos 17
#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos)

#define CoreDebug_DHCSR_S_REGRDY_Pos 16
#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)

#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)

#define CoreDebug_DHCSR_C_MASKINTS_Pos 3
#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)

#define CoreDebug_DHCSR_C_STEP_Pos 2
#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos)

#define CoreDebug_DHCSR_C_HALT_Pos 1
#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos)

#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0
#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)


#define CoreDebug_DCRSR_REGWnR_Pos 16
#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos)

#define CoreDebug_DCRSR_REGSEL_Pos 0
#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)


#define CoreDebug_DEMCR_TRCENA_Pos 24
#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos)

#define CoreDebug_DEMCR_MON_REQ_Pos 19
#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos)

#define CoreDebug_DEMCR_MON_STEP_Pos 18
#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos)

#define CoreDebug_DEMCR_MON_PEND_Pos 17
#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos)

#define CoreDebug_DEMCR_MON_EN_Pos 16
#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos)

#define CoreDebug_DEMCR_VC_HARDERR_Pos 10
#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)

#define CoreDebug_DEMCR_VC_INTERR_Pos 9
#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)

#define CoreDebug_DEMCR_VC_BUSERR_Pos 8
#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)

#define CoreDebug_DEMCR_VC_STATERR_Pos 7
#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)

#define CoreDebug_DEMCR_VC_CHKERR_Pos 6
#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)

#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5
#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)

#define CoreDebug_DEMCR_VC_MMERR_Pos 4
#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)

#define CoreDebug_DEMCR_VC_CORERESET_Pos 0
#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)
# 1573 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h"
#define SCS_BASE (0xE000E000UL)
#define ITM_BASE (0xE0000000UL)
#define DWT_BASE (0xE0001000UL)
#define TPI_BASE (0xE0040000UL)
#define CoreDebug_BASE (0xE000EDF0UL)
#define SysTick_BASE (SCS_BASE + 0x0010UL)
#define NVIC_BASE (SCS_BASE + 0x0100UL)
#define SCB_BASE (SCS_BASE + 0x0D00UL)

#define SCnSCB ((SCnSCB_Type *) SCS_BASE )
#define SCB ((SCB_Type *) SCB_BASE )
#define SysTick ((SysTick_Type *) SysTick_BASE )
#define NVIC ((NVIC_Type *) NVIC_BASE )
#define ITM ((ITM_Type *) ITM_BASE )
#define DWT ((DWT_Type *) DWT_BASE )
#define TPI ((TPI_Type *) TPI_BASE )
#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE)


#define MPU_BASE (SCS_BASE + 0x0D90UL)
#define MPU ((MPU_Type *) MPU_BASE )



#define FPU_BASE (SCS_BASE + 0x0F30UL)
#define FPU ((FPU_Type *) FPU_BASE )
# 1635 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h"
static inline void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);

  reg_value = ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR;
  reg_value &= ~((0xFFFFUL << 16) | (7UL << 8));
  reg_value = (reg_value |
                ((uint32_t)0x5FA << 16) |
                (PriorityGroupTmp << 8));
  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR = reg_value;
}
# 1655 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h"
static inline uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR & (7UL << 8)) >> 8);
}
# 1667 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h"
static inline void NVIC_EnableIRQ(IRQn_Type IRQn)
{

  ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F));
}
# 1680 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h"
static inline void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));
}
# 1696 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h"
static inline uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
  return((uint32_t) ((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));
}
# 1708 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h"
static inline void NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
  ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));
}
# 1720 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h"
static inline void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));
}
# 1735 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h"
static inline uint32_t NVIC_GetActive(IRQn_Type IRQn)
{
  return((uint32_t)((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));
}
# 1750 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h"
static inline void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - 3)) & 0xff); }
  else {
    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IP[(uint32_t)(IRQn)] = ((priority << (8 - 3)) & 0xff); }
}
# 1770 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h"
static inline uint32_t NVIC_GetPriority(IRQn_Type IRQn)
{

  if(IRQn < 0) {
    return((uint32_t)(((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHPR[((uint32_t)(IRQn) & 0xF)-4] >> (8 - 3))); }
  else {
    return((uint32_t)(((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IP[(uint32_t)(IRQn)] >> (8 - 3))); }
}
# 1792 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h"
static inline uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > 3) ? 3 : 7 - PriorityGroupTmp;
  SubPriorityBits = ((PriorityGroupTmp + 3) < 7) ? 0 : PriorityGroupTmp - 7 + 3;

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority & ((1 << (SubPriorityBits )) - 1)))
         );
}
# 1820 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h"
static inline void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > 3) ? 3 : 7 - PriorityGroupTmp;
  SubPriorityBits = ((PriorityGroupTmp + 3) < 7) ? 0 : PriorityGroupTmp - 7 + 3;

  *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
  *pSubPriority = (Priority ) & ((1 << (SubPriorityBits )) - 1);
}






static inline void NVIC_SystemReset(void)
{
  __DSB();

  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR = ((0x5FA << 16) |
                 (((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR & (7UL << 8)) |
                 (1UL << 2));
  __DSB();
  while(1);
}
# 1860 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h"
#define CCSIDR_WAYS(x) (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Pos)
#define CCSIDR_SETS(x) (((x) & SCB_CCSIDR_NUMSETS_Msk ) >> SCB_CCSIDR_NUMSETS_Pos )
#define CCSIDR_LSSHIFT(x) (((x) & SCB_CCSIDR_LINESIZE_Msk ) >> SCB_CCSIDR_LINESIZE_Pos )






static inline void SCB_EnableICache(void)
{

    __DSB();
    __ISB();
    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->ICIALLU = 0;
    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->CCR |= (1UL << 17);
    __DSB();
    __ISB();

}






static inline void SCB_DisableICache(void)
{

    __DSB();
    __ISB();
    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->CCR &= ~(1UL << 17);
    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->ICIALLU = 0;
    __DSB();
    __ISB();

}






static inline void SCB_InvalidateICache(void)
{

    __DSB();
    __ISB();
    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->ICIALLU = 0;
    __DSB();
    __ISB();

}






static inline void SCB_EnableDCache(void)
{

    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr = ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->CCSIDR;
    sets = (((ccsidr) & (0x7FFFUL << 13) ) >> 13 );
    sshift = (((ccsidr) & (7UL << 0) ) >> 0 ) + 4;
    ways = (((ccsidr) & (0x3FFUL << 3)) >> 3);
    wshift = __CLZ(ways) & 0x1f;

    __DSB();

    do {
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->DCISW = sw;
            } while(tmpways--);
        } while(sets--);
    __DSB();

    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->CCR |= (1UL << 16);

    __DSB();
    __ISB();

}






static inline void SCB_DisableDCache(void)
{

    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr = ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->CCSIDR;
    sets = (((ccsidr) & (0x7FFFUL << 13) ) >> 13 );
    sshift = (((ccsidr) & (7UL << 0) ) >> 0 ) + 4;
    ways = (((ccsidr) & (0x3FFUL << 3)) >> 3);
    wshift = __CLZ(ways) & 0x1f;

    __DSB();

    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->CCR &= ~(1UL << 16);

    do {
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->DCCISW = sw;
            } while(tmpways--);
        } while(sets--);


    __DSB();
    __ISB();

}






static inline void SCB_InvalidateDCache(void)
{

    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr = ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->CCSIDR;
    sets = (((ccsidr) & (0x7FFFUL << 13) ) >> 13 );
    sshift = (((ccsidr) & (7UL << 0) ) >> 0 ) + 4;
    ways = (((ccsidr) & (0x3FFUL << 3)) >> 3);
    wshift = __CLZ(ways) & 0x1f;

    __DSB();

    do {
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->DCISW = sw;
            } while(tmpways--);
        } while(sets--);

    __DSB();
    __ISB();

}






static inline void SCB_CleanDCache(void)
{

    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr = ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->CCSIDR;
    sets = (((ccsidr) & (0x7FFFUL << 13) ) >> 13 );
    sshift = (((ccsidr) & (7UL << 0) ) >> 0 ) + 4;
    ways = (((ccsidr) & (0x3FFUL << 3)) >> 3);
    wshift = __CLZ(ways) & 0x1f;

    __DSB();

    do {
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->DCCSW = sw;
            } while(tmpways--);
        } while(sets--);

    __DSB();
    __ISB();

}






static inline void SCB_CleanInvalidateDCache(void)
{

    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr = ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->CCSIDR;
    sets = (((ccsidr) & (0x7FFFUL << 13) ) >> 13 );
    sshift = (((ccsidr) & (7UL << 0) ) >> 0 ) + 4;
    ways = (((ccsidr) & (0x3FFUL << 3)) >> 3);
    wshift = __CLZ(ways) & 0x1f;

    __DSB();

    do {
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->DCCISW = sw;
            } while(tmpways--);
        } while(sets--);

    __DSB();
    __ISB();

}
# 2109 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h"
static inline uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > (0xFFFFFFUL << 0)) return (1);

  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->LOAD = ticks - 1;
  NVIC_SetPriority (SysTick_IRQn, (1<<3) - 1);
  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->VAL = 0;
  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->CTRL = (1UL << 2) |
                   (1UL << 1) |
                   (1UL << 0);
  return (0);
}
# 2135 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h"
extern volatile int32_t ITM_RxBuffer;
#define ITM_RXBUFFER_EMPTY 0x5AA55AA5
# 2149 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h"
static inline uint32_t ITM_SendChar (uint32_t ch)
{
  if ((((ITM_Type *) (0xE0000000UL) )->TCR & (1UL << 0)) &&
      (((ITM_Type *) (0xE0000000UL) )->TER & (1UL << 0) ) )
  {
    while (((ITM_Type *) (0xE0000000UL) )->PORT[0].u32 == 0);
    ((ITM_Type *) (0xE0000000UL) )->PORT[0].u8 = (uint8_t) ch;
  }
  return (ch);
}
# 2168 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h"
static inline int32_t ITM_ReceiveChar (void) {
  int32_t ch = -1;

  if (ITM_RxBuffer != 0x5AA55AA5) {
    ch = ITM_RxBuffer;
    ITM_RxBuffer = 0x5AA55AA5;
  }

  return (ch);
}
# 2187 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h"
static inline int32_t ITM_CheckChar (void) {

  if (ITM_RxBuffer == 0x5AA55AA5) {
    return (0);
  } else {
    return (1);
  }
}
# 28 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Common/Std_Types.h" 2






 typedef uint8_t Std_ReturnType;


#define STATUSTYPEDEFINED 
#define E_OK (Std_ReturnType)0x00
#define E_NOT_OK (Std_ReturnType)0x01


#define STD_HIGH 0x01
#define STD_LOW 0x00
#define STD_ACTIVE 0x01
#define STD_IDLE 0x00
#define STD_ON 0x01
#define STD_OFF 0x00
# 21 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Application\\LedCtrl\\Led_Ctrl.h" 2
# 38 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Application\\LedCtrl\\Led_Ctrl.h"
void LedCtrl_Configure( void );


void LedCtrl_BlinkingPattern(void);
# 17 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Application\\LedCtrl\\Led_Ctrl.c" 2
# 1 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/device.h" 1
# 18 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Application\\LedCtrl\\Led_Ctrl.c" 2
# 1 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\LowLevel/core_cm7.h" 1
# 19 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Application\\LedCtrl\\Led_Ctrl.c" 2
# 1 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Drivers/pmc.h" 1
# 31 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Drivers/pmc.h"
#define _PMC_ 




# 1 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Common/common.h" 1
# 37 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Drivers/pmc.h" 2
# 1 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Drivers/pmc_regs.h" 1
# 31 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Drivers/pmc_regs.h"
#define _SAMV71_PMC_COMPONENT_ 
# 41 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Drivers/pmc_regs.h"
typedef struct {
  volatile uint32_t PMC_SCER;
  volatile uint32_t PMC_SCDR;
  volatile const uint32_t PMC_SCSR;
  volatile const uint32_t Reserved1[1];
  volatile uint32_t PMC_PCER0;
  volatile uint32_t PMC_PCDR0;
  volatile const uint32_t PMC_PCSR0;
  volatile uint32_t CKGR_UCKR;
  volatile uint32_t CKGR_MOR;
  volatile uint32_t CKGR_MCFR;
  volatile uint32_t CKGR_PLLAR;
  volatile const uint32_t Reserved2[1];
  volatile uint32_t PMC_MCKR;
  volatile const uint32_t Reserved3[1];
  volatile uint32_t PMC_USB;
  volatile const uint32_t Reserved4[1];
  volatile uint32_t PMC_PCK[7];
  volatile const uint32_t Reserved5[1];
  volatile uint32_t PMC_IER;
  volatile uint32_t PMC_IDR;
  volatile const uint32_t PMC_SR;
  volatile const uint32_t PMC_IMR;
  volatile uint32_t PMC_FSMR;
  volatile uint32_t PMC_FSPR;
  volatile uint32_t PMC_FOCR;
  volatile const uint32_t Reserved6[26];
  volatile uint32_t PMC_WPMR;
  volatile const uint32_t PMC_WPSR;
  volatile const uint32_t Reserved7[5];
  volatile uint32_t PMC_PCER1;
  volatile uint32_t PMC_PCDR1;
  volatile const uint32_t PMC_PCSR1;
  volatile uint32_t PMC_PCR;
  volatile uint32_t PMC_OCR;
  volatile uint32_t PMC_SLPWK_ER0;
  volatile uint32_t PMC_SLPWK_DR0;
  volatile const uint32_t PMC_SLPWK_SR0;
  volatile const uint32_t PMC_SLPWK_ASR0;
  volatile const uint32_t Reserved8[4];
  volatile uint32_t PMC_SLPWK_ER1;
  volatile uint32_t PMC_SLPWK_DR1;
  volatile const uint32_t PMC_SLPWK_SR1;
  volatile const uint32_t PMC_SLPWK_ASR1;
  volatile const uint32_t PMC_SLPWK_AIPR;
} Pmc;


#define PMC ((Pmc *)0x400E0600U)



#define PMC_SCER_USBCLK (0x1u << 5)
#define PMC_SCER_PCK0 (0x1u << 8)
#define PMC_SCER_PCK1 (0x1u << 9)
#define PMC_SCER_PCK2 (0x1u << 10)
#define PMC_SCER_PCK3 (0x1u << 11)
#define PMC_SCER_PCK4 (0x1u << 12)
#define PMC_SCER_PCK5 (0x1u << 13)
#define PMC_SCER_PCK6 (0x1u << 14)

#define PMC_SCDR_USBCLK (0x1u << 5)
#define PMC_SCDR_PCK0 (0x1u << 8)
#define PMC_SCDR_PCK1 (0x1u << 9)
#define PMC_SCDR_PCK2 (0x1u << 10)
#define PMC_SCDR_PCK3 (0x1u << 11)
#define PMC_SCDR_PCK4 (0x1u << 12)
#define PMC_SCDR_PCK5 (0x1u << 13)
#define PMC_SCDR_PCK6 (0x1u << 14)

#define PMC_SCSR_USBCLK (0x1u << 5)
#define PMC_SCSR_PCK0 (0x1u << 8)
#define PMC_SCSR_PCK1 (0x1u << 9)
#define PMC_SCSR_PCK2 (0x1u << 10)
#define PMC_SCSR_PCK3 (0x1u << 11)
#define PMC_SCSR_PCK4 (0x1u << 12)
#define PMC_SCSR_PCK5 (0x1u << 13)
#define PMC_SCSR_PCK6 (0x1u << 14)

#define PMC_PCER0_PID7 (0x1u << 7)
#define PMC_PCER0_PID8 (0x1u << 8)
#define PMC_PCER0_PID9 (0x1u << 9)
#define PMC_PCER0_PID10 (0x1u << 10)
#define PMC_PCER0_PID11 (0x1u << 11)
#define PMC_PCER0_PID12 (0x1u << 12)
#define PMC_PCER0_PID13 (0x1u << 13)
#define PMC_PCER0_PID14 (0x1u << 14)
#define PMC_PCER0_PID15 (0x1u << 15)
#define PMC_PCER0_PID16 (0x1u << 16)
#define PMC_PCER0_PID17 (0x1u << 17)
#define PMC_PCER0_PID18 (0x1u << 18)
#define PMC_PCER0_PID19 (0x1u << 19)
#define PMC_PCER0_PID20 (0x1u << 20)
#define PMC_PCER0_PID21 (0x1u << 21)
#define PMC_PCER0_PID22 (0x1u << 22)
#define PMC_PCER0_PID23 (0x1u << 23)
#define PMC_PCER0_PID24 (0x1u << 24)
#define PMC_PCER0_PID25 (0x1u << 25)
#define PMC_PCER0_PID26 (0x1u << 26)
#define PMC_PCER0_PID27 (0x1u << 27)
#define PMC_PCER0_PID28 (0x1u << 28)
#define PMC_PCER0_PID29 (0x1u << 29)
#define PMC_PCER0_PID30 (0x1u << 30)
#define PMC_PCER0_PID31 (0x1u << 31)

#define PMC_PCDR0_PID7 (0x1u << 7)
#define PMC_PCDR0_PID8 (0x1u << 8)
#define PMC_PCDR0_PID9 (0x1u << 9)
#define PMC_PCDR0_PID10 (0x1u << 10)
#define PMC_PCDR0_PID11 (0x1u << 11)
#define PMC_PCDR0_PID12 (0x1u << 12)
#define PMC_PCDR0_PID13 (0x1u << 13)
#define PMC_PCDR0_PID14 (0x1u << 14)
#define PMC_PCDR0_PID15 (0x1u << 15)
#define PMC_PCDR0_PID16 (0x1u << 16)
#define PMC_PCDR0_PID17 (0x1u << 17)
#define PMC_PCDR0_PID18 (0x1u << 18)
#define PMC_PCDR0_PID19 (0x1u << 19)
#define PMC_PCDR0_PID20 (0x1u << 20)
#define PMC_PCDR0_PID21 (0x1u << 21)
#define PMC_PCDR0_PID22 (0x1u << 22)
#define PMC_PCDR0_PID23 (0x1u << 23)
#define PMC_PCDR0_PID24 (0x1u << 24)
#define PMC_PCDR0_PID25 (0x1u << 25)
#define PMC_PCDR0_PID26 (0x1u << 26)
#define PMC_PCDR0_PID27 (0x1u << 27)
#define PMC_PCDR0_PID28 (0x1u << 28)
#define PMC_PCDR0_PID29 (0x1u << 29)
#define PMC_PCDR0_PID30 (0x1u << 30)
#define PMC_PCDR0_PID31 (0x1u << 31)

#define PMC_PCSR0_PID7 (0x1u << 7)
#define PMC_PCSR0_PID8 (0x1u << 8)
#define PMC_PCSR0_PID9 (0x1u << 9)
#define PMC_PCSR0_PID10 (0x1u << 10)
#define PMC_PCSR0_PID11 (0x1u << 11)
#define PMC_PCSR0_PID12 (0x1u << 12)
#define PMC_PCSR0_PID13 (0x1u << 13)
#define PMC_PCSR0_PID14 (0x1u << 14)
#define PMC_PCSR0_PID15 (0x1u << 15)
#define PMC_PCSR0_PID16 (0x1u << 16)
#define PMC_PCSR0_PID17 (0x1u << 17)
#define PMC_PCSR0_PID18 (0x1u << 18)
#define PMC_PCSR0_PID19 (0x1u << 19)
#define PMC_PCSR0_PID20 (0x1u << 20)
#define PMC_PCSR0_PID21 (0x1u << 21)
#define PMC_PCSR0_PID22 (0x1u << 22)
#define PMC_PCSR0_PID23 (0x1u << 23)
#define PMC_PCSR0_PID24 (0x1u << 24)
#define PMC_PCSR0_PID25 (0x1u << 25)
#define PMC_PCSR0_PID26 (0x1u << 26)
#define PMC_PCSR0_PID27 (0x1u << 27)
#define PMC_PCSR0_PID28 (0x1u << 28)
#define PMC_PCSR0_PID29 (0x1u << 29)
#define PMC_PCSR0_PID30 (0x1u << 30)
#define PMC_PCSR0_PID31 (0x1u << 31)

#define CKGR_UCKR_UPLLEN (0x1u << 16)
#define CKGR_UCKR_UPLLCOUNT_Pos 20
#define CKGR_UCKR_UPLLCOUNT_Msk (0xfu << CKGR_UCKR_UPLLCOUNT_Pos)
#define CKGR_UCKR_UPLLCOUNT(value) ((CKGR_UCKR_UPLLCOUNT_Msk & ((value) << CKGR_UCKR_UPLLCOUNT_Pos)))

#define CKGR_MOR_MOSCXTEN (0x1u << 0)
#define CKGR_MOR_MOSCXTBY (0x1u << 1)
#define CKGR_MOR_WAITMODE (0x1u << 2)
#define CKGR_MOR_MOSCRCEN (0x1u << 3)
#define CKGR_MOR_MOSCRCF_Pos 4
#define CKGR_MOR_MOSCRCF_Msk (0x7u << CKGR_MOR_MOSCRCF_Pos)
#define CKGR_MOR_MOSCRCF(value) ((CKGR_MOR_MOSCRCF_Msk & ((value) << CKGR_MOR_MOSCRCF_Pos)))
#define CKGR_MOR_MOSCRCF_4_MHz (0x0u << 4)
#define CKGR_MOR_MOSCRCF_8_MHz (0x1u << 4)
#define CKGR_MOR_MOSCRCF_12_MHz (0x2u << 4)
#define CKGR_MOR_MOSCXTST_Pos 8
#define CKGR_MOR_MOSCXTST_Msk (0xffu << CKGR_MOR_MOSCXTST_Pos)
#define CKGR_MOR_MOSCXTST(value) ((CKGR_MOR_MOSCXTST_Msk & ((value) << CKGR_MOR_MOSCXTST_Pos)))
#define CKGR_MOR_KEY_Pos 16
#define CKGR_MOR_KEY_Msk (0xffu << CKGR_MOR_KEY_Pos)
#define CKGR_MOR_KEY(value) ((CKGR_MOR_KEY_Msk & ((value) << CKGR_MOR_KEY_Pos)))
#define CKGR_MOR_KEY_PASSWD (0x37u << 16)
#define CKGR_MOR_MOSCSEL (0x1u << 24)
#define CKGR_MOR_CFDEN (0x1u << 25)
#define CKGR_MOR_XT32KFME (0x1u << 26)

#define CKGR_MCFR_MAINF_Pos 0
#define CKGR_MCFR_MAINF_Msk (0xffffu << CKGR_MCFR_MAINF_Pos)
#define CKGR_MCFR_MAINF(value) ((CKGR_MCFR_MAINF_Msk & ((value) << CKGR_MCFR_MAINF_Pos)))
#define CKGR_MCFR_MAINFRDY (0x1u << 16)
#define CKGR_MCFR_RCMEAS (0x1u << 20)
#define CKGR_MCFR_CCSS (0x1u << 24)

#define CKGR_PLLAR_DIVA_Pos 0
#define CKGR_PLLAR_DIVA_Msk (0xffu << CKGR_PLLAR_DIVA_Pos)
#define CKGR_PLLAR_DIVA(value) ((CKGR_PLLAR_DIVA_Msk & ((value) << CKGR_PLLAR_DIVA_Pos)))
#define CKGR_PLLAR_DIVA_0 (0x0u << 0)
#define CKGR_PLLAR_DIVA_BYPASS (0x1u << 0)
#define CKGR_PLLAR_PLLACOUNT_Pos 8
#define CKGR_PLLAR_PLLACOUNT_Msk (0x3fu << CKGR_PLLAR_PLLACOUNT_Pos)
#define CKGR_PLLAR_PLLACOUNT(value) ((CKGR_PLLAR_PLLACOUNT_Msk & ((value) << CKGR_PLLAR_PLLACOUNT_Pos)))
#define CKGR_PLLAR_MULA_Pos 16
#define CKGR_PLLAR_MULA_Msk (0x7ffu << CKGR_PLLAR_MULA_Pos)
#define CKGR_PLLAR_MULA(value) ((CKGR_PLLAR_MULA_Msk & ((value) << CKGR_PLLAR_MULA_Pos)))
#define CKGR_PLLAR_ONE (0x1u << 29)

#define PMC_MCKR_CSS_Pos 0
#define PMC_MCKR_CSS_Msk (0x3u << PMC_MCKR_CSS_Pos)
#define PMC_MCKR_CSS(value) ((PMC_MCKR_CSS_Msk & ((value) << PMC_MCKR_CSS_Pos)))
#define PMC_MCKR_CSS_SLOW_CLK (0x0u << 0)
#define PMC_MCKR_CSS_MAIN_CLK (0x1u << 0)
#define PMC_MCKR_CSS_PLLA_CLK (0x2u << 0)
#define PMC_MCKR_CSS_UPLL_CLK (0x3u << 0)
#define PMC_MCKR_PRES_Pos 4
#define PMC_MCKR_PRES_Msk (0x7u << PMC_MCKR_PRES_Pos)
#define PMC_MCKR_PRES(value) ((PMC_MCKR_PRES_Msk & ((value) << PMC_MCKR_PRES_Pos)))
#define PMC_MCKR_PRES_CLK_1 (0x0u << 4)
#define PMC_MCKR_PRES_CLK_2 (0x1u << 4)
#define PMC_MCKR_PRES_CLK_4 (0x2u << 4)
#define PMC_MCKR_PRES_CLK_8 (0x3u << 4)
#define PMC_MCKR_PRES_CLK_16 (0x4u << 4)
#define PMC_MCKR_PRES_CLK_32 (0x5u << 4)
#define PMC_MCKR_PRES_CLK_64 (0x6u << 4)
#define PMC_MCKR_PRES_CLK_3 (0x7u << 4)
#define PMC_MCKR_MDIV_Pos 8
#define PMC_MCKR_MDIV_Msk (0x3u << PMC_MCKR_MDIV_Pos)
#define PMC_MCKR_MDIV(value) ((PMC_MCKR_MDIV_Msk & ((value) << PMC_MCKR_MDIV_Pos)))
#define PMC_MCKR_MDIV_EQ_PCK (0x0u << 8)
#define PMC_MCKR_MDIV_PCK_DIV2 (0x1u << 8)
#define PMC_MCKR_MDIV_PCK_DIV4 (0x2u << 8)
#define PMC_MCKR_MDIV_PCK_DIV3 (0x3u << 8)
#define PMC_MCKR_UPLLDIV2 (0x1u << 13)

#define PMC_USB_USBS (0x1u << 0)
#define PMC_USB_USBDIV_Pos 8
#define PMC_USB_USBDIV_Msk (0xfu << PMC_USB_USBDIV_Pos)
#define PMC_USB_USBDIV(value) ((PMC_USB_USBDIV_Msk & ((value) << PMC_USB_USBDIV_Pos)))

#define PMC_PCK_CSS_Pos 0
#define PMC_PCK_CSS_Msk (0x7u << PMC_PCK_CSS_Pos)
#define PMC_PCK_CSS(value) ((PMC_PCK_CSS_Msk & ((value) << PMC_PCK_CSS_Pos)))
#define PMC_PCK_CSS_SLOW_CLK (0x0u << 0)
#define PMC_PCK_CSS_MAIN_CLK (0x1u << 0)
#define PMC_PCK_CSS_PLLA_CLK (0x2u << 0)
#define PMC_PCK_CSS_UPLL_CLK (0x3u << 0)
#define PMC_PCK_CSS_MCK (0x4u << 0)
#define PMC_PCK_PRES_Pos 4
#define PMC_PCK_PRES_Msk (0xffu << PMC_PCK_PRES_Pos)
#define PMC_PCK_PRES(value) ((PMC_PCK_PRES_Msk & ((value) << PMC_PCK_PRES_Pos)))

#define PMC_IER_MOSCXTS (0x1u << 0)
#define PMC_IER_LOCKA (0x1u << 1)
#define PMC_IER_MCKRDY (0x1u << 3)
#define PMC_IER_LOCKU (0x1u << 6)
#define PMC_IER_PCKRDY0 (0x1u << 8)
#define PMC_IER_PCKRDY1 (0x1u << 9)
#define PMC_IER_PCKRDY2 (0x1u << 10)
#define PMC_IER_PCKRDY3 (0x1u << 11)
#define PMC_IER_PCKRDY4 (0x1u << 12)
#define PMC_IER_PCKRDY5 (0x1u << 13)
#define PMC_IER_PCKRDY6 (0x1u << 14)
#define PMC_IER_MOSCSELS (0x1u << 16)
#define PMC_IER_MOSCRCS (0x1u << 17)
#define PMC_IER_CFDEV (0x1u << 18)
#define PMC_IER_XT32KERR (0x1u << 21)

#define PMC_IDR_MOSCXTS (0x1u << 0)
#define PMC_IDR_LOCKA (0x1u << 1)
#define PMC_IDR_MCKRDY (0x1u << 3)
#define PMC_IDR_LOCKU (0x1u << 6)
#define PMC_IDR_PCKRDY0 (0x1u << 8)
#define PMC_IDR_PCKRDY1 (0x1u << 9)
#define PMC_IDR_PCKRDY2 (0x1u << 10)
#define PMC_IDR_PCKRDY3 (0x1u << 11)
#define PMC_IDR_PCKRDY4 (0x1u << 12)
#define PMC_IDR_PCKRDY5 (0x1u << 13)
#define PMC_IDR_PCKRDY6 (0x1u << 14)
#define PMC_IDR_MOSCSELS (0x1u << 16)
#define PMC_IDR_MOSCRCS (0x1u << 17)
#define PMC_IDR_CFDEV (0x1u << 18)
#define PMC_IDR_XT32KERR (0x1u << 21)

#define PMC_SR_MOSCXTS (0x1u << 0)
#define PMC_SR_LOCKA (0x1u << 1)
#define PMC_SR_MCKRDY (0x1u << 3)
#define PMC_SR_LOCKU (0x1u << 6)
#define PMC_SR_OSCSELS (0x1u << 7)
#define PMC_SR_PCKRDY0 (0x1u << 8)
#define PMC_SR_PCKRDY1 (0x1u << 9)
#define PMC_SR_PCKRDY2 (0x1u << 10)
#define PMC_SR_PCKRDY3 (0x1u << 11)
#define PMC_SR_PCKRDY4 (0x1u << 12)
#define PMC_SR_PCKRDY5 (0x1u << 13)
#define PMC_SR_PCKRDY6 (0x1u << 14)
#define PMC_SR_MOSCSELS (0x1u << 16)
#define PMC_SR_MOSCRCS (0x1u << 17)
#define PMC_SR_CFDEV (0x1u << 18)
#define PMC_SR_CFDS (0x1u << 19)
#define PMC_SR_FOS (0x1u << 20)
#define PMC_SR_XT32KERR (0x1u << 21)

#define PMC_IMR_MOSCXTS (0x1u << 0)
#define PMC_IMR_LOCKA (0x1u << 1)
#define PMC_IMR_MCKRDY (0x1u << 3)
#define PMC_IMR_LOCKU (0x1u << 6)
#define PMC_IMR_PCKRDY0 (0x1u << 8)
#define PMC_IMR_PCKRDY1 (0x1u << 9)
#define PMC_IMR_PCKRDY2 (0x1u << 10)
#define PMC_IMR_MOSCSELS (0x1u << 16)
#define PMC_IMR_MOSCRCS (0x1u << 17)
#define PMC_IMR_CFDEV (0x1u << 18)
#define PMC_IMR_XT32KERR (0x1u << 21)

#define PMC_FSMR_FSTT0 (0x1u << 0)
#define PMC_FSMR_FSTT1 (0x1u << 1)
#define PMC_FSMR_FSTT2 (0x1u << 2)
#define PMC_FSMR_FSTT3 (0x1u << 3)
#define PMC_FSMR_FSTT4 (0x1u << 4)
#define PMC_FSMR_FSTT5 (0x1u << 5)
#define PMC_FSMR_FSTT6 (0x1u << 6)
#define PMC_FSMR_FSTT7 (0x1u << 7)
#define PMC_FSMR_FSTT8 (0x1u << 8)
#define PMC_FSMR_FSTT9 (0x1u << 9)
#define PMC_FSMR_FSTT10 (0x1u << 10)
#define PMC_FSMR_FSTT11 (0x1u << 11)
#define PMC_FSMR_FSTT12 (0x1u << 12)
#define PMC_FSMR_FSTT13 (0x1u << 13)
#define PMC_FSMR_FSTT14 (0x1u << 14)
#define PMC_FSMR_FSTT15 (0x1u << 15)
#define PMC_FSMR_RTTAL (0x1u << 16)
#define PMC_FSMR_RTCAL (0x1u << 17)
#define PMC_FSMR_USBAL (0x1u << 18)
#define PMC_FSMR_LPM (0x1u << 20)
#define PMC_FSMR_FLPM_Pos 21
#define PMC_FSMR_FLPM_Msk (0x3u << PMC_FSMR_FLPM_Pos)
#define PMC_FSMR_FLPM(value) ((PMC_FSMR_FLPM_Msk & ((value) << PMC_FSMR_FLPM_Pos)))
#define PMC_FSMR_FLPM_FLASH_STANDBY (0x0u << 21)
#define PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN (0x1u << 21)
#define PMC_FSMR_FLPM_FLASH_IDLE (0x2u << 21)
#define PMC_FSMR_FFLPM (0x1u << 23)

#define PMC_FSPR_FSTP0 (0x1u << 0)
#define PMC_FSPR_FSTP1 (0x1u << 1)
#define PMC_FSPR_FSTP2 (0x1u << 2)
#define PMC_FSPR_FSTP3 (0x1u << 3)
#define PMC_FSPR_FSTP4 (0x1u << 4)
#define PMC_FSPR_FSTP5 (0x1u << 5)
#define PMC_FSPR_FSTP6 (0x1u << 6)
#define PMC_FSPR_FSTP7 (0x1u << 7)
#define PMC_FSPR_FSTP8 (0x1u << 8)
#define PMC_FSPR_FSTP9 (0x1u << 9)
#define PMC_FSPR_FSTP10 (0x1u << 10)
#define PMC_FSPR_FSTP11 (0x1u << 11)
#define PMC_FSPR_FSTP12 (0x1u << 12)
#define PMC_FSPR_FSTP13 (0x1u << 13)
#define PMC_FSPR_FSTP14 (0x1u << 14)
#define PMC_FSPR_FSTP15 (0x1u << 15)

#define PMC_FOCR_FOCLR (0x1u << 0)

#define PMC_WPMR_WPEN (0x1u << 0)
#define PMC_WPMR_WPKEY_Pos 8
#define PMC_WPMR_WPKEY_Msk (0xffffffu << PMC_WPMR_WPKEY_Pos)
#define PMC_WPMR_WPKEY(value) ((PMC_WPMR_WPKEY_Msk & ((value) << PMC_WPMR_WPKEY_Pos)))
#define PMC_WPMR_WPKEY_PASSWD (0x504D43u << 8)

#define PMC_WPSR_WPVS (0x1u << 0)
#define PMC_WPSR_WPVSRC_Pos 8
#define PMC_WPSR_WPVSRC_Msk (0xffffu << PMC_WPSR_WPVSRC_Pos)

#define PMC_PCER1_PID32 (0x1u << 0)
#define PMC_PCER1_PID33 (0x1u << 1)
#define PMC_PCER1_PID34 (0x1u << 2)
#define PMC_PCER1_PID35 (0x1u << 3)
#define PMC_PCER1_PID37 (0x1u << 5)
#define PMC_PCER1_PID39 (0x1u << 7)
#define PMC_PCER1_PID40 (0x1u << 8)
#define PMC_PCER1_PID41 (0x1u << 9)
#define PMC_PCER1_PID42 (0x1u << 10)
#define PMC_PCER1_PID43 (0x1u << 11)
#define PMC_PCER1_PID44 (0x1u << 12)
#define PMC_PCER1_PID45 (0x1u << 13)
#define PMC_PCER1_PID46 (0x1u << 14)
#define PMC_PCER1_PID47 (0x1u << 15)
#define PMC_PCER1_PID48 (0x1u << 16)
#define PMC_PCER1_PID49 (0x1u << 17)
#define PMC_PCER1_PID50 (0x1u << 18)
#define PMC_PCER1_PID51 (0x1u << 19)
#define PMC_PCER1_PID52 (0x1u << 20)
#define PMC_PCER1_PID53 (0x1u << 21)
#define PMC_PCER1_PID56 (0x1u << 24)
#define PMC_PCER1_PID57 (0x1u << 25)
#define PMC_PCER1_PID58 (0x1u << 26)
#define PMC_PCER1_PID59 (0x1u << 27)
#define PMC_PCER1_PID60 (0x1u << 28)

#define PMC_PCDR1_PID32 (0x1u << 0)
#define PMC_PCDR1_PID33 (0x1u << 1)
#define PMC_PCDR1_PID34 (0x1u << 2)
#define PMC_PCDR1_PID35 (0x1u << 3)
#define PMC_PCDR1_PID37 (0x1u << 5)
#define PMC_PCDR1_PID39 (0x1u << 7)
#define PMC_PCDR1_PID40 (0x1u << 8)
#define PMC_PCDR1_PID41 (0x1u << 9)
#define PMC_PCDR1_PID42 (0x1u << 10)
#define PMC_PCDR1_PID43 (0x1u << 11)
#define PMC_PCDR1_PID44 (0x1u << 12)
#define PMC_PCDR1_PID45 (0x1u << 13)
#define PMC_PCDR1_PID46 (0x1u << 14)
#define PMC_PCDR1_PID47 (0x1u << 15)
#define PMC_PCDR1_PID48 (0x1u << 16)
#define PMC_PCDR1_PID49 (0x1u << 17)
#define PMC_PCDR1_PID50 (0x1u << 18)
#define PMC_PCDR1_PID51 (0x1u << 19)
#define PMC_PCDR1_PID52 (0x1u << 20)
#define PMC_PCDR1_PID53 (0x1u << 21)
#define PMC_PCDR1_PID56 (0x1u << 24)
#define PMC_PCDR1_PID57 (0x1u << 25)
#define PMC_PCDR1_PID58 (0x1u << 26)
#define PMC_PCDR1_PID59 (0x1u << 27)
#define PMC_PCDR1_PID60 (0x1u << 28)

#define PMC_PCSR1_PID32 (0x1u << 0)
#define PMC_PCSR1_PID33 (0x1u << 1)
#define PMC_PCSR1_PID34 (0x1u << 2)
#define PMC_PCSR1_PID35 (0x1u << 3)
#define PMC_PCSR1_PID37 (0x1u << 5)
#define PMC_PCSR1_PID39 (0x1u << 7)
#define PMC_PCSR1_PID40 (0x1u << 8)
#define PMC_PCSR1_PID41 (0x1u << 9)
#define PMC_PCSR1_PID42 (0x1u << 10)
#define PMC_PCSR1_PID43 (0x1u << 11)
#define PMC_PCSR1_PID44 (0x1u << 12)
#define PMC_PCSR1_PID45 (0x1u << 13)
#define PMC_PCSR1_PID46 (0x1u << 14)
#define PMC_PCSR1_PID47 (0x1u << 15)
#define PMC_PCSR1_PID48 (0x1u << 16)
#define PMC_PCSR1_PID49 (0x1u << 17)
#define PMC_PCSR1_PID50 (0x1u << 18)
#define PMC_PCSR1_PID51 (0x1u << 19)
#define PMC_PCSR1_PID52 (0x1u << 20)
#define PMC_PCSR1_PID53 (0x1u << 21)
#define PMC_PCSR1_PID56 (0x1u << 24)
#define PMC_PCSR1_PID57 (0x1u << 25)
#define PMC_PCSR1_PID58 (0x1u << 26)
#define PMC_PCSR1_PID59 (0x1u << 27)
#define PMC_PCSR1_PID60 (0x1u << 28)

#define PMC_PCR_PID_Pos 0
#define PMC_PCR_PID_Msk (0x3fu << PMC_PCR_PID_Pos)
#define PMC_PCR_PID(value) ((PMC_PCR_PID_Msk & ((value) << PMC_PCR_PID_Pos)))
#define PMC_PCR_CMD (0x1u << 12)
#define PMC_PCR_DIV_Pos 16
#define PMC_PCR_DIV_Msk (0x3u << PMC_PCR_DIV_Pos)
#define PMC_PCR_DIV(value) ((PMC_PCR_DIV_Msk & ((value) << PMC_PCR_DIV_Pos)))
#define PMC_PCR_DIV_PERIPH_DIV_MCK (0x0u << 16)
#define PMC_PCR_DIV_PERIPH_DIV2_MCK (0x1u << 16)
#define PMC_PCR_DIV_PERIPH_DIV4_MCK (0x2u << 16)
#define PMC_PCR_DIV_PERIPH_DIV8_MCK (0x3u << 16)
#define PMC_PCR_EN (0x1u << 28)

#define PMC_OCR_CAL4_Pos 0
#define PMC_OCR_CAL4_Msk (0x7fu << PMC_OCR_CAL4_Pos)
#define PMC_OCR_CAL4(value) ((PMC_OCR_CAL4_Msk & ((value) << PMC_OCR_CAL4_Pos)))
#define PMC_OCR_SEL4 (0x1u << 7)
#define PMC_OCR_CAL8_Pos 8
#define PMC_OCR_CAL8_Msk (0x7fu << PMC_OCR_CAL8_Pos)
#define PMC_OCR_CAL8(value) ((PMC_OCR_CAL8_Msk & ((value) << PMC_OCR_CAL8_Pos)))
#define PMC_OCR_SEL8 (0x1u << 15)
#define PMC_OCR_CAL12_Pos 16
#define PMC_OCR_CAL12_Msk (0x7fu << PMC_OCR_CAL12_Pos)
#define PMC_OCR_CAL12(value) ((PMC_OCR_CAL12_Msk & ((value) << PMC_OCR_CAL12_Pos)))
#define PMC_OCR_SEL12 (0x1u << 23)

#define PMC_SLPWK_ER0_PID7 (0x1u << 7)
#define PMC_SLPWK_ER0_PID8 (0x1u << 8)
#define PMC_SLPWK_ER0_PID9 (0x1u << 9)
#define PMC_SLPWK_ER0_PID10 (0x1u << 10)
#define PMC_SLPWK_ER0_PID11 (0x1u << 11)
#define PMC_SLPWK_ER0_PID12 (0x1u << 12)
#define PMC_SLPWK_ER0_PID13 (0x1u << 13)
#define PMC_SLPWK_ER0_PID14 (0x1u << 14)
#define PMC_SLPWK_ER0_PID15 (0x1u << 15)
#define PMC_SLPWK_ER0_PID16 (0x1u << 16)
#define PMC_SLPWK_ER0_PID17 (0x1u << 17)
#define PMC_SLPWK_ER0_PID18 (0x1u << 18)
#define PMC_SLPWK_ER0_PID19 (0x1u << 19)
#define PMC_SLPWK_ER0_PID20 (0x1u << 20)
#define PMC_SLPWK_ER0_PID21 (0x1u << 21)
#define PMC_SLPWK_ER0_PID22 (0x1u << 22)
#define PMC_SLPWK_ER0_PID23 (0x1u << 23)
#define PMC_SLPWK_ER0_PID24 (0x1u << 24)
#define PMC_SLPWK_ER0_PID25 (0x1u << 25)
#define PMC_SLPWK_ER0_PID26 (0x1u << 26)
#define PMC_SLPWK_ER0_PID27 (0x1u << 27)
#define PMC_SLPWK_ER0_PID28 (0x1u << 28)
#define PMC_SLPWK_ER0_PID29 (0x1u << 29)
#define PMC_SLPWK_ER0_PID30 (0x1u << 30)
#define PMC_SLPWK_ER0_PID31 (0x1u << 31)

#define PMC_SLPWK_DR0_PID7 (0x1u << 7)
#define PMC_SLPWK_DR0_PID8 (0x1u << 8)
#define PMC_SLPWK_DR0_PID9 (0x1u << 9)
#define PMC_SLPWK_DR0_PID10 (0x1u << 10)
#define PMC_SLPWK_DR0_PID11 (0x1u << 11)
#define PMC_SLPWK_DR0_PID12 (0x1u << 12)
#define PMC_SLPWK_DR0_PID13 (0x1u << 13)
#define PMC_SLPWK_DR0_PID14 (0x1u << 14)
#define PMC_SLPWK_DR0_PID15 (0x1u << 15)
#define PMC_SLPWK_DR0_PID16 (0x1u << 16)
#define PMC_SLPWK_DR0_PID17 (0x1u << 17)
#define PMC_SLPWK_DR0_PID18 (0x1u << 18)
#define PMC_SLPWK_DR0_PID19 (0x1u << 19)
#define PMC_SLPWK_DR0_PID20 (0x1u << 20)
#define PMC_SLPWK_DR0_PID21 (0x1u << 21)
#define PMC_SLPWK_DR0_PID22 (0x1u << 22)
#define PMC_SLPWK_DR0_PID23 (0x1u << 23)
#define PMC_SLPWK_DR0_PID24 (0x1u << 24)
#define PMC_SLPWK_DR0_PID25 (0x1u << 25)
#define PMC_SLPWK_DR0_PID26 (0x1u << 26)
#define PMC_SLPWK_DR0_PID27 (0x1u << 27)
#define PMC_SLPWK_DR0_PID28 (0x1u << 28)
#define PMC_SLPWK_DR0_PID29 (0x1u << 29)
#define PMC_SLPWK_DR0_PID30 (0x1u << 30)
#define PMC_SLPWK_DR0_PID31 (0x1u << 31)

#define PMC_SLPWK_SR0_PID7 (0x1u << 7)
#define PMC_SLPWK_SR0_PID8 (0x1u << 8)
#define PMC_SLPWK_SR0_PID9 (0x1u << 9)
#define PMC_SLPWK_SR0_PID10 (0x1u << 10)
#define PMC_SLPWK_SR0_PID11 (0x1u << 11)
#define PMC_SLPWK_SR0_PID12 (0x1u << 12)
#define PMC_SLPWK_SR0_PID13 (0x1u << 13)
#define PMC_SLPWK_SR0_PID14 (0x1u << 14)
#define PMC_SLPWK_SR0_PID15 (0x1u << 15)
#define PMC_SLPWK_SR0_PID16 (0x1u << 16)
#define PMC_SLPWK_SR0_PID17 (0x1u << 17)
#define PMC_SLPWK_SR0_PID18 (0x1u << 18)
#define PMC_SLPWK_SR0_PID19 (0x1u << 19)
#define PMC_SLPWK_SR0_PID20 (0x1u << 20)
#define PMC_SLPWK_SR0_PID21 (0x1u << 21)
#define PMC_SLPWK_SR0_PID22 (0x1u << 22)
#define PMC_SLPWK_SR0_PID23 (0x1u << 23)
#define PMC_SLPWK_SR0_PID24 (0x1u << 24)
#define PMC_SLPWK_SR0_PID25 (0x1u << 25)
#define PMC_SLPWK_SR0_PID26 (0x1u << 26)
#define PMC_SLPWK_SR0_PID27 (0x1u << 27)
#define PMC_SLPWK_SR0_PID28 (0x1u << 28)
#define PMC_SLPWK_SR0_PID29 (0x1u << 29)
#define PMC_SLPWK_SR0_PID30 (0x1u << 30)
#define PMC_SLPWK_SR0_PID31 (0x1u << 31)

#define PMC_SLPWK_ASR0_PID7 (0x1u << 7)
#define PMC_SLPWK_ASR0_PID8 (0x1u << 8)
#define PMC_SLPWK_ASR0_PID9 (0x1u << 9)
#define PMC_SLPWK_ASR0_PID10 (0x1u << 10)
#define PMC_SLPWK_ASR0_PID11 (0x1u << 11)
#define PMC_SLPWK_ASR0_PID12 (0x1u << 12)
#define PMC_SLPWK_ASR0_PID13 (0x1u << 13)
#define PMC_SLPWK_ASR0_PID14 (0x1u << 14)
#define PMC_SLPWK_ASR0_PID15 (0x1u << 15)
#define PMC_SLPWK_ASR0_PID16 (0x1u << 16)
#define PMC_SLPWK_ASR0_PID17 (0x1u << 17)
#define PMC_SLPWK_ASR0_PID18 (0x1u << 18)
#define PMC_SLPWK_ASR0_PID19 (0x1u << 19)
#define PMC_SLPWK_ASR0_PID20 (0x1u << 20)
#define PMC_SLPWK_ASR0_PID21 (0x1u << 21)
#define PMC_SLPWK_ASR0_PID22 (0x1u << 22)
#define PMC_SLPWK_ASR0_PID23 (0x1u << 23)
#define PMC_SLPWK_ASR0_PID24 (0x1u << 24)
#define PMC_SLPWK_ASR0_PID25 (0x1u << 25)
#define PMC_SLPWK_ASR0_PID26 (0x1u << 26)
#define PMC_SLPWK_ASR0_PID27 (0x1u << 27)
#define PMC_SLPWK_ASR0_PID28 (0x1u << 28)
#define PMC_SLPWK_ASR0_PID29 (0x1u << 29)
#define PMC_SLPWK_ASR0_PID30 (0x1u << 30)
#define PMC_SLPWK_ASR0_PID31 (0x1u << 31)

#define PMC_SLPWK_ER1_PID32 (0x1u << 0)
#define PMC_SLPWK_ER1_PID33 (0x1u << 1)
#define PMC_SLPWK_ER1_PID34 (0x1u << 2)
#define PMC_SLPWK_ER1_PID35 (0x1u << 3)
#define PMC_SLPWK_ER1_PID37 (0x1u << 5)
#define PMC_SLPWK_ER1_PID39 (0x1u << 7)
#define PMC_SLPWK_ER1_PID40 (0x1u << 8)
#define PMC_SLPWK_ER1_PID41 (0x1u << 9)
#define PMC_SLPWK_ER1_PID42 (0x1u << 10)
#define PMC_SLPWK_ER1_PID43 (0x1u << 11)
#define PMC_SLPWK_ER1_PID44 (0x1u << 12)
#define PMC_SLPWK_ER1_PID45 (0x1u << 13)
#define PMC_SLPWK_ER1_PID46 (0x1u << 14)
#define PMC_SLPWK_ER1_PID47 (0x1u << 15)
#define PMC_SLPWK_ER1_PID48 (0x1u << 16)
#define PMC_SLPWK_ER1_PID49 (0x1u << 17)
#define PMC_SLPWK_ER1_PID50 (0x1u << 18)
#define PMC_SLPWK_ER1_PID51 (0x1u << 19)
#define PMC_SLPWK_ER1_PID52 (0x1u << 20)
#define PMC_SLPWK_ER1_PID53 (0x1u << 21)
#define PMC_SLPWK_ER1_PID56 (0x1u << 24)
#define PMC_SLPWK_ER1_PID57 (0x1u << 25)
#define PMC_SLPWK_ER1_PID58 (0x1u << 26)
#define PMC_SLPWK_ER1_PID59 (0x1u << 27)
#define PMC_SLPWK_ER1_PID60 (0x1u << 28)

#define PMC_SLPWK_DR1_PID32 (0x1u << 0)
#define PMC_SLPWK_DR1_PID33 (0x1u << 1)
#define PMC_SLPWK_DR1_PID34 (0x1u << 2)
#define PMC_SLPWK_DR1_PID35 (0x1u << 3)
#define PMC_SLPWK_DR1_PID37 (0x1u << 5)
#define PMC_SLPWK_DR1_PID39 (0x1u << 7)
#define PMC_SLPWK_DR1_PID40 (0x1u << 8)
#define PMC_SLPWK_DR1_PID41 (0x1u << 9)
#define PMC_SLPWK_DR1_PID42 (0x1u << 10)
#define PMC_SLPWK_DR1_PID43 (0x1u << 11)
#define PMC_SLPWK_DR1_PID44 (0x1u << 12)
#define PMC_SLPWK_DR1_PID45 (0x1u << 13)
#define PMC_SLPWK_DR1_PID46 (0x1u << 14)
#define PMC_SLPWK_DR1_PID47 (0x1u << 15)
#define PMC_SLPWK_DR1_PID48 (0x1u << 16)
#define PMC_SLPWK_DR1_PID49 (0x1u << 17)
#define PMC_SLPWK_DR1_PID50 (0x1u << 18)
#define PMC_SLPWK_DR1_PID51 (0x1u << 19)
#define PMC_SLPWK_DR1_PID52 (0x1u << 20)
#define PMC_SLPWK_DR1_PID53 (0x1u << 21)
#define PMC_SLPWK_DR1_PID56 (0x1u << 24)
#define PMC_SLPWK_DR1_PID57 (0x1u << 25)
#define PMC_SLPWK_DR1_PID58 (0x1u << 26)
#define PMC_SLPWK_DR1_PID59 (0x1u << 27)
#define PMC_SLPWK_DR1_PID60 (0x1u << 28)

#define PMC_SLPWK_SR1_PID32 (0x1u << 0)
#define PMC_SLPWK_SR1_PID33 (0x1u << 1)
#define PMC_SLPWK_SR1_PID34 (0x1u << 2)
#define PMC_SLPWK_SR1_PID35 (0x1u << 3)
#define PMC_SLPWK_SR1_PID37 (0x1u << 5)
#define PMC_SLPWK_SR1_PID39 (0x1u << 7)
#define PMC_SLPWK_SR1_PID40 (0x1u << 8)
#define PMC_SLPWK_SR1_PID41 (0x1u << 9)
#define PMC_SLPWK_SR1_PID42 (0x1u << 10)
#define PMC_SLPWK_SR1_PID43 (0x1u << 11)
#define PMC_SLPWK_SR1_PID44 (0x1u << 12)
#define PMC_SLPWK_SR1_PID45 (0x1u << 13)
#define PMC_SLPWK_SR1_PID46 (0x1u << 14)
#define PMC_SLPWK_SR1_PID47 (0x1u << 15)
#define PMC_SLPWK_SR1_PID48 (0x1u << 16)
#define PMC_SLPWK_SR1_PID49 (0x1u << 17)
#define PMC_SLPWK_SR1_PID50 (0x1u << 18)
#define PMC_SLPWK_SR1_PID51 (0x1u << 19)
#define PMC_SLPWK_SR1_PID52 (0x1u << 20)
#define PMC_SLPWK_SR1_PID53 (0x1u << 21)
#define PMC_SLPWK_SR1_PID56 (0x1u << 24)
#define PMC_SLPWK_SR1_PID57 (0x1u << 25)
#define PMC_SLPWK_SR1_PID58 (0x1u << 26)
#define PMC_SLPWK_SR1_PID59 (0x1u << 27)
#define PMC_SLPWK_SR1_PID60 (0x1u << 28)

#define PMC_SLPWK_ASR1_PID32 (0x1u << 0)
#define PMC_SLPWK_ASR1_PID33 (0x1u << 1)
#define PMC_SLPWK_ASR1_PID34 (0x1u << 2)
#define PMC_SLPWK_ASR1_PID35 (0x1u << 3)
#define PMC_SLPWK_ASR1_PID37 (0x1u << 5)
#define PMC_SLPWK_ASR1_PID39 (0x1u << 7)
#define PMC_SLPWK_ASR1_PID40 (0x1u << 8)
#define PMC_SLPWK_ASR1_PID41 (0x1u << 9)
#define PMC_SLPWK_ASR1_PID42 (0x1u << 10)
#define PMC_SLPWK_ASR1_PID43 (0x1u << 11)
#define PMC_SLPWK_ASR1_PID44 (0x1u << 12)
#define PMC_SLPWK_ASR1_PID45 (0x1u << 13)
#define PMC_SLPWK_ASR1_PID46 (0x1u << 14)
#define PMC_SLPWK_ASR1_PID47 (0x1u << 15)
#define PMC_SLPWK_ASR1_PID48 (0x1u << 16)
#define PMC_SLPWK_ASR1_PID49 (0x1u << 17)
#define PMC_SLPWK_ASR1_PID50 (0x1u << 18)
#define PMC_SLPWK_ASR1_PID51 (0x1u << 19)
#define PMC_SLPWK_ASR1_PID52 (0x1u << 20)
#define PMC_SLPWK_ASR1_PID53 (0x1u << 21)
#define PMC_SLPWK_ASR1_PID56 (0x1u << 24)
#define PMC_SLPWK_ASR1_PID57 (0x1u << 25)
#define PMC_SLPWK_ASR1_PID58 (0x1u << 26)
#define PMC_SLPWK_ASR1_PID59 (0x1u << 27)
#define PMC_SLPWK_ASR1_PID60 (0x1u << 28)

#define PMC_SLPWK_AIPR_AIP (0x1u << 0)
# 38 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Drivers/pmc.h" 2





#define FAST_RC_4MHZ CKGR_MOR_MOSCRCF_4MHz
#define FAST_RC_8MHZ CKGR_MOR_MOSCRCF_8MHz
#define FAST_RC_12MHZ CKGR_MOR_MOSCRCF_12MHz





#define DEFAUTL_FAST_RC_COUNT 1

#define DEFAUTL_MAIN_OSC_COUNT 8

#define DEFAUTL_PLLA_COUNT 1

#define DEFAUTL_UPLL_COUNT 3

#define DEFAUTL_COUNT_NO_CHANGE 0xFFFF






extern void PMC_EnablePeripheral( uint32_t dwId ) ;
extern void PMC_DisablePeripheral( uint32_t dwId ) ;

extern void PMC_EnableAllPeripherals( void ) ;
extern void PMC_DisableAllPeripherals( void ) ;

extern uint32_t PMC_IsPeriphEnabled( uint32_t dwId ) ;

extern void PMC_SelectExtOsc(void);
extern void PMC_EnableExtOsc(void);
extern void PMC_DisableExtOsc(void);
extern void PMC_SelectExtBypassOsc(void);
extern void PMC_EnableIntRC4_8_12MHz(uint32_t fastRcFreq);
extern void PMC_DisableIntRC4_8_12MHz(void);
extern void PMC_SetPllaClock(uint32_t mul, uint32_t div);
extern void PMC_SetPllbClock(uint32_t mul, uint32_t div);
extern void PMC_SetMckSelection(uint32_t clockSource, uint32_t prescaler);
extern void PMC_DisableAllClocks(void);
extern void PMC_ConfigureMckWithPlla(uint32_t mul, uint32_t div,
  uint32_t prescaler);
extern void PMC_ConfigureMckWithPllb(uint32_t mul, uint32_t div,
  uint32_t prescaler);
extern void PMC_EnableXT32KFME(void);
extern void PMC_ConfigurePCK0(uint32_t MasterClk, uint32_t prescaler);
extern void PMC_ConfigurePCK1(uint32_t MasterClk, uint32_t prescaler);
extern void PMC_ConfigurePCK2(uint32_t MasterClk, uint32_t prescaler);
# 20 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Application\\LedCtrl\\Led_Ctrl.c" 2
# 1 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Drivers/pio.h" 1
# 68 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Drivers/pio.h"
#define _PIO_ 






# 1 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Drivers/pio_regs.h" 1
# 31 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Drivers/pio_regs.h"
#define _SAMV71_PIO_COMPONENT_ 
# 40 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Drivers/pio_regs.h"
typedef struct {
  volatile uint32_t PIO_PER;
  volatile uint32_t PIO_PDR;
  volatile const uint32_t PIO_PSR;
  volatile const uint32_t Reserved1[1];
  volatile uint32_t PIO_OER;
  volatile uint32_t PIO_ODR;
  volatile const uint32_t PIO_OSR;
  volatile const uint32_t Reserved2[1];
  volatile uint32_t PIO_IFER;
  volatile uint32_t PIO_IFDR;
  volatile const uint32_t PIO_IFSR;
  volatile const uint32_t Reserved3[1];
  volatile uint32_t PIO_SODR;
  volatile uint32_t PIO_CODR;
  volatile uint32_t PIO_ODSR;
  volatile const uint32_t PIO_PDSR;
  volatile uint32_t PIO_IER;
  volatile uint32_t PIO_IDR;
  volatile const uint32_t PIO_IMR;
  volatile const uint32_t PIO_ISR;
  volatile uint32_t PIO_MDER;
  volatile uint32_t PIO_MDDR;
  volatile const uint32_t PIO_MDSR;
  volatile const uint32_t Reserved4[1];
  volatile uint32_t PIO_PUDR;
  volatile uint32_t PIO_PUER;
  volatile const uint32_t PIO_PUSR;
  volatile const uint32_t Reserved5[1];
  volatile uint32_t PIO_ABCDSR[2];
  volatile const uint32_t Reserved6[2];
  volatile uint32_t PIO_IFSCDR;
  volatile uint32_t PIO_IFSCER;
  volatile const uint32_t PIO_IFSCSR;
  volatile uint32_t PIO_SCDR;
  volatile uint32_t PIO_PPDDR;
  volatile uint32_t PIO_PPDER;
  volatile const uint32_t PIO_PPDSR;
  volatile const uint32_t Reserved7[1];
  volatile uint32_t PIO_OWER;
  volatile uint32_t PIO_OWDR;
  volatile const uint32_t PIO_OWSR;
  volatile const uint32_t Reserved8[1];
  volatile uint32_t PIO_AIMER;
  volatile uint32_t PIO_AIMDR;
  volatile const uint32_t PIO_AIMMR;
  volatile const uint32_t Reserved9[1];
  volatile uint32_t PIO_ESR;
  volatile uint32_t PIO_LSR;
  volatile const uint32_t PIO_ELSR;
  volatile const uint32_t Reserved10[1];
  volatile uint32_t PIO_FELLSR;
  volatile uint32_t PIO_REHLSR;
  volatile const uint32_t PIO_FRLHSR;
  volatile const uint32_t Reserved11[1];
  volatile const uint32_t PIO_LOCKSR;
  volatile uint32_t PIO_WPMR;
  volatile const uint32_t PIO_WPSR;
  volatile const uint32_t Reserved12[5];
  volatile uint32_t PIO_SCHMITT;
  volatile const uint32_t Reserved13[5];
  volatile uint32_t PIO_DRIVER;
  volatile const uint32_t Reserved14[1];
  volatile uint32_t PIO_KER;
  volatile uint32_t PIO_KRCR;
  volatile uint32_t PIO_KDR;
  volatile const uint32_t Reserved15[1];
  volatile uint32_t PIO_KIER;
  volatile uint32_t PIO_KIDR;
  volatile const uint32_t PIO_KIMR;
  volatile const uint32_t PIO_KSR;
  volatile const uint32_t PIO_KKPR;
  volatile const uint32_t PIO_KKRR;
  volatile const uint32_t Reserved16[2];
  volatile uint32_t PIO_PCMR;
  volatile uint32_t PIO_PCIER;
  volatile uint32_t PIO_PCIDR;
  volatile const uint32_t PIO_PCIMR;
  volatile const uint32_t PIO_PCISR;
  volatile const uint32_t PIO_PCRHR;
} Pio;



#define PIOA ((Pio *)0x400E0E00U)
#define PIOB ((Pio *)0x400E1000U)
#define PIOC ((Pio *)0x400E1200U)
#define PIOD ((Pio *)0x400E1400U)
#define PIOE ((Pio *)0x400E1600U)




#define PIO_PER_P0 (0x1u << 0)
#define PIO_PER_P1 (0x1u << 1)
#define PIO_PER_P2 (0x1u << 2)
#define PIO_PER_P3 (0x1u << 3)
#define PIO_PER_P4 (0x1u << 4)
#define PIO_PER_P5 (0x1u << 5)
#define PIO_PER_P6 (0x1u << 6)
#define PIO_PER_P7 (0x1u << 7)
#define PIO_PER_P8 (0x1u << 8)
#define PIO_PER_P9 (0x1u << 9)
#define PIO_PER_P10 (0x1u << 10)
#define PIO_PER_P11 (0x1u << 11)
#define PIO_PER_P12 (0x1u << 12)
#define PIO_PER_P13 (0x1u << 13)
#define PIO_PER_P14 (0x1u << 14)
#define PIO_PER_P15 (0x1u << 15)
#define PIO_PER_P16 (0x1u << 16)
#define PIO_PER_P17 (0x1u << 17)
#define PIO_PER_P18 (0x1u << 18)
#define PIO_PER_P19 (0x1u << 19)
#define PIO_PER_P20 (0x1u << 20)
#define PIO_PER_P21 (0x1u << 21)
#define PIO_PER_P22 (0x1u << 22)
#define PIO_PER_P23 (0x1u << 23)
#define PIO_PER_P24 (0x1u << 24)
#define PIO_PER_P25 (0x1u << 25)
#define PIO_PER_P26 (0x1u << 26)
#define PIO_PER_P27 (0x1u << 27)
#define PIO_PER_P28 (0x1u << 28)
#define PIO_PER_P29 (0x1u << 29)
#define PIO_PER_P30 (0x1u << 30)
#define PIO_PER_P31 (0x1u << 31)

#define PIO_PDR_P0 (0x1u << 0)
#define PIO_PDR_P1 (0x1u << 1)
#define PIO_PDR_P2 (0x1u << 2)
#define PIO_PDR_P3 (0x1u << 3)
#define PIO_PDR_P4 (0x1u << 4)
#define PIO_PDR_P5 (0x1u << 5)
#define PIO_PDR_P6 (0x1u << 6)
#define PIO_PDR_P7 (0x1u << 7)
#define PIO_PDR_P8 (0x1u << 8)
#define PIO_PDR_P9 (0x1u << 9)
#define PIO_PDR_P10 (0x1u << 10)
#define PIO_PDR_P11 (0x1u << 11)
#define PIO_PDR_P12 (0x1u << 12)
#define PIO_PDR_P13 (0x1u << 13)
#define PIO_PDR_P14 (0x1u << 14)
#define PIO_PDR_P15 (0x1u << 15)
#define PIO_PDR_P16 (0x1u << 16)
#define PIO_PDR_P17 (0x1u << 17)
#define PIO_PDR_P18 (0x1u << 18)
#define PIO_PDR_P19 (0x1u << 19)
#define PIO_PDR_P20 (0x1u << 20)
#define PIO_PDR_P21 (0x1u << 21)
#define PIO_PDR_P22 (0x1u << 22)
#define PIO_PDR_P23 (0x1u << 23)
#define PIO_PDR_P24 (0x1u << 24)
#define PIO_PDR_P25 (0x1u << 25)
#define PIO_PDR_P26 (0x1u << 26)
#define PIO_PDR_P27 (0x1u << 27)
#define PIO_PDR_P28 (0x1u << 28)
#define PIO_PDR_P29 (0x1u << 29)
#define PIO_PDR_P30 (0x1u << 30)
#define PIO_PDR_P31 (0x1u << 31)

#define PIO_PSR_P0 (0x1u << 0)
#define PIO_PSR_P1 (0x1u << 1)
#define PIO_PSR_P2 (0x1u << 2)
#define PIO_PSR_P3 (0x1u << 3)
#define PIO_PSR_P4 (0x1u << 4)
#define PIO_PSR_P5 (0x1u << 5)
#define PIO_PSR_P6 (0x1u << 6)
#define PIO_PSR_P7 (0x1u << 7)
#define PIO_PSR_P8 (0x1u << 8)
#define PIO_PSR_P9 (0x1u << 9)
#define PIO_PSR_P10 (0x1u << 10)
#define PIO_PSR_P11 (0x1u << 11)
#define PIO_PSR_P12 (0x1u << 12)
#define PIO_PSR_P13 (0x1u << 13)
#define PIO_PSR_P14 (0x1u << 14)
#define PIO_PSR_P15 (0x1u << 15)
#define PIO_PSR_P16 (0x1u << 16)
#define PIO_PSR_P17 (0x1u << 17)
#define PIO_PSR_P18 (0x1u << 18)
#define PIO_PSR_P19 (0x1u << 19)
#define PIO_PSR_P20 (0x1u << 20)
#define PIO_PSR_P21 (0x1u << 21)
#define PIO_PSR_P22 (0x1u << 22)
#define PIO_PSR_P23 (0x1u << 23)
#define PIO_PSR_P24 (0x1u << 24)
#define PIO_PSR_P25 (0x1u << 25)
#define PIO_PSR_P26 (0x1u << 26)
#define PIO_PSR_P27 (0x1u << 27)
#define PIO_PSR_P28 (0x1u << 28)
#define PIO_PSR_P29 (0x1u << 29)
#define PIO_PSR_P30 (0x1u << 30)
#define PIO_PSR_P31 (0x1u << 31)

#define PIO_OER_P0 (0x1u << 0)
#define PIO_OER_P1 (0x1u << 1)
#define PIO_OER_P2 (0x1u << 2)
#define PIO_OER_P3 (0x1u << 3)
#define PIO_OER_P4 (0x1u << 4)
#define PIO_OER_P5 (0x1u << 5)
#define PIO_OER_P6 (0x1u << 6)
#define PIO_OER_P7 (0x1u << 7)
#define PIO_OER_P8 (0x1u << 8)
#define PIO_OER_P9 (0x1u << 9)
#define PIO_OER_P10 (0x1u << 10)
#define PIO_OER_P11 (0x1u << 11)
#define PIO_OER_P12 (0x1u << 12)
#define PIO_OER_P13 (0x1u << 13)
#define PIO_OER_P14 (0x1u << 14)
#define PIO_OER_P15 (0x1u << 15)
#define PIO_OER_P16 (0x1u << 16)
#define PIO_OER_P17 (0x1u << 17)
#define PIO_OER_P18 (0x1u << 18)
#define PIO_OER_P19 (0x1u << 19)
#define PIO_OER_P20 (0x1u << 20)
#define PIO_OER_P21 (0x1u << 21)
#define PIO_OER_P22 (0x1u << 22)
#define PIO_OER_P23 (0x1u << 23)
#define PIO_OER_P24 (0x1u << 24)
#define PIO_OER_P25 (0x1u << 25)
#define PIO_OER_P26 (0x1u << 26)
#define PIO_OER_P27 (0x1u << 27)
#define PIO_OER_P28 (0x1u << 28)
#define PIO_OER_P29 (0x1u << 29)
#define PIO_OER_P30 (0x1u << 30)
#define PIO_OER_P31 (0x1u << 31)

#define PIO_ODR_P0 (0x1u << 0)
#define PIO_ODR_P1 (0x1u << 1)
#define PIO_ODR_P2 (0x1u << 2)
#define PIO_ODR_P3 (0x1u << 3)
#define PIO_ODR_P4 (0x1u << 4)
#define PIO_ODR_P5 (0x1u << 5)
#define PIO_ODR_P6 (0x1u << 6)
#define PIO_ODR_P7 (0x1u << 7)
#define PIO_ODR_P8 (0x1u << 8)
#define PIO_ODR_P9 (0x1u << 9)
#define PIO_ODR_P10 (0x1u << 10)
#define PIO_ODR_P11 (0x1u << 11)
#define PIO_ODR_P12 (0x1u << 12)
#define PIO_ODR_P13 (0x1u << 13)
#define PIO_ODR_P14 (0x1u << 14)
#define PIO_ODR_P15 (0x1u << 15)
#define PIO_ODR_P16 (0x1u << 16)
#define PIO_ODR_P17 (0x1u << 17)
#define PIO_ODR_P18 (0x1u << 18)
#define PIO_ODR_P19 (0x1u << 19)
#define PIO_ODR_P20 (0x1u << 20)
#define PIO_ODR_P21 (0x1u << 21)
#define PIO_ODR_P22 (0x1u << 22)
#define PIO_ODR_P23 (0x1u << 23)
#define PIO_ODR_P24 (0x1u << 24)
#define PIO_ODR_P25 (0x1u << 25)
#define PIO_ODR_P26 (0x1u << 26)
#define PIO_ODR_P27 (0x1u << 27)
#define PIO_ODR_P28 (0x1u << 28)
#define PIO_ODR_P29 (0x1u << 29)
#define PIO_ODR_P30 (0x1u << 30)
#define PIO_ODR_P31 (0x1u << 31)

#define PIO_OSR_P0 (0x1u << 0)
#define PIO_OSR_P1 (0x1u << 1)
#define PIO_OSR_P2 (0x1u << 2)
#define PIO_OSR_P3 (0x1u << 3)
#define PIO_OSR_P4 (0x1u << 4)
#define PIO_OSR_P5 (0x1u << 5)
#define PIO_OSR_P6 (0x1u << 6)
#define PIO_OSR_P7 (0x1u << 7)
#define PIO_OSR_P8 (0x1u << 8)
#define PIO_OSR_P9 (0x1u << 9)
#define PIO_OSR_P10 (0x1u << 10)
#define PIO_OSR_P11 (0x1u << 11)
#define PIO_OSR_P12 (0x1u << 12)
#define PIO_OSR_P13 (0x1u << 13)
#define PIO_OSR_P14 (0x1u << 14)
#define PIO_OSR_P15 (0x1u << 15)
#define PIO_OSR_P16 (0x1u << 16)
#define PIO_OSR_P17 (0x1u << 17)
#define PIO_OSR_P18 (0x1u << 18)
#define PIO_OSR_P19 (0x1u << 19)
#define PIO_OSR_P20 (0x1u << 20)
#define PIO_OSR_P21 (0x1u << 21)
#define PIO_OSR_P22 (0x1u << 22)
#define PIO_OSR_P23 (0x1u << 23)
#define PIO_OSR_P24 (0x1u << 24)
#define PIO_OSR_P25 (0x1u << 25)
#define PIO_OSR_P26 (0x1u << 26)
#define PIO_OSR_P27 (0x1u << 27)
#define PIO_OSR_P28 (0x1u << 28)
#define PIO_OSR_P29 (0x1u << 29)
#define PIO_OSR_P30 (0x1u << 30)
#define PIO_OSR_P31 (0x1u << 31)

#define PIO_IFER_P0 (0x1u << 0)
#define PIO_IFER_P1 (0x1u << 1)
#define PIO_IFER_P2 (0x1u << 2)
#define PIO_IFER_P3 (0x1u << 3)
#define PIO_IFER_P4 (0x1u << 4)
#define PIO_IFER_P5 (0x1u << 5)
#define PIO_IFER_P6 (0x1u << 6)
#define PIO_IFER_P7 (0x1u << 7)
#define PIO_IFER_P8 (0x1u << 8)
#define PIO_IFER_P9 (0x1u << 9)
#define PIO_IFER_P10 (0x1u << 10)
#define PIO_IFER_P11 (0x1u << 11)
#define PIO_IFER_P12 (0x1u << 12)
#define PIO_IFER_P13 (0x1u << 13)
#define PIO_IFER_P14 (0x1u << 14)
#define PIO_IFER_P15 (0x1u << 15)
#define PIO_IFER_P16 (0x1u << 16)
#define PIO_IFER_P17 (0x1u << 17)
#define PIO_IFER_P18 (0x1u << 18)
#define PIO_IFER_P19 (0x1u << 19)
#define PIO_IFER_P20 (0x1u << 20)
#define PIO_IFER_P21 (0x1u << 21)
#define PIO_IFER_P22 (0x1u << 22)
#define PIO_IFER_P23 (0x1u << 23)
#define PIO_IFER_P24 (0x1u << 24)
#define PIO_IFER_P25 (0x1u << 25)
#define PIO_IFER_P26 (0x1u << 26)
#define PIO_IFER_P27 (0x1u << 27)
#define PIO_IFER_P28 (0x1u << 28)
#define PIO_IFER_P29 (0x1u << 29)
#define PIO_IFER_P30 (0x1u << 30)
#define PIO_IFER_P31 (0x1u << 31)

#define PIO_IFDR_P0 (0x1u << 0)
#define PIO_IFDR_P1 (0x1u << 1)
#define PIO_IFDR_P2 (0x1u << 2)
#define PIO_IFDR_P3 (0x1u << 3)
#define PIO_IFDR_P4 (0x1u << 4)
#define PIO_IFDR_P5 (0x1u << 5)
#define PIO_IFDR_P6 (0x1u << 6)
#define PIO_IFDR_P7 (0x1u << 7)
#define PIO_IFDR_P8 (0x1u << 8)
#define PIO_IFDR_P9 (0x1u << 9)
#define PIO_IFDR_P10 (0x1u << 10)
#define PIO_IFDR_P11 (0x1u << 11)
#define PIO_IFDR_P12 (0x1u << 12)
#define PIO_IFDR_P13 (0x1u << 13)
#define PIO_IFDR_P14 (0x1u << 14)
#define PIO_IFDR_P15 (0x1u << 15)
#define PIO_IFDR_P16 (0x1u << 16)
#define PIO_IFDR_P17 (0x1u << 17)
#define PIO_IFDR_P18 (0x1u << 18)
#define PIO_IFDR_P19 (0x1u << 19)
#define PIO_IFDR_P20 (0x1u << 20)
#define PIO_IFDR_P21 (0x1u << 21)
#define PIO_IFDR_P22 (0x1u << 22)
#define PIO_IFDR_P23 (0x1u << 23)
#define PIO_IFDR_P24 (0x1u << 24)
#define PIO_IFDR_P25 (0x1u << 25)
#define PIO_IFDR_P26 (0x1u << 26)
#define PIO_IFDR_P27 (0x1u << 27)
#define PIO_IFDR_P28 (0x1u << 28)
#define PIO_IFDR_P29 (0x1u << 29)
#define PIO_IFDR_P30 (0x1u << 30)
#define PIO_IFDR_P31 (0x1u << 31)

#define PIO_IFSR_P0 (0x1u << 0)
#define PIO_IFSR_P1 (0x1u << 1)
#define PIO_IFSR_P2 (0x1u << 2)
#define PIO_IFSR_P3 (0x1u << 3)
#define PIO_IFSR_P4 (0x1u << 4)
#define PIO_IFSR_P5 (0x1u << 5)
#define PIO_IFSR_P6 (0x1u << 6)
#define PIO_IFSR_P7 (0x1u << 7)
#define PIO_IFSR_P8 (0x1u << 8)
#define PIO_IFSR_P9 (0x1u << 9)
#define PIO_IFSR_P10 (0x1u << 10)
#define PIO_IFSR_P11 (0x1u << 11)
#define PIO_IFSR_P12 (0x1u << 12)
#define PIO_IFSR_P13 (0x1u << 13)
#define PIO_IFSR_P14 (0x1u << 14)
#define PIO_IFSR_P15 (0x1u << 15)
#define PIO_IFSR_P16 (0x1u << 16)
#define PIO_IFSR_P17 (0x1u << 17)
#define PIO_IFSR_P18 (0x1u << 18)
#define PIO_IFSR_P19 (0x1u << 19)
#define PIO_IFSR_P20 (0x1u << 20)
#define PIO_IFSR_P21 (0x1u << 21)
#define PIO_IFSR_P22 (0x1u << 22)
#define PIO_IFSR_P23 (0x1u << 23)
#define PIO_IFSR_P24 (0x1u << 24)
#define PIO_IFSR_P25 (0x1u << 25)
#define PIO_IFSR_P26 (0x1u << 26)
#define PIO_IFSR_P27 (0x1u << 27)
#define PIO_IFSR_P28 (0x1u << 28)
#define PIO_IFSR_P29 (0x1u << 29)
#define PIO_IFSR_P30 (0x1u << 30)
#define PIO_IFSR_P31 (0x1u << 31)

#define PIO_SODR_P0 (0x1u << 0)
#define PIO_SODR_P1 (0x1u << 1)
#define PIO_SODR_P2 (0x1u << 2)
#define PIO_SODR_P3 (0x1u << 3)
#define PIO_SODR_P4 (0x1u << 4)
#define PIO_SODR_P5 (0x1u << 5)
#define PIO_SODR_P6 (0x1u << 6)
#define PIO_SODR_P7 (0x1u << 7)
#define PIO_SODR_P8 (0x1u << 8)
#define PIO_SODR_P9 (0x1u << 9)
#define PIO_SODR_P10 (0x1u << 10)
#define PIO_SODR_P11 (0x1u << 11)
#define PIO_SODR_P12 (0x1u << 12)
#define PIO_SODR_P13 (0x1u << 13)
#define PIO_SODR_P14 (0x1u << 14)
#define PIO_SODR_P15 (0x1u << 15)
#define PIO_SODR_P16 (0x1u << 16)
#define PIO_SODR_P17 (0x1u << 17)
#define PIO_SODR_P18 (0x1u << 18)
#define PIO_SODR_P19 (0x1u << 19)
#define PIO_SODR_P20 (0x1u << 20)
#define PIO_SODR_P21 (0x1u << 21)
#define PIO_SODR_P22 (0x1u << 22)
#define PIO_SODR_P23 (0x1u << 23)
#define PIO_SODR_P24 (0x1u << 24)
#define PIO_SODR_P25 (0x1u << 25)
#define PIO_SODR_P26 (0x1u << 26)
#define PIO_SODR_P27 (0x1u << 27)
#define PIO_SODR_P28 (0x1u << 28)
#define PIO_SODR_P29 (0x1u << 29)
#define PIO_SODR_P30 (0x1u << 30)
#define PIO_SODR_P31 (0x1u << 31)

#define PIO_CODR_P0 (0x1u << 0)
#define PIO_CODR_P1 (0x1u << 1)
#define PIO_CODR_P2 (0x1u << 2)
#define PIO_CODR_P3 (0x1u << 3)
#define PIO_CODR_P4 (0x1u << 4)
#define PIO_CODR_P5 (0x1u << 5)
#define PIO_CODR_P6 (0x1u << 6)
#define PIO_CODR_P7 (0x1u << 7)
#define PIO_CODR_P8 (0x1u << 8)
#define PIO_CODR_P9 (0x1u << 9)
#define PIO_CODR_P10 (0x1u << 10)
#define PIO_CODR_P11 (0x1u << 11)
#define PIO_CODR_P12 (0x1u << 12)
#define PIO_CODR_P13 (0x1u << 13)
#define PIO_CODR_P14 (0x1u << 14)
#define PIO_CODR_P15 (0x1u << 15)
#define PIO_CODR_P16 (0x1u << 16)
#define PIO_CODR_P17 (0x1u << 17)
#define PIO_CODR_P18 (0x1u << 18)
#define PIO_CODR_P19 (0x1u << 19)
#define PIO_CODR_P20 (0x1u << 20)
#define PIO_CODR_P21 (0x1u << 21)
#define PIO_CODR_P22 (0x1u << 22)
#define PIO_CODR_P23 (0x1u << 23)
#define PIO_CODR_P24 (0x1u << 24)
#define PIO_CODR_P25 (0x1u << 25)
#define PIO_CODR_P26 (0x1u << 26)
#define PIO_CODR_P27 (0x1u << 27)
#define PIO_CODR_P28 (0x1u << 28)
#define PIO_CODR_P29 (0x1u << 29)
#define PIO_CODR_P30 (0x1u << 30)
#define PIO_CODR_P31 (0x1u << 31)

#define PIO_ODSR_P0 (0x1u << 0)
#define PIO_ODSR_P1 (0x1u << 1)
#define PIO_ODSR_P2 (0x1u << 2)
#define PIO_ODSR_P3 (0x1u << 3)
#define PIO_ODSR_P4 (0x1u << 4)
#define PIO_ODSR_P5 (0x1u << 5)
#define PIO_ODSR_P6 (0x1u << 6)
#define PIO_ODSR_P7 (0x1u << 7)
#define PIO_ODSR_P8 (0x1u << 8)
#define PIO_ODSR_P9 (0x1u << 9)
#define PIO_ODSR_P10 (0x1u << 10)
#define PIO_ODSR_P11 (0x1u << 11)
#define PIO_ODSR_P12 (0x1u << 12)
#define PIO_ODSR_P13 (0x1u << 13)
#define PIO_ODSR_P14 (0x1u << 14)
#define PIO_ODSR_P15 (0x1u << 15)
#define PIO_ODSR_P16 (0x1u << 16)
#define PIO_ODSR_P17 (0x1u << 17)
#define PIO_ODSR_P18 (0x1u << 18)
#define PIO_ODSR_P19 (0x1u << 19)
#define PIO_ODSR_P20 (0x1u << 20)
#define PIO_ODSR_P21 (0x1u << 21)
#define PIO_ODSR_P22 (0x1u << 22)
#define PIO_ODSR_P23 (0x1u << 23)
#define PIO_ODSR_P24 (0x1u << 24)
#define PIO_ODSR_P25 (0x1u << 25)
#define PIO_ODSR_P26 (0x1u << 26)
#define PIO_ODSR_P27 (0x1u << 27)
#define PIO_ODSR_P28 (0x1u << 28)
#define PIO_ODSR_P29 (0x1u << 29)
#define PIO_ODSR_P30 (0x1u << 30)
#define PIO_ODSR_P31 (0x1u << 31)

#define PIO_PDSR_P0 (0x1u << 0)
#define PIO_PDSR_P1 (0x1u << 1)
#define PIO_PDSR_P2 (0x1u << 2)
#define PIO_PDSR_P3 (0x1u << 3)
#define PIO_PDSR_P4 (0x1u << 4)
#define PIO_PDSR_P5 (0x1u << 5)
#define PIO_PDSR_P6 (0x1u << 6)
#define PIO_PDSR_P7 (0x1u << 7)
#define PIO_PDSR_P8 (0x1u << 8)
#define PIO_PDSR_P9 (0x1u << 9)
#define PIO_PDSR_P10 (0x1u << 10)
#define PIO_PDSR_P11 (0x1u << 11)
#define PIO_PDSR_P12 (0x1u << 12)
#define PIO_PDSR_P13 (0x1u << 13)
#define PIO_PDSR_P14 (0x1u << 14)
#define PIO_PDSR_P15 (0x1u << 15)
#define PIO_PDSR_P16 (0x1u << 16)
#define PIO_PDSR_P17 (0x1u << 17)
#define PIO_PDSR_P18 (0x1u << 18)
#define PIO_PDSR_P19 (0x1u << 19)
#define PIO_PDSR_P20 (0x1u << 20)
#define PIO_PDSR_P21 (0x1u << 21)
#define PIO_PDSR_P22 (0x1u << 22)
#define PIO_PDSR_P23 (0x1u << 23)
#define PIO_PDSR_P24 (0x1u << 24)
#define PIO_PDSR_P25 (0x1u << 25)
#define PIO_PDSR_P26 (0x1u << 26)
#define PIO_PDSR_P27 (0x1u << 27)
#define PIO_PDSR_P28 (0x1u << 28)
#define PIO_PDSR_P29 (0x1u << 29)
#define PIO_PDSR_P30 (0x1u << 30)
#define PIO_PDSR_P31 (0x1u << 31)

#define PIO_IER_P0 (0x1u << 0)
#define PIO_IER_P1 (0x1u << 1)
#define PIO_IER_P2 (0x1u << 2)
#define PIO_IER_P3 (0x1u << 3)
#define PIO_IER_P4 (0x1u << 4)
#define PIO_IER_P5 (0x1u << 5)
#define PIO_IER_P6 (0x1u << 6)
#define PIO_IER_P7 (0x1u << 7)
#define PIO_IER_P8 (0x1u << 8)
#define PIO_IER_P9 (0x1u << 9)
#define PIO_IER_P10 (0x1u << 10)
#define PIO_IER_P11 (0x1u << 11)
#define PIO_IER_P12 (0x1u << 12)
#define PIO_IER_P13 (0x1u << 13)
#define PIO_IER_P14 (0x1u << 14)
#define PIO_IER_P15 (0x1u << 15)
#define PIO_IER_P16 (0x1u << 16)
#define PIO_IER_P17 (0x1u << 17)
#define PIO_IER_P18 (0x1u << 18)
#define PIO_IER_P19 (0x1u << 19)
#define PIO_IER_P20 (0x1u << 20)
#define PIO_IER_P21 (0x1u << 21)
#define PIO_IER_P22 (0x1u << 22)
#define PIO_IER_P23 (0x1u << 23)
#define PIO_IER_P24 (0x1u << 24)
#define PIO_IER_P25 (0x1u << 25)
#define PIO_IER_P26 (0x1u << 26)
#define PIO_IER_P27 (0x1u << 27)
#define PIO_IER_P28 (0x1u << 28)
#define PIO_IER_P29 (0x1u << 29)
#define PIO_IER_P30 (0x1u << 30)
#define PIO_IER_P31 (0x1u << 31)

#define PIO_IDR_P0 (0x1u << 0)
#define PIO_IDR_P1 (0x1u << 1)
#define PIO_IDR_P2 (0x1u << 2)
#define PIO_IDR_P3 (0x1u << 3)
#define PIO_IDR_P4 (0x1u << 4)
#define PIO_IDR_P5 (0x1u << 5)
#define PIO_IDR_P6 (0x1u << 6)
#define PIO_IDR_P7 (0x1u << 7)
#define PIO_IDR_P8 (0x1u << 8)
#define PIO_IDR_P9 (0x1u << 9)
#define PIO_IDR_P10 (0x1u << 10)
#define PIO_IDR_P11 (0x1u << 11)
#define PIO_IDR_P12 (0x1u << 12)
#define PIO_IDR_P13 (0x1u << 13)
#define PIO_IDR_P14 (0x1u << 14)
#define PIO_IDR_P15 (0x1u << 15)
#define PIO_IDR_P16 (0x1u << 16)
#define PIO_IDR_P17 (0x1u << 17)
#define PIO_IDR_P18 (0x1u << 18)
#define PIO_IDR_P19 (0x1u << 19)
#define PIO_IDR_P20 (0x1u << 20)
#define PIO_IDR_P21 (0x1u << 21)
#define PIO_IDR_P22 (0x1u << 22)
#define PIO_IDR_P23 (0x1u << 23)
#define PIO_IDR_P24 (0x1u << 24)
#define PIO_IDR_P25 (0x1u << 25)
#define PIO_IDR_P26 (0x1u << 26)
#define PIO_IDR_P27 (0x1u << 27)
#define PIO_IDR_P28 (0x1u << 28)
#define PIO_IDR_P29 (0x1u << 29)
#define PIO_IDR_P30 (0x1u << 30)
#define PIO_IDR_P31 (0x1u << 31)

#define PIO_IMR_P0 (0x1u << 0)
#define PIO_IMR_P1 (0x1u << 1)
#define PIO_IMR_P2 (0x1u << 2)
#define PIO_IMR_P3 (0x1u << 3)
#define PIO_IMR_P4 (0x1u << 4)
#define PIO_IMR_P5 (0x1u << 5)
#define PIO_IMR_P6 (0x1u << 6)
#define PIO_IMR_P7 (0x1u << 7)
#define PIO_IMR_P8 (0x1u << 8)
#define PIO_IMR_P9 (0x1u << 9)
#define PIO_IMR_P10 (0x1u << 10)
#define PIO_IMR_P11 (0x1u << 11)
#define PIO_IMR_P12 (0x1u << 12)
#define PIO_IMR_P13 (0x1u << 13)
#define PIO_IMR_P14 (0x1u << 14)
#define PIO_IMR_P15 (0x1u << 15)
#define PIO_IMR_P16 (0x1u << 16)
#define PIO_IMR_P17 (0x1u << 17)
#define PIO_IMR_P18 (0x1u << 18)
#define PIO_IMR_P19 (0x1u << 19)
#define PIO_IMR_P20 (0x1u << 20)
#define PIO_IMR_P21 (0x1u << 21)
#define PIO_IMR_P22 (0x1u << 22)
#define PIO_IMR_P23 (0x1u << 23)
#define PIO_IMR_P24 (0x1u << 24)
#define PIO_IMR_P25 (0x1u << 25)
#define PIO_IMR_P26 (0x1u << 26)
#define PIO_IMR_P27 (0x1u << 27)
#define PIO_IMR_P28 (0x1u << 28)
#define PIO_IMR_P29 (0x1u << 29)
#define PIO_IMR_P30 (0x1u << 30)
#define PIO_IMR_P31 (0x1u << 31)

#define PIO_ISR_P0 (0x1u << 0)
#define PIO_ISR_P1 (0x1u << 1)
#define PIO_ISR_P2 (0x1u << 2)
#define PIO_ISR_P3 (0x1u << 3)
#define PIO_ISR_P4 (0x1u << 4)
#define PIO_ISR_P5 (0x1u << 5)
#define PIO_ISR_P6 (0x1u << 6)
#define PIO_ISR_P7 (0x1u << 7)
#define PIO_ISR_P8 (0x1u << 8)
#define PIO_ISR_P9 (0x1u << 9)
#define PIO_ISR_P10 (0x1u << 10)
#define PIO_ISR_P11 (0x1u << 11)
#define PIO_ISR_P12 (0x1u << 12)
#define PIO_ISR_P13 (0x1u << 13)
#define PIO_ISR_P14 (0x1u << 14)
#define PIO_ISR_P15 (0x1u << 15)
#define PIO_ISR_P16 (0x1u << 16)
#define PIO_ISR_P17 (0x1u << 17)
#define PIO_ISR_P18 (0x1u << 18)
#define PIO_ISR_P19 (0x1u << 19)
#define PIO_ISR_P20 (0x1u << 20)
#define PIO_ISR_P21 (0x1u << 21)
#define PIO_ISR_P22 (0x1u << 22)
#define PIO_ISR_P23 (0x1u << 23)
#define PIO_ISR_P24 (0x1u << 24)
#define PIO_ISR_P25 (0x1u << 25)
#define PIO_ISR_P26 (0x1u << 26)
#define PIO_ISR_P27 (0x1u << 27)
#define PIO_ISR_P28 (0x1u << 28)
#define PIO_ISR_P29 (0x1u << 29)
#define PIO_ISR_P30 (0x1u << 30)
#define PIO_ISR_P31 (0x1u << 31)

#define PIO_MDER_P0 (0x1u << 0)
#define PIO_MDER_P1 (0x1u << 1)
#define PIO_MDER_P2 (0x1u << 2)
#define PIO_MDER_P3 (0x1u << 3)
#define PIO_MDER_P4 (0x1u << 4)
#define PIO_MDER_P5 (0x1u << 5)
#define PIO_MDER_P6 (0x1u << 6)
#define PIO_MDER_P7 (0x1u << 7)
#define PIO_MDER_P8 (0x1u << 8)
#define PIO_MDER_P9 (0x1u << 9)
#define PIO_MDER_P10 (0x1u << 10)
#define PIO_MDER_P11 (0x1u << 11)
#define PIO_MDER_P12 (0x1u << 12)
#define PIO_MDER_P13 (0x1u << 13)
#define PIO_MDER_P14 (0x1u << 14)
#define PIO_MDER_P15 (0x1u << 15)
#define PIO_MDER_P16 (0x1u << 16)
#define PIO_MDER_P17 (0x1u << 17)
#define PIO_MDER_P18 (0x1u << 18)
#define PIO_MDER_P19 (0x1u << 19)
#define PIO_MDER_P20 (0x1u << 20)
#define PIO_MDER_P21 (0x1u << 21)
#define PIO_MDER_P22 (0x1u << 22)
#define PIO_MDER_P23 (0x1u << 23)
#define PIO_MDER_P24 (0x1u << 24)
#define PIO_MDER_P25 (0x1u << 25)
#define PIO_MDER_P26 (0x1u << 26)
#define PIO_MDER_P27 (0x1u << 27)
#define PIO_MDER_P28 (0x1u << 28)
#define PIO_MDER_P29 (0x1u << 29)
#define PIO_MDER_P30 (0x1u << 30)
#define PIO_MDER_P31 (0x1u << 31)

#define PIO_MDDR_P0 (0x1u << 0)
#define PIO_MDDR_P1 (0x1u << 1)
#define PIO_MDDR_P2 (0x1u << 2)
#define PIO_MDDR_P3 (0x1u << 3)
#define PIO_MDDR_P4 (0x1u << 4)
#define PIO_MDDR_P5 (0x1u << 5)
#define PIO_MDDR_P6 (0x1u << 6)
#define PIO_MDDR_P7 (0x1u << 7)
#define PIO_MDDR_P8 (0x1u << 8)
#define PIO_MDDR_P9 (0x1u << 9)
#define PIO_MDDR_P10 (0x1u << 10)
#define PIO_MDDR_P11 (0x1u << 11)
#define PIO_MDDR_P12 (0x1u << 12)
#define PIO_MDDR_P13 (0x1u << 13)
#define PIO_MDDR_P14 (0x1u << 14)
#define PIO_MDDR_P15 (0x1u << 15)
#define PIO_MDDR_P16 (0x1u << 16)
#define PIO_MDDR_P17 (0x1u << 17)
#define PIO_MDDR_P18 (0x1u << 18)
#define PIO_MDDR_P19 (0x1u << 19)
#define PIO_MDDR_P20 (0x1u << 20)
#define PIO_MDDR_P21 (0x1u << 21)
#define PIO_MDDR_P22 (0x1u << 22)
#define PIO_MDDR_P23 (0x1u << 23)
#define PIO_MDDR_P24 (0x1u << 24)
#define PIO_MDDR_P25 (0x1u << 25)
#define PIO_MDDR_P26 (0x1u << 26)
#define PIO_MDDR_P27 (0x1u << 27)
#define PIO_MDDR_P28 (0x1u << 28)
#define PIO_MDDR_P29 (0x1u << 29)
#define PIO_MDDR_P30 (0x1u << 30)
#define PIO_MDDR_P31 (0x1u << 31)

#define PIO_MDSR_P0 (0x1u << 0)
#define PIO_MDSR_P1 (0x1u << 1)
#define PIO_MDSR_P2 (0x1u << 2)
#define PIO_MDSR_P3 (0x1u << 3)
#define PIO_MDSR_P4 (0x1u << 4)
#define PIO_MDSR_P5 (0x1u << 5)
#define PIO_MDSR_P6 (0x1u << 6)
#define PIO_MDSR_P7 (0x1u << 7)
#define PIO_MDSR_P8 (0x1u << 8)
#define PIO_MDSR_P9 (0x1u << 9)
#define PIO_MDSR_P10 (0x1u << 10)
#define PIO_MDSR_P11 (0x1u << 11)
#define PIO_MDSR_P12 (0x1u << 12)
#define PIO_MDSR_P13 (0x1u << 13)
#define PIO_MDSR_P14 (0x1u << 14)
#define PIO_MDSR_P15 (0x1u << 15)
#define PIO_MDSR_P16 (0x1u << 16)
#define PIO_MDSR_P17 (0x1u << 17)
#define PIO_MDSR_P18 (0x1u << 18)
#define PIO_MDSR_P19 (0x1u << 19)
#define PIO_MDSR_P20 (0x1u << 20)
#define PIO_MDSR_P21 (0x1u << 21)
#define PIO_MDSR_P22 (0x1u << 22)
#define PIO_MDSR_P23 (0x1u << 23)
#define PIO_MDSR_P24 (0x1u << 24)
#define PIO_MDSR_P25 (0x1u << 25)
#define PIO_MDSR_P26 (0x1u << 26)
#define PIO_MDSR_P27 (0x1u << 27)
#define PIO_MDSR_P28 (0x1u << 28)
#define PIO_MDSR_P29 (0x1u << 29)
#define PIO_MDSR_P30 (0x1u << 30)
#define PIO_MDSR_P31 (0x1u << 31)

#define PIO_PUDR_P0 (0x1u << 0)
#define PIO_PUDR_P1 (0x1u << 1)
#define PIO_PUDR_P2 (0x1u << 2)
#define PIO_PUDR_P3 (0x1u << 3)
#define PIO_PUDR_P4 (0x1u << 4)
#define PIO_PUDR_P5 (0x1u << 5)
#define PIO_PUDR_P6 (0x1u << 6)
#define PIO_PUDR_P7 (0x1u << 7)
#define PIO_PUDR_P8 (0x1u << 8)
#define PIO_PUDR_P9 (0x1u << 9)
#define PIO_PUDR_P10 (0x1u << 10)
#define PIO_PUDR_P11 (0x1u << 11)
#define PIO_PUDR_P12 (0x1u << 12)
#define PIO_PUDR_P13 (0x1u << 13)
#define PIO_PUDR_P14 (0x1u << 14)
#define PIO_PUDR_P15 (0x1u << 15)
#define PIO_PUDR_P16 (0x1u << 16)
#define PIO_PUDR_P17 (0x1u << 17)
#define PIO_PUDR_P18 (0x1u << 18)
#define PIO_PUDR_P19 (0x1u << 19)
#define PIO_PUDR_P20 (0x1u << 20)
#define PIO_PUDR_P21 (0x1u << 21)
#define PIO_PUDR_P22 (0x1u << 22)
#define PIO_PUDR_P23 (0x1u << 23)
#define PIO_PUDR_P24 (0x1u << 24)
#define PIO_PUDR_P25 (0x1u << 25)
#define PIO_PUDR_P26 (0x1u << 26)
#define PIO_PUDR_P27 (0x1u << 27)
#define PIO_PUDR_P28 (0x1u << 28)
#define PIO_PUDR_P29 (0x1u << 29)
#define PIO_PUDR_P30 (0x1u << 30)
#define PIO_PUDR_P31 (0x1u << 31)

#define PIO_PUER_P0 (0x1u << 0)
#define PIO_PUER_P1 (0x1u << 1)
#define PIO_PUER_P2 (0x1u << 2)
#define PIO_PUER_P3 (0x1u << 3)
#define PIO_PUER_P4 (0x1u << 4)
#define PIO_PUER_P5 (0x1u << 5)
#define PIO_PUER_P6 (0x1u << 6)
#define PIO_PUER_P7 (0x1u << 7)
#define PIO_PUER_P8 (0x1u << 8)
#define PIO_PUER_P9 (0x1u << 9)
#define PIO_PUER_P10 (0x1u << 10)
#define PIO_PUER_P11 (0x1u << 11)
#define PIO_PUER_P12 (0x1u << 12)
#define PIO_PUER_P13 (0x1u << 13)
#define PIO_PUER_P14 (0x1u << 14)
#define PIO_PUER_P15 (0x1u << 15)
#define PIO_PUER_P16 (0x1u << 16)
#define PIO_PUER_P17 (0x1u << 17)
#define PIO_PUER_P18 (0x1u << 18)
#define PIO_PUER_P19 (0x1u << 19)
#define PIO_PUER_P20 (0x1u << 20)
#define PIO_PUER_P21 (0x1u << 21)
#define PIO_PUER_P22 (0x1u << 22)
#define PIO_PUER_P23 (0x1u << 23)
#define PIO_PUER_P24 (0x1u << 24)
#define PIO_PUER_P25 (0x1u << 25)
#define PIO_PUER_P26 (0x1u << 26)
#define PIO_PUER_P27 (0x1u << 27)
#define PIO_PUER_P28 (0x1u << 28)
#define PIO_PUER_P29 (0x1u << 29)
#define PIO_PUER_P30 (0x1u << 30)
#define PIO_PUER_P31 (0x1u << 31)

#define PIO_PUSR_P0 (0x1u << 0)
#define PIO_PUSR_P1 (0x1u << 1)
#define PIO_PUSR_P2 (0x1u << 2)
#define PIO_PUSR_P3 (0x1u << 3)
#define PIO_PUSR_P4 (0x1u << 4)
#define PIO_PUSR_P5 (0x1u << 5)
#define PIO_PUSR_P6 (0x1u << 6)
#define PIO_PUSR_P7 (0x1u << 7)
#define PIO_PUSR_P8 (0x1u << 8)
#define PIO_PUSR_P9 (0x1u << 9)
#define PIO_PUSR_P10 (0x1u << 10)
#define PIO_PUSR_P11 (0x1u << 11)
#define PIO_PUSR_P12 (0x1u << 12)
#define PIO_PUSR_P13 (0x1u << 13)
#define PIO_PUSR_P14 (0x1u << 14)
#define PIO_PUSR_P15 (0x1u << 15)
#define PIO_PUSR_P16 (0x1u << 16)
#define PIO_PUSR_P17 (0x1u << 17)
#define PIO_PUSR_P18 (0x1u << 18)
#define PIO_PUSR_P19 (0x1u << 19)
#define PIO_PUSR_P20 (0x1u << 20)
#define PIO_PUSR_P21 (0x1u << 21)
#define PIO_PUSR_P22 (0x1u << 22)
#define PIO_PUSR_P23 (0x1u << 23)
#define PIO_PUSR_P24 (0x1u << 24)
#define PIO_PUSR_P25 (0x1u << 25)
#define PIO_PUSR_P26 (0x1u << 26)
#define PIO_PUSR_P27 (0x1u << 27)
#define PIO_PUSR_P28 (0x1u << 28)
#define PIO_PUSR_P29 (0x1u << 29)
#define PIO_PUSR_P30 (0x1u << 30)
#define PIO_PUSR_P31 (0x1u << 31)

#define PIO_ABCDSR_P0 (0x1u << 0)
#define PIO_ABCDSR_P1 (0x1u << 1)
#define PIO_ABCDSR_P2 (0x1u << 2)
#define PIO_ABCDSR_P3 (0x1u << 3)
#define PIO_ABCDSR_P4 (0x1u << 4)
#define PIO_ABCDSR_P5 (0x1u << 5)
#define PIO_ABCDSR_P6 (0x1u << 6)
#define PIO_ABCDSR_P7 (0x1u << 7)
#define PIO_ABCDSR_P8 (0x1u << 8)
#define PIO_ABCDSR_P9 (0x1u << 9)
#define PIO_ABCDSR_P10 (0x1u << 10)
#define PIO_ABCDSR_P11 (0x1u << 11)
#define PIO_ABCDSR_P12 (0x1u << 12)
#define PIO_ABCDSR_P13 (0x1u << 13)
#define PIO_ABCDSR_P14 (0x1u << 14)
#define PIO_ABCDSR_P15 (0x1u << 15)
#define PIO_ABCDSR_P16 (0x1u << 16)
#define PIO_ABCDSR_P17 (0x1u << 17)
#define PIO_ABCDSR_P18 (0x1u << 18)
#define PIO_ABCDSR_P19 (0x1u << 19)
#define PIO_ABCDSR_P20 (0x1u << 20)
#define PIO_ABCDSR_P21 (0x1u << 21)
#define PIO_ABCDSR_P22 (0x1u << 22)
#define PIO_ABCDSR_P23 (0x1u << 23)
#define PIO_ABCDSR_P24 (0x1u << 24)
#define PIO_ABCDSR_P25 (0x1u << 25)
#define PIO_ABCDSR_P26 (0x1u << 26)
#define PIO_ABCDSR_P27 (0x1u << 27)
#define PIO_ABCDSR_P28 (0x1u << 28)
#define PIO_ABCDSR_P29 (0x1u << 29)
#define PIO_ABCDSR_P30 (0x1u << 30)
#define PIO_ABCDSR_P31 (0x1u << 31)

#define PIO_IFSCDR_P0 (0x1u << 0)
#define PIO_IFSCDR_P1 (0x1u << 1)
#define PIO_IFSCDR_P2 (0x1u << 2)
#define PIO_IFSCDR_P3 (0x1u << 3)
#define PIO_IFSCDR_P4 (0x1u << 4)
#define PIO_IFSCDR_P5 (0x1u << 5)
#define PIO_IFSCDR_P6 (0x1u << 6)
#define PIO_IFSCDR_P7 (0x1u << 7)
#define PIO_IFSCDR_P8 (0x1u << 8)
#define PIO_IFSCDR_P9 (0x1u << 9)
#define PIO_IFSCDR_P10 (0x1u << 10)
#define PIO_IFSCDR_P11 (0x1u << 11)
#define PIO_IFSCDR_P12 (0x1u << 12)
#define PIO_IFSCDR_P13 (0x1u << 13)
#define PIO_IFSCDR_P14 (0x1u << 14)
#define PIO_IFSCDR_P15 (0x1u << 15)
#define PIO_IFSCDR_P16 (0x1u << 16)
#define PIO_IFSCDR_P17 (0x1u << 17)
#define PIO_IFSCDR_P18 (0x1u << 18)
#define PIO_IFSCDR_P19 (0x1u << 19)
#define PIO_IFSCDR_P20 (0x1u << 20)
#define PIO_IFSCDR_P21 (0x1u << 21)
#define PIO_IFSCDR_P22 (0x1u << 22)
#define PIO_IFSCDR_P23 (0x1u << 23)
#define PIO_IFSCDR_P24 (0x1u << 24)
#define PIO_IFSCDR_P25 (0x1u << 25)
#define PIO_IFSCDR_P26 (0x1u << 26)
#define PIO_IFSCDR_P27 (0x1u << 27)
#define PIO_IFSCDR_P28 (0x1u << 28)
#define PIO_IFSCDR_P29 (0x1u << 29)
#define PIO_IFSCDR_P30 (0x1u << 30)
#define PIO_IFSCDR_P31 (0x1u << 31)

#define PIO_IFSCER_P0 (0x1u << 0)
#define PIO_IFSCER_P1 (0x1u << 1)
#define PIO_IFSCER_P2 (0x1u << 2)
#define PIO_IFSCER_P3 (0x1u << 3)
#define PIO_IFSCER_P4 (0x1u << 4)
#define PIO_IFSCER_P5 (0x1u << 5)
#define PIO_IFSCER_P6 (0x1u << 6)
#define PIO_IFSCER_P7 (0x1u << 7)
#define PIO_IFSCER_P8 (0x1u << 8)
#define PIO_IFSCER_P9 (0x1u << 9)
#define PIO_IFSCER_P10 (0x1u << 10)
#define PIO_IFSCER_P11 (0x1u << 11)
#define PIO_IFSCER_P12 (0x1u << 12)
#define PIO_IFSCER_P13 (0x1u << 13)
#define PIO_IFSCER_P14 (0x1u << 14)
#define PIO_IFSCER_P15 (0x1u << 15)
#define PIO_IFSCER_P16 (0x1u << 16)
#define PIO_IFSCER_P17 (0x1u << 17)
#define PIO_IFSCER_P18 (0x1u << 18)
#define PIO_IFSCER_P19 (0x1u << 19)
#define PIO_IFSCER_P20 (0x1u << 20)
#define PIO_IFSCER_P21 (0x1u << 21)
#define PIO_IFSCER_P22 (0x1u << 22)
#define PIO_IFSCER_P23 (0x1u << 23)
#define PIO_IFSCER_P24 (0x1u << 24)
#define PIO_IFSCER_P25 (0x1u << 25)
#define PIO_IFSCER_P26 (0x1u << 26)
#define PIO_IFSCER_P27 (0x1u << 27)
#define PIO_IFSCER_P28 (0x1u << 28)
#define PIO_IFSCER_P29 (0x1u << 29)
#define PIO_IFSCER_P30 (0x1u << 30)
#define PIO_IFSCER_P31 (0x1u << 31)

#define PIO_IFSCSR_P0 (0x1u << 0)
#define PIO_IFSCSR_P1 (0x1u << 1)
#define PIO_IFSCSR_P2 (0x1u << 2)
#define PIO_IFSCSR_P3 (0x1u << 3)
#define PIO_IFSCSR_P4 (0x1u << 4)
#define PIO_IFSCSR_P5 (0x1u << 5)
#define PIO_IFSCSR_P6 (0x1u << 6)
#define PIO_IFSCSR_P7 (0x1u << 7)
#define PIO_IFSCSR_P8 (0x1u << 8)
#define PIO_IFSCSR_P9 (0x1u << 9)
#define PIO_IFSCSR_P10 (0x1u << 10)
#define PIO_IFSCSR_P11 (0x1u << 11)
#define PIO_IFSCSR_P12 (0x1u << 12)
#define PIO_IFSCSR_P13 (0x1u << 13)
#define PIO_IFSCSR_P14 (0x1u << 14)
#define PIO_IFSCSR_P15 (0x1u << 15)
#define PIO_IFSCSR_P16 (0x1u << 16)
#define PIO_IFSCSR_P17 (0x1u << 17)
#define PIO_IFSCSR_P18 (0x1u << 18)
#define PIO_IFSCSR_P19 (0x1u << 19)
#define PIO_IFSCSR_P20 (0x1u << 20)
#define PIO_IFSCSR_P21 (0x1u << 21)
#define PIO_IFSCSR_P22 (0x1u << 22)
#define PIO_IFSCSR_P23 (0x1u << 23)
#define PIO_IFSCSR_P24 (0x1u << 24)
#define PIO_IFSCSR_P25 (0x1u << 25)
#define PIO_IFSCSR_P26 (0x1u << 26)
#define PIO_IFSCSR_P27 (0x1u << 27)
#define PIO_IFSCSR_P28 (0x1u << 28)
#define PIO_IFSCSR_P29 (0x1u << 29)
#define PIO_IFSCSR_P30 (0x1u << 30)
#define PIO_IFSCSR_P31 (0x1u << 31)

#define PIO_SCDR_DIV_Pos 0
#define PIO_SCDR_DIV_Msk (0x3fffu << PIO_SCDR_DIV_Pos)
#define PIO_SCDR_DIV(value) ((PIO_SCDR_DIV_Msk & ((value) << PIO_SCDR_DIV_Pos)))

#define PIO_PPDDR_P0 (0x1u << 0)
#define PIO_PPDDR_P1 (0x1u << 1)
#define PIO_PPDDR_P2 (0x1u << 2)
#define PIO_PPDDR_P3 (0x1u << 3)
#define PIO_PPDDR_P4 (0x1u << 4)
#define PIO_PPDDR_P5 (0x1u << 5)
#define PIO_PPDDR_P6 (0x1u << 6)
#define PIO_PPDDR_P7 (0x1u << 7)
#define PIO_PPDDR_P8 (0x1u << 8)
#define PIO_PPDDR_P9 (0x1u << 9)
#define PIO_PPDDR_P10 (0x1u << 10)
#define PIO_PPDDR_P11 (0x1u << 11)
#define PIO_PPDDR_P12 (0x1u << 12)
#define PIO_PPDDR_P13 (0x1u << 13)
#define PIO_PPDDR_P14 (0x1u << 14)
#define PIO_PPDDR_P15 (0x1u << 15)
#define PIO_PPDDR_P16 (0x1u << 16)
#define PIO_PPDDR_P17 (0x1u << 17)
#define PIO_PPDDR_P18 (0x1u << 18)
#define PIO_PPDDR_P19 (0x1u << 19)
#define PIO_PPDDR_P20 (0x1u << 20)
#define PIO_PPDDR_P21 (0x1u << 21)
#define PIO_PPDDR_P22 (0x1u << 22)
#define PIO_PPDDR_P23 (0x1u << 23)
#define PIO_PPDDR_P24 (0x1u << 24)
#define PIO_PPDDR_P25 (0x1u << 25)
#define PIO_PPDDR_P26 (0x1u << 26)
#define PIO_PPDDR_P27 (0x1u << 27)
#define PIO_PPDDR_P28 (0x1u << 28)
#define PIO_PPDDR_P29 (0x1u << 29)
#define PIO_PPDDR_P30 (0x1u << 30)
#define PIO_PPDDR_P31 (0x1u << 31)

#define PIO_PPDER_P0 (0x1u << 0)
#define PIO_PPDER_P1 (0x1u << 1)
#define PIO_PPDER_P2 (0x1u << 2)
#define PIO_PPDER_P3 (0x1u << 3)
#define PIO_PPDER_P4 (0x1u << 4)
#define PIO_PPDER_P5 (0x1u << 5)
#define PIO_PPDER_P6 (0x1u << 6)
#define PIO_PPDER_P7 (0x1u << 7)
#define PIO_PPDER_P8 (0x1u << 8)
#define PIO_PPDER_P9 (0x1u << 9)
#define PIO_PPDER_P10 (0x1u << 10)
#define PIO_PPDER_P11 (0x1u << 11)
#define PIO_PPDER_P12 (0x1u << 12)
#define PIO_PPDER_P13 (0x1u << 13)
#define PIO_PPDER_P14 (0x1u << 14)
#define PIO_PPDER_P15 (0x1u << 15)
#define PIO_PPDER_P16 (0x1u << 16)
#define PIO_PPDER_P17 (0x1u << 17)
#define PIO_PPDER_P18 (0x1u << 18)
#define PIO_PPDER_P19 (0x1u << 19)
#define PIO_PPDER_P20 (0x1u << 20)
#define PIO_PPDER_P21 (0x1u << 21)
#define PIO_PPDER_P22 (0x1u << 22)
#define PIO_PPDER_P23 (0x1u << 23)
#define PIO_PPDER_P24 (0x1u << 24)
#define PIO_PPDER_P25 (0x1u << 25)
#define PIO_PPDER_P26 (0x1u << 26)
#define PIO_PPDER_P27 (0x1u << 27)
#define PIO_PPDER_P28 (0x1u << 28)
#define PIO_PPDER_P29 (0x1u << 29)
#define PIO_PPDER_P30 (0x1u << 30)
#define PIO_PPDER_P31 (0x1u << 31)

#define PIO_PPDSR_P0 (0x1u << 0)
#define PIO_PPDSR_P1 (0x1u << 1)
#define PIO_PPDSR_P2 (0x1u << 2)
#define PIO_PPDSR_P3 (0x1u << 3)
#define PIO_PPDSR_P4 (0x1u << 4)
#define PIO_PPDSR_P5 (0x1u << 5)
#define PIO_PPDSR_P6 (0x1u << 6)
#define PIO_PPDSR_P7 (0x1u << 7)
#define PIO_PPDSR_P8 (0x1u << 8)
#define PIO_PPDSR_P9 (0x1u << 9)
#define PIO_PPDSR_P10 (0x1u << 10)
#define PIO_PPDSR_P11 (0x1u << 11)
#define PIO_PPDSR_P12 (0x1u << 12)
#define PIO_PPDSR_P13 (0x1u << 13)
#define PIO_PPDSR_P14 (0x1u << 14)
#define PIO_PPDSR_P15 (0x1u << 15)
#define PIO_PPDSR_P16 (0x1u << 16)
#define PIO_PPDSR_P17 (0x1u << 17)
#define PIO_PPDSR_P18 (0x1u << 18)
#define PIO_PPDSR_P19 (0x1u << 19)
#define PIO_PPDSR_P20 (0x1u << 20)
#define PIO_PPDSR_P21 (0x1u << 21)
#define PIO_PPDSR_P22 (0x1u << 22)
#define PIO_PPDSR_P23 (0x1u << 23)
#define PIO_PPDSR_P24 (0x1u << 24)
#define PIO_PPDSR_P25 (0x1u << 25)
#define PIO_PPDSR_P26 (0x1u << 26)
#define PIO_PPDSR_P27 (0x1u << 27)
#define PIO_PPDSR_P28 (0x1u << 28)
#define PIO_PPDSR_P29 (0x1u << 29)
#define PIO_PPDSR_P30 (0x1u << 30)
#define PIO_PPDSR_P31 (0x1u << 31)

#define PIO_OWER_P0 (0x1u << 0)
#define PIO_OWER_P1 (0x1u << 1)
#define PIO_OWER_P2 (0x1u << 2)
#define PIO_OWER_P3 (0x1u << 3)
#define PIO_OWER_P4 (0x1u << 4)
#define PIO_OWER_P5 (0x1u << 5)
#define PIO_OWER_P6 (0x1u << 6)
#define PIO_OWER_P7 (0x1u << 7)
#define PIO_OWER_P8 (0x1u << 8)
#define PIO_OWER_P9 (0x1u << 9)
#define PIO_OWER_P10 (0x1u << 10)
#define PIO_OWER_P11 (0x1u << 11)
#define PIO_OWER_P12 (0x1u << 12)
#define PIO_OWER_P13 (0x1u << 13)
#define PIO_OWER_P14 (0x1u << 14)
#define PIO_OWER_P15 (0x1u << 15)
#define PIO_OWER_P16 (0x1u << 16)
#define PIO_OWER_P17 (0x1u << 17)
#define PIO_OWER_P18 (0x1u << 18)
#define PIO_OWER_P19 (0x1u << 19)
#define PIO_OWER_P20 (0x1u << 20)
#define PIO_OWER_P21 (0x1u << 21)
#define PIO_OWER_P22 (0x1u << 22)
#define PIO_OWER_P23 (0x1u << 23)
#define PIO_OWER_P24 (0x1u << 24)
#define PIO_OWER_P25 (0x1u << 25)
#define PIO_OWER_P26 (0x1u << 26)
#define PIO_OWER_P27 (0x1u << 27)
#define PIO_OWER_P28 (0x1u << 28)
#define PIO_OWER_P29 (0x1u << 29)
#define PIO_OWER_P30 (0x1u << 30)
#define PIO_OWER_P31 (0x1u << 31)

#define PIO_OWDR_P0 (0x1u << 0)
#define PIO_OWDR_P1 (0x1u << 1)
#define PIO_OWDR_P2 (0x1u << 2)
#define PIO_OWDR_P3 (0x1u << 3)
#define PIO_OWDR_P4 (0x1u << 4)
#define PIO_OWDR_P5 (0x1u << 5)
#define PIO_OWDR_P6 (0x1u << 6)
#define PIO_OWDR_P7 (0x1u << 7)
#define PIO_OWDR_P8 (0x1u << 8)
#define PIO_OWDR_P9 (0x1u << 9)
#define PIO_OWDR_P10 (0x1u << 10)
#define PIO_OWDR_P11 (0x1u << 11)
#define PIO_OWDR_P12 (0x1u << 12)
#define PIO_OWDR_P13 (0x1u << 13)
#define PIO_OWDR_P14 (0x1u << 14)
#define PIO_OWDR_P15 (0x1u << 15)
#define PIO_OWDR_P16 (0x1u << 16)
#define PIO_OWDR_P17 (0x1u << 17)
#define PIO_OWDR_P18 (0x1u << 18)
#define PIO_OWDR_P19 (0x1u << 19)
#define PIO_OWDR_P20 (0x1u << 20)
#define PIO_OWDR_P21 (0x1u << 21)
#define PIO_OWDR_P22 (0x1u << 22)
#define PIO_OWDR_P23 (0x1u << 23)
#define PIO_OWDR_P24 (0x1u << 24)
#define PIO_OWDR_P25 (0x1u << 25)
#define PIO_OWDR_P26 (0x1u << 26)
#define PIO_OWDR_P27 (0x1u << 27)
#define PIO_OWDR_P28 (0x1u << 28)
#define PIO_OWDR_P29 (0x1u << 29)
#define PIO_OWDR_P30 (0x1u << 30)
#define PIO_OWDR_P31 (0x1u << 31)

#define PIO_OWSR_P0 (0x1u << 0)
#define PIO_OWSR_P1 (0x1u << 1)
#define PIO_OWSR_P2 (0x1u << 2)
#define PIO_OWSR_P3 (0x1u << 3)
#define PIO_OWSR_P4 (0x1u << 4)
#define PIO_OWSR_P5 (0x1u << 5)
#define PIO_OWSR_P6 (0x1u << 6)
#define PIO_OWSR_P7 (0x1u << 7)
#define PIO_OWSR_P8 (0x1u << 8)
#define PIO_OWSR_P9 (0x1u << 9)
#define PIO_OWSR_P10 (0x1u << 10)
#define PIO_OWSR_P11 (0x1u << 11)
#define PIO_OWSR_P12 (0x1u << 12)
#define PIO_OWSR_P13 (0x1u << 13)
#define PIO_OWSR_P14 (0x1u << 14)
#define PIO_OWSR_P15 (0x1u << 15)
#define PIO_OWSR_P16 (0x1u << 16)
#define PIO_OWSR_P17 (0x1u << 17)
#define PIO_OWSR_P18 (0x1u << 18)
#define PIO_OWSR_P19 (0x1u << 19)
#define PIO_OWSR_P20 (0x1u << 20)
#define PIO_OWSR_P21 (0x1u << 21)
#define PIO_OWSR_P22 (0x1u << 22)
#define PIO_OWSR_P23 (0x1u << 23)
#define PIO_OWSR_P24 (0x1u << 24)
#define PIO_OWSR_P25 (0x1u << 25)
#define PIO_OWSR_P26 (0x1u << 26)
#define PIO_OWSR_P27 (0x1u << 27)
#define PIO_OWSR_P28 (0x1u << 28)
#define PIO_OWSR_P29 (0x1u << 29)
#define PIO_OWSR_P30 (0x1u << 30)
#define PIO_OWSR_P31 (0x1u << 31)

#define PIO_AIMER_P0 (0x1u << 0)
#define PIO_AIMER_P1 (0x1u << 1)
#define PIO_AIMER_P2 (0x1u << 2)
#define PIO_AIMER_P3 (0x1u << 3)
#define PIO_AIMER_P4 (0x1u << 4)
#define PIO_AIMER_P5 (0x1u << 5)
#define PIO_AIMER_P6 (0x1u << 6)
#define PIO_AIMER_P7 (0x1u << 7)
#define PIO_AIMER_P8 (0x1u << 8)
#define PIO_AIMER_P9 (0x1u << 9)
#define PIO_AIMER_P10 (0x1u << 10)
#define PIO_AIMER_P11 (0x1u << 11)
#define PIO_AIMER_P12 (0x1u << 12)
#define PIO_AIMER_P13 (0x1u << 13)
#define PIO_AIMER_P14 (0x1u << 14)
#define PIO_AIMER_P15 (0x1u << 15)
#define PIO_AIMER_P16 (0x1u << 16)
#define PIO_AIMER_P17 (0x1u << 17)
#define PIO_AIMER_P18 (0x1u << 18)
#define PIO_AIMER_P19 (0x1u << 19)
#define PIO_AIMER_P20 (0x1u << 20)
#define PIO_AIMER_P21 (0x1u << 21)
#define PIO_AIMER_P22 (0x1u << 22)
#define PIO_AIMER_P23 (0x1u << 23)
#define PIO_AIMER_P24 (0x1u << 24)
#define PIO_AIMER_P25 (0x1u << 25)
#define PIO_AIMER_P26 (0x1u << 26)
#define PIO_AIMER_P27 (0x1u << 27)
#define PIO_AIMER_P28 (0x1u << 28)
#define PIO_AIMER_P29 (0x1u << 29)
#define PIO_AIMER_P30 (0x1u << 30)
#define PIO_AIMER_P31 (0x1u << 31)

#define PIO_AIMDR_P0 (0x1u << 0)
#define PIO_AIMDR_P1 (0x1u << 1)
#define PIO_AIMDR_P2 (0x1u << 2)
#define PIO_AIMDR_P3 (0x1u << 3)
#define PIO_AIMDR_P4 (0x1u << 4)
#define PIO_AIMDR_P5 (0x1u << 5)
#define PIO_AIMDR_P6 (0x1u << 6)
#define PIO_AIMDR_P7 (0x1u << 7)
#define PIO_AIMDR_P8 (0x1u << 8)
#define PIO_AIMDR_P9 (0x1u << 9)
#define PIO_AIMDR_P10 (0x1u << 10)
#define PIO_AIMDR_P11 (0x1u << 11)
#define PIO_AIMDR_P12 (0x1u << 12)
#define PIO_AIMDR_P13 (0x1u << 13)
#define PIO_AIMDR_P14 (0x1u << 14)
#define PIO_AIMDR_P15 (0x1u << 15)
#define PIO_AIMDR_P16 (0x1u << 16)
#define PIO_AIMDR_P17 (0x1u << 17)
#define PIO_AIMDR_P18 (0x1u << 18)
#define PIO_AIMDR_P19 (0x1u << 19)
#define PIO_AIMDR_P20 (0x1u << 20)
#define PIO_AIMDR_P21 (0x1u << 21)
#define PIO_AIMDR_P22 (0x1u << 22)
#define PIO_AIMDR_P23 (0x1u << 23)
#define PIO_AIMDR_P24 (0x1u << 24)
#define PIO_AIMDR_P25 (0x1u << 25)
#define PIO_AIMDR_P26 (0x1u << 26)
#define PIO_AIMDR_P27 (0x1u << 27)
#define PIO_AIMDR_P28 (0x1u << 28)
#define PIO_AIMDR_P29 (0x1u << 29)
#define PIO_AIMDR_P30 (0x1u << 30)
#define PIO_AIMDR_P31 (0x1u << 31)

#define PIO_AIMMR_P0 (0x1u << 0)
#define PIO_AIMMR_P1 (0x1u << 1)
#define PIO_AIMMR_P2 (0x1u << 2)
#define PIO_AIMMR_P3 (0x1u << 3)
#define PIO_AIMMR_P4 (0x1u << 4)
#define PIO_AIMMR_P5 (0x1u << 5)
#define PIO_AIMMR_P6 (0x1u << 6)
#define PIO_AIMMR_P7 (0x1u << 7)
#define PIO_AIMMR_P8 (0x1u << 8)
#define PIO_AIMMR_P9 (0x1u << 9)
#define PIO_AIMMR_P10 (0x1u << 10)
#define PIO_AIMMR_P11 (0x1u << 11)
#define PIO_AIMMR_P12 (0x1u << 12)
#define PIO_AIMMR_P13 (0x1u << 13)
#define PIO_AIMMR_P14 (0x1u << 14)
#define PIO_AIMMR_P15 (0x1u << 15)
#define PIO_AIMMR_P16 (0x1u << 16)
#define PIO_AIMMR_P17 (0x1u << 17)
#define PIO_AIMMR_P18 (0x1u << 18)
#define PIO_AIMMR_P19 (0x1u << 19)
#define PIO_AIMMR_P20 (0x1u << 20)
#define PIO_AIMMR_P21 (0x1u << 21)
#define PIO_AIMMR_P22 (0x1u << 22)
#define PIO_AIMMR_P23 (0x1u << 23)
#define PIO_AIMMR_P24 (0x1u << 24)
#define PIO_AIMMR_P25 (0x1u << 25)
#define PIO_AIMMR_P26 (0x1u << 26)
#define PIO_AIMMR_P27 (0x1u << 27)
#define PIO_AIMMR_P28 (0x1u << 28)
#define PIO_AIMMR_P29 (0x1u << 29)
#define PIO_AIMMR_P30 (0x1u << 30)
#define PIO_AIMMR_P31 (0x1u << 31)

#define PIO_ESR_P0 (0x1u << 0)
#define PIO_ESR_P1 (0x1u << 1)
#define PIO_ESR_P2 (0x1u << 2)
#define PIO_ESR_P3 (0x1u << 3)
#define PIO_ESR_P4 (0x1u << 4)
#define PIO_ESR_P5 (0x1u << 5)
#define PIO_ESR_P6 (0x1u << 6)
#define PIO_ESR_P7 (0x1u << 7)
#define PIO_ESR_P8 (0x1u << 8)
#define PIO_ESR_P9 (0x1u << 9)
#define PIO_ESR_P10 (0x1u << 10)
#define PIO_ESR_P11 (0x1u << 11)
#define PIO_ESR_P12 (0x1u << 12)
#define PIO_ESR_P13 (0x1u << 13)
#define PIO_ESR_P14 (0x1u << 14)
#define PIO_ESR_P15 (0x1u << 15)
#define PIO_ESR_P16 (0x1u << 16)
#define PIO_ESR_P17 (0x1u << 17)
#define PIO_ESR_P18 (0x1u << 18)
#define PIO_ESR_P19 (0x1u << 19)
#define PIO_ESR_P20 (0x1u << 20)
#define PIO_ESR_P21 (0x1u << 21)
#define PIO_ESR_P22 (0x1u << 22)
#define PIO_ESR_P23 (0x1u << 23)
#define PIO_ESR_P24 (0x1u << 24)
#define PIO_ESR_P25 (0x1u << 25)
#define PIO_ESR_P26 (0x1u << 26)
#define PIO_ESR_P27 (0x1u << 27)
#define PIO_ESR_P28 (0x1u << 28)
#define PIO_ESR_P29 (0x1u << 29)
#define PIO_ESR_P30 (0x1u << 30)
#define PIO_ESR_P31 (0x1u << 31)

#define PIO_LSR_P0 (0x1u << 0)
#define PIO_LSR_P1 (0x1u << 1)
#define PIO_LSR_P2 (0x1u << 2)
#define PIO_LSR_P3 (0x1u << 3)
#define PIO_LSR_P4 (0x1u << 4)
#define PIO_LSR_P5 (0x1u << 5)
#define PIO_LSR_P6 (0x1u << 6)
#define PIO_LSR_P7 (0x1u << 7)
#define PIO_LSR_P8 (0x1u << 8)
#define PIO_LSR_P9 (0x1u << 9)
#define PIO_LSR_P10 (0x1u << 10)
#define PIO_LSR_P11 (0x1u << 11)
#define PIO_LSR_P12 (0x1u << 12)
#define PIO_LSR_P13 (0x1u << 13)
#define PIO_LSR_P14 (0x1u << 14)
#define PIO_LSR_P15 (0x1u << 15)
#define PIO_LSR_P16 (0x1u << 16)
#define PIO_LSR_P17 (0x1u << 17)
#define PIO_LSR_P18 (0x1u << 18)
#define PIO_LSR_P19 (0x1u << 19)
#define PIO_LSR_P20 (0x1u << 20)
#define PIO_LSR_P21 (0x1u << 21)
#define PIO_LSR_P22 (0x1u << 22)
#define PIO_LSR_P23 (0x1u << 23)
#define PIO_LSR_P24 (0x1u << 24)
#define PIO_LSR_P25 (0x1u << 25)
#define PIO_LSR_P26 (0x1u << 26)
#define PIO_LSR_P27 (0x1u << 27)
#define PIO_LSR_P28 (0x1u << 28)
#define PIO_LSR_P29 (0x1u << 29)
#define PIO_LSR_P30 (0x1u << 30)
#define PIO_LSR_P31 (0x1u << 31)

#define PIO_ELSR_P0 (0x1u << 0)
#define PIO_ELSR_P1 (0x1u << 1)
#define PIO_ELSR_P2 (0x1u << 2)
#define PIO_ELSR_P3 (0x1u << 3)
#define PIO_ELSR_P4 (0x1u << 4)
#define PIO_ELSR_P5 (0x1u << 5)
#define PIO_ELSR_P6 (0x1u << 6)
#define PIO_ELSR_P7 (0x1u << 7)
#define PIO_ELSR_P8 (0x1u << 8)
#define PIO_ELSR_P9 (0x1u << 9)
#define PIO_ELSR_P10 (0x1u << 10)
#define PIO_ELSR_P11 (0x1u << 11)
#define PIO_ELSR_P12 (0x1u << 12)
#define PIO_ELSR_P13 (0x1u << 13)
#define PIO_ELSR_P14 (0x1u << 14)
#define PIO_ELSR_P15 (0x1u << 15)
#define PIO_ELSR_P16 (0x1u << 16)
#define PIO_ELSR_P17 (0x1u << 17)
#define PIO_ELSR_P18 (0x1u << 18)
#define PIO_ELSR_P19 (0x1u << 19)
#define PIO_ELSR_P20 (0x1u << 20)
#define PIO_ELSR_P21 (0x1u << 21)
#define PIO_ELSR_P22 (0x1u << 22)
#define PIO_ELSR_P23 (0x1u << 23)
#define PIO_ELSR_P24 (0x1u << 24)
#define PIO_ELSR_P25 (0x1u << 25)
#define PIO_ELSR_P26 (0x1u << 26)
#define PIO_ELSR_P27 (0x1u << 27)
#define PIO_ELSR_P28 (0x1u << 28)
#define PIO_ELSR_P29 (0x1u << 29)
#define PIO_ELSR_P30 (0x1u << 30)
#define PIO_ELSR_P31 (0x1u << 31)

#define PIO_FELLSR_P0 (0x1u << 0)
#define PIO_FELLSR_P1 (0x1u << 1)
#define PIO_FELLSR_P2 (0x1u << 2)
#define PIO_FELLSR_P3 (0x1u << 3)
#define PIO_FELLSR_P4 (0x1u << 4)
#define PIO_FELLSR_P5 (0x1u << 5)
#define PIO_FELLSR_P6 (0x1u << 6)
#define PIO_FELLSR_P7 (0x1u << 7)
#define PIO_FELLSR_P8 (0x1u << 8)
#define PIO_FELLSR_P9 (0x1u << 9)
#define PIO_FELLSR_P10 (0x1u << 10)
#define PIO_FELLSR_P11 (0x1u << 11)
#define PIO_FELLSR_P12 (0x1u << 12)
#define PIO_FELLSR_P13 (0x1u << 13)
#define PIO_FELLSR_P14 (0x1u << 14)
#define PIO_FELLSR_P15 (0x1u << 15)
#define PIO_FELLSR_P16 (0x1u << 16)
#define PIO_FELLSR_P17 (0x1u << 17)
#define PIO_FELLSR_P18 (0x1u << 18)
#define PIO_FELLSR_P19 (0x1u << 19)
#define PIO_FELLSR_P20 (0x1u << 20)
#define PIO_FELLSR_P21 (0x1u << 21)
#define PIO_FELLSR_P22 (0x1u << 22)
#define PIO_FELLSR_P23 (0x1u << 23)
#define PIO_FELLSR_P24 (0x1u << 24)
#define PIO_FELLSR_P25 (0x1u << 25)
#define PIO_FELLSR_P26 (0x1u << 26)
#define PIO_FELLSR_P27 (0x1u << 27)
#define PIO_FELLSR_P28 (0x1u << 28)
#define PIO_FELLSR_P29 (0x1u << 29)
#define PIO_FELLSR_P30 (0x1u << 30)
#define PIO_FELLSR_P31 (0x1u << 31)

#define PIO_REHLSR_P0 (0x1u << 0)
#define PIO_REHLSR_P1 (0x1u << 1)
#define PIO_REHLSR_P2 (0x1u << 2)
#define PIO_REHLSR_P3 (0x1u << 3)
#define PIO_REHLSR_P4 (0x1u << 4)
#define PIO_REHLSR_P5 (0x1u << 5)
#define PIO_REHLSR_P6 (0x1u << 6)
#define PIO_REHLSR_P7 (0x1u << 7)
#define PIO_REHLSR_P8 (0x1u << 8)
#define PIO_REHLSR_P9 (0x1u << 9)
#define PIO_REHLSR_P10 (0x1u << 10)
#define PIO_REHLSR_P11 (0x1u << 11)
#define PIO_REHLSR_P12 (0x1u << 12)
#define PIO_REHLSR_P13 (0x1u << 13)
#define PIO_REHLSR_P14 (0x1u << 14)
#define PIO_REHLSR_P15 (0x1u << 15)
#define PIO_REHLSR_P16 (0x1u << 16)
#define PIO_REHLSR_P17 (0x1u << 17)
#define PIO_REHLSR_P18 (0x1u << 18)
#define PIO_REHLSR_P19 (0x1u << 19)
#define PIO_REHLSR_P20 (0x1u << 20)
#define PIO_REHLSR_P21 (0x1u << 21)
#define PIO_REHLSR_P22 (0x1u << 22)
#define PIO_REHLSR_P23 (0x1u << 23)
#define PIO_REHLSR_P24 (0x1u << 24)
#define PIO_REHLSR_P25 (0x1u << 25)
#define PIO_REHLSR_P26 (0x1u << 26)
#define PIO_REHLSR_P27 (0x1u << 27)
#define PIO_REHLSR_P28 (0x1u << 28)
#define PIO_REHLSR_P29 (0x1u << 29)
#define PIO_REHLSR_P30 (0x1u << 30)
#define PIO_REHLSR_P31 (0x1u << 31)

#define PIO_FRLHSR_P0 (0x1u << 0)
#define PIO_FRLHSR_P1 (0x1u << 1)
#define PIO_FRLHSR_P2 (0x1u << 2)
#define PIO_FRLHSR_P3 (0x1u << 3)
#define PIO_FRLHSR_P4 (0x1u << 4)
#define PIO_FRLHSR_P5 (0x1u << 5)
#define PIO_FRLHSR_P6 (0x1u << 6)
#define PIO_FRLHSR_P7 (0x1u << 7)
#define PIO_FRLHSR_P8 (0x1u << 8)
#define PIO_FRLHSR_P9 (0x1u << 9)
#define PIO_FRLHSR_P10 (0x1u << 10)
#define PIO_FRLHSR_P11 (0x1u << 11)
#define PIO_FRLHSR_P12 (0x1u << 12)
#define PIO_FRLHSR_P13 (0x1u << 13)
#define PIO_FRLHSR_P14 (0x1u << 14)
#define PIO_FRLHSR_P15 (0x1u << 15)
#define PIO_FRLHSR_P16 (0x1u << 16)
#define PIO_FRLHSR_P17 (0x1u << 17)
#define PIO_FRLHSR_P18 (0x1u << 18)
#define PIO_FRLHSR_P19 (0x1u << 19)
#define PIO_FRLHSR_P20 (0x1u << 20)
#define PIO_FRLHSR_P21 (0x1u << 21)
#define PIO_FRLHSR_P22 (0x1u << 22)
#define PIO_FRLHSR_P23 (0x1u << 23)
#define PIO_FRLHSR_P24 (0x1u << 24)
#define PIO_FRLHSR_P25 (0x1u << 25)
#define PIO_FRLHSR_P26 (0x1u << 26)
#define PIO_FRLHSR_P27 (0x1u << 27)
#define PIO_FRLHSR_P28 (0x1u << 28)
#define PIO_FRLHSR_P29 (0x1u << 29)
#define PIO_FRLHSR_P30 (0x1u << 30)
#define PIO_FRLHSR_P31 (0x1u << 31)

#define PIO_LOCKSR_P0 (0x1u << 0)
#define PIO_LOCKSR_P1 (0x1u << 1)
#define PIO_LOCKSR_P2 (0x1u << 2)
#define PIO_LOCKSR_P3 (0x1u << 3)
#define PIO_LOCKSR_P4 (0x1u << 4)
#define PIO_LOCKSR_P5 (0x1u << 5)
#define PIO_LOCKSR_P6 (0x1u << 6)
#define PIO_LOCKSR_P7 (0x1u << 7)
#define PIO_LOCKSR_P8 (0x1u << 8)
#define PIO_LOCKSR_P9 (0x1u << 9)
#define PIO_LOCKSR_P10 (0x1u << 10)
#define PIO_LOCKSR_P11 (0x1u << 11)
#define PIO_LOCKSR_P12 (0x1u << 12)
#define PIO_LOCKSR_P13 (0x1u << 13)
#define PIO_LOCKSR_P14 (0x1u << 14)
#define PIO_LOCKSR_P15 (0x1u << 15)
#define PIO_LOCKSR_P16 (0x1u << 16)
#define PIO_LOCKSR_P17 (0x1u << 17)
#define PIO_LOCKSR_P18 (0x1u << 18)
#define PIO_LOCKSR_P19 (0x1u << 19)
#define PIO_LOCKSR_P20 (0x1u << 20)
#define PIO_LOCKSR_P21 (0x1u << 21)
#define PIO_LOCKSR_P22 (0x1u << 22)
#define PIO_LOCKSR_P23 (0x1u << 23)
#define PIO_LOCKSR_P24 (0x1u << 24)
#define PIO_LOCKSR_P25 (0x1u << 25)
#define PIO_LOCKSR_P26 (0x1u << 26)
#define PIO_LOCKSR_P27 (0x1u << 27)
#define PIO_LOCKSR_P28 (0x1u << 28)
#define PIO_LOCKSR_P29 (0x1u << 29)
#define PIO_LOCKSR_P30 (0x1u << 30)
#define PIO_LOCKSR_P31 (0x1u << 31)

#define PIO_WPMR_WPEN (0x1u << 0)
#define PIO_WPMR_WPKEY_Pos 8
#define PIO_WPMR_WPKEY_Msk (0xffffffu << PIO_WPMR_WPKEY_Pos)
#define PIO_WPMR_WPKEY(value) ((PIO_WPMR_WPKEY_Msk & ((value) << PIO_WPMR_WPKEY_Pos)))
#define PIO_WPMR_WPKEY_PASSWD (0x50494Fu << 8)

#define PIO_WPSR_WPVS (0x1u << 0)
#define PIO_WPSR_WPVSRC_Pos 8
#define PIO_WPSR_WPVSRC_Msk (0xffffu << PIO_WPSR_WPVSRC_Pos)

#define PIO_SCHMITT_SCHMITT0 (0x1u << 0)
#define PIO_SCHMITT_SCHMITT1 (0x1u << 1)
#define PIO_SCHMITT_SCHMITT2 (0x1u << 2)
#define PIO_SCHMITT_SCHMITT3 (0x1u << 3)
#define PIO_SCHMITT_SCHMITT4 (0x1u << 4)
#define PIO_SCHMITT_SCHMITT5 (0x1u << 5)
#define PIO_SCHMITT_SCHMITT6 (0x1u << 6)
#define PIO_SCHMITT_SCHMITT7 (0x1u << 7)
#define PIO_SCHMITT_SCHMITT8 (0x1u << 8)
#define PIO_SCHMITT_SCHMITT9 (0x1u << 9)
#define PIO_SCHMITT_SCHMITT10 (0x1u << 10)
#define PIO_SCHMITT_SCHMITT11 (0x1u << 11)
#define PIO_SCHMITT_SCHMITT12 (0x1u << 12)
#define PIO_SCHMITT_SCHMITT13 (0x1u << 13)
#define PIO_SCHMITT_SCHMITT14 (0x1u << 14)
#define PIO_SCHMITT_SCHMITT15 (0x1u << 15)
#define PIO_SCHMITT_SCHMITT16 (0x1u << 16)
#define PIO_SCHMITT_SCHMITT17 (0x1u << 17)
#define PIO_SCHMITT_SCHMITT18 (0x1u << 18)
#define PIO_SCHMITT_SCHMITT19 (0x1u << 19)
#define PIO_SCHMITT_SCHMITT20 (0x1u << 20)
#define PIO_SCHMITT_SCHMITT21 (0x1u << 21)
#define PIO_SCHMITT_SCHMITT22 (0x1u << 22)
#define PIO_SCHMITT_SCHMITT23 (0x1u << 23)
#define PIO_SCHMITT_SCHMITT24 (0x1u << 24)
#define PIO_SCHMITT_SCHMITT25 (0x1u << 25)
#define PIO_SCHMITT_SCHMITT26 (0x1u << 26)
#define PIO_SCHMITT_SCHMITT27 (0x1u << 27)
#define PIO_SCHMITT_SCHMITT28 (0x1u << 28)
#define PIO_SCHMITT_SCHMITT29 (0x1u << 29)
#define PIO_SCHMITT_SCHMITT30 (0x1u << 30)
#define PIO_SCHMITT_SCHMITT31 (0x1u << 31)

#define PIO_DRIVER_LINE0 (0x1u << 0)
#define PIO_DRIVER_LINE0_LOW_DRIVE (0x0u << 0)
#define PIO_DRIVER_LINE0_HIGH_DRIVE (0x1u << 0)
#define PIO_DRIVER_LINE1 (0x1u << 1)
#define PIO_DRIVER_LINE1_LOW_DRIVE (0x0u << 1)
#define PIO_DRIVER_LINE1_HIGH_DRIVE (0x1u << 1)
#define PIO_DRIVER_LINE2 (0x1u << 2)
#define PIO_DRIVER_LINE2_LOW_DRIVE (0x0u << 2)
#define PIO_DRIVER_LINE2_HIGH_DRIVE (0x1u << 2)
#define PIO_DRIVER_LINE3 (0x1u << 3)
#define PIO_DRIVER_LINE3_LOW_DRIVE (0x0u << 3)
#define PIO_DRIVER_LINE3_HIGH_DRIVE (0x1u << 3)
#define PIO_DRIVER_LINE4 (0x1u << 4)
#define PIO_DRIVER_LINE4_LOW_DRIVE (0x0u << 4)
#define PIO_DRIVER_LINE4_HIGH_DRIVE (0x1u << 4)
#define PIO_DRIVER_LINE5 (0x1u << 5)
#define PIO_DRIVER_LINE5_LOW_DRIVE (0x0u << 5)
#define PIO_DRIVER_LINE5_HIGH_DRIVE (0x1u << 5)
#define PIO_DRIVER_LINE6 (0x1u << 6)
#define PIO_DRIVER_LINE6_LOW_DRIVE (0x0u << 6)
#define PIO_DRIVER_LINE6_HIGH_DRIVE (0x1u << 6)
#define PIO_DRIVER_LINE7 (0x1u << 7)
#define PIO_DRIVER_LINE7_LOW_DRIVE (0x0u << 7)
#define PIO_DRIVER_LINE7_HIGH_DRIVE (0x1u << 7)
#define PIO_DRIVER_LINE8 (0x1u << 8)
#define PIO_DRIVER_LINE8_LOW_DRIVE (0x0u << 8)
#define PIO_DRIVER_LINE8_HIGH_DRIVE (0x1u << 8)
#define PIO_DRIVER_LINE9 (0x1u << 9)
#define PIO_DRIVER_LINE9_LOW_DRIVE (0x0u << 9)
#define PIO_DRIVER_LINE9_HIGH_DRIVE (0x1u << 9)
#define PIO_DRIVER_LINE10 (0x1u << 10)
#define PIO_DRIVER_LINE10_LOW_DRIVE (0x0u << 10)
#define PIO_DRIVER_LINE10_HIGH_DRIVE (0x1u << 10)
#define PIO_DRIVER_LINE11 (0x1u << 11)
#define PIO_DRIVER_LINE11_LOW_DRIVE (0x0u << 11)
#define PIO_DRIVER_LINE11_HIGH_DRIVE (0x1u << 11)
#define PIO_DRIVER_LINE12 (0x1u << 12)
#define PIO_DRIVER_LINE12_LOW_DRIVE (0x0u << 12)
#define PIO_DRIVER_LINE12_HIGH_DRIVE (0x1u << 12)
#define PIO_DRIVER_LINE13 (0x1u << 13)
#define PIO_DRIVER_LINE13_LOW_DRIVE (0x0u << 13)
#define PIO_DRIVER_LINE13_HIGH_DRIVE (0x1u << 13)
#define PIO_DRIVER_LINE14 (0x1u << 14)
#define PIO_DRIVER_LINE14_LOW_DRIVE (0x0u << 14)
#define PIO_DRIVER_LINE14_HIGH_DRIVE (0x1u << 14)
#define PIO_DRIVER_LINE15 (0x1u << 15)
#define PIO_DRIVER_LINE15_LOW_DRIVE (0x0u << 15)
#define PIO_DRIVER_LINE15_HIGH_DRIVE (0x1u << 15)
#define PIO_DRIVER_LINE16 (0x1u << 16)
#define PIO_DRIVER_LINE16_LOW_DRIVE (0x0u << 16)
#define PIO_DRIVER_LINE16_HIGH_DRIVE (0x1u << 16)
#define PIO_DRIVER_LINE17 (0x1u << 17)
#define PIO_DRIVER_LINE17_LOW_DRIVE (0x0u << 17)
#define PIO_DRIVER_LINE17_HIGH_DRIVE (0x1u << 17)
#define PIO_DRIVER_LINE18 (0x1u << 18)
#define PIO_DRIVER_LINE18_LOW_DRIVE (0x0u << 18)
#define PIO_DRIVER_LINE18_HIGH_DRIVE (0x1u << 18)
#define PIO_DRIVER_LINE19 (0x1u << 19)
#define PIO_DRIVER_LINE19_LOW_DRIVE (0x0u << 19)
#define PIO_DRIVER_LINE19_HIGH_DRIVE (0x1u << 19)
#define PIO_DRIVER_LINE20 (0x1u << 20)
#define PIO_DRIVER_LINE20_LOW_DRIVE (0x0u << 20)
#define PIO_DRIVER_LINE20_HIGH_DRIVE (0x1u << 20)
#define PIO_DRIVER_LINE21 (0x1u << 21)
#define PIO_DRIVER_LINE21_LOW_DRIVE (0x0u << 21)
#define PIO_DRIVER_LINE21_HIGH_DRIVE (0x1u << 21)
#define PIO_DRIVER_LINE22 (0x1u << 22)
#define PIO_DRIVER_LINE22_LOW_DRIVE (0x0u << 22)
#define PIO_DRIVER_LINE22_HIGH_DRIVE (0x1u << 22)
#define PIO_DRIVER_LINE23 (0x1u << 23)
#define PIO_DRIVER_LINE23_LOW_DRIVE (0x0u << 23)
#define PIO_DRIVER_LINE23_HIGH_DRIVE (0x1u << 23)
#define PIO_DRIVER_LINE24 (0x1u << 24)
#define PIO_DRIVER_LINE24_LOW_DRIVE (0x0u << 24)
#define PIO_DRIVER_LINE24_HIGH_DRIVE (0x1u << 24)
#define PIO_DRIVER_LINE25 (0x1u << 25)
#define PIO_DRIVER_LINE25_LOW_DRIVE (0x0u << 25)
#define PIO_DRIVER_LINE25_HIGH_DRIVE (0x1u << 25)
#define PIO_DRIVER_LINE26 (0x1u << 26)
#define PIO_DRIVER_LINE26_LOW_DRIVE (0x0u << 26)
#define PIO_DRIVER_LINE26_HIGH_DRIVE (0x1u << 26)
#define PIO_DRIVER_LINE27 (0x1u << 27)
#define PIO_DRIVER_LINE27_LOW_DRIVE (0x0u << 27)
#define PIO_DRIVER_LINE27_HIGH_DRIVE (0x1u << 27)
#define PIO_DRIVER_LINE28 (0x1u << 28)
#define PIO_DRIVER_LINE28_LOW_DRIVE (0x0u << 28)
#define PIO_DRIVER_LINE28_HIGH_DRIVE (0x1u << 28)
#define PIO_DRIVER_LINE29 (0x1u << 29)
#define PIO_DRIVER_LINE29_LOW_DRIVE (0x0u << 29)
#define PIO_DRIVER_LINE29_HIGH_DRIVE (0x1u << 29)
#define PIO_DRIVER_LINE30 (0x1u << 30)
#define PIO_DRIVER_LINE30_LOW_DRIVE (0x0u << 30)
#define PIO_DRIVER_LINE30_HIGH_DRIVE (0x1u << 30)
#define PIO_DRIVER_LINE31 (0x1u << 31)
#define PIO_DRIVER_LINE31_LOW_DRIVE (0x0u << 31)
#define PIO_DRIVER_LINE31_HIGH_DRIVE (0x1u << 31)

#define PIO_KER_KCE (0x1u << 0)

#define PIO_KRCR_NBR_Pos 0
#define PIO_KRCR_NBR_Msk (0x7u << PIO_KRCR_NBR_Pos)
#define PIO_KRCR_NBR(value) ((PIO_KRCR_NBR_Msk & ((value) << PIO_KRCR_NBR_Pos)))
#define PIO_KRCR_NBC_Pos 8
#define PIO_KRCR_NBC_Msk (0x7u << PIO_KRCR_NBC_Pos)
#define PIO_KRCR_NBC(value) ((PIO_KRCR_NBC_Msk & ((value) << PIO_KRCR_NBC_Pos)))

#define PIO_KDR_DBC_Pos 0
#define PIO_KDR_DBC_Msk (0x3ffu << PIO_KDR_DBC_Pos)
#define PIO_KDR_DBC(value) ((PIO_KDR_DBC_Msk & ((value) << PIO_KDR_DBC_Pos)))

#define PIO_KIER_KPR (0x1u << 0)
#define PIO_KIER_KRL (0x1u << 1)

#define PIO_KIDR_KPR (0x1u << 0)
#define PIO_KIDR_KRL (0x1u << 1)

#define PIO_KIMR_KPR (0x1u << 0)
#define PIO_KIMR_KRL (0x1u << 1)

#define PIO_KSR_KPR (0x1u << 0)
#define PIO_KSR_KRL (0x1u << 1)
#define PIO_KSR_NBKPR_Pos 8
#define PIO_KSR_NBKPR_Msk (0x3u << PIO_KSR_NBKPR_Pos)
#define PIO_KSR_NBKRL_Pos 16
#define PIO_KSR_NBKRL_Msk (0x3u << PIO_KSR_NBKRL_Pos)

#define PIO_KKPR_KEY0ROW_Pos 0
#define PIO_KKPR_KEY0ROW_Msk (0x7u << PIO_KKPR_KEY0ROW_Pos)
#define PIO_KKPR_KEY0COL_Pos 4
#define PIO_KKPR_KEY0COL_Msk (0x7u << PIO_KKPR_KEY0COL_Pos)
#define PIO_KKPR_KEY1ROW_Pos 8
#define PIO_KKPR_KEY1ROW_Msk (0x7u << PIO_KKPR_KEY1ROW_Pos)
#define PIO_KKPR_KEY1COL_Pos 12
#define PIO_KKPR_KEY1COL_Msk (0x7u << PIO_KKPR_KEY1COL_Pos)
#define PIO_KKPR_KEY2ROW_Pos 16
#define PIO_KKPR_KEY2ROW_Msk (0x7u << PIO_KKPR_KEY2ROW_Pos)
#define PIO_KKPR_KEY2COL_Pos 20
#define PIO_KKPR_KEY2COL_Msk (0x7u << PIO_KKPR_KEY2COL_Pos)
#define PIO_KKPR_KEY3ROW_Pos 24
#define PIO_KKPR_KEY3ROW_Msk (0x7u << PIO_KKPR_KEY3ROW_Pos)
#define PIO_KKPR_KEY3COL_Pos 28
#define PIO_KKPR_KEY3COL_Msk (0x7u << PIO_KKPR_KEY3COL_Pos)

#define PIO_KKRR_KEY0ROW_Pos 0
#define PIO_KKRR_KEY0ROW_Msk (0x7u << PIO_KKRR_KEY0ROW_Pos)
#define PIO_KKRR_KEY0COL_Pos 4
#define PIO_KKRR_KEY0COL_Msk (0x7u << PIO_KKRR_KEY0COL_Pos)
#define PIO_KKRR_KEY1ROW_Pos 8
#define PIO_KKRR_KEY1ROW_Msk (0x7u << PIO_KKRR_KEY1ROW_Pos)
#define PIO_KKRR_KEY1COL_Pos 12
#define PIO_KKRR_KEY1COL_Msk (0x7u << PIO_KKRR_KEY1COL_Pos)
#define PIO_KKRR_KEY2ROW_Pos 16
#define PIO_KKRR_KEY2ROW_Msk (0x7u << PIO_KKRR_KEY2ROW_Pos)
#define PIO_KKRR_KEY2COL_Pos 20
#define PIO_KKRR_KEY2COL_Msk (0x7u << PIO_KKRR_KEY2COL_Pos)
#define PIO_KKRR_KEY3ROW_Pos 24
#define PIO_KKRR_KEY3ROW_Msk (0x7u << PIO_KKRR_KEY3ROW_Pos)
#define PIO_KKRR_KEY3COL_Pos 28
#define PIO_KKRR_KEY3COL_Msk (0x7u << PIO_KKRR_KEY3COL_Pos)

#define PIO_PCMR_PCEN (0x1u << 0)
#define PIO_PCMR_DSIZE_Pos 4
#define PIO_PCMR_DSIZE_Msk (0x3u << PIO_PCMR_DSIZE_Pos)
#define PIO_PCMR_DSIZE(value) ((PIO_PCMR_DSIZE_Msk & ((value) << PIO_PCMR_DSIZE_Pos)))
#define PIO_PCMR_DSIZE_BYTE (0x0u << 4)
#define PIO_PCMR_DSIZE_HALFWORD (0x1u << 4)
#define PIO_PCMR_DSIZE_WORD (0x2u << 4)
#define PIO_PCMR_ALWYS (0x1u << 9)
#define PIO_PCMR_HALFS (0x1u << 10)
#define PIO_PCMR_FRSTS (0x1u << 11)

#define PIO_PCIER_DRDY (0x1u << 0)
#define PIO_PCIER_OVRE (0x1u << 1)
#define PIO_PCIER_ENDRX (0x1u << 2)
#define PIO_PCIER_RXBUFF (0x1u << 3)

#define PIO_PCIDR_DRDY (0x1u << 0)
#define PIO_PCIDR_OVRE (0x1u << 1)
#define PIO_PCIDR_ENDRX (0x1u << 2)
#define PIO_PCIDR_RXBUFF (0x1u << 3)

#define PIO_PCIMR_DRDY (0x1u << 0)
#define PIO_PCIMR_OVRE (0x1u << 1)
#define PIO_PCIMR_ENDRX (0x1u << 2)
#define PIO_PCIMR_RXBUFF (0x1u << 3)

#define PIO_PCISR_DRDY (0x1u << 0)
#define PIO_PCISR_OVRE (0x1u << 1)

#define PIO_PCRHR_RDATA_Pos 0
#define PIO_PCRHR_RDATA_Msk (0xffffffffu << PIO_PCRHR_RDATA_Pos)
# 76 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Drivers/pio.h" 2







#define PIO_PERIPH_A 0

#define PIO_PERIPH_B 1

#define PIO_PERIPH_C 2

#define PIO_PERIPH_D 3

#define PIO_INPUT 4

#define PIO_OUTPUT_0 5

#define PIO_OUTPUT_1 6


#define PIO_DEFAULT (0 << 0)

#define PIO_PULLUP (1 << 0)

#define PIO_DEGLITCH (1 << 1)

#define PIO_OPENDRAIN (1 << 2)


#define PIO_DEBOUNCE (1 << 3)


#define PIO_IT_AIME (1 << 4)


#define PIO_IT_RE_OR_HL (1 << 5)

#define PIO_IT_EDGE (1 << 6)


#define PIO_IT_LOW_LEVEL (0 | 0 | PIO_IT_AIME)

#define PIO_IT_HIGH_LEVEL (PIO_IT_RE_OR_HL | 0 | PIO_IT_AIME)

#define PIO_IT_FALL_EDGE (0 | PIO_IT_EDGE | PIO_IT_AIME)

#define PIO_IT_RISE_EDGE (PIO_IT_RE_OR_HL | PIO_IT_EDGE | PIO_IT_AIME)

#define PIO_WPMR_WPEN_EN ( 0x01 << 0 )

#define PIO_WPMR_WPEN_DIS ( 0x00 << 0 )

#define PIO_WPMR_WPKEY_VALID ( 0x50494F << 8 )
# 145 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Drivers/pio.h"
#define PIO_LISTSIZE(pPins) (sizeof(pPins) / sizeof(Pin))
# 172 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Drivers/pio.h"
typedef struct _Pin
{

 uint32_t mask;

 Pio *pio;

 uint8_t id;

 uint8_t type;

 uint8_t attribute;
} Pin ;
# 194 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Drivers/pio.h"
extern uint8_t PIO_Configure( const Pin *list, uint32_t size ) ;

extern void PIO_Set( const Pin *pin ) ;

extern void PIO_Clear( const Pin *pin ) ;

extern uint8_t PIO_Get( const Pin *pin ) ;

extern uint8_t PIO_GetOutputDataStatus( const Pin *pin ) ;

extern void PIO_SetDebounceFilter( const Pin *pin, uint32_t cuttoff );

extern void PIO_EnableWriteProtect( const Pin *pin );

extern void PIO_DisableWriteProtect( const Pin *pin );

extern void PIO_SetPinType( Pin * pin, uint8_t pinType);

extern uint32_t PIO_GetWriteProtectViolationInfo( const Pin * pin );
# 21 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Application\\LedCtrl\\Led_Ctrl.c" 2
# 1 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Drivers/tc.h" 1
# 45 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Drivers/tc.h"
#define _TC_ 






# 1 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Drivers/tc_regs.h" 1
# 31 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Drivers/tc_regs.h"
#define _SAMV71_TC_COMPONENT_ 
# 40 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Drivers/tc_regs.h"
typedef struct {
  volatile uint32_t TC_CCR;
  volatile uint32_t TC_CMR;
  volatile uint32_t TC_SMMR;
  volatile const uint32_t TC_RAB;
  volatile const uint32_t TC_CV;
  volatile uint32_t TC_RA;
  volatile uint32_t TC_RB;
  volatile uint32_t TC_RC;
  volatile const uint32_t TC_SR;
  volatile uint32_t TC_IER;
  volatile uint32_t TC_IDR;
  volatile const uint32_t TC_IMR;
  volatile uint32_t TC_EMR;
  volatile const uint32_t Reserved1[3];
} TcChannel;


#define TCCHANNEL_NUMBER 3

typedef struct {
  TcChannel TC_CHANNEL[3];
  volatile uint32_t TC_BCR;
  volatile uint32_t TC_BMR;
  volatile uint32_t TC_QIER;
  volatile uint32_t TC_QIDR;
  volatile const uint32_t TC_QIMR;
  volatile const uint32_t TC_QISR;
  volatile uint32_t TC_FMR;
  volatile const uint32_t Reserved1[2];
  volatile uint32_t TC_WPMR;
} Tc;



#define TC0 ((Tc *)0x4000C000U)
#define TC1 ((Tc *)0x40010000U)
#define TC2 ((Tc *)0x40014000U)
#define TC3 ((Tc *)0x40054000U)




#define TC_CCR_CLKEN (0x1u << 0)
#define TC_CCR_CLKDIS (0x1u << 1)
#define TC_CCR_SWTRG (0x1u << 2)

#define TC_CMR_TCCLKS_Pos 0
#define TC_CMR_TCCLKS_Msk (0x7u << TC_CMR_TCCLKS_Pos)
#define TC_CMR_TCCLKS(value) ((TC_CMR_TCCLKS_Msk & ((value) << TC_CMR_TCCLKS_Pos)))
#define TC_CMR_TCCLKS_TIMER_CLOCK1 (0x0u << 0)
#define TC_CMR_TCCLKS_TIMER_CLOCK2 (0x1u << 0)
#define TC_CMR_TCCLKS_TIMER_CLOCK3 (0x2u << 0)
#define TC_CMR_TCCLKS_TIMER_CLOCK4 (0x3u << 0)
#define TC_CMR_TCCLKS_TIMER_CLOCK5 (0x4u << 0)
#define TC_CMR_TCCLKS_XC0 (0x5u << 0)
#define TC_CMR_TCCLKS_XC1 (0x6u << 0)
#define TC_CMR_TCCLKS_XC2 (0x7u << 0)
#define TC_CMR_CLKI (0x1u << 3)
#define TC_CMR_BURST_Pos 4
#define TC_CMR_BURST_Msk (0x3u << TC_CMR_BURST_Pos)
#define TC_CMR_BURST(value) ((TC_CMR_BURST_Msk & ((value) << TC_CMR_BURST_Pos)))
#define TC_CMR_BURST_NONE (0x0u << 4)
#define TC_CMR_BURST_XC0 (0x1u << 4)
#define TC_CMR_BURST_XC1 (0x2u << 4)
#define TC_CMR_BURST_XC2 (0x3u << 4)
#define TC_CMR_LDBSTOP (0x1u << 6)
#define TC_CMR_LDBDIS (0x1u << 7)
#define TC_CMR_ETRGEDG_Pos 8
#define TC_CMR_ETRGEDG_Msk (0x3u << TC_CMR_ETRGEDG_Pos)
#define TC_CMR_ETRGEDG(value) ((TC_CMR_ETRGEDG_Msk & ((value) << TC_CMR_ETRGEDG_Pos)))
#define TC_CMR_ETRGEDG_NONE (0x0u << 8)
#define TC_CMR_ETRGEDG_RISING (0x1u << 8)
#define TC_CMR_ETRGEDG_FALLING (0x2u << 8)
#define TC_CMR_ETRGEDG_EDGE (0x3u << 8)
#define TC_CMR_ABETRG (0x1u << 10)
#define TC_CMR_CPCTRG (0x1u << 14)
#define TC_CMR_WAVE (0x1u << 15)
#define TC_CMR_LDRA_Pos 16
#define TC_CMR_LDRA_Msk (0x3u << TC_CMR_LDRA_Pos)
#define TC_CMR_LDRA(value) ((TC_CMR_LDRA_Msk & ((value) << TC_CMR_LDRA_Pos)))
#define TC_CMR_LDRA_NONE (0x0u << 16)
#define TC_CMR_LDRA_RISING (0x1u << 16)
#define TC_CMR_LDRA_FALLING (0x2u << 16)
#define TC_CMR_LDRA_EDGE (0x3u << 16)
#define TC_CMR_LDRB_Pos 18
#define TC_CMR_LDRB_Msk (0x3u << TC_CMR_LDRB_Pos)
#define TC_CMR_LDRB(value) ((TC_CMR_LDRB_Msk & ((value) << TC_CMR_LDRB_Pos)))
#define TC_CMR_LDRB_NONE (0x0u << 18)
#define TC_CMR_LDRB_RISING (0x1u << 18)
#define TC_CMR_LDRB_FALLING (0x2u << 18)
#define TC_CMR_LDRB_EDGE (0x3u << 18)
#define TC_CMR_SBSMPLR_Pos 20
#define TC_CMR_SBSMPLR_Msk (0x7u << TC_CMR_SBSMPLR_Pos)
#define TC_CMR_SBSMPLR(value) ((TC_CMR_SBSMPLR_Msk & ((value) << TC_CMR_SBSMPLR_Pos)))
#define TC_CMR_SBSMPLR_ONE (0x0u << 20)
#define TC_CMR_SBSMPLR_HALF (0x1u << 20)
#define TC_CMR_SBSMPLR_FOURTH (0x2u << 20)
#define TC_CMR_SBSMPLR_EIGHTH (0x3u << 20)
#define TC_CMR_SBSMPLR_SIXTEENTH (0x4u << 20)
#define TC_CMR_CPCSTOP (0x1u << 6)
#define TC_CMR_CPCDIS (0x1u << 7)
#define TC_CMR_EEVTEDG_Pos 8
#define TC_CMR_EEVTEDG_Msk (0x3u << TC_CMR_EEVTEDG_Pos)
#define TC_CMR_EEVTEDG(value) ((TC_CMR_EEVTEDG_Msk & ((value) << TC_CMR_EEVTEDG_Pos)))
#define TC_CMR_EEVTEDG_NONE (0x0u << 8)
#define TC_CMR_EEVTEDG_RISING (0x1u << 8)
#define TC_CMR_EEVTEDG_FALLING (0x2u << 8)
#define TC_CMR_EEVTEDG_EDGE (0x3u << 8)
#define TC_CMR_EEVT_Pos 10
#define TC_CMR_EEVT_Msk (0x3u << TC_CMR_EEVT_Pos)
#define TC_CMR_EEVT(value) ((TC_CMR_EEVT_Msk & ((value) << TC_CMR_EEVT_Pos)))
#define TC_CMR_EEVT_TIOB (0x0u << 10)
#define TC_CMR_EEVT_XC0 (0x1u << 10)
#define TC_CMR_EEVT_XC1 (0x2u << 10)
#define TC_CMR_EEVT_XC2 (0x3u << 10)
#define TC_CMR_ENETRG (0x1u << 12)
#define TC_CMR_WAVSEL_Pos 13
#define TC_CMR_WAVSEL_Msk (0x3u << TC_CMR_WAVSEL_Pos)
#define TC_CMR_WAVSEL(value) ((TC_CMR_WAVSEL_Msk & ((value) << TC_CMR_WAVSEL_Pos)))
#define TC_CMR_WAVSEL_UP (0x0u << 13)
#define TC_CMR_WAVSEL_UPDOWN (0x1u << 13)
#define TC_CMR_WAVSEL_UP_RC (0x2u << 13)
#define TC_CMR_WAVSEL_UPDOWN_RC (0x3u << 13)
#define TC_CMR_ACPA_Pos 16
#define TC_CMR_ACPA_Msk (0x3u << TC_CMR_ACPA_Pos)
#define TC_CMR_ACPA(value) ((TC_CMR_ACPA_Msk & ((value) << TC_CMR_ACPA_Pos)))
#define TC_CMR_ACPA_NONE (0x0u << 16)
#define TC_CMR_ACPA_SET (0x1u << 16)
#define TC_CMR_ACPA_CLEAR (0x2u << 16)
#define TC_CMR_ACPA_TOGGLE (0x3u << 16)
#define TC_CMR_ACPC_Pos 18
#define TC_CMR_ACPC_Msk (0x3u << TC_CMR_ACPC_Pos)
#define TC_CMR_ACPC(value) ((TC_CMR_ACPC_Msk & ((value) << TC_CMR_ACPC_Pos)))
#define TC_CMR_ACPC_NONE (0x0u << 18)
#define TC_CMR_ACPC_SET (0x1u << 18)
#define TC_CMR_ACPC_CLEAR (0x2u << 18)
#define TC_CMR_ACPC_TOGGLE (0x3u << 18)
#define TC_CMR_AEEVT_Pos 20
#define TC_CMR_AEEVT_Msk (0x3u << TC_CMR_AEEVT_Pos)
#define TC_CMR_AEEVT(value) ((TC_CMR_AEEVT_Msk & ((value) << TC_CMR_AEEVT_Pos)))
#define TC_CMR_AEEVT_NONE (0x0u << 20)
#define TC_CMR_AEEVT_SET (0x1u << 20)
#define TC_CMR_AEEVT_CLEAR (0x2u << 20)
#define TC_CMR_AEEVT_TOGGLE (0x3u << 20)
#define TC_CMR_ASWTRG_Pos 22
#define TC_CMR_ASWTRG_Msk (0x3u << TC_CMR_ASWTRG_Pos)
#define TC_CMR_ASWTRG(value) ((TC_CMR_ASWTRG_Msk & ((value) << TC_CMR_ASWTRG_Pos)))
#define TC_CMR_ASWTRG_NONE (0x0u << 22)
#define TC_CMR_ASWTRG_SET (0x1u << 22)
#define TC_CMR_ASWTRG_CLEAR (0x2u << 22)
#define TC_CMR_ASWTRG_TOGGLE (0x3u << 22)
#define TC_CMR_BCPB_Pos 24
#define TC_CMR_BCPB_Msk (0x3u << TC_CMR_BCPB_Pos)
#define TC_CMR_BCPB(value) ((TC_CMR_BCPB_Msk & ((value) << TC_CMR_BCPB_Pos)))
#define TC_CMR_BCPB_NONE (0x0u << 24)
#define TC_CMR_BCPB_SET (0x1u << 24)
#define TC_CMR_BCPB_CLEAR (0x2u << 24)
#define TC_CMR_BCPB_TOGGLE (0x3u << 24)
#define TC_CMR_BCPC_Pos 26
#define TC_CMR_BCPC_Msk (0x3u << TC_CMR_BCPC_Pos)
#define TC_CMR_BCPC(value) ((TC_CMR_BCPC_Msk & ((value) << TC_CMR_BCPC_Pos)))
#define TC_CMR_BCPC_NONE (0x0u << 26)
#define TC_CMR_BCPC_SET (0x1u << 26)
#define TC_CMR_BCPC_CLEAR (0x2u << 26)
#define TC_CMR_BCPC_TOGGLE (0x3u << 26)
#define TC_CMR_BEEVT_Pos 28
#define TC_CMR_BEEVT_Msk (0x3u << TC_CMR_BEEVT_Pos)
#define TC_CMR_BEEVT(value) ((TC_CMR_BEEVT_Msk & ((value) << TC_CMR_BEEVT_Pos)))
#define TC_CMR_BEEVT_NONE (0x0u << 28)
#define TC_CMR_BEEVT_SET (0x1u << 28)
#define TC_CMR_BEEVT_CLEAR (0x2u << 28)
#define TC_CMR_BEEVT_TOGGLE (0x3u << 28)
#define TC_CMR_BSWTRG_Pos 30
#define TC_CMR_BSWTRG_Msk (0x3u << TC_CMR_BSWTRG_Pos)
#define TC_CMR_BSWTRG(value) ((TC_CMR_BSWTRG_Msk & ((value) << TC_CMR_BSWTRG_Pos)))
#define TC_CMR_BSWTRG_NONE (0x0u << 30)
#define TC_CMR_BSWTRG_SET (0x1u << 30)
#define TC_CMR_BSWTRG_CLEAR (0x2u << 30)
#define TC_CMR_BSWTRG_TOGGLE (0x3u << 30)

#define TC_SMMR_GCEN (0x1u << 0)
#define TC_SMMR_DOWN (0x1u << 1)

#define TC_RAB_RAB_Pos 0
#define TC_RAB_RAB_Msk (0xffffffffu << TC_RAB_RAB_Pos)

#define TC_CV_CV_Pos 0
#define TC_CV_CV_Msk (0xffffffffu << TC_CV_CV_Pos)

#define TC_RA_RA_Pos 0
#define TC_RA_RA_Msk (0xffffffffu << TC_RA_RA_Pos)
#define TC_RA_RA(value) ((TC_RA_RA_Msk & ((value) << TC_RA_RA_Pos)))

#define TC_RB_RB_Pos 0
#define TC_RB_RB_Msk (0xffffffffu << TC_RB_RB_Pos)
#define TC_RB_RB(value) ((TC_RB_RB_Msk & ((value) << TC_RB_RB_Pos)))

#define TC_RC_RC_Pos 0
#define TC_RC_RC_Msk (0xffffffffu << TC_RC_RC_Pos)
#define TC_RC_RC(value) ((TC_RC_RC_Msk & ((value) << TC_RC_RC_Pos)))

#define TC_SR_COVFS (0x1u << 0)
#define TC_SR_LOVRS (0x1u << 1)
#define TC_SR_CPAS (0x1u << 2)
#define TC_SR_CPBS (0x1u << 3)
#define TC_SR_CPCS (0x1u << 4)
#define TC_SR_LDRAS (0x1u << 5)
#define TC_SR_LDRBS (0x1u << 6)
#define TC_SR_ETRGS (0x1u << 7)
#define TC_SR_CLKSTA (0x1u << 16)
#define TC_SR_MTIOA (0x1u << 17)
#define TC_SR_MTIOB (0x1u << 18)

#define TC_IER_COVFS (0x1u << 0)
#define TC_IER_LOVRS (0x1u << 1)
#define TC_IER_CPAS (0x1u << 2)
#define TC_IER_CPBS (0x1u << 3)
#define TC_IER_CPCS (0x1u << 4)
#define TC_IER_LDRAS (0x1u << 5)
#define TC_IER_LDRBS (0x1u << 6)
#define TC_IER_ETRGS (0x1u << 7)

#define TC_IDR_COVFS (0x1u << 0)
#define TC_IDR_LOVRS (0x1u << 1)
#define TC_IDR_CPAS (0x1u << 2)
#define TC_IDR_CPBS (0x1u << 3)
#define TC_IDR_CPCS (0x1u << 4)
#define TC_IDR_LDRAS (0x1u << 5)
#define TC_IDR_LDRBS (0x1u << 6)
#define TC_IDR_ETRGS (0x1u << 7)

#define TC_IMR_COVFS (0x1u << 0)
#define TC_IMR_LOVRS (0x1u << 1)
#define TC_IMR_CPAS (0x1u << 2)
#define TC_IMR_CPBS (0x1u << 3)
#define TC_IMR_CPCS (0x1u << 4)
#define TC_IMR_LDRAS (0x1u << 5)
#define TC_IMR_LDRBS (0x1u << 6)
#define TC_IMR_ETRGS (0x1u << 7)

#define TC_EMR_TRIGSRCA_Pos 0
#define TC_EMR_TRIGSRCA_Msk (0x3u << TC_EMR_TRIGSRCA_Pos)
#define TC_EMR_TRIGSRCA(value) ((TC_EMR_TRIGSRCA_Msk & ((value) << TC_EMR_TRIGSRCA_Pos)))
#define TC_EMR_TRIGSRCA_EXTERNAL_TIOAx (0x0u << 0)
#define TC_EMR_TRIGSRCA_PWMx (0x1u << 0)
#define TC_EMR_TRIGSRCB_Pos 4
#define TC_EMR_TRIGSRCB_Msk (0x3u << TC_EMR_TRIGSRCB_Pos)
#define TC_EMR_TRIGSRCB(value) ((TC_EMR_TRIGSRCB_Msk & ((value) << TC_EMR_TRIGSRCB_Pos)))
#define TC_EMR_TRIGSRCB_EXTERNAL_TIOBx (0x0u << 4)
#define TC_EMR_TRIGSRCB_PWMx (0x1u << 4)
#define TC_EMR_NODIVCLK (0x1u << 8)

#define TC_BCR_SYNC (0x1u << 0)

#define TC_BMR_TC0XC0S_Pos 0
#define TC_BMR_TC0XC0S_Msk (0x3u << TC_BMR_TC0XC0S_Pos)
#define TC_BMR_TC0XC0S(value) ((TC_BMR_TC0XC0S_Msk & ((value) << TC_BMR_TC0XC0S_Pos)))
#define TC_BMR_TC0XC0S_TCLK0 (0x0u << 0)
#define TC_BMR_TC0XC0S_TIOA1 (0x2u << 0)
#define TC_BMR_TC0XC0S_TIOA2 (0x3u << 0)
#define TC_BMR_TC1XC1S_Pos 2
#define TC_BMR_TC1XC1S_Msk (0x3u << TC_BMR_TC1XC1S_Pos)
#define TC_BMR_TC1XC1S(value) ((TC_BMR_TC1XC1S_Msk & ((value) << TC_BMR_TC1XC1S_Pos)))
#define TC_BMR_TC1XC1S_TCLK1 (0x0u << 2)
#define TC_BMR_TC1XC1S_TIOA0 (0x2u << 2)
#define TC_BMR_TC1XC1S_TIOA2 (0x3u << 2)
#define TC_BMR_TC2XC2S_Pos 4
#define TC_BMR_TC2XC2S_Msk (0x3u << TC_BMR_TC2XC2S_Pos)
#define TC_BMR_TC2XC2S(value) ((TC_BMR_TC2XC2S_Msk & ((value) << TC_BMR_TC2XC2S_Pos)))
#define TC_BMR_TC2XC2S_TCLK2 (0x0u << 4)
#define TC_BMR_TC2XC2S_TIOA0 (0x2u << 4)
#define TC_BMR_TC2XC2S_TIOA1 (0x3u << 4)
#define TC_BMR_QDEN (0x1u << 8)
#define TC_BMR_POSEN (0x1u << 9)
#define TC_BMR_SPEEDEN (0x1u << 10)
#define TC_BMR_QDTRANS (0x1u << 11)
#define TC_BMR_EDGPHA (0x1u << 12)
#define TC_BMR_INVA (0x1u << 13)
#define TC_BMR_INVB (0x1u << 14)
#define TC_BMR_INVIDX (0x1u << 15)
#define TC_BMR_SWAP (0x1u << 16)
#define TC_BMR_IDXPHB (0x1u << 17)
#define TC_BMR_MAXFILT_Pos 20
#define TC_BMR_MAXFILT_Msk (0x3fu << TC_BMR_MAXFILT_Pos)
#define TC_BMR_MAXFILT(value) ((TC_BMR_MAXFILT_Msk & ((value) << TC_BMR_MAXFILT_Pos)))

#define TC_QIER_IDX (0x1u << 0)
#define TC_QIER_DIRCHG (0x1u << 1)
#define TC_QIER_QERR (0x1u << 2)

#define TC_QIDR_IDX (0x1u << 0)
#define TC_QIDR_DIRCHG (0x1u << 1)
#define TC_QIDR_QERR (0x1u << 2)

#define TC_QIMR_IDX (0x1u << 0)
#define TC_QIMR_DIRCHG (0x1u << 1)
#define TC_QIMR_QERR (0x1u << 2)

#define TC_QISR_IDX (0x1u << 0)
#define TC_QISR_DIRCHG (0x1u << 1)
#define TC_QISR_QERR (0x1u << 2)
#define TC_QISR_DIR (0x1u << 8)

#define TC_FMR_ENCF0 (0x1u << 0)
#define TC_FMR_ENCF1 (0x1u << 1)

#define TC_WPMR_WPEN (0x1u << 0)
#define TC_WPMR_WPKEY_Pos 8
#define TC_WPMR_WPKEY_Msk (0xffffffu << TC_WPMR_WPKEY_Pos)
#define TC_WPMR_WPKEY(value) ((TC_WPMR_WPKEY_Msk & ((value) << TC_WPMR_WPKEY_Pos)))
#define TC_WPMR_WPKEY_PASSWD (0x54494Du << 8)
# 53 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Drivers/tc.h" 2
# 63 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Drivers/tc.h"
extern void TC_Configure( Tc *pTc, uint32_t dwChannel, uint32_t dwMode ) ;

extern void TC_Start( Tc *pTc, uint32_t dwChannel ) ;

extern void TC_Stop( Tc *pTc, uint32_t dwChannel ) ;

extern uint32_t TC_FindMckDivisor( uint32_t dwFreq, uint32_t dwMCk,
  uint32_t *dwDiv, uint32_t *dwTcClks, uint32_t dwBoardMCK ) ;
# 22 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Application\\LedCtrl\\Led_Ctrl.c" 2
# 1 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Drivers/pio_definitions.h" 1
# 31 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Drivers/pio_definitions.h"
#define _SAMV71Q21_PIO_ 

#define PIO_PA0 (1u << 0)
#define PIO_PA1 (1u << 1)
#define PIO_PA2 (1u << 2)
#define PIO_PA3 (1u << 3)
#define PIO_PA4 (1u << 4)
#define PIO_PA5 (1u << 5)
#define PIO_PA6 (1u << 6)
#define PIO_PA7 (1u << 7)
#define PIO_PA8 (1u << 8)
#define PIO_PA9 (1u << 9)
#define PIO_PA10 (1u << 10)
#define PIO_PA11 (1u << 11)
#define PIO_PA12 (1u << 12)
#define PIO_PA13 (1u << 13)
#define PIO_PA14 (1u << 14)
#define PIO_PA15 (1u << 15)
#define PIO_PA16 (1u << 16)
#define PIO_PA17 (1u << 17)
#define PIO_PA18 (1u << 18)
#define PIO_PA19 (1u << 19)
#define PIO_PA20 (1u << 20)
#define PIO_PA21 (1u << 21)
#define PIO_PA22 (1u << 22)
#define PIO_PA23 (1u << 23)
#define PIO_PA24 (1u << 24)
#define PIO_PA25 (1u << 25)
#define PIO_PA26 (1u << 26)
#define PIO_PA27 (1u << 27)
#define PIO_PA28 (1u << 28)
#define PIO_PA29 (1u << 29)
#define PIO_PA30 (1u << 30)
#define PIO_PA31 (1u << 31)
#define PIO_PB0 (1u << 0)
#define PIO_PB1 (1u << 1)
#define PIO_PB2 (1u << 2)
#define PIO_PB3 (1u << 3)
#define PIO_PB4 (1u << 4)
#define PIO_PB5 (1u << 5)
#define PIO_PB6 (1u << 6)
#define PIO_PB7 (1u << 7)
#define PIO_PB8 (1u << 8)
#define PIO_PB9 (1u << 9)
#define PIO_PB12 (1u << 12)
#define PIO_PB13 (1u << 13)
#define PIO_PC0 (1u << 0)
#define PIO_PC1 (1u << 1)
#define PIO_PC2 (1u << 2)
#define PIO_PC3 (1u << 3)
#define PIO_PC4 (1u << 4)
#define PIO_PC5 (1u << 5)
#define PIO_PC6 (1u << 6)
#define PIO_PC7 (1u << 7)
#define PIO_PC8 (1u << 8)
#define PIO_PC9 (1u << 9)
#define PIO_PC10 (1u << 10)
#define PIO_PC11 (1u << 11)
#define PIO_PC12 (1u << 12)
#define PIO_PC13 (1u << 13)
#define PIO_PC14 (1u << 14)
#define PIO_PC15 (1u << 15)
#define PIO_PC16 (1u << 16)
#define PIO_PC17 (1u << 17)
#define PIO_PC18 (1u << 18)
#define PIO_PC19 (1u << 19)
#define PIO_PC20 (1u << 20)
#define PIO_PC21 (1u << 21)
#define PIO_PC22 (1u << 22)
#define PIO_PC23 (1u << 23)
#define PIO_PC24 (1u << 24)
#define PIO_PC25 (1u << 25)
#define PIO_PC26 (1u << 26)
#define PIO_PC27 (1u << 27)
#define PIO_PC28 (1u << 28)
#define PIO_PC29 (1u << 29)
#define PIO_PC30 (1u << 30)
#define PIO_PC31 (1u << 31)
#define PIO_PD0 (1u << 0)
#define PIO_PD1 (1u << 1)
#define PIO_PD2 (1u << 2)
#define PIO_PD3 (1u << 3)
#define PIO_PD4 (1u << 4)
#define PIO_PD5 (1u << 5)
#define PIO_PD6 (1u << 6)
#define PIO_PD7 (1u << 7)
#define PIO_PD8 (1u << 8)
#define PIO_PD9 (1u << 9)
#define PIO_PD10 (1u << 10)
#define PIO_PD11 (1u << 11)
#define PIO_PD12 (1u << 12)
#define PIO_PD13 (1u << 13)
#define PIO_PD14 (1u << 14)
#define PIO_PD15 (1u << 15)
#define PIO_PD16 (1u << 16)
#define PIO_PD17 (1u << 17)
#define PIO_PD18 (1u << 18)
#define PIO_PD19 (1u << 19)
#define PIO_PD20 (1u << 20)
#define PIO_PD21 (1u << 21)
#define PIO_PD22 (1u << 22)
#define PIO_PD23 (1u << 23)
#define PIO_PD24 (1u << 24)
#define PIO_PD25 (1u << 25)
#define PIO_PD26 (1u << 26)
#define PIO_PD27 (1u << 27)
#define PIO_PD28 (1u << 28)
#define PIO_PD29 (1u << 29)
#define PIO_PD30 (1u << 30)
#define PIO_PD31 (1u << 31)
#define PIO_PE0 (1u << 0)
#define PIO_PE1 (1u << 1)
#define PIO_PE2 (1u << 2)
#define PIO_PE3 (1u << 3)
#define PIO_PE4 (1u << 4)
#define PIO_PE5 (1u << 5)

#define PIO_PD30X1_AFE0_AD0 (1u << 30)
#define PIO_PA21X1_AFE0_AD1 (1u << 21)
#define PIO_PA21X1_PIODCEN2 (1u << 21)
#define PIO_PB0X1_AFE0_AD10 (1u << 0)
#define PIO_PB0X1_RTCOUT0 (1u << 0)
#define PIO_PB3X1_AFE0_AD2 (1u << 3)
#define PIO_PB3X1_WKUP12 (1u << 3)
#define PIO_PE5X1_AFE0_AD3 (1u << 5)
#define PIO_PE4X1_AFE0_AD4 (1u << 4)
#define PIO_PB2X1_AFE0_AD5 (1u << 2)
#define PIO_PA17X1_AFE0_AD6 (1u << 17)
#define PIO_PA18X1_AFE0_AD7 (1u << 18)
#define PIO_PA19X1_AFE0_AD8 (1u << 19)
#define PIO_PA19X1_WKUP9 (1u << 19)
#define PIO_PA20X1_AFE0_AD9 (1u << 20)
#define PIO_PA20X1_WKUP10 (1u << 20)
#define PIO_PA8B_AFE0_ADTRG (1u << 8)

#define PIO_PB1X1_AFE1_AD0 (1u << 1)
#define PIO_PB1X1_RTCOUT1 (1u << 1)
#define PIO_PC13X1_AFE1_AD1 (1u << 13)
#define PIO_PE3X1_AFE1_AD10 (1u << 3)
#define PIO_PE0X1_AFE1_AD11 (1u << 0)
#define PIO_PC15X1_AFE1_AD2 (1u << 15)
#define PIO_PC12X1_AFE1_AD3 (1u << 12)
#define PIO_PC29X1_AFE1_AD4 (1u << 29)
#define PIO_PC30X1_AFE1_AD5 (1u << 30)
#define PIO_PC31X1_AFE1_AD6 (1u << 31)
#define PIO_PC26X1_AFE1_AD7 (1u << 26)
#define PIO_PC27X1_AFE1_AD8 (1u << 27)
#define PIO_PC0X1_AFE1_AD9 (1u << 0)
#define PIO_PD9C_AFE1_ADTRG (1u << 9)

#define PIO_PB7X1_SWCLK (1u << 7)
#define PIO_PB7X1_TCK (1u << 7)
#define PIO_PB6X1_SWDIO (1u << 6)
#define PIO_PB6X1_TMS (1u << 6)
#define PIO_PB4X1_TDI (1u << 4)
#define PIO_PB5X1_TDO (1u << 5)
#define PIO_PB5X1_TRACESWO (1u << 5)
#define PIO_PB5X1_WKUP13 (1u << 5)

#define PIO_PB13X1_DAC0 (1u << 13)
#define PIO_PD0X1_DAC1 (1u << 0)
#define PIO_PA2C_DATRG (1u << 2)

#define PIO_PC18A_A0 (1u << 18)
#define PIO_PC18A_NBS0 (1u << 18)
#define PIO_PC19A_A1 (1u << 19)
#define PIO_PC28A_A10 (1u << 28)
#define PIO_PC29A_A11 (1u << 29)
#define PIO_PC30A_A12 (1u << 30)
#define PIO_PC31A_A13 (1u << 31)
#define PIO_PA18C_A14 (1u << 18)
#define PIO_PA19C_A15 (1u << 19)
#define PIO_PA20C_A16 (1u << 20)
#define PIO_PA20C_BA0 (1u << 20)
#define PIO_PA0C_A17 (1u << 0)
#define PIO_PA0C_BA1 (1u << 0)
#define PIO_PA1C_A18 (1u << 1)
#define PIO_PA23C_A19 (1u << 23)
#define PIO_PC20A_A2 (1u << 20)
#define PIO_PA24C_A20 (1u << 24)
#define PIO_PC16A_A21 (1u << 16)
#define PIO_PC16A_NANDALE (1u << 16)
#define PIO_PC17A_A22 (1u << 17)
#define PIO_PC17A_NANDCLE (1u << 17)
#define PIO_PA25C_A23 (1u << 25)
#define PIO_PC21A_A3 (1u << 21)
#define PIO_PC22A_A4 (1u << 22)
#define PIO_PC23A_A5 (1u << 23)
#define PIO_PC24A_A6 (1u << 24)
#define PIO_PC25A_A7 (1u << 25)
#define PIO_PC26A_A8 (1u << 26)
#define PIO_PC27A_A9 (1u << 27)
#define PIO_PD17C_CAS (1u << 17)
#define PIO_PC0A_D0 (1u << 0)
#define PIO_PC1A_D1 (1u << 1)
#define PIO_PE2A_D10 (1u << 2)
#define PIO_PE3A_D11 (1u << 3)
#define PIO_PE4A_D12 (1u << 4)
#define PIO_PE5A_D13 (1u << 5)
#define PIO_PA15A_D14 (1u << 15)
#define PIO_PA16A_D15 (1u << 16)
#define PIO_PC2A_D2 (1u << 2)
#define PIO_PC3A_D3 (1u << 3)
#define PIO_PC4A_D4 (1u << 4)
#define PIO_PC5A_D5 (1u << 5)
#define PIO_PC6A_D6 (1u << 6)
#define PIO_PC7A_D7 (1u << 7)
#define PIO_PE0A_D8 (1u << 0)
#define PIO_PE1A_D9 (1u << 1)
#define PIO_PC9A_NANDOE (1u << 9)
#define PIO_PC10A_NANDWE (1u << 10)
#define PIO_PC14A_NCS0 (1u << 14)
#define PIO_PC15A_NCS1 (1u << 15)
#define PIO_PC15A_SDCS (1u << 15)
#define PIO_PD18A_NCS1 (1u << 18)
#define PIO_PD18A_SDCS (1u << 18)
#define PIO_PA22C_NCS2 (1u << 22)
#define PIO_PC12A_NCS3 (1u << 12)
#define PIO_PD19A_NCS3 (1u << 19)
#define PIO_PC11A_NRD (1u << 11)
#define PIO_PC13A_NWAIT (1u << 13)
#define PIO_PC8A_NWR0 (1u << 8)
#define PIO_PC8A_NWE (1u << 8)
#define PIO_PD15C_NWR1 (1u << 15)
#define PIO_PD15C_NBS1 (1u << 15)
#define PIO_PD16C_RAS (1u << 16)
#define PIO_PC13C_SDA10 (1u << 13)
#define PIO_PD13C_SDA10 (1u << 13)
#define PIO_PD23C_SDCK (1u << 23)
#define PIO_PD14C_SDCKE (1u << 14)
#define PIO_PD29C_SDWE (1u << 29)

#define PIO_PD13A_GCOL (1u << 13)
#define PIO_PD10A_GCRS (1u << 10)
#define PIO_PD8A_GMDC (1u << 8)
#define PIO_PD9A_GMDIO (1u << 9)
#define PIO_PD5A_GRX0 (1u << 5)
#define PIO_PD6A_GRX1 (1u << 6)
#define PIO_PD11A_GRX2 (1u << 11)
#define PIO_PD12A_GRX3 (1u << 12)
#define PIO_PD14A_GRXCK (1u << 14)
#define PIO_PD4A_GRXDV (1u << 4)
#define PIO_PD7A_GRXER (1u << 7)
#define PIO_PB1B_GTSUCOMP (1u << 1)
#define PIO_PB12B_GTSUCOMP (1u << 12)
#define PIO_PD11C_GTSUCOMP (1u << 11)
#define PIO_PD20C_GTSUCOMP (1u << 20)
#define PIO_PD2A_GTX0 (1u << 2)
#define PIO_PD3A_GTX1 (1u << 3)
#define PIO_PD15A_GTX2 (1u << 15)
#define PIO_PD16A_GTX3 (1u << 16)
#define PIO_PD0A_GTXCK (1u << 0)
#define PIO_PD1A_GTXEN (1u << 1)
#define PIO_PD17A_GTXER (1u << 17)

#define PIO_PA28C_MCCDA (1u << 28)
#define PIO_PA25D_MCCK (1u << 25)
#define PIO_PA30C_MCDA0 (1u << 30)
#define PIO_PA31C_MCDA1 (1u << 31)
#define PIO_PA26C_MCDA2 (1u << 26)
#define PIO_PA27C_MCDA3 (1u << 27)

#define PIO_PD22D_ISI_D0 (1u << 22)
#define PIO_PD21D_ISI_D1 (1u << 21)
#define PIO_PD30D_ISI_D10 (1u << 30)
#define PIO_PD31D_ISI_D11 (1u << 31)
#define PIO_PB3D_ISI_D2 (1u << 3)
#define PIO_PA9B_ISI_D3 (1u << 9)
#define PIO_PA5B_ISI_D4 (1u << 5)
#define PIO_PD11D_ISI_D5 (1u << 11)
#define PIO_PD12D_ISI_D6 (1u << 12)
#define PIO_PA27D_ISI_D7 (1u << 27)
#define PIO_PD27D_ISI_D8 (1u << 27)
#define PIO_PD28D_ISI_D9 (1u << 28)
#define PIO_PD24D_ISI_HSYNC (1u << 24)
#define PIO_PA24D_ISI_PCK (1u << 24)
#define PIO_PD25D_ISI_VSYNC (1u << 25)

#define PIO_PB3A_CANRX0 (1u << 3)
#define PIO_PB2A_CANTX0 (1u << 2)

#define PIO_PC12C_CANRX1 (1u << 12)
#define PIO_PD28B_CANRX1 (1u << 28)
#define PIO_PC14C_CANTX1 (1u << 14)
#define PIO_PD12B_CANTX1 (1u << 12)

#define PIO_PB4C_MLBCLK (1u << 4)
#define PIO_PB5C_MLBDAT (1u << 5)
#define PIO_PD10D_MLBSIG (1u << 10)

#define PIO_PA21X1_AFE0_AD1 (1u << 21)
#define PIO_PA21X1_PIODCEN2 (1u << 21)
#define PIO_PA3X1_PIODC0 (1u << 3)
#define PIO_PA10X1_PIODC4 (1u << 10)
#define PIO_PA12X1_PIODC6 (1u << 12)
#define PIO_PA13X1_PIODC7 (1u << 13)
#define PIO_PA22X1_PIODCCLK (1u << 22)
#define PIO_PA4X1_WKUP3 (1u << 4)
#define PIO_PA4X1_PIODC1 (1u << 4)
#define PIO_PA5X1_WKUP4 (1u << 5)
#define PIO_PA5X1_PIODC2 (1u << 5)
#define PIO_PA9X1_WKUP6 (1u << 9)
#define PIO_PA9X1_PIODC3 (1u << 9)
#define PIO_PA11X1_WKUP7 (1u << 11)
#define PIO_PA11X1_PIODC5 (1u << 11)
#define PIO_PA14X1_WKUP8 (1u << 14)
#define PIO_PA14X1_PIODCEN1 (1u << 14)

#define PIO_PA6B_PCK0 (1u << 6)
#define PIO_PB12D_PCK0 (1u << 12)
#define PIO_PB13B_PCK0 (1u << 13)
#define PIO_PA17B_PCK1 (1u << 17)
#define PIO_PA21B_PCK1 (1u << 21)
#define PIO_PA3C_PCK2 (1u << 3)
#define PIO_PA18B_PCK2 (1u << 18)
#define PIO_PA31B_PCK2 (1u << 31)
#define PIO_PB3B_PCK2 (1u << 3)
#define PIO_PD31C_PCK2 (1u << 31)

#define PIO_PA10B_PWMC0_PWMEXTRG0 (1u << 10)
#define PIO_PA22B_PWMC0_PWMEXTRG1 (1u << 22)
#define PIO_PA9C_PWMC0_PWMFI0 (1u << 9)
#define PIO_PD8B_PWMC0_PWMFI1 (1u << 8)
#define PIO_PD9B_PWMC0_PWMFI2 (1u << 9)
#define PIO_PA0A_PWMC0_PWMH0 (1u << 0)
#define PIO_PA11B_PWMC0_PWMH0 (1u << 11)
#define PIO_PA23B_PWMC0_PWMH0 (1u << 23)
#define PIO_PB0A_PWMC0_PWMH0 (1u << 0)
#define PIO_PD11B_PWMC0_PWMH0 (1u << 11)
#define PIO_PD20A_PWMC0_PWMH0 (1u << 20)
#define PIO_PA2A_PWMC0_PWMH1 (1u << 2)
#define PIO_PA12B_PWMC0_PWMH1 (1u << 12)
#define PIO_PA24B_PWMC0_PWMH1 (1u << 24)
#define PIO_PB1A_PWMC0_PWMH1 (1u << 1)
#define PIO_PD21A_PWMC0_PWMH1 (1u << 21)
#define PIO_PA13B_PWMC0_PWMH2 (1u << 13)
#define PIO_PA25B_PWMC0_PWMH2 (1u << 25)
#define PIO_PB4B_PWMC0_PWMH2 (1u << 4)
#define PIO_PC19B_PWMC0_PWMH2 (1u << 19)
#define PIO_PD22A_PWMC0_PWMH2 (1u << 22)
#define PIO_PA7B_PWMC0_PWMH3 (1u << 7)
#define PIO_PA14B_PWMC0_PWMH3 (1u << 14)
#define PIO_PA17C_PWMC0_PWMH3 (1u << 17)
#define PIO_PC13B_PWMC0_PWMH3 (1u << 13)
#define PIO_PC21B_PWMC0_PWMH3 (1u << 21)
#define PIO_PD23A_PWMC0_PWMH3 (1u << 23)
#define PIO_PA1A_PWMC0_PWML0 (1u << 1)
#define PIO_PA19B_PWMC0_PWML0 (1u << 19)
#define PIO_PB5B_PWMC0_PWML0 (1u << 5)
#define PIO_PC0B_PWMC0_PWML0 (1u << 0)
#define PIO_PD10B_PWMC0_PWML0 (1u << 10)
#define PIO_PD24A_PWMC0_PWML0 (1u << 24)
#define PIO_PA20B_PWMC0_PWML1 (1u << 20)
#define PIO_PB12A_PWMC0_PWML1 (1u << 12)
#define PIO_PC1B_PWMC0_PWML1 (1u << 1)
#define PIO_PC18B_PWMC0_PWML1 (1u << 18)
#define PIO_PD25A_PWMC0_PWML1 (1u << 25)
#define PIO_PA16C_PWMC0_PWML2 (1u << 16)
#define PIO_PA30A_PWMC0_PWML2 (1u << 30)
#define PIO_PB13A_PWMC0_PWML2 (1u << 13)
#define PIO_PC2B_PWMC0_PWML2 (1u << 2)
#define PIO_PC20B_PWMC0_PWML2 (1u << 20)
#define PIO_PD26A_PWMC0_PWML2 (1u << 26)
#define PIO_PA15C_PWMC0_PWML3 (1u << 15)
#define PIO_PC3B_PWMC0_PWML3 (1u << 3)
#define PIO_PC15B_PWMC0_PWML3 (1u << 15)
#define PIO_PC22B_PWMC0_PWML3 (1u << 22)
#define PIO_PD27A_PWMC0_PWML3 (1u << 27)

#define PIO_PA30B_PWMC1_PWMEXTRG0 (1u << 30)
#define PIO_PA18A_PWMC1_PWMEXTRG1 (1u << 18)
#define PIO_PA21C_PWMC1_PWMFI0 (1u << 21)
#define PIO_PA26D_PWMC1_PWMFI1 (1u << 26)
#define PIO_PA28D_PWMC1_PWMFI2 (1u << 28)
#define PIO_PA12C_PWMC1_PWMH0 (1u << 12)
#define PIO_PD1B_PWMC1_PWMH0 (1u << 1)
#define PIO_PA14C_PWMC1_PWMH1 (1u << 14)
#define PIO_PD3B_PWMC1_PWMH1 (1u << 3)
#define PIO_PA31D_PWMC1_PWMH2 (1u << 31)
#define PIO_PD5B_PWMC1_PWMH2 (1u << 5)
#define PIO_PA8A_PWMC1_PWMH3 (1u << 8)
#define PIO_PD7B_PWMC1_PWMH3 (1u << 7)
#define PIO_PA11C_PWMC1_PWML0 (1u << 11)
#define PIO_PD0B_PWMC1_PWML0 (1u << 0)
#define PIO_PA13C_PWMC1_PWML1 (1u << 13)
#define PIO_PD2B_PWMC1_PWML1 (1u << 2)
#define PIO_PA23D_PWMC1_PWML2 (1u << 23)
#define PIO_PD4B_PWMC1_PWML2 (1u << 4)
#define PIO_PA5A_PWMC1_PWML3 (1u << 5)
#define PIO_PD6B_PWMC1_PWML3 (1u << 6)

#define PIO_PA11A_QCS (1u << 11)
#define PIO_PA13A_QIO0 (1u << 13)
#define PIO_PA12A_QIO1 (1u << 12)
#define PIO_PA17A_QIO2 (1u << 17)
#define PIO_PD31A_QIO3 (1u << 31)
#define PIO_PA14A_QSCK (1u << 14)

#define PIO_PD20B_SPI0_MISO (1u << 20)
#define PIO_PD21B_SPI0_MOSI (1u << 21)
#define PIO_PB2D_SPI0_NPCS0 (1u << 2)
#define PIO_PA31A_SPI0_NPCS1 (1u << 31)
#define PIO_PD25B_SPI0_NPCS1 (1u << 25)
#define PIO_PD12C_SPI0_NPCS2 (1u << 12)
#define PIO_PD27B_SPI0_NPCS3 (1u << 27)
#define PIO_PD22B_SPI0_SPCK (1u << 22)

#define PIO_PC26C_SPI1_MISO (1u << 26)
#define PIO_PC27C_SPI1_MOSI (1u << 27)
#define PIO_PC25C_SPI1_NPCS0 (1u << 25)
#define PIO_PC28C_SPI1_NPCS1 (1u << 28)
#define PIO_PD0C_SPI1_NPCS1 (1u << 0)
#define PIO_PC29C_SPI1_NPCS2 (1u << 29)
#define PIO_PD1C_SPI1_NPCS2 (1u << 1)
#define PIO_PC30C_SPI1_NPCS3 (1u << 30)
#define PIO_PD2C_SPI1_NPCS3 (1u << 2)
#define PIO_PC24C_SPI1_SPCK (1u << 24)

#define PIO_PA10C_RD (1u << 10)
#define PIO_PD24B_RF (1u << 24)
#define PIO_PA22A_RK (1u << 22)
#define PIO_PB5D_TD (1u << 5)
#define PIO_PD10C_TD (1u << 10)
#define PIO_PD26B_TD (1u << 26)
#define PIO_PB0D_TF (1u << 0)
#define PIO_PB1D_TK (1u << 1)

#define PIO_PA4B_TCLK0 (1u << 4)
#define PIO_PA28B_TCLK1 (1u << 28)
#define PIO_PA29B_TCLK2 (1u << 29)
#define PIO_PA0B_TIOA0 (1u << 0)
#define PIO_PA15B_TIOA1 (1u << 15)
#define PIO_PA26B_TIOA2 (1u << 26)
#define PIO_PA1B_TIOB0 (1u << 1)
#define PIO_PA16B_TIOB1 (1u << 16)
#define PIO_PA27B_TIOB2 (1u << 27)

#define PIO_PC25B_TCLK3 (1u << 25)
#define PIO_PC28B_TCLK4 (1u << 28)
#define PIO_PC31B_TCLK5 (1u << 31)
#define PIO_PC23B_TIOA3 (1u << 23)
#define PIO_PC26B_TIOA4 (1u << 26)
#define PIO_PC29B_TIOA5 (1u << 29)
#define PIO_PC24B_TIOB3 (1u << 24)
#define PIO_PC27B_TIOB4 (1u << 27)
#define PIO_PC30B_TIOB5 (1u << 30)

#define PIO_PC7B_TCLK6 (1u << 7)
#define PIO_PC10B_TCLK7 (1u << 10)
#define PIO_PC14B_TCLK8 (1u << 14)
#define PIO_PC5B_TIOA6 (1u << 5)
#define PIO_PC8B_TIOA7 (1u << 8)
#define PIO_PC11B_TIOA8 (1u << 11)
#define PIO_PC6B_TIOB6 (1u << 6)
#define PIO_PC9B_TIOB7 (1u << 9)
#define PIO_PC12B_TIOB8 (1u << 12)

#define PIO_PE5B_TCLK10 (1u << 5)
#define PIO_PD24C_TCLK11 (1u << 24)
#define PIO_PE2B_TCLK9 (1u << 2)
#define PIO_PE3B_TIOA10 (1u << 3)
#define PIO_PD21C_TIOA11 (1u << 21)
#define PIO_PE0B_TIOA9 (1u << 0)
#define PIO_PE4B_TIOB10 (1u << 4)
#define PIO_PD22C_TIOB11 (1u << 22)
#define PIO_PE1B_TIOB9 (1u << 1)

#define PIO_PA4A_TWCK0 (1u << 4)
#define PIO_PA3A_TWD0 (1u << 3)

#define PIO_PB5A_TWCK1 (1u << 5)
#define PIO_PB4A_TWD1 (1u << 4)

#define PIO_PD28C_TWCK2 (1u << 28)
#define PIO_PD27C_TWD2 (1u << 27)

#define PIO_PA9A_URXD0 (1u << 9)
#define PIO_PA10A_UTXD0 (1u << 10)

#define PIO_PA5C_URXD1 (1u << 5)
#define PIO_PA4C_UTXD1 (1u << 4)
#define PIO_PA6C_UTXD1 (1u << 6)
#define PIO_PD26D_UTXD1 (1u << 26)

#define PIO_PD25C_URXD2 (1u << 25)
#define PIO_PD26C_UTXD2 (1u << 26)

#define PIO_PD28A_URXD3 (1u << 28)
#define PIO_PD30A_UTXD3 (1u << 30)
#define PIO_PD31B_UTXD3 (1u << 31)

#define PIO_PD18C_URXD4 (1u << 18)
#define PIO_PD3C_UTXD4 (1u << 3)
#define PIO_PD19C_UTXD4 (1u << 19)

#define PIO_PB2C_CTS0 (1u << 2)
#define PIO_PD0D_DCD0 (1u << 0)
#define PIO_PD2D_DSR0 (1u << 2)
#define PIO_PD1D_DTR0 (1u << 1)
#define PIO_PD3D_RI0 (1u << 3)
#define PIO_PB3C_RTS0 (1u << 3)
#define PIO_PB0C_RXD0 (1u << 0)
#define PIO_PB13C_SCK0 (1u << 13)
#define PIO_PB1C_TXD0 (1u << 1)

#define PIO_PA25A_CTS1 (1u << 25)
#define PIO_PA26A_DCD1 (1u << 26)
#define PIO_PA28A_DSR1 (1u << 28)
#define PIO_PA27A_DTR1 (1u << 27)
#define PIO_PA3B_LONCOL1 (1u << 3)
#define PIO_PA29A_RI1 (1u << 29)
#define PIO_PA24A_RTS1 (1u << 24)
#define PIO_PA21A_RXD1 (1u << 21)
#define PIO_PA23A_SCK1 (1u << 23)
#define PIO_PB4D_TXD1 (1u << 4)

#define PIO_PD19B_CTS2 (1u << 19)
#define PIO_PD4D_DCD2 (1u << 4)
#define PIO_PD6D_DSR2 (1u << 6)
#define PIO_PD5D_DTR2 (1u << 5)
#define PIO_PD7D_RI2 (1u << 7)
#define PIO_PD18B_RTS2 (1u << 18)
#define PIO_PD15B_RXD2 (1u << 15)
#define PIO_PD17B_SCK2 (1u << 17)
#define PIO_PD16B_TXD2 (1u << 16)

#define PIO_PA0_IDX 0
#define PIO_PA1_IDX 1
#define PIO_PA2_IDX 2
#define PIO_PA3_IDX 3
#define PIO_PA4_IDX 4
#define PIO_PA5_IDX 5
#define PIO_PA6_IDX 6
#define PIO_PA7_IDX 7
#define PIO_PA8_IDX 8
#define PIO_PA9_IDX 9
#define PIO_PA10_IDX 10
#define PIO_PA11_IDX 11
#define PIO_PA12_IDX 12
#define PIO_PA13_IDX 13
#define PIO_PA14_IDX 14
#define PIO_PA15_IDX 15
#define PIO_PA16_IDX 16
#define PIO_PA17_IDX 17
#define PIO_PA18_IDX 18
#define PIO_PA19_IDX 19
#define PIO_PA20_IDX 20
#define PIO_PA21_IDX 21
#define PIO_PA22_IDX 22
#define PIO_PA23_IDX 23
#define PIO_PA24_IDX 24
#define PIO_PA25_IDX 25
#define PIO_PA26_IDX 26
#define PIO_PA27_IDX 27
#define PIO_PA28_IDX 28
#define PIO_PA29_IDX 29
#define PIO_PA30_IDX 30
#define PIO_PA31_IDX 31
#define PIO_PB0_IDX 32
#define PIO_PB1_IDX 33
#define PIO_PB2_IDX 34
#define PIO_PB3_IDX 35
#define PIO_PB4_IDX 36
#define PIO_PB5_IDX 37
#define PIO_PB6_IDX 38
#define PIO_PB7_IDX 39
#define PIO_PB8_IDX 40
#define PIO_PB9_IDX 41
#define PIO_PB12_IDX 44
#define PIO_PB13_IDX 45
#define PIO_PC0_IDX 64
#define PIO_PC1_IDX 65
#define PIO_PC2_IDX 66
#define PIO_PC3_IDX 67
#define PIO_PC4_IDX 68
#define PIO_PC5_IDX 69
#define PIO_PC6_IDX 70
#define PIO_PC7_IDX 71
#define PIO_PC8_IDX 72
#define PIO_PC9_IDX 73
#define PIO_PC10_IDX 74
#define PIO_PC11_IDX 75
#define PIO_PC12_IDX 76
#define PIO_PC13_IDX 77
#define PIO_PC14_IDX 78
#define PIO_PC15_IDX 79
#define PIO_PC16_IDX 80
#define PIO_PC17_IDX 81
#define PIO_PC18_IDX 82
#define PIO_PC19_IDX 83
#define PIO_PC20_IDX 84
#define PIO_PC21_IDX 85
#define PIO_PC22_IDX 86
#define PIO_PC23_IDX 87
#define PIO_PC24_IDX 88
#define PIO_PC25_IDX 89
#define PIO_PC26_IDX 90
#define PIO_PC27_IDX 91
#define PIO_PC28_IDX 92
#define PIO_PC29_IDX 93
#define PIO_PC30_IDX 94
#define PIO_PC31_IDX 95
#define PIO_PD0_IDX 96
#define PIO_PD1_IDX 97
#define PIO_PD2_IDX 98
#define PIO_PD3_IDX 99
#define PIO_PD4_IDX 100
#define PIO_PD5_IDX 101
#define PIO_PD6_IDX 102
#define PIO_PD7_IDX 103
#define PIO_PD8_IDX 104
#define PIO_PD9_IDX 105
#define PIO_PD10_IDX 106
#define PIO_PD11_IDX 107
#define PIO_PD12_IDX 108
#define PIO_PD13_IDX 109
#define PIO_PD14_IDX 110
#define PIO_PD15_IDX 111
#define PIO_PD16_IDX 112
#define PIO_PD17_IDX 113
#define PIO_PD18_IDX 114
#define PIO_PD19_IDX 115
#define PIO_PD20_IDX 116
#define PIO_PD21_IDX 117
#define PIO_PD22_IDX 118
#define PIO_PD23_IDX 119
#define PIO_PD24_IDX 120
#define PIO_PD25_IDX 121
#define PIO_PD26_IDX 122
#define PIO_PD27_IDX 123
#define PIO_PD28_IDX 124
#define PIO_PD29_IDX 125
#define PIO_PD30_IDX 126
#define PIO_PD31_IDX 127
#define PIO_PE0_IDX 128
#define PIO_PE1_IDX 129
#define PIO_PE2_IDX 130
#define PIO_PE3_IDX 131
#define PIO_PE4_IDX 132
#define PIO_PE5_IDX 133
# 23 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Application\\LedCtrl\\Led_Ctrl.c" 2







static void LED_TurnOn(uint8_t index);
static void LED_TurnOff(uint8_t index);
# 48 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Application\\LedCtrl\\Led_Ctrl.c"
static void LED_TurnOn(uint8_t index)
{

    if(index == 0)
    {

        ((Pio *)0x400E0E00U)->PIO_CODR |= (0x1u << 23);

    }
    else
    {

        ((Pio *)0x400E1200U)->PIO_CODR |= (0x1u << 9);
    }
}
static void LED_TurnOff(uint8_t index)
{
    if(index == 0)
    {
        ((Pio *)0x400E0E00U)->PIO_SODR |= (0x1u << 23);
    }
    else
    {
        ((Pio *)0x400E1200U)->PIO_SODR |= (0x1u << 9);
    }
}







void LedCtrl_Configure( void )
{

  PMC_EnablePeripheral((10));
  PMC_EnablePeripheral((12));


  ((Pio *)0x400E0E00U)->PIO_PER = (0x1u << 23);
  ((Pio *)0x400E1200U)->PIO_PER = (0x1u << 9);

  ((Pio *)0x400E0E00U)->PIO_OER = (0x1u << 23);
  ((Pio *)0x400E1200U)->PIO_OER = (0x1u << 9);

  ((Pio *)0x400E0E00U)->PIO_CODR |= (0x1u << 23);
  ((Pio *)0x400E1200U)->PIO_CODR |= (0x1u << 9);
}
# 106 "C:\\VScodeworkspace\\04_SchedulerBase\\04_SchedulerBase\\src\\Application\\LedCtrl\\Led_Ctrl.c"
void LedCtrl_BlinkingPattern(void)
{

 static uint8_t LocPatternIndex;

    LocPatternIndex++;

    switch ((LocPatternIndex))
    {
        case 1:
            LED_TurnOn(0);
            LED_TurnOn(1);
            break;
        case 11:
            LED_TurnOn(0);
            LED_TurnOn(1);
            break;
        case 3:
            LED_TurnOff(0);
            LED_TurnOff(1);
            break;
        case 13:
            LED_TurnOff(0);
            LED_TurnOff(1);
            break;
        case 101:
            LocPatternIndex = 0;
            break;
        default:
            break;
    }
}
