==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:07:53 ; elapsed = 00:12:58 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2132 ; free virtual = 9543
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:07:53 ; elapsed = 00:12:58 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2132 ; free virtual = 9543
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:07:54 ; elapsed = 00:12:59 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2129 ; free virtual = 9539
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:07:54 ; elapsed = 00:12:59 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2129 ; free virtual = 9539
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:07:54 ; elapsed = 00:12:59 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2127 ; free virtual = 9537
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:07:54 ; elapsed = 00:12:59 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2127 ; free virtual = 9537
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'div5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'div5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 250.8 seconds; current allocated memory: 71.038 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 71.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'div5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'div5/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'div5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'div5_fdiv_32ns_32ns_32_16_1' to 'div5_fdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'div5_fdiv_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'div5'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 71.315 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:07:54 ; elapsed = 00:12:59 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2125 ; free virtual = 9536
INFO: [SYSC 207-301] Generating SystemC RTL for div5.
INFO: [VHDL 208-304] Generating VHDL RTL for div5.
INFO: [VLOG 209-307] Generating Verilog RTL for div5.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_float_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_float_div/div6'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 60ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:05:49 ; elapsed = 00:11:45 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2295 ; free virtual = 9476
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:05:49 ; elapsed = 00:11:45 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2295 ; free virtual = 9476
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:05:49 ; elapsed = 00:11:46 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2296 ; free virtual = 9471
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:05:49 ; elapsed = 00:11:46 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2296 ; free virtual = 9471
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:05:49 ; elapsed = 00:11:46 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2295 ; free virtual = 9470
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:49 ; elapsed = 00:11:46 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2295 ; free virtual = 9470
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'div5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'div5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 237.86 seconds; current allocated memory: 70.756 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 70.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'div5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'div5/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'div5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'div5_fdiv_32ns_32ns_32_2_1' to 'div5_fdiv_32ns_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'div5_fdiv_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'div5'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 70.931 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:50 ; elapsed = 00:11:47 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2287 ; free virtual = 9463
INFO: [SYSC 207-301] Generating SystemC RTL for div5.
INFO: [VHDL 208-304] Generating VHDL RTL for div5.
INFO: [VLOG 209-307] Generating Verilog RTL for div5.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_float_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_float_div/div6'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

