{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672266335182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672266335188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 28 16:25:35 2022 " "Processing started: Wed Dec 28 16:25:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672266335188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672266335188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pong -c pong " "Command: quartus_map --read_settings_files=on --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672266335188 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672266335557 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672266335557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rel-Behavioral " "Found design unit 1: rel-Behavioral" {  } { { "rel.vhd" "" { Text "D:/Quartus/DD VLSI/Proyecto/rel.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672266343465 ""} { "Info" "ISGN_ENTITY_NAME" "1 rel " "Found entity 1: rel" {  } { { "rel.vhd" "" { Text "D:/Quartus/DD VLSI/Proyecto/rel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672266343465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672266343465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pong.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pong-Behavioral " "Found design unit 1: pong-Behavioral" {  } { { "pong.vhd" "" { Text "D:/Quartus/DD VLSI/Proyecto/pong.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672266343468 ""} { "Info" "ISGN_ENTITY_NAME" "1 pong " "Found entity 1: pong" {  } { { "pong.vhd" "" { Text "D:/Quartus/DD VLSI/Proyecto/pong.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672266343468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672266343468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cod7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cod7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cod7seg-Behavioral " "Found design unit 1: cod7seg-Behavioral" {  } { { "cod7seg.vhd" "" { Text "D:/Quartus/DD VLSI/Proyecto/cod7seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672266343469 ""} { "Info" "ISGN_ENTITY_NAME" "1 cod7seg " "Found entity 1: cod7seg" {  } { { "cod7seg.vhd" "" { Text "D:/Quartus/DD VLSI/Proyecto/cod7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672266343469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672266343469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-behavioral " "Found design unit 1: vga-behavioral" {  } { { "vga.vhd" "" { Text "D:/Quartus/DD VLSI/Proyecto/vga.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672266343471 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.vhd" "" { Text "D:/Quartus/DD VLSI/Proyecto/vga.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672266343471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672266343471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div-behavioral " "Found design unit 1: div-behavioral" {  } { { "div.vhd" "" { Text "D:/Quartus/DD VLSI/Proyecto/div.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672266343473 ""} { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.vhd" "" { Text "D:/Quartus/DD VLSI/Proyecto/div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672266343473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672266343473 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pong " "Elaborating entity \"pong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1672266343514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div div:R1 " "Elaborating entity \"div\" for hierarchy \"div:R1\"" {  } { { "pong.vhd" "R1" { Text "D:/Quartus/DD VLSI/Proyecto/pong.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672266343559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rel rel:R2 " "Elaborating entity \"rel\" for hierarchy \"rel:R2\"" {  } { { "pong.vhd" "R2" { Text "D:/Quartus/DD VLSI/Proyecto/pong.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672266343666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rel rel:R3 " "Elaborating entity \"rel\" for hierarchy \"rel:R3\"" {  } { { "pong.vhd" "R3" { Text "D:/Quartus/DD VLSI/Proyecto/pong.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672266343686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rel rel:R4 " "Elaborating entity \"rel\" for hierarchy \"rel:R4\"" {  } { { "pong.vhd" "R4" { Text "D:/Quartus/DD VLSI/Proyecto/pong.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672266343721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cod7seg cod7seg:C1 " "Elaborating entity \"cod7seg\" for hierarchy \"cod7seg:C1\"" {  } { { "pong.vhd" "C1" { Text "D:/Quartus/DD VLSI/Proyecto/pong.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672266343736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:V1 " "Elaborating entity \"vga\" for hierarchy \"vga:V1\"" {  } { { "pong.vhd" "V1" { Text "D:/Quartus/DD VLSI/Proyecto/pong.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672266343760 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "disp1\[7\] VCC " "Pin \"disp1\[7\]\" is stuck at VCC" {  } { { "pong.vhd" "" { Text "D:/Quartus/DD VLSI/Proyecto/pong.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672266344455 "|pong|disp1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp2\[7\] VCC " "Pin \"disp2\[7\]\" is stuck at VCC" {  } { { "pong.vhd" "" { Text "D:/Quartus/DD VLSI/Proyecto/pong.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672266344455 "|pong|disp2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp3\[7\] VCC " "Pin \"disp3\[7\]\" is stuck at VCC" {  } { { "pong.vhd" "" { Text "D:/Quartus/DD VLSI/Proyecto/pong.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672266344455 "|pong|disp3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp4\[7\] VCC " "Pin \"disp4\[7\]\" is stuck at VCC" {  } { { "pong.vhd" "" { Text "D:/Quartus/DD VLSI/Proyecto/pong.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672266344455 "|pong|disp4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp5\[7\] VCC " "Pin \"disp5\[7\]\" is stuck at VCC" {  } { { "pong.vhd" "" { Text "D:/Quartus/DD VLSI/Proyecto/pong.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672266344455 "|pong|disp5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp6\[7\] VCC " "Pin \"disp6\[7\]\" is stuck at VCC" {  } { { "pong.vhd" "" { Text "D:/Quartus/DD VLSI/Proyecto/pong.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672266344455 "|pong|disp6[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1672266344455 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1672266344535 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1672266345216 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672266345216 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "683 " "Implemented 683 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1672266345322 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1672266345322 ""} { "Info" "ICUT_CUT_TM_LCELLS" "615 " "Implemented 615 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1672266345322 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1672266345322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672266345333 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 28 16:25:45 2022 " "Processing ended: Wed Dec 28 16:25:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672266345333 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672266345333 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672266345333 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672266345333 ""}
