

================================================================
== Vitis HLS Report for 'server'
================================================================
* Date:           Tue Jul 19 22:46:45 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        echo_server_application_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  1.409 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      24|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|    1047|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1047|      69|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_133                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_94                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op18_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op22_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op27_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op29_write_state2    |       and|   0|  0|   2|           1|           1|
    |tmp_1_i_nbreadreq_fu_46_p3        |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_60_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  24|          12|          11|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done                           |   9|          2|    1|          2|
    |esa_dataFifo_blk_n                |   9|          2|    1|          2|
    |esa_sessionidFifo_blk_n           |   9|          2|    1|          2|
    |s_axis_rx_data_V_TDATA_blk_n      |   9|          2|    1|          2|
    |s_axis_rx_metadata_V_TDATA_blk_n  |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  45|         10|    5|         10|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+------+----+------+-----------+
    |              Name             |  FF  | LUT| Bits | Const Bits|
    +-------------------------------+------+----+------+-----------+
    |ap_CS_fsm                      |     1|   0|     1|          0|
    |ap_done_reg                    |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1        |     1|   0|     1|          0|
    |ksvs_fsmState_V                |     1|   0|     1|          0|
    |ksvs_fsmState_V_load_reg_112   |     1|   0|     1|          0|
    |s_axis_rx_data_V_read_reg_129  |  1024|   0|  1024|          0|
    |sessionID_reg_120              |    16|   0|    16|          0|
    |tmp_1_i_reg_116                |     1|   0|     1|          0|
    |tmp_i_reg_125                  |     1|   0|     1|          0|
    +-------------------------------+------+----+------+-----------+
    |Total                          |  1047|   0|  1047|          0|
    +-------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+------+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits |  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+------+------------+----------------------+--------------+
|ap_clk                       |   in|     1|  ap_ctrl_hs|                server|  return value|
|ap_rst                       |   in|     1|  ap_ctrl_hs|                server|  return value|
|ap_start                     |   in|     1|  ap_ctrl_hs|                server|  return value|
|ap_done                      |  out|     1|  ap_ctrl_hs|                server|  return value|
|ap_continue                  |   in|     1|  ap_ctrl_hs|                server|  return value|
|ap_idle                      |  out|     1|  ap_ctrl_hs|                server|  return value|
|ap_ready                     |  out|     1|  ap_ctrl_hs|                server|  return value|
|s_axis_rx_metadata_V_TVALID  |   in|     1|        axis|  s_axis_rx_metadata_V|       pointer|
|s_axis_rx_metadata_V_TDATA   |   in|    16|        axis|  s_axis_rx_metadata_V|       pointer|
|s_axis_rx_metadata_V_TREADY  |  out|     1|        axis|  s_axis_rx_metadata_V|       pointer|
|s_axis_rx_data_V_TVALID      |   in|     1|        axis|      s_axis_rx_data_V|       pointer|
|s_axis_rx_data_V_TDATA       |   in|  1024|        axis|      s_axis_rx_data_V|       pointer|
|s_axis_rx_data_V_TREADY      |  out|     1|        axis|      s_axis_rx_data_V|       pointer|
|esa_sessionidFifo_din        |  out|    16|     ap_fifo|     esa_sessionidFifo|       pointer|
|esa_sessionidFifo_full_n     |   in|     1|     ap_fifo|     esa_sessionidFifo|       pointer|
|esa_sessionidFifo_write      |  out|     1|     ap_fifo|     esa_sessionidFifo|       pointer|
|esa_dataFifo_din             |  out|  1024|     ap_fifo|          esa_dataFifo|       pointer|
|esa_dataFifo_full_n          |   in|     1|     ap_fifo|          esa_dataFifo|       pointer|
|esa_dataFifo_write           |  out|     1|     ap_fifo|          esa_dataFifo|       pointer|
+-----------------------------+-----+------+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.50>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %esa_dataFifo, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %esa_dataFifo, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %esa_dataFifo, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %esa_sessionidFifo, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %esa_sessionidFifo, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %esa_sessionidFifo, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %esa_dataFifo, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %esa_sessionidFifo, void @empty_1, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %s_axis_rx_data_V, void @empty_2, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %s_axis_rx_metadata_V, void @empty_2, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln168 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:168]   --->   Operation 13 'specpipeline' 'specpipeline_ln168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ksvs_fsmState_V_load = load i1 %ksvs_fsmState_V"   --->   Operation 14 'load' 'ksvs_fsmState_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln181 = br i1 %ksvs_fsmState_V_load, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:181]   --->   Operation 15 'br' 'br_ln181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i16P128A, i16 %s_axis_rx_metadata_V, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 16 'nbreadreq' 'tmp_1_i' <Predicate = (!ksvs_fsmState_V_load)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %tmp_1_i, void %server.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:184]   --->   Operation 17 'br' 'br_ln184' <Predicate = (!ksvs_fsmState_V_load)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sessionID = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %s_axis_rx_metadata_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 18 'read' 'sessionID' <Predicate = (!ksvs_fsmState_V_load & tmp_1_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln188 = store i1 1, i1 %ksvs_fsmState_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:188]   --->   Operation 19 'store' 'store_ln188' <Predicate = (!ksvs_fsmState_V_load & tmp_1_i)> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i1024P128A, i1024 %s_axis_rx_data_V, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 20 'nbreadreq' 'tmp_i' <Predicate = (ksvs_fsmState_V_load)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln192 = br i1 %tmp_i, void %server.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:192]   --->   Operation 21 'br' 'br_ln192' <Predicate = (ksvs_fsmState_V_load)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%s_axis_rx_data_V_read = read i1024 @_ssdm_op_Read.axis.volatile.i1024P128A, i1024 %s_axis_rx_data_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'read' 's_axis_rx_data_V_read' <Predicate = (ksvs_fsmState_V_load & tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %s_axis_rx_data_V_read, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'bitselect' 'currWord_last_V' <Predicate = (ksvs_fsmState_V_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln196 = br i1 %currWord_last_V, void %server.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:196]   --->   Operation 24 'br' 'br_ln196' <Predicate = (ksvs_fsmState_V_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln198 = store i1 0, i1 %ksvs_fsmState_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:198]   --->   Operation 25 'store' 'store_ln198' <Predicate = (ksvs_fsmState_V_load & tmp_i & currWord_last_V)> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln199 = br void %server.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:199]   --->   Operation 26 'br' 'br_ln199' <Predicate = (ksvs_fsmState_V_load & tmp_i & currWord_last_V)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.40>
ST_2 : Operation 27 [1/1] (1.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %esa_sessionidFifo, i16 %sessionID" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 27 'write' 'write_ln174' <Predicate = (!ksvs_fsmState_V_load & tmp_1_i)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 64> <FIFO>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln189 = br void %server.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/echo_server_application/echo_server_application.cpp:189]   --->   Operation 28 'br' 'br_ln189' <Predicate = (!ksvs_fsmState_V_load & tmp_1_i)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.35ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %esa_dataFifo, i1024 %s_axis_rx_data_V_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 29 'write' 'write_ln174' <Predicate = (ksvs_fsmState_V_load & tmp_i)> <Delay = 1.35> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2048> <FIFO>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_rx_metadata_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_rx_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ksvs_fsmState_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ esa_sessionidFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ esa_dataFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specinterface_ln0     (specinterface) [ 000]
specpipeline_ln168    (specpipeline ) [ 000]
ksvs_fsmState_V_load  (load         ) [ 011]
br_ln181              (br           ) [ 000]
tmp_1_i               (nbreadreq    ) [ 011]
br_ln184              (br           ) [ 000]
sessionID             (read         ) [ 011]
store_ln188           (store        ) [ 000]
tmp_i                 (nbreadreq    ) [ 011]
br_ln192              (br           ) [ 000]
s_axis_rx_data_V_read (read         ) [ 011]
currWord_last_V       (bitselect    ) [ 010]
br_ln196              (br           ) [ 000]
store_ln198           (store        ) [ 000]
br_ln199              (br           ) [ 000]
write_ln174           (write        ) [ 000]
br_ln189              (br           ) [ 000]
write_ln174           (write        ) [ 000]
ret_ln0               (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_rx_metadata_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_rx_metadata_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_axis_rx_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_rx_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ksvs_fsmState_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ksvs_fsmState_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="esa_sessionidFifo">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="esa_sessionidFifo"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="esa_dataFifo">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="esa_dataFifo"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i1024P128A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i1024P128A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="tmp_1_i_nbreadreq_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="0" index="1" bw="16" slack="0"/>
<pin id="49" dir="0" index="2" bw="1" slack="0"/>
<pin id="50" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1_i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="sessionID_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sessionID/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_i_nbreadreq_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="1024" slack="0"/>
<pin id="63" dir="0" index="2" bw="1" slack="0"/>
<pin id="64" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="s_axis_rx_data_V_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1024" slack="0"/>
<pin id="70" dir="0" index="1" bw="1024" slack="0"/>
<pin id="71" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axis_rx_data_V_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln174_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="0" index="2" bw="16" slack="1"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="write_ln174_write_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="0" slack="0"/>
<pin id="83" dir="0" index="1" bw="1024" slack="0"/>
<pin id="84" dir="0" index="2" bw="1024" slack="1"/>
<pin id="85" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="ksvs_fsmState_V_load_load_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ksvs_fsmState_V_load/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln188_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="currWord_last_V_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="1024" slack="0"/>
<pin id="101" dir="0" index="2" bw="11" slack="0"/>
<pin id="102" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln198_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln198/1 "/>
</bind>
</comp>

<comp id="112" class="1005" name="ksvs_fsmState_V_load_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ksvs_fsmState_V_load "/>
</bind>
</comp>

<comp id="116" class="1005" name="tmp_1_i_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="120" class="1005" name="sessionID_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="1"/>
<pin id="122" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sessionID "/>
</bind>
</comp>

<comp id="125" class="1005" name="tmp_i_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="129" class="1005" name="s_axis_rx_data_V_read_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1024" slack="1"/>
<pin id="131" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="s_axis_rx_data_V_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="26" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="53"><net_src comp="20" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="58"><net_src comp="28" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="32" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="20" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="72"><net_src comp="34" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="42" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="44" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="30" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="36" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="68" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="38" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="110"><net_src comp="40" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="88" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="46" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="54" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="128"><net_src comp="60" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="68" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="81" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_axis_rx_metadata_V | {}
	Port: s_axis_rx_data_V | {}
	Port: ksvs_fsmState_V | {1 }
	Port: esa_sessionidFifo | {2 }
	Port: esa_dataFifo | {2 }
 - Input state : 
	Port: server : s_axis_rx_metadata_V | {1 }
	Port: server : s_axis_rx_data_V | {1 }
	Port: server : ksvs_fsmState_V | {1 }
	Port: server : esa_sessionidFifo | {}
	Port: server : esa_dataFifo | {}
  - Chain level:
	State 1
		br_ln181 : 1
		br_ln196 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|
| Operation|          Functional Unit         |
|----------|----------------------------------|
| nbreadreq|      tmp_1_i_nbreadreq_fu_46     |
|          |       tmp_i_nbreadreq_fu_60      |
|----------|----------------------------------|
|   read   |       sessionID_read_fu_54       |
|          | s_axis_rx_data_V_read_read_fu_68 |
|----------|----------------------------------|
|   write  |      write_ln174_write_fu_74     |
|          |      write_ln174_write_fu_81     |
|----------|----------------------------------|
| bitselect|       currWord_last_V_fu_98      |
|----------|----------------------------------|
|   Total  |                                  |
|----------|----------------------------------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
| ksvs_fsmState_V_load_reg_112|    1   |
|s_axis_rx_data_V_read_reg_129|  1024  |
|      sessionID_reg_120      |   16   |
|       tmp_1_i_reg_116       |    1   |
|        tmp_i_reg_125        |    1   |
+-----------------------------+--------+
|            Total            |  1043  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|  Function |    -   |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |  1043  |
+-----------+--------+
|   Total   |  1043  |
+-----------+--------+
