# CE901_Implementation-of-RISCV-core-on-NEORV32-simulation

## Abstract

## 1. Background
* 1.1 [*RISCV*](https://github.com/BillZhu09/CE901_Implementation-of-RISCV-core-on-NEORV32-simulation/blob/main/RISCV)
* 1.2 [*SOC*]
* 1.3 [*CPU*]
* 1.4 [*Neorv32*]
* 1.5 [*Vivado*]
* 1.6 [*True Random Number Generator and Pseudo-Random Number Generator*]

## 2. Pre-setting
* 2.1 [*Linux Virtual Machine*]
* 2.2 [*Vivado*]

## 3. Methodology
* 3.1 [*Software toolchain*]
* 3.2 [*Hardware design*]

## 4. Result
* 4.1 [*Software Testing*]
* 4.2 [*Hardware Testing*]

## 5. Conclusion 

