// Seed: 2728545337
module module_0 (
    output wor   id_0,
    input  wor   id_1,
    input  uwire id_2#(.id_5((1)), .id_6(1'd0), .id_7(1)),
    output wand  id_3
);
  wire id_8 = id_6, id_9, id_10, id_11;
endmodule
module module_1 (
    inout wire id_0,
    input wor id_1,
    input wire id_2,
    input tri0 id_3,
    output wire id_4,
    input tri0 id_5,
    input tri1 id_6,
    input wor id_7,
    input tri1 id_8,
    output supply0 id_9
);
  assign id_4 = id_0 && (1);
  module_0(
      id_0, id_6, id_5, id_9
  );
endmodule
