MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  54.70ps 54.70ps 54.70ps 54.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  60.70ps 60.70ps 60.70ps 60.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  53.60ps 53.60ps 53.60ps 53.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  60.30ps 60.30ps 60.30ps 60.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  55.60ps 55.60ps 55.60ps 55.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  53.30ps 53.30ps 53.30ps 53.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  57.40ps 57.40ps 57.40ps 57.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  63.30ps 63.30ps 63.30ps 63.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  49.80ps 49.80ps 49.80ps 49.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  62.80ps 62.80ps 62.80ps 62.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  57.60ps 57.60ps 57.60ps 57.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  50.10ps 50.10ps 50.10ps 50.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  52.80ps 52.80ps 52.80ps 52.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  49.00ps 49.00ps 49.00ps 49.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  46.00ps 46.00ps 46.00ps 46.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  50.50ps 50.50ps 50.50ps 50.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  52.20ps 52.20ps 52.20ps 52.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  60.30ps 60.30ps 60.30ps 60.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  52.50ps 52.50ps 52.50ps 52.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  41.90ps 41.90ps 41.90ps 41.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  49.80ps 49.80ps 49.80ps 49.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  50.20ps 50.20ps 50.20ps 50.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  47.50ps 47.50ps 47.50ps 47.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  51.50ps 51.50ps 51.50ps 51.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  48.20ps 48.20ps 48.20ps 48.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  55.20ps 55.20ps 55.20ps 55.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  50.80ps 50.80ps 50.80ps 50.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  44.70ps 44.70ps 44.70ps 44.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  48.30ps 48.30ps 48.30ps 48.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  49.00ps 49.00ps 49.00ps 49.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  43.00ps 43.00ps 43.00ps 43.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  35.90ps 35.90ps 35.90ps 35.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  46.10ps 46.10ps 46.10ps 46.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  47.60ps 47.60ps 47.60ps 47.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  50.50ps 50.50ps 50.50ps 50.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  43.00ps 43.00ps 43.00ps 43.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  32.80ps 32.80ps 32.80ps 32.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  39.80ps 39.80ps 39.80ps 39.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  43.70ps 43.70ps 43.70ps 43.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][7]/CLK  33.60ps 33.60ps 33.60ps 33.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][7]/CLK  42.30ps 42.30ps 42.30ps 42.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][5]/CLK  42.70ps 42.70ps 42.70ps 42.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][5]/CLK  40.50ps 40.50ps 40.50ps 40.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][3]/CLK  33.30ps 33.30ps 33.30ps 33.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][29]/CLK  55.30ps 55.30ps 55.30ps 55.30ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[1]/CLK  38.30ps 38.30ps 38.30ps 38.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  32.60ps 32.60ps 32.60ps 32.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][27]/CLK  50.70ps 50.70ps 50.70ps 50.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][5]/CLK  36.40ps 36.40ps 36.40ps 36.40ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[4]/CLK  38.70ps 38.70ps 38.70ps 38.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  54.90ps 54.90ps 54.90ps 54.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  29.60ps 29.60ps 29.60ps 29.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  28.80ps 28.80ps 28.80ps 28.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][13]/CLK  30.40ps 30.40ps 30.40ps 30.40ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[3]/CLK  37.70ps 37.70ps 37.70ps 37.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][7]/CLK  25.60ps 25.60ps 25.60ps 25.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][2]/CLK  35.40ps 35.40ps 35.40ps 35.40ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[0]/CLK  31.40ps 31.40ps 31.40ps 31.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  36.40ps 36.40ps 36.40ps 36.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][3]/CLK  25.10ps 25.10ps 25.10ps 25.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  42.20ps 42.20ps 42.20ps 42.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][1]/CLK  28.40ps 28.40ps 28.40ps 28.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][4]/CLK  33.30ps 33.30ps 33.30ps 33.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][31]/CLK  44.50ps 44.50ps 44.50ps 44.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][3]/CLK  44.20ps 44.20ps 44.20ps 44.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][8]/CLK  30.80ps 30.80ps 30.80ps 30.80ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[2]/CLK  31.60ps 31.60ps 31.60ps 31.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][14]/CLK  31.40ps 31.40ps 31.40ps 31.40ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[5]/CLK  31.20ps 31.20ps 31.20ps 31.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][14]/CLK  31.00ps 31.00ps 31.00ps 31.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][10]/CLK  30.80ps 30.80ps 30.80ps 30.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][13]/CLK  29.50ps 29.50ps 29.50ps 29.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][13]/CLK  29.50ps 29.50ps 29.50ps 29.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][6]/CLK  28.50ps 28.50ps 28.50ps 28.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][12]/CLK  28.30ps 28.30ps 28.30ps 28.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][9]/CLK  28.10ps 28.10ps 28.10ps 28.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][14]/CLK  27.20ps 27.20ps 27.20ps 27.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][17]/CLK  26.70ps 26.70ps 26.70ps 26.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][11]/CLK  26.70ps 26.70ps 26.70ps 26.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][9]/CLK  25.70ps 25.70ps 25.70ps 25.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][21]/CLK  25.60ps 25.60ps 25.60ps 25.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][11]/CLK  25.10ps 25.10ps 25.10ps 25.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][16]/CLK  24.90ps 24.90ps 24.90ps 24.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][6]/CLK  21.50ps 21.50ps 21.50ps 21.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][1]/CLK  20.30ps 20.30ps 20.30ps 20.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][10]/CLK  19.90ps 19.90ps 19.90ps 19.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][8]/CLK  19.80ps 19.80ps 19.80ps 19.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][15]/CLK  19.70ps 19.70ps 19.70ps 19.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][12]/CLK  19.10ps 19.10ps 19.10ps 19.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][21]/CLK  18.50ps 18.50ps 18.50ps 18.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][5]/CLK  18.30ps 18.30ps 18.30ps 18.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][6]/CLK  18.00ps 18.00ps 18.00ps 18.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][0]/CLK  17.00ps 17.00ps 17.00ps 17.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][8]/CLK  16.60ps 16.60ps 16.60ps 16.60ps 0pf view_tc
MacroModel pin core_e_reg_reg[8]/CLK  11.50ps 11.50ps 11.50ps 11.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][12]/CLK  12.70ps 12.70ps 12.70ps 12.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][22]/CLK  12.40ps 12.40ps 12.40ps 12.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][11]/CLK  10.90ps 10.90ps 10.90ps 10.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][9]/CLK  10.80ps 10.80ps 10.80ps 10.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][3]/CLK  10.70ps 10.70ps 10.70ps 10.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][4]/CLK  10.60ps 10.60ps 10.60ps 10.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][16]/CLK  10.60ps 10.60ps 10.60ps 10.60ps 0pf view_tc
