#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* C0o */
C0o__0__MASK EQU 0x80
C0o__0__PC EQU CYREG_PRT0_PC7
C0o__0__PORT EQU 0
C0o__0__SHIFT EQU 7
C0o__AG EQU CYREG_PRT0_AG
C0o__AMUX EQU CYREG_PRT0_AMUX
C0o__BIE EQU CYREG_PRT0_BIE
C0o__BIT_MASK EQU CYREG_PRT0_BIT_MASK
C0o__BYP EQU CYREG_PRT0_BYP
C0o__CTL EQU CYREG_PRT0_CTL
C0o__DM0 EQU CYREG_PRT0_DM0
C0o__DM1 EQU CYREG_PRT0_DM1
C0o__DM2 EQU CYREG_PRT0_DM2
C0o__DR EQU CYREG_PRT0_DR
C0o__INP_DIS EQU CYREG_PRT0_INP_DIS
C0o__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
C0o__LCD_EN EQU CYREG_PRT0_LCD_EN
C0o__MASK EQU 0x80
C0o__PORT EQU 0
C0o__PRT EQU CYREG_PRT0_PRT
C0o__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
C0o__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
C0o__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
C0o__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
C0o__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
C0o__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
C0o__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
C0o__PS EQU CYREG_PRT0_PS
C0o__SHIFT EQU 7
C0o__SLW EQU CYREG_PRT0_SLW

/* C1o */
C1o__0__MASK EQU 0x20
C1o__0__PC EQU CYREG_PRT3_PC5
C1o__0__PORT EQU 3
C1o__0__SHIFT EQU 5
C1o__AG EQU CYREG_PRT3_AG
C1o__AMUX EQU CYREG_PRT3_AMUX
C1o__BIE EQU CYREG_PRT3_BIE
C1o__BIT_MASK EQU CYREG_PRT3_BIT_MASK
C1o__BYP EQU CYREG_PRT3_BYP
C1o__CTL EQU CYREG_PRT3_CTL
C1o__DM0 EQU CYREG_PRT3_DM0
C1o__DM1 EQU CYREG_PRT3_DM1
C1o__DM2 EQU CYREG_PRT3_DM2
C1o__DR EQU CYREG_PRT3_DR
C1o__INP_DIS EQU CYREG_PRT3_INP_DIS
C1o__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
C1o__LCD_EN EQU CYREG_PRT3_LCD_EN
C1o__MASK EQU 0x20
C1o__PORT EQU 3
C1o__PRT EQU CYREG_PRT3_PRT
C1o__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
C1o__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
C1o__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
C1o__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
C1o__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
C1o__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
C1o__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
C1o__PS EQU CYREG_PRT3_PS
C1o__SHIFT EQU 5
C1o__SLW EQU CYREG_PRT3_SLW

/* C2o */
C2o__0__MASK EQU 0x40
C2o__0__PC EQU CYREG_PRT0_PC6
C2o__0__PORT EQU 0
C2o__0__SHIFT EQU 6
C2o__AG EQU CYREG_PRT0_AG
C2o__AMUX EQU CYREG_PRT0_AMUX
C2o__BIE EQU CYREG_PRT0_BIE
C2o__BIT_MASK EQU CYREG_PRT0_BIT_MASK
C2o__BYP EQU CYREG_PRT0_BYP
C2o__CTL EQU CYREG_PRT0_CTL
C2o__DM0 EQU CYREG_PRT0_DM0
C2o__DM1 EQU CYREG_PRT0_DM1
C2o__DM2 EQU CYREG_PRT0_DM2
C2o__DR EQU CYREG_PRT0_DR
C2o__INP_DIS EQU CYREG_PRT0_INP_DIS
C2o__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
C2o__LCD_EN EQU CYREG_PRT0_LCD_EN
C2o__MASK EQU 0x40
C2o__PORT EQU 0
C2o__PRT EQU CYREG_PRT0_PRT
C2o__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
C2o__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
C2o__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
C2o__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
C2o__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
C2o__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
C2o__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
C2o__PS EQU CYREG_PRT0_PS
C2o__SHIFT EQU 6
C2o__SLW EQU CYREG_PRT0_SLW

/* C3o */
C3o__0__MASK EQU 0x08
C3o__0__PC EQU CYREG_PRT3_PC3
C3o__0__PORT EQU 3
C3o__0__SHIFT EQU 3
C3o__AG EQU CYREG_PRT3_AG
C3o__AMUX EQU CYREG_PRT3_AMUX
C3o__BIE EQU CYREG_PRT3_BIE
C3o__BIT_MASK EQU CYREG_PRT3_BIT_MASK
C3o__BYP EQU CYREG_PRT3_BYP
C3o__CTL EQU CYREG_PRT3_CTL
C3o__DM0 EQU CYREG_PRT3_DM0
C3o__DM1 EQU CYREG_PRT3_DM1
C3o__DM2 EQU CYREG_PRT3_DM2
C3o__DR EQU CYREG_PRT3_DR
C3o__INP_DIS EQU CYREG_PRT3_INP_DIS
C3o__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
C3o__LCD_EN EQU CYREG_PRT3_LCD_EN
C3o__MASK EQU 0x08
C3o__PORT EQU 3
C3o__PRT EQU CYREG_PRT3_PRT
C3o__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
C3o__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
C3o__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
C3o__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
C3o__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
C3o__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
C3o__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
C3o__PS EQU CYREG_PRT3_PS
C3o__SHIFT EQU 3
C3o__SLW EQU CYREG_PRT3_SLW

/* OA0m */
OA0m__0__MASK EQU 0x08
OA0m__0__PC EQU CYREG_PRT0_PC3
OA0m__0__PORT EQU 0
OA0m__0__SHIFT EQU 3
OA0m__AG EQU CYREG_PRT0_AG
OA0m__AMUX EQU CYREG_PRT0_AMUX
OA0m__BIE EQU CYREG_PRT0_BIE
OA0m__BIT_MASK EQU CYREG_PRT0_BIT_MASK
OA0m__BYP EQU CYREG_PRT0_BYP
OA0m__CTL EQU CYREG_PRT0_CTL
OA0m__DM0 EQU CYREG_PRT0_DM0
OA0m__DM1 EQU CYREG_PRT0_DM1
OA0m__DM2 EQU CYREG_PRT0_DM2
OA0m__DR EQU CYREG_PRT0_DR
OA0m__INP_DIS EQU CYREG_PRT0_INP_DIS
OA0m__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
OA0m__LCD_EN EQU CYREG_PRT0_LCD_EN
OA0m__MASK EQU 0x08
OA0m__PORT EQU 0
OA0m__PRT EQU CYREG_PRT0_PRT
OA0m__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
OA0m__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
OA0m__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
OA0m__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
OA0m__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
OA0m__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
OA0m__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
OA0m__PS EQU CYREG_PRT0_PS
OA0m__SHIFT EQU 3
OA0m__SLW EQU CYREG_PRT0_SLW

/* OA0o */
OA0o__0__MASK EQU 0x02
OA0o__0__PC EQU CYREG_PRT0_PC1
OA0o__0__PORT EQU 0
OA0o__0__SHIFT EQU 1
OA0o__AG EQU CYREG_PRT0_AG
OA0o__AMUX EQU CYREG_PRT0_AMUX
OA0o__BIE EQU CYREG_PRT0_BIE
OA0o__BIT_MASK EQU CYREG_PRT0_BIT_MASK
OA0o__BYP EQU CYREG_PRT0_BYP
OA0o__CTL EQU CYREG_PRT0_CTL
OA0o__DM0 EQU CYREG_PRT0_DM0
OA0o__DM1 EQU CYREG_PRT0_DM1
OA0o__DM2 EQU CYREG_PRT0_DM2
OA0o__DR EQU CYREG_PRT0_DR
OA0o__INP_DIS EQU CYREG_PRT0_INP_DIS
OA0o__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
OA0o__LCD_EN EQU CYREG_PRT0_LCD_EN
OA0o__MASK EQU 0x02
OA0o__PORT EQU 0
OA0o__PRT EQU CYREG_PRT0_PRT
OA0o__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
OA0o__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
OA0o__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
OA0o__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
OA0o__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
OA0o__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
OA0o__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
OA0o__PS EQU CYREG_PRT0_PS
OA0o__SHIFT EQU 1
OA0o__SLW EQU CYREG_PRT0_SLW

/* OA1m */
OA1m__0__MASK EQU 0x10
OA1m__0__PC EQU CYREG_PRT3_PC4
OA1m__0__PORT EQU 3
OA1m__0__SHIFT EQU 4
OA1m__AG EQU CYREG_PRT3_AG
OA1m__AMUX EQU CYREG_PRT3_AMUX
OA1m__BIE EQU CYREG_PRT3_BIE
OA1m__BIT_MASK EQU CYREG_PRT3_BIT_MASK
OA1m__BYP EQU CYREG_PRT3_BYP
OA1m__CTL EQU CYREG_PRT3_CTL
OA1m__DM0 EQU CYREG_PRT3_DM0
OA1m__DM1 EQU CYREG_PRT3_DM1
OA1m__DM2 EQU CYREG_PRT3_DM2
OA1m__DR EQU CYREG_PRT3_DR
OA1m__INP_DIS EQU CYREG_PRT3_INP_DIS
OA1m__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
OA1m__LCD_EN EQU CYREG_PRT3_LCD_EN
OA1m__MASK EQU 0x10
OA1m__PORT EQU 3
OA1m__PRT EQU CYREG_PRT3_PRT
OA1m__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
OA1m__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
OA1m__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
OA1m__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
OA1m__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
OA1m__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
OA1m__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
OA1m__PS EQU CYREG_PRT3_PS
OA1m__SHIFT EQU 4
OA1m__SLW EQU CYREG_PRT3_SLW

/* OA1o */
OA1o__0__MASK EQU 0x40
OA1o__0__PC EQU CYREG_PRT3_PC6
OA1o__0__PORT EQU 3
OA1o__0__SHIFT EQU 6
OA1o__AG EQU CYREG_PRT3_AG
OA1o__AMUX EQU CYREG_PRT3_AMUX
OA1o__BIE EQU CYREG_PRT3_BIE
OA1o__BIT_MASK EQU CYREG_PRT3_BIT_MASK
OA1o__BYP EQU CYREG_PRT3_BYP
OA1o__CTL EQU CYREG_PRT3_CTL
OA1o__DM0 EQU CYREG_PRT3_DM0
OA1o__DM1 EQU CYREG_PRT3_DM1
OA1o__DM2 EQU CYREG_PRT3_DM2
OA1o__DR EQU CYREG_PRT3_DR
OA1o__INP_DIS EQU CYREG_PRT3_INP_DIS
OA1o__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
OA1o__LCD_EN EQU CYREG_PRT3_LCD_EN
OA1o__MASK EQU 0x40
OA1o__PORT EQU 3
OA1o__PRT EQU CYREG_PRT3_PRT
OA1o__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
OA1o__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
OA1o__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
OA1o__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
OA1o__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
OA1o__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
OA1o__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
OA1o__PS EQU CYREG_PRT3_PS
OA1o__SHIFT EQU 6
OA1o__SLW EQU CYREG_PRT3_SLW

/* OA2m */
OA2m__0__MASK EQU 0x20
OA2m__0__PC EQU CYREG_PRT0_PC5
OA2m__0__PORT EQU 0
OA2m__0__SHIFT EQU 5
OA2m__AG EQU CYREG_PRT0_AG
OA2m__AMUX EQU CYREG_PRT0_AMUX
OA2m__BIE EQU CYREG_PRT0_BIE
OA2m__BIT_MASK EQU CYREG_PRT0_BIT_MASK
OA2m__BYP EQU CYREG_PRT0_BYP
OA2m__CTL EQU CYREG_PRT0_CTL
OA2m__DM0 EQU CYREG_PRT0_DM0
OA2m__DM1 EQU CYREG_PRT0_DM1
OA2m__DM2 EQU CYREG_PRT0_DM2
OA2m__DR EQU CYREG_PRT0_DR
OA2m__INP_DIS EQU CYREG_PRT0_INP_DIS
OA2m__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
OA2m__LCD_EN EQU CYREG_PRT0_LCD_EN
OA2m__MASK EQU 0x20
OA2m__PORT EQU 0
OA2m__PRT EQU CYREG_PRT0_PRT
OA2m__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
OA2m__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
OA2m__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
OA2m__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
OA2m__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
OA2m__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
OA2m__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
OA2m__PS EQU CYREG_PRT0_PS
OA2m__SHIFT EQU 5
OA2m__SLW EQU CYREG_PRT0_SLW

/* OA2o */
OA2o__0__MASK EQU 0x01
OA2o__0__PC EQU CYREG_PRT0_PC0
OA2o__0__PORT EQU 0
OA2o__0__SHIFT EQU 0
OA2o__AG EQU CYREG_PRT0_AG
OA2o__AMUX EQU CYREG_PRT0_AMUX
OA2o__BIE EQU CYREG_PRT0_BIE
OA2o__BIT_MASK EQU CYREG_PRT0_BIT_MASK
OA2o__BYP EQU CYREG_PRT0_BYP
OA2o__CTL EQU CYREG_PRT0_CTL
OA2o__DM0 EQU CYREG_PRT0_DM0
OA2o__DM1 EQU CYREG_PRT0_DM1
OA2o__DM2 EQU CYREG_PRT0_DM2
OA2o__DR EQU CYREG_PRT0_DR
OA2o__INP_DIS EQU CYREG_PRT0_INP_DIS
OA2o__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
OA2o__LCD_EN EQU CYREG_PRT0_LCD_EN
OA2o__MASK EQU 0x01
OA2o__PORT EQU 0
OA2o__PRT EQU CYREG_PRT0_PRT
OA2o__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
OA2o__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
OA2o__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
OA2o__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
OA2o__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
OA2o__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
OA2o__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
OA2o__PS EQU CYREG_PRT0_PS
OA2o__SHIFT EQU 0
OA2o__SLW EQU CYREG_PRT0_SLW

/* OA3m */
OA3m__0__MASK EQU 0x04
OA3m__0__PC EQU CYREG_PRT3_PC2
OA3m__0__PORT EQU 3
OA3m__0__SHIFT EQU 2
OA3m__AG EQU CYREG_PRT3_AG
OA3m__AMUX EQU CYREG_PRT3_AMUX
OA3m__BIE EQU CYREG_PRT3_BIE
OA3m__BIT_MASK EQU CYREG_PRT3_BIT_MASK
OA3m__BYP EQU CYREG_PRT3_BYP
OA3m__CTL EQU CYREG_PRT3_CTL
OA3m__DM0 EQU CYREG_PRT3_DM0
OA3m__DM1 EQU CYREG_PRT3_DM1
OA3m__DM2 EQU CYREG_PRT3_DM2
OA3m__DR EQU CYREG_PRT3_DR
OA3m__INP_DIS EQU CYREG_PRT3_INP_DIS
OA3m__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
OA3m__LCD_EN EQU CYREG_PRT3_LCD_EN
OA3m__MASK EQU 0x04
OA3m__PORT EQU 3
OA3m__PRT EQU CYREG_PRT3_PRT
OA3m__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
OA3m__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
OA3m__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
OA3m__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
OA3m__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
OA3m__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
OA3m__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
OA3m__PS EQU CYREG_PRT3_PS
OA3m__SHIFT EQU 2
OA3m__SLW EQU CYREG_PRT3_SLW

/* OA3o */
OA3o__0__MASK EQU 0x80
OA3o__0__PC EQU CYREG_PRT3_PC7
OA3o__0__PORT EQU 3
OA3o__0__SHIFT EQU 7
OA3o__AG EQU CYREG_PRT3_AG
OA3o__AMUX EQU CYREG_PRT3_AMUX
OA3o__BIE EQU CYREG_PRT3_BIE
OA3o__BIT_MASK EQU CYREG_PRT3_BIT_MASK
OA3o__BYP EQU CYREG_PRT3_BYP
OA3o__CTL EQU CYREG_PRT3_CTL
OA3o__DM0 EQU CYREG_PRT3_DM0
OA3o__DM1 EQU CYREG_PRT3_DM1
OA3o__DM2 EQU CYREG_PRT3_DM2
OA3o__DR EQU CYREG_PRT3_DR
OA3o__INP_DIS EQU CYREG_PRT3_INP_DIS
OA3o__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
OA3o__LCD_EN EQU CYREG_PRT3_LCD_EN
OA3o__MASK EQU 0x80
OA3o__PORT EQU 3
OA3o__PRT EQU CYREG_PRT3_PRT
OA3o__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
OA3o__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
OA3o__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
OA3o__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
OA3o__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
OA3o__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
OA3o__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
OA3o__PS EQU CYREG_PRT3_PS
OA3o__SHIFT EQU 7
OA3o__SLW EQU CYREG_PRT3_SLW

/* RxDMA */
RxDMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
RxDMA__DRQ_NUMBER EQU 0
RxDMA__NUMBEROF_TDS EQU 0
RxDMA__PRIORITY EQU 0
RxDMA__TERMIN_EN EQU 0
RxDMA__TERMIN_SEL EQU 0
RxDMA__TERMOUT0_EN EQU 1
RxDMA__TERMOUT0_SEL EQU 0
RxDMA__TERMOUT1_EN EQU 0
RxDMA__TERMOUT1_SEL EQU 0

/* USBFS_arb_int */
USBFS_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_arb_int__INTC_MASK EQU 0x400000
USBFS_arb_int__INTC_NUMBER EQU 22
USBFS_arb_int__INTC_PRIOR_NUM EQU 7
USBFS_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBFS_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBFS_bus_reset */
USBFS_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_bus_reset__INTC_MASK EQU 0x800000
USBFS_bus_reset__INTC_NUMBER EQU 23
USBFS_bus_reset__INTC_PRIOR_NUM EQU 7
USBFS_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBFS_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBFS_Dm */
USBFS_Dm__0__MASK EQU 0x80
USBFS_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBFS_Dm__0__PORT EQU 15
USBFS_Dm__0__SHIFT EQU 7
USBFS_Dm__AG EQU CYREG_PRT15_AG
USBFS_Dm__AMUX EQU CYREG_PRT15_AMUX
USBFS_Dm__BIE EQU CYREG_PRT15_BIE
USBFS_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBFS_Dm__BYP EQU CYREG_PRT15_BYP
USBFS_Dm__CTL EQU CYREG_PRT15_CTL
USBFS_Dm__DM0 EQU CYREG_PRT15_DM0
USBFS_Dm__DM1 EQU CYREG_PRT15_DM1
USBFS_Dm__DM2 EQU CYREG_PRT15_DM2
USBFS_Dm__DR EQU CYREG_PRT15_DR
USBFS_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBFS_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBFS_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBFS_Dm__MASK EQU 0x80
USBFS_Dm__PORT EQU 15
USBFS_Dm__PRT EQU CYREG_PRT15_PRT
USBFS_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBFS_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBFS_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBFS_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBFS_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBFS_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBFS_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBFS_Dm__PS EQU CYREG_PRT15_PS
USBFS_Dm__SHIFT EQU 7
USBFS_Dm__SLW EQU CYREG_PRT15_SLW

/* USBFS_Dp */
USBFS_Dp__0__MASK EQU 0x40
USBFS_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBFS_Dp__0__PORT EQU 15
USBFS_Dp__0__SHIFT EQU 6
USBFS_Dp__AG EQU CYREG_PRT15_AG
USBFS_Dp__AMUX EQU CYREG_PRT15_AMUX
USBFS_Dp__BIE EQU CYREG_PRT15_BIE
USBFS_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBFS_Dp__BYP EQU CYREG_PRT15_BYP
USBFS_Dp__CTL EQU CYREG_PRT15_CTL
USBFS_Dp__DM0 EQU CYREG_PRT15_DM0
USBFS_Dp__DM1 EQU CYREG_PRT15_DM1
USBFS_Dp__DM2 EQU CYREG_PRT15_DM2
USBFS_Dp__DR EQU CYREG_PRT15_DR
USBFS_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBFS_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBFS_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBFS_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBFS_Dp__MASK EQU 0x40
USBFS_Dp__PORT EQU 15
USBFS_Dp__PRT EQU CYREG_PRT15_PRT
USBFS_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBFS_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBFS_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBFS_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBFS_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBFS_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBFS_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBFS_Dp__PS EQU CYREG_PRT15_PS
USBFS_Dp__SHIFT EQU 6
USBFS_Dp__SLW EQU CYREG_PRT15_SLW
USBFS_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

/* USBFS_dp_int */
USBFS_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_dp_int__INTC_MASK EQU 0x1000
USBFS_dp_int__INTC_NUMBER EQU 12
USBFS_dp_int__INTC_PRIOR_NUM EQU 7
USBFS_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBFS_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBFS_ep_0 */
USBFS_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_0__INTC_MASK EQU 0x1000000
USBFS_ep_0__INTC_NUMBER EQU 24
USBFS_ep_0__INTC_PRIOR_NUM EQU 7
USBFS_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBFS_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBFS_ep_2 */
USBFS_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_2__INTC_MASK EQU 0x02
USBFS_ep_2__INTC_NUMBER EQU 1
USBFS_ep_2__INTC_PRIOR_NUM EQU 7
USBFS_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
USBFS_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBFS_ep_6 */
USBFS_ep_6__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ep_6__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ep_6__INTC_MASK EQU 0x04
USBFS_ep_6__INTC_NUMBER EQU 2
USBFS_ep_6__INTC_PRIOR_NUM EQU 7
USBFS_ep_6__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBFS_ep_6__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ep_6__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBFS_ep2 */
USBFS_ep2__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
USBFS_ep2__DRQ_NUMBER EQU 1
USBFS_ep2__NUMBEROF_TDS EQU 0
USBFS_ep2__PRIORITY EQU 2
USBFS_ep2__TERMIN_EN EQU 1
USBFS_ep2__TERMIN_SEL EQU 0
USBFS_ep2__TERMOUT0_EN EQU 0
USBFS_ep2__TERMOUT0_SEL EQU 0
USBFS_ep2__TERMOUT1_EN EQU 0
USBFS_ep2__TERMOUT1_SEL EQU 0

/* USBFS_ep6 */
USBFS_ep6__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
USBFS_ep6__DRQ_NUMBER EQU 5
USBFS_ep6__NUMBEROF_TDS EQU 0
USBFS_ep6__PRIORITY EQU 2
USBFS_ep6__TERMIN_EN EQU 1
USBFS_ep6__TERMIN_SEL EQU 0
USBFS_ep6__TERMOUT0_EN EQU 0
USBFS_ep6__TERMOUT0_SEL EQU 0
USBFS_ep6__TERMOUT1_EN EQU 0
USBFS_ep6__TERMOUT1_SEL EQU 0

/* USBFS_ord_int */
USBFS_ord_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_ord_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_ord_int__INTC_MASK EQU 0x2000000
USBFS_ord_int__INTC_NUMBER EQU 25
USBFS_ord_int__INTC_PRIOR_NUM EQU 7
USBFS_ord_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_25
USBFS_ord_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_ord_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBFS_sof_int */
USBFS_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_sof_int__INTC_MASK EQU 0x200000
USBFS_sof_int__INTC_NUMBER EQU 21
USBFS_sof_int__INTC_PRIOR_NUM EQU 7
USBFS_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBFS_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBFS_USB */
USBFS_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBFS_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBFS_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBFS_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBFS_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBFS_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBFS_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBFS_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBFS_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBFS_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBFS_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBFS_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBFS_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBFS_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBFS_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBFS_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBFS_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBFS_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBFS_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBFS_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBFS_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBFS_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBFS_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBFS_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBFS_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBFS_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBFS_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBFS_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBFS_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBFS_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBFS_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBFS_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBFS_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBFS_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBFS_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBFS_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBFS_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBFS_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBFS_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBFS_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBFS_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBFS_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBFS_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBFS_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBFS_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBFS_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBFS_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBFS_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBFS_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBFS_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBFS_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBFS_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBFS_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBFS_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBFS_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBFS_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBFS_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBFS_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBFS_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBFS_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBFS_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBFS_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBFS_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBFS_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBFS_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBFS_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBFS_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBFS_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBFS_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBFS_USB__CR0 EQU CYREG_USB_CR0
USBFS_USB__CR1 EQU CYREG_USB_CR1
USBFS_USB__CWA EQU CYREG_USB_CWA
USBFS_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBFS_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBFS_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBFS_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBFS_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBFS_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBFS_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBFS_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBFS_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBFS_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBFS_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBFS_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBFS_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBFS_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBFS_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBFS_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBFS_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBFS_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBFS_USB__PM_ACT_MSK EQU 0x01
USBFS_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBFS_USB__PM_STBY_MSK EQU 0x01
USBFS_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBFS_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBFS_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBFS_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBFS_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBFS_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBFS_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBFS_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBFS_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBFS_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBFS_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBFS_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBFS_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBFS_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBFS_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBFS_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBFS_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBFS_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBFS_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBFS_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBFS_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBFS_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBFS_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBFS_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBFS_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBFS_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBFS_USB__SOF0 EQU CYREG_USB_SOF0
USBFS_USB__SOF1 EQU CYREG_USB_SOF1
USBFS_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBFS_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBFS_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* Comp_0_ctComp */
Comp_0_ctComp__CLK EQU CYREG_CMP0_CLK
Comp_0_ctComp__CMP_MASK EQU 0x01
Comp_0_ctComp__CMP_NUMBER EQU 0
Comp_0_ctComp__CR EQU CYREG_CMP0_CR
Comp_0_ctComp__LUT__CR EQU CYREG_LUT0_CR
Comp_0_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_0_ctComp__LUT__MSK_MASK EQU 0x01
Comp_0_ctComp__LUT__MSK_SHIFT EQU 0
Comp_0_ctComp__LUT__MX EQU CYREG_LUT0_MX
Comp_0_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_0_ctComp__LUT__SR_MASK EQU 0x01
Comp_0_ctComp__LUT__SR_SHIFT EQU 0
Comp_0_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_0_ctComp__PM_ACT_MSK EQU 0x01
Comp_0_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_0_ctComp__PM_STBY_MSK EQU 0x01
Comp_0_ctComp__SW0 EQU CYREG_CMP0_SW0
Comp_0_ctComp__SW2 EQU CYREG_CMP0_SW2
Comp_0_ctComp__SW3 EQU CYREG_CMP0_SW3
Comp_0_ctComp__SW4 EQU CYREG_CMP0_SW4
Comp_0_ctComp__SW6 EQU CYREG_CMP0_SW6
Comp_0_ctComp__TR0 EQU CYREG_CMP0_TR0
Comp_0_ctComp__TR1 EQU CYREG_CMP0_TR1
Comp_0_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR0
Comp_0_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
Comp_0_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR1
Comp_0_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
Comp_0_ctComp__WRK EQU CYREG_CMP_WRK
Comp_0_ctComp__WRK_MASK EQU 0x01
Comp_0_ctComp__WRK_SHIFT EQU 0

/* Comp_1_ctComp */
Comp_1_ctComp__CLK EQU CYREG_CMP3_CLK
Comp_1_ctComp__CMP_MASK EQU 0x08
Comp_1_ctComp__CMP_NUMBER EQU 3
Comp_1_ctComp__CR EQU CYREG_CMP3_CR
Comp_1_ctComp__LUT__CR EQU CYREG_LUT3_CR
Comp_1_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_1_ctComp__LUT__MSK_MASK EQU 0x08
Comp_1_ctComp__LUT__MSK_SHIFT EQU 3
Comp_1_ctComp__LUT__MX EQU CYREG_LUT3_MX
Comp_1_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_1_ctComp__LUT__SR_MASK EQU 0x08
Comp_1_ctComp__LUT__SR_SHIFT EQU 3
Comp_1_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_1_ctComp__PM_ACT_MSK EQU 0x08
Comp_1_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_1_ctComp__PM_STBY_MSK EQU 0x08
Comp_1_ctComp__SW0 EQU CYREG_CMP3_SW0
Comp_1_ctComp__SW2 EQU CYREG_CMP3_SW2
Comp_1_ctComp__SW3 EQU CYREG_CMP3_SW3
Comp_1_ctComp__SW4 EQU CYREG_CMP3_SW4
Comp_1_ctComp__SW6 EQU CYREG_CMP3_SW6
Comp_1_ctComp__TR0 EQU CYREG_CMP3_TR0
Comp_1_ctComp__TR1 EQU CYREG_CMP3_TR1
Comp_1_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR0
Comp_1_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
Comp_1_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR1
Comp_1_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
Comp_1_ctComp__WRK EQU CYREG_CMP_WRK
Comp_1_ctComp__WRK_MASK EQU 0x08
Comp_1_ctComp__WRK_SHIFT EQU 3

/* Comp_2_ctComp */
Comp_2_ctComp__CLK EQU CYREG_CMP1_CLK
Comp_2_ctComp__CMP_MASK EQU 0x02
Comp_2_ctComp__CMP_NUMBER EQU 1
Comp_2_ctComp__CR EQU CYREG_CMP1_CR
Comp_2_ctComp__LUT__CR EQU CYREG_LUT1_CR
Comp_2_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_2_ctComp__LUT__MSK_MASK EQU 0x02
Comp_2_ctComp__LUT__MSK_SHIFT EQU 1
Comp_2_ctComp__LUT__MX EQU CYREG_LUT1_MX
Comp_2_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_2_ctComp__LUT__SR_MASK EQU 0x02
Comp_2_ctComp__LUT__SR_SHIFT EQU 1
Comp_2_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_2_ctComp__PM_ACT_MSK EQU 0x02
Comp_2_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_2_ctComp__PM_STBY_MSK EQU 0x02
Comp_2_ctComp__SW0 EQU CYREG_CMP1_SW0
Comp_2_ctComp__SW2 EQU CYREG_CMP1_SW2
Comp_2_ctComp__SW3 EQU CYREG_CMP1_SW3
Comp_2_ctComp__SW4 EQU CYREG_CMP1_SW4
Comp_2_ctComp__SW6 EQU CYREG_CMP1_SW6
Comp_2_ctComp__TR0 EQU CYREG_CMP1_TR0
Comp_2_ctComp__TR1 EQU CYREG_CMP1_TR1
Comp_2_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR0
Comp_2_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
Comp_2_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR1
Comp_2_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
Comp_2_ctComp__WRK EQU CYREG_CMP_WRK
Comp_2_ctComp__WRK_MASK EQU 0x02
Comp_2_ctComp__WRK_SHIFT EQU 1

/* Comp_3_ctComp */
Comp_3_ctComp__CLK EQU CYREG_CMP2_CLK
Comp_3_ctComp__CMP_MASK EQU 0x04
Comp_3_ctComp__CMP_NUMBER EQU 2
Comp_3_ctComp__CR EQU CYREG_CMP2_CR
Comp_3_ctComp__LUT__CR EQU CYREG_LUT2_CR
Comp_3_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_3_ctComp__LUT__MSK_MASK EQU 0x04
Comp_3_ctComp__LUT__MSK_SHIFT EQU 2
Comp_3_ctComp__LUT__MX EQU CYREG_LUT2_MX
Comp_3_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_3_ctComp__LUT__SR_MASK EQU 0x04
Comp_3_ctComp__LUT__SR_SHIFT EQU 2
Comp_3_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_3_ctComp__PM_ACT_MSK EQU 0x04
Comp_3_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_3_ctComp__PM_STBY_MSK EQU 0x04
Comp_3_ctComp__SW0 EQU CYREG_CMP2_SW0
Comp_3_ctComp__SW2 EQU CYREG_CMP2_SW2
Comp_3_ctComp__SW3 EQU CYREG_CMP2_SW3
Comp_3_ctComp__SW4 EQU CYREG_CMP2_SW4
Comp_3_ctComp__SW6 EQU CYREG_CMP2_SW6
Comp_3_ctComp__TR0 EQU CYREG_CMP2_TR0
Comp_3_ctComp__TR1 EQU CYREG_CMP2_TR1
Comp_3_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR0
Comp_3_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
Comp_3_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR1
Comp_3_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
Comp_3_ctComp__WRK EQU CYREG_CMP_WRK
Comp_3_ctComp__WRK_MASK EQU 0x04
Comp_3_ctComp__WRK_SHIFT EQU 2

/* Pin_6a */
Pin_6a__0__MASK EQU 0x02
Pin_6a__0__PC EQU CYREG_PRT3_PC1
Pin_6a__0__PORT EQU 3
Pin_6a__0__SHIFT EQU 1
Pin_6a__AG EQU CYREG_PRT3_AG
Pin_6a__AMUX EQU CYREG_PRT3_AMUX
Pin_6a__BIE EQU CYREG_PRT3_BIE
Pin_6a__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_6a__BYP EQU CYREG_PRT3_BYP
Pin_6a__CTL EQU CYREG_PRT3_CTL
Pin_6a__DM0 EQU CYREG_PRT3_DM0
Pin_6a__DM1 EQU CYREG_PRT3_DM1
Pin_6a__DM2 EQU CYREG_PRT3_DM2
Pin_6a__DR EQU CYREG_PRT3_DR
Pin_6a__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_6a__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_6a__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_6a__MASK EQU 0x02
Pin_6a__PORT EQU 3
Pin_6a__PRT EQU CYREG_PRT3_PRT
Pin_6a__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_6a__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_6a__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_6a__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_6a__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_6a__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_6a__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_6a__PS EQU CYREG_PRT3_PS
Pin_6a__SHIFT EQU 1
Pin_6a__SLW EQU CYREG_PRT3_SLW

/* Opamp_0_ABuf */
Opamp_0_ABuf__CR EQU CYREG_OPAMP0_CR
Opamp_0_ABuf__MX EQU CYREG_OPAMP0_MX
Opamp_0_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_0_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_0_ABuf__PM_ACT_MSK EQU 0x01
Opamp_0_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_0_ABuf__PM_STBY_MSK EQU 0x01
Opamp_0_ABuf__RSVD EQU CYREG_OPAMP0_RSVD
Opamp_0_ABuf__SW EQU CYREG_OPAMP0_SW
Opamp_0_ABuf__TR0 EQU CYREG_OPAMP0_TR0
Opamp_0_ABuf__TR1 EQU CYREG_OPAMP0_TR1

/* Opamp_1_ABuf */
Opamp_1_ABuf__CR EQU CYREG_OPAMP1_CR
Opamp_1_ABuf__MX EQU CYREG_OPAMP1_MX
Opamp_1_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_1_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_1_ABuf__PM_ACT_MSK EQU 0x02
Opamp_1_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_1_ABuf__PM_STBY_MSK EQU 0x02
Opamp_1_ABuf__RSVD EQU CYREG_OPAMP1_RSVD
Opamp_1_ABuf__SW EQU CYREG_OPAMP1_SW
Opamp_1_ABuf__TR0 EQU CYREG_OPAMP1_TR0
Opamp_1_ABuf__TR1 EQU CYREG_OPAMP1_TR1

/* Opamp_2_ABuf */
Opamp_2_ABuf__CR EQU CYREG_OPAMP2_CR
Opamp_2_ABuf__MX EQU CYREG_OPAMP2_MX
Opamp_2_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_2_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_2_ABuf__PM_ACT_MSK EQU 0x04
Opamp_2_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_2_ABuf__PM_STBY_MSK EQU 0x04
Opamp_2_ABuf__RSVD EQU CYREG_OPAMP2_RSVD
Opamp_2_ABuf__SW EQU CYREG_OPAMP2_SW
Opamp_2_ABuf__TR0 EQU CYREG_OPAMP2_TR0
Opamp_2_ABuf__TR1 EQU CYREG_OPAMP2_TR1

/* Opamp_3_ABuf */
Opamp_3_ABuf__CR EQU CYREG_OPAMP3_CR
Opamp_3_ABuf__MX EQU CYREG_OPAMP3_MX
Opamp_3_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_3_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_3_ABuf__PM_ACT_MSK EQU 0x08
Opamp_3_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_3_ABuf__PM_STBY_MSK EQU 0x08
Opamp_3_ABuf__RSVD EQU CYREG_OPAMP3_RSVD
Opamp_3_ABuf__SW EQU CYREG_OPAMP3_SW
Opamp_3_ABuf__TR0 EQU CYREG_OPAMP3_TR0
Opamp_3_ABuf__TR1 EQU CYREG_OPAMP3_TR1

/* Pin_12a */
Pin_12a__0__MASK EQU 0x01
Pin_12a__0__PC EQU CYREG_PRT3_PC0
Pin_12a__0__PORT EQU 3
Pin_12a__0__SHIFT EQU 0
Pin_12a__AG EQU CYREG_PRT3_AG
Pin_12a__AMUX EQU CYREG_PRT3_AMUX
Pin_12a__BIE EQU CYREG_PRT3_BIE
Pin_12a__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_12a__BYP EQU CYREG_PRT3_BYP
Pin_12a__CTL EQU CYREG_PRT3_CTL
Pin_12a__DM0 EQU CYREG_PRT3_DM0
Pin_12a__DM1 EQU CYREG_PRT3_DM1
Pin_12a__DM2 EQU CYREG_PRT3_DM2
Pin_12a__DR EQU CYREG_PRT3_DR
Pin_12a__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_12a__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_12a__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_12a__MASK EQU 0x01
Pin_12a__PORT EQU 3
Pin_12a__PRT EQU CYREG_PRT3_PRT
Pin_12a__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_12a__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_12a__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_12a__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_12a__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_12a__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_12a__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_12a__PS EQU CYREG_PRT3_PS
Pin_12a__SHIFT EQU 0
Pin_12a__SLW EQU CYREG_PRT3_SLW

/* LED_sink */
LED_sink__0__MASK EQU 0x20
LED_sink__0__PC EQU CYREG_PRT12_PC5
LED_sink__0__PORT EQU 12
LED_sink__0__SHIFT EQU 5
LED_sink__AG EQU CYREG_PRT12_AG
LED_sink__BIE EQU CYREG_PRT12_BIE
LED_sink__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LED_sink__BYP EQU CYREG_PRT12_BYP
LED_sink__DM0 EQU CYREG_PRT12_DM0
LED_sink__DM1 EQU CYREG_PRT12_DM1
LED_sink__DM2 EQU CYREG_PRT12_DM2
LED_sink__DR EQU CYREG_PRT12_DR
LED_sink__INP_DIS EQU CYREG_PRT12_INP_DIS
LED_sink__MASK EQU 0x20
LED_sink__PORT EQU 12
LED_sink__PRT EQU CYREG_PRT12_PRT
LED_sink__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LED_sink__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LED_sink__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LED_sink__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LED_sink__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LED_sink__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LED_sink__PS EQU CYREG_PRT12_PS
LED_sink__SHIFT EQU 5
LED_sink__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LED_sink__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LED_sink__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LED_sink__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LED_sink__SLW EQU CYREG_PRT12_SLW

/* USBInDMA */
USBInDMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
USBInDMA__DRQ_NUMBER EQU 2
USBInDMA__NUMBEROF_TDS EQU 0
USBInDMA__PRIORITY EQU 3
USBInDMA__TERMIN_EN EQU 0
USBInDMA__TERMIN_SEL EQU 0
USBInDMA__TERMOUT0_EN EQU 1
USBInDMA__TERMOUT0_SEL EQU 2
USBInDMA__TERMOUT1_EN EQU 0
USBInDMA__TERMOUT1_SEL EQU 0

/* isr_Tick */
isr_Tick__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Tick__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Tick__INTC_MASK EQU 0x10
isr_Tick__INTC_NUMBER EQU 4
isr_Tick__INTC_PRIOR_NUM EQU 7
isr_Tick__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_Tick__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Tick__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Clock_CIC */
Clock_CIC__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_CIC__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_CIC__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_CIC__CFG2_SRC_SEL_MASK EQU 0x07
Clock_CIC__INDEX EQU 0x00
Clock_CIC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_CIC__PM_ACT_MSK EQU 0x01
Clock_CIC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_CIC__PM_STBY_MSK EQU 0x01

/* Clock_CIC_Running */
Clock_CIC_Running_Sync_ctrl_reg__0__MASK EQU 0x01
Clock_CIC_Running_Sync_ctrl_reg__0__POS EQU 0
Clock_CIC_Running_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Clock_CIC_Running_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Clock_CIC_Running_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Clock_CIC_Running_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Clock_CIC_Running_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Clock_CIC_Running_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Clock_CIC_Running_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Clock_CIC_Running_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Clock_CIC_Running_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Clock_CIC_Running_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Clock_CIC_Running_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
Clock_CIC_Running_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Clock_CIC_Running_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB12_CTL
Clock_CIC_Running_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Clock_CIC_Running_Sync_ctrl_reg__MASK EQU 0x01
Clock_CIC_Running_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Clock_CIC_Running_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Clock_CIC_Running_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB12_MSK

/* DMA_8to16 */
DMA_8to16__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA_8to16__DRQ_NUMBER EQU 3
DMA_8to16__NUMBEROF_TDS EQU 0
DMA_8to16__PRIORITY EQU 2
DMA_8to16__TERMIN_EN EQU 0
DMA_8to16__TERMIN_SEL EQU 0
DMA_8to16__TERMOUT0_EN EQU 1
DMA_8to16__TERMOUT0_SEL EQU 3
DMA_8to16__TERMOUT1_EN EQU 0
DMA_8to16__TERMOUT1_SEL EQU 0

/* AudioClkGen_Clock_I2S */
AudioClkGen_Clock_I2S__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
AudioClkGen_Clock_I2S__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
AudioClkGen_Clock_I2S__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
AudioClkGen_Clock_I2S__CFG2_SRC_SEL_MASK EQU 0x07
AudioClkGen_Clock_I2S__INDEX EQU 0x02
AudioClkGen_Clock_I2S__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
AudioClkGen_Clock_I2S__PM_ACT_MSK EQU 0x04
AudioClkGen_Clock_I2S__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
AudioClkGen_Clock_I2S__PM_STBY_MSK EQU 0x04

/* AudioClkGen_Clock_SCK */
AudioClkGen_Clock_SCK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
AudioClkGen_Clock_SCK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
AudioClkGen_Clock_SCK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
AudioClkGen_Clock_SCK__CFG2_SRC_SEL_MASK EQU 0x07
AudioClkGen_Clock_SCK__INDEX EQU 0x01
AudioClkGen_Clock_SCK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
AudioClkGen_Clock_SCK__PM_ACT_MSK EQU 0x02
AudioClkGen_Clock_SCK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
AudioClkGen_Clock_SCK__PM_STBY_MSK EQU 0x02

/* AudioClkGen_Ref */
AudioClkGen_Ref__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
AudioClkGen_Ref__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
AudioClkGen_Ref__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
AudioClkGen_Ref__CFG2_SRC_SEL_MASK EQU 0x07
AudioClkGen_Ref__INDEX EQU 0x03
AudioClkGen_Ref__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
AudioClkGen_Ref__PM_ACT_MSK EQU 0x08
AudioClkGen_Ref__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
AudioClkGen_Ref__PM_STBY_MSK EQU 0x08

/* AudioClkGen_UDB_ACG */
AudioClkGen_UDB_ACG_div_Div_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
AudioClkGen_UDB_ACG_div_Div_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
AudioClkGen_UDB_ACG_div_Div_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
AudioClkGen_UDB_ACG_div_Div_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
AudioClkGen_UDB_ACG_div_Div_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
AudioClkGen_UDB_ACG_div_Div_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
AudioClkGen_UDB_ACG_div_Div_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
AudioClkGen_UDB_ACG_div_Div_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
AudioClkGen_UDB_ACG_div_Div_u0__A0_REG EQU CYREG_B0_UDB12_A0
AudioClkGen_UDB_ACG_div_Div_u0__A1_REG EQU CYREG_B0_UDB12_A1
AudioClkGen_UDB_ACG_div_Div_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
AudioClkGen_UDB_ACG_div_Div_u0__D0_REG EQU CYREG_B0_UDB12_D0
AudioClkGen_UDB_ACG_div_Div_u0__D1_REG EQU CYREG_B0_UDB12_D1
AudioClkGen_UDB_ACG_div_Div_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
AudioClkGen_UDB_ACG_div_Div_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
AudioClkGen_UDB_ACG_div_Div_u0__F0_REG EQU CYREG_B0_UDB12_F0
AudioClkGen_UDB_ACG_div_Div_u0__F1_REG EQU CYREG_B0_UDB12_F1
AudioClkGen_UDB_ACG_div_Div_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
AudioClkGen_UDB_ACG_div_Div_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
AudioClkGen_UDB_ACG_shaper_Div_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
AudioClkGen_UDB_ACG_shaper_Div_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
AudioClkGen_UDB_ACG_shaper_Div_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
AudioClkGen_UDB_ACG_shaper_Div_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
AudioClkGen_UDB_ACG_shaper_Div_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
AudioClkGen_UDB_ACG_shaper_Div_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
AudioClkGen_UDB_ACG_shaper_Div_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
AudioClkGen_UDB_ACG_shaper_Div_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
AudioClkGen_UDB_ACG_shaper_Div_u0__A0_REG EQU CYREG_B1_UDB08_A0
AudioClkGen_UDB_ACG_shaper_Div_u0__A1_REG EQU CYREG_B1_UDB08_A1
AudioClkGen_UDB_ACG_shaper_Div_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
AudioClkGen_UDB_ACG_shaper_Div_u0__D0_REG EQU CYREG_B1_UDB08_D0
AudioClkGen_UDB_ACG_shaper_Div_u0__D1_REG EQU CYREG_B1_UDB08_D1
AudioClkGen_UDB_ACG_shaper_Div_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
AudioClkGen_UDB_ACG_shaper_Div_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
AudioClkGen_UDB_ACG_shaper_Div_u0__F0_REG EQU CYREG_B1_UDB08_F0
AudioClkGen_UDB_ACG_shaper_Div_u0__F1_REG EQU CYREG_B1_UDB08_F1
AudioClkGen_UDB_ACG_shaper_Div_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
AudioClkGen_UDB_ACG_shaper_Div_u1__A0_REG EQU CYREG_B1_UDB09_A0
AudioClkGen_UDB_ACG_shaper_Div_u1__A1_REG EQU CYREG_B1_UDB09_A1
AudioClkGen_UDB_ACG_shaper_Div_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
AudioClkGen_UDB_ACG_shaper_Div_u1__D0_REG EQU CYREG_B1_UDB09_D0
AudioClkGen_UDB_ACG_shaper_Div_u1__D1_REG EQU CYREG_B1_UDB09_D1
AudioClkGen_UDB_ACG_shaper_Div_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
AudioClkGen_UDB_ACG_shaper_Div_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
AudioClkGen_UDB_ACG_shaper_Div_u1__F0_REG EQU CYREG_B1_UDB09_F0
AudioClkGen_UDB_ACG_shaper_Div_u1__F1_REG EQU CYREG_B1_UDB09_F1
AudioClkGen_UDB_ACG_sync_Counter_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
AudioClkGen_UDB_ACG_sync_Counter_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
AudioClkGen_UDB_ACG_sync_Counter_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
AudioClkGen_UDB_ACG_sync_Counter_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
AudioClkGen_UDB_ACG_sync_Counter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
AudioClkGen_UDB_ACG_sync_Counter_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
AudioClkGen_UDB_ACG_sync_Counter_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
AudioClkGen_UDB_ACG_sync_Counter_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
AudioClkGen_UDB_ACG_sync_Counter_u0__A0_REG EQU CYREG_B0_UDB10_A0
AudioClkGen_UDB_ACG_sync_Counter_u0__A1_REG EQU CYREG_B0_UDB10_A1
AudioClkGen_UDB_ACG_sync_Counter_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
AudioClkGen_UDB_ACG_sync_Counter_u0__D0_REG EQU CYREG_B0_UDB10_D0
AudioClkGen_UDB_ACG_sync_Counter_u0__D1_REG EQU CYREG_B0_UDB10_D1
AudioClkGen_UDB_ACG_sync_Counter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
AudioClkGen_UDB_ACG_sync_Counter_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
AudioClkGen_UDB_ACG_sync_Counter_u0__F0_REG EQU CYREG_B0_UDB10_F0
AudioClkGen_UDB_ACG_sync_Counter_u0__F1_REG EQU CYREG_B0_UDB10_F1
AudioClkGen_UDB_ACG_sync_SofCounter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
AudioClkGen_UDB_ACG_sync_SofCounter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
AudioClkGen_UDB_ACG_sync_SofCounter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
AudioClkGen_UDB_ACG_sync_SofCounter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
AudioClkGen_UDB_ACG_sync_SofCounter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
AudioClkGen_UDB_ACG_sync_SofCounter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
AudioClkGen_UDB_ACG_sync_SofCounter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
AudioClkGen_UDB_ACG_sync_SofCounter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
AudioClkGen_UDB_ACG_sync_SofCounter_u0__A0_REG EQU CYREG_B0_UDB08_A0
AudioClkGen_UDB_ACG_sync_SofCounter_u0__A1_REG EQU CYREG_B0_UDB08_A1
AudioClkGen_UDB_ACG_sync_SofCounter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
AudioClkGen_UDB_ACG_sync_SofCounter_u0__D0_REG EQU CYREG_B0_UDB08_D0
AudioClkGen_UDB_ACG_sync_SofCounter_u0__D1_REG EQU CYREG_B0_UDB08_D1
AudioClkGen_UDB_ACG_sync_SofCounter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
AudioClkGen_UDB_ACG_sync_SofCounter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
AudioClkGen_UDB_ACG_sync_SofCounter_u0__F0_REG EQU CYREG_B0_UDB08_F0
AudioClkGen_UDB_ACG_sync_SofCounter_u0__F1_REG EQU CYREG_B0_UDB08_F1
AudioClkGen_UDB_ACG_sync_SofCounter_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
AudioClkGen_UDB_ACG_sync_SofCounter_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
AudioClkGen_UDB_ACG_sync_SofCounter_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
AudioClkGen_UDB_ACG_sync_SofCounter_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
AudioClkGen_UDB_ACG_sync_SofCounter_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
AudioClkGen_UDB_ACG_sync_SofCounter_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
AudioClkGen_UDB_ACG_sync_SofCounter_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
AudioClkGen_UDB_ACG_sync_SofCounter_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
AudioClkGen_UDB_ACG_sync_SofCounter_u1__A0_REG EQU CYREG_B0_UDB09_A0
AudioClkGen_UDB_ACG_sync_SofCounter_u1__A1_REG EQU CYREG_B0_UDB09_A1
AudioClkGen_UDB_ACG_sync_SofCounter_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
AudioClkGen_UDB_ACG_sync_SofCounter_u1__D0_REG EQU CYREG_B0_UDB09_D0
AudioClkGen_UDB_ACG_sync_SofCounter_u1__D1_REG EQU CYREG_B0_UDB09_D1
AudioClkGen_UDB_ACG_sync_SofCounter_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
AudioClkGen_UDB_ACG_sync_SofCounter_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
AudioClkGen_UDB_ACG_sync_SofCounter_u1__F0_REG EQU CYREG_B0_UDB09_F0
AudioClkGen_UDB_ACG_sync_SofCounter_u1__F1_REG EQU CYREG_B0_UDB09_F1

/* Status_Reg_1 */
Status_Reg_1_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_1_sts_sts_reg__0__POS EQU 0
Status_Reg_1_sts_sts_reg__1__MASK EQU 0x02
Status_Reg_1_sts_sts_reg__1__POS EQU 1
Status_Reg_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Status_Reg_1_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
Status_Reg_1_sts_sts_reg__2__MASK EQU 0x04
Status_Reg_1_sts_sts_reg__2__POS EQU 2
Status_Reg_1_sts_sts_reg__3__MASK EQU 0x08
Status_Reg_1_sts_sts_reg__3__POS EQU 3
Status_Reg_1_sts_sts_reg__4__MASK EQU 0x10
Status_Reg_1_sts_sts_reg__4__POS EQU 4
Status_Reg_1_sts_sts_reg__5__MASK EQU 0x20
Status_Reg_1_sts_sts_reg__5__POS EQU 5
Status_Reg_1_sts_sts_reg__6__MASK EQU 0x40
Status_Reg_1_sts_sts_reg__6__POS EQU 6
Status_Reg_1_sts_sts_reg__7__MASK EQU 0x80
Status_Reg_1_sts_sts_reg__7__POS EQU 7
Status_Reg_1_sts_sts_reg__MASK EQU 0xFF
Status_Reg_1_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB14_MSK
Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Status_Reg_1_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB14_ST

/* Sample_Hold_0_SC */
Sample_Hold_0_SC__BST EQU CYREG_SC0_BST
Sample_Hold_0_SC__CLK EQU CYREG_SC0_CLK
Sample_Hold_0_SC__CMPINV EQU CYREG_SC_CMPINV
Sample_Hold_0_SC__CMPINV_MASK EQU 0x01
Sample_Hold_0_SC__CPTR EQU CYREG_SC_CPTR
Sample_Hold_0_SC__CPTR_MASK EQU 0x01
Sample_Hold_0_SC__CR0 EQU CYREG_SC0_CR0
Sample_Hold_0_SC__CR1 EQU CYREG_SC0_CR1
Sample_Hold_0_SC__CR2 EQU CYREG_SC0_CR2
Sample_Hold_0_SC__MSK EQU CYREG_SC_MSK
Sample_Hold_0_SC__MSK_MASK EQU 0x01
Sample_Hold_0_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
Sample_Hold_0_SC__PM_ACT_MSK EQU 0x01
Sample_Hold_0_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
Sample_Hold_0_SC__PM_STBY_MSK EQU 0x01
Sample_Hold_0_SC__SR EQU CYREG_SC_SR
Sample_Hold_0_SC__SR_MASK EQU 0x01
Sample_Hold_0_SC__SW0 EQU CYREG_SC0_SW0
Sample_Hold_0_SC__SW10 EQU CYREG_SC0_SW10
Sample_Hold_0_SC__SW2 EQU CYREG_SC0_SW2
Sample_Hold_0_SC__SW3 EQU CYREG_SC0_SW3
Sample_Hold_0_SC__SW4 EQU CYREG_SC0_SW4
Sample_Hold_0_SC__SW6 EQU CYREG_SC0_SW6
Sample_Hold_0_SC__SW7 EQU CYREG_SC0_SW7
Sample_Hold_0_SC__SW8 EQU CYREG_SC0_SW8
Sample_Hold_0_SC__WRK1 EQU CYREG_SC_WRK1
Sample_Hold_0_SC__WRK1_MASK EQU 0x01

/* Sample_Hold_1_SC */
Sample_Hold_1_SC__BST EQU CYREG_SC3_BST
Sample_Hold_1_SC__CLK EQU CYREG_SC3_CLK
Sample_Hold_1_SC__CMPINV EQU CYREG_SC_CMPINV
Sample_Hold_1_SC__CMPINV_MASK EQU 0x08
Sample_Hold_1_SC__CPTR EQU CYREG_SC_CPTR
Sample_Hold_1_SC__CPTR_MASK EQU 0x08
Sample_Hold_1_SC__CR0 EQU CYREG_SC3_CR0
Sample_Hold_1_SC__CR1 EQU CYREG_SC3_CR1
Sample_Hold_1_SC__CR2 EQU CYREG_SC3_CR2
Sample_Hold_1_SC__MSK EQU CYREG_SC_MSK
Sample_Hold_1_SC__MSK_MASK EQU 0x08
Sample_Hold_1_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
Sample_Hold_1_SC__PM_ACT_MSK EQU 0x08
Sample_Hold_1_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
Sample_Hold_1_SC__PM_STBY_MSK EQU 0x08
Sample_Hold_1_SC__SR EQU CYREG_SC_SR
Sample_Hold_1_SC__SR_MASK EQU 0x08
Sample_Hold_1_SC__SW0 EQU CYREG_SC3_SW0
Sample_Hold_1_SC__SW10 EQU CYREG_SC3_SW10
Sample_Hold_1_SC__SW2 EQU CYREG_SC3_SW2
Sample_Hold_1_SC__SW3 EQU CYREG_SC3_SW3
Sample_Hold_1_SC__SW4 EQU CYREG_SC3_SW4
Sample_Hold_1_SC__SW6 EQU CYREG_SC3_SW6
Sample_Hold_1_SC__SW7 EQU CYREG_SC3_SW7
Sample_Hold_1_SC__SW8 EQU CYREG_SC3_SW8
Sample_Hold_1_SC__WRK1 EQU CYREG_SC_WRK1
Sample_Hold_1_SC__WRK1_MASK EQU 0x08

/* Sample_Hold_2_SC */
Sample_Hold_2_SC__BST EQU CYREG_SC1_BST
Sample_Hold_2_SC__CLK EQU CYREG_SC1_CLK
Sample_Hold_2_SC__CMPINV EQU CYREG_SC_CMPINV
Sample_Hold_2_SC__CMPINV_MASK EQU 0x02
Sample_Hold_2_SC__CPTR EQU CYREG_SC_CPTR
Sample_Hold_2_SC__CPTR_MASK EQU 0x02
Sample_Hold_2_SC__CR0 EQU CYREG_SC1_CR0
Sample_Hold_2_SC__CR1 EQU CYREG_SC1_CR1
Sample_Hold_2_SC__CR2 EQU CYREG_SC1_CR2
Sample_Hold_2_SC__MSK EQU CYREG_SC_MSK
Sample_Hold_2_SC__MSK_MASK EQU 0x02
Sample_Hold_2_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
Sample_Hold_2_SC__PM_ACT_MSK EQU 0x02
Sample_Hold_2_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
Sample_Hold_2_SC__PM_STBY_MSK EQU 0x02
Sample_Hold_2_SC__SR EQU CYREG_SC_SR
Sample_Hold_2_SC__SR_MASK EQU 0x02
Sample_Hold_2_SC__SW0 EQU CYREG_SC1_SW0
Sample_Hold_2_SC__SW10 EQU CYREG_SC1_SW10
Sample_Hold_2_SC__SW2 EQU CYREG_SC1_SW2
Sample_Hold_2_SC__SW3 EQU CYREG_SC1_SW3
Sample_Hold_2_SC__SW4 EQU CYREG_SC1_SW4
Sample_Hold_2_SC__SW6 EQU CYREG_SC1_SW6
Sample_Hold_2_SC__SW7 EQU CYREG_SC1_SW7
Sample_Hold_2_SC__SW8 EQU CYREG_SC1_SW8
Sample_Hold_2_SC__WRK1 EQU CYREG_SC_WRK1
Sample_Hold_2_SC__WRK1_MASK EQU 0x02

/* Sample_Hold_3_SC */
Sample_Hold_3_SC__BST EQU CYREG_SC2_BST
Sample_Hold_3_SC__CLK EQU CYREG_SC2_CLK
Sample_Hold_3_SC__CMPINV EQU CYREG_SC_CMPINV
Sample_Hold_3_SC__CMPINV_MASK EQU 0x04
Sample_Hold_3_SC__CPTR EQU CYREG_SC_CPTR
Sample_Hold_3_SC__CPTR_MASK EQU 0x04
Sample_Hold_3_SC__CR0 EQU CYREG_SC2_CR0
Sample_Hold_3_SC__CR1 EQU CYREG_SC2_CR1
Sample_Hold_3_SC__CR2 EQU CYREG_SC2_CR2
Sample_Hold_3_SC__MSK EQU CYREG_SC_MSK
Sample_Hold_3_SC__MSK_MASK EQU 0x04
Sample_Hold_3_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
Sample_Hold_3_SC__PM_ACT_MSK EQU 0x04
Sample_Hold_3_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
Sample_Hold_3_SC__PM_STBY_MSK EQU 0x04
Sample_Hold_3_SC__SR EQU CYREG_SC_SR
Sample_Hold_3_SC__SR_MASK EQU 0x04
Sample_Hold_3_SC__SW0 EQU CYREG_SC2_SW0
Sample_Hold_3_SC__SW10 EQU CYREG_SC2_SW10
Sample_Hold_3_SC__SW2 EQU CYREG_SC2_SW2
Sample_Hold_3_SC__SW3 EQU CYREG_SC2_SW3
Sample_Hold_3_SC__SW4 EQU CYREG_SC2_SW4
Sample_Hold_3_SC__SW6 EQU CYREG_SC2_SW6
Sample_Hold_3_SC__SW7 EQU CYREG_SC2_SW7
Sample_Hold_3_SC__SW8 EQU CYREG_SC2_SW8
Sample_Hold_3_SC__WRK1 EQU CYREG_SC_WRK1
Sample_Hold_3_SC__WRK1_MASK EQU 0x04

/* isr_InDMADone */
isr_InDMADone__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_InDMADone__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_InDMADone__INTC_MASK EQU 0x08
isr_InDMADone__INTC_NUMBER EQU 3
isr_InDMADone__INTC_PRIOR_NUM EQU 4
isr_InDMADone__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_InDMADone__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_InDMADone__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_RxDMADone */
isr_RxDMADone__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_RxDMADone__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_RxDMADone__INTC_MASK EQU 0x01
isr_RxDMADone__INTC_NUMBER EQU 0
isr_RxDMADone__INTC_PRIOR_NUM EQU 4
isr_RxDMADone__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_RxDMADone__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_RxDMADone__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 45000000
BCLK__BUS_CLK__KHZ EQU 45000
BCLK__BUS_CLK__MHZ EQU 45
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E105069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000008
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x0000002F
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
