///100 Days of RTL///

///Abilash P///

///SISO shift register///

module siso (CLK, clear, si, so, temp);
  input CLK, clear;
  input si;
  output reg so;
  output reg [3:0]temp;
  
  always @ (posedge CLK)
    begin
      if(clear)
        temp<=4'b0000;
      else
        begin
          temp<=temp<<1;
          temp[0] <= si;
          so= temp[3];
        end
    end
endmodule
