
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP6.4 <build 146967>)
| Date         : Fri May 16 19:11:05 2025
| Design       : uart
| Device       : PG2L100H
| Speed Grade  : -6
| Package      : FBG676
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                              
*********************************************************************************************************************************************
                                                                         Clock   Non-clock                                                   
 Clock                    Period       Waveform            Type          Loads       Loads  Sources                                          
---------------------------------------------------------------------------------------------------------------------------------------------
 clk                      20.0000      {0.0000 10.0000}    Declared        171           3  {clk}                                            
 DebugCore_JCLK           50.0000      {0.0000 25.0000}    Declared         86           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1}      
 DebugCore_CAPTURE        100.0000     {25.0000 75.0000}   Declared         11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR} 
=============================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk                        50.0000 MHz    474.1584 MHz        20.0000         2.1090         17.891
 DebugCore_JCLK             20.0000 MHz    127.7955 MHz        50.0000         7.8250         42.175
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         17.891       0.000              0            469
 DebugCore_JCLK         DebugCore_JCLK              24.007       0.000              0            307
 DebugCore_CAPTURE      DebugCore_JCLK              22.051       0.000              0             89
 DebugCore_JCLK         DebugCore_CAPTURE           47.148       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.206       0.000              0            469
 DebugCore_JCLK         DebugCore_JCLK               0.260       0.000              0            307
 DebugCore_CAPTURE      DebugCore_JCLK              21.987       0.000              0             89
 DebugCore_JCLK         DebugCore_CAPTURE            0.815       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         18.457       0.000              0            115
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.433       0.000              0            115
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                                                 9.040       0.000              0            171
 DebugCore_JCLK                                     24.040       0.000              0             86
 DebugCore_CAPTURE                                  49.800       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         18.737       0.000              0            469
 DebugCore_JCLK         DebugCore_JCLK              24.422       0.000              0            307
 DebugCore_CAPTURE      DebugCore_JCLK              23.254       0.000              0             89
 DebugCore_JCLK         DebugCore_CAPTURE           48.084       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.150       0.000              0            469
 DebugCore_JCLK         DebugCore_JCLK               0.252       0.000              0            307
 DebugCore_CAPTURE      DebugCore_JCLK              23.138       0.000              0             89
 DebugCore_JCLK         DebugCore_CAPTURE            0.751       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         19.020       0.000              0            115
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.302       0.000              0            115
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                                                 9.430       0.000              0            171
 DebugCore_JCLK                                     24.430       0.000              0             86
 DebugCore_CAPTURE                                  49.800       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : baud_rate_gen_inst/cnt[8]/opit_0_inv_AQ_perm/CLK
Endpoint    : baud_rate_gen_inst/cnt[11]/opit_0_inv_L6Q_perm/I5
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.178
  Launch Clock Delay      :  3.708
  Clock Pessimism Removal :  0.502

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    1.117       1.213 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.213         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.318 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       2.194         nt_clk           
 USCM_215_576/CLKOUT               td                    0.168       2.362 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.964         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.287       3.251 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.457       3.708         ntR120           
 CLMA_261_576/CLK                                                          r       baud_rate_gen_inst/cnt[8]/opit_0_inv_AQ_perm/CLK

 CLMA_261_576/Q2                   tco                   0.203       3.911 r       baud_rate_gen_inst/cnt[7]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.610       4.521         baud_rate_gen_inst/cnt [7]
 CLMA_249_571/CR1                  td                    0.316       4.837 r       baud_rate_gen_inst/cnt[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=1)        0.244       5.081         baud_rate_gen_inst/_N271
 CLMA_249_571/Y2                   td                    0.096       5.177 r       baud_rate_gen_inst/bps_clk/opit_0_inv_L6Q_perm/L6
                                   net (fanout=3)        0.450       5.627         baud_rate_gen_inst/N23
 CLMA_261_582/D5                                                           r       baud_rate_gen_inst/cnt[11]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   5.627         Logic Levels: 2  
                                                                                   Logic: 0.615ns(32.048%), Route: 1.304ns(67.952%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 R3                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.096      20.096         clk              
 IOBD_372_450/DIN                  td                    0.954      21.050 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.050         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.141 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746      21.887         nt_clk           
 USCM_215_576/CLKOUT               td                    0.143      22.030 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.545         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.245      22.790 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.388      23.178         ntR120           
 CLMA_261_582/CLK                                                          r       baud_rate_gen_inst/cnt[11]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.502      23.680                          
 clock uncertainty                                      -0.050      23.630                          

 Setup time                                             -0.112      23.518                          

 Data required time                                                 23.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.518                          
 Data arrival time                                                   5.627                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.891                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L6Q_perm/I3
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.696
  Clock Pessimism Removal :  0.502

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    1.117       1.213 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.213         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.318 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       2.194         nt_clk           
 USCM_215_576/CLKOUT               td                    0.168       2.362 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.964         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.287       3.251 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.445       3.696         ntR120           
 CLMS_225_547/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_L6Q_perm/CLK

 CLMS_225_547/Q1                   tco                   0.203       3.899 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=8)        0.427       4.326         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [1]
 CLMA_219_540/CR1                  td                    0.224       4.550 r       u_CORES/u_debug_core_0/u_Storage_Condition/N272_maj2/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.119       4.669         u_CORES/u_debug_core_0/u_Storage_Condition/_N1292
 CLMA_219_541/Y0                   td                    0.224       4.893 r       u_CORES/u_debug_core_0/u_Storage_Condition/N278_6/LUT6_inst_perm/L6
                                   net (fanout=1)        0.119       5.012         u_CORES/u_debug_core_0/u_Storage_Condition/_N1296
 CLMA_219_540/Y2                   td                    0.224       5.236 r       u_CORES/u_debug_core_0/u_Storage_Condition/N278_8/LUT6_inst_perm/L6
                                   net (fanout=1)        0.268       5.504         u_CORES/u_debug_core_0/u_Storage_Condition/_N1298
 CLMA_225_540/C3                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   5.504         Logic Levels: 3  
                                                                                   Logic: 0.875ns(48.396%), Route: 0.933ns(51.604%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 R3                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.096      20.096         clk              
 IOBD_372_450/DIN                  td                    0.954      21.050 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.050         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.141 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746      21.887         nt_clk           
 USCM_215_576/CLKOUT               td                    0.143      22.030 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.545         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.245      22.790 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.375      23.165         ntR120           
 CLMA_225_540/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.502      23.667                          
 clock uncertainty                                      -0.050      23.617                          

 Setup time                                             -0.151      23.466                          

 Data required time                                                 23.466                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.466                          
 Data arrival time                                                   5.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.962                          
====================================================================================================

====================================================================================================

Startpoint  : baud_rate_gen_inst/cnt[8]/opit_0_inv_AQ_perm/CLK
Endpoint    : baud_rate_gen_inst/cnt[3]/opit_0_inv_L6QL5Q_perm/I1
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.708
  Clock Pessimism Removal :  0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    1.117       1.213 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.213         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.318 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       2.194         nt_clk           
 USCM_215_576/CLKOUT               td                    0.168       2.362 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.964         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.287       3.251 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.457       3.708         ntR120           
 CLMA_261_576/CLK                                                          r       baud_rate_gen_inst/cnt[8]/opit_0_inv_AQ_perm/CLK

 CLMA_261_576/Q2                   tco                   0.203       3.911 r       baud_rate_gen_inst/cnt[7]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.610       4.521         baud_rate_gen_inst/cnt [7]
 CLMA_249_571/CR1                  td                    0.316       4.837 r       baud_rate_gen_inst/cnt[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=1)        0.244       5.081         baud_rate_gen_inst/_N271
 CLMA_249_571/Y2                   td                    0.096       5.177 r       baud_rate_gen_inst/bps_clk/opit_0_inv_L6Q_perm/L6
                                   net (fanout=3)        0.121       5.298         baud_rate_gen_inst/N23
 CLMA_249_571/A1                                                           r       baud_rate_gen_inst/cnt[3]/opit_0_inv_L6QL5Q_perm/I1

 Data arrival time                                                   5.298         Logic Levels: 2  
                                                                                   Logic: 0.615ns(38.679%), Route: 0.975ns(61.321%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 R3                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.096      20.096         clk              
 IOBD_372_450/DIN                  td                    0.954      21.050 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.050         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.141 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746      21.887         nt_clk           
 USCM_215_576/CLKOUT               td                    0.143      22.030 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.545         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.245      22.790 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.384      23.174         ntR120           
 CLMA_249_571/CLK                                                          r       baud_rate_gen_inst/cnt[3]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.461      23.635                          
 clock uncertainty                                      -0.050      23.585                          

 Setup time                                             -0.267      23.318                          

 Data required time                                                 23.318                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.318                          
 Data arrival time                                                   5.298                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.020                          
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_inst/rx_done/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv_srl/D
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.701
  Launch Clock Delay      :  3.171
  Clock Pessimism Removal :  -0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.954       1.050 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.050         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.141 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746       1.887         nt_clk           
 USCM_215_576/CLKOUT               td                    0.143       2.030 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.545         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.245       2.790 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.381       3.171         ntR120           
 CLMA_249_553/CLK                                                          r       uart_rx_inst/rx_done/opit_0_inv/CLK

 CLMA_249_553/Q0                   tco                   0.158       3.329 f       uart_rx_inst/rx_done/opit_0_inv/Q
                                   net (fanout=2)        0.160       3.489         rx_done          
 CLMS_243_553/M3                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv_srl/D

 Data arrival time                                                   3.489         Logic Levels: 0  
                                                                                   Logic: 0.158ns(49.686%), Route: 0.160ns(50.314%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    1.117       1.213 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.213         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.318 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       2.194         nt_clk           
 USCM_215_576/CLKOUT               td                    0.168       2.362 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.964         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.287       3.251 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.450       3.701         ntR120           
 CLMS_243_553/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.461       3.240                          
 clock uncertainty                                       0.000       3.240                          

 Hold time                                               0.043       3.283                          

 Data required time                                                  3.283                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.283                          
 Data arrival time                                                   3.489                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.206                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[7]/opit_0_inv/D
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.695
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.954       1.050 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.050         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.141 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746       1.887         nt_clk           
 USCM_215_576/CLKOUT               td                    0.143       2.030 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.545         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.245       2.790 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.375       3.165         ntR120           
 CLMA_219_547/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_L6Q_perm/CLK

 CLMA_219_547/Q1                   tco                   0.158       3.323 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=5)        0.165       3.488         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [7]
 CLMA_225_540/M3                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[7]/opit_0_inv/D

 Data arrival time                                                   3.488         Logic Levels: 0  
                                                                                   Logic: 0.158ns(48.916%), Route: 0.165ns(51.084%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    1.117       1.213 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.213         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.318 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       2.194         nt_clk           
 USCM_215_576/CLKOUT               td                    0.168       2.362 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.964         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.287       3.251 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.444       3.695         ntR120           
 CLMA_225_540/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[7]/opit_0_inv/CLK
 clock pessimism                                        -0.461       3.234                          
 clock uncertainty                                       0.000       3.234                          

 Hold time                                               0.044       3.278                          

 Data required time                                                  3.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.278                          
 Data arrival time                                                   3.488                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.210                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[4][5]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/DATA_ff[0][5]/opit_0/D
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.701
  Launch Clock Delay      :  3.169
  Clock Pessimism Removal :  -0.502

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.954       1.050 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.050         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.141 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746       1.887         nt_clk           
 USCM_215_576/CLKOUT               td                    0.143       2.030 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.545         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.245       2.790 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.379       3.169         ntR120           
 CLMA_261_528/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[4][5]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_261_528/Q1                   tco                   0.158       3.327 f       u_CORES/u_debug_core_0/data_pipe[4][5]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=1)        0.160       3.487         u_CORES/u_debug_core_0/data_pipe[4] [5]
 CLMA_261_535/M3                                                           f       u_CORES/u_debug_core_0/DATA_ff[0][5]/opit_0/D

 Data arrival time                                                   3.487         Logic Levels: 0  
                                                                                   Logic: 0.158ns(49.686%), Route: 0.160ns(50.314%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    1.117       1.213 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.213         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.318 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       2.194         nt_clk           
 USCM_215_576/CLKOUT               td                    0.168       2.362 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.964         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.287       3.251 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.450       3.701         ntR120           
 CLMA_261_535/CLK                                                          r       u_CORES/u_debug_core_0/DATA_ff[0][5]/opit_0/CLK
 clock pessimism                                        -0.502       3.199                          
 clock uncertainty                                       0.000       3.199                          

 Hold time                                               0.043       3.242                          

 Data required time                                                  3.242                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.242                          
 Data arrival time                                                   3.487                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.245                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.580
  Launch Clock Delay      :  3.273
  Clock Pessimism Removal :  0.661

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.775       1.775         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.168       1.943 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.545         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.287       2.832 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.441       3.273         ntR107           
 CLMA_231_517/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L6QL5Q_perm/CLK

 CLMA_231_517/CR0                  tco                   0.249       3.522 r       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L6QL5Q_perm/L5Q
                                   net (fanout=2)        0.423       3.945         u_CORES/u_jtag_hub/shift_data [4]
 CLMA_231_522/C2                                                           r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/I2

 Data arrival time                                                   3.945         Logic Levels: 0  
                                                                                   Logic: 0.249ns(37.054%), Route: 0.423ns(62.946%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.311      26.311         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.143      26.454 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      26.969         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.245      27.214 f       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.366      27.580         ntR107           
 CLMA_231_522/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.661      28.241                          
 clock uncertainty                                      -0.050      28.191                          

 Setup time                                             -0.239      27.952                          

 Data required time                                                 27.952                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.952                          
 Data arrival time                                                   3.945                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.007                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.580
  Launch Clock Delay      :  3.273
  Clock Pessimism Removal :  0.661

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.775       1.775         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.168       1.943 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.545         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.287       2.832 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.441       3.273         ntR107           
 CLMS_225_523/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_225_523/CR0                  tco                   0.249       3.522 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=7)        0.395       3.917         u_CORES/u_jtag_hub/data_ctrl
 CLMA_231_522/D2                                                           r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                   3.917         Logic Levels: 0  
                                                                                   Logic: 0.249ns(38.665%), Route: 0.395ns(61.335%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.311      26.311         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.143      26.454 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      26.969         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.245      27.214 f       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.366      27.580         ntR107           
 CLMA_231_522/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.661      28.241                          
 clock uncertainty                                      -0.050      28.191                          

 Setup time                                             -0.233      27.958                          

 Data required time                                                 27.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.958                          
 Data arrival time                                                   3.917                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.041                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.580
  Launch Clock Delay      :  3.273
  Clock Pessimism Removal :  0.661

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.775       1.775         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.168       1.943 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.545         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.287       2.832 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.441       3.273         ntR107           
 CLMA_231_517/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L6QL5Q_perm/CLK

 CLMA_231_517/Q0                   tco                   0.203       3.476 r       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L6QL5Q_perm/L6Q
                                   net (fanout=2)        0.421       3.897         u_CORES/u_jtag_hub/shift_data [0]
 CLMA_231_522/A2                                                           r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/I2

 Data arrival time                                                   3.897         Logic Levels: 0  
                                                                                   Logic: 0.203ns(32.532%), Route: 0.421ns(67.468%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.311      26.311         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.143      26.454 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      26.969         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.245      27.214 f       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.366      27.580         ntR107           
 CLMA_231_522/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.661      28.241                          
 clock uncertainty                                      -0.050      28.191                          

 Setup time                                             -0.238      27.953                          

 Data required time                                                 27.953                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.953                          
 Data arrival time                                                   3.897                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.056                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/tdi_sample.conf_tdi_s/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.672  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.888
  Launch Clock Delay      :  3.630
  Clock Pessimism Removal :  -0.586

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.355       1.355         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.143       1.498 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.013         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.245       2.258 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.484       2.742         ntR107           
 CLMS_243_445/CR1                  td                    0.194       2.936 r       CLKROUTE_28/CR   
                                   net (fanout=5)        0.694       3.630         ntR116           
 CLMA_243_534/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/tdi_sample.conf_tdi_s/opit_0_inv/CLK

 CLMA_243_534/CR2                  tco                   0.173       3.803 f       u_CORES/u_debug_core_0/u_hub_data_decode/tdi_sample.conf_tdi_s/opit_0_inv/Q
                                   net (fanout=1)        0.355       4.158         u_CORES/u_debug_core_0/conf_tdi
 CLMS_243_547/Y2                   td                    0.117       4.275 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[30]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=3)        0.238       4.513         u_CORES/u_debug_core_0/u0_trig_unit/N852 [30]
 CLMS_243_535/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[4]/opit_0_inv/D

 Data arrival time                                                   4.513         Logic Levels: 1  
                                                                                   Logic: 0.290ns(32.843%), Route: 0.593ns(67.157%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.775       1.775         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.168       1.943 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.545         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.287       2.832 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.585       3.417         ntR107           
 CLMA_243_444/CR1                  td                    0.227       3.644 r       CLKROUTE_29/CR   
                                   net (fanout=4)        1.244       4.888         ntR112           
 CLMS_243_535/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[4]/opit_0_inv/CLK
 clock pessimism                                        -0.586       4.302                          
 clock uncertainty                                       0.000       4.302                          

 Hold time                                              -0.049       4.253                          

 Data required time                                                  4.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.253                          
 Data arrival time                                                   4.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.707
  Launch Clock Delay      :  3.708
  Clock Pessimism Removal :  -0.999

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.355       1.355         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.143       1.498 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.013         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.245       2.258 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.483       2.741         ntR107           
 CLMA_243_450/CR1                  td                    0.194       2.935 r       CLKROUTE_21/CR   
                                   net (fanout=3)        0.773       3.708         ntR110           
 CLMS_243_559/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_243_559/CR0                  tco                   0.173       3.881 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.145       4.026         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [22]
 CLMS_243_559/A3                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   4.026         Logic Levels: 0  
                                                                                   Logic: 0.173ns(54.403%), Route: 0.145ns(45.597%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.775       1.775         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.168       1.943 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.545         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.287       2.832 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.584       3.416         ntR107           
 CLMA_243_450/CR1                  td                    0.227       3.643 r       CLKROUTE_21/CR   
                                   net (fanout=3)        1.064       4.707         ntR110           
 CLMS_243_559/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.999       3.708                          
 clock uncertainty                                       0.000       3.708                          

 Hold time                                              -0.039       3.669                          

 Data required time                                                  3.669                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.669                          
 Data arrival time                                                   4.026                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.357                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.273
  Launch Clock Delay      :  2.630
  Clock Pessimism Removal :  -0.643

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.355       1.355         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.143       1.498 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.013         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.245       2.258 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.372       2.630         ntR107           
 CLMA_225_522/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_225_522/CR0                  tco                   0.173       2.803 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=4)        0.145       2.948         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [2]
 CLMA_225_522/C3                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/I3

 Data arrival time                                                   2.948         Logic Levels: 0  
                                                                                   Logic: 0.173ns(54.403%), Route: 0.145ns(45.597%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.775       1.775         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.168       1.943 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.545         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.287       2.832 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.441       3.273         ntR107           
 CLMA_225_522/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.643       2.630                          
 clock uncertainty                                       0.000       2.630                          

 Hold time                                              -0.041       2.589                          

 Data required time                                                  2.589                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.589                          
 Data arrival time                                                   2.948                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.359                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.799  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.790
  Launch Clock Delay      :  1.991
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.991      26.991         u_CORES/capt_o   
 CLMA_231_528/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_231_528/Q1                   tco                   0.203      27.194 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=8)        0.548      27.742         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_243_516/Y1                   td                    0.096      27.838 r       u_CORES/u_debug_core_0/u_hub_data_decode/N150_4_4/gateop_perm/L6
                                   net (fanout=1)        0.119      27.957         u_CORES/u_debug_core_0/u_hub_data_decode/_N1370
 CLMA_243_516/Y0                   td                    0.179      28.136 r       u_CORES/u_debug_core_0/u_hub_data_decode/N150_3/LUT6_inst_perm/L6
                                   net (fanout=1)        0.398      28.534         u_CORES/u_debug_core_0/u_hub_data_decode/_N888
 CLMS_243_535/Y1                   td                    0.108      28.642 r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=3)        1.430      30.072         u_CORES/u_debug_core_0/u_hub_data_decode/N1207
 CLMS_183_451/CR0                  td                    0.220      30.292 r       CLKROUTE_3/CR    
                                   net (fanout=1)        1.275      31.567         ntR89            
 CLMA_249_540/A4                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/I4

 Data arrival time                                                  31.567         Logic Levels: 4  
                                                                                   Logic: 0.806ns(17.614%), Route: 3.770ns(82.386%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.355      51.355         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.143      51.498 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      52.013         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.245      52.258 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.487      52.745         ntR107           
 CLMS_243_427/CR1                  td                    0.194      52.939 r       CLKROUTE_27/CR   
                                   net (fanout=1)        0.851      53.790         ntR118           
 CLMA_249_540/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK
 clock pessimism                                         0.000      53.790                          
 clock uncertainty                                      -0.050      53.740                          

 Setup time                                             -0.122      53.618                          

 Data required time                                                 53.618                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.618                          
 Data arrival time                                                  31.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.051                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.642  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.633
  Launch Clock Delay      :  1.991
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.991      26.991         u_CORES/capt_o   
 CLMA_231_528/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_231_528/Q0                   tco                   0.203      27.194 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=8)        0.578      27.772         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_243_522/CR1                  td                    0.286      28.058 r       u_CORES/u_debug_core_0/u_hub_data_decode/N255/LUT6D_inst_perm/L5
                                   net (fanout=4)        0.450      28.508         u_CORES/u_debug_core_0/u_hub_data_decode/N257
 CLMA_261_522/Y1                   td                    0.096      28.604 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.609      29.213         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1245_3
 CLMA_249_528/Y0                   td                    0.074      29.287 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.119      29.406         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1245_2
 CLMA_249_528/Y2                   td                    0.229      29.635 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_2/LUT6_inst_perm/L6
                                   net (fanout=6)        0.559      30.194         u_CORES/u_debug_core_0/u_rd_addr_gen/_N255
 CLMS_243_523/D3                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                  30.194         Logic Levels: 4  
                                                                                   Logic: 0.888ns(27.724%), Route: 2.315ns(72.276%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.355      51.355         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.143      51.498 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      52.013         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.245      52.258 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.375      52.633         ntR107           
 CLMS_243_523/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.000      52.633                          
 clock uncertainty                                      -0.050      52.583                          

 Setup time                                             -0.145      52.438                          

 Data required time                                                 52.438                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.438                          
 Data arrival time                                                  30.194                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.244                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L6Q_LUT6DQL5_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.639  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.630
  Launch Clock Delay      :  1.991
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.991      26.991         u_CORES/capt_o   
 CLMA_231_528/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_231_528/Q1                   tco                   0.203      27.194 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=8)        0.548      27.742         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_243_516/Y1                   td                    0.096      27.838 r       u_CORES/u_debug_core_0/u_hub_data_decode/N150_4_4/gateop_perm/L6
                                   net (fanout=1)        0.119      27.957         u_CORES/u_debug_core_0/u_hub_data_decode/_N1370
 CLMA_243_516/Y0                   td                    0.179      28.136 r       u_CORES/u_debug_core_0/u_hub_data_decode/N150_3/LUT6_inst_perm/L6
                                   net (fanout=1)        0.398      28.534         u_CORES/u_debug_core_0/u_hub_data_decode/_N888
 CLMS_243_535/Y1                   td                    0.108      28.642 r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=3)        2.523      31.165         u_CORES/u_debug_core_0/u_hub_data_decode/N1207
 CLMA_243_534/A3                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L6Q_LUT6DQL5_perm/I3

 Data arrival time                                                  31.165         Logic Levels: 3  
                                                                                   Logic: 0.586ns(14.039%), Route: 3.588ns(85.961%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.355      51.355         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.143      51.498 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      52.013         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.245      52.258 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.484      52.742         ntR107           
 CLMS_243_445/CR1                  td                    0.194      52.936 r       CLKROUTE_28/CR   
                                   net (fanout=5)        0.694      53.630         ntR116           
 CLMA_243_534/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.000      53.630                          
 clock uncertainty                                      -0.050      53.580                          

 Setup time                                             -0.150      53.430                          

 Data required time                                                 53.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.430                          
 Data arrival time                                                  31.165                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L6Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.459  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.806
  Launch Clock Delay      :  1.347
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.347      26.347         u_CORES/capt_o   
 CLMA_219_523/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMA_219_523/Q0                   tco                   0.158      26.505 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=20)       0.295      26.800         u_CORES/u_debug_core_0/conf_sel_o
 CLMS_243_541/B3                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                  26.800         Logic Levels: 0  
                                                                                   Logic: 0.158ns(34.879%), Route: 0.295ns(65.121%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.775       1.775         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.168       1.943 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.545         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.287       2.832 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.587       3.419         ntR107           
 CLMA_243_432/CR1                  td                    0.227       3.646 r       CLKROUTE_23/CR   
                                   net (fanout=2)        1.160       4.806         ntR106           
 CLMS_243_541/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       4.806                          
 clock uncertainty                                       0.050       4.856                          

 Hold time                                              -0.043       4.813                          

 Data required time                                                  4.813                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.813                          
 Data arrival time                                                  26.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.987                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.459  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.806
  Launch Clock Delay      :  1.347
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.347      26.347         u_CORES/capt_o   
 CLMA_219_523/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMA_219_523/Q0                   tco                   0.158      26.505 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=20)       0.374      26.879         u_CORES/u_debug_core_0/conf_sel_o
 CLMS_243_541/A5                                                           f       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  26.879         Logic Levels: 0  
                                                                                   Logic: 0.158ns(29.699%), Route: 0.374ns(70.301%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.775       1.775         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.168       1.943 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.545         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.287       2.832 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.587       3.419         ntR107           
 CLMA_243_432/CR1                  td                    0.227       3.646 r       CLKROUTE_23/CR   
                                   net (fanout=2)        1.160       4.806         ntR106           
 CLMS_243_541/CLK                                                          r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       4.806                          
 clock uncertainty                                       0.050       4.856                          

 Hold time                                              -0.020       4.836                          

 Data required time                                                  4.836                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.836                          
 Data arrival time                                                  26.879                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.043                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.240  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.587
  Launch Clock Delay      :  1.347
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.347      26.347         u_CORES/capt_o   
 CLMA_219_523/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMA_219_523/Q0                   tco                   0.158      26.505 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=20)       0.385      26.890         u_CORES/u_debug_core_0/conf_sel_o
 CLMS_243_529/M3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D

 Data arrival time                                                  26.890         Logic Levels: 0  
                                                                                   Logic: 0.158ns(29.098%), Route: 0.385ns(70.902%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.775       1.775         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.168       1.943 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.545         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.287       2.832 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.589       3.421         ntR107           
 CLMA_243_420/CR1                  td                    0.227       3.648 r       CLKROUTE_30/CR   
                                   net (fanout=5)        0.939       4.587         ntR117           
 CLMS_243_529/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/CLK
 clock pessimism                                         0.000       4.587                          
 clock uncertainty                                       0.050       4.637                          

 Hold time                                               0.043       4.680                          

 Data required time                                                  4.680                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.680                          
 Data arrival time                                                  26.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.210                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.721  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.551
  Launch Clock Delay      :  3.272
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.780      76.780         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.168      76.948 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602      77.550         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.287      77.837 f       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.435      78.272         ntR107           
 CLMA_231_522/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_231_522/Q1                   tco                   0.204      78.476 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.741      79.217         u_CORES/id_o [2] 
 CLMA_231_528/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                  79.217         Logic Levels: 0  
                                                                                   Logic: 0.204ns(21.587%), Route: 0.741ns(78.413%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.551     126.551         u_CORES/capt_o   
 CLMA_231_528/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.551                          
 clock uncertainty                                      -0.050     126.501                          

 Setup time                                             -0.136     126.365                          

 Data required time                                                126.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.365                          
 Data arrival time                                                  79.217                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.148                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.826  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.446
  Launch Clock Delay      :  3.272
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.780      76.780         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.168      76.948 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602      77.550         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.287      77.837 f       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.435      78.272         ntR107           
 CLMA_231_522/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_231_522/Q1                   tco                   0.204      78.476 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.628      79.104         u_CORES/id_o [2] 
 CLMA_243_528/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                  79.104         Logic Levels: 0  
                                                                                   Logic: 0.204ns(24.519%), Route: 0.628ns(75.481%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.446     126.446         u_CORES/capt_o   
 CLMA_243_528/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.446                          
 clock uncertainty                                      -0.050     126.396                          

 Setup time                                             -0.136     126.260                          

 Data required time                                                126.260                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.260                          
 Data arrival time                                                  79.104                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.156                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.826  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.446
  Launch Clock Delay      :  3.272
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.780      76.780         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.168      76.948 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602      77.550         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.287      77.837 f       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.435      78.272         ntR107           
 CLMA_231_522/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_231_522/Q0                   tco                   0.204      78.476 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=2)        0.606      79.082         u_CORES/id_o [0] 
 CLMA_243_528/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                  79.082         Logic Levels: 0  
                                                                                   Logic: 0.204ns(25.185%), Route: 0.606ns(74.815%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.446     126.446         u_CORES/capt_o   
 CLMA_243_528/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.446                          
 clock uncertainty                                      -0.050     126.396                          

 Setup time                                             -0.136     126.260                          

 Data required time                                                126.260                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.260                          
 Data arrival time                                                  79.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.178                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.589  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.991
  Launch Clock Delay      :  2.580
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.311     126.311         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.143     126.454 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515     126.969         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.245     127.214 f       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.366     127.580         ntR107           
 CLMA_231_522/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_231_522/Q0                   tco                   0.159     127.739 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=2)        0.160     127.899         u_CORES/id_o [0] 
 CLMA_231_528/M3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 127.899         Logic Levels: 0  
                                                                                   Logic: 0.159ns(49.843%), Route: 0.160ns(50.157%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.991     126.991         u_CORES/capt_o   
 CLMA_231_528/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.991                          
 clock uncertainty                                       0.050     127.041                          

 Hold time                                               0.043     127.084                          

 Data required time                                                127.084                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.084                          
 Data arrival time                                                 127.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.815                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.581  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.999
  Launch Clock Delay      :  2.580
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.311     126.311         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.143     126.454 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515     126.969         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.245     127.214 f       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.366     127.580         ntR107           
 CLMA_231_522/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_231_522/Q2                   tco                   0.159     127.739 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.256     127.995         u_CORES/id_o [4] 
 CLMS_243_517/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 127.995         Logic Levels: 0  
                                                                                   Logic: 0.159ns(38.313%), Route: 0.256ns(61.687%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.999     126.999         u_CORES/capt_o   
 CLMS_243_517/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.999                          
 clock uncertainty                                       0.050     127.049                          

 Hold time                                              -0.049     127.000                          

 Data required time                                                127.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.000                          
 Data arrival time                                                 127.995                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.995                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.581  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.999
  Launch Clock Delay      :  2.580
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.311     126.311         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.143     126.454 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515     126.969         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.245     127.214 f       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.366     127.580         ntR107           
 CLMA_231_522/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_231_522/CR2                  tco                   0.173     127.753 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.267     128.020         u_CORES/id_o [3] 
 CLMS_243_517/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 128.020         Logic Levels: 0  
                                                                                   Logic: 0.173ns(39.318%), Route: 0.267ns(60.682%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.999     126.999         u_CORES/capt_o   
 CLMS_243_517/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.999                          
 clock uncertainty                                       0.050     127.049                          

 Hold time                                              -0.049     127.000                          

 Data required time                                                127.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.000                          
 Data arrival time                                                 128.020                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.020                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[9]/opit_0_inv/RS
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.167
  Launch Clock Delay      :  3.699
  Clock Pessimism Removal :  0.502

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    1.117       1.213 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.213         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.318 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       2.194         nt_clk           
 USCM_215_576/CLKOUT               td                    0.168       2.362 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.964         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.287       3.251 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.448       3.699         ntR120           
 CLMA_231_553/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_231_553/CR3                  tco                   0.201       3.900 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=50)       0.642       4.542         u_CORES/u_debug_core_0/resetn
 CLMA_225_522/RSCO                 td                    0.094       4.636 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.636         ntR25            
 CLMA_225_528/RSCO                 td                    0.075       4.711 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       4.711         ntR24            
 CLMA_225_534/RSCO                 td                    0.075       4.786 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=7)        0.000       4.786         ntR23            
 CLMA_225_540/RSCO                 td                    0.075       4.861 r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       4.861         ntR22            
 CLMA_225_546/RSCO                 td                    0.075       4.936 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       4.936         ntR21            
 CLMA_225_552/RSCI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[9]/opit_0_inv/RS

 Data arrival time                                                   4.936         Logic Levels: 5  
                                                                                   Logic: 0.595ns(48.100%), Route: 0.642ns(51.900%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 R3                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.096      20.096         clk              
 IOBD_372_450/DIN                  td                    0.954      21.050 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.050         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.141 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746      21.887         nt_clk           
 USCM_215_576/CLKOUT               td                    0.143      22.030 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.545         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.245      22.790 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.377      23.167         ntR120           
 CLMA_225_552/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[9]/opit_0_inv/CLK
 clock pessimism                                         0.502      23.669                          
 clock uncertainty                                      -0.050      23.619                          

 Recovery time                                          -0.226      23.393                          

 Data required time                                                 23.393                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.393                          
 Data arrival time                                                   4.936                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.457                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[4]/opit_0_inv_L6Q_perm/RS
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.166
  Launch Clock Delay      :  3.699
  Clock Pessimism Removal :  0.502

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    1.117       1.213 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.213         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.318 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       2.194         nt_clk           
 USCM_215_576/CLKOUT               td                    0.168       2.362 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.964         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.287       3.251 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.448       3.699         ntR120           
 CLMA_231_553/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_231_553/CR3                  tco                   0.201       3.900 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=50)       0.642       4.542         u_CORES/u_debug_core_0/resetn
 CLMA_225_522/RSCO                 td                    0.094       4.636 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.636         ntR25            
 CLMA_225_528/RSCO                 td                    0.075       4.711 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       4.711         ntR24            
 CLMA_225_534/RSCO                 td                    0.075       4.786 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=7)        0.000       4.786         ntR23            
 CLMA_225_540/RSCO                 td                    0.075       4.861 r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       4.861         ntR22            
 CLMA_225_546/RSCI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[4]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   4.861         Logic Levels: 4  
                                                                                   Logic: 0.520ns(44.750%), Route: 0.642ns(55.250%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 R3                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.096      20.096         clk              
 IOBD_372_450/DIN                  td                    0.954      21.050 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.050         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.141 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746      21.887         nt_clk           
 USCM_215_576/CLKOUT               td                    0.143      22.030 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.545         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.245      22.790 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.376      23.166         ntR120           
 CLMA_225_546/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.502      23.668                          
 clock uncertainty                                      -0.050      23.618                          

 Recovery time                                          -0.226      23.392                          

 Data required time                                                 23.392                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.392                          
 Data arrival time                                                   4.861                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.531                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_L6Q_perm/RS
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.166
  Launch Clock Delay      :  3.699
  Clock Pessimism Removal :  0.502

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    1.117       1.213 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.213         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.318 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       2.194         nt_clk           
 USCM_215_576/CLKOUT               td                    0.168       2.362 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.964         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.287       3.251 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.448       3.699         ntR120           
 CLMA_231_553/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_231_553/CR3                  tco                   0.201       3.900 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=50)       0.642       4.542         u_CORES/u_debug_core_0/resetn
 CLMA_225_522/RSCO                 td                    0.094       4.636 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=4)        0.000       4.636         ntR25            
 CLMA_225_528/RSCO                 td                    0.075       4.711 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       4.711         ntR24            
 CLMA_225_534/RSCO                 td                    0.075       4.786 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=7)        0.000       4.786         ntR23            
 CLMA_225_540/RSCO                 td                    0.075       4.861 r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       4.861         ntR22            
 CLMA_225_546/RSCI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   4.861         Logic Levels: 4  
                                                                                   Logic: 0.520ns(44.750%), Route: 0.642ns(55.250%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 R3                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.096      20.096         clk              
 IOBD_372_450/DIN                  td                    0.954      21.050 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.050         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.141 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746      21.887         nt_clk           
 USCM_215_576/CLKOUT               td                    0.143      22.030 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      22.545         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.245      22.790 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.376      23.166         ntR120           
 CLMA_225_546/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.502      23.668                          
 clock uncertainty                                      -0.050      23.618                          

 Recovery time                                          -0.226      23.392                          

 Data required time                                                 23.392                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.392                          
 Data arrival time                                                   4.861                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.531                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv_srl/RS
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.705
  Launch Clock Delay      :  3.168
  Clock Pessimism Removal :  -0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.954       1.050 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.050         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.141 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746       1.887         nt_clk           
 USCM_215_576/CLKOUT               td                    0.143       2.030 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.545         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.245       2.790 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.378       3.168         ntR120           
 CLMA_231_553/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_231_553/CR3                  tco                   0.172       3.340 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=50)       0.273       3.613         u_CORES/u_debug_core_0/resetn
 CLMA_249_570/RS                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv_srl/RS

 Data arrival time                                                   3.613         Logic Levels: 0  
                                                                                   Logic: 0.172ns(38.652%), Route: 0.273ns(61.348%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    1.117       1.213 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.213         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.318 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       2.194         nt_clk           
 USCM_215_576/CLKOUT               td                    0.168       2.362 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.964         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.287       3.251 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.454       3.705         ntR120           
 CLMA_249_570/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.461       3.244                          
 clock uncertainty                                       0.000       3.244                          

 Removal time                                           -0.064       3.180                          

 Data required time                                                  3.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.180                          
 Data arrival time                                                   3.613                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.433                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv_srl/RS
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.705
  Launch Clock Delay      :  3.168
  Clock Pessimism Removal :  -0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.954       1.050 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.050         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.141 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746       1.887         nt_clk           
 USCM_215_576/CLKOUT               td                    0.143       2.030 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.545         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.245       2.790 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.378       3.168         ntR120           
 CLMA_231_553/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_231_553/CR3                  tco                   0.172       3.340 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=50)       0.273       3.613         u_CORES/u_debug_core_0/resetn
 CLMA_249_570/RS                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv_srl/RS

 Data arrival time                                                   3.613         Logic Levels: 0  
                                                                                   Logic: 0.172ns(38.652%), Route: 0.273ns(61.348%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    1.117       1.213 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.213         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.318 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       2.194         nt_clk           
 USCM_215_576/CLKOUT               td                    0.168       2.362 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.964         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.287       3.251 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.454       3.705         ntR120           
 CLMA_249_570/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.461       3.244                          
 clock uncertainty                                       0.000       3.244                          

 Removal time                                           -0.064       3.180                          

 Data required time                                                  3.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.180                          
 Data arrival time                                                   3.613                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.433                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][9]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.701
  Launch Clock Delay      :  3.168
  Clock Pessimism Removal :  -0.461

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.954       1.050 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.050         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.141 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.746       1.887         nt_clk           
 USCM_215_576/CLKOUT               td                    0.143       2.030 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       2.545         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.245       2.790 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.378       3.168         ntR120           
 CLMA_231_553/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_231_553/CR3                  tco                   0.172       3.340 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=50)       0.338       3.678         u_CORES/u_debug_core_0/resetn
 CLMA_249_547/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[0][9]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   3.678         Logic Levels: 0  
                                                                                   Logic: 0.172ns(33.725%), Route: 0.338ns(66.275%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    1.117       1.213 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.213         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.318 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       2.194         nt_clk           
 USCM_215_576/CLKOUT               td                    0.168       2.362 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.964         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.287       3.251 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.450       3.701         ntR120           
 CLMA_249_547/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][9]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.461       3.240                          
 clock uncertainty                                       0.000       3.240                          

 Removal time                                           -0.064       3.176                          

 Data required time                                                  3.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.176                          
 Data arrival time                                                   3.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.502                          
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_inst/rx_data[5]/opit_0_inv/CLK
Endpoint    : led[5] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    1.117       1.213 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.213         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.318 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       2.194         nt_clk           
 USCM_215_576/CLKOUT               td                    0.168       2.362 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.964         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.287       3.251 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.455       3.706         ntR120           
 CLMA_267_558/CLK                                                          r       uart_rx_inst/rx_data[5]/opit_0_inv/CLK

 CLMA_267_558/Q0                   tco                   0.203       3.909 r       uart_rx_inst/rx_data[5]/opit_0_inv/Q
                                   net (fanout=3)        1.414       5.323         nt_led[5]        
 IOLHR_364_636/DO_P                td                    0.611       5.934 r       led_obuf[5]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.934         led_obuf[5]/ntO  
 IOBD_372_636/PAD                  td                    2.381       8.315 r       led_obuf[5]/opit_0/O
                                   net (fanout=1)        0.169       8.484         led[5]           
 E1                                                                        r       led[5] (port)    

 Data arrival time                                                   8.484         Logic Levels: 2  
                                                                                   Logic: 3.195ns(66.869%), Route: 1.583ns(33.131%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_inst/rx_data[6]/opit_0_inv/CLK
Endpoint    : led[6] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    1.117       1.213 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.213         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.318 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       2.194         nt_clk           
 USCM_215_576/CLKOUT               td                    0.168       2.362 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.964         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.287       3.251 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.455       3.706         ntR120           
 CLMA_261_565/CLK                                                          r       uart_rx_inst/rx_data[6]/opit_0_inv/CLK

 CLMA_261_565/Q2                   tco                   0.203       3.909 r       uart_rx_inst/rx_data[6]/opit_0_inv/Q
                                   net (fanout=3)        1.427       5.336         nt_led[6]        
 IOLHR_364_618/DO_P                td                    0.611       5.947 r       led_obuf[6]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.947         led_obuf[6]/ntO  
 IOBS_372_618/PAD                  td                    2.385       8.332 r       led_obuf[6]/opit_0/O
                                   net (fanout=1)        0.144       8.476         led[6]           
 G1                                                                        r       led[6] (port)    

 Data arrival time                                                   8.476         Logic Levels: 2  
                                                                                   Logic: 3.199ns(67.065%), Route: 1.571ns(32.935%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_inst/rx_data[7]/opit_0_inv/CLK
Endpoint    : led[7] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    1.117       1.213 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.213         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.318 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.876       2.194         nt_clk           
 USCM_215_576/CLKOUT               td                    0.168       2.362 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       2.964         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.287       3.251 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.454       3.705         ntR120           
 CLMA_261_558/CLK                                                          r       uart_rx_inst/rx_data[7]/opit_0_inv/CLK

 CLMA_261_558/Q1                   tco                   0.203       3.908 r       uart_rx_inst/rx_data[7]/opit_0_inv/Q
                                   net (fanout=3)        1.364       5.272         nt_led[7]        
 IOLHR_364_624/DO_P                td                    0.611       5.883 r       led_obuf[7]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.883         led_obuf[7]/ntO  
 IOBD_372_624/PAD                  td                    2.381       8.264 r       led_obuf[7]/opit_0/O
                                   net (fanout=1)        0.144       8.408         led[7]           
 G2                                                                        r       led[7] (port)    

 Data arrival time                                                   8.408         Logic Levels: 2  
                                                                                   Logic: 3.195ns(67.935%), Route: 1.508ns(32.065%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : uart_rx_inst/bit_cnt[0]/opit_0_inv_L6Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G25                                                     0.000       0.000 f       rstn (port)      
                                   net (fanout=1)        0.145       0.145         rstn             
 IOBD_0_636/DIN                    td                    0.646       0.791 f       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.791         rstn_ibuf/ntD    
 IOLHR_16_636/DI_TO_CLK            td                    0.091       0.882 f       rstn_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=13)       1.419       2.301         nt_rstn          
 CLMA_249_565/RS                                                           f       uart_rx_inst/bit_cnt[0]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.301         Logic Levels: 2  
                                                                                   Logic: 0.737ns(32.030%), Route: 1.564ns(67.970%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : uart_rx_inst/bit_cnt[2]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G25                                                     0.000       0.000 f       rstn (port)      
                                   net (fanout=1)        0.145       0.145         rstn             
 IOBD_0_636/DIN                    td                    0.646       0.791 f       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.791         rstn_ibuf/ntD    
 IOLHR_16_636/DI_TO_CLK            td                    0.091       0.882 f       rstn_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=13)       1.419       2.301         nt_rstn          
 CLMA_249_565/RS                                                           f       uart_rx_inst/bit_cnt[2]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   2.301         Logic Levels: 2  
                                                                                   Logic: 0.737ns(32.030%), Route: 1.564ns(67.970%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : uart_rx_inst/bit_cnt[3]/opit_0_inv_L6Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G25                                                     0.000       0.000 f       rstn (port)      
                                   net (fanout=1)        0.145       0.145         rstn             
 IOBD_0_636/DIN                    td                    0.646       0.791 f       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.791         rstn_ibuf/ntD    
 IOLHR_16_636/DI_TO_CLK            td                    0.091       0.882 f       rstn_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=13)       1.419       2.301         nt_rstn          
 CLMA_249_565/RS                                                           f       uart_rx_inst/bit_cnt[3]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.301         Logic Levels: 2  
                                                                                   Logic: 0.737ns(32.030%), Route: 1.564ns(67.970%)
====================================================================================================

{clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.040       10.000          0.960           High Pulse Width  DRM_256_522/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/gopdrm_18k/CLKA
 9.040       10.000          0.960           Low Pulse Width   DRM_256_522/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/gopdrm_18k/CLKA
 9.800       10.000          0.200           Low Pulse Width   CLMA_249_571/CLK        baud_rate_gen_inst/bps_clk/opit_0_inv_L6Q_perm/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.040      25.000          0.960           Low Pulse Width   DRM_256_522/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/gopdrm_18k/CLKB
 24.040      25.000          0.960           High Pulse Width  DRM_256_522/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/gopdrm_18k/CLKB
 24.800      25.000          0.200           High Pulse Width  CLMS_243_547/CLK        u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[2]/opit_0_inv_L6QL5Q_perm/CLK
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.800      50.000          0.200           High Pulse Width  CLMA_231_528/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           Low Pulse Width   CLMA_231_528/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           High Pulse Width  CLMA_231_528/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : baud_rate_gen_inst/cnt[8]/opit_0_inv_AQ_perm/CLK
Endpoint    : baud_rate_gen_inst/cnt[11]/opit_0_inv_L6Q_perm/I5
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.113
  Launch Clock Delay      :  2.478
  Clock Pessimism Removal :  0.351

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.660       0.756 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.756         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.843 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.431         nt_clk           
 USCM_215_576/CLKOUT               td                    0.115       1.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.931         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.233       2.164 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.314       2.478         ntR120           
 CLMA_261_576/CLK                                                          r       baud_rate_gen_inst/cnt[8]/opit_0_inv_AQ_perm/CLK

 CLMA_261_576/Q2                   tco                   0.125       2.603 f       baud_rate_gen_inst/cnt[7]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.342       2.945         baud_rate_gen_inst/cnt [7]
 CLMA_249_571/CR1                  td                    0.186       3.131 f       baud_rate_gen_inst/cnt[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=1)        0.147       3.278         baud_rate_gen_inst/_N271
 CLMA_249_571/Y2                   td                    0.066       3.344 f       baud_rate_gen_inst/bps_clk/opit_0_inv_L6Q_perm/L6
                                   net (fanout=3)        0.284       3.628         baud_rate_gen_inst/N23
 CLMA_261_582/D5                                                           f       baud_rate_gen_inst/cnt[11]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.628         Logic Levels: 2  
                                                                                   Logic: 0.377ns(32.783%), Route: 0.773ns(67.217%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 R3                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.096      20.096         clk              
 IOBD_372_450/DIN                  td                    0.564      20.660 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.660         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.733 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493      21.226         nt_clk           
 USCM_215_576/CLKOUT               td                    0.097      21.323 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.651         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.195      21.846 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.267      22.113         ntR120           
 CLMA_261_582/CLK                                                          r       baud_rate_gen_inst/cnt[11]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.351      22.464                          
 clock uncertainty                                      -0.050      22.414                          

 Setup time                                             -0.049      22.365                          

 Data required time                                                 22.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.365                          
 Data arrival time                                                   3.628                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L6Q_perm/I3
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.099
  Launch Clock Delay      :  2.467
  Clock Pessimism Removal :  0.351

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.660       0.756 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.756         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.843 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.431         nt_clk           
 USCM_215_576/CLKOUT               td                    0.115       1.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.931         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.233       2.164 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.303       2.467         ntR120           
 CLMS_225_547/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_L6Q_perm/CLK

 CLMS_225_547/Q1                   tco                   0.125       2.592 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=8)        0.240       2.832         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [1]
 CLMA_219_540/CR1                  td                    0.135       2.967 f       u_CORES/u_debug_core_0/u_Storage_Condition/N272_maj2/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.075       3.042         u_CORES/u_debug_core_0/u_Storage_Condition/_N1292
 CLMA_219_541/Y0                   td                    0.122       3.164 f       u_CORES/u_debug_core_0/u_Storage_Condition/N278_6/LUT6_inst_perm/L6
                                   net (fanout=1)        0.075       3.239         u_CORES/u_debug_core_0/u_Storage_Condition/_N1296
 CLMA_219_540/Y2                   td                    0.122       3.361 f       u_CORES/u_debug_core_0/u_Storage_Condition/N278_8/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       3.521         u_CORES/u_debug_core_0/u_Storage_Condition/_N1298
 CLMA_225_540/C3                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   3.521         Logic Levels: 3  
                                                                                   Logic: 0.504ns(47.818%), Route: 0.550ns(52.182%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 R3                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.096      20.096         clk              
 IOBD_372_450/DIN                  td                    0.564      20.660 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.660         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.733 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493      21.226         nt_clk           
 USCM_215_576/CLKOUT               td                    0.097      21.323 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.651         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.195      21.846 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.253      22.099         ntR120           
 CLMA_225_540/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.351      22.450                          
 clock uncertainty                                      -0.050      22.400                          

 Setup time                                             -0.083      22.317                          

 Data required time                                                 22.317                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.317                          
 Data arrival time                                                   3.521                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.796                          
====================================================================================================

====================================================================================================

Startpoint  : baud_rate_gen_inst/cnt[8]/opit_0_inv_AQ_perm/CLK
Endpoint    : baud_rate_gen_inst/cnt[9]/opit_0_inv_L6QL5Q_perm/I4
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.111
  Launch Clock Delay      :  2.478
  Clock Pessimism Removal :  0.351

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.660       0.756 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.756         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.843 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.431         nt_clk           
 USCM_215_576/CLKOUT               td                    0.115       1.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.931         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.233       2.164 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.314       2.478         ntR120           
 CLMA_261_576/CLK                                                          r       baud_rate_gen_inst/cnt[8]/opit_0_inv_AQ_perm/CLK

 CLMA_261_576/Q2                   tco                   0.125       2.603 f       baud_rate_gen_inst/cnt[7]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.342       2.945         baud_rate_gen_inst/cnt [7]
 CLMA_249_571/CR1                  td                    0.186       3.131 f       baud_rate_gen_inst/cnt[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=1)        0.147       3.278         baud_rate_gen_inst/_N271
 CLMA_249_571/Y2                   td                    0.066       3.344 f       baud_rate_gen_inst/bps_clk/opit_0_inv_L6Q_perm/L6
                                   net (fanout=3)        0.186       3.530         baud_rate_gen_inst/N23
 CLMA_261_571/A4                                                           f       baud_rate_gen_inst/cnt[9]/opit_0_inv_L6QL5Q_perm/I4

 Data arrival time                                                   3.530         Logic Levels: 2  
                                                                                   Logic: 0.377ns(35.837%), Route: 0.675ns(64.163%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 R3                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.096      20.096         clk              
 IOBD_372_450/DIN                  td                    0.564      20.660 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.660         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.733 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493      21.226         nt_clk           
 USCM_215_576/CLKOUT               td                    0.097      21.323 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.651         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.195      21.846 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.265      22.111         ntR120           
 CLMA_261_571/CLK                                                          r       baud_rate_gen_inst/cnt[9]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.351      22.462                          
 clock uncertainty                                      -0.050      22.412                          

 Setup time                                             -0.078      22.334                          

 Data required time                                                 22.334                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.334                          
 Data arrival time                                                   3.530                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.804                          
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_inst/rx_done/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv_srl/D
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.471
  Launch Clock Delay      :  2.106
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.564       0.660 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.660         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.733 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.226         nt_clk           
 USCM_215_576/CLKOUT               td                    0.097       1.323 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.651         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.195       1.846 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.260       2.106         ntR120           
 CLMA_249_553/CLK                                                          r       uart_rx_inst/rx_done/opit_0_inv/CLK

 CLMA_249_553/Q0                   tco                   0.103       2.209 r       uart_rx_inst/rx_done/opit_0_inv/Q
                                   net (fanout=2)        0.120       2.329         rx_done          
 CLMS_243_553/M3                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv_srl/D

 Data arrival time                                                   2.329         Logic Levels: 0  
                                                                                   Logic: 0.103ns(46.188%), Route: 0.120ns(53.812%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.660       0.756 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.756         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.843 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.431         nt_clk           
 USCM_215_576/CLKOUT               td                    0.115       1.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.931         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.233       2.164 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.307       2.471         ntR120           
 CLMS_243_553/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.318       2.153                          
 clock uncertainty                                       0.000       2.153                          

 Hold time                                               0.026       2.179                          

 Data required time                                                  2.179                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.179                          
 Data arrival time                                                   2.329                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.150                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[7]/opit_0_inv/D
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.466
  Launch Clock Delay      :  2.099
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.564       0.660 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.660         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.733 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.226         nt_clk           
 USCM_215_576/CLKOUT               td                    0.097       1.323 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.651         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.195       1.846 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.253       2.099         ntR120           
 CLMA_219_547/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_L6Q_perm/CLK

 CLMA_219_547/Q1                   tco                   0.103       2.202 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=5)        0.123       2.325         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [7]
 CLMA_225_540/M3                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[7]/opit_0_inv/D

 Data arrival time                                                   2.325         Logic Levels: 0  
                                                                                   Logic: 0.103ns(45.575%), Route: 0.123ns(54.425%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.660       0.756 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.756         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.843 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.431         nt_clk           
 USCM_215_576/CLKOUT               td                    0.115       1.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.931         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.233       2.164 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.302       2.466         ntR120           
 CLMA_225_540/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[7]/opit_0_inv/CLK
 clock pessimism                                        -0.318       2.148                          
 clock uncertainty                                       0.000       2.148                          

 Hold time                                               0.027       2.175                          

 Data required time                                                  2.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.175                          
 Data arrival time                                                   2.325                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.150                          
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_inst/bit_cnt[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : uart_rx_inst/bit_cnt[3]/opit_0_inv_L6Q_perm/I5
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.474
  Launch Clock Delay      :  2.108
  Clock Pessimism Removal :  -0.366

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.564       0.660 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.660         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.733 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.226         nt_clk           
 USCM_215_576/CLKOUT               td                    0.097       1.323 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.651         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.195       1.846 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.262       2.108         ntR120           
 CLMA_249_565/CLK                                                          r       uart_rx_inst/bit_cnt[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_249_565/Q2                   tco                   0.103       2.211 r       uart_rx_inst/bit_cnt[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=4)        0.057       2.268         uart_rx_inst/bit_cnt [0]
 CLMA_249_565/B5                                                           r       uart_rx_inst/bit_cnt[3]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.268         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.375%), Route: 0.057ns(35.625%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.660       0.756 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.756         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.843 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.431         nt_clk           
 USCM_215_576/CLKOUT               td                    0.115       1.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.931         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.233       2.164 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.310       2.474         ntR120           
 CLMA_249_565/CLK                                                          r       uart_rx_inst/bit_cnt[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.366       2.108                          
 clock uncertainty                                       0.000       2.108                          

 Hold time                                              -0.012       2.096                          

 Data required time                                                  2.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.096                          
 Data arrival time                                                   2.268                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.172                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.772
  Launch Clock Delay      :  2.077
  Clock Pessimism Removal :  0.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.046       1.046         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.115       1.161 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.546         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.233       1.779 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.298       2.077         ntR107           
 CLMA_231_517/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L6QL5Q_perm/CLK

 CLMA_231_517/CR0                  tco                   0.140       2.217 r       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L6QL5Q_perm/L5Q
                                   net (fanout=2)        0.241       2.458         u_CORES/u_jtag_hub/shift_data [4]
 CLMA_231_522/C2                                                           r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/I2

 Data arrival time                                                   2.458         Logic Levels: 0  
                                                                                   Logic: 0.140ns(36.745%), Route: 0.241ns(63.255%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.899      25.899         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.097      25.996 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      26.324         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.195      26.519 f       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.253      26.772         ntR107           
 CLMA_231_522/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.293      27.065                          
 clock uncertainty                                      -0.050      27.015                          

 Setup time                                             -0.135      26.880                          

 Data required time                                                 26.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.880                          
 Data arrival time                                                   2.458                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.422                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.772
  Launch Clock Delay      :  2.077
  Clock Pessimism Removal :  0.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.046       1.046         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.115       1.161 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.546         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.233       1.779 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.298       2.077         ntR107           
 CLMS_225_523/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_225_523/CR0                  tco                   0.140       2.217 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=7)        0.238       2.455         u_CORES/u_jtag_hub/data_ctrl
 CLMA_231_522/D2                                                           r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                   2.455         Logic Levels: 0  
                                                                                   Logic: 0.140ns(37.037%), Route: 0.238ns(62.963%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.899      25.899         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.097      25.996 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      26.324         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.195      26.519 f       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.253      26.772         ntR107           
 CLMA_231_522/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.293      27.065                          
 clock uncertainty                                      -0.050      27.015                          

 Setup time                                             -0.132      26.883                          

 Data required time                                                 26.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.883                          
 Data arrival time                                                   2.455                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.428                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.772
  Launch Clock Delay      :  2.077
  Clock Pessimism Removal :  0.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.046       1.046         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.115       1.161 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.546         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.233       1.779 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.298       2.077         ntR107           
 CLMA_231_517/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L6QL5Q_perm/CLK

 CLMA_231_517/Q0                   tco                   0.125       2.202 f       u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L6QL5Q_perm/L6Q
                                   net (fanout=2)        0.243       2.445         u_CORES/u_jtag_hub/shift_data [0]
 CLMA_231_522/A2                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/I2

 Data arrival time                                                   2.445         Logic Levels: 0  
                                                                                   Logic: 0.125ns(33.967%), Route: 0.243ns(66.033%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.899      25.899         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.097      25.996 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      26.324         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.195      26.519 f       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.253      26.772         ntR107           
 CLMA_231_522/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.293      27.065                          
 clock uncertainty                                      -0.050      27.015                          

 Setup time                                             -0.127      26.888                          

 Data required time                                                 26.888                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.888                          
 Data arrival time                                                   2.445                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.443                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.910
  Launch Clock Delay      :  2.349
  Clock Pessimism Removal :  -0.561

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.826       0.826         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.097       0.923 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.251         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.195       1.446 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.314       1.760         ntR107           
 CLMA_243_450/CR1                  td                    0.118       1.878 r       CLKROUTE_21/CR   
                                   net (fanout=3)        0.471       2.349         ntR110           
 CLMS_243_559/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_243_559/CR0                  tco                   0.123       2.472 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=3)        0.103       2.575         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [22]
 CLMS_243_559/A3                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   2.575         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.425%), Route: 0.103ns(45.575%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.046       1.046         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.115       1.161 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.546         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.233       1.779 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.380       2.159         ntR107           
 CLMA_243_450/CR1                  td                    0.135       2.294 r       CLKROUTE_21/CR   
                                   net (fanout=3)        0.616       2.910         ntR110           
 CLMS_243_559/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.561       2.349                          
 clock uncertainty                                       0.000       2.349                          

 Hold time                                              -0.026       2.323                          

 Data required time                                                  2.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.323                          
 Data arrival time                                                   2.575                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.077
  Launch Clock Delay      :  1.696
  Clock Pessimism Removal :  -0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.826       0.826         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.097       0.923 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.251         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.195       1.446 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.250       1.696         ntR107           
 CLMA_225_522/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_225_522/CR0                  tco                   0.123       1.819 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=4)        0.103       1.922         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [2]
 CLMA_225_522/C3                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/I3

 Data arrival time                                                   1.922         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.425%), Route: 0.103ns(45.575%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.046       1.046         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.115       1.161 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.546         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.233       1.779 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.298       2.077         ntR107           
 CLMA_225_522/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.381       1.696                          
 clock uncertainty                                       0.000       1.696                          

 Hold time                                              -0.028       1.668                          

 Data required time                                                  1.668                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.668                          
 Data arrival time                                                   1.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.077
  Launch Clock Delay      :  1.696
  Clock Pessimism Removal :  -0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.826       0.826         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.097       0.923 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.251         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.195       1.446 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.250       1.696         ntR107           
 CLMA_231_517/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK

 CLMA_231_517/CR2                  tco                   0.123       1.819 f       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.103       1.922         u_CORES/u_jtag_hub/shift_data [3]
 CLMA_231_517/D3                                                           f       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/I3

 Data arrival time                                                   1.922         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.425%), Route: 0.103ns(45.575%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.046       1.046         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.115       1.161 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.546         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.233       1.779 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.298       2.077         ntR107           
 CLMA_231_517/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.381       1.696                          
 clock uncertainty                                       0.000       1.696                          

 Hold time                                              -0.028       1.668                          

 Data required time                                                  1.668                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.668                          
 Data arrival time                                                   1.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.241  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.409
  Launch Clock Delay      :  1.168
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.168      26.168         u_CORES/capt_o   
 CLMA_231_528/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_231_528/Q1                   tco                   0.125      26.293 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=8)        0.340      26.633         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_243_516/Y1                   td                    0.066      26.699 f       u_CORES/u_debug_core_0/u_hub_data_decode/N150_4_4/gateop_perm/L6
                                   net (fanout=1)        0.075      26.774         u_CORES/u_debug_core_0/u_hub_data_decode/_N1370
 CLMA_243_516/Y0                   td                    0.100      26.874 f       u_CORES/u_debug_core_0/u_hub_data_decode/N150_3/LUT6_inst_perm/L6
                                   net (fanout=1)        0.242      27.116         u_CORES/u_debug_core_0/u_hub_data_decode/_N888
 CLMS_243_535/Y1                   td                    0.070      27.186 f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=3)        0.912      28.098         u_CORES/u_debug_core_0/u_hub_data_decode/N1207
 CLMS_183_451/CR0                  td                    0.139      28.237 f       CLKROUTE_3/CR    
                                   net (fanout=1)        0.799      29.036         ntR89            
 CLMA_249_540/A4                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/I4

 Data arrival time                                                  29.036         Logic Levels: 4  
                                                                                   Logic: 0.500ns(17.434%), Route: 2.368ns(82.566%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.826      50.826         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.097      50.923 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      51.251         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.195      51.446 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.319      51.765         ntR107           
 CLMS_243_427/CR1                  td                    0.118      51.883 r       CLKROUTE_27/CR   
                                   net (fanout=1)        0.526      52.409         ntR118           
 CLMA_249_540/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/CLK
 clock pessimism                                         0.000      52.409                          
 clock uncertainty                                      -0.050      52.359                          

 Setup time                                             -0.069      52.290                          

 Data required time                                                 52.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.290                          
 Data arrival time                                                  29.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L6Q_LUT6DQL5_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.132  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.300
  Launch Clock Delay      :  1.168
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.168      26.168         u_CORES/capt_o   
 CLMA_231_528/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_231_528/Q1                   tco                   0.125      26.293 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=8)        0.340      26.633         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_243_516/Y1                   td                    0.066      26.699 f       u_CORES/u_debug_core_0/u_hub_data_decode/N150_4_4/gateop_perm/L6
                                   net (fanout=1)        0.075      26.774         u_CORES/u_debug_core_0/u_hub_data_decode/_N1370
 CLMA_243_516/Y0                   td                    0.100      26.874 f       u_CORES/u_debug_core_0/u_hub_data_decode/N150_3/LUT6_inst_perm/L6
                                   net (fanout=1)        0.242      27.116         u_CORES/u_debug_core_0/u_hub_data_decode/_N888
 CLMS_243_535/Y1                   td                    0.070      27.186 f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=3)        1.581      28.767         u_CORES/u_debug_core_0/u_hub_data_decode/N1207
 CLMA_243_534/A3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L6Q_LUT6DQL5_perm/I3

 Data arrival time                                                  28.767         Logic Levels: 3  
                                                                                   Logic: 0.361ns(13.890%), Route: 2.238ns(86.110%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.826      50.826         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.097      50.923 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      51.251         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.195      51.446 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.315      51.761         ntR107           
 CLMS_243_445/CR1                  td                    0.118      51.879 r       CLKROUTE_28/CR   
                                   net (fanout=5)        0.421      52.300         ntR116           
 CLMA_243_534/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.000      52.300                          
 clock uncertainty                                      -0.050      52.250                          

 Setup time                                             -0.082      52.168                          

 Data required time                                                 52.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.168                          
 Data arrival time                                                  28.767                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.401                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[18]/opit_0_inv_L6Q_LUT6DQL5_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.132  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.300
  Launch Clock Delay      :  1.168
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.168      26.168         u_CORES/capt_o   
 CLMA_231_528/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_231_528/Q1                   tco                   0.125      26.293 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=8)        0.340      26.633         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_243_516/Y1                   td                    0.066      26.699 f       u_CORES/u_debug_core_0/u_hub_data_decode/N150_4_4/gateop_perm/L6
                                   net (fanout=1)        0.075      26.774         u_CORES/u_debug_core_0/u_hub_data_decode/_N1370
 CLMA_243_516/Y0                   td                    0.100      26.874 f       u_CORES/u_debug_core_0/u_hub_data_decode/N150_3/LUT6_inst_perm/L6
                                   net (fanout=1)        0.242      27.116         u_CORES/u_debug_core_0/u_hub_data_decode/_N888
 CLMS_243_535/Y1                   td                    0.070      27.186 f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=3)        1.580      28.766         u_CORES/u_debug_core_0/u_hub_data_decode/N1207
 CLMA_243_534/B3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[18]/opit_0_inv_L6Q_LUT6DQL5_perm/I3

 Data arrival time                                                  28.766         Logic Levels: 3  
                                                                                   Logic: 0.361ns(13.895%), Route: 2.237ns(86.105%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.826      50.826         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.097      50.923 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      51.251         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.195      51.446 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.315      51.761         ntR107           
 CLMS_243_445/CR1                  td                    0.118      51.879 r       CLKROUTE_28/CR   
                                   net (fanout=5)        0.421      52.300         ntR116           
 CLMA_243_534/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[18]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.000      52.300                          
 clock uncertainty                                      -0.050      52.250                          

 Setup time                                             -0.080      52.170                          

 Data required time                                                 52.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.170                          
 Data arrival time                                                  28.766                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.404                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L6Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.155  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.973
  Launch Clock Delay      :  0.818
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.818      25.818         u_CORES/capt_o   
 CLMA_219_523/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMA_219_523/Q0                   tco                   0.103      25.921 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=20)       0.213      26.134         u_CORES/u_debug_core_0/conf_sel_o
 CLMS_243_541/B3                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                  26.134         Logic Levels: 0  
                                                                                   Logic: 0.103ns(32.595%), Route: 0.213ns(67.405%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.046       1.046         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.115       1.161 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.546         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.233       1.779 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.384       2.163         ntR107           
 CLMA_243_432/CR1                  td                    0.135       2.298 r       CLKROUTE_23/CR   
                                   net (fanout=2)        0.675       2.973         ntR106           
 CLMS_243_541/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       2.973                          
 clock uncertainty                                       0.050       3.023                          

 Hold time                                              -0.027       2.996                          

 Data required time                                                  2.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.996                          
 Data arrival time                                                  26.134                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.138                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.155  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.973
  Launch Clock Delay      :  0.818
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.818      25.818         u_CORES/capt_o   
 CLMA_219_523/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMA_219_523/Q0                   tco                   0.109      25.927 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=20)       0.264      26.191         u_CORES/u_debug_core_0/conf_sel_o
 CLMS_243_541/A5                                                           f       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  26.191         Logic Levels: 0  
                                                                                   Logic: 0.109ns(29.223%), Route: 0.264ns(70.777%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.046       1.046         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.115       1.161 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.546         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.233       1.779 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.384       2.163         ntR107           
 CLMA_243_432/CR1                  td                    0.135       2.298 r       CLKROUTE_23/CR   
                                   net (fanout=2)        0.675       2.973         ntR106           
 CLMS_243_541/CLK                                                          r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       2.973                          
 clock uncertainty                                       0.050       3.023                          

 Hold time                                              -0.010       3.013                          

 Data required time                                                  3.013                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.013                          
 Data arrival time                                                  26.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.178                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.829
  Launch Clock Delay      :  0.818
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.818      25.818         u_CORES/capt_o   
 CLMA_219_523/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMA_219_523/Q0                   tco                   0.109      25.927 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=20)       0.275      26.202         u_CORES/u_debug_core_0/conf_sel_o
 CLMS_243_529/M3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D

 Data arrival time                                                  26.202         Logic Levels: 0  
                                                                                   Logic: 0.109ns(28.385%), Route: 0.275ns(71.615%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.046       1.046         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.115       1.161 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.546         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.233       1.779 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.386       2.165         ntR107           
 CLMA_243_420/CR1                  td                    0.135       2.300 r       CLKROUTE_30/CR   
                                   net (fanout=5)        0.529       2.829         ntR117           
 CLMS_243_529/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/CLK
 clock pessimism                                         0.000       2.829                          
 clock uncertainty                                       0.050       2.879                          

 Hold time                                               0.027       2.906                          

 Data required time                                                  2.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.906                          
 Data arrival time                                                  26.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.296                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.308  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.885
  Launch Clock Delay      :  2.193
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.159      76.159         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.115      76.274 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385      76.659         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.233      76.892 f       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.301      77.193         ntR107           
 CLMA_231_522/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_231_522/Q1                   tco                   0.126      77.319 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.358      77.677         u_CORES/id_o [2] 
 CLMA_243_528/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                  77.677         Logic Levels: 0  
                                                                                   Logic: 0.126ns(26.033%), Route: 0.358ns(73.967%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.885     125.885         u_CORES/capt_o   
 CLMA_243_528/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     125.885                          
 clock uncertainty                                      -0.050     125.835                          

 Setup time                                             -0.074     125.761                          

 Data required time                                                125.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.761                          
 Data arrival time                                                  77.677                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.084                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.249  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.944
  Launch Clock Delay      :  2.193
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.159      76.159         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.115      76.274 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385      76.659         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.233      76.892 f       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.301      77.193         ntR107           
 CLMA_231_522/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_231_522/Q1                   tco                   0.126      77.319 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.408      77.727         u_CORES/id_o [2] 
 CLMA_231_528/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                  77.727         Logic Levels: 0  
                                                                                   Logic: 0.126ns(23.596%), Route: 0.408ns(76.404%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.944     125.944         u_CORES/capt_o   
 CLMA_231_528/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     125.944                          
 clock uncertainty                                      -0.050     125.894                          

 Setup time                                             -0.074     125.820                          

 Data required time                                                125.820                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.820                          
 Data arrival time                                                  77.727                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.093                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.308  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.885
  Launch Clock Delay      :  2.193
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.159      76.159         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.115      76.274 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385      76.659         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.233      76.892 f       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.301      77.193         ntR107           
 CLMA_231_522/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_231_522/Q0                   tco                   0.125      77.318 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=2)        0.335      77.653         u_CORES/id_o [0] 
 CLMA_243_528/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                  77.653         Logic Levels: 0  
                                                                                   Logic: 0.125ns(27.174%), Route: 0.335ns(72.826%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       0.885     125.885         u_CORES/capt_o   
 CLMA_243_528/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     125.885                          
 clock uncertainty                                      -0.050     125.835                          

 Setup time                                             -0.074     125.761                          

 Data required time                                                125.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.761                          
 Data arrival time                                                  77.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.108                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.604  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.168
  Launch Clock Delay      :  1.772
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.899     125.899         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.097     125.996 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328     126.324         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.195     126.519 f       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.253     126.772         ntR107           
 CLMA_231_522/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_231_522/Q0                   tco                   0.104     126.876 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=2)        0.119     126.995         u_CORES/id_o [0] 
 CLMA_231_528/M3                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 126.995         Logic Levels: 0  
                                                                                   Logic: 0.104ns(46.637%), Route: 0.119ns(53.363%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.168     126.168         u_CORES/capt_o   
 CLMA_231_528/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.168                          
 clock uncertainty                                       0.050     126.218                          

 Hold time                                               0.026     126.244                          

 Data required time                                                126.244                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.244                          
 Data arrival time                                                 126.995                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.751                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.602  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.170
  Launch Clock Delay      :  1.772
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.899     125.899         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.097     125.996 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328     126.324         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.195     126.519 f       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.253     126.772         ntR107           
 CLMA_231_522/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_231_522/Q2                   tco                   0.104     126.876 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.189     127.065         u_CORES/id_o [4] 
 CLMS_243_517/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 127.065         Logic Levels: 0  
                                                                                   Logic: 0.104ns(35.495%), Route: 0.189ns(64.505%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.170     126.170         u_CORES/capt_o   
 CLMS_243_517/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.170                          
 clock uncertainty                                       0.050     126.220                          

 Hold time                                              -0.025     126.195                          

 Data required time                                                126.195                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.195                          
 Data arrival time                                                 127.065                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.870                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.602  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.170
  Launch Clock Delay      :  1.772
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.899     125.899         u_CORES/drck_o   
 USCM_215_579/CLKOUT               td                    0.097     125.996 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328     126.324         ntclkbufg_1      
 HCKB_213_495/CLKOUT               td                    0.195     126.519 f       HCKBROUTE_0/CLKOUT
                                   net (fanout=59)       0.253     126.772         ntR107           
 CLMA_231_522/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_231_522/CR2                  tco                   0.120     126.892 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.195     127.087         u_CORES/id_o [3] 
 CLMS_243_517/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 127.087         Logic Levels: 0  
                                                                                   Logic: 0.120ns(38.095%), Route: 0.195ns(61.905%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.170     126.170         u_CORES/capt_o   
 CLMS_243_517/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.170                          
 clock uncertainty                                       0.050     126.220                          

 Hold time                                              -0.025     126.195                          

 Data required time                                                126.195                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.195                          
 Data arrival time                                                 127.087                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[9]/opit_0_inv/RS
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.101
  Launch Clock Delay      :  2.469
  Clock Pessimism Removal :  0.351

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.660       0.756 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.756         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.843 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.431         nt_clk           
 USCM_215_576/CLKOUT               td                    0.115       1.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.931         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.233       2.164 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.305       2.469         ntR120           
 CLMA_231_553/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_231_553/CR3                  tco                   0.140       2.609 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=50)       0.409       3.018         u_CORES/u_debug_core_0/resetn
 CLMA_225_522/RSCO                 td                    0.052       3.070 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=4)        0.000       3.070         ntR25            
 CLMA_225_528/RSCO                 td                    0.049       3.119 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.119         ntR24            
 CLMA_225_534/RSCO                 td                    0.049       3.168 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=7)        0.000       3.168         ntR23            
 CLMA_225_540/RSCO                 td                    0.049       3.217 r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       3.217         ntR22            
 CLMA_225_546/RSCO                 td                    0.049       3.266 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.266         ntR21            
 CLMA_225_552/RSCI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[9]/opit_0_inv/RS

 Data arrival time                                                   3.266         Logic Levels: 5  
                                                                                   Logic: 0.388ns(48.683%), Route: 0.409ns(51.317%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 R3                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.096      20.096         clk              
 IOBD_372_450/DIN                  td                    0.564      20.660 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.660         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.733 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493      21.226         nt_clk           
 USCM_215_576/CLKOUT               td                    0.097      21.323 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.651         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.195      21.846 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.255      22.101         ntR120           
 CLMA_225_552/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[9]/opit_0_inv/CLK
 clock pessimism                                         0.351      22.452                          
 clock uncertainty                                      -0.050      22.402                          

 Recovery time                                          -0.116      22.286                          

 Data required time                                                 22.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.286                          
 Data arrival time                                                   3.266                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.020                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[4]/opit_0_inv_L6Q_perm/RS
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.100
  Launch Clock Delay      :  2.469
  Clock Pessimism Removal :  0.351

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.660       0.756 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.756         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.843 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.431         nt_clk           
 USCM_215_576/CLKOUT               td                    0.115       1.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.931         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.233       2.164 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.305       2.469         ntR120           
 CLMA_231_553/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_231_553/CR3                  tco                   0.140       2.609 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=50)       0.409       3.018         u_CORES/u_debug_core_0/resetn
 CLMA_225_522/RSCO                 td                    0.052       3.070 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=4)        0.000       3.070         ntR25            
 CLMA_225_528/RSCO                 td                    0.049       3.119 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.119         ntR24            
 CLMA_225_534/RSCO                 td                    0.049       3.168 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=7)        0.000       3.168         ntR23            
 CLMA_225_540/RSCO                 td                    0.049       3.217 r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       3.217         ntR22            
 CLMA_225_546/RSCI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[4]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.217         Logic Levels: 4  
                                                                                   Logic: 0.339ns(45.321%), Route: 0.409ns(54.679%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 R3                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.096      20.096         clk              
 IOBD_372_450/DIN                  td                    0.564      20.660 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.660         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.733 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493      21.226         nt_clk           
 USCM_215_576/CLKOUT               td                    0.097      21.323 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.651         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.195      21.846 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.254      22.100         ntR120           
 CLMA_225_546/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.351      22.451                          
 clock uncertainty                                      -0.050      22.401                          

 Recovery time                                          -0.116      22.285                          

 Data required time                                                 22.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.285                          
 Data arrival time                                                   3.217                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.068                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_L6Q_perm/RS
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.100
  Launch Clock Delay      :  2.469
  Clock Pessimism Removal :  0.351

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.660       0.756 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.756         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.843 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.431         nt_clk           
 USCM_215_576/CLKOUT               td                    0.115       1.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.931         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.233       2.164 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.305       2.469         ntR120           
 CLMA_231_553/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_231_553/CR3                  tco                   0.140       2.609 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=50)       0.409       3.018         u_CORES/u_debug_core_0/resetn
 CLMA_225_522/RSCO                 td                    0.052       3.070 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=4)        0.000       3.070         ntR25            
 CLMA_225_528/RSCO                 td                    0.049       3.119 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.119         ntR24            
 CLMA_225_534/RSCO                 td                    0.049       3.168 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=7)        0.000       3.168         ntR23            
 CLMA_225_540/RSCO                 td                    0.049       3.217 r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       3.217         ntR22            
 CLMA_225_546/RSCI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.217         Logic Levels: 4  
                                                                                   Logic: 0.339ns(45.321%), Route: 0.409ns(54.679%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 R3                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.096      20.096         clk              
 IOBD_372_450/DIN                  td                    0.564      20.660 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.660         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.733 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493      21.226         nt_clk           
 USCM_215_576/CLKOUT               td                    0.097      21.323 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      21.651         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.195      21.846 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.254      22.100         ntR120           
 CLMA_225_546/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.351      22.451                          
 clock uncertainty                                      -0.050      22.401                          

 Recovery time                                          -0.116      22.285                          

 Data required time                                                 22.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.285                          
 Data arrival time                                                   3.217                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.068                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv_srl/RS
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.475
  Launch Clock Delay      :  2.102
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.564       0.660 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.660         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.733 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.226         nt_clk           
 USCM_215_576/CLKOUT               td                    0.097       1.323 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.651         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.195       1.846 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.256       2.102         ntR120           
 CLMA_231_553/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_231_553/CR3                  tco                   0.122       2.224 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=50)       0.197       2.421         u_CORES/u_debug_core_0/resetn
 CLMA_249_570/RS                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv_srl/RS

 Data arrival time                                                   2.421         Logic Levels: 0  
                                                                                   Logic: 0.122ns(38.245%), Route: 0.197ns(61.755%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.660       0.756 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.756         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.843 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.431         nt_clk           
 USCM_215_576/CLKOUT               td                    0.115       1.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.931         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.233       2.164 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.311       2.475         ntR120           
 CLMA_249_570/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.318       2.157                          
 clock uncertainty                                       0.000       2.157                          

 Removal time                                           -0.038       2.119                          

 Data required time                                                  2.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.119                          
 Data arrival time                                                   2.421                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.302                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv_srl/RS
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.475
  Launch Clock Delay      :  2.102
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.564       0.660 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.660         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.733 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.226         nt_clk           
 USCM_215_576/CLKOUT               td                    0.097       1.323 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.651         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.195       1.846 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.256       2.102         ntR120           
 CLMA_231_553/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_231_553/CR3                  tco                   0.122       2.224 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=50)       0.197       2.421         u_CORES/u_debug_core_0/resetn
 CLMA_249_570/RS                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv_srl/RS

 Data arrival time                                                   2.421         Logic Levels: 0  
                                                                                   Logic: 0.122ns(38.245%), Route: 0.197ns(61.755%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.660       0.756 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.756         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.843 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.431         nt_clk           
 USCM_215_576/CLKOUT               td                    0.115       1.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.931         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.233       2.164 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.311       2.475         ntR120           
 CLMA_249_570/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.318       2.157                          
 clock uncertainty                                       0.000       2.157                          

 Removal time                                           -0.038       2.119                          

 Data required time                                                  2.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.119                          
 Data arrival time                                                   2.421                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.302                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][9]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.471
  Launch Clock Delay      :  2.102
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.564       0.660 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.660         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.733 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.226         nt_clk           
 USCM_215_576/CLKOUT               td                    0.097       1.323 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.651         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.195       1.846 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.256       2.102         ntR120           
 CLMA_231_553/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_231_553/CR3                  tco                   0.122       2.224 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=50)       0.238       2.462         u_CORES/u_debug_core_0/resetn
 CLMA_249_547/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[0][9]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   2.462         Logic Levels: 0  
                                                                                   Logic: 0.122ns(33.889%), Route: 0.238ns(66.111%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.660       0.756 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.756         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.843 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.431         nt_clk           
 USCM_215_576/CLKOUT               td                    0.115       1.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.931         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.233       2.164 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.307       2.471         ntR120           
 CLMA_249_547/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][9]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.318       2.153                          
 clock uncertainty                                       0.000       2.153                          

 Removal time                                           -0.038       2.115                          

 Data required time                                                  2.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.115                          
 Data arrival time                                                   2.462                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.347                          
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_inst/rx_data[6]/opit_0_inv/CLK
Endpoint    : led[6] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.660       0.756 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.756         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.843 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.431         nt_clk           
 USCM_215_576/CLKOUT               td                    0.115       1.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.931         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.233       2.164 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.312       2.476         ntR120           
 CLMA_261_565/CLK                                                          r       uart_rx_inst/rx_data[6]/opit_0_inv/CLK

 CLMA_261_565/Q2                   tco                   0.125       2.601 f       uart_rx_inst/rx_data[6]/opit_0_inv/Q
                                   net (fanout=3)        0.928       3.529         nt_led[6]        
 IOLHR_364_618/DO_P                td                    0.353       3.882 f       led_obuf[6]/opit_1/DO_P
                                   net (fanout=1)        0.000       3.882         led_obuf[6]/ntO  
 IOBS_372_618/PAD                  td                    2.022       5.904 f       led_obuf[6]/opit_0/O
                                   net (fanout=1)        0.144       6.048         led[6]           
 G1                                                                        f       led[6] (port)    

 Data arrival time                                                   6.048         Logic Levels: 2  
                                                                                   Logic: 2.500ns(69.989%), Route: 1.072ns(30.011%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_inst/rx_data[5]/opit_0_inv/CLK
Endpoint    : led[5] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.660       0.756 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.756         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.843 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.431         nt_clk           
 USCM_215_576/CLKOUT               td                    0.115       1.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.931         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.233       2.164 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.312       2.476         ntR120           
 CLMA_267_558/CLK                                                          r       uart_rx_inst/rx_data[5]/opit_0_inv/CLK

 CLMA_267_558/Q0                   tco                   0.125       2.601 f       uart_rx_inst/rx_data[5]/opit_0_inv/Q
                                   net (fanout=3)        0.879       3.480         nt_led[5]        
 IOLHR_364_636/DO_P                td                    0.353       3.833 f       led_obuf[5]/opit_1/DO_P
                                   net (fanout=1)        0.000       3.833         led_obuf[5]/ntO  
 IOBD_372_636/PAD                  td                    2.007       5.840 f       led_obuf[5]/opit_0/O
                                   net (fanout=1)        0.169       6.009         led[5]           
 E1                                                                        f       led[5] (port)    

 Data arrival time                                                   6.009         Logic Levels: 2  
                                                                                   Logic: 2.485ns(70.337%), Route: 1.048ns(29.663%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_inst/rx_data[7]/opit_0_inv/CLK
Endpoint    : led[7] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 R3                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.096       0.096         clk              
 IOBD_372_450/DIN                  td                    0.660       0.756 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.756         clk_ibuf/ntD     
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.843 r       clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.431         nt_clk           
 USCM_215_576/CLKOUT               td                    0.115       1.546 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.931         ntclkbufg_0      
 HCKB_213_486/CLKOUT               td                    0.233       2.164 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=174)      0.311       2.475         ntR120           
 CLMA_261_558/CLK                                                          r       uart_rx_inst/rx_data[7]/opit_0_inv/CLK

 CLMA_261_558/Q1                   tco                   0.125       2.600 f       uart_rx_inst/rx_data[7]/opit_0_inv/Q
                                   net (fanout=3)        0.878       3.478         nt_led[7]        
 IOLHR_364_624/DO_P                td                    0.353       3.831 f       led_obuf[7]/opit_1/DO_P
                                   net (fanout=1)        0.000       3.831         led_obuf[7]/ntO  
 IOBD_372_624/PAD                  td                    2.007       5.838 f       led_obuf[7]/opit_0/O
                                   net (fanout=1)        0.144       5.982         led[7]           
 G2                                                                        f       led[7] (port)    

 Data arrival time                                                   5.982         Logic Levels: 2  
                                                                                   Logic: 2.485ns(70.858%), Route: 1.022ns(29.142%)
====================================================================================================

====================================================================================================

Startpoint  : rx (port)
Endpoint    : uart_rx_inst/rx_shift_reg[7]/opit_0_inv_srl/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L25                                                     0.000       0.000 r       rx (port)        
                                   net (fanout=1)        0.107       0.107         rx               
 IOBS_0_498/DIN                    td                    0.445       0.552 r       rx_ibuf/opit_0/O 
                                   net (fanout=1)        0.000       0.552         rx_ibuf/ntD      
 IOLHR_16_498/DI_TO_CLK            td                    0.073       0.625 r       rx_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=3)        0.976       1.601         nt_rx            
 CLMA_261_559/M0                                                           r       uart_rx_inst/rx_shift_reg[7]/opit_0_inv_srl/D

 Data arrival time                                                   1.601         Logic Levels: 2  
                                                                                   Logic: 0.518ns(32.355%), Route: 1.083ns(67.645%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : uart_rx_inst/bit_cnt[0]/opit_0_inv_L6Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G25                                                     0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.145       0.145         rstn             
 IOBD_0_636/DIN                    td                    0.445       0.590 r       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.590         rstn_ibuf/ntD    
 IOLHR_16_636/DI_TO_CLK            td                    0.073       0.663 r       rstn_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=13)       0.974       1.637         nt_rstn          
 CLMA_249_565/RS                                                           r       uart_rx_inst/bit_cnt[0]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   1.637         Logic Levels: 2  
                                                                                   Logic: 0.518ns(31.643%), Route: 1.119ns(68.357%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : uart_rx_inst/bit_cnt[2]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G25                                                     0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.145       0.145         rstn             
 IOBD_0_636/DIN                    td                    0.445       0.590 r       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.590         rstn_ibuf/ntD    
 IOLHR_16_636/DI_TO_CLK            td                    0.073       0.663 r       rstn_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=13)       0.974       1.637         nt_rstn          
 CLMA_249_565/RS                                                           r       uart_rx_inst/bit_cnt[2]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   1.637         Logic Levels: 2  
                                                                                   Logic: 0.518ns(31.643%), Route: 1.119ns(68.357%)
====================================================================================================

{clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.430       10.000          0.570           High Pulse Width  DRM_256_522/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/gopdrm_18k/CLKA
 9.430       10.000          0.570           Low Pulse Width   DRM_256_522/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/gopdrm_18k/CLKA
 9.800       10.000          0.200           Low Pulse Width   CLMA_249_571/CLK        baud_rate_gen_inst/bps_clk/opit_0_inv_L6Q_perm/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.430      25.000          0.570           Low Pulse Width   DRM_256_522/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/gopdrm_18k/CLKB
 24.430      25.000          0.570           High Pulse Width  DRM_256_522/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/gopdrm_18k/CLKB
 24.800      25.000          0.200           High Pulse Width  CLMS_243_547/CLK        u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[2]/opit_0_inv_L6QL5Q_perm/CLK
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.800      50.000          0.200           High Pulse Width  CLMA_231_528/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           Low Pulse Width   CLMA_231_528/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           High Pulse Width  CLMA_231_528/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                    
+--------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/place_route/uart_pnr.adf       
| Output     | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/report_timing/uart_rtp.adf     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/report_timing/uart.rtr         
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/report_timing/rtr.db           
+--------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,079 MB
Total CPU time to report_timing completion : 0h:0m:10s
Process Total CPU time to report_timing completion : 0h:0m:10s
Total real time to report_timing completion : 0h:0m:16s
