

================================================================
== Vivado HLS Report for 'kernel2'
================================================================
* Date:           Mon May 10 19:55:51 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        prj_kernel2
* Solution:       solution6
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.580 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4086|     4086| 40.860 us | 40.860 us |  4086|  4086|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- kernel_2_loop  |     4084|     4084|         4|          4|          1|  1021|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      3|       0|     169|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      77|    -|
|Register         |        -|      -|     113|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      3|     113|     246|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln7_fu_140_p2                  |     *    |      3|  0|  21|          32|          32|
    |add_ln7_1_fu_107_p2                |     +    |      0|  0|  18|          11|           3|
    |add_ln7_2_fu_118_p2                |     +    |      0|  0|  18|          11|           3|
    |add_ln7_fu_129_p2                  |     +    |      0|  0|  18|          11|           2|
    |array_r_d1                         |     +    |      0|  0|  39|          32|          32|
    |i_fu_156_p2                        |     +    |      0|  0|  18|          11|           1|
    |ap_enable_state2_pp0_iter0_stage0  |    and   |      0|  0|   6|           1|           1|
    |ap_enable_state3_pp0_iter0_stage1  |    and   |      0|  0|   6|           1|           1|
    |ap_enable_state5_pp0_iter0_stage3  |    and   |      0|  0|   6|           1|           1|
    |icmp_ln6_fu_101_p2                 |   icmp   |      0|  0|  13|          11|          12|
    |ap_enable_pp0                      |    xor   |      0|  0|   6|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      3|  0| 169|         123|          90|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  38|          7|    1|          7|
    |array_r_address0  |  15|          3|   10|         30|
    |array_r_address1  |  15|          3|   10|         30|
    |i_0_reg_85        |   9|          2|   11|         22|
    +------------------+----+-----------+-----+-----------+
    |Total             |  77|         15|   32|         89|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0  |   0|   0|    1|          1|
    |array_load_2_reg_180     |  32|   0|   32|          0|
    |i_0_reg_85               |  11|   0|   11|          0|
    |mul_ln7_reg_185          |  32|   0|   32|          0|
    |reg_97                   |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 113|   0|  114|          1|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |    kernel2   | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |    kernel2   | return value |
|ap_start          |  in |    1| ap_ctrl_hs |    kernel2   | return value |
|ap_done           | out |    1| ap_ctrl_hs |    kernel2   | return value |
|ap_idle           | out |    1| ap_ctrl_hs |    kernel2   | return value |
|ap_ready          | out |    1| ap_ctrl_hs |    kernel2   | return value |
|array_r_address0  | out |   10|  ap_memory |    array_r   |     array    |
|array_r_ce0       | out |    1|  ap_memory |    array_r   |     array    |
|array_r_q0        |  in |   32|  ap_memory |    array_r   |     array    |
|array_r_address1  | out |   10|  ap_memory |    array_r   |     array    |
|array_r_ce1       | out |    1|  ap_memory |    array_r   |     array    |
|array_r_we1       | out |    1|  ap_memory |    array_r   |     array    |
|array_r_d1        | out |   32|  ap_memory |    array_r   |     array    |
|array_r_q1        |  in |   32|  ap_memory |    array_r   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

