

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config21_s'
================================================================
* Date:           Mon Apr 28 17:46:49 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  14.726 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 14.7>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %layer21_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %layer20_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] ( I:3.90ns O:3.90ns )   --->   "%layer20_out_read = read i27 @_ssdm_op_Read.ap_fifo.volatile.i27P0A, i27 %layer20_out" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 4 'read' 'layer20_out_read' <Predicate = true> <Delay = 3.90> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 1> <FIFO>
ST_1 : Operation 5 [1/1] (2.52ns)   --->   "%icmp_ln51 = icmp_sgt  i27 %layer20_out_read, i27 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 5 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %layer20_out_read, i32 26" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 6 'bitselect' 'tmp' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%trunc_ln = partselect i6 @_ssdm_op_PartSelect.i6.i27.i32.i32, i27 %layer20_out_read, i32 8, i32 13" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 7 'partselect' 'trunc_ln' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %layer20_out_read, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 8 'bitselect' 'tmp_124' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i27 %layer20_out_read" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 9 'trunc' 'trunc_ln52' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.03ns)   --->   "%icmp_ln52 = icmp_ne  i7 %trunc_ln52, i7 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 10 'icmp' 'icmp_ln52' <Predicate = (icmp_ln51)> <Delay = 2.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %layer20_out_read, i32 13" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 11 'bitselect' 'tmp_125' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %layer20_out_read, i32 8" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 12 'bitselect' 'tmp_126' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%or_ln52 = or i1 %tmp_126, i1 %icmp_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 13 'or' 'or_ln52' <Predicate = (icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%and_ln52 = and i1 %or_ln52, i1 %tmp_124" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 14 'and' 'and_ln52' <Predicate = (icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%zext_ln52 = zext i1 %and_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 15 'zext' 'zext_ln52' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52 = add i6 %trunc_ln, i6 %zext_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 16 'add' 'add_ln52' <Predicate = (icmp_ln51)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i13 @_ssdm_op_PartSelect.i13.i27.i32, i27 %layer20_out_read, i32 14" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 17 'partselect' 'tmp_5' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.13ns)   --->   "%icmp_ln52_1 = icmp_eq  i13 %tmp_5, i13 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 18 'icmp' 'icmp_ln52_1' <Predicate = (icmp_ln51)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 19 'bitselect' 'tmp_127' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%not_tmp_3 = xor i1 %tmp_125, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 20 'xor' 'not_tmp_3' <Predicate = (icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%and_ln52_1 = or i1 %tmp_127, i1 %not_tmp_3" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 21 'or' 'and_ln52_1' <Predicate = (icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty = and i1 %icmp_ln52_1, i1 %and_ln52_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 22 'and' 'empty' <Predicate = (icmp_ln51)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_1)   --->   "%or_ln52_1 = or i1 %empty, i1 %tmp" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 23 'or' 'or_ln52_1' <Predicate = (or_ln52_2 & icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node p_02)   --->   "%xor_ln52 = xor i1 %empty, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 24 'xor' 'xor_ln52' <Predicate = (icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node p_02)   --->   "%or_ln52_2 = or i1 %tmp, i1 %xor_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 25 'or' 'or_ln52_2' <Predicate = (icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_1)   --->   "%select_ln52 = select i1 %tmp, i6 0, i6 %add_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 26 'select' 'select_ln52' <Predicate = (or_ln52_1 & or_ln52_2 & icmp_ln51)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_1 = select i1 %or_ln52_1, i6 %select_ln52, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 27 'select' 'select_ln52_1' <Predicate = (or_ln52_2 & icmp_ln51)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node p_02)   --->   "%select_ln52_2 = select i1 %or_ln52_2, i6 %select_ln52_1, i6 %add_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 28 'select' 'select_ln52_2' <Predicate = (icmp_ln51)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_02 = select i1 %icmp_ln51, i6 %select_ln52_2, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 29 'select' 'p_02' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] ( I:3.90ns O:3.90ns )   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i6P0A, i6 %layer21_out, i6 %p_02" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 30 'write' 'write_ln57' <Predicate = true> <Delay = 3.90> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 1> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 31 'ret' 'ret_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer20_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer21_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface) [ 00]
specinterface_ln0 (specinterface) [ 00]
layer20_out_read  (read         ) [ 00]
icmp_ln51         (icmp         ) [ 01]
tmp               (bitselect    ) [ 00]
trunc_ln          (partselect   ) [ 00]
tmp_124           (bitselect    ) [ 00]
trunc_ln52        (trunc        ) [ 00]
icmp_ln52         (icmp         ) [ 00]
tmp_125           (bitselect    ) [ 00]
tmp_126           (bitselect    ) [ 00]
or_ln52           (or           ) [ 00]
and_ln52          (and          ) [ 00]
zext_ln52         (zext         ) [ 00]
add_ln52          (add          ) [ 00]
tmp_5             (partselect   ) [ 00]
icmp_ln52_1       (icmp         ) [ 00]
tmp_127           (bitselect    ) [ 00]
not_tmp_3         (xor          ) [ 00]
and_ln52_1        (or           ) [ 00]
empty             (and          ) [ 00]
or_ln52_1         (or           ) [ 01]
xor_ln52          (xor          ) [ 00]
or_ln52_2         (or           ) [ 01]
select_ln52       (select       ) [ 00]
select_ln52_1     (select       ) [ 00]
select_ln52_2     (select       ) [ 00]
p_02              (select       ) [ 00]
write_ln57        (write        ) [ 00]
ret_ln59          (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer20_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer20_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer21_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer21_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i27P0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i27.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i27.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="layer20_out_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="27" slack="0"/>
<pin id="52" dir="0" index="1" bw="27" slack="0"/>
<pin id="53" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer20_out_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="write_ln57_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="6" slack="0"/>
<pin id="59" dir="0" index="2" bw="6" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln57/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="icmp_ln51_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="27" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="tmp_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="0"/>
<pin id="71" dir="0" index="1" bw="27" slack="0"/>
<pin id="72" dir="0" index="2" bw="6" slack="0"/>
<pin id="73" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="trunc_ln_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="6" slack="0"/>
<pin id="79" dir="0" index="1" bw="27" slack="0"/>
<pin id="80" dir="0" index="2" bw="5" slack="0"/>
<pin id="81" dir="0" index="3" bw="5" slack="0"/>
<pin id="82" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="tmp_124_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="27" slack="0"/>
<pin id="90" dir="0" index="2" bw="4" slack="0"/>
<pin id="91" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_124/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="trunc_ln52_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="27" slack="0"/>
<pin id="97" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="icmp_ln52_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="7" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_125_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="27" slack="0"/>
<pin id="108" dir="0" index="2" bw="5" slack="0"/>
<pin id="109" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_125/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_126_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="27" slack="0"/>
<pin id="116" dir="0" index="2" bw="5" slack="0"/>
<pin id="117" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_126/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="or_ln52_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="and_ln52_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="zext_ln52_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="add_ln52_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="6" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_5_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="13" slack="0"/>
<pin id="145" dir="0" index="1" bw="27" slack="0"/>
<pin id="146" dir="0" index="2" bw="5" slack="0"/>
<pin id="147" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="icmp_ln52_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="13" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_1/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_127_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="6" slack="0"/>
<pin id="160" dir="0" index="2" bw="4" slack="0"/>
<pin id="161" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_127/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="not_tmp_3_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_3/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="and_ln52_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="and_ln52_1/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="empty_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="or_ln52_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_1/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="xor_ln52_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="or_ln52_2_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_2/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="select_ln52_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="6" slack="0"/>
<pin id="205" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="select_ln52_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="6" slack="0"/>
<pin id="212" dir="0" index="2" bw="1" slack="0"/>
<pin id="213" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_1/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="select_ln52_2_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="6" slack="0"/>
<pin id="220" dir="0" index="2" bw="6" slack="0"/>
<pin id="221" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_2/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="p_02_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="6" slack="0"/>
<pin id="228" dir="0" index="2" bw="1" slack="0"/>
<pin id="229" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_02/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="48" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="50" pin="2"/><net_sink comp="63" pin=0"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="50" pin="2"/><net_sink comp="69" pin=1"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="69" pin=2"/></net>

<net id="83"><net_src comp="22" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="84"><net_src comp="50" pin="2"/><net_sink comp="77" pin=1"/></net>

<net id="85"><net_src comp="24" pin="0"/><net_sink comp="77" pin=2"/></net>

<net id="86"><net_src comp="26" pin="0"/><net_sink comp="77" pin=3"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="50" pin="2"/><net_sink comp="87" pin=1"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="98"><net_src comp="50" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="103"><net_src comp="95" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="50" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="50" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="99" pin="2"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="121" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="87" pin="3"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="127" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="77" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="133" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="32" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="50" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="34" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="155"><net_src comp="143" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="36" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="38" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="137" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="169"><net_src comp="105" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="42" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="157" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="165" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="151" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="171" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="69" pin="3"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="177" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="42" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="69" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="189" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="206"><net_src comp="69" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="44" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="137" pin="2"/><net_sink comp="201" pin=2"/></net>

<net id="214"><net_src comp="183" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="201" pin="3"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="46" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="222"><net_src comp="195" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="209" pin="3"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="137" pin="2"/><net_sink comp="217" pin=2"/></net>

<net id="230"><net_src comp="63" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="217" pin="3"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="44" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="233"><net_src comp="225" pin="3"/><net_sink comp="56" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer21_out | {1 }
 - Input state : 
	Port: relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config21> : layer20_out | {1 }
  - Chain level:
	State 1
		icmp_ln52 : 1
		or_ln52 : 2
		and_ln52 : 2
		zext_ln52 : 2
		add_ln52 : 3
		icmp_ln52_1 : 1
		tmp_127 : 4
		not_tmp_3 : 1
		and_ln52_1 : 5
		empty : 5
		or_ln52_1 : 5
		xor_ln52 : 5
		or_ln52_2 : 5
		select_ln52 : 4
		select_ln52_1 : 5
		select_ln52_2 : 5
		p_02 : 6
		write_ln57 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       icmp_ln51_fu_63       |    0    |    34   |
|   icmp   |       icmp_ln52_fu_99       |    0    |    14   |
|          |      icmp_ln52_1_fu_151     |    0    |    20   |
|----------|-----------------------------|---------|---------|
|          |      select_ln52_fu_201     |    0    |    6    |
|  select  |     select_ln52_1_fu_209    |    0    |    6    |
|          |     select_ln52_2_fu_217    |    0    |    6    |
|          |         p_02_fu_225         |    0    |    6    |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln52_fu_137       |    0    |    14   |
|----------|-----------------------------|---------|---------|
|          |        or_ln52_fu_121       |    0    |    2    |
|    or    |      and_ln52_1_fu_171      |    0    |    2    |
|          |       or_ln52_1_fu_183      |    0    |    2    |
|          |       or_ln52_2_fu_195      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    and   |       and_ln52_fu_127       |    0    |    2    |
|          |         empty_fu_177        |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    xor   |       not_tmp_3_fu_165      |    0    |    2    |
|          |       xor_ln52_fu_189       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   | layer20_out_read_read_fu_50 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |    write_ln57_write_fu_56   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          tmp_fu_69          |    0    |    0    |
|          |        tmp_124_fu_87        |    0    |    0    |
| bitselect|        tmp_125_fu_105       |    0    |    0    |
|          |        tmp_126_fu_113       |    0    |    0    |
|          |        tmp_127_fu_157       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|        trunc_ln_fu_77       |    0    |    0    |
|          |         tmp_5_fu_143        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |       trunc_ln52_fu_95      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |       zext_ln52_fu_133      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   122   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   122  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   122  |
+-----------+--------+--------+
