Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Tue Oct 25 16:40:37 2016
| Host             : AwesomeSauce running 64-bit major release  (build 9200)
| Command          : report_power -file sort_power_routed.rpt -pb sort_power_summary_routed.pb -rpx sort_power_routed.rpx
| Design           : sort
| Device           : xc7a35tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.586 |
| Dynamic (W)              | 0.513 |
| Device Static (W)        | 0.073 |
| Effective TJA (C/W)      | 4.8   |
| Max Ambient (C)          | 82.2  |
| Junction Temperature (C) | 27.8  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.006 |        3 |       --- |             --- |
| Slice Logic    |     0.008 |     1020 |       --- |             --- |
|   LUT as Logic |     0.007 |      448 |     20800 |            2.15 |
|   Register     |    <0.001 |      480 |     41600 |            1.15 |
|   CARRY4       |    <0.001 |       20 |      8150 |            0.25 |
|   Others       |     0.000 |       40 |       --- |             --- |
| Signals        |     0.016 |      740 |       --- |             --- |
| I/O            |     0.483 |      161 |       210 |           76.67 |
| Static Power   |     0.073 |          |           |                 |
| Total          |     0.586 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.041 |       0.031 |      0.010 |
| Vccaux    |       1.800 |     0.030 |       0.018 |      0.013 |
| Vcco33    |       3.300 |     0.137 |       0.136 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------+--------+-----------------+
| Clock          | Domain | Constraint (ns) |
+----------------+--------+-----------------+
| external_clock | clk    |             4.1 |
+----------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------+-----------+
| Name     | Power (W) |
+----------+-----------+
| sort     |     0.513 |
|   s0_1   |    <0.001 |
|   s0_2   |    <0.001 |
|   s0_3   |    <0.001 |
|   s0_4   |    <0.001 |
|   s0_5   |    <0.001 |
|   s1_1n2 |     0.001 |
|   s1_3n4 |     0.002 |
|   s1_5   |    <0.001 |
|   s2_1   |    <0.001 |
|   s2_2n3 |     0.002 |
|   s2_4n5 |     0.002 |
|   s3_1n2 |     0.002 |
|   s3_3n4 |     0.002 |
|   s3_5   |    <0.001 |
|   s4_1   |    <0.001 |
|   s4_2n3 |     0.002 |
|   s4_4n5 |     0.002 |
|   s5_1n2 |     0.003 |
|   s5_3n4 |     0.003 |
|   s5_5   |     0.001 |
+----------+-----------+


