TimeQuest Timing Analyzer report for pwm
Sat Nov 22 01:56:13 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'C4'
 12. Slow Model Hold: 'C4'
 13. Slow Model Minimum Pulse Width: 'C4'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'C4'
 26. Fast Model Hold: 'C4'
 27. Fast Model Minimum Pulse Width: 'C4'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Propagation Delay
 33. Minimum Propagation Delay
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Progagation Delay
 40. Minimum Progagation Delay
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; pwm                                                               ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; C4         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { C4 }  ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 280.58 MHz ; 195.01 MHz      ; C4         ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; C4    ; -2.564 ; -37.120       ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; C4    ; 2.786 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; C4    ; -2.064 ; -121.181              ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'C4'                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[3]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[3]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[3]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[3]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[3]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[2]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[2]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[2]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[2]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[2]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[1]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[1]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[1]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[1]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[1]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[0]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[0]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[0]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[0]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[0]                         ; C4           ; C4          ; 1.000        ; -0.023     ; 3.501      ;
; -2.076 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg0  ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_memory_reg0 ; C4           ; C4          ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg1  ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a1~porta_memory_reg0 ; C4           ; C4          ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg2  ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a2~porta_memory_reg0 ; C4           ; C4          ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg3  ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a3~porta_memory_reg0 ; C4           ; C4          ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg4  ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_memory_reg0 ; C4           ; C4          ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg5  ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a5~porta_memory_reg0 ; C4           ; C4          ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg6  ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a6~porta_memory_reg0 ; C4           ; C4          ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg7  ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a7~porta_memory_reg0 ; C4           ; C4          ; 1.000        ; -0.022     ; 3.014      ;
+--------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'C4'                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.786 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg0  ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_memory_reg0 ; C4           ; C4          ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg1  ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a1~porta_memory_reg0 ; C4           ; C4          ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg2  ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a2~porta_memory_reg0 ; C4           ; C4          ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg3  ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a3~porta_memory_reg0 ; C4           ; C4          ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg4  ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_memory_reg0 ; C4           ; C4          ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg5  ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a5~porta_memory_reg0 ; C4           ; C4          ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg6  ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a6~porta_memory_reg0 ; C4           ; C4          ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg7  ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a7~porta_memory_reg0 ; C4           ; C4          ; 0.000        ; -0.022     ; 3.014      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[3]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[3]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[3]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[3]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[3]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[2]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[2]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[2]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[2]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[2]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[1]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[1]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[1]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[1]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[1]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[0]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[0]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[0]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[0]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
; 3.274 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[0]                         ; C4           ; C4          ; 0.000        ; -0.023     ; 3.501      ;
+-------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'C4'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[0]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[0]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[1]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[1]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[2]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[2]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[3]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[3]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; C4    ; Rise       ; C4                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; C4    ; Rise       ; C4|combout                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; C4    ; Rise       ; C4|combout                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; C4    ; Rise       ; inst3|combout                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; C4    ; Rise       ; inst3|combout                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; C4    ; Rise       ; inst3|datac                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; C4    ; Rise       ; inst3|datac                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; C4    ; Rise       ; inst3~clkctrl|inclk[0]                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; C4    ; Rise       ; inst3~clkctrl|inclk[0]                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; C4    ; Rise       ; inst3~clkctrl|outclk                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; C4    ; Rise       ; inst3~clkctrl|outclk                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; C4    ; Rise       ; inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; C4    ; Rise       ; inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; WriteEn   ; C4         ; 2.044 ; 2.044 ; Rise       ; C4              ;
; address0  ; C4         ; 1.721 ; 1.721 ; Rise       ; C4              ;
; address1  ; C4         ; 2.273 ; 2.273 ; Rise       ; C4              ;
; address2  ; C4         ; 1.782 ; 1.782 ; Rise       ; C4              ;
; address3  ; C4         ; 2.376 ; 2.376 ; Rise       ; C4              ;
; data[*]   ; C4         ; 2.437 ; 2.437 ; Rise       ; C4              ;
;  data[0]  ; C4         ; 1.926 ; 1.926 ; Rise       ; C4              ;
;  data[1]  ; C4         ; 1.368 ; 1.368 ; Rise       ; C4              ;
;  data[2]  ; C4         ; 1.690 ; 1.690 ; Rise       ; C4              ;
;  data[3]  ; C4         ; 1.673 ; 1.673 ; Rise       ; C4              ;
;  data[4]  ; C4         ; 2.273 ; 2.273 ; Rise       ; C4              ;
;  data[5]  ; C4         ; 1.787 ; 1.787 ; Rise       ; C4              ;
;  data[6]  ; C4         ; 1.368 ; 1.368 ; Rise       ; C4              ;
;  data[7]  ; C4         ; 2.437 ; 2.437 ; Rise       ; C4              ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; WriteEn   ; C4         ; -1.754 ; -1.754 ; Rise       ; C4              ;
; address0  ; C4         ; -1.431 ; -1.431 ; Rise       ; C4              ;
; address1  ; C4         ; -1.983 ; -1.983 ; Rise       ; C4              ;
; address2  ; C4         ; -1.492 ; -1.492 ; Rise       ; C4              ;
; address3  ; C4         ; -2.086 ; -2.086 ; Rise       ; C4              ;
; data[*]   ; C4         ; -1.078 ; -1.078 ; Rise       ; C4              ;
;  data[0]  ; C4         ; -1.636 ; -1.636 ; Rise       ; C4              ;
;  data[1]  ; C4         ; -1.078 ; -1.078 ; Rise       ; C4              ;
;  data[2]  ; C4         ; -1.400 ; -1.400 ; Rise       ; C4              ;
;  data[3]  ; C4         ; -1.383 ; -1.383 ; Rise       ; C4              ;
;  data[4]  ; C4         ; -1.983 ; -1.983 ; Rise       ; C4              ;
;  data[5]  ; C4         ; -1.497 ; -1.497 ; Rise       ; C4              ;
;  data[6]  ; C4         ; -1.078 ; -1.078 ; Rise       ; C4              ;
;  data[7]  ; C4         ; -2.147 ; -2.147 ; Rise       ; C4              ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Q0        ; C4         ; 9.070  ; 9.070  ; Rise       ; C4              ;
; Q1        ; C4         ; 9.591  ; 9.591  ; Rise       ; C4              ;
; Q2        ; C4         ; 9.385  ; 9.385  ; Rise       ; C4              ;
; Q3        ; C4         ; 10.462 ; 10.462 ; Rise       ; C4              ;
; Q4        ; C4         ; 9.330  ; 9.330  ; Rise       ; C4              ;
; Q5        ; C4         ; 9.755  ; 9.755  ; Rise       ; C4              ;
; Q6        ; C4         ; 10.138 ; 10.138 ; Rise       ; C4              ;
; Q7        ; C4         ; 9.078  ; 9.078  ; Rise       ; C4              ;
; WRENSig   ; C4         ; 6.230  ; 6.230  ; Rise       ; C4              ;
; WRENSig   ; C4         ; 6.230  ; 6.230  ; Fall       ; C4              ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Q0        ; C4         ; 9.070  ; 9.070  ; Rise       ; C4              ;
; Q1        ; C4         ; 9.591  ; 9.591  ; Rise       ; C4              ;
; Q2        ; C4         ; 9.385  ; 9.385  ; Rise       ; C4              ;
; Q3        ; C4         ; 10.462 ; 10.462 ; Rise       ; C4              ;
; Q4        ; C4         ; 9.330  ; 9.330  ; Rise       ; C4              ;
; Q5        ; C4         ; 9.755  ; 9.755  ; Rise       ; C4              ;
; Q6        ; C4         ; 10.138 ; 10.138 ; Rise       ; C4              ;
; Q7        ; C4         ; 9.078  ; 9.078  ; Rise       ; C4              ;
; WRENSig   ; C4         ; 6.230  ; 6.230  ; Rise       ; C4              ;
; WRENSig   ; C4         ; 6.230  ; 6.230  ; Fall       ; C4              ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; C42        ; WRENSig     ; 11.787 ;    ;    ; 11.787 ;
; CLK        ; WRENSig     ; 10.212 ;    ;    ; 10.212 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; C42        ; WRENSig     ; 11.787 ;    ;    ; 11.787 ;
; CLK        ; WRENSig     ; 10.212 ;    ;    ; 10.212 ;
+------------+-------------+--------+----+----+--------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; C4    ; -1.460 ; -19.512       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; C4    ; 1.840 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; C4    ; -2.000 ; -117.222              ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'C4'                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg0  ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_memory_reg0 ; C4           ; C4          ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg1  ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a1~porta_memory_reg0 ; C4           ; C4          ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg2  ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a2~porta_memory_reg0 ; C4           ; C4          ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg3  ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a3~porta_memory_reg0 ; C4           ; C4          ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg4  ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_memory_reg0 ; C4           ; C4          ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg5  ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a5~porta_memory_reg0 ; C4           ; C4          ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg6  ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a6~porta_memory_reg0 ; C4           ; C4          ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg7  ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a7~porta_memory_reg0 ; C4           ; C4          ; 1.000        ; -0.017     ; 2.442      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[3]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[3]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[3]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[3]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[3]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[2]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[2]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[2]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[2]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[2]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[1]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[1]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[1]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[1]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[1]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[0]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[0]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[0]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[0]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[0]                         ; C4           ; C4          ; 1.000        ; -0.018     ; 1.960      ;
+--------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'C4'                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[3]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[3]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[3]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[3]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[3]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[2]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[2]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[2]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[2]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[2]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[1]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[1]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[1]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[1]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[1]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_we_reg       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[0]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[0]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[0]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[0]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[0]                         ; C4           ; C4          ; 0.000        ; -0.018     ; 1.960      ;
; 2.321 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg0  ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_memory_reg0 ; C4           ; C4          ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg1  ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a1~porta_memory_reg0 ; C4           ; C4          ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg2  ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a2~porta_memory_reg0 ; C4           ; C4          ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg3  ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a3~porta_memory_reg0 ; C4           ; C4          ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg4  ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_memory_reg0 ; C4           ; C4          ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg5  ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a5~porta_memory_reg0 ; C4           ; C4          ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg6  ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a6~porta_memory_reg0 ; C4           ; C4          ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg7  ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a7~porta_memory_reg0 ; C4           ; C4          ; 0.000        ; -0.017     ; 2.442      ;
+-------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'C4'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; C4    ; Rise       ; TRISCRAMf14A:inst|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; C4    ; Rise       ; C4                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; C4    ; Rise       ; C4|combout                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; C4    ; Rise       ; C4|combout                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; C4    ; Rise       ; inst3|combout                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; C4    ; Rise       ; inst3|combout                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; C4    ; Rise       ; inst3|datac                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; C4    ; Rise       ; inst3|datac                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; C4    ; Rise       ; inst3~clkctrl|inclk[0]                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; C4    ; Rise       ; inst3~clkctrl|inclk[0]                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; C4    ; Rise       ; inst3~clkctrl|outclk                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; C4    ; Rise       ; inst3~clkctrl|outclk                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; C4    ; Rise       ; inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; C4    ; Rise       ; inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; WriteEn   ; C4         ; 1.054 ; 1.054 ; Rise       ; C4              ;
; address0  ; C4         ; 0.891 ; 0.891 ; Rise       ; C4              ;
; address1  ; C4         ; 1.110 ; 1.110 ; Rise       ; C4              ;
; address2  ; C4         ; 0.944 ; 0.944 ; Rise       ; C4              ;
; address3  ; C4         ; 1.236 ; 1.236 ; Rise       ; C4              ;
; data[*]   ; C4         ; 1.233 ; 1.233 ; Rise       ; C4              ;
;  data[0]  ; C4         ; 0.925 ; 0.925 ; Rise       ; C4              ;
;  data[1]  ; C4         ; 0.719 ; 0.719 ; Rise       ; C4              ;
;  data[2]  ; C4         ; 0.855 ; 0.855 ; Rise       ; C4              ;
;  data[3]  ; C4         ; 0.840 ; 0.840 ; Rise       ; C4              ;
;  data[4]  ; C4         ; 1.113 ; 1.113 ; Rise       ; C4              ;
;  data[5]  ; C4         ; 0.944 ; 0.944 ; Rise       ; C4              ;
;  data[6]  ; C4         ; 0.715 ; 0.715 ; Rise       ; C4              ;
;  data[7]  ; C4         ; 1.233 ; 1.233 ; Rise       ; C4              ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; WriteEn   ; C4         ; -0.915 ; -0.915 ; Rise       ; C4              ;
; address0  ; C4         ; -0.752 ; -0.752 ; Rise       ; C4              ;
; address1  ; C4         ; -0.971 ; -0.971 ; Rise       ; C4              ;
; address2  ; C4         ; -0.805 ; -0.805 ; Rise       ; C4              ;
; address3  ; C4         ; -1.097 ; -1.097 ; Rise       ; C4              ;
; data[*]   ; C4         ; -0.576 ; -0.576 ; Rise       ; C4              ;
;  data[0]  ; C4         ; -0.786 ; -0.786 ; Rise       ; C4              ;
;  data[1]  ; C4         ; -0.580 ; -0.580 ; Rise       ; C4              ;
;  data[2]  ; C4         ; -0.716 ; -0.716 ; Rise       ; C4              ;
;  data[3]  ; C4         ; -0.701 ; -0.701 ; Rise       ; C4              ;
;  data[4]  ; C4         ; -0.974 ; -0.974 ; Rise       ; C4              ;
;  data[5]  ; C4         ; -0.805 ; -0.805 ; Rise       ; C4              ;
;  data[6]  ; C4         ; -0.576 ; -0.576 ; Rise       ; C4              ;
;  data[7]  ; C4         ; -1.094 ; -1.094 ; Rise       ; C4              ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Q0        ; C4         ; 4.684 ; 4.684 ; Rise       ; C4              ;
; Q1        ; C4         ; 4.857 ; 4.857 ; Rise       ; C4              ;
; Q2        ; C4         ; 4.804 ; 4.804 ; Rise       ; C4              ;
; Q3        ; C4         ; 5.199 ; 5.199 ; Rise       ; C4              ;
; Q4        ; C4         ; 4.769 ; 4.769 ; Rise       ; C4              ;
; Q5        ; C4         ; 4.907 ; 4.907 ; Rise       ; C4              ;
; Q6        ; C4         ; 5.011 ; 5.011 ; Rise       ; C4              ;
; Q7        ; C4         ; 4.688 ; 4.688 ; Rise       ; C4              ;
; WRENSig   ; C4         ; 2.930 ; 2.930 ; Rise       ; C4              ;
; WRENSig   ; C4         ; 2.930 ; 2.930 ; Fall       ; C4              ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Q0        ; C4         ; 4.684 ; 4.684 ; Rise       ; C4              ;
; Q1        ; C4         ; 4.857 ; 4.857 ; Rise       ; C4              ;
; Q2        ; C4         ; 4.804 ; 4.804 ; Rise       ; C4              ;
; Q3        ; C4         ; 5.199 ; 5.199 ; Rise       ; C4              ;
; Q4        ; C4         ; 4.769 ; 4.769 ; Rise       ; C4              ;
; Q5        ; C4         ; 4.907 ; 4.907 ; Rise       ; C4              ;
; Q6        ; C4         ; 5.011 ; 5.011 ; Rise       ; C4              ;
; Q7        ; C4         ; 4.688 ; 4.688 ; Rise       ; C4              ;
; WRENSig   ; C4         ; 2.930 ; 2.930 ; Rise       ; C4              ;
; WRENSig   ; C4         ; 2.930 ; 2.930 ; Fall       ; C4              ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; C42        ; WRENSig     ; 5.943 ;    ;    ; 5.943 ;
; CLK        ; WRENSig     ; 5.234 ;    ;    ; 5.234 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; C42        ; WRENSig     ; 5.943 ;    ;    ; 5.943 ;
; CLK        ; WRENSig     ; 5.234 ;    ;    ; 5.234 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.564  ; 1.840 ; N/A      ; N/A     ; -2.064              ;
;  C4              ; -2.564  ; 1.840 ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS  ; -37.12  ; 0.0   ; 0.0      ; 0.0     ; -121.181            ;
;  C4              ; -37.120 ; 0.000 ; N/A      ; N/A     ; -121.181            ;
+------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; WriteEn   ; C4         ; 2.044 ; 2.044 ; Rise       ; C4              ;
; address0  ; C4         ; 1.721 ; 1.721 ; Rise       ; C4              ;
; address1  ; C4         ; 2.273 ; 2.273 ; Rise       ; C4              ;
; address2  ; C4         ; 1.782 ; 1.782 ; Rise       ; C4              ;
; address3  ; C4         ; 2.376 ; 2.376 ; Rise       ; C4              ;
; data[*]   ; C4         ; 2.437 ; 2.437 ; Rise       ; C4              ;
;  data[0]  ; C4         ; 1.926 ; 1.926 ; Rise       ; C4              ;
;  data[1]  ; C4         ; 1.368 ; 1.368 ; Rise       ; C4              ;
;  data[2]  ; C4         ; 1.690 ; 1.690 ; Rise       ; C4              ;
;  data[3]  ; C4         ; 1.673 ; 1.673 ; Rise       ; C4              ;
;  data[4]  ; C4         ; 2.273 ; 2.273 ; Rise       ; C4              ;
;  data[5]  ; C4         ; 1.787 ; 1.787 ; Rise       ; C4              ;
;  data[6]  ; C4         ; 1.368 ; 1.368 ; Rise       ; C4              ;
;  data[7]  ; C4         ; 2.437 ; 2.437 ; Rise       ; C4              ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; WriteEn   ; C4         ; -0.915 ; -0.915 ; Rise       ; C4              ;
; address0  ; C4         ; -0.752 ; -0.752 ; Rise       ; C4              ;
; address1  ; C4         ; -0.971 ; -0.971 ; Rise       ; C4              ;
; address2  ; C4         ; -0.805 ; -0.805 ; Rise       ; C4              ;
; address3  ; C4         ; -1.097 ; -1.097 ; Rise       ; C4              ;
; data[*]   ; C4         ; -0.576 ; -0.576 ; Rise       ; C4              ;
;  data[0]  ; C4         ; -0.786 ; -0.786 ; Rise       ; C4              ;
;  data[1]  ; C4         ; -0.580 ; -0.580 ; Rise       ; C4              ;
;  data[2]  ; C4         ; -0.716 ; -0.716 ; Rise       ; C4              ;
;  data[3]  ; C4         ; -0.701 ; -0.701 ; Rise       ; C4              ;
;  data[4]  ; C4         ; -0.974 ; -0.974 ; Rise       ; C4              ;
;  data[5]  ; C4         ; -0.805 ; -0.805 ; Rise       ; C4              ;
;  data[6]  ; C4         ; -0.576 ; -0.576 ; Rise       ; C4              ;
;  data[7]  ; C4         ; -1.094 ; -1.094 ; Rise       ; C4              ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Q0        ; C4         ; 9.070  ; 9.070  ; Rise       ; C4              ;
; Q1        ; C4         ; 9.591  ; 9.591  ; Rise       ; C4              ;
; Q2        ; C4         ; 9.385  ; 9.385  ; Rise       ; C4              ;
; Q3        ; C4         ; 10.462 ; 10.462 ; Rise       ; C4              ;
; Q4        ; C4         ; 9.330  ; 9.330  ; Rise       ; C4              ;
; Q5        ; C4         ; 9.755  ; 9.755  ; Rise       ; C4              ;
; Q6        ; C4         ; 10.138 ; 10.138 ; Rise       ; C4              ;
; Q7        ; C4         ; 9.078  ; 9.078  ; Rise       ; C4              ;
; WRENSig   ; C4         ; 6.230  ; 6.230  ; Rise       ; C4              ;
; WRENSig   ; C4         ; 6.230  ; 6.230  ; Fall       ; C4              ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Q0        ; C4         ; 4.684 ; 4.684 ; Rise       ; C4              ;
; Q1        ; C4         ; 4.857 ; 4.857 ; Rise       ; C4              ;
; Q2        ; C4         ; 4.804 ; 4.804 ; Rise       ; C4              ;
; Q3        ; C4         ; 5.199 ; 5.199 ; Rise       ; C4              ;
; Q4        ; C4         ; 4.769 ; 4.769 ; Rise       ; C4              ;
; Q5        ; C4         ; 4.907 ; 4.907 ; Rise       ; C4              ;
; Q6        ; C4         ; 5.011 ; 5.011 ; Rise       ; C4              ;
; Q7        ; C4         ; 4.688 ; 4.688 ; Rise       ; C4              ;
; WRENSig   ; C4         ; 2.930 ; 2.930 ; Rise       ; C4              ;
; WRENSig   ; C4         ; 2.930 ; 2.930 ; Fall       ; C4              ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------+
; Progagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; C42        ; WRENSig     ; 11.787 ;    ;    ; 11.787 ;
; CLK        ; WRENSig     ; 10.212 ;    ;    ; 10.212 ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; C42        ; WRENSig     ; 5.943 ;    ;    ; 5.943 ;
; CLK        ; WRENSig     ; 5.234 ;    ;    ; 5.234 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; C4         ; C4       ; 48       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; C4         ; C4       ; 48       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 16    ; 16   ;
; Unconstrained Input Port Paths  ; 16    ; 16   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 11    ; 11   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Nov 22 01:56:11 2014
Info: Command: quartus_sta pwm -c pwm
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pwm.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name C4 C4
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.564
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.564       -37.120 C4 
Info (332146): Worst-case hold slack is 2.786
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.786         0.000 C4 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -121.181 C4 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.460       -19.512 C4 
Info (332146): Worst-case hold slack is 1.840
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.840         0.000 C4 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -117.222 C4 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 386 megabytes
    Info: Processing ended: Sat Nov 22 01:56:13 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


