#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Sep 10 10:29:40 2021
# Process ID: 4972
# Current directory: E:/Vivado2019/Projects/CPU_Pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7444 E:\Vivado2019\Projects\CPU_Pipeline\CPU_Pipeline.xpr
# Log file: E:/Vivado2019/Projects/CPU_Pipeline/vivado.log
# Journal file: E:/Vivado2019/Projects/CPU_Pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sim_1/new/testbench.v w ]
add_files -fileset sim_1 E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sim_1/new/testbench.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
set_property -dict [list CONFIG.coefficient_file {E:/Vivado2019/Projects/CPU_Pipeline/MIPS/test_pipeline.coe}] [get_ips inst_rom]
generate_target all [get_files  E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/ip/inst_rom/inst_rom.xci]
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
reset_run inst_rom_synth_1
launch_runs -jobs 6 inst_rom_synth_1
export_simulation -of_objects [get_files E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/ip/inst_rom/inst_rom.xci] -directory E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.ip_user_files -ipstatic_source_dir E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.cache/compile_simlib/modelsim} {questa=E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.cache/compile_simlib/questa} {riviera=E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.cache/compile_simlib/riviera} {activehdl=E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source testbench.tcl
restart
run 1 us
close_sim
launch_simulation
source testbench.tcl
restart
run 1 us
restart
run 1 us
set_property -dict [list CONFIG.coefficient_file {E:/Vivado2019/Projects/CPU_Pipeline/MIPS/test_pipeline2.coe}] [get_ips inst_rom]
generate_target all [get_files  E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/ip/inst_rom/inst_rom.xci]
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
reset_run inst_rom_synth_1
launch_runs -jobs 6 inst_rom_synth_1
export_simulation -of_objects [get_files E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/ip/inst_rom/inst_rom.xci] -directory E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.ip_user_files -ipstatic_source_dir E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.cache/compile_simlib/modelsim} {questa=E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.cache/compile_simlib/questa} {riviera=E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.cache/compile_simlib/riviera} {activehdl=E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
launch_simulation
launch_simulation
source testbench.tcl
restart
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
set_property -dict [list CONFIG.coefficient_file {E:/Vivado2019/Projects/CPU_Pipeline/MIPS/test_pipeline2.coe}] [get_ips inst_rom]
generate_target all [get_files  E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/ip/inst_rom/inst_rom.xci]
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
reset_run inst_rom_synth_1
launch_runs -jobs 6 inst_rom_synth_1
export_simulation -of_objects [get_files E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/ip/inst_rom/inst_rom.xci] -directory E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.ip_user_files -ipstatic_source_dir E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.cache/compile_simlib/modelsim} {questa=E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.cache/compile_simlib/questa} {riviera=E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.cache/compile_simlib/riviera} {activehdl=E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source testbench.tcl
run 1 us
restart
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
restart
run 1 us
set_property -dict [list CONFIG.coefficient_file {E:/Vivado2019/Projects/CPU_Pipeline/MIPS/test_pipeline.coe}] [get_ips inst_rom]
generate_target all [get_files  E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/ip/inst_rom/inst_rom.xci]
catch { config_ip_cache -export [get_ips -all inst_rom] }
catch { [ delete_ip_run [get_ips -all inst_rom] ] }
export_ip_user_files -of_objects [get_files E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/ip/inst_rom/inst_rom.xci]
export_simulation -of_objects [get_files E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/ip/inst_rom/inst_rom.xci] -directory E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.ip_user_files -ipstatic_source_dir E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.cache/compile_simlib/modelsim} {questa=E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.cache/compile_simlib/questa} {riviera=E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.cache/compile_simlib/riviera} {activehdl=E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
close_sim
launch_simulation
source testbench.tcl
restart
run 1 us
save_wave_config {E:/Vivado2019/Projects/CPU_Pipeline/testbench_behav1.wcfg}
add_files -fileset sim_1 -norecurse E:/Vivado2019/Projects/CPU_Pipeline/testbench_behav1.wcfg
set_property xsim.view E:/Vivado2019/Projects/CPU_Pipeline/testbench_behav1.wcfg [get_filesets sim_1]
set_property -dict [list CONFIG.coefficient_file {E:/Vivado2019/Projects/CPU_Pipeline/MIPS/test_pipeline2.coe}] [get_ips inst_rom]
generate_target all [get_files  E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/ip/inst_rom/inst_rom.xci]
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/ip/inst_rom/inst_rom.xci]
launch_runs -jobs 6 inst_rom_synth_1
export_simulation -of_objects [get_files E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.srcs/sources_1/ip/inst_rom/inst_rom.xci] -directory E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.ip_user_files -ipstatic_source_dir E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.cache/compile_simlib/modelsim} {questa=E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.cache/compile_simlib/questa} {riviera=E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.cache/compile_simlib/riviera} {activehdl=E:/Vivado2019/Projects/CPU_Pipeline/CPU_Pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
open_wave_config E:/Vivado2019/Projects/CPU_Pipeline/testbench_behav1.wcfg
source testbench.tcl
restart
run 1 us
restart
run 1 us
restart
run 1 us
restart
run 1 us
restart
run 1 us
restart
run 1 us
synth_design -rtl -name rtl_1
close_sim
launch_simulation
open_wave_config E:/Vivado2019/Projects/CPU_Pipeline/testbench_behav1.wcfg
source testbench.tcl
restart
run 1 us
restart
run all
restart
run 1 us
close_sim
launch_simulation
open_wave_config E:/Vivado2019/Projects/CPU_Pipeline/testbench_behav1.wcfg
source testbench.tcl
restart
run 1 us
close_sim
