#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Sep 13 20:33:20 2020
# Process ID: 84012
# Current directory: /home/oruud/VProjects/selection_sort_ip/selection_sort_ip.runs/synth_1
# Command line: vivado -log selection_sort_design_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source selection_sort_design_wrapper.tcl
# Log file: /home/oruud/VProjects/selection_sort_ip/selection_sort_ip.runs/synth_1/selection_sort_design_wrapper.vds
# Journal file: /home/oruud/VProjects/selection_sort_ip/selection_sort_ip.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source selection_sort_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/oruud/VProjects/ip_repo/sort_controller_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/oruud/VProjects/ip_repo/selection_sort_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/oruud/.local/opt/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'spirit:order' : Invalid value format for this type
CRITICAL WARNING: [IP_Flow 19-182] Failed to load BOM file '/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_blk_mem_gen_0_0/selection_sort_design_blk_mem_gen_0_0.xml'.
CRITICAL WARNING: [IP_Flow 19-183] Failed to load IP instance 'selection_sort_design_blk_mem_gen_0_0'.
CRITICAL WARNING: [IP_Flow 19-1835] Failed to recreate IP instance 'selection_sort_design_blk_mem_gen_0_0'. Error reading project file(s).
Command: synth_design -top selection_sort_design_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 84099
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2135.875 ; gain = 130.547 ; free physical = 286 ; free virtual = 1438
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'selection_sort_design_wrapper' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/hdl/selection_sort_design_wrapper.vhd:40]
INFO: [Synth 8-3491] module 'selection_sort_design' declared at '/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/synth/selection_sort_design.vhd:1121' bound to instance 'selection_sort_design_i' of component 'selection_sort_design' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/hdl/selection_sort_design_wrapper.vhd:67]
INFO: [Synth 8-638] synthesizing module 'selection_sort_design' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/synth/selection_sort_design.vhd:1151]
INFO: [Synth 8-3491] module 'selection_sort_design_blk_mem_gen_0_0' declared at '/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_blk_mem_gen_0_0_1/synth/selection_sort_design_blk_mem_gen_0_0.vhd:59' bound to instance 'blk_mem_gen_0' of component 'selection_sort_design_blk_mem_gen_0_0' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/synth/selection_sort_design.vhd:1451]
INFO: [Synth 8-638] synthesizing module 'selection_sort_design_blk_mem_gen_0_0' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_blk_mem_gen_0_0_1/synth/selection_sort_design_blk_mem_gen_0_0.vhd:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: selection_sort_design_blk_mem_gen_0_0.mif - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.54005 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_blk_mem_gen_0_0_1/synth/selection_sort_design_blk_mem_gen_0_0.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'selection_sort_design_blk_mem_gen_0_0' (9#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_blk_mem_gen_0_0_1/synth/selection_sort_design_blk_mem_gen_0_0.vhd:69]
INFO: [Synth 8-3491] module 'selection_sort_design_processing_system7_0_0' declared at '/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_processing_system7_0_0/synth/selection_sort_design_processing_system7_0_0.v:60' bound to instance 'processing_system7_0' of component 'selection_sort_design_processing_system7_0_0' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/synth/selection_sort_design.vhd:1459]
INFO: [Synth 8-6157] synthesizing module 'selection_sort_design_processing_system7_0_0' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_processing_system7_0_0/synth/selection_sort_design_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/oruud/.local/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (10#1) [/home/oruud/.local/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [/home/oruud/.local/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:730]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (11#1) [/home/oruud/.local/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:730]
INFO: [Synth 8-6157] synthesizing module 'PS7' [/home/oruud/.local/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:62027]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (12#1) [/home/oruud/.local/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:62027]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (13#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_processing_system7_0_0/synth/selection_sort_design_processing_system7_0_0.v:332]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_processing_system7_0_0/synth/selection_sort_design_processing_system7_0_0.v:332]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_processing_system7_0_0/synth/selection_sort_design_processing_system7_0_0.v:332]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_processing_system7_0_0/synth/selection_sort_design_processing_system7_0_0.v:332]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_processing_system7_0_0/synth/selection_sort_design_processing_system7_0_0.v:332]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_processing_system7_0_0/synth/selection_sort_design_processing_system7_0_0.v:332]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_processing_system7_0_0/synth/selection_sort_design_processing_system7_0_0.v:332]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_processing_system7_0_0/synth/selection_sort_design_processing_system7_0_0.v:332]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_processing_system7_0_0/synth/selection_sort_design_processing_system7_0_0.v:332]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_processing_system7_0_0/synth/selection_sort_design_processing_system7_0_0.v:332]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_processing_system7_0_0/synth/selection_sort_design_processing_system7_0_0.v:332]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_processing_system7_0_0/synth/selection_sort_design_processing_system7_0_0.v:332]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_processing_system7_0_0/synth/selection_sort_design_processing_system7_0_0.v:332]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_processing_system7_0_0/synth/selection_sort_design_processing_system7_0_0.v:332]
INFO: [Synth 8-6155] done synthesizing module 'selection_sort_design_processing_system7_0_0' (14#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_processing_system7_0_0/synth/selection_sort_design_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'selection_sort_design_ps7_0_axi_periph_0' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/synth/selection_sort_design.vhd:641]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1SU69MG' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/synth/selection_sort_design.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1SU69MG' (15#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/synth/selection_sort_design.vhd:61]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1S69S6H' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/synth/selection_sort_design.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1S69S6H' (16#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/synth/selection_sort_design.vhd:172]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1T47SL5' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/synth/selection_sort_design.vhd:302]
INFO: [Synth 8-3491] module 'selection_sort_design_auto_pc_0' declared at '/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_auto_pc_0/synth/selection_sort_design_auto_pc_0.v:58' bound to instance 'auto_pc' of component 'selection_sort_design_auto_pc_0' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/synth/selection_sort_design.vhd:485]
INFO: [Synth 8-6157] synthesizing module 'selection_sort_design_auto_pc_0' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_auto_pc_0/synth/selection_sort_design_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_axi_protocol_converter' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_aw_channel' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_cmd_translator' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_incr_cmd' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_incr_cmd' (17#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_wrap_cmd' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_wrap_cmd' (18#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_cmd_translator' (19#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_wr_cmd_fsm' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_wr_cmd_fsm' (20#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_aw_channel' (21#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_b_channel' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_simple_fifo' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_simple_fifo' (22#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized0' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized0' (22#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_b_channel' (23#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_ar_channel' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_rd_cmd_fsm' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_rd_cmd_fsm' (24#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_ar_channel' (25#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_r_channel' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized1' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized1' (25#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized2' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized2' (25#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_r_channel' (26#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axi_register_slice' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (27#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (28#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice' (29#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized0' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized0' (29#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized1' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized1' (29#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized2' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized2' (29#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axi_register_slice' (30#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_21_axi_register_slice' is unconnected for instance 'SI_REG' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_21_axi_register_slice' has 93 connections declared, but only 92 given [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axi_register_slice__parameterized0' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (30#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (30#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized3' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized3' (30#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized4' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized4' (30#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized5' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized5' (30#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized6' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized6' (30#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axi_register_slice__parameterized0' (30#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_21_axi_register_slice' is unconnected for instance 'MI_REG' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_21_axi_register_slice' has 93 connections declared, but only 92 given [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s' (31#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_axi_protocol_converter' (32#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'selection_sort_design_auto_pc_0' (33#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_auto_pc_0/synth/selection_sort_design_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1T47SL5' (34#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/synth/selection_sort_design.vhd:302]
INFO: [Synth 8-3491] module 'selection_sort_design_xbar_0' declared at '/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_xbar_0/synth/selection_sort_design_xbar_0.v:59' bound to instance 'xbar' of component 'selection_sort_design_xbar_0' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/synth/selection_sort_design.vhd:1054]
INFO: [Synth 8-6157] synthesizing module 'selection_sort_design_xbar_0' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_xbar_0/synth/selection_sort_design_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_22_axi_crossbar' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_22_crossbar_sasd' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010000111100000111111111111111110000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
	Parameter P_M_AXILITE_MASK bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_22_addr_decoder' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010000111100000111111111111111110000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (35#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (36#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (36#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_22_addr_decoder' (37#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_22_decerr_slave' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_22_decerr_slave' (38#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_22_addr_arbiter_sasd' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_22_addr_arbiter_sasd' (39#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_22_splitter' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_22_splitter' (40#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_22_splitter__parameterized0' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_22_splitter__parameterized0' (40#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (41#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (41#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (41#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized7' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized7' (41#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (41#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_22_crossbar_sasd' (42#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_22_axi_crossbar' (43#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'selection_sort_design_xbar_0' (44#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_xbar_0/synth/selection_sort_design_xbar_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'selection_sort_design_ps7_0_axi_periph_0' (45#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/synth/selection_sort_design.vhd:641]
INFO: [Synth 8-3491] module 'selection_sort_design_rst_ps7_0_100M_0' declared at '/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_rst_ps7_0_100M_0/synth/selection_sort_design_rst_ps7_0_100M_0.vhd:59' bound to instance 'rst_ps7_0_100M' of component 'selection_sort_design_rst_ps7_0_100M_0' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/synth/selection_sort_design.vhd:1618]
INFO: [Synth 8-638] synthesizing module 'selection_sort_design_rst_ps7_0_100M_0' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_rst_ps7_0_100M_0/synth/selection_sort_design_rst_ps7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_rst_ps7_0_100M_0/synth/selection_sort_design_rst_ps7_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/oruud/.local/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78043' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/home/oruud/.local/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78043]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (46#1) [/home/oruud/.local/opt/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78043]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (47#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (48#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (49#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (50#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (51#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'selection_sort_design_rst_ps7_0_100M_0' (52#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_rst_ps7_0_100M_0/synth/selection_sort_design_rst_ps7_0_100M_0.vhd:74]
INFO: [Synth 8-3491] module 'selection_sort_design_selection_sort_0_0' declared at '/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_selection_sort_0_0/synth/selection_sort_design_selection_sort_0_0.vhd:56' bound to instance 'selection_sort_0' of component 'selection_sort_design_selection_sort_0_0' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/synth/selection_sort_design.vhd:1631]
INFO: [Synth 8-638] synthesizing module 'selection_sort_design_selection_sort_0_0' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_selection_sort_0_0/synth/selection_sort_design_selection_sort_0_0.vhd:88]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter length bound to: 8'b00010000 
INFO: [Synth 8-3491] module 'selection_sort_v1_0' declared at '/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/adc9/hdl/selection_sort_v1_0.vhd:5' bound to instance 'U0' of component 'selection_sort_v1_0' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_selection_sort_0_0/synth/selection_sort_design_selection_sort_0_0.vhd:159]
INFO: [Synth 8-638] synthesizing module 'selection_sort_v1_0' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/adc9/hdl/selection_sort_v1_0.vhd:56]
	Parameter length bound to: 8'b00010000 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter length bound to: 8'b00010000 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'selection_sort_v1_0_S00_AXI' declared at '/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/adc9/hdl/selection_sort_v1_0_S00_AXI.vhd:5' bound to instance 'selection_sort_v1_0_S00_AXI_inst' of component 'selection_sort_v1_0_S00_AXI' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/adc9/hdl/selection_sort_v1_0.vhd:97]
INFO: [Synth 8-638] synthesizing module 'selection_sort_v1_0_S00_AXI' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/adc9/hdl/selection_sort_v1_0_S00_AXI.vhd:93]
	Parameter length bound to: 8'b00010000 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/adc9/hdl/selection_sort_v1_0_S00_AXI.vhd:246]
INFO: [Synth 8-226] default block is never used [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/adc9/hdl/selection_sort_v1_0_S00_AXI.vhd:376]
	Parameter length bound to: 8'b00010000 
INFO: [Synth 8-3491] module 'top_selection_sort' declared at '/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/adc9/src/top_selection_sort.vhd:6' bound to instance 'selection_sort_hw' of component 'top_selection_sort' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/adc9/hdl/selection_sort_v1_0_S00_AXI.vhd:413]
INFO: [Synth 8-638] synthesizing module 'top_selection_sort' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/adc9/src/top_selection_sort.vhd:18]
	Parameter length bound to: 8'b00010000 
INFO: [Synth 8-638] synthesizing module 'control' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/adc9/src/control.vhd:17]
	Parameter length bound to: 8'b00010000 
INFO: [Synth 8-256] done synthesizing module 'control' (53#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/adc9/src/control.vhd:17]
INFO: [Synth 8-638] synthesizing module 'counter' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/adc9/src/counter.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'counter' (54#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/adc9/src/counter.vhd:14]
INFO: [Synth 8-638] synthesizing module '\reg ' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/adc9/src/reg.vhd:13]
WARNING: [Synth 8-614] signal 'load' is read in the process but is not in the sensitivity list [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/adc9/src/reg.vhd:17]
INFO: [Synth 8-256] done synthesizing module '\reg ' (55#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/adc9/src/reg.vhd:13]
INFO: [Synth 8-638] synthesizing module 'addr_mux' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/adc9/src/addr_mux.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'addr_mux' (56#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/adc9/src/addr_mux.vhd:12]
INFO: [Synth 8-638] synthesizing module 'data_mux' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/adc9/src/data_mux.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'data_mux' (57#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/adc9/src/data_mux.vhd:12]
INFO: [Synth 8-638] synthesizing module 'comparator' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/adc9/src/comparator.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'comparator' (58#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/adc9/src/comparator.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'top_selection_sort' (59#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/adc9/src/top_selection_sort.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'selection_sort_v1_0_S00_AXI' (60#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/adc9/hdl/selection_sort_v1_0_S00_AXI.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'selection_sort_v1_0' (61#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/adc9/hdl/selection_sort_v1_0.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'selection_sort_design_selection_sort_0_0' (62#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_selection_sort_0_0/synth/selection_sort_design_selection_sort_0_0.vhd:88]
INFO: [Synth 8-3491] module 'selection_sort_design_sort_controller_0_0' declared at '/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_sort_controller_0_0/synth/selection_sort_design_sort_controller_0_0.vhd:56' bound to instance 'sort_controller_0' of component 'selection_sort_design_sort_controller_0_0' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/synth/selection_sort_design.vhd:1661]
INFO: [Synth 8-638] synthesizing module 'selection_sort_design_sort_controller_0_0' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_sort_controller_0_0/synth/selection_sort_design_sort_controller_0_0.vhd:87]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_LEN bound to: 8 - type: integer 
	Parameter ADDR_LEN bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'sort_controller_v1_0' declared at '/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/3b69/hdl/sort_controller_v1_0.vhd:5' bound to instance 'U0' of component 'sort_controller_v1_0' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_sort_controller_0_0/synth/selection_sort_design_sort_controller_0_0.vhd:158]
INFO: [Synth 8-638] synthesizing module 'sort_controller_v1_0' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/3b69/hdl/sort_controller_v1_0.vhd:58]
	Parameter DATA_LEN bound to: 8 - type: integer 
	Parameter ADDR_LEN bound to: 4 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DATA_LEN bound to: 8 - type: integer 
	Parameter ADDR_LEN bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'sort_controller_v1_0_S00_AXI' declared at '/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/3b69/hdl/sort_controller_v1_0_S00_AXI.vhd:5' bound to instance 'sort_controller_v1_0_S00_AXI_inst' of component 'sort_controller_v1_0_S00_AXI' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/3b69/hdl/sort_controller_v1_0.vhd:102]
INFO: [Synth 8-638] synthesizing module 'sort_controller_v1_0_S00_AXI' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/3b69/hdl/sort_controller_v1_0_S00_AXI.vhd:95]
	Parameter DATA_LEN bound to: 8 - type: integer 
	Parameter ADDR_LEN bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/3b69/hdl/sort_controller_v1_0_S00_AXI.vhd:252]
WARNING: [Synth 8-3919] null assignment ignored [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/3b69/hdl/sort_controller_v1_0_S00_AXI.vhd:266]
WARNING: [Synth 8-3919] null assignment ignored [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/3b69/hdl/sort_controller_v1_0_S00_AXI.vhd:266]
WARNING: [Synth 8-3919] null assignment ignored [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/3b69/hdl/sort_controller_v1_0_S00_AXI.vhd:266]
WARNING: [Synth 8-3919] null assignment ignored [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/3b69/hdl/sort_controller_v1_0_S00_AXI.vhd:266]
WARNING: [Synth 8-3919] null assignment ignored [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/3b69/hdl/sort_controller_v1_0_S00_AXI.vhd:274]
WARNING: [Synth 8-3919] null assignment ignored [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/3b69/hdl/sort_controller_v1_0_S00_AXI.vhd:274]
WARNING: [Synth 8-3919] null assignment ignored [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/3b69/hdl/sort_controller_v1_0_S00_AXI.vhd:274]
WARNING: [Synth 8-3919] null assignment ignored [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/3b69/hdl/sort_controller_v1_0_S00_AXI.vhd:274]
INFO: [Synth 8-226] default block is never used [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/3b69/hdl/sort_controller_v1_0_S00_AXI.vhd:382]
	Parameter DATA_LEN bound to: 8 - type: integer 
	Parameter ADDR_LEN bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'top' declared at '/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/3b69/src/top.vhd:5' bound to instance 'sort_controller' of component 'top' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/3b69/hdl/sort_controller_v1_0_S00_AXI.vhd:418]
INFO: [Synth 8-638] synthesizing module 'top' [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/3b69/src/top.vhd:23]
	Parameter DATA_LEN bound to: 8 - type: integer 
	Parameter ADDR_LEN bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'top' (63#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/3b69/src/top.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'sort_controller_v1_0_S00_AXI' (64#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/3b69/hdl/sort_controller_v1_0_S00_AXI.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'sort_controller_v1_0' (65#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ipshared/3b69/hdl/sort_controller_v1_0.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'selection_sort_design_sort_controller_0_0' (66#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_sort_controller_0_0/synth/selection_sort_design_sort_controller_0_0.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'selection_sort_design' (67#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/synth/selection_sort_design.vhd:1151]
INFO: [Synth 8-256] done synthesizing module 'selection_sort_design_wrapper' (68#1) [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/hdl/selection_sort_design_wrapper.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 2365.789 ; gain = 360.461 ; free physical = 305 ; free virtual = 1542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 2365.789 ; gain = 360.461 ; free physical = 267 ; free virtual = 1535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 2365.789 ; gain = 360.461 ; free physical = 267 ; free virtual = 1535
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2365.789 ; gain = 0.000 ; free physical = 188 ; free virtual = 1517
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_processing_system7_0_0/selection_sort_design_processing_system7_0_0.xdc] for cell 'selection_sort_design_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_processing_system7_0_0/selection_sort_design_processing_system7_0_0.xdc] for cell 'selection_sort_design_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_processing_system7_0_0/selection_sort_design_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/selection_sort_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/selection_sort_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_rst_ps7_0_100M_0/selection_sort_design_rst_ps7_0_100M_0_board.xdc] for cell 'selection_sort_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_rst_ps7_0_100M_0/selection_sort_design_rst_ps7_0_100M_0_board.xdc] for cell 'selection_sort_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_rst_ps7_0_100M_0/selection_sort_design_rst_ps7_0_100M_0.xdc] for cell 'selection_sort_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.srcs/sources_1/bd/selection_sort_design/ip/selection_sort_design_rst_ps7_0_100M_0/selection_sort_design_rst_ps7_0_100M_0.xdc] for cell 'selection_sort_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/selection_sort_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/selection_sort_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2487.633 ; gain = 0.000 ; free physical = 106 ; free virtual = 1440
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2487.633 ; gain = 0.000 ; free physical = 103 ; free virtual = 1439
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:56 . Memory (MB): peak = 2487.633 ; gain = 482.305 ; free physical = 166 ; free virtual = 1513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:56 . Memory (MB): peak = 2487.633 ; gain = 482.305 ; free physical = 166 ; free virtual = 1513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for selection_sort_design_i/processing_system7_0/inst. (constraint file  /home/oruud/VProjects/selection_sort_ip/selection_sort_ip.runs/synth_1/dont_touch.xdc, line 35).
Applied set_property DONT_TOUCH = true for selection_sort_design_i/rst_ps7_0_100M/U0. (constraint file  /home/oruud/VProjects/selection_sort_ip/selection_sort_ip.runs/synth_1/dont_touch.xdc, line 38).
Applied set_property DONT_TOUCH = true for selection_sort_design_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for selection_sort_design_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for selection_sort_design_i/selection_sort_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for selection_sort_design_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for selection_sort_design_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for selection_sort_design_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for selection_sort_design_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for selection_sort_design_i/sort_controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:57 . Memory (MB): peak = 2487.633 ; gain = 482.305 ; free physical = 165 ; free virtual = 1513
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_21_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_21_b2s_rd_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_21_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_21_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                           000001 |                              000
                      s1 |                           000010 |                              001
                      s5 |                           000100 |                              101
                      s2 |                           001000 |                              010
                      s3 |                           010000 |                              011
                      s4 |                           100000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:59 . Memory (MB): peak = 2487.633 ; gain = 482.305 ; free physical = 146 ; free virtual = 1515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 8     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 1     
	               47 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               32 Bit    Registers := 9     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 9     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 63    
+---Muxes : 
	   2 Input   66 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   47 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 14    
	   4 Input   32 Bit        Muxes := 8     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 5     
	   2 Input    6 Bit        Muxes := 2     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 20    
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 19    
	   4 Input    2 Bit        Muxes := 4     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 78    
	   6 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:01:03 . Memory (MB): peak = 2487.633 ; gain = 482.305 ; free physical = 181 ; free virtual = 1503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:01:12 . Memory (MB): peak = 2487.633 ; gain = 482.305 ; free physical = 110 ; free virtual = 1306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:15 . Memory (MB): peak = 2514.734 ; gain = 509.406 ; free physical = 126 ; free virtual = 1254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:18 . Memory (MB): peak = 2530.750 ; gain = 525.422 ; free physical = 116 ; free virtual = 1253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:01:22 . Memory (MB): peak = 2530.750 ; gain = 525.422 ; free physical = 120 ; free virtual = 1274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:22 . Memory (MB): peak = 2530.750 ; gain = 525.422 ; free physical = 120 ; free virtual = 1274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:01:22 . Memory (MB): peak = 2530.750 ; gain = 525.422 ; free physical = 113 ; free virtual = 1265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:01:22 . Memory (MB): peak = 2530.750 ; gain = 525.422 ; free physical = 113 ; free virtual = 1266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:01:22 . Memory (MB): peak = 2530.750 ; gain = 525.422 ; free physical = 113 ; free virtual = 1266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:01:22 . Memory (MB): peak = 2530.750 ; gain = 525.422 ; free physical = 112 ; free virtual = 1265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
|dsrl__4     | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__5     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BIBUF    |   130|
|2     |BUFG     |     1|
|3     |CARRY4   |    19|
|4     |LUT1     |   127|
|5     |LUT2     |    51|
|6     |LUT3     |   268|
|7     |LUT4     |   190|
|8     |LUT5     |    86|
|9     |LUT6     |   219|
|10    |PS7      |     1|
|11    |RAMB18E1 |     1|
|12    |SRL16    |     1|
|13    |SRL16E   |    18|
|14    |SRLC32E  |    47|
|15    |FDCE     |    50|
|16    |FDPE     |     1|
|17    |FDR      |     8|
|18    |FDRE     |   972|
|19    |FDSE     |    26|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:01:22 . Memory (MB): peak = 2530.750 ; gain = 525.422 ; free physical = 112 ; free virtual = 1265
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:01:18 . Memory (MB): peak = 2530.750 ; gain = 403.578 ; free physical = 173 ; free virtual = 1316
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:01:22 . Memory (MB): peak = 2530.758 ; gain = 525.422 ; free physical = 167 ; free virtual = 1320
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2530.758 ; gain = 0.000 ; free physical = 113 ; free virtual = 1312
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.703 ; gain = 0.000 ; free physical = 162 ; free virtual = 1314
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  FDR => FDRE: 8 instances
  SRL16 => SRL16E: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
220 Infos, 28 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:37 . Memory (MB): peak = 2568.703 ; gain = 563.547 ; free physical = 448 ; free virtual = 1630
INFO: [Common 17-1381] The checkpoint '/home/oruud/VProjects/selection_sort_ip/selection_sort_ip.runs/synth_1/selection_sort_design_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file selection_sort_design_wrapper_utilization_synth.rpt -pb selection_sort_design_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep 13 20:35:29 2020...
