\hypertarget{group___l_p_c_s_p_i_f_i_l_i_b___h_w___a_p_i}{}\section{L\+P\+C\+S\+P\+I\+F\+I\+L\+IB hardware definitions and A\+PI functions}
\label{group___l_p_c_s_p_i_f_i_l_i_b___h_w___a_p_i}\index{L\+P\+C\+S\+P\+I\+F\+I\+L\+I\+B hardware definitions and A\+P\+I functions@{L\+P\+C\+S\+P\+I\+F\+I\+L\+I\+B hardware definitions and A\+P\+I functions}}
Collaboration diagram for L\+P\+C\+S\+P\+I\+F\+I\+L\+IB hardware definitions and A\+PI functions\+:
% FIG 0
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___l_p_c_s_p_i_f_i_l_i_b___h_w___p_r_i_m}{L\+P\+C\+S\+P\+I\+F\+I\+L\+I\+B primative A\+P\+I functions}
\item 
\hyperlink{group___l_p_c_s_p_i_f_i_l_i_b___h_w___l2}{L\+P\+C\+S\+P\+I\+F\+I\+L\+I\+B hardware support A\+P\+I functions}
\end{DoxyCompactItemize}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w}{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW}
\begin{DoxyCompactList}\small\item\em S\+P\+I\+FI controller hardware register structure. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w}{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW} \hyperlink{group___l_p_c_s_p_i_f_i_l_i_b___h_w___a_p_i_ga69ca4e6bace5ac7e7a2ae3cdc0d569b3}{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+T}
\begin{DoxyCompactList}\small\item\em S\+P\+I\+FI controller hardware register structure. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Typedef Documentation}
\mbox{\Hypertarget{group___l_p_c_s_p_i_f_i_l_i_b___h_w___a_p_i_ga69ca4e6bace5ac7e7a2ae3cdc0d569b3}\label{group___l_p_c_s_p_i_f_i_l_i_b___h_w___a_p_i_ga69ca4e6bace5ac7e7a2ae3cdc0d569b3}} 
\index{L\+P\+C\+S\+P\+I\+F\+I\+L\+I\+B hardware definitions and A\+P\+I functions@{L\+P\+C\+S\+P\+I\+F\+I\+L\+I\+B hardware definitions and A\+P\+I functions}!L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+T@{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+T}}
\index{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+T@{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+T}!L\+P\+C\+S\+P\+I\+F\+I\+L\+I\+B hardware definitions and A\+P\+I functions@{L\+P\+C\+S\+P\+I\+F\+I\+L\+I\+B hardware definitions and A\+P\+I functions}}
\subsubsection{\texorpdfstring{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+T}{LPC\_SPIFI\_T}}
{\footnotesize\ttfamily typedef struct \hyperlink{struct_l_p_c___s_p_i_f_i___c_h_i_p_h_w}{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+\+C\+H\+I\+P\+HW}  \hyperlink{group___l_p_c_s_p_i_f_i_l_i_b___h_w___a_p_i_ga69ca4e6bace5ac7e7a2ae3cdc0d569b3}{L\+P\+C\+\_\+\+S\+P\+I\+F\+I\+\_\+T}}



S\+P\+I\+FI controller hardware register structure. 

