DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "u_clkgen"
duLibraryName "moduleware"
duName "clk"
elements [
]
mwi 1
uid 158,0
)
(Instance
name "u_rstgen"
duLibraryName "moduleware"
duName "pulse"
elements [
]
mwi 1
uid 254,0
)
(Instance
name "u_riscv_core"
duLibraryName "work"
duName "riscv_core"
elements [
]
mwi 0
uid 473,0
)
(Instance
name "u_instr_memory"
duLibraryName "work"
duName "instruction_memory"
elements [
]
mwi 0
uid 724,0
)
(Instance
name "u_data_memory"
duLibraryName "work"
duName "data_memory"
elements [
]
mwi 0
uid 762,0
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2020.3 Built on 12 Jul 2020 at 11:01:26"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\bmarc\\OneDrive\\Desktop\\PR_ProcArch_RISCV\\work\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\bmarc\\OneDrive\\Desktop\\PR_ProcArch_RISCV\\work\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\bmarc\\OneDrive\\Desktop\\PR_ProcArch_RISCV\\work\\hds\\tb_riscv_core\\structural.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\bmarc\\OneDrive\\Desktop\\PR_ProcArch_RISCV\\work\\hds\\tb_riscv_core\\structural.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\bmarc\\OneDrive\\Desktop\\PR_ProcArch_RISCV\\work\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "structural"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\bmarc\\OneDrive\\Desktop\\PR_ProcArch_RISCV\\work\\hds\\tb_riscv_core"
)
(vvPair
variable "d_logical"
value "C:\\Users\\bmarc\\OneDrive\\Desktop\\PR_ProcArch_RISCV\\work\\hds\\tb_riscv_core"
)
(vvPair
variable "date"
value "10/ 9/2020"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "09"
)
(vvPair
variable "entity_name"
value "tb_riscv_core"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "structural.bd"
)
(vvPair
variable "f_logical"
value "structural.bd"
)
(vvPair
variable "f_noext"
value "structural"
)
(vvPair
variable "graphical_source_author"
value "bmarc"
)
(vvPair
variable "graphical_source_date"
value "10/ 9/2020"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "LAPTOP-TS0CSSEU"
)
(vvPair
variable "graphical_source_time"
value "17:04:30"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "LAPTOP-TS0CSSEU"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "work"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/work/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/work/work"
)
(vvPair
variable "library_downstream_ModelSimSimulator"
value "$HDS_PROJECT_DIR/work/sim"
)
(vvPair
variable "mm"
value "10"
)
(vvPair
variable "module_name"
value "tb_riscv_core"
)
(vvPair
variable "month"
value "Oct"
)
(vvPair
variable "month_long"
value "October"
)
(vvPair
variable "p"
value "C:\\Users\\bmarc\\OneDrive\\Desktop\\PR_ProcArch_RISCV\\work\\hds\\tb_riscv_core\\structural.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\bmarc\\OneDrive\\Desktop\\PR_ProcArch_RISCV\\work\\hds\\tb_riscv_core\\structural.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "PR_ProcArch_RISCV"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech64_2020.1\\win64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "structural"
)
(vvPair
variable "this_file_logical"
value "structural"
)
(vvPair
variable "time"
value "17:04:30"
)
(vvPair
variable "unit"
value "tb_riscv_core"
)
(vvPair
variable "user"
value "bmarc"
)
(vvPair
variable "version"
value "2020.3 Built on 12 Jul 2020 at 11:01:26"
)
(vvPair
variable "view"
value "structural"
)
(vvPair
variable "year"
value "2020"
)
(vvPair
variable "yy"
value "20"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,50000,48000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,50000,40800,51000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,46000,52000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,46000,51200,47000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,48000,48000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,48000,41200,49000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,48000,31000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,48000,29300,49000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,47000,68000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,47200,57600,48200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "52000,46000,68000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "52200,46000,60500,47000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,46000,48000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "34000,46500,41000,47500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,49000,31000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,49000,29300,50000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,50000,31000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,50000,29900,51000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,49000,48000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,49000,42300,50000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "27000,46000,68000,51000"
)
oxt "14000,66000,55000,71000"
)
*12 (MWC
uid 158,0
optionalChildren [
*13 (CptPort
uid 151,0
optionalChildren [
*14 (Line
uid 155,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "6833,37000,8000,37000"
pts [
"8000,37000"
"6833,37000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 152,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "8000,36625,8750,37375"
)
tg (CPTG
uid 153,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 154,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "4969,36475,6369,37475"
st "clk"
ju 2
blo "6369,37275"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk"
t "std_logic"
o 9
suid 1,0
)
)
)
*15 (CommentGraphic
uid 156,0
shape (CustomPolygon
pts [
"2167,34000"
"6833,34000"
"6833,40000"
"2167,40000"
"2167,34000"
]
uid 157,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "2167,34000,6833,40000"
)
oxt "6167,7000,10833,13000"
)
]
shape (Rectangle
uid 159,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "1000,33000,8000,40000"
fos 1
)
showPorts 0
oxt "5000,6000,12000,13000"
ttg (MlTextGroup
uid 160,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*16 (Text
uid 161,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "2350,31100,7350,32100"
st "moduleware"
blo "2350,31900"
)
*17 (Text
uid 162,0
va (VaSet
font "arial,8,0"
)
xt "2350,32100,3750,33100"
st "clk"
blo "2350,32900"
)
*18 (Text
uid 163,0
va (VaSet
font "arial,8,0"
)
xt "2350,33100,5750,34100"
st "u_clkgen"
blo "2350,33900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 164,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 165,0
text (MLText
uid 166,0
va (VaSet
font "arial,8,0"
)
xt "-1000,17400,-1000,17400"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
sTC 0
selT 0
)
prms (Property
optionalChildren [
*19 (Property
pclass "param"
pname "time_to_edge"
pvalue "50.00ns"
ptn "String"
)
*20 (Property
uid 1002,0
pclass "param"
pname "stop_at"
pvalue "1"
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*21 (MWC
uid 254,0
optionalChildren [
*22 (CptPort
uid 247,0
optionalChildren [
*23 (Line
uid 251,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "7741,45000,8000,45000"
pts [
"8000,45000"
"7741,45000"
]
)
*24 (Circle
uid 389,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "6833,44546,7741,45454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 248,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "8000,44625,8750,45375"
)
tg (CPTG
uid 249,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 250,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "4169,44475,6369,45475"
st "pulse"
ju 2
blo "6369,45275"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "pulse"
t "std_logic"
o 2
suid 1,0
)
)
)
*25 (CommentGraphic
uid 252,0
shape (CustomPolygon
pts [
"2167,42000"
"6833,42000"
"6833,48000"
"2167,48000"
"2167,42000"
]
uid 253,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "2167,42000,6833,48000"
)
oxt "6167,7000,10833,13000"
)
]
shape (Rectangle
uid 255,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "1000,41000,8000,48000"
fos 1
)
showPorts 0
oxt "5000,6000,12000,13000"
ttg (MlTextGroup
uid 256,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*26 (Text
uid 257,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "2350,39100,7350,40100"
st "moduleware"
blo "2350,39900"
)
*27 (Text
uid 258,0
va (VaSet
font "arial,8,0"
)
xt "2350,40100,4550,41100"
st "pulse"
blo "2350,40900"
)
*28 (Text
uid 259,0
va (VaSet
font "arial,8,0"
)
xt "2350,41100,5650,42100"
st "u_rstgen"
blo "2350,41900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 260,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 261,0
text (MLText
uid 262,0
va (VaSet
font "arial,8,0"
)
xt "-1000,25400,-1000,25400"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
sTC 0
selT 0
)
prms (Property
optionalChildren [
*29 (Property
uid 386,0
pclass "param"
pname "waveform_edges"
pvalue "2000ns"
ptn "String"
)
*30 (Property
uid 387,0
pclass "param"
pname "initial_value"
pvalue "1"
ptn "String"
)
*31 (Property
uid 388,0
pclass "param"
pname "pulse_type"
pvalue "1"
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*32 (Net
uid 263,0
lang 11
decl (Decl
n "rst"
t "std_logic"
o 2
suid 4,0
)
declText (MLText
uid 264,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9400,39500,10200"
st "SIGNAL rst           : std_logic"
)
)
*33 (SaComponent
uid 473,0
optionalChildren [
*34 (CptPort
uid 437,0
ps "OnEdgeStrategy"
shape (Triangle
uid 438,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,19625,25000,20375"
)
tg (CPTG
uid 439,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 440,0
va (VaSet
font "arial,8,0"
)
xt "26000,19500,33700,20500"
st "i_instr_data : (31:0)"
blo "26000,20300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "i_instr_data"
t "std_logic_vector"
b "(31 downto 0)"
o 3
suid 3,0
)
)
)
*35 (CptPort
uid 441,0
ps "OnEdgeStrategy"
shape (Triangle
uid 442,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,18625,25000,19375"
)
tg (CPTG
uid 443,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 444,0
va (VaSet
font "arial,8,0"
)
xt "26000,18500,34000,19500"
st "o_instr_addr : (31:0)"
blo "26000,19300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "o_instr_addr"
t "std_logic_vector"
b "(31 downto 0)"
o 9
suid 4,0
)
)
)
*36 (CptPort
uid 445,0
ps "OnEdgeStrategy"
shape (Triangle
uid 446,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44000,20625,44750,21375"
)
tg (CPTG
uid 447,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 448,0
va (VaSet
font "arial,8,0"
)
xt "35100,20500,43000,21500"
st "o_data_addr : (31:0)"
ju 2
blo "43000,21300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "o_data_addr"
t "std_logic_vector"
b "(31 downto 0)"
o 5
suid 5,0
)
)
)
*37 (CptPort
uid 449,0
ps "OnEdgeStrategy"
shape (Triangle
uid 450,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44000,22625,44750,23375"
)
tg (CPTG
uid 451,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 452,0
va (VaSet
font "arial,8,0"
)
xt "35400,22500,43000,23500"
st "i_data_data : (31:0)"
ju 2
blo "43000,23300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "i_data_data"
t "std_logic_vector"
b "(31 downto 0)"
o 2
suid 6,0
)
)
)
*38 (CptPort
uid 453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 454,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44000,26625,44750,27375"
)
tg (CPTG
uid 455,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 456,0
va (VaSet
font "arial,8,0"
)
xt "39300,26500,43000,27500"
st "o_data_rd"
ju 2
blo "43000,27300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "o_data_rd"
t "std_logic"
o 7
suid 7,0
)
)
)
*39 (CptPort
uid 457,0
ps "OnEdgeStrategy"
shape (Triangle
uid 458,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44000,27625,44750,28375"
)
tg (CPTG
uid 459,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 460,0
va (VaSet
font "arial,8,0"
)
xt "39100,27500,43000,28500"
st "o_data_wr"
ju 2
blo "43000,28300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "o_data_wr"
t "std_logic"
o 8
suid 8,0
)
)
)
*40 (CptPort
uid 461,0
ps "OnEdgeStrategy"
shape (Triangle
uid 462,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,29625,25000,30375"
)
tg (CPTG
uid 463,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 464,0
va (VaSet
font "arial,8,0"
)
xt "26000,29500,28000,30500"
st "clk_i"
blo "26000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_i"
t "std_logic"
o 1
suid 9,0
)
)
)
*41 (CptPort
uid 465,0
ps "OnEdgeStrategy"
shape (Triangle
uid 466,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,30625,25000,31375"
)
tg (CPTG
uid 467,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 468,0
va (VaSet
font "arial,8,0"
)
xt "26000,30500,27900,31500"
st "rst_i"
blo "26000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "rst_i"
t "std_logic"
o 4
suid 10,0
)
)
)
*42 (CptPort
uid 469,0
ps "OnEdgeStrategy"
shape (Triangle
uid 470,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44000,21625,44750,22375"
)
tg (CPTG
uid 471,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 472,0
va (VaSet
font "arial,8,0"
)
xt "35200,21500,43000,22500"
st "o_data_data : (31:0)"
ju 2
blo "43000,22300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o_data_data"
t "std_logic_vector"
b "(31 downto 0)"
o 6
suid 11,0
)
)
)
]
shape (Rectangle
uid 474,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "25000,15000,44000,35000"
)
oxt "15000,6000,34000,26000"
ttg (MlTextGroup
uid 475,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*43 (Text
uid 476,0
va (VaSet
font "arial,8,1"
)
xt "32200,24000,34300,25000"
st "work"
blo "32200,24800"
tm "BdLibraryNameMgr"
)
*44 (Text
uid 477,0
va (VaSet
font "arial,8,1"
)
xt "32200,25000,36800,26000"
st "riscv_core"
blo "32200,25800"
tm "CptNameMgr"
)
*45 (Text
uid 478,0
va (VaSet
font "arial,8,1"
)
xt "32200,26000,37700,27000"
st "u_riscv_core"
blo "32200,26800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 479,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 480,0
text (MLText
uid 481,0
va (VaSet
font "Courier New,8,0"
)
xt "10000,21000,10000,21000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 482,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "25250,33250,26750,34750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*46 (SaComponent
uid 724,0
optionalChildren [
*47 (CptPort
uid 712,0
ps "OnEdgeStrategy"
shape (Triangle
uid 713,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,18625,19750,19375"
)
tg (CPTG
uid 714,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 715,0
va (VaSet
)
xt "11500,18500,19500,19500"
st "o_instr_addr : (31:0)"
ju 2
blo "19500,19300"
)
)
thePort (LogicalPort
decl (Decl
n "o_instr_addr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 2
)
)
)
*48 (CptPort
uid 720,0
ps "OnEdgeStrategy"
shape (Triangle
uid 721,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,19625,19750,20375"
)
tg (CPTG
uid 722,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 723,0
va (VaSet
)
xt "11800,19500,19500,20500"
st "i_instr_data : (31:0)"
ju 2
blo "19500,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "i_instr_data"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 4
)
)
)
*49 (CptPort
uid 897,0
ps "OnEdgeStrategy"
shape (Triangle
uid 898,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11625,22000,12375,22750"
)
tg (CPTG
uid 899,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 900,0
ro 270
va (VaSet
)
xt "11500,19000,12500,21000"
st "i_clk"
blo "12300,21000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "i_clk"
t "std_logic"
o 1
)
)
)
*50 (CptPort
uid 901,0
ps "OnEdgeStrategy"
shape (Triangle
uid 902,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10625,22000,11375,22750"
)
tg (CPTG
uid 903,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 904,0
ro 270
va (VaSet
)
xt "10500,19100,11500,21000"
st "i_rst"
blo "11300,21000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "i_rst"
t "std_logic"
o 3
)
)
)
]
shape (Rectangle
uid 725,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "9000,18000,19000,22000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 726,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*51 (Text
uid 727,0
va (VaSet
font "Arial,8,1"
)
xt "10900,15000,13000,16000"
st "work"
blo "10900,15800"
tm "BdLibraryNameMgr"
)
*52 (Text
uid 728,0
va (VaSet
font "Arial,8,1"
)
xt "10900,16000,19100,17000"
st "instruction_memory"
blo "10900,16800"
tm "CptNameMgr"
)
*53 (Text
uid 729,0
va (VaSet
font "Arial,8,1"
)
xt "10900,17000,17600,18000"
st "u_instr_memory"
blo "10900,17800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 730,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 731,0
text (MLText
uid 732,0
va (VaSet
font "Courier New,8,0"
)
xt "-11000,19000,-11000,19000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 733,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "9250,20250,10750,21750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*54 (SaComponent
uid 762,0
optionalChildren [
*55 (CptPort
uid 734,0
ps "OnEdgeStrategy"
shape (Triangle
uid 735,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56250,20625,57000,21375"
)
tg (CPTG
uid 736,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 737,0
va (VaSet
)
xt "58000,20500,62700,21500"
st "i_data_addr"
blo "58000,21300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "i_data_addr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
suid 19,0
)
)
)
*56 (CptPort
uid 738,0
ps "OnEdgeStrategy"
shape (Triangle
uid 739,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56250,21625,57000,22375"
)
tg (CPTG
uid 740,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 741,0
va (VaSet
)
xt "58000,21500,62600,22500"
st "i_data_data"
blo "58000,22300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "i_data_data"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 2
suid 20,0
)
)
)
*57 (CptPort
uid 742,0
ps "OnEdgeStrategy"
shape (Triangle
uid 743,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56250,26625,57000,27375"
)
tg (CPTG
uid 744,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 745,0
va (VaSet
)
xt "58000,26500,61500,27500"
st "i_data_rd"
blo "58000,27300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "i_data_rd"
t "std_logic"
o 3
suid 21,0
)
)
)
*58 (CptPort
uid 746,0
ps "OnEdgeStrategy"
shape (Triangle
uid 747,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56250,27625,57000,28375"
)
tg (CPTG
uid 748,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 749,0
va (VaSet
)
xt "58000,27500,61700,28500"
st "i_data_wr"
blo "58000,28300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "i_data_wr"
t "std_logic"
o 4
suid 22,0
)
)
)
*59 (CptPort
uid 750,0
ps "OnEdgeStrategy"
shape (Triangle
uid 751,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56250,22625,57000,23375"
)
tg (CPTG
uid 752,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 753,0
va (VaSet
)
xt "58000,22500,62800,23500"
st "o_data_data"
blo "58000,23300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "o_data_data"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 5
suid 23,0
)
)
)
*60 (CptPort
uid 754,0
ps "OnEdgeStrategy"
shape (Triangle
uid 755,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60625,32000,61375,32750"
)
tg (CPTG
uid 756,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 757,0
ro 270
va (VaSet
)
xt "60500,29000,61500,31000"
st "i_clk"
blo "61300,31000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "i_clk"
t "std_logic"
o 7
suid 25,0
)
)
)
*61 (CptPort
uid 758,0
ps "OnEdgeStrategy"
shape (Triangle
uid 759,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59625,32000,60375,32750"
)
tg (CPTG
uid 760,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 761,0
ro 270
va (VaSet
)
xt "59500,29100,60500,31000"
st "i_rst"
blo "60300,31000"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "i_rst"
t "std_logic"
o 6
suid 26,0
)
)
)
]
shape (Rectangle
uid 763,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "57000,19000,65000,32000"
)
oxt "15000,6000,23000,19000"
ttg (MlTextGroup
uid 764,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*62 (Text
uid 765,0
va (VaSet
font "Arial,8,1"
)
xt "65150,17500,67250,18500"
st "work"
blo "65150,18300"
tm "BdLibraryNameMgr"
)
*63 (Text
uid 766,0
va (VaSet
font "Arial,8,1"
)
xt "65150,18500,70850,19500"
st "data_memory"
blo "65150,19300"
tm "CptNameMgr"
)
*64 (Text
uid 767,0
va (VaSet
font "Arial,8,1"
)
xt "65150,19500,71750,20500"
st "u_data_memory"
blo "65150,20300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 768,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 769,0
text (MLText
uid 770,0
va (VaSet
font "Courier New,8,0"
)
xt "37000,20500,37000,20500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 771,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "57250,30250,58750,31750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*65 (Net
uid 869,0
decl (Decl
n "clk"
t "std_logic"
o 9
suid 23,0
)
declText (MLText
uid 870,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3000,39500,3800"
st "SIGNAL clk           : std_logic"
)
)
*66 (Net
uid 889,0
lang 11
decl (Decl
n "instr_addr"
t "std_logic_vector"
b "(31 downto 0)"
o 3
suid 24,0
)
declText (MLText
uid 890,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7800,50000,8600"
st "SIGNAL instr_addr    : std_logic_vector(31 downto 0)"
)
)
*67 (Net
uid 891,0
lang 11
decl (Decl
n "instr_data"
t "std_logic_vector"
b "(31 downto 0)"
o 4
suid 25,0
)
declText (MLText
uid 892,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8600,50000,9400"
st "SIGNAL instr_data    : std_logic_vector(31 downto 0)"
)
)
*68 (Net
uid 905,0
lang 11
decl (Decl
n "data_addr"
t "std_logic_vector"
b "(31 downto 0)"
o 5
suid 26,0
)
declText (MLText
uid 906,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3800,50000,4600"
st "SIGNAL data_addr     : std_logic_vector(31 downto 0)"
)
)
*69 (Net
uid 907,0
decl (Decl
n "data_todmem"
t "std_logic_vector"
b "(31 downto 0)"
o 6
suid 27,0
)
declText (MLText
uid 908,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6200,50000,7000"
st "SIGNAL data_todmem   : std_logic_vector(31 downto 0)"
)
)
*70 (Net
uid 909,0
lang 11
decl (Decl
n "data_fromdmem"
t "std_logic_vector"
b "(31 downto 0)"
o 7
suid 28,0
)
declText (MLText
uid 910,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4600,50000,5400"
st "SIGNAL data_fromdmem : std_logic_vector(31 downto 0)"
)
)
*71 (Net
uid 911,0
lang 11
decl (Decl
n "data_rd"
t "std_logic"
o 8
suid 29,0
)
declText (MLText
uid 912,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5400,39500,6200"
st "SIGNAL data_rd       : std_logic"
)
)
*72 (Net
uid 913,0
lang 11
decl (Decl
n "data_wr"
t "std_logic"
o 9
suid 30,0
)
declText (MLText
uid 914,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7000,39500,7800"
st "SIGNAL data_wr       : std_logic"
)
)
*73 (Wire
uid 485,0
shape (OrthoPolyLine
uid 486,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19750,19000,24250,19000"
pts [
"24250,19000"
"19750,19000"
]
)
start &35
end &47
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 489,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 490,0
va (VaSet
)
xt "19000,17000,25800,18000"
st "instr_addr : (31:0)"
blo "19000,17800"
tm "WireNameMgr"
)
)
on &66
)
*74 (Wire
uid 493,0
shape (OrthoPolyLine
uid 494,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19750,20000,24250,20000"
pts [
"24250,20000"
"19750,20000"
]
)
start &34
end &48
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 497,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 498,0
va (VaSet
)
xt "20000,20000,26700,21000"
st "instr_data : (31:0)"
blo "20000,20800"
tm "WireNameMgr"
)
)
on &67
)
*75 (Wire
uid 654,0
optionalChildren [
*76 (BdJunction
uid 954,0
ps "OnConnectorStrategy"
shape (Circle
uid 955,0
va (VaSet
vasetType 1
)
xt "10600,30600,11400,31400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 655,0
va (VaSet
vasetType 3
)
xt "11000,22750,11000,45000"
pts [
"11000,45000"
"11000,22750"
]
)
start *77 (BdJunction
uid 925,0
ps "OnConnectorStrategy"
shape (Circle
uid 926,0
va (VaSet
vasetType 1
)
xt "10600,44600,11400,45400"
radius 400
)
)
end &50
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 658,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 659,0
ro 270
va (VaSet
)
xt "10000,24750,11000,26050"
st "rst"
blo "10800,26050"
tm "WireNameMgr"
)
)
on &32
)
*78 (Wire
uid 813,0
shape (OrthoPolyLine
uid 814,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44750,21000,56250,21000"
pts [
"44750,21000"
"56250,21000"
]
)
start &36
end &55
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 815,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 816,0
va (VaSet
)
xt "46750,20000,53450,21000"
st "data_addr : (31:0)"
blo "46750,20800"
tm "WireNameMgr"
)
)
on &68
)
*79 (Wire
uid 825,0
shape (OrthoPolyLine
uid 826,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44750,22000,56250,22000"
pts [
"44750,22000"
"56250,22000"
]
)
start &42
end &56
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 827,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 828,0
va (VaSet
)
xt "46750,21000,55150,22000"
st "data_todmem : (31:0)"
blo "46750,21800"
tm "WireNameMgr"
)
)
on &69
)
*80 (Wire
uid 831,0
shape (OrthoPolyLine
uid 832,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44750,23000,56250,23000"
pts [
"44750,23000"
"56250,23000"
]
)
start &37
end &59
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 833,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 834,0
va (VaSet
)
xt "46750,22000,56150,23000"
st "data_fromdmem : (31:0)"
blo "46750,22800"
tm "WireNameMgr"
)
)
on &70
)
*81 (Wire
uid 837,0
shape (OrthoPolyLine
uid 838,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44750,27000,56250,27000"
pts [
"44750,27000"
"56250,27000"
]
)
start &38
end &57
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 839,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 840,0
va (VaSet
)
xt "46750,26000,49650,27000"
st "data_rd"
blo "46750,26800"
tm "WireNameMgr"
)
)
on &71
)
*82 (Wire
uid 843,0
shape (OrthoPolyLine
uid 844,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44750,28000,56250,28000"
pts [
"44750,28000"
"56250,28000"
]
)
start &39
end &58
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 845,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 846,0
va (VaSet
)
xt "46750,27000,49850,28000"
st "data_wr"
blo "46750,27800"
tm "WireNameMgr"
)
)
on &72
)
*83 (Wire
uid 853,0
optionalChildren [
&77
]
shape (OrthoPolyLine
uid 854,0
va (VaSet
vasetType 3
)
xt "8000,32750,60000,45000"
pts [
"8000,45000"
"11000,45000"
"11000,39000"
"60000,39000"
"60000,32750"
]
)
start &22
end &61
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 855,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 856,0
ro 270
va (VaSet
)
xt "9000,43700,10000,45000"
st "rst"
blo "9800,45000"
tm "WireNameMgr"
)
)
on &32
)
*84 (Wire
uid 871,0
optionalChildren [
*85 (BdJunction
uid 879,0
ps "OnConnectorStrategy"
shape (Circle
uid 880,0
va (VaSet
vasetType 1
)
xt "11600,36600,12400,37400"
radius 400
)
)
*86 (BdJunction
uid 885,0
ps "OnConnectorStrategy"
shape (Circle
uid 886,0
va (VaSet
vasetType 1
)
xt "11600,29600,12400,30400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 872,0
va (VaSet
vasetType 3
)
xt "8000,22750,12000,37000"
pts [
"12000,22750"
"12000,37000"
"8000,37000"
]
)
start &49
end &13
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 873,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 874,0
ro 270
va (VaSet
)
xt "11000,24750,12000,26150"
st "clk"
blo "11800,26150"
tm "WireNameMgr"
)
)
on &65
)
*87 (Wire
uid 875,0
shape (OrthoPolyLine
uid 876,0
va (VaSet
vasetType 3
)
xt "12000,32750,61000,37000"
pts [
"12000,37000"
"61000,37000"
"61000,32750"
]
)
start &85
end &60
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 877,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 878,0
ro 270
va (VaSet
)
xt "60000,34750,61000,36150"
st "clk"
blo "60800,36150"
tm "WireNameMgr"
)
)
on &65
)
*88 (Wire
uid 881,0
shape (OrthoPolyLine
uid 882,0
va (VaSet
vasetType 3
)
xt "12000,30000,24250,30000"
pts [
"12000,30000"
"24250,30000"
]
)
start &86
end &40
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 883,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 884,0
va (VaSet
)
xt "22250,29000,23650,30000"
st "clk"
blo "22250,29800"
tm "WireNameMgr"
)
)
on &65
)
*89 (Wire
uid 950,0
shape (OrthoPolyLine
uid 951,0
va (VaSet
vasetType 3
)
xt "11000,31000,24250,31000"
pts [
"11000,31000"
"24250,31000"
]
)
start &76
end &41
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 952,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 953,0
va (VaSet
)
xt "22250,30000,23550,31000"
st "rst"
blo "22250,30800"
tm "WireNameMgr"
)
)
on &32
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *90 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*91 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*92 (MLText
uid 43,0
va (VaSet
)
xt "0,1000,10800,4000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*93 (Text
uid 45,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*94 (Text
uid 46,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*95 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2000,27600,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*96 (Text
uid 48,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*97 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*98 (Text
uid 50,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*99 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,-1080,1921,-24"
viewArea "-14800,-7900,103710,57060"
cachedDiagramExtent "0,0,71750,51000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 1002,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2100,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*100 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*101 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*102 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*103 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*104 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*105 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*106 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*107 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*108 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*109 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*110 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*111 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*112 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*113 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*114 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*115 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*116 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2100,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1800,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*117 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*118 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7300,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*119 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*120 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "20000,2000,27100,3000"
st "Diagram Signals:"
blo "20000,2800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 30,0
usingSuid 1
emptyRow *121 (LEmptyRow
)
uid 54,0
optionalChildren [
*122 (RefLabelRowHdr
)
*123 (TitleRowHdr
)
*124 (FilterRowHdr
)
*125 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*126 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*127 (GroupColHdr
tm "GroupColHdrMgr"
)
*128 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*129 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*130 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*131 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*132 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*133 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*134 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "rst"
t "std_logic"
o 2
suid 4,0
)
)
uid 361,0
)
*135 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk"
t "std_logic"
o 9
suid 23,0
)
)
uid 887,0
)
*136 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "instr_addr"
t "std_logic_vector"
b "(31 downto 0)"
o 3
suid 24,0
)
)
uid 893,0
)
*137 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "instr_data"
t "std_logic_vector"
b "(31 downto 0)"
o 4
suid 25,0
)
)
uid 895,0
)
*138 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "data_addr"
t "std_logic_vector"
b "(31 downto 0)"
o 5
suid 26,0
)
)
uid 915,0
)
*139 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "data_todmem"
t "std_logic_vector"
b "(31 downto 0)"
o 6
suid 27,0
)
)
uid 917,0
)
*140 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "data_fromdmem"
t "std_logic_vector"
b "(31 downto 0)"
o 7
suid 28,0
)
)
uid 919,0
)
*141 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "data_rd"
t "std_logic"
o 8
suid 29,0
)
)
uid 921,0
)
*142 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "data_wr"
t "std_logic"
o 9
suid 30,0
)
)
uid 923,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*143 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *144 (MRCItem
litem &121
pos 9
dimension 20
)
uid 69,0
optionalChildren [
*145 (MRCItem
litem &122
pos 0
dimension 20
uid 70,0
)
*146 (MRCItem
litem &123
pos 1
dimension 23
uid 71,0
)
*147 (MRCItem
litem &124
pos 2
hidden 1
dimension 20
uid 72,0
)
*148 (MRCItem
litem &134
pos 0
dimension 20
uid 362,0
)
*149 (MRCItem
litem &135
pos 1
dimension 20
uid 888,0
)
*150 (MRCItem
litem &136
pos 2
dimension 20
uid 894,0
)
*151 (MRCItem
litem &137
pos 3
dimension 20
uid 896,0
)
*152 (MRCItem
litem &138
pos 4
dimension 20
uid 916,0
)
*153 (MRCItem
litem &139
pos 5
dimension 20
uid 918,0
)
*154 (MRCItem
litem &140
pos 6
dimension 20
uid 920,0
)
*155 (MRCItem
litem &141
pos 7
dimension 20
uid 922,0
)
*156 (MRCItem
litem &142
pos 8
dimension 20
uid 924,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*157 (MRCItem
litem &125
pos 0
dimension 20
uid 74,0
)
*158 (MRCItem
litem &127
pos 1
dimension 50
uid 75,0
)
*159 (MRCItem
litem &128
pos 2
dimension 100
uid 76,0
)
*160 (MRCItem
litem &129
pos 3
dimension 50
uid 77,0
)
*161 (MRCItem
litem &130
pos 4
dimension 100
uid 78,0
)
*162 (MRCItem
litem &131
pos 5
dimension 100
uid 79,0
)
*163 (MRCItem
litem &132
pos 6
dimension 50
uid 80,0
)
*164 (MRCItem
litem &133
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *165 (LEmptyRow
)
uid 83,0
optionalChildren [
*166 (RefLabelRowHdr
)
*167 (TitleRowHdr
)
*168 (FilterRowHdr
)
*169 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*170 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*171 (GroupColHdr
tm "GroupColHdrMgr"
)
*172 (NameColHdr
tm "GenericNameColHdrMgr"
)
*173 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*174 (InitColHdr
tm "GenericValueColHdrMgr"
)
*175 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*176 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*177 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *178 (MRCItem
litem &165
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*179 (MRCItem
litem &166
pos 0
dimension 20
uid 98,0
)
*180 (MRCItem
litem &167
pos 1
dimension 23
uid 99,0
)
*181 (MRCItem
litem &168
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*182 (MRCItem
litem &169
pos 0
dimension 20
uid 102,0
)
*183 (MRCItem
litem &171
pos 1
dimension 50
uid 103,0
)
*184 (MRCItem
litem &172
pos 2
dimension 100
uid 104,0
)
*185 (MRCItem
litem &173
pos 3
dimension 100
uid 105,0
)
*186 (MRCItem
litem &174
pos 4
dimension 50
uid 106,0
)
*187 (MRCItem
litem &175
pos 5
dimension 50
uid 107,0
)
*188 (MRCItem
litem &176
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
