Analysis & Synthesis report for DeepPipeline
Tue Mar 27 00:10:10 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Mar 27 00:10:10 2018           ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; DeepPipeline                                ;
; Top-level Entity Name              ; DeepPipeline                                ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total GXB Receiver Channel PCS     ; N/A until Partition Merge                   ;
; Total GXB Receiver Channel PMA     ; N/A until Partition Merge                   ;
; Total GXB Transmitter Channel PCS  ; N/A until Partition Merge                   ;
; Total GXB Transmitter Channel PMA  ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                                      ; DeepPipeline       ; DeepPipeline       ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                    ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Mar 27 00:10:01 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DeepPipeline -c DeepPipeline
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/Victor/Desktop/Proyecto/Alu.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file deeppipeline.sv
    Info (12023): Found entity 1: DeepPipeline File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file cond.sv
    Info (12023): Found entity 1: cond File: C:/Users/Victor/Desktop/Proyecto/cond.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_cache.sv
    Info (12023): Found entity 1: data_cache File: C:/Users/Victor/Desktop/Proyecto/data_cache.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file instr_cache.sv
    Info (12023): Found entity 1: instr_cache File: C:/Users/Victor/Desktop/Proyecto/instr_cache.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file instr_decode.sv
    Info (12023): Found entity 1: inst_decode File: C:/Users/Victor/Desktop/Proyecto/instr_decode.sv Line: 15
Warning (10238): Verilog Module Declaration warning at mult.sv(1): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "multiplier" File: C:/Users/Victor/Desktop/Proyecto/mult.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mult.sv
    Info (12023): Found entity 1: multiplier File: C:/Users/Victor/Desktop/Proyecto/mult.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb.sv
    Info (12023): Found entity 1: test File: C:/Users/Victor/Desktop/Proyecto/tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shifter.sv
    Info (12023): Found entity 1: bshift File: C:/Users/Victor/Desktop/Proyecto/shifter.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file register.sv
    Info (12023): Found entity 1: register_file File: C:/Users/Victor/Desktop/Proyecto/register.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file tb_register.sv
    Info (12023): Found entity 1: register_test File: C:/Users/Victor/Desktop/Proyecto/tb_register.sv Line: 1
Info (12127): Elaborating entity "DeepPipeline" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DeepPipeline.sv(258): object "MEM_W_out_data_1" assigned a value but never read File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 258
Warning (10036): Verilog HDL or VHDL warning at DeepPipeline.sv(259): object "MEM_W_out_data_2" assigned a value but never read File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 259
Warning (10036): Verilog HDL or VHDL warning at DeepPipeline.sv(261): object "MEM_W_out_data_4" assigned a value but never read File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 261
Warning (10036): Verilog HDL or VHDL warning at DeepPipeline.sv(263): object "MEM_W_mult_result" assigned a value but never read File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 263
Warning (10036): Verilog HDL or VHDL warning at DeepPipeline.sv(267): object "MEM_W_flush" assigned a value but never read File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 267
Warning (10240): Verilog HDL Always Construct warning at DeepPipeline.sv(340): inferring latch(es) for variable "out_data_1_fwd", which holds its previous value in one or more paths through the always construct File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 340
Warning (10240): Verilog HDL Always Construct warning at DeepPipeline.sv(340): inferring latch(es) for variable "out_data_2_fwd", which holds its previous value in one or more paths through the always construct File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 340
Warning (10240): Verilog HDL Always Construct warning at DeepPipeline.sv(340): inferring latch(es) for variable "out_data_3_fwd", which holds its previous value in one or more paths through the always construct File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 340
Warning (10240): Verilog HDL Always Construct warning at DeepPipeline.sv(340): inferring latch(es) for variable "out_data_4_fwd", which holds its previous value in one or more paths through the always construct File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 340
Warning (10240): Verilog HDL Always Construct warning at DeepPipeline.sv(340): inferring latch(es) for variable "MUL_ALU_data_1_fwd", which holds its previous value in one or more paths through the always construct File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 340
Warning (10240): Verilog HDL Always Construct warning at DeepPipeline.sv(340): inferring latch(es) for variable "MUL_ALU_data_2_fwd", which holds its previous value in one or more paths through the always construct File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 340
Warning (10240): Verilog HDL Always Construct warning at DeepPipeline.sv(340): inferring latch(es) for variable "MUL_ALU_data_3_fwd", which holds its previous value in one or more paths through the always construct File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 340
Warning (10240): Verilog HDL Always Construct warning at DeepPipeline.sv(340): inferring latch(es) for variable "MUL_ALU_data_4_fwd", which holds its previous value in one or more paths through the always construct File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 340
Warning (10240): Verilog HDL Always Construct warning at DeepPipeline.sv(562): inferring latch(es) for variable "want_to_flush", which holds its previous value in one or more paths through the always construct File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 562
Warning (10240): Verilog HDL Always Construct warning at DeepPipeline.sv(562): inferring latch(es) for variable "alu_operand_2", which holds its previous value in one or more paths through the always construct File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 562
Warning (10240): Verilog HDL Always Construct warning at DeepPipeline.sv(620): inferring latch(es) for variable "memory_read_enable", which holds its previous value in one or more paths through the always construct File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 620
Warning (10240): Verilog HDL Always Construct warning at DeepPipeline.sv(620): inferring latch(es) for variable "memory_write_enable", which holds its previous value in one or more paths through the always construct File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 620
Warning (10240): Verilog HDL Always Construct warning at DeepPipeline.sv(620): inferring latch(es) for variable "memory_data_address", which holds its previous value in one or more paths through the always construct File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 620
Warning (10240): Verilog HDL Always Construct warning at DeepPipeline.sv(620): inferring latch(es) for variable "isByte", which holds its previous value in one or more paths through the always construct File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 620
Warning (10240): Verilog HDL Always Construct warning at DeepPipeline.sv(620): inferring latch(es) for variable "memory_in_data", which holds its previous value in one or more paths through the always construct File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 620
Warning (10230): Verilog HDL assignment warning at DeepPipeline.sv(665): truncated value with size 32 to match size of target (1) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 665
Warning (10240): Verilog HDL Always Construct warning at DeepPipeline.sv(651): inferring latch(es) for variable "cspr_write", which holds its previous value in one or more paths through the always construct File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 651
Warning (10240): Verilog HDL Always Construct warning at DeepPipeline.sv(651): inferring latch(es) for variable "write_enable_2", which holds its previous value in one or more paths through the always construct File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 651
Warning (10240): Verilog HDL Always Construct warning at DeepPipeline.sv(651): inferring latch(es) for variable "write_address", which holds its previous value in one or more paths through the always construct File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 651
Warning (10240): Verilog HDL Always Construct warning at DeepPipeline.sv(651): inferring latch(es) for variable "write_data", which holds its previous value in one or more paths through the always construct File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 651
Warning (10240): Verilog HDL Always Construct warning at DeepPipeline.sv(651): inferring latch(es) for variable "write_address_2", which holds its previous value in one or more paths through the always construct File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 651
Warning (10240): Verilog HDL Always Construct warning at DeepPipeline.sv(651): inferring latch(es) for variable "write_data_2", which holds its previous value in one or more paths through the always construct File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 651
Warning (10240): Verilog HDL Always Construct warning at DeepPipeline.sv(651): inferring latch(es) for variable "cspr_update", which holds its previous value in one or more paths through the always construct File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 651
Warning (10230): Verilog HDL assignment warning at DeepPipeline.sv(744): truncated value with size 32 to match size of target (1) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 744
Warning (10230): Verilog HDL assignment warning at DeepPipeline.sv(751): truncated value with size 32 to match size of target (1) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 751
Warning (10230): Verilog HDL assignment warning at DeepPipeline.sv(768): truncated value with size 32 to match size of target (1) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 768
Warning (10230): Verilog HDL assignment warning at DeepPipeline.sv(785): truncated value with size 32 to match size of target (1) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 785
Info (10041): Inferred latch for "cspr_update[0]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "cspr_update[1]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "cspr_update[2]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "cspr_update[3]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "cspr_update[4]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "cspr_update[5]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "cspr_update[6]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "cspr_update[7]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "cspr_update[8]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "cspr_update[9]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "cspr_update[10]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "cspr_update[11]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "cspr_update[12]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "cspr_update[13]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "cspr_update[14]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "cspr_update[15]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "cspr_update[16]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "cspr_update[17]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "cspr_update[18]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "cspr_update[19]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "cspr_update[20]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "cspr_update[21]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "cspr_update[22]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "cspr_update[23]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "cspr_update[24]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "cspr_update[25]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "cspr_update[26]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "cspr_update[27]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "cspr_update[28]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "cspr_update[29]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "cspr_update[30]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "cspr_update[31]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data_2[0]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data_2[1]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data_2[2]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data_2[3]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data_2[4]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data_2[5]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data_2[6]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data_2[7]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data_2[8]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data_2[9]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data_2[10]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data_2[11]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data_2[12]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data_2[13]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data_2[14]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data_2[15]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data_2[16]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data_2[17]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data_2[18]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data_2[19]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data_2[20]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data_2[21]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data_2[22]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data_2[23]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data_2[24]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data_2[25]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data_2[26]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data_2[27]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data_2[28]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data_2[29]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data_2[30]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data_2[31]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_address_2[0]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_address_2[1]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_address_2[2]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_address_2[3]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data[0]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data[1]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data[2]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data[3]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data[4]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data[5]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data[6]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data[7]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data[8]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data[9]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data[10]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data[11]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data[12]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data[13]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data[14]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data[15]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data[16]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data[17]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data[18]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data[19]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data[20]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data[21]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data[22]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data[23]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data[24]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data[25]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data[26]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data[27]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data[28]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data[29]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data[30]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_data[31]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_address[0]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_address[1]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_address[2]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_address[3]" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "write_enable_2" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "cspr_write" at DeepPipeline.sv(661) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 661
Info (10041): Inferred latch for "memory_in_data[0]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_in_data[1]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_in_data[2]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_in_data[3]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_in_data[4]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_in_data[5]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_in_data[6]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_in_data[7]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_in_data[8]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_in_data[9]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_in_data[10]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_in_data[11]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_in_data[12]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_in_data[13]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_in_data[14]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_in_data[15]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_in_data[16]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_in_data[17]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_in_data[18]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_in_data[19]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_in_data[20]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_in_data[21]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_in_data[22]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_in_data[23]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_in_data[24]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_in_data[25]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_in_data[26]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_in_data[27]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_in_data[28]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_in_data[29]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_in_data[30]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_in_data[31]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "isByte" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_data_address[0]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_data_address[1]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_data_address[2]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_data_address[3]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_data_address[4]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_data_address[5]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_data_address[6]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_data_address[7]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_data_address[8]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_data_address[9]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_data_address[10]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_data_address[11]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_data_address[12]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_data_address[13]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_data_address[14]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_data_address[15]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_data_address[16]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_data_address[17]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_data_address[18]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_data_address[19]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_data_address[20]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_data_address[21]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_data_address[22]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_data_address[23]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_data_address[24]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_data_address[25]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_data_address[26]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_data_address[27]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_data_address[28]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_data_address[29]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_data_address[30]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_data_address[31]" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_write_enable" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "memory_read_enable" at DeepPipeline.sv(625) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 625
Info (10041): Inferred latch for "alu_operand_2[0]" at DeepPipeline.sv(562) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 562
Info (10041): Inferred latch for "alu_operand_2[1]" at DeepPipeline.sv(562) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 562
Info (10041): Inferred latch for "alu_operand_2[2]" at DeepPipeline.sv(562) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 562
Info (10041): Inferred latch for "alu_operand_2[3]" at DeepPipeline.sv(562) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 562
Info (10041): Inferred latch for "alu_operand_2[4]" at DeepPipeline.sv(562) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 562
Info (10041): Inferred latch for "alu_operand_2[5]" at DeepPipeline.sv(562) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 562
Info (10041): Inferred latch for "alu_operand_2[6]" at DeepPipeline.sv(562) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 562
Info (10041): Inferred latch for "alu_operand_2[7]" at DeepPipeline.sv(562) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 562
Info (10041): Inferred latch for "alu_operand_2[8]" at DeepPipeline.sv(562) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 562
Info (10041): Inferred latch for "alu_operand_2[9]" at DeepPipeline.sv(562) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 562
Info (10041): Inferred latch for "alu_operand_2[10]" at DeepPipeline.sv(562) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 562
Info (10041): Inferred latch for "alu_operand_2[11]" at DeepPipeline.sv(562) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 562
Info (10041): Inferred latch for "alu_operand_2[12]" at DeepPipeline.sv(562) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 562
Info (10041): Inferred latch for "alu_operand_2[13]" at DeepPipeline.sv(562) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 562
Info (10041): Inferred latch for "alu_operand_2[14]" at DeepPipeline.sv(562) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 562
Info (10041): Inferred latch for "alu_operand_2[15]" at DeepPipeline.sv(562) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 562
Info (10041): Inferred latch for "alu_operand_2[16]" at DeepPipeline.sv(562) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 562
Info (10041): Inferred latch for "alu_operand_2[17]" at DeepPipeline.sv(562) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 562
Info (10041): Inferred latch for "alu_operand_2[18]" at DeepPipeline.sv(562) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 562
Info (10041): Inferred latch for "alu_operand_2[19]" at DeepPipeline.sv(562) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 562
Info (10041): Inferred latch for "alu_operand_2[20]" at DeepPipeline.sv(562) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 562
Info (10041): Inferred latch for "alu_operand_2[21]" at DeepPipeline.sv(562) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 562
Info (10041): Inferred latch for "alu_operand_2[22]" at DeepPipeline.sv(562) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 562
Info (10041): Inferred latch for "alu_operand_2[23]" at DeepPipeline.sv(562) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 562
Info (10041): Inferred latch for "alu_operand_2[24]" at DeepPipeline.sv(562) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 562
Info (10041): Inferred latch for "alu_operand_2[25]" at DeepPipeline.sv(562) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 562
Info (10041): Inferred latch for "alu_operand_2[26]" at DeepPipeline.sv(562) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 562
Info (10041): Inferred latch for "alu_operand_2[27]" at DeepPipeline.sv(562) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 562
Info (10041): Inferred latch for "alu_operand_2[28]" at DeepPipeline.sv(562) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 562
Info (10041): Inferred latch for "alu_operand_2[29]" at DeepPipeline.sv(562) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 562
Info (10041): Inferred latch for "alu_operand_2[30]" at DeepPipeline.sv(562) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 562
Info (10041): Inferred latch for "alu_operand_2[31]" at DeepPipeline.sv(562) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 562
Info (10041): Inferred latch for "want_to_flush" at DeepPipeline.sv(562) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 562
Info (10041): Inferred latch for "MUL_ALU_data_4_fwd[0]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_4_fwd[1]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_4_fwd[2]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_4_fwd[3]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_4_fwd[4]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_4_fwd[5]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_4_fwd[6]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_4_fwd[7]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_4_fwd[8]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_4_fwd[9]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_4_fwd[10]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_4_fwd[11]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_4_fwd[12]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_4_fwd[13]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_4_fwd[14]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_4_fwd[15]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_4_fwd[16]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_4_fwd[17]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_4_fwd[18]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_4_fwd[19]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_4_fwd[20]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_4_fwd[21]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_4_fwd[22]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_4_fwd[23]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_4_fwd[24]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_4_fwd[25]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_4_fwd[26]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_4_fwd[27]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_4_fwd[28]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_4_fwd[29]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_4_fwd[30]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_4_fwd[31]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_3_fwd[0]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_3_fwd[1]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_3_fwd[2]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_3_fwd[3]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_3_fwd[4]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_3_fwd[5]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_3_fwd[6]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_3_fwd[7]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_3_fwd[8]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_3_fwd[9]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_3_fwd[10]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_3_fwd[11]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_3_fwd[12]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_3_fwd[13]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_3_fwd[14]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_3_fwd[15]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_3_fwd[16]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_3_fwd[17]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_3_fwd[18]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_3_fwd[19]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_3_fwd[20]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_3_fwd[21]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_3_fwd[22]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_3_fwd[23]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_3_fwd[24]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_3_fwd[25]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_3_fwd[26]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_3_fwd[27]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_3_fwd[28]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_3_fwd[29]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_3_fwd[30]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_3_fwd[31]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_2_fwd[0]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_2_fwd[1]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_2_fwd[2]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_2_fwd[3]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_2_fwd[4]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_2_fwd[5]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_2_fwd[6]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_2_fwd[7]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_2_fwd[8]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_2_fwd[9]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_2_fwd[10]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_2_fwd[11]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_2_fwd[12]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_2_fwd[13]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_2_fwd[14]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_2_fwd[15]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_2_fwd[16]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_2_fwd[17]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_2_fwd[18]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_2_fwd[19]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_2_fwd[20]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_2_fwd[21]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_2_fwd[22]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_2_fwd[23]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_2_fwd[24]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_2_fwd[25]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_2_fwd[26]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_2_fwd[27]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_2_fwd[28]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_2_fwd[29]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_2_fwd[30]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_2_fwd[31]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_1_fwd[0]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_1_fwd[1]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_1_fwd[2]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_1_fwd[3]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_1_fwd[4]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_1_fwd[5]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_1_fwd[6]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_1_fwd[7]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_1_fwd[8]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_1_fwd[9]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_1_fwd[10]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_1_fwd[11]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_1_fwd[12]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_1_fwd[13]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_1_fwd[14]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_1_fwd[15]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_1_fwd[16]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_1_fwd[17]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_1_fwd[18]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_1_fwd[19]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_1_fwd[20]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_1_fwd[21]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_1_fwd[22]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_1_fwd[23]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_1_fwd[24]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_1_fwd[25]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_1_fwd[26]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_1_fwd[27]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_1_fwd[28]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_1_fwd[29]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_1_fwd[30]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "MUL_ALU_data_1_fwd[31]" at DeepPipeline.sv(531) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 531
Info (10041): Inferred latch for "out_data_4_fwd[0]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_4_fwd[1]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_4_fwd[2]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_4_fwd[3]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_4_fwd[4]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_4_fwd[5]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_4_fwd[6]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_4_fwd[7]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_4_fwd[8]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_4_fwd[9]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_4_fwd[10]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_4_fwd[11]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_4_fwd[12]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_4_fwd[13]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_4_fwd[14]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_4_fwd[15]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_4_fwd[16]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_4_fwd[17]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_4_fwd[18]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_4_fwd[19]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_4_fwd[20]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_4_fwd[21]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_4_fwd[22]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_4_fwd[23]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_4_fwd[24]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_4_fwd[25]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_4_fwd[26]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_4_fwd[27]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_4_fwd[28]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_4_fwd[29]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_4_fwd[30]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_4_fwd[31]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_3_fwd[0]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_3_fwd[1]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_3_fwd[2]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_3_fwd[3]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_3_fwd[4]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_3_fwd[5]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_3_fwd[6]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_3_fwd[7]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_3_fwd[8]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_3_fwd[9]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_3_fwd[10]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_3_fwd[11]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_3_fwd[12]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_3_fwd[13]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_3_fwd[14]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_3_fwd[15]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_3_fwd[16]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_3_fwd[17]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_3_fwd[18]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_3_fwd[19]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_3_fwd[20]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_3_fwd[21]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_3_fwd[22]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_3_fwd[23]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_3_fwd[24]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_3_fwd[25]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_3_fwd[26]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_3_fwd[27]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_3_fwd[28]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_3_fwd[29]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_3_fwd[30]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_3_fwd[31]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_2_fwd[0]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_2_fwd[1]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_2_fwd[2]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_2_fwd[3]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_2_fwd[4]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_2_fwd[5]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_2_fwd[6]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_2_fwd[7]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_2_fwd[8]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_2_fwd[9]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_2_fwd[10]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_2_fwd[11]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_2_fwd[12]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_2_fwd[13]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_2_fwd[14]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_2_fwd[15]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_2_fwd[16]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_2_fwd[17]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_2_fwd[18]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_2_fwd[19]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_2_fwd[20]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_2_fwd[21]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_2_fwd[22]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_2_fwd[23]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_2_fwd[24]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_2_fwd[25]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_2_fwd[26]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_2_fwd[27]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_2_fwd[28]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_2_fwd[29]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_2_fwd[30]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_2_fwd[31]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_1_fwd[0]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_1_fwd[1]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_1_fwd[2]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_1_fwd[3]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_1_fwd[4]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_1_fwd[5]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_1_fwd[6]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_1_fwd[7]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_1_fwd[8]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_1_fwd[9]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_1_fwd[10]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_1_fwd[11]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_1_fwd[12]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_1_fwd[13]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_1_fwd[14]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_1_fwd[15]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_1_fwd[16]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_1_fwd[17]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_1_fwd[18]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_1_fwd[19]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_1_fwd[20]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_1_fwd[21]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_1_fwd[22]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_1_fwd[23]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_1_fwd[24]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_1_fwd[25]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_1_fwd[26]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_1_fwd[27]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_1_fwd[28]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_1_fwd[29]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_1_fwd[30]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Info (10041): Inferred latch for "out_data_1_fwd[31]" at DeepPipeline.sv(489) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 489
Error (10028): Can't resolve multiple constant drivers for net "want_to_flush" at DeepPipeline.sv(742) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 742
Error (10029): Constant driver at DeepPipeline.sv(562) File: C:/Users/Victor/Desktop/Proyecto/DeepPipeline.sv Line: 562
Error (12153): Can't elaborate top-level user hierarchy
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 34 warnings
    Error: Peak virtual memory: 716 megabytes
    Error: Processing ended: Tue Mar 27 00:10:11 2018
    Error: Elapsed time: 00:00:10
    Error: Total CPU time (on all processors): 00:00:24


