{
  "design": {
    "design_info": {
      "boundary_crc": "0xEE479E1EB60DF158",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../robo-digger-project-work.gen/sources_1/bd/soc_digger",
      "name": "soc_digger",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "proc_sys_reset_0": "",
      "clk_wiz": "",
      "microblaze_riscv_0": "",
      "microblaze_riscv_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": ""
      },
      "microblaze_riscv_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {},
        "m07_couplers": {},
        "m08_couplers": {},
        "m09_couplers": {},
        "m10_couplers": {},
        "m11_couplers": {},
        "m12_couplers": {},
        "m13_couplers": {}
      },
      "microblaze_riscv_0_axi_intc": "",
      "microblaze_riscv_0_xlconcat": "",
      "mdm_1": "",
      "axi_usb_uart": "",
      "axi_hc05_uart": "",
      "myip_pwm_x1": "",
      "myip_pwm_y1": "",
      "myip_pwm_x2": "",
      "myip_pwm_y2": "",
      "myip_pwm_left_wheel": "",
      "myip_pwm_blade": "",
      "myip_pwm_right_wheel": "",
      "myip_handle_0": ""
    },
    "interface_ports": {
      "usb_uart_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "usb_uart": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0",
        "port_maps": {
          "RxD": {
            "physical_name": "usb_uart_rxd",
            "direction": "I"
          },
          "TxD": {
            "physical_name": "usb_uart_txd",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "soc_digger_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "rx_0": {
        "direction": "I"
      },
      "tx_0": {
        "direction": "O"
      },
      "motor_control_0": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "pwm_0": {
        "direction": "O"
      },
      "pwm_1": {
        "direction": "O"
      },
      "pwm_2": {
        "direction": "O"
      },
      "pwm_3": {
        "direction": "O"
      },
      "pwm_4": {
        "direction": "O"
      },
      "pwm_5": {
        "direction": "O"
      },
      "pwm_6": {
        "direction": "O"
      }
    },
    "components": {
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "16",
        "xci_name": "soc_digger_proc_sys_reset_0_0",
        "xci_path": "ip/soc_digger_proc_sys_reset_0_0/soc_digger_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "15",
        "xci_name": "soc_digger_clk_wiz_0",
        "xci_path": "ip/soc_digger_clk_wiz_0/soc_digger_clk_wiz_0.xci",
        "inst_hier_path": "clk_wiz",
        "parameters": {
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "100.0"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "microblaze_riscv_0": {
        "vlnv": "xilinx.com:ip:microblaze_riscv:1.0",
        "ip_revision": "3",
        "xci_name": "soc_digger_microblaze_riscv_0_0",
        "xci_path": "ip/soc_digger_microblaze_riscv_0_0/soc_digger_microblaze_riscv_0_0.xci",
        "inst_hier_path": "microblaze_riscv_0",
        "parameters": {
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_I_LMB": {
            "value": "1"
          },
          "G_TEMPLATE_LIST": {
            "value": "1"
          }
        },
        "interface_ports": {
          "DLMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "ILMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Instruction",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_DP": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            },
            "Instruction": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "riscv > soc_digger microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_riscv_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "ip_revision": "14",
            "xci_name": "soc_digger_dlmb_v10_0",
            "xci_path": "ip/soc_digger_dlmb_v10_0/soc_digger_dlmb_v10_0.xci",
            "inst_hier_path": "microblaze_riscv_0_local_memory/dlmb_v10",
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "ip_revision": "14",
            "xci_name": "soc_digger_ilmb_v10_0",
            "xci_path": "ip/soc_digger_ilmb_v10_0/soc_digger_ilmb_v10_0.xci",
            "inst_hier_path": "microblaze_riscv_0_local_memory/ilmb_v10",
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "25",
            "xci_name": "soc_digger_dlmb_bram_if_cntlr_0",
            "xci_path": "ip/soc_digger_dlmb_bram_if_cntlr_0/soc_digger_dlmb_bram_if_cntlr_0.xci",
            "inst_hier_path": "microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > soc_digger microblaze_riscv_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "25",
            "xci_name": "soc_digger_ilmb_bram_if_cntlr_0",
            "xci_path": "ip/soc_digger_ilmb_bram_if_cntlr_0/soc_digger_ilmb_bram_if_cntlr_0.xci",
            "inst_hier_path": "microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "ip_revision": "9",
            "xci_name": "soc_digger_lmb_bram_0",
            "xci_path": "ip/soc_digger_lmb_bram_0/soc_digger_lmb_bram_0.xci",
            "inst_hier_path": "microblaze_riscv_0_local_memory/lmb_bram",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_riscv_0_dlmb": {
            "interface_ports": [
              "dlmb_v10/LMB_M",
              "DLMB"
            ]
          },
          "microblaze_riscv_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_riscv_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_riscv_0_ilmb": {
            "interface_ports": [
              "ilmb_v10/LMB_M",
              "ILMB"
            ]
          },
          "microblaze_riscv_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_riscv_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          }
        },
        "nets": {
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          },
          "microblaze_riscv_0_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          }
        }
      },
      "microblaze_riscv_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/soc_digger_microblaze_riscv_0_axi_periph_0/soc_digger_microblaze_riscv_0_axi_periph_0.xci",
        "inst_hier_path": "microblaze_riscv_0_axi_periph",
        "xci_name": "soc_digger_microblaze_riscv_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "14"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M13_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M10_ARESETN"
              }
            }
          },
          "M10_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M11_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M11_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M11_ARESETN"
              }
            }
          },
          "M11_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M12_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M12_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M12_ARESETN"
              }
            }
          },
          "M12_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M13_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M13_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M13_ARESETN"
              }
            }
          },
          "M13_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "34",
            "xci_name": "soc_digger_microblaze_riscv_0_axi_periph_imp_xbar_0",
            "xci_path": "ip/soc_digger_microblaze_riscv_0_axi_periph_imp_xbar_0/soc_digger_microblaze_riscv_0_axi_periph_imp_xbar_0.xci",
            "inst_hier_path": "microblaze_riscv_0_axi_periph/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "14"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI",
                  "M09_AXI",
                  "M10_AXI",
                  "M11_AXI",
                  "M12_AXI",
                  "M13_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m08_couplers_to_m08_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m09_couplers_to_m09_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m10_couplers_to_m10_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m11_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m11_couplers_to_m11_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m12_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m12_couplers_to_m12_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m13_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m13_couplers_to_m13_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_microblaze_riscv_0_axi_periph": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_microblaze_riscv_0_axi_periph": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_microblaze_riscv_0_axi_periph": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "m03_couplers_to_microblaze_riscv_0_axi_periph": {
            "interface_ports": [
              "m03_couplers/M_AXI",
              "M03_AXI"
            ]
          },
          "m04_couplers_to_microblaze_riscv_0_axi_periph": {
            "interface_ports": [
              "m04_couplers/M_AXI",
              "M04_AXI"
            ]
          },
          "m05_couplers_to_microblaze_riscv_0_axi_periph": {
            "interface_ports": [
              "m05_couplers/M_AXI",
              "M05_AXI"
            ]
          },
          "m06_couplers_to_microblaze_riscv_0_axi_periph": {
            "interface_ports": [
              "m06_couplers/M_AXI",
              "M06_AXI"
            ]
          },
          "m07_couplers_to_microblaze_riscv_0_axi_periph": {
            "interface_ports": [
              "m07_couplers/M_AXI",
              "M07_AXI"
            ]
          },
          "m08_couplers_to_microblaze_riscv_0_axi_periph": {
            "interface_ports": [
              "m08_couplers/M_AXI",
              "M08_AXI"
            ]
          },
          "m09_couplers_to_microblaze_riscv_0_axi_periph": {
            "interface_ports": [
              "m09_couplers/M_AXI",
              "M09_AXI"
            ]
          },
          "m10_couplers_to_microblaze_riscv_0_axi_periph": {
            "interface_ports": [
              "m10_couplers/M_AXI",
              "M10_AXI"
            ]
          },
          "m11_couplers_to_microblaze_riscv_0_axi_periph": {
            "interface_ports": [
              "m11_couplers/M_AXI",
              "M11_AXI"
            ]
          },
          "m12_couplers_to_microblaze_riscv_0_axi_periph": {
            "interface_ports": [
              "m12_couplers/M_AXI",
              "M12_AXI"
            ]
          },
          "m13_couplers_to_microblaze_riscv_0_axi_periph": {
            "interface_ports": [
              "m13_couplers/M_AXI",
              "M13_AXI"
            ]
          },
          "microblaze_riscv_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "xbar_to_m09_couplers": {
            "interface_ports": [
              "xbar/M09_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "xbar_to_m10_couplers": {
            "interface_ports": [
              "xbar/M10_AXI",
              "m10_couplers/S_AXI"
            ]
          },
          "xbar_to_m11_couplers": {
            "interface_ports": [
              "xbar/M11_AXI",
              "m11_couplers/S_AXI"
            ]
          },
          "xbar_to_m12_couplers": {
            "interface_ports": [
              "xbar/M12_AXI",
              "m12_couplers/S_AXI"
            ]
          },
          "xbar_to_m13_couplers": {
            "interface_ports": [
              "xbar/M13_AXI",
              "m13_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "microblaze_riscv_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m06_couplers/M_ACLK",
              "m07_couplers/M_ACLK",
              "m08_couplers/M_ACLK",
              "m09_couplers/M_ACLK",
              "m10_couplers/M_ACLK",
              "m11_couplers/M_ACLK",
              "m12_couplers/M_ACLK",
              "m13_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK",
              "m10_couplers/S_ACLK",
              "m11_couplers/S_ACLK",
              "m12_couplers/S_ACLK",
              "m13_couplers/S_ACLK"
            ]
          },
          "microblaze_riscv_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m06_couplers/M_ARESETN",
              "m07_couplers/M_ARESETN",
              "m08_couplers/M_ARESETN",
              "m09_couplers/M_ARESETN",
              "m10_couplers/M_ARESETN",
              "m11_couplers/M_ARESETN",
              "m12_couplers/M_ARESETN",
              "m13_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN",
              "m10_couplers/S_ARESETN",
              "m11_couplers/S_ARESETN",
              "m12_couplers/S_ARESETN",
              "m13_couplers/S_ARESETN"
            ]
          }
        }
      },
      "microblaze_riscv_0_axi_intc": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "ip_revision": "20",
        "xci_name": "soc_digger_microblaze_riscv_0_axi_intc_0",
        "xci_path": "ip/soc_digger_microblaze_riscv_0_axi_intc_0/soc_digger_microblaze_riscv_0_axi_intc_0.xci",
        "inst_hier_path": "microblaze_riscv_0_axi_intc",
        "parameters": {
          "C_HAS_FAST": {
            "value": "1"
          }
        }
      },
      "microblaze_riscv_0_xlconcat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "6",
        "xci_name": "soc_digger_microblaze_riscv_0_xlconcat_0",
        "xci_path": "ip/soc_digger_microblaze_riscv_0_xlconcat_0/soc_digger_microblaze_riscv_0_xlconcat_0.xci",
        "inst_hier_path": "microblaze_riscv_0_xlconcat"
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm_riscv:1.0",
        "ip_revision": "3",
        "xci_name": "soc_digger_mdm_1_0",
        "xci_path": "ip/soc_digger_mdm_1_0/soc_digger_mdm_1_0.xci",
        "inst_hier_path": "mdm_1"
      },
      "axi_usb_uart": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "ip_revision": "37",
        "xci_name": "soc_digger_axi_uartlite_0_0",
        "xci_path": "ip/soc_digger_axi_uartlite_0_0/soc_digger_axi_uartlite_0_0.xci",
        "inst_hier_path": "axi_usb_uart",
        "parameters": {
          "C_BAUDRATE": {
            "value": "38400"
          },
          "UARTLITE_BOARD_INTERFACE": {
            "value": "usb_uart"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_hc05_uart": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "ip_revision": "37",
        "xci_name": "soc_digger_axi_uartlite_0_1",
        "xci_path": "ip/soc_digger_axi_uartlite_0_1/soc_digger_axi_uartlite_0_1.xci",
        "inst_hier_path": "axi_hc05_uart",
        "parameters": {
          "C_BAUDRATE": {
            "value": "38400"
          },
          "UARTLITE_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "myip_pwm_x1": {
        "vlnv": "user.org:user:myip_pwm:1.0",
        "ip_revision": "3",
        "xci_name": "soc_digger_myip_pwm_0_0",
        "xci_path": "ip/soc_digger_myip_pwm_0_0/soc_digger_myip_pwm_0_0.xci",
        "inst_hier_path": "myip_pwm_x1"
      },
      "myip_pwm_y1": {
        "vlnv": "user.org:user:myip_pwm:1.0",
        "ip_revision": "3",
        "xci_name": "soc_digger_myip_pwm_0_1",
        "xci_path": "ip/soc_digger_myip_pwm_0_1/soc_digger_myip_pwm_0_1.xci",
        "inst_hier_path": "myip_pwm_y1"
      },
      "myip_pwm_x2": {
        "vlnv": "user.org:user:myip_pwm:1.0",
        "ip_revision": "3",
        "xci_name": "soc_digger_myip_pwm_0_2",
        "xci_path": "ip/soc_digger_myip_pwm_0_2/soc_digger_myip_pwm_0_2.xci",
        "inst_hier_path": "myip_pwm_x2"
      },
      "myip_pwm_y2": {
        "vlnv": "user.org:user:myip_pwm:1.0",
        "ip_revision": "3",
        "xci_name": "soc_digger_myip_pwm_0_3",
        "xci_path": "ip/soc_digger_myip_pwm_0_3/soc_digger_myip_pwm_0_3.xci",
        "inst_hier_path": "myip_pwm_y2"
      },
      "myip_pwm_left_wheel": {
        "vlnv": "user.org:user:myip_pwm:1.0",
        "ip_revision": "3",
        "xci_name": "soc_digger_myip_pwm_0_4",
        "xci_path": "ip/soc_digger_myip_pwm_0_4/soc_digger_myip_pwm_0_4.xci",
        "inst_hier_path": "myip_pwm_left_wheel"
      },
      "myip_pwm_blade": {
        "vlnv": "user.org:user:myip_pwm:1.0",
        "ip_revision": "3",
        "xci_name": "soc_digger_myip_pwm_0_6",
        "xci_path": "ip/soc_digger_myip_pwm_0_6/soc_digger_myip_pwm_0_6.xci",
        "inst_hier_path": "myip_pwm_blade"
      },
      "myip_pwm_right_wheel": {
        "vlnv": "user.org:user:myip_pwm:1.0",
        "ip_revision": "3",
        "xci_name": "soc_digger_myip_pwm_0_7",
        "xci_path": "ip/soc_digger_myip_pwm_0_7/soc_digger_myip_pwm_0_7.xci",
        "inst_hier_path": "myip_pwm_right_wheel"
      },
      "myip_handle_0": {
        "vlnv": "user.org:user:myip_handle:1.0",
        "ip_revision": "6",
        "xci_name": "soc_digger_myip_handle_0_0",
        "xci_path": "ip/soc_digger_myip_handle_0_0/soc_digger_myip_handle_0_0.xci",
        "inst_hier_path": "myip_handle_0"
      }
    },
    "interface_nets": {
      "axi_uartlite_0_UART1": {
        "interface_ports": [
          "usb_uart_0",
          "axi_hc05_uart/UART"
        ]
      },
      "axi_usb_uart_UART": {
        "interface_ports": [
          "usb_uart",
          "axi_usb_uart/UART"
        ]
      },
      "microblaze_riscv_0_axi_dp": {
        "interface_ports": [
          "microblaze_riscv_0_axi_periph/S00_AXI",
          "microblaze_riscv_0/M_AXI_DP"
        ]
      },
      "microblaze_riscv_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "microblaze_riscv_0_axi_periph/M01_AXI",
          "axi_usb_uart/S_AXI"
        ]
      },
      "microblaze_riscv_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "microblaze_riscv_0_axi_periph/M02_AXI",
          "axi_hc05_uart/S_AXI"
        ]
      },
      "microblaze_riscv_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "microblaze_riscv_0_axi_periph/M03_AXI",
          "myip_pwm_x1/S00_AXI"
        ]
      },
      "microblaze_riscv_0_axi_periph_M04_AXI": {
        "interface_ports": [
          "microblaze_riscv_0_axi_periph/M04_AXI",
          "myip_pwm_y1/S00_AXI"
        ]
      },
      "microblaze_riscv_0_axi_periph_M05_AXI": {
        "interface_ports": [
          "microblaze_riscv_0_axi_periph/M05_AXI",
          "myip_pwm_x2/S00_AXI"
        ]
      },
      "microblaze_riscv_0_axi_periph_M06_AXI": {
        "interface_ports": [
          "microblaze_riscv_0_axi_periph/M06_AXI",
          "myip_pwm_y2/S00_AXI"
        ]
      },
      "microblaze_riscv_0_axi_periph_M07_AXI": {
        "interface_ports": [
          "microblaze_riscv_0_axi_periph/M07_AXI",
          "myip_pwm_left_wheel/S00_AXI"
        ]
      },
      "microblaze_riscv_0_axi_periph_M09_AXI": {
        "interface_ports": [
          "microblaze_riscv_0_axi_periph/M09_AXI",
          "myip_pwm_blade/S00_AXI"
        ]
      },
      "microblaze_riscv_0_axi_periph_M10_AXI": {
        "interface_ports": [
          "microblaze_riscv_0_axi_periph/M10_AXI",
          "myip_pwm_right_wheel/S00_AXI"
        ]
      },
      "microblaze_riscv_0_axi_periph_M13_AXI": {
        "interface_ports": [
          "microblaze_riscv_0_axi_periph/M13_AXI",
          "myip_handle_0/S00_AXI"
        ]
      },
      "microblaze_riscv_0_debug": {
        "interface_ports": [
          "mdm_1/MBDEBUG_0",
          "microblaze_riscv_0/DEBUG"
        ]
      },
      "microblaze_riscv_0_dlmb_1": {
        "interface_ports": [
          "microblaze_riscv_0/DLMB",
          "microblaze_riscv_0_local_memory/DLMB"
        ]
      },
      "microblaze_riscv_0_ilmb_1": {
        "interface_ports": [
          "microblaze_riscv_0/ILMB",
          "microblaze_riscv_0_local_memory/ILMB"
        ]
      },
      "microblaze_riscv_0_intc_axi": {
        "interface_ports": [
          "microblaze_riscv_0_axi_periph/M00_AXI",
          "microblaze_riscv_0_axi_intc/s_axi"
        ]
      },
      "microblaze_riscv_0_interrupt": {
        "interface_ports": [
          "microblaze_riscv_0_axi_intc/interrupt",
          "microblaze_riscv_0/INTERRUPT"
        ]
      }
    },
    "nets": {
      "axi_hc05_uart_interrupt": {
        "ports": [
          "axi_hc05_uart/interrupt",
          "microblaze_riscv_0_xlconcat/In0"
        ]
      },
      "axi_hc05_uart_tx": {
        "ports": [
          "axi_hc05_uart/tx",
          "tx_0"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "proc_sys_reset_0/mb_debug_sys_rst"
        ]
      },
      "microblaze_riscv_0_Clk": {
        "ports": [
          "clk_wiz/clk_out1",
          "proc_sys_reset_0/slowest_sync_clk",
          "microblaze_riscv_0/Clk",
          "microblaze_riscv_0_axi_periph/ACLK",
          "microblaze_riscv_0_axi_periph/S00_ACLK",
          "microblaze_riscv_0_axi_periph/M00_ACLK",
          "microblaze_riscv_0_axi_intc/s_axi_aclk",
          "microblaze_riscv_0_axi_intc/processor_clk",
          "microblaze_riscv_0_local_memory/LMB_Clk",
          "axi_usb_uart/s_axi_aclk",
          "microblaze_riscv_0_axi_periph/M01_ACLK",
          "axi_hc05_uart/s_axi_aclk",
          "microblaze_riscv_0_axi_periph/M02_ACLK",
          "myip_pwm_x1/s00_axi_aclk",
          "microblaze_riscv_0_axi_periph/M03_ACLK",
          "myip_pwm_y1/s00_axi_aclk",
          "microblaze_riscv_0_axi_periph/M04_ACLK",
          "myip_pwm_x2/s00_axi_aclk",
          "microblaze_riscv_0_axi_periph/M05_ACLK",
          "myip_pwm_y2/s00_axi_aclk",
          "microblaze_riscv_0_axi_periph/M06_ACLK",
          "myip_pwm_left_wheel/s00_axi_aclk",
          "microblaze_riscv_0_axi_periph/M07_ACLK",
          "microblaze_riscv_0_axi_periph/M08_ACLK",
          "myip_pwm_blade/s00_axi_aclk",
          "microblaze_riscv_0_axi_periph/M09_ACLK",
          "myip_pwm_right_wheel/s00_axi_aclk",
          "microblaze_riscv_0_axi_periph/M10_ACLK",
          "microblaze_riscv_0_axi_periph/M11_ACLK",
          "microblaze_riscv_0_axi_periph/M12_ACLK",
          "microblaze_riscv_0_axi_periph/M13_ACLK",
          "myip_handle_0/s00_axi_aclk"
        ]
      },
      "microblaze_riscv_0_intr": {
        "ports": [
          "microblaze_riscv_0_xlconcat/dout",
          "microblaze_riscv_0_axi_intc/intr"
        ]
      },
      "myip_handle_0_motor_control": {
        "ports": [
          "myip_handle_0/motor_control",
          "motor_control_0"
        ]
      },
      "myip_pwm_blade_pwm": {
        "ports": [
          "myip_pwm_blade/pwm",
          "pwm_4"
        ]
      },
      "myip_pwm_left_wheel_pwm": {
        "ports": [
          "myip_pwm_left_wheel/pwm",
          "pwm_5"
        ]
      },
      "myip_pwm_right_wheel_pwm": {
        "ports": [
          "myip_pwm_right_wheel/pwm",
          "pwm_6"
        ]
      },
      "myip_pwm_x1_pwm": {
        "ports": [
          "myip_pwm_x1/pwm",
          "pwm_0"
        ]
      },
      "myip_pwm_x2_pwm": {
        "ports": [
          "myip_pwm_x2/pwm",
          "pwm_2"
        ]
      },
      "myip_pwm_y1_pwm": {
        "ports": [
          "myip_pwm_y1/pwm",
          "pwm_1"
        ]
      },
      "myip_pwm_y2_pwm": {
        "ports": [
          "myip_pwm_y2/pwm",
          "pwm_3"
        ]
      },
      "proc_sys_reset_0_bus_struct_reset": {
        "ports": [
          "proc_sys_reset_0/bus_struct_reset",
          "microblaze_riscv_0_local_memory/SYS_Rst"
        ]
      },
      "proc_sys_reset_0_mb_reset": {
        "ports": [
          "proc_sys_reset_0/mb_reset",
          "microblaze_riscv_0/Reset",
          "microblaze_riscv_0_axi_intc/processor_rst"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "microblaze_riscv_0_axi_periph/ARESETN",
          "microblaze_riscv_0_axi_periph/S00_ARESETN",
          "microblaze_riscv_0_axi_periph/M00_ARESETN",
          "microblaze_riscv_0_axi_intc/s_axi_aresetn",
          "axi_usb_uart/s_axi_aresetn",
          "microblaze_riscv_0_axi_periph/M01_ARESETN",
          "axi_hc05_uart/s_axi_aresetn",
          "microblaze_riscv_0_axi_periph/M02_ARESETN",
          "myip_pwm_x1/s00_axi_aresetn",
          "microblaze_riscv_0_axi_periph/M03_ARESETN",
          "myip_pwm_y1/s00_axi_aresetn",
          "microblaze_riscv_0_axi_periph/M04_ARESETN",
          "myip_pwm_x2/s00_axi_aresetn",
          "microblaze_riscv_0_axi_periph/M05_ARESETN",
          "myip_pwm_y2/s00_axi_aresetn",
          "microblaze_riscv_0_axi_periph/M06_ARESETN",
          "myip_pwm_left_wheel/s00_axi_aresetn",
          "microblaze_riscv_0_axi_periph/M07_ARESETN",
          "microblaze_riscv_0_axi_periph/M08_ARESETN",
          "myip_pwm_blade/s00_axi_aresetn",
          "microblaze_riscv_0_axi_periph/M09_ARESETN",
          "myip_pwm_right_wheel/s00_axi_aresetn",
          "microblaze_riscv_0_axi_periph/M10_ARESETN",
          "microblaze_riscv_0_axi_periph/M11_ARESETN",
          "microblaze_riscv_0_axi_periph/M12_ARESETN",
          "microblaze_riscv_0_axi_periph/M13_ARESETN",
          "myip_handle_0/s00_axi_aresetn"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "proc_sys_reset_0/ext_reset_in",
          "clk_wiz/reset"
        ]
      },
      "rx_0_1": {
        "ports": [
          "rx_0",
          "axi_hc05_uart/rx"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz/clk_in1"
        ]
      }
    },
    "addressing": {
      "/microblaze_riscv_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_usb_uart/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg_1": {
                "address_block": "/axi_hc05_uart/S_AXI/Reg",
                "offset": "0x40610000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "128K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_microblaze_riscv_0_axi_intc_Reg": {
                "address_block": "/microblaze_riscv_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_myip_handle_0_S00_AXI_reg": {
                "address_block": "/myip_handle_0/S00_AXI/S00_AXI_reg",
                "offset": "0x44AA0000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_myip_pwm_0_S00_AXI_reg": {
                "address_block": "/myip_pwm_x1/S00_AXI/S00_AXI_reg",
                "offset": "0x44A00000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_myip_pwm_1_S00_AXI_reg": {
                "address_block": "/myip_pwm_y1/S00_AXI/S00_AXI_reg",
                "offset": "0x44A10000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_myip_pwm_2_S00_AXI_reg": {
                "address_block": "/myip_pwm_x2/S00_AXI/S00_AXI_reg",
                "offset": "0x44A20000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_myip_pwm_3_S00_AXI_reg": {
                "address_block": "/myip_pwm_y2/S00_AXI/S00_AXI_reg",
                "offset": "0x44A30000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_myip_pwm_4_S00_AXI_reg": {
                "address_block": "/myip_pwm_left_wheel/S00_AXI/S00_AXI_reg",
                "offset": "0x44A40000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_myip_pwm_6_S00_AXI_reg": {
                "address_block": "/myip_pwm_blade/S00_AXI/S00_AXI_reg",
                "offset": "0x44A60000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_myip_pwm_7_S00_AXI_reg": {
                "address_block": "/myip_pwm_right_wheel/S00_AXI/S00_AXI_reg",
                "offset": "0x44A70000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "128K",
                "offset_high_param": "C_HIGHADDR"
              }
            }
          }
        }
      }
    },
    "elf_association": {
      "file": {
        "name": "../../imports/build/app_digger.elf",
        "type": "ELF",
        "checksum": "1274408331",
        "IsVisible": "1",
        "ScopedToRef": "soc_digger",
        "ScopedToCell": [
          "microblaze_riscv_0"
        ],
        "UsedIn": [
          "implementation"
        ]
      }
    }
  }
}