$date
	Sun Feb 22 23:50:22 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_riscv_cpu $end
$var wire 4 ! an_o [3:0] $end
$var wire 8 " seg_o [7:0] $end
$var wire 1 # uart_txd_o $end
$var wire 4 $ vga_b_o [3:0] $end
$var wire 4 % vga_g_o [3:0] $end
$var wire 1 & vga_hs_o $end
$var wire 4 ' vga_r_o [3:0] $end
$var wire 1 ( vga_vs_o $end
$var wire 16 ) led_o [15:0] $end
$var reg 4 * btn_i [3:0] $end
$var reg 1 + clk $end
$var reg 1 , ps2_clk_i $end
$var reg 1 - ps2_data_i $end
$var reg 1 . rst_n $end
$var reg 16 / switch_i [15:0] $end
$var reg 1 0 uart_rxd_i $end
$scope module dut $end
$var wire 4 1 an_o [3:0] $end
$var wire 4 2 btn_i [3:0] $end
$var wire 1 + clk $end
$var wire 16 3 led_o [15:0] $end
$var wire 1 , ps2_clk_i $end
$var wire 1 - ps2_data_i $end
$var wire 1 . rst_n $end
$var wire 8 4 seg_o [7:0] $end
$var wire 16 5 switch_i [15:0] $end
$var wire 1 0 uart_rxd_i $end
$var wire 1 # uart_txd_o $end
$var wire 4 6 vga_b_o [3:0] $end
$var wire 4 7 vga_g_o [3:0] $end
$var wire 1 & vga_hs_o $end
$var wire 4 8 vga_r_o [3:0] $end
$var wire 1 ( vga_vs_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 8
b0 7
b0 6
b1010101111001101 5
b0 4
b1010101111001101 3
b0 2
b1111 1
10
b1010101111001101 /
0.
1-
1,
0+
b0 *
b1010101111001101 )
0(
b0 '
0&
b0 %
b0 $
1#
b0 "
b1111 !
$end
#10
1+
#20
0+
#30
1+
#40
0+
#50
1+
#60
0+
#70
1+
#80
0+
#90
1+
#100
0+
1.
#110
1+
#120
0+
#130
1+
#140
0+
#150
1+
#160
0+
#170
1+
#180
0+
#190
1+
#200
0+
#210
1+
#220
0+
#230
1+
#240
0+
#250
1+
#260
0+
#270
1+
#280
0+
#290
1+
#300
0+
#310
1+
#320
0+
#330
1+
#340
0+
#350
1+
#360
0+
#370
1+
#380
0+
#390
1+
#400
0+
