/*
 * config.h
 *
 *  Created on: 5 nov. 2014
 *      Author: yolivave
 */

#ifndef CONFIG_H_
#define CONFIG_H_


//--- General macros --------//
#define MAX_NUM_MONITOR_SLOTS 	8	//
#define MAX_NB_INCREMENTERS		8
#define USE_PERF_MON			1
//#define DDR_DATA_FIFO			1	// Whether the DDR is used to allocate data fifos.
//#if DDR_DATA_FIFO == 1
//	#define DDR_DATA_FIFO_START		0x20000000
//	#define DDR_DATA_FIFO_SIZE		0X7A00
//#endif
#define ENABLE_TRACES			1
#define ENABLE_FIFOS_COPY		0
#define END_FLAG_SIZE			1 // Bytes read to indicate the end of decoding.

#define CTRL_FIFO_STANDARD_SIZE	512
#define NB_PROCESSORS			16
//-----//

#define ENABLE_START_SIGNAL			0
//--- Control FIFOs macros
#define INPUT_FILE_SIZE			250344 // 0x3D1E8 Size of the encoded input file.
#define INPUT_FILE_START_ADDR	0x40040210
#define INPUT_FILE_RD_IX_ADDR	INPUT_FILE_START_ADDR + INPUT_FILE_SIZE
#define INPUT_FILE_WR_IX_ADDR	INPUT_FILE_RD_IX_ADDR + 4

#define CTRL_FIFO_OUT_0_SIZE 		CTRL_FIFO_STANDARD_SIZE //..to store the input data and control messages...
#define CTRL_FIFO_OUT_0_START_ADDR	0x40040000
#define CTRL_FIFO_OUT_0_RD_IX_ADDR	CTRL_FIFO_OUT_0_START_ADDR + CTRL_FIFO_OUT_0_SIZE
#define CTRL_FIFO_OUT_0_WR_IX_ADDR	CTRL_FIFO_OUT_0_RD_IX_ADDR + 4
#define CTRL_FIFO_OUT_0_END_ADDR	CTRL_FIFO_OUT_0_WR_IX_ADDR + 4

//#define CTRL_FIFO_IN_0_SIZE			IMG_LENGTH
//#define CTRL_FIFO_IN_0_START_ADDR	0x40002000
//#define CTRL_FIFO_IN_0_RD_IX_ADDR	CTRL_FIFO_IN_0_START_ADDR + CTRL_FIFO_IN_0_SIZE
//#define CTRL_FIFO_IN_0_WR_IX_ADDR	CTRL_FIFO_IN_0_RD_IX_ADDR + 4
//#define CTRL_FIFO_IN_0_END_ADDR		CTRL_FIFO_IN_0_WR_IX_ADDR + 4

#define CTRL_FIFO_OUT_1_SIZE 		CTRL_FIFO_STANDARD_SIZE
#define CTRL_FIFO_OUT_1_START_ADDR	0x40002000
#define CTRL_FIFO_OUT_1_RD_IX_ADDR	CTRL_FIFO_OUT_1_START_ADDR + CTRL_FIFO_OUT_1_SIZE
#define CTRL_FIFO_OUT_1_WR_IX_ADDR	CTRL_FIFO_OUT_1_RD_IX_ADDR + 4
#define CTRL_FIFO_OUT_1_END_ADDR	CTRL_FIFO_OUT_1_WR_IX_ADDR + 4

//#define CTRL_FIFO_IN_1_SIZE			IMG_LENGTH
//#define CTRL_FIFO_IN_1_START_ADDR	0x40040000
//#define CTRL_FIFO_IN_1_RD_IX_ADDR	CTRL_FIFO_IN_1_START_ADDR + CTRL_FIFO_IN_1_SIZE
//#define CTRL_FIFO_IN_1_WR_IX_ADDR	CTRL_FIFO_IN_1_RD_IX_ADDR + 4
//#define CTRL_FIFO_IN_1_END_ADDR		CTRL_FIFO_IN_1_WR_IX_ADDR + 4
//
#define CTRL_FIFO_OUT_2_SIZE 		CTRL_FIFO_STANDARD_SIZE
#define CTRL_FIFO_OUT_2_START_ADDR	0x40004000
#define CTRL_FIFO_OUT_2_RD_IX_ADDR	CTRL_FIFO_OUT_2_START_ADDR + CTRL_FIFO_OUT_2_SIZE
#define CTRL_FIFO_OUT_2_WR_IX_ADDR	CTRL_FIFO_OUT_2_RD_IX_ADDR + 4
#define CTRL_FIFO_OUT_2_END_ADDR	CTRL_FIFO_OUT_2_WR_IX_ADDR + 4
//
//#define CTRL_FIFO_IN_2_SIZE			IMG_LENGTH
//#define CTRL_FIFO_IN_2_START_ADDR	0x40040000
//#define CTRL_FIFO_IN_2_RD_IX_ADDR	CTRL_FIFO_IN_2_START_ADDR + CTRL_FIFO_IN_2_SIZE
//#define CTRL_FIFO_IN_2_WR_IX_ADDR	CTRL_FIFO_IN_2_RD_IX_ADDR + 4
//#define CTRL_FIFO_IN_2_END_ADDR		CTRL_FIFO_IN_2_WR_IX_ADDR + 4

#define CTRL_FIFO_OUT_3_SIZE 		CTRL_FIFO_STANDARD_SIZE
#define CTRL_FIFO_OUT_3_START_ADDR	0x40006000
#define CTRL_FIFO_OUT_3_RD_IX_ADDR	CTRL_FIFO_OUT_3_START_ADDR + CTRL_FIFO_OUT_3_SIZE
#define CTRL_FIFO_OUT_3_WR_IX_ADDR	CTRL_FIFO_OUT_3_RD_IX_ADDR + 4
#define CTRL_FIFO_OUT_3_END_ADDR	CTRL_FIFO_OUT_3_WR_IX_ADDR + 4

#define CTRL_FIFO_OUT_4_SIZE 		CTRL_FIFO_STANDARD_SIZE
#define CTRL_FIFO_OUT_4_START_ADDR	0x40008000
#define CTRL_FIFO_OUT_4_RD_IX_ADDR	CTRL_FIFO_OUT_4_START_ADDR + CTRL_FIFO_OUT_4_SIZE
#define CTRL_FIFO_OUT_4_WR_IX_ADDR	CTRL_FIFO_OUT_4_RD_IX_ADDR + 4
#define CTRL_FIFO_OUT_4_END_ADDR	CTRL_FIFO_OUT_4_WR_IX_ADDR + 4

#define CTRL_FIFO_OUT_5_SIZE 		CTRL_FIFO_STANDARD_SIZE
#define CTRL_FIFO_OUT_5_START_ADDR	0x4000a000
#define CTRL_FIFO_OUT_5_RD_IX_ADDR	CTRL_FIFO_OUT_5_START_ADDR + CTRL_FIFO_OUT_5_SIZE
#define CTRL_FIFO_OUT_5_WR_IX_ADDR	CTRL_FIFO_OUT_5_RD_IX_ADDR + 4
#define CTRL_FIFO_OUT_5_END_ADDR	CTRL_FIFO_OUT_5_WR_IX_ADDR + 4

#define CTRL_FIFO_OUT_6_SIZE 		CTRL_FIFO_STANDARD_SIZE
#define CTRL_FIFO_OUT_6_START_ADDR	0x4000c000
#define CTRL_FIFO_OUT_6_RD_IX_ADDR	CTRL_FIFO_OUT_6_START_ADDR + CTRL_FIFO_OUT_6_SIZE
#define CTRL_FIFO_OUT_6_WR_IX_ADDR	CTRL_FIFO_OUT_6_RD_IX_ADDR + 4
#define CTRL_FIFO_OUT_6_END_ADDR	CTRL_FIFO_OUT_6_WR_IX_ADDR + 4

#define CTRL_FIFO_OUT_7_SIZE 		CTRL_FIFO_STANDARD_SIZE
#define CTRL_FIFO_OUT_7_START_ADDR	0x4000e000
#define CTRL_FIFO_OUT_7_RD_IX_ADDR	CTRL_FIFO_OUT_7_START_ADDR + CTRL_FIFO_OUT_7_SIZE
#define CTRL_FIFO_OUT_7_WR_IX_ADDR	CTRL_FIFO_OUT_7_RD_IX_ADDR + 4
#define CTRL_FIFO_OUT_7_END_ADDR	CTRL_FIFO_OUT_7_WR_IX_ADDR + 4

#define CTRL_FIFO_OUT_8_SIZE 		CTRL_FIFO_STANDARD_SIZE
#define CTRL_FIFO_OUT_8_START_ADDR	0x40010000
#define CTRL_FIFO_OUT_8_RD_IX_ADDR	CTRL_FIFO_OUT_8_START_ADDR + CTRL_FIFO_OUT_8_SIZE
#define CTRL_FIFO_OUT_8_WR_IX_ADDR	CTRL_FIFO_OUT_8_RD_IX_ADDR + 4
#define CTRL_FIFO_OUT_8_END_ADDR	CTRL_FIFO_OUT_8_WR_IX_ADDR + 4

#define CTRL_FIFO_OUT_9_SIZE 		CTRL_FIFO_STANDARD_SIZE
#define CTRL_FIFO_OUT_9_START_ADDR	0x40012000
#define CTRL_FIFO_OUT_9_RD_IX_ADDR	CTRL_FIFO_OUT_9_START_ADDR + CTRL_FIFO_OUT_9_SIZE
#define CTRL_FIFO_OUT_9_WR_IX_ADDR	CTRL_FIFO_OUT_9_RD_IX_ADDR + 4
#define CTRL_FIFO_OUT_9_END_ADDR	CTRL_FIFO_OUT_9_WR_IX_ADDR + 4

#define CTRL_FIFO_OUT_10_SIZE 		CTRL_FIFO_STANDARD_SIZE
#define CTRL_FIFO_OUT_10_START_ADDR	0x40014000
#define CTRL_FIFO_OUT_10_RD_IX_ADDR	CTRL_FIFO_OUT_10_START_ADDR + CTRL_FIFO_OUT_10_SIZE
#define CTRL_FIFO_OUT_10_WR_IX_ADDR	CTRL_FIFO_OUT_10_RD_IX_ADDR + 4
#define CTRL_FIFO_OUT_10_END_ADDR	CTRL_FIFO_OUT_10_WR_IX_ADDR + 4

#define CTRL_FIFO_OUT_11_SIZE 		CTRL_FIFO_STANDARD_SIZE
#define CTRL_FIFO_OUT_11_START_ADDR	0x40016000
#define CTRL_FIFO_OUT_11_RD_IX_ADDR	CTRL_FIFO_OUT_11_START_ADDR + CTRL_FIFO_OUT_11_SIZE
#define CTRL_FIFO_OUT_11_WR_IX_ADDR	CTRL_FIFO_OUT_11_RD_IX_ADDR + 4
#define CTRL_FIFO_OUT_11_END_ADDR	CTRL_FIFO_OUT_11_WR_IX_ADDR + 4

#define CTRL_FIFO_OUT_12_SIZE 		CTRL_FIFO_STANDARD_SIZE
#define CTRL_FIFO_OUT_12_START_ADDR	0x40018000
#define CTRL_FIFO_OUT_12_RD_IX_ADDR	CTRL_FIFO_OUT_12_START_ADDR + CTRL_FIFO_OUT_12_SIZE
#define CTRL_FIFO_OUT_12_WR_IX_ADDR	CTRL_FIFO_OUT_12_RD_IX_ADDR + 4
#define CTRL_FIFO_OUT_12_END_ADDR	CTRL_FIFO_OUT_12_WR_IX_ADDR + 4

#define CTRL_FIFO_OUT_13_SIZE 		CTRL_FIFO_STANDARD_SIZE
#define CTRL_FIFO_OUT_13_START_ADDR	0x4001a000
#define CTRL_FIFO_OUT_13_RD_IX_ADDR	CTRL_FIFO_OUT_13_START_ADDR + CTRL_FIFO_OUT_13_SIZE
#define CTRL_FIFO_OUT_13_WR_IX_ADDR	CTRL_FIFO_OUT_13_RD_IX_ADDR + 4
#define CTRL_FIFO_OUT_13_END_ADDR	CTRL_FIFO_OUT_13_WR_IX_ADDR + 4

#define CTRL_FIFO_OUT_14_SIZE 		CTRL_FIFO_STANDARD_SIZE
#define CTRL_FIFO_OUT_14_START_ADDR	0x4001c000
#define CTRL_FIFO_OUT_14_RD_IX_ADDR	CTRL_FIFO_OUT_14_START_ADDR + CTRL_FIFO_OUT_14_SIZE
#define CTRL_FIFO_OUT_14_WR_IX_ADDR	CTRL_FIFO_OUT_14_RD_IX_ADDR + 4
#define CTRL_FIFO_OUT_14_END_ADDR	CTRL_FIFO_OUT_14_WR_IX_ADDR + 4

#define CTRL_FIFO_OUT_15_SIZE 		CTRL_FIFO_STANDARD_SIZE
#define CTRL_FIFO_OUT_15_START_ADDR	0x4001e000
#define CTRL_FIFO_OUT_15_RD_IX_ADDR	CTRL_FIFO_OUT_15_START_ADDR + CTRL_FIFO_OUT_15_SIZE
#define CTRL_FIFO_OUT_15_WR_IX_ADDR	CTRL_FIFO_OUT_15_RD_IX_ADDR + 4
#define CTRL_FIFO_OUT_15_END_ADDR	CTRL_FIFO_OUT_15_WR_IX_ADDR + 4

//-------//


#endif /* CONFIG_H_ */
