###############################################################
#  Generated by:      Cadence Innovus 18.12-e082_1
#  OS:                Linux x86_64(Host ID sc1-pd-65.pdlab.barefootnetworks.com)
#  Generated on:      Mon Feb 11 13:23:52 2019
#  Design:            eth400g_mac
#  Command:           defOut -usedVia -routing -withShield -allLayers ./dbs//eth400g_mac.eco104.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN eth400g_mac ;
UNITS DISTANCE MICRONS 2000 ;

PROPERTYDEFINITIONS
    DESIGN ER_routing_mode STRING "trial_opt" ;
    DESIGN flow_implementation_stage STRING "postRoute" ;
    SPECIALNET wire_group_widest_stripe REAL ;
    NET alpha_value REAL ;
    COMPONENTPIN designRuleWidth REAL ;
    NONDEFAULTRULE LEF58_USEVIACUTCLASS STRING ;
    DESIGN FE_CORE_BOX_LL_X REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 846.3360 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 1612.8000 ;
    COMPONENT FE_SOFT_FIXED INTEGER ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 1692672 3225600 ) ;

ROW coreROW_10080 bcore 0 3224640 N DO 14848 BY 1 STEP 114 0
 ;
ROW coreROW_10079 bcore 0 3223680 N DO 14848 BY 1 STEP 114 0
 ;
ROW coreROW_10078 bcore 0 3222720 N DO 14848 BY 1 STEP 114 0
 ;
ROW coreROW_10077 bcore 0 3221760 N DO 14848 BY 1 STEP 114 0
 ;
ROW coreROW_10076 bcore 0 3220800 N DO 14848 BY 1 STEP 114 0
 ;
ROW coreROW_10075 bcore 0 3219840 N DO 14848 BY 1 STEP 114 0
 ;
ROW coreROW_10074 bcore 0 3218880 N DO 14848 BY 1 STEP 114 0
 ;
ROW coreROW_10073 bcore 0 3217920 N DO 14848 BY 1 STEP 114 0
 ;
ROW coreROW_10072 bcore 0 3216960 N DO 14848 BY 1 STEP 114 0
 ;
ROW coreROW_10071 bcore 0 3216000 N DO 14848 BY 1 STEP 114 0
 ;
ROW coreROW_10070 bcore 0 3215040 N DO 14848 BY 1 STEP 114 0
 ;
ROW coreROW_10069 bcore 0 3214080 N DO 14848 BY 1 STEP 114 0
 ;
ROW coreROW_10068 bcore 0 3213120 N DO 14848 BY 1 STEP 114 0
 ;
ROW coreROW_10067 bcore 0 3212160 N DO 14848 BY 1 STEP 114 0
 ;
ROW coreROW_10066 bcore 0 3211200 N DO 14848 BY 1 STEP 114 0
 ;
ROW coreROW_10065 bcore 0 3210240 N DO 14848 BY 1 STEP 114 0
 ;
ROW coreROW_10064 bcore 0 3209280 N DO 14848 BY 1 STEP 114 0
 ;
ROW coreROW_10063 bcore 0 3208320 N DO 14848 BY 1 STEP 114 0
 ;
ROW coreROW_10062 bcore 0 3207360 N DO 14848 BY 1 STEP 114 0
 ;
ROW coreROW_10061 bcore 0 3206400 N DO 14848 BY 1 STEP 114 0
 ;
ROW coreROW_10060 bcore 0 3205440 N DO 14848 BY 1 STEP 114 0
 ;
ROW coreROW_10059 bcore 0 3204480 N DO 14848 BY 1 STEP 114 0
 ;
ROW coreROW_10058 bcore 0 3203520 N DO 14848 BY 1 STEP 114 0
 ;
ROW coreROW_10057 bcore 0 3202560 N DO 14848 BY 1 STEP 114 0
 ;
ROW coreROW_10056 bcore 0 3201600 N DO 14848 BY 1 STEP 114 0
 ;
ROW coreROW_10055 bcore 0 3200640 N DO 14848 BY 1 STEP 114 0
 ;
ROW coreROW_10054 bcore 0 3199680 N DO 14848 BY 1 STEP 114 0
 ;
ROW coreROW_10053 bcore 0 3198720 N DO 14848 BY 1 STEP 114 0
 ;
ROW coreROW_10052 bcore 0 3197760 N DO 14848 BY 1 STEP 114 0
 ;
ROW coreROW_10051 bcore 0 3196800 N DO 14848 BY 1 STEP 114 0
 ;
ROW coreROW_10050 bcore 0 3195840 N DO 14848 BY 1 STEP 114 0
 ;
ROW coreROW_10049 bcore 0 3194880 N DO 14848 BY 1 STEP 114 0
 ;
ROW coreROW_10048 bcore 0 3193920 N DO 14848 BY 1 STEP 114 0
 ;
ROW coreROW_10047 bcore 0 3192960 N DO 14848 BY 1 STEP 114 0
 ;
ROW coreROW_10046 bcore 0 3192000 N DO 14848 BY 1 STEP 114 0
 ;
NETS 1;
- mac_rx_inst/rx_inst/deframer_inst/sll_675/ML_int_4\]\[0_
  ( mac_rx_inst/rx_inst/deframer_inst/sll_675/U1772 Z )
  ( mac_rx_inst/rx_inst/deframer_inst/sll_675/U1764 A1 )
  ( mac_rx_inst/rx_inst/deframer_inst/sll_675/M1_4_16 I1 )
  + ROUTED M1 ( 882739 1723314 ) MASK 1 RECT ( -74 -74 0 0 )
;
END NETS

END DESIGN
