```
module sub_64bit (
    input  wire signed [63:0] A,
    input  wire signed [63:0] B,
    output wire signed [63:0] result,
    output wire overflow
);

    assign result = A - B;

    // Overflow detection
    assign overflow = (A[63] != B[63]) && (result[63] == A[63]);

endmodule
```