* Name of circuit:  circuits/s208.bench
* Primary inputs :
  X Clear C_8 C_7 C_6 C_5 C_4 C_3 C_2 C_1 C_0 Y_4 Y_3 
  Y_2 Y_1 Y_8 Y_7 Y_6 Y_5 
  
* Primary outputs:
  II6 II3 II4 II158 II155 II156 Z II5 II157 W 

* Test patterns and fault free responses:

   1: 1000011000010000000 1100001000
   2: 1100010100001000100 0000001000
   3: 1110011101000000011 0000001000
   4: 1011001001000001000 1000001000
   5: 1001000001011111010 0001101010
   6: 1110001001000001010 0000000000
   7: 0010011001110111001 0000000000
   8: 1010000001111110011 0000011000
   9: 0001010001111111111 0000000001
  10: 1101100111000001010 0000001000
  11: 1111110011000001100 0000001000
  12: 1000111010001100000 1010001100
  13: 1011001110001111100 0100000000
  14: 1011011101001011011 0010001100
  15: 1001100100011110101 0000010010
  16: 1001010001111110000 0001001000
  17: 1000010110000001000 1000000000
  18: 1110110000010001111 0000000001
  19: 1111111000001001010 0000000000
  20: 0010010110011110110 0001010010
  21: 1011001101010100000 1100000100
  22: 1011111101111110111 0000101000
  23: 1010000011100111111 0010001001
  24: 1101100110111111100 0000001000
  25: 0001110111011100100 0000000000
  26: 1001100110000000111 1000000000
  27: 1111111011000000000 0000000000
  28: 0111001010010010101 0000000000
  29: 1110101000000001100 0000000000
