{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710189034671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710189034672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 00:00:34 2024 " "Processing started: Tue Mar 12 00:00:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710189034672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710189034672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practical3 -c Practical3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practical3 -c Practical3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710189034672 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1710189034811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practical3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practical3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Practical3 " "Found entity 1: Practical3" {  } { { "Practical3.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/Practical3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189034846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710189034846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_decode0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode0-SYN " "Found design unit 1: lpm_decode0-SYN" {  } { { "lpm_decode0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_decode0.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035022 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "lpm_decode0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_decode0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710189035022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file and8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AND8bit " "Found entity 1: AND8bit" {  } { { "AND8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/AND8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710189035022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file or8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OR8bit " "Found entity 1: OR8bit" {  } { { "OR8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/OR8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710189035023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file xor8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 XOR8bit " "Found entity 1: XOR8bit" {  } { { "XOR8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/XOR8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710189035024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/FA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710189035025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_mux0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035026 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710189035026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scadder-8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file scadder-8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SCAdder-8bit " "Found entity 1: SCAdder-8bit" {  } { { "SCAdder-8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/SCAdder-8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710189035027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sub_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SUB_8bit " "Found entity 1: SUB_8bit" {  } { { "SUB_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/SUB_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710189035028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare0-SYN " "Found design unit 1: lpm_compare0-SYN" {  } { { "lpm_compare0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_compare0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035029 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Found entity 1: lpm_compare0" {  } { { "lpm_compare0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_compare0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710189035029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux1-SYN " "Found design unit 1: lpm_mux1-SYN" {  } { { "lpm_mux1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_mux1.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035030 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Found entity 1: lpm_mux1" {  } { { "lpm_mux1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_mux1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710189035030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register8bit " "Found entity 1: Register8bit" {  } { { "Register8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/Register8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710189035030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register16bit " "Found entity 1: Register16bit" {  } { { "Register16bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/Register16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710189035031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_counter0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035032 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710189035032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_clshift0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_clshift0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift0-SYN " "Found design unit 1: lpm_clshift0-SYN" {  } { { "lpm_clshift0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_clshift0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035033 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift0 " "Found entity 1: lpm_clshift0" {  } { { "lpm_clshift0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_clshift0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710189035033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register17bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register17bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register17bit " "Found entity 1: Register17bit" {  } { { "Register17bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/Register17bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710189035034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare1-SYN " "Found design unit 1: lpm_compare1-SYN" {  } { { "lpm_compare1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_compare1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035035 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare1 " "Found entity 1: lpm_compare1" {  } { { "lpm_compare1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_compare1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710189035035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux2-SYN " "Found design unit 1: lpm_mux2-SYN" {  } { { "lpm_mux2.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_mux2.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035037 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Found entity 1: lpm_mux2" {  } { { "lpm_mux2.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_mux2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710189035037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux3-SYN " "Found design unit 1: lpm_mux3-SYN" {  } { { "lpm_mux3.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_mux3.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035038 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux3 " "Found entity 1: lpm_mux3" {  } { { "lpm_mux3.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_mux3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710189035038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux4-SYN " "Found design unit 1: lpm_mux4-SYN" {  } { { "lpm_mux4.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_mux4.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035040 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux4 " "Found entity 1: lpm_mux4" {  } { { "lpm_mux4.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_mux4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710189035040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux5-SYN " "Found design unit 1: lpm_mux5-SYN" {  } { { "lpm_mux5.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_mux5.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035041 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux5 " "Found entity 1: lpm_mux5" {  } { { "lpm_mux5.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_mux5.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710189035041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_add_sub0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035041 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710189035041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_complex_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file booth_complex_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Booth_Complex_Adder " "Found entity 1: Booth_Complex_Adder" {  } { { "Booth_Complex_Adder.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/Booth_Complex_Adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710189035042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_multiplier.bdf 1 1 " "Found 1 design units, including 1 entities, in source file booth_multiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Booth_Multiplier " "Found entity 1: Booth_Multiplier" {  } { { "Booth_Multiplier.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/Booth_Multiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710189035043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_clshift1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_clshift1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_clshift1-SYN " "Found design unit 1: lpm_clshift1-SYN" {  } { { "lpm_clshift1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_clshift1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035044 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift1 " "Found entity 1: lpm_clshift1" {  } { { "lpm_clshift1.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_clshift1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710189035044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux6-SYN " "Found design unit 1: lpm_mux6-SYN" {  } { { "lpm_mux6.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_mux6.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035045 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux6 " "Found entity 1: lpm_mux6" {  } { { "lpm_mux6.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_mux6.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710189035045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux7-SYN " "Found design unit 1: lpm_mux7-SYN" {  } { { "lpm_mux7.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_mux7.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035045 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux7 " "Found entity 1: lpm_mux7" {  } { { "lpm_mux7.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_mux7.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710189035045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux8-SYN " "Found design unit 1: lpm_mux8-SYN" {  } { { "lpm_mux8.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_mux8.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035046 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux8 " "Found entity 1: lpm_mux8" {  } { { "lpm_mux8.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_mux8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710189035046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux9-SYN " "Found design unit 1: lpm_mux9-SYN" {  } { { "lpm_mux9.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_mux9.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035047 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux9 " "Found entity 1: lpm_mux9" {  } { { "lpm_mux9.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_mux9.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710189035047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcadder_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rcadder_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RCadder_4bit " "Found entity 1: RCadder_4bit" {  } { { "RCadder_4bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/RCadder_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710189035048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux10-SYN " "Found design unit 1: lpm_mux10-SYN" {  } { { "lpm_mux10.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_mux10.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035049 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux10 " "Found entity 1: lpm_mux10" {  } { { "lpm_mux10.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_mux10.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710189035049 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SUB_8bit " "Elaborating entity \"SUB_8bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1710189035113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCAdder-8bit SCAdder-8bit:inst " "Elaborating entity \"SCAdder-8bit\" for hierarchy \"SCAdder-8bit:inst\"" {  } { { "SUB_8bit.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/SUB_8bit.bdf" { { 160 656 824 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710189035114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCadder_4bit SCAdder-8bit:inst\|RCadder_4bit:inst " "Elaborating entity \"RCadder_4bit\" for hierarchy \"SCAdder-8bit:inst\|RCadder_4bit:inst\"" {  } { { "SCAdder-8bit.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/SCAdder-8bit.bdf" { { -24 632 816 72 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710189035115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA SCAdder-8bit:inst\|RCadder_4bit:inst\|FA:inst3 " "Elaborating entity \"FA\" for hierarchy \"SCAdder-8bit:inst\|RCadder_4bit:inst\|FA:inst3\"" {  } { { "RCadder_4bit.bdf" "inst3" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/RCadder_4bit.bdf" { { 488 576 672 584 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710189035115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR3 SCAdder-8bit:inst\|RCadder_4bit:inst\|FA:inst3\|XOR3:inst " "Elaborating entity \"XOR3\" for hierarchy \"SCAdder-8bit:inst\|RCadder_4bit:inst\|FA:inst3\|XOR3:inst\"" {  } { { "FA.bdf" "inst" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/FA.bdf" { { 208 960 1064 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710189035120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SCAdder-8bit:inst\|RCadder_4bit:inst\|FA:inst3\|XOR3:inst " "Elaborated megafunction instantiation \"SCAdder-8bit:inst\|RCadder_4bit:inst\|FA:inst3\|XOR3:inst\"" {  } { { "FA.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/FA.bdf" { { 208 960 1064 288 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710189035121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux10 SCAdder-8bit:inst\|lpm_mux10:inst5 " "Elaborating entity \"lpm_mux10\" for hierarchy \"SCAdder-8bit:inst\|lpm_mux10:inst5\"" {  } { { "SCAdder-8bit.bdf" "inst5" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/SCAdder-8bit.bdf" { { 40 960 1104 120 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710189035123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX SCAdder-8bit:inst\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"SCAdder-8bit:inst\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux10.vhd" "LPM_MUX_component" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_mux10.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710189035132 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SCAdder-8bit:inst\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"SCAdder-8bit:inst\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component\"" {  } { { "lpm_mux10.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_mux10.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710189035133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCAdder-8bit:inst\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"SCAdder-8bit:inst\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710189035133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710189035133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710189035133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710189035133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710189035133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710189035133 ""}  } { { "lpm_mux10.vhd" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/lpm_mux10.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1710189035133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_sld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_sld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sld " "Found entity 1: mux_sld" {  } { { "db/mux_sld.tdf" "" { Text "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/db/mux_sld.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710189035163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710189035163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_sld SCAdder-8bit:inst\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component\|mux_sld:auto_generated " "Elaborating entity \"mux_sld\" for hierarchy \"SCAdder-8bit:inst\|lpm_mux10:inst5\|LPM_MUX:LPM_MUX_component\|mux_sld:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710189035163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR8bit XOR8bit:inst2 " "Elaborating entity \"XOR8bit\" for hierarchy \"XOR8bit:inst2\"" {  } { { "SUB_8bit.bdf" "inst2" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/SUB_8bit.bdf" { { 160 328 512 256 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710189035170 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1710189035348 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1710189035348 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1710189035348 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1710189035348 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710189035386 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 00:00:35 2024 " "Processing ended: Tue Mar 12 00:00:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710189035386 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710189035386 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710189035386 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710189035386 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710189036386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710189036386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 00:00:36 2024 " "Processing started: Tue Mar 12 00:00:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710189036386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1710189036386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Practical3 -c Practical3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Practical3 -c Practical3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1710189036387 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1710189036416 ""}
{ "Info" "0" "" "Project  = Practical3" {  } {  } 0 0 "Project  = Practical3" 0 0 "Fitter" 0 0 1710189036417 ""}
{ "Info" "0" "" "Revision = Practical3" {  } {  } 0 0 "Revision = Practical3" 0 0 "Fitter" 0 0 1710189036417 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1710189036450 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Practical3 EPM240T100C3 " "Automatically selected device EPM240T100C3 for design Practical3" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1710189036489 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1710189036523 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1710189036528 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C3 " "Device EPM570T100C3 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1710189036567 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1710189036567 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 24 " "No exact pin location assignment(s) for 24 pins of 24 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[7\] " "Pin S\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { S[7] } } } { "SUB_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/SUB_8bit.bdf" { { 88 872 1048 104 "S\[7..0\]" "" } { 176 824 928 192 "S\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/" { { 0 { 0 ""} 0 204 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710189036571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[6\] " "Pin S\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { S[6] } } } { "SUB_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/SUB_8bit.bdf" { { 88 872 1048 104 "S\[7..0\]" "" } { 176 824 928 192 "S\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/" { { 0 { 0 ""} 0 205 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710189036571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[5\] " "Pin S\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { S[5] } } } { "SUB_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/SUB_8bit.bdf" { { 88 872 1048 104 "S\[7..0\]" "" } { 176 824 928 192 "S\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/" { { 0 { 0 ""} 0 206 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710189036571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[4\] " "Pin S\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { S[4] } } } { "SUB_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/SUB_8bit.bdf" { { 88 872 1048 104 "S\[7..0\]" "" } { 176 824 928 192 "S\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/" { { 0 { 0 ""} 0 207 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710189036571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[3\] " "Pin S\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { S[3] } } } { "SUB_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/SUB_8bit.bdf" { { 88 872 1048 104 "S\[7..0\]" "" } { 176 824 928 192 "S\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/" { { 0 { 0 ""} 0 208 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710189036571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[2\] " "Pin S\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { S[2] } } } { "SUB_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/SUB_8bit.bdf" { { 88 872 1048 104 "S\[7..0\]" "" } { 176 824 928 192 "S\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/" { { 0 { 0 ""} 0 209 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710189036571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[1\] " "Pin S\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { S[1] } } } { "SUB_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/SUB_8bit.bdf" { { 88 872 1048 104 "S\[7..0\]" "" } { 176 824 928 192 "S\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/" { { 0 { 0 ""} 0 210 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710189036571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[0\] " "Pin S\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { S[0] } } } { "SUB_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/SUB_8bit.bdf" { { 88 872 1048 104 "S\[7..0\]" "" } { 176 824 928 192 "S\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/" { { 0 { 0 ""} 0 211 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710189036571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_B\[6\] " "Pin DATA_B\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DATA_B[6] } } } { "SUB_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/SUB_8bit.bdf" { { 192 80 248 208 "DATA_B\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/" { { 0 { 0 ""} 0 221 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710189036571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_A\[6\] " "Pin DATA_A\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DATA_A[6] } } } { "SUB_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/SUB_8bit.bdf" { { 104 320 488 120 "DATA_A\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/" { { 0 { 0 ""} 0 213 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710189036571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_A\[5\] " "Pin DATA_A\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DATA_A[5] } } } { "SUB_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/SUB_8bit.bdf" { { 104 320 488 120 "DATA_A\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/" { { 0 { 0 ""} 0 214 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710189036571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_A\[4\] " "Pin DATA_A\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DATA_A[4] } } } { "SUB_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/SUB_8bit.bdf" { { 104 320 488 120 "DATA_A\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/" { { 0 { 0 ""} 0 215 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710189036571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_B\[4\] " "Pin DATA_B\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DATA_B[4] } } } { "SUB_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/SUB_8bit.bdf" { { 192 80 248 208 "DATA_B\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/" { { 0 { 0 ""} 0 223 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710189036571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_B\[5\] " "Pin DATA_B\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DATA_B[5] } } } { "SUB_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/SUB_8bit.bdf" { { 192 80 248 208 "DATA_B\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/" { { 0 { 0 ""} 0 222 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710189036571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_A\[3\] " "Pin DATA_A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DATA_A[3] } } } { "SUB_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/SUB_8bit.bdf" { { 104 320 488 120 "DATA_A\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/" { { 0 { 0 ""} 0 216 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710189036571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_A\[2\] " "Pin DATA_A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DATA_A[2] } } } { "SUB_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/SUB_8bit.bdf" { { 104 320 488 120 "DATA_A\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/" { { 0 { 0 ""} 0 217 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710189036571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_A\[1\] " "Pin DATA_A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DATA_A[1] } } } { "SUB_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/SUB_8bit.bdf" { { 104 320 488 120 "DATA_A\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/" { { 0 { 0 ""} 0 218 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710189036571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_A\[0\] " "Pin DATA_A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DATA_A[0] } } } { "SUB_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/SUB_8bit.bdf" { { 104 320 488 120 "DATA_A\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/" { { 0 { 0 ""} 0 219 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710189036571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_B\[0\] " "Pin DATA_B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DATA_B[0] } } } { "SUB_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/SUB_8bit.bdf" { { 192 80 248 208 "DATA_B\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/" { { 0 { 0 ""} 0 227 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710189036571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_B\[1\] " "Pin DATA_B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DATA_B[1] } } } { "SUB_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/SUB_8bit.bdf" { { 192 80 248 208 "DATA_B\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/" { { 0 { 0 ""} 0 226 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710189036571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_B\[2\] " "Pin DATA_B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DATA_B[2] } } } { "SUB_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/SUB_8bit.bdf" { { 192 80 248 208 "DATA_B\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/" { { 0 { 0 ""} 0 225 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710189036571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_B\[3\] " "Pin DATA_B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DATA_B[3] } } } { "SUB_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/SUB_8bit.bdf" { { 192 80 248 208 "DATA_B\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/" { { 0 { 0 ""} 0 224 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710189036571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_A\[7\] " "Pin DATA_A\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DATA_A[7] } } } { "SUB_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/SUB_8bit.bdf" { { 104 320 488 120 "DATA_A\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/" { { 0 { 0 ""} 0 212 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710189036571 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_B\[7\] " "Pin DATA_B\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DATA_B[7] } } } { "SUB_8bit.bdf" "" { Schematic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/SUB_8bit.bdf" { { 192 80 248 208 "DATA_B\[7..0\]" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/" { { 0 { 0 ""} 0 220 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1710189036571 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1710189036571 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Practical3.sdc " "Synopsys Design Constraints File file not found: 'Practical3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1710189036593 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1710189036593 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1710189036594 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1710189036594 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1710189036595 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1710189036595 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1710189036596 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1710189036596 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1710189036596 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1710189036597 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1710189036597 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1710189036598 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1710189036598 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1710189036604 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1710189036612 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1710189036613 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1710189036613 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1710189036614 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 3.3V 16 8 0 " "Number of I/O pins in group: 24 (unused VREF, 3.3V VCCIO, 16 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1710189036614 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1710189036614 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1710189036614 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 38 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710189036615 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1710189036615 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1710189036615 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1710189036615 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710189036620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1710189036653 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710189036675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1710189036681 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1710189036771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710189036771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1710189036780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1710189036827 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1710189036827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710189036841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1710189036842 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1710189036842 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1710189036842 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1710189036846 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710189036849 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1710189036854 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/output_files/Practical3.fit.smsg " "Generated suppressed messages file D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/output_files/Practical3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1710189036878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5875 " "Peak virtual memory: 5875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710189036893 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 00:00:36 2024 " "Processing ended: Tue Mar 12 00:00:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710189036893 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710189036893 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710189036893 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1710189036893 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1710189037804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710189037805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 00:00:37 2024 " "Processing started: Tue Mar 12 00:00:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710189037805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1710189037805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Practical3 -c Practical3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Practical3 -c Practical3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1710189037805 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1710189037921 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1710189037925 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710189038007 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 00:00:38 2024 " "Processing ended: Tue Mar 12 00:00:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710189038007 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710189038007 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710189038007 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1710189038007 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1710189038578 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1710189039004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710189039005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 00:00:38 2024 " "Processing started: Tue Mar 12 00:00:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710189039005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710189039005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Practical3 -c Practical3 " "Command: quartus_sta Practical3 -c Practical3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710189039006 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1710189039038 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1710189039108 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1710189039153 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1710189039183 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Practical3.sdc " "Synopsys Design Constraints File file not found: 'Practical3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1710189039197 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1710189039198 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1710189039198 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1710189039198 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1710189039200 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1710189039202 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710189039205 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710189039208 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710189039209 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710189039211 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710189039212 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1710189039212 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1710189039219 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1710189039232 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1710189039232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4590 " "Peak virtual memory: 4590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710189039261 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 00:00:39 2024 " "Processing ended: Tue Mar 12 00:00:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710189039261 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710189039261 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710189039261 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710189039261 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710189040189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710189040189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 00:00:40 2024 " "Processing started: Tue Mar 12 00:00:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710189040189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710189040189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Practical3 -c Practical3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Practical3 -c Practical3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710189040189 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Practical3.vo D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/simulation/qsim// simulation " "Generated file Practical3.vo in folder \"D:/Sharif/Term4/ComputerArchitecture/Tamrin3/Practical/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1710189040329 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4541 " "Peak virtual memory: 4541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710189040345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 00:00:40 2024 " "Processing ended: Tue Mar 12 00:00:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710189040345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710189040345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710189040345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710189040345 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 8 s " "Quartus II Full Compilation was successful. 0 errors, 8 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710189040925 ""}
