// Seed: 2247870423
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge 1) begin
    if (1) begin
      #1
      if (id_3) begin
        assert (1'h0);
      end
      $display(id_8);
      id_16 = id_10;
    end else id_2 = 1;
  end
  id_18 :
  assert property (@(posedge id_7) id_18)
  else $display(1);
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    output supply1 id_2,
    output tri0 id_3,
    input tri1 id_4,
    output tri0 id_5,
    input tri id_6,
    input tri id_7,
    input tri0 id_8,
    input tri0 id_9
);
  wire id_11;
  module_0(
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  wire id_12;
endmodule
