
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pic_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004018e8 <.init>:
  4018e8:	stp	x29, x30, [sp, #-16]!
  4018ec:	mov	x29, sp
  4018f0:	bl	4023f8 <sqrt@plt+0x668>
  4018f4:	ldp	x29, x30, [sp], #16
  4018f8:	ret

Disassembly of section .plt:

0000000000401900 <_Znam@plt-0x20>:
  401900:	stp	x16, x30, [sp, #-16]!
  401904:	adrp	x16, 43e000 <_ZdlPvm@@Base+0x1b948>
  401908:	ldr	x17, [x16, #4088]
  40190c:	add	x16, x16, #0xff8
  401910:	br	x17
  401914:	nop
  401918:	nop
  40191c:	nop

0000000000401920 <_Znam@plt>:
  401920:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401924:	ldr	x17, [x16]
  401928:	add	x16, x16, #0x0
  40192c:	br	x17

0000000000401930 <fputs@plt>:
  401930:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401934:	ldr	x17, [x16, #8]
  401938:	add	x16, x16, #0x8
  40193c:	br	x17

0000000000401940 <memcpy@plt>:
  401940:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401944:	ldr	x17, [x16, #16]
  401948:	add	x16, x16, #0x10
  40194c:	br	x17

0000000000401950 <hypot@plt>:
  401950:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401954:	ldr	x17, [x16, #24]
  401958:	add	x16, x16, #0x18
  40195c:	br	x17

0000000000401960 <cos@plt>:
  401960:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401964:	ldr	x17, [x16, #32]
  401968:	add	x16, x16, #0x20
  40196c:	br	x17

0000000000401970 <ungetc@plt>:
  401970:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401974:	ldr	x17, [x16, #40]
  401978:	add	x16, x16, #0x28
  40197c:	br	x17

0000000000401980 <_ZSt9terminatev@plt>:
  401980:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401984:	ldr	x17, [x16, #48]
  401988:	add	x16, x16, #0x30
  40198c:	br	x17

0000000000401990 <isalnum@plt>:
  401990:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401994:	ldr	x17, [x16, #56]
  401998:	add	x16, x16, #0x38
  40199c:	br	x17

00000000004019a0 <strlen@plt>:
  4019a0:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  4019a4:	ldr	x17, [x16, #64]
  4019a8:	add	x16, x16, #0x40
  4019ac:	br	x17

00000000004019b0 <fprintf@plt>:
  4019b0:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  4019b4:	ldr	x17, [x16, #72]
  4019b8:	add	x16, x16, #0x48
  4019bc:	br	x17

00000000004019c0 <__cxa_begin_catch@plt>:
  4019c0:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  4019c4:	ldr	x17, [x16, #80]
  4019c8:	add	x16, x16, #0x50
  4019cc:	br	x17

00000000004019d0 <putc@plt>:
  4019d0:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  4019d4:	ldr	x17, [x16, #88]
  4019d8:	add	x16, x16, #0x58
  4019dc:	br	x17

00000000004019e0 <islower@plt>:
  4019e0:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  4019e4:	ldr	x17, [x16, #96]
  4019e8:	add	x16, x16, #0x60
  4019ec:	br	x17

00000000004019f0 <fclose@plt>:
  4019f0:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  4019f4:	ldr	x17, [x16, #104]
  4019f8:	add	x16, x16, #0x68
  4019fc:	br	x17

0000000000401a00 <isspace@plt>:
  401a00:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401a04:	ldr	x17, [x16, #112]
  401a08:	add	x16, x16, #0x70
  401a0c:	br	x17

0000000000401a10 <memcmp@plt>:
  401a10:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401a14:	ldr	x17, [x16, #120]
  401a18:	add	x16, x16, #0x78
  401a1c:	br	x17

0000000000401a20 <strtol@plt>:
  401a20:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401a24:	ldr	x17, [x16, #128]
  401a28:	add	x16, x16, #0x80
  401a2c:	br	x17

0000000000401a30 <free@plt>:
  401a30:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401a34:	ldr	x17, [x16, #136]
  401a38:	add	x16, x16, #0x88
  401a3c:	br	x17

0000000000401a40 <rand@plt>:
  401a40:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401a44:	ldr	x17, [x16, #144]
  401a48:	add	x16, x16, #0x90
  401a4c:	br	x17

0000000000401a50 <acos@plt>:
  401a50:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401a54:	ldr	x17, [x16, #152]
  401a58:	add	x16, x16, #0x98
  401a5c:	br	x17

0000000000401a60 <strchr@plt>:
  401a60:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401a64:	ldr	x17, [x16, #160]
  401a68:	add	x16, x16, #0xa0
  401a6c:	br	x17

0000000000401a70 <fmod@plt>:
  401a70:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401a74:	ldr	x17, [x16, #168]
  401a78:	add	x16, x16, #0xa8
  401a7c:	br	x17

0000000000401a80 <srand@plt>:
  401a80:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401a84:	ldr	x17, [x16, #176]
  401a88:	add	x16, x16, #0xb0
  401a8c:	br	x17

0000000000401a90 <__cxa_guard_abort@plt>:
  401a90:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401a94:	ldr	x17, [x16, #184]
  401a98:	add	x16, x16, #0xb8
  401a9c:	br	x17

0000000000401aa0 <_exit@plt>:
  401aa0:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401aa4:	ldr	x17, [x16, #192]
  401aa8:	add	x16, x16, #0xc0
  401aac:	br	x17

0000000000401ab0 <__cxa_guard_release@plt>:
  401ab0:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401ab4:	ldr	x17, [x16, #200]
  401ab8:	add	x16, x16, #0xc8
  401abc:	br	x17

0000000000401ac0 <strerror@plt>:
  401ac0:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401ac4:	ldr	x17, [x16, #208]
  401ac8:	add	x16, x16, #0xd0
  401acc:	br	x17

0000000000401ad0 <strcpy@plt>:
  401ad0:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401ad4:	ldr	x17, [x16, #216]
  401ad8:	add	x16, x16, #0xd8
  401adc:	br	x17

0000000000401ae0 <sprintf@plt>:
  401ae0:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401ae4:	ldr	x17, [x16, #224]
  401ae8:	add	x16, x16, #0xe0
  401aec:	br	x17

0000000000401af0 <isxdigit@plt>:
  401af0:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401af4:	ldr	x17, [x16, #232]
  401af8:	add	x16, x16, #0xe8
  401afc:	br	x17

0000000000401b00 <log10@plt>:
  401b00:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401b04:	ldr	x17, [x16, #240]
  401b08:	add	x16, x16, #0xf0
  401b0c:	br	x17

0000000000401b10 <putchar@plt>:
  401b10:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401b14:	ldr	x17, [x16, #248]
  401b18:	add	x16, x16, #0xf8
  401b1c:	br	x17

0000000000401b20 <atan2@plt>:
  401b20:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401b24:	ldr	x17, [x16, #256]
  401b28:	add	x16, x16, #0x100
  401b2c:	br	x17

0000000000401b30 <__libc_start_main@plt>:
  401b30:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401b34:	ldr	x17, [x16, #264]
  401b38:	add	x16, x16, #0x108
  401b3c:	br	x17

0000000000401b40 <memchr@plt>:
  401b40:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401b44:	ldr	x17, [x16, #272]
  401b48:	add	x16, x16, #0x110
  401b4c:	br	x17

0000000000401b50 <isgraph@plt>:
  401b50:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401b54:	ldr	x17, [x16, #280]
  401b58:	add	x16, x16, #0x118
  401b5c:	br	x17

0000000000401b60 <setlocale@plt>:
  401b60:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401b64:	ldr	x17, [x16, #288]
  401b68:	add	x16, x16, #0x120
  401b6c:	br	x17

0000000000401b70 <getc@plt>:
  401b70:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401b74:	ldr	x17, [x16, #296]
  401b78:	add	x16, x16, #0x128
  401b7c:	br	x17

0000000000401b80 <strncmp@plt>:
  401b80:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401b84:	ldr	x17, [x16, #304]
  401b88:	add	x16, x16, #0x130
  401b8c:	br	x17

0000000000401b90 <isprint@plt>:
  401b90:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401b94:	ldr	x17, [x16, #312]
  401b98:	add	x16, x16, #0x138
  401b9c:	br	x17

0000000000401ba0 <isupper@plt>:
  401ba0:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401ba4:	ldr	x17, [x16, #320]
  401ba8:	add	x16, x16, #0x140
  401bac:	br	x17

0000000000401bb0 <fputc@plt>:
  401bb0:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401bb4:	ldr	x17, [x16, #328]
  401bb8:	add	x16, x16, #0x148
  401bbc:	br	x17

0000000000401bc0 <__isoc99_sscanf@plt>:
  401bc0:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401bc4:	ldr	x17, [x16, #336]
  401bc8:	add	x16, x16, #0x150
  401bcc:	br	x17

0000000000401bd0 <__cxa_atexit@plt>:
  401bd0:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401bd4:	ldr	x17, [x16, #344]
  401bd8:	add	x16, x16, #0x158
  401bdc:	br	x17

0000000000401be0 <snprintf@plt>:
  401be0:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401be4:	ldr	x17, [x16, #352]
  401be8:	add	x16, x16, #0x160
  401bec:	br	x17

0000000000401bf0 <fflush@plt>:
  401bf0:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401bf4:	ldr	x17, [x16, #360]
  401bf8:	add	x16, x16, #0x168
  401bfc:	br	x17

0000000000401c00 <isalpha@plt>:
  401c00:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401c04:	ldr	x17, [x16, #368]
  401c08:	add	x16, x16, #0x170
  401c0c:	br	x17

0000000000401c10 <_ZdaPv@plt>:
  401c10:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401c14:	ldr	x17, [x16, #376]
  401c18:	add	x16, x16, #0x178
  401c1c:	br	x17

0000000000401c20 <__errno_location@plt>:
  401c20:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401c24:	ldr	x17, [x16, #384]
  401c28:	add	x16, x16, #0x180
  401c2c:	br	x17

0000000000401c30 <system@plt>:
  401c30:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401c34:	ldr	x17, [x16, #392]
  401c38:	add	x16, x16, #0x188
  401c3c:	br	x17

0000000000401c40 <sin@plt>:
  401c40:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401c44:	ldr	x17, [x16, #400]
  401c48:	add	x16, x16, #0x190
  401c4c:	br	x17

0000000000401c50 <fopen@plt>:
  401c50:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401c54:	ldr	x17, [x16, #408]
  401c58:	add	x16, x16, #0x198
  401c5c:	br	x17

0000000000401c60 <strcmp@plt>:
  401c60:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401c64:	ldr	x17, [x16, #416]
  401c68:	add	x16, x16, #0x1a0
  401c6c:	br	x17

0000000000401c70 <isdigit@plt>:
  401c70:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401c74:	ldr	x17, [x16, #424]
  401c78:	add	x16, x16, #0x1a8
  401c7c:	br	x17

0000000000401c80 <write@plt>:
  401c80:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401c84:	ldr	x17, [x16, #432]
  401c88:	add	x16, x16, #0x1b0
  401c8c:	br	x17

0000000000401c90 <malloc@plt>:
  401c90:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401c94:	ldr	x17, [x16, #440]
  401c98:	add	x16, x16, #0x1b8
  401c9c:	br	x17

0000000000401ca0 <ispunct@plt>:
  401ca0:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401ca4:	ldr	x17, [x16, #448]
  401ca8:	add	x16, x16, #0x1c0
  401cac:	br	x17

0000000000401cb0 <iscntrl@plt>:
  401cb0:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401cb4:	ldr	x17, [x16, #456]
  401cb8:	add	x16, x16, #0x1c8
  401cbc:	br	x17

0000000000401cc0 <abort@plt>:
  401cc0:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401cc4:	ldr	x17, [x16, #464]
  401cc8:	add	x16, x16, #0x1d0
  401ccc:	br	x17

0000000000401cd0 <getenv@plt>:
  401cd0:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401cd4:	ldr	x17, [x16, #472]
  401cd8:	add	x16, x16, #0x1d8
  401cdc:	br	x17

0000000000401ce0 <__gxx_personality_v0@plt>:
  401ce0:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401ce4:	ldr	x17, [x16, #480]
  401ce8:	add	x16, x16, #0x1e0
  401cec:	br	x17

0000000000401cf0 <exit@plt>:
  401cf0:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401cf4:	ldr	x17, [x16, #488]
  401cf8:	add	x16, x16, #0x1e8
  401cfc:	br	x17

0000000000401d00 <pow@plt>:
  401d00:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401d04:	ldr	x17, [x16, #496]
  401d08:	add	x16, x16, #0x1f0
  401d0c:	br	x17

0000000000401d10 <_Unwind_Resume@plt>:
  401d10:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401d14:	ldr	x17, [x16, #504]
  401d18:	add	x16, x16, #0x1f8
  401d1c:	br	x17

0000000000401d20 <__cxa_guard_acquire@plt>:
  401d20:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401d24:	ldr	x17, [x16, #512]
  401d28:	add	x16, x16, #0x200
  401d2c:	br	x17

0000000000401d30 <ferror@plt>:
  401d30:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401d34:	ldr	x17, [x16, #520]
  401d38:	add	x16, x16, #0x208
  401d3c:	br	x17

0000000000401d40 <__gmon_start__@plt>:
  401d40:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401d44:	ldr	x17, [x16, #528]
  401d48:	add	x16, x16, #0x210
  401d4c:	br	x17

0000000000401d50 <__cxa_pure_virtual@plt>:
  401d50:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401d54:	ldr	x17, [x16, #536]
  401d58:	add	x16, x16, #0x218
  401d5c:	br	x17

0000000000401d60 <setbuf@plt>:
  401d60:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401d64:	ldr	x17, [x16, #544]
  401d68:	add	x16, x16, #0x220
  401d6c:	br	x17

0000000000401d70 <strcat@plt>:
  401d70:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401d74:	ldr	x17, [x16, #552]
  401d78:	add	x16, x16, #0x228
  401d7c:	br	x17

0000000000401d80 <printf@plt>:
  401d80:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401d84:	ldr	x17, [x16, #560]
  401d88:	add	x16, x16, #0x230
  401d8c:	br	x17

0000000000401d90 <sqrt@plt>:
  401d90:	adrp	x16, 43f000 <_Znam@GLIBCXX_3.4>
  401d94:	ldr	x17, [x16, #568]
  401d98:	add	x16, x16, #0x238
  401d9c:	br	x17

Disassembly of section .text:

0000000000401da0 <_Znwm@@Base-0x20814>:
  401da0:	stp	x29, x30, [sp, #-16]!
  401da4:	mov	x29, sp
  401da8:	adrp	x0, 43f000 <_Znam@GLIBCXX_3.4>
  401dac:	add	x0, x0, #0xbe0
  401db0:	bl	41fe3c <sqrt@plt+0x1e0ac>
  401db4:	ldp	x29, x30, [sp], #16
  401db8:	ret
  401dbc:	stp	x29, x30, [sp, #-16]!
  401dc0:	mov	x29, sp
  401dc4:	adrp	x0, 43f000 <_Znam@GLIBCXX_3.4>
  401dc8:	add	x0, x0, #0xbe8
  401dcc:	bl	410334 <sqrt@plt+0xe5a4>
  401dd0:	ldp	x29, x30, [sp], #16
  401dd4:	ret
  401dd8:	sub	sp, sp, #0x30
  401ddc:	stp	x29, x30, [sp, #32]
  401de0:	add	x29, sp, #0x20
  401de4:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  401de8:	add	x8, x8, #0xbf8
  401dec:	adrp	x9, 402000 <sqrt@plt+0x270>
  401df0:	add	x9, x9, #0x4d4
  401df4:	adrp	x0, 402000 <sqrt@plt+0x270>
  401df8:	add	x0, x0, #0x57c
  401dfc:	adrp	x2, 43f000 <_Znam@GLIBCXX_3.4>
  401e00:	add	x2, x2, #0x248
  401e04:	stur	x0, [x29, #-8]
  401e08:	mov	x0, x8
  401e0c:	str	x8, [sp, #16]
  401e10:	str	x2, [sp, #8]
  401e14:	blr	x9
  401e18:	ldur	x0, [x29, #-8]
  401e1c:	ldr	x1, [sp, #16]
  401e20:	ldr	x2, [sp, #8]
  401e24:	bl	401bd0 <__cxa_atexit@plt>
  401e28:	ldp	x29, x30, [sp, #32]
  401e2c:	add	sp, sp, #0x30
  401e30:	ret
  401e34:	stp	x29, x30, [sp, #-16]!
  401e38:	mov	x29, sp
  401e3c:	adrp	x0, 43f000 <_Znam@GLIBCXX_3.4>
  401e40:	add	x0, x0, #0xc10
  401e44:	bl	4114cc <sqrt@plt+0xf73c>
  401e48:	ldp	x29, x30, [sp], #16
  401e4c:	ret
  401e50:	stp	x29, x30, [sp, #-16]!
  401e54:	mov	x29, sp
  401e58:	bl	401da0 <sqrt@plt+0x10>
  401e5c:	bl	401dbc <sqrt@plt+0x2c>
  401e60:	bl	401dd8 <sqrt@plt+0x48>
  401e64:	bl	401e34 <sqrt@plt+0xa4>
  401e68:	ldp	x29, x30, [sp], #16
  401e6c:	ret
  401e70:	stp	x29, x30, [sp, #-16]!
  401e74:	mov	x29, sp
  401e78:	adrp	x0, 440000 <stderr@@GLIBC_2.17+0x430>
  401e7c:	add	x0, x0, #0x48
  401e80:	bl	41fe3c <sqrt@plt+0x1e0ac>
  401e84:	ldp	x29, x30, [sp], #16
  401e88:	ret
  401e8c:	sub	sp, sp, #0x30
  401e90:	stp	x29, x30, [sp, #32]
  401e94:	add	x29, sp, #0x20
  401e98:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  401e9c:	add	x8, x8, #0x50
  401ea0:	adrp	x9, 408000 <sqrt@plt+0x6270>
  401ea4:	add	x9, x9, #0x50
  401ea8:	adrp	x0, 408000 <sqrt@plt+0x6270>
  401eac:	add	x0, x0, #0xf8
  401eb0:	adrp	x2, 43f000 <_Znam@GLIBCXX_3.4>
  401eb4:	add	x2, x2, #0x248
  401eb8:	stur	x0, [x29, #-8]
  401ebc:	mov	x0, x8
  401ec0:	str	x8, [sp, #16]
  401ec4:	str	x2, [sp, #8]
  401ec8:	blr	x9
  401ecc:	ldur	x0, [x29, #-8]
  401ed0:	ldr	x1, [sp, #16]
  401ed4:	ldr	x2, [sp, #8]
  401ed8:	bl	401bd0 <__cxa_atexit@plt>
  401edc:	ldp	x29, x30, [sp, #32]
  401ee0:	add	sp, sp, #0x30
  401ee4:	ret
  401ee8:	sub	sp, sp, #0x30
  401eec:	stp	x29, x30, [sp, #32]
  401ef0:	add	x29, sp, #0x20
  401ef4:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  401ef8:	add	x8, x8, #0x70
  401efc:	adrp	x0, 422000 <sqrt@plt+0x20270>
  401f00:	add	x0, x0, #0xa74
  401f04:	adrp	x2, 43f000 <_Znam@GLIBCXX_3.4>
  401f08:	add	x2, x2, #0x248
  401f0c:	stur	x0, [x29, #-8]
  401f10:	mov	x0, x8
  401f14:	str	x8, [sp, #16]
  401f18:	str	x2, [sp, #8]
  401f1c:	bl	42281c <_ZdlPvm@@Base+0x164>
  401f20:	ldur	x0, [x29, #-8]
  401f24:	ldr	x1, [sp, #16]
  401f28:	ldr	x2, [sp, #8]
  401f2c:	bl	401bd0 <__cxa_atexit@plt>
  401f30:	ldp	x29, x30, [sp, #32]
  401f34:	add	sp, sp, #0x30
  401f38:	ret
  401f3c:	sub	sp, sp, #0x30
  401f40:	stp	x29, x30, [sp, #32]
  401f44:	add	x29, sp, #0x20
  401f48:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  401f4c:	add	x8, x8, #0x80
  401f50:	adrp	x0, 422000 <sqrt@plt+0x20270>
  401f54:	add	x0, x0, #0xa74
  401f58:	adrp	x2, 43f000 <_Znam@GLIBCXX_3.4>
  401f5c:	add	x2, x2, #0x248
  401f60:	stur	x0, [x29, #-8]
  401f64:	mov	x0, x8
  401f68:	str	x8, [sp, #16]
  401f6c:	str	x2, [sp, #8]
  401f70:	bl	42281c <_ZdlPvm@@Base+0x164>
  401f74:	ldur	x0, [x29, #-8]
  401f78:	ldr	x1, [sp, #16]
  401f7c:	ldr	x2, [sp, #8]
  401f80:	bl	401bd0 <__cxa_atexit@plt>
  401f84:	ldp	x29, x30, [sp, #32]
  401f88:	add	sp, sp, #0x30
  401f8c:	ret
  401f90:	sub	sp, sp, #0x30
  401f94:	stp	x29, x30, [sp, #32]
  401f98:	add	x29, sp, #0x20
  401f9c:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  401fa0:	add	x8, x8, #0xa0
  401fa4:	adrp	x0, 422000 <sqrt@plt+0x20270>
  401fa8:	add	x0, x0, #0xa74
  401fac:	adrp	x2, 43f000 <_Znam@GLIBCXX_3.4>
  401fb0:	add	x2, x2, #0x248
  401fb4:	stur	x0, [x29, #-8]
  401fb8:	mov	x0, x8
  401fbc:	str	x8, [sp, #16]
  401fc0:	str	x2, [sp, #8]
  401fc4:	bl	42281c <_ZdlPvm@@Base+0x164>
  401fc8:	ldur	x0, [x29, #-8]
  401fcc:	ldr	x1, [sp, #16]
  401fd0:	ldr	x2, [sp, #8]
  401fd4:	bl	401bd0 <__cxa_atexit@plt>
  401fd8:	ldp	x29, x30, [sp, #32]
  401fdc:	add	sp, sp, #0x30
  401fe0:	ret
  401fe4:	stp	x29, x30, [sp, #-16]!
  401fe8:	mov	x29, sp
  401fec:	bl	401e70 <sqrt@plt+0xe0>
  401ff0:	bl	401e8c <sqrt@plt+0xfc>
  401ff4:	bl	401ee8 <sqrt@plt+0x158>
  401ff8:	bl	401f3c <sqrt@plt+0x1ac>
  401ffc:	bl	401f90 <sqrt@plt+0x200>
  402000:	ldp	x29, x30, [sp], #16
  402004:	ret
  402008:	stp	x29, x30, [sp, #-16]!
  40200c:	mov	x29, sp
  402010:	adrp	x0, 440000 <stderr@@GLIBC_2.17+0x430>
  402014:	add	x0, x0, #0xb0
  402018:	bl	41fe3c <sqrt@plt+0x1e0ac>
  40201c:	ldp	x29, x30, [sp], #16
  402020:	ret
  402024:	stp	x29, x30, [sp, #-16]!
  402028:	mov	x29, sp
  40202c:	bl	402008 <sqrt@plt+0x278>
  402030:	ldp	x29, x30, [sp], #16
  402034:	ret
  402038:	stp	x29, x30, [sp, #-16]!
  40203c:	mov	x29, sp
  402040:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x2430>
  402044:	add	x0, x0, #0xd8
  402048:	bl	41fe3c <sqrt@plt+0x1e0ac>
  40204c:	ldp	x29, x30, [sp], #16
  402050:	ret
  402054:	stp	x29, x30, [sp, #-16]!
  402058:	mov	x29, sp
  40205c:	bl	402038 <sqrt@plt+0x2a8>
  402060:	ldp	x29, x30, [sp], #16
  402064:	ret
  402068:	stp	x29, x30, [sp, #-16]!
  40206c:	mov	x29, sp
  402070:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x2430>
  402074:	add	x0, x0, #0x164
  402078:	bl	41fe3c <sqrt@plt+0x1e0ac>
  40207c:	ldp	x29, x30, [sp], #16
  402080:	ret
  402084:	stp	x29, x30, [sp, #-16]!
  402088:	mov	x29, sp
  40208c:	bl	402068 <sqrt@plt+0x2d8>
  402090:	ldp	x29, x30, [sp], #16
  402094:	ret
  402098:	stp	x29, x30, [sp, #-16]!
  40209c:	mov	x29, sp
  4020a0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x2430>
  4020a4:	add	x0, x0, #0x165
  4020a8:	bl	41fe3c <sqrt@plt+0x1e0ac>
  4020ac:	ldp	x29, x30, [sp], #16
  4020b0:	ret
  4020b4:	stp	x29, x30, [sp, #-16]!
  4020b8:	mov	x29, sp
  4020bc:	bl	402098 <sqrt@plt+0x308>
  4020c0:	ldp	x29, x30, [sp], #16
  4020c4:	ret
  4020c8:	stp	x29, x30, [sp, #-16]!
  4020cc:	mov	x29, sp
  4020d0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x2430>
  4020d4:	add	x0, x0, #0x166
  4020d8:	bl	41fe3c <sqrt@plt+0x1e0ac>
  4020dc:	ldp	x29, x30, [sp], #16
  4020e0:	ret
  4020e4:	stp	x29, x30, [sp, #-16]!
  4020e8:	mov	x29, sp
  4020ec:	bl	4020c8 <sqrt@plt+0x338>
  4020f0:	ldp	x29, x30, [sp], #16
  4020f4:	ret
  4020f8:	stp	x29, x30, [sp, #-16]!
  4020fc:	mov	x29, sp
  402100:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x2430>
  402104:	add	x0, x0, #0x168
  402108:	adrp	x8, 41f000 <sqrt@plt+0x1d270>
  40210c:	add	x8, x8, #0xe3c
  402110:	blr	x8
  402114:	ldp	x29, x30, [sp], #16
  402118:	ret
  40211c:	stp	x29, x30, [sp, #-16]!
  402120:	mov	x29, sp
  402124:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x2430>
  402128:	add	x0, x0, #0x169
  40212c:	mov	w8, wzr
  402130:	adrp	x9, 41f000 <sqrt@plt+0x1d270>
  402134:	add	x9, x9, #0xdc0
  402138:	mov	w1, w8
  40213c:	blr	x9
  402140:	ldp	x29, x30, [sp], #16
  402144:	ret
  402148:	stp	x29, x30, [sp, #-16]!
  40214c:	mov	x29, sp
  402150:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x2430>
  402154:	add	x0, x0, #0x269
  402158:	mov	w8, wzr
  40215c:	adrp	x9, 41f000 <sqrt@plt+0x1d270>
  402160:	add	x9, x9, #0xdc0
  402164:	mov	w1, w8
  402168:	blr	x9
  40216c:	ldp	x29, x30, [sp], #16
  402170:	ret
  402174:	stp	x29, x30, [sp, #-16]!
  402178:	mov	x29, sp
  40217c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x2430>
  402180:	add	x0, x0, #0x369
  402184:	mov	w8, wzr
  402188:	adrp	x9, 41f000 <sqrt@plt+0x1d270>
  40218c:	add	x9, x9, #0xdc0
  402190:	mov	w1, w8
  402194:	blr	x9
  402198:	ldp	x29, x30, [sp], #16
  40219c:	ret
  4021a0:	stp	x29, x30, [sp, #-16]!
  4021a4:	mov	x29, sp
  4021a8:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x2430>
  4021ac:	add	x0, x0, #0x469
  4021b0:	mov	w8, wzr
  4021b4:	adrp	x9, 41f000 <sqrt@plt+0x1d270>
  4021b8:	add	x9, x9, #0xdc0
  4021bc:	mov	w1, w8
  4021c0:	blr	x9
  4021c4:	ldp	x29, x30, [sp], #16
  4021c8:	ret
  4021cc:	stp	x29, x30, [sp, #-16]!
  4021d0:	mov	x29, sp
  4021d4:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x2430>
  4021d8:	add	x0, x0, #0x569
  4021dc:	mov	w8, wzr
  4021e0:	adrp	x9, 41f000 <sqrt@plt+0x1d270>
  4021e4:	add	x9, x9, #0xdc0
  4021e8:	mov	w1, w8
  4021ec:	blr	x9
  4021f0:	ldp	x29, x30, [sp], #16
  4021f4:	ret
  4021f8:	stp	x29, x30, [sp, #-16]!
  4021fc:	mov	x29, sp
  402200:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x2430>
  402204:	add	x0, x0, #0x669
  402208:	mov	w8, wzr
  40220c:	adrp	x9, 41f000 <sqrt@plt+0x1d270>
  402210:	add	x9, x9, #0xdc0
  402214:	mov	w1, w8
  402218:	blr	x9
  40221c:	ldp	x29, x30, [sp], #16
  402220:	ret
  402224:	stp	x29, x30, [sp, #-16]!
  402228:	mov	x29, sp
  40222c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x2430>
  402230:	add	x0, x0, #0x769
  402234:	mov	w8, wzr
  402238:	adrp	x9, 41f000 <sqrt@plt+0x1d270>
  40223c:	add	x9, x9, #0xdc0
  402240:	mov	w1, w8
  402244:	blr	x9
  402248:	ldp	x29, x30, [sp], #16
  40224c:	ret
  402250:	stp	x29, x30, [sp, #-16]!
  402254:	mov	x29, sp
  402258:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x2430>
  40225c:	add	x0, x0, #0x869
  402260:	mov	w8, wzr
  402264:	adrp	x9, 41f000 <sqrt@plt+0x1d270>
  402268:	add	x9, x9, #0xdc0
  40226c:	mov	w1, w8
  402270:	blr	x9
  402274:	ldp	x29, x30, [sp], #16
  402278:	ret
  40227c:	stp	x29, x30, [sp, #-16]!
  402280:	mov	x29, sp
  402284:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x2430>
  402288:	add	x0, x0, #0x969
  40228c:	mov	w8, wzr
  402290:	adrp	x9, 41f000 <sqrt@plt+0x1d270>
  402294:	add	x9, x9, #0xdc0
  402298:	mov	w1, w8
  40229c:	blr	x9
  4022a0:	ldp	x29, x30, [sp], #16
  4022a4:	ret
  4022a8:	stp	x29, x30, [sp, #-16]!
  4022ac:	mov	x29, sp
  4022b0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x2430>
  4022b4:	add	x0, x0, #0xa69
  4022b8:	mov	w8, wzr
  4022bc:	adrp	x9, 41f000 <sqrt@plt+0x1d270>
  4022c0:	add	x9, x9, #0xdc0
  4022c4:	mov	w1, w8
  4022c8:	blr	x9
  4022cc:	ldp	x29, x30, [sp], #16
  4022d0:	ret
  4022d4:	stp	x29, x30, [sp, #-16]!
  4022d8:	mov	x29, sp
  4022dc:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x2430>
  4022e0:	add	x0, x0, #0xb69
  4022e4:	mov	w8, wzr
  4022e8:	adrp	x9, 41f000 <sqrt@plt+0x1d270>
  4022ec:	add	x9, x9, #0xdc0
  4022f0:	mov	w1, w8
  4022f4:	blr	x9
  4022f8:	ldp	x29, x30, [sp], #16
  4022fc:	ret
  402300:	stp	x29, x30, [sp, #-16]!
  402304:	mov	x29, sp
  402308:	bl	4020f8 <sqrt@plt+0x368>
  40230c:	bl	40211c <sqrt@plt+0x38c>
  402310:	bl	402148 <sqrt@plt+0x3b8>
  402314:	bl	402174 <sqrt@plt+0x3e4>
  402318:	bl	4021a0 <sqrt@plt+0x410>
  40231c:	bl	4021cc <sqrt@plt+0x43c>
  402320:	bl	4021f8 <sqrt@plt+0x468>
  402324:	bl	402224 <sqrt@plt+0x494>
  402328:	bl	402250 <sqrt@plt+0x4c0>
  40232c:	bl	40227c <sqrt@plt+0x4ec>
  402330:	bl	4022a8 <sqrt@plt+0x518>
  402334:	bl	4022d4 <sqrt@plt+0x544>
  402338:	ldp	x29, x30, [sp], #16
  40233c:	ret
  402340:	stp	x29, x30, [sp, #-16]!
  402344:	mov	x29, sp
  402348:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x2430>
  40234c:	add	x0, x0, #0xc70
  402350:	adrp	x8, 420000 <sqrt@plt+0x1e270>
  402354:	add	x8, x8, #0x1d8
  402358:	blr	x8
  40235c:	ldp	x29, x30, [sp], #16
  402360:	ret
  402364:	stp	x29, x30, [sp, #-16]!
  402368:	mov	x29, sp
  40236c:	bl	402340 <sqrt@plt+0x5b0>
  402370:	ldp	x29, x30, [sp], #16
  402374:	ret
  402378:	stp	x29, x30, [sp, #-16]!
  40237c:	mov	x29, sp
  402380:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x2430>
  402384:	add	x0, x0, #0xcf2
  402388:	bl	41fe3c <sqrt@plt+0x1e0ac>
  40238c:	ldp	x29, x30, [sp], #16
  402390:	ret
  402394:	stp	x29, x30, [sp, #-16]!
  402398:	mov	x29, sp
  40239c:	bl	402378 <sqrt@plt+0x5e8>
  4023a0:	ldp	x29, x30, [sp], #16
  4023a4:	ret
  4023a8:	mov	x29, #0x0                   	// #0
  4023ac:	mov	x30, #0x0                   	// #0
  4023b0:	mov	x5, x0
  4023b4:	ldr	x1, [sp]
  4023b8:	add	x2, sp, #0x8
  4023bc:	mov	x6, sp
  4023c0:	movz	x0, #0x0, lsl #48
  4023c4:	movk	x0, #0x0, lsl #32
  4023c8:	movk	x0, #0x40, lsl #16
  4023cc:	movk	x0, #0xf8e4
  4023d0:	movz	x3, #0x0, lsl #48
  4023d4:	movk	x3, #0x0, lsl #32
  4023d8:	movk	x3, #0x42, lsl #16
  4023dc:	movk	x3, #0x3a78
  4023e0:	movz	x4, #0x0, lsl #48
  4023e4:	movk	x4, #0x0, lsl #32
  4023e8:	movk	x4, #0x42, lsl #16
  4023ec:	movk	x4, #0x3af8
  4023f0:	bl	401b30 <__libc_start_main@plt>
  4023f4:	bl	401cc0 <abort@plt>
  4023f8:	adrp	x0, 43e000 <_ZdlPvm@@Base+0x1b948>
  4023fc:	ldr	x0, [x0, #4064]
  402400:	cbz	x0, 402408 <sqrt@plt+0x678>
  402404:	b	401d40 <__gmon_start__@plt>
  402408:	ret
  40240c:	nop
  402410:	adrp	x0, 43f000 <_Znam@GLIBCXX_3.4>
  402414:	add	x0, x0, #0xbc0
  402418:	adrp	x1, 43f000 <_Znam@GLIBCXX_3.4>
  40241c:	add	x1, x1, #0xbc0
  402420:	cmp	x1, x0
  402424:	b.eq	40243c <sqrt@plt+0x6ac>  // b.none
  402428:	adrp	x1, 423000 <_ZdlPvm@@Base+0x948>
  40242c:	ldr	x1, [x1, #2840]
  402430:	cbz	x1, 40243c <sqrt@plt+0x6ac>
  402434:	mov	x16, x1
  402438:	br	x16
  40243c:	ret
  402440:	adrp	x0, 43f000 <_Znam@GLIBCXX_3.4>
  402444:	add	x0, x0, #0xbc0
  402448:	adrp	x1, 43f000 <_Znam@GLIBCXX_3.4>
  40244c:	add	x1, x1, #0xbc0
  402450:	sub	x1, x1, x0
  402454:	lsr	x2, x1, #63
  402458:	add	x1, x2, x1, asr #3
  40245c:	cmp	xzr, x1, asr #1
  402460:	asr	x1, x1, #1
  402464:	b.eq	40247c <sqrt@plt+0x6ec>  // b.none
  402468:	adrp	x2, 423000 <_ZdlPvm@@Base+0x948>
  40246c:	ldr	x2, [x2, #2848]
  402470:	cbz	x2, 40247c <sqrt@plt+0x6ec>
  402474:	mov	x16, x2
  402478:	br	x16
  40247c:	ret
  402480:	stp	x29, x30, [sp, #-32]!
  402484:	mov	x29, sp
  402488:	str	x19, [sp, #16]
  40248c:	adrp	x19, 43f000 <_Znam@GLIBCXX_3.4>
  402490:	ldrb	w0, [x19, #3032]
  402494:	cbnz	w0, 4024a4 <sqrt@plt+0x714>
  402498:	bl	402410 <sqrt@plt+0x680>
  40249c:	mov	w0, #0x1                   	// #1
  4024a0:	strb	w0, [x19, #3032]
  4024a4:	ldr	x19, [sp, #16]
  4024a8:	ldp	x29, x30, [sp], #32
  4024ac:	ret
  4024b0:	b	402440 <sqrt@plt+0x6b0>
  4024b4:	sub	sp, sp, #0x10
  4024b8:	mov	x8, xzr
  4024bc:	str	x0, [sp, #8]
  4024c0:	ldr	x9, [sp, #8]
  4024c4:	str	x8, [x9]
  4024c8:	str	x8, [x9, #8]
  4024cc:	add	sp, sp, #0x10
  4024d0:	ret
  4024d4:	sub	sp, sp, #0x50
  4024d8:	stp	x29, x30, [sp, #64]
  4024dc:	add	x29, sp, #0x40
  4024e0:	mov	w8, #0x11                  	// #17
  4024e4:	mov	x9, #0x110                 	// #272
  4024e8:	stur	x0, [x29, #-8]
  4024ec:	ldur	x10, [x29, #-8]
  4024f0:	str	w8, [x10, #8]
  4024f4:	mov	x0, x9
  4024f8:	str	x10, [sp, #32]
  4024fc:	bl	401920 <_Znam@plt>
  402500:	add	x9, x0, #0x110
  402504:	mov	x10, x0
  402508:	str	x0, [sp, #24]
  40250c:	str	x9, [sp, #16]
  402510:	str	x10, [sp, #8]
  402514:	ldr	x8, [sp, #8]
  402518:	mov	x0, x8
  40251c:	adrp	x9, 402000 <sqrt@plt+0x270>
  402520:	add	x9, x9, #0x4b4
  402524:	str	x8, [sp]
  402528:	blr	x9
  40252c:	b	402530 <sqrt@plt+0x7a0>
  402530:	ldr	x8, [sp]
  402534:	add	x9, x8, #0x10
  402538:	ldr	x10, [sp, #16]
  40253c:	cmp	x9, x10
  402540:	str	x9, [sp, #8]
  402544:	b.ne	402514 <sqrt@plt+0x784>  // b.any
  402548:	ldr	x8, [sp, #24]
  40254c:	ldr	x9, [sp, #32]
  402550:	str	x8, [x9]
  402554:	str	wzr, [x9, #12]
  402558:	ldp	x29, x30, [sp, #64]
  40255c:	add	sp, sp, #0x50
  402560:	ret
  402564:	stur	x0, [x29, #-16]
  402568:	stur	w1, [x29, #-20]
  40256c:	ldr	x0, [sp, #24]
  402570:	bl	401c10 <_ZdaPv@plt>
  402574:	ldur	x0, [x29, #-16]
  402578:	bl	401d10 <_Unwind_Resume@plt>
  40257c:	sub	sp, sp, #0x30
  402580:	stp	x29, x30, [sp, #32]
  402584:	add	x29, sp, #0x20
  402588:	stur	x0, [x29, #-8]
  40258c:	ldur	x8, [x29, #-8]
  402590:	stur	wzr, [x29, #-12]
  402594:	str	x8, [sp, #8]
  402598:	ldur	w8, [x29, #-12]
  40259c:	ldr	x9, [sp, #8]
  4025a0:	ldr	w10, [x9, #8]
  4025a4:	cmp	w8, w10
  4025a8:	b.cs	4025e0 <sqrt@plt+0x850>  // b.hs, b.nlast
  4025ac:	ldr	x8, [sp, #8]
  4025b0:	ldr	x9, [x8]
  4025b4:	ldur	w10, [x29, #-12]
  4025b8:	mov	w11, w10
  4025bc:	mov	x12, #0x10                  	// #16
  4025c0:	mul	x11, x12, x11
  4025c4:	add	x9, x9, x11
  4025c8:	ldr	x0, [x9]
  4025cc:	bl	401a30 <free@plt>
  4025d0:	ldur	w8, [x29, #-12]
  4025d4:	add	w8, w8, #0x1
  4025d8:	stur	w8, [x29, #-12]
  4025dc:	b	402598 <sqrt@plt+0x808>
  4025e0:	ldr	x8, [sp, #8]
  4025e4:	ldr	x9, [x8]
  4025e8:	str	x9, [sp]
  4025ec:	cbz	x9, 4025f8 <sqrt@plt+0x868>
  4025f0:	ldr	x0, [sp]
  4025f4:	bl	401c10 <_ZdaPv@plt>
  4025f8:	ldp	x29, x30, [sp, #32]
  4025fc:	add	sp, sp, #0x30
  402600:	ret
  402604:	sub	sp, sp, #0xc0
  402608:	stp	x29, x30, [sp, #176]
  40260c:	add	x29, sp, #0xb0
  402610:	mov	w8, #0x2f                  	// #47
  402614:	adrp	x9, 427000 <_ZdlPvm@@Base+0x4948>
  402618:	add	x9, x9, #0x2c4
  40261c:	stur	x0, [x29, #-16]
  402620:	stur	x1, [x29, #-24]
  402624:	stur	x2, [x29, #-32]
  402628:	ldur	x10, [x29, #-16]
  40262c:	ldur	x11, [x29, #-24]
  402630:	cmp	x11, #0x0
  402634:	cset	w12, ne  // ne = any
  402638:	and	w0, w12, #0x1
  40263c:	mov	w1, w8
  402640:	mov	x2, x9
  402644:	str	x10, [sp, #72]
  402648:	bl	407f78 <sqrt@plt+0x61e8>
  40264c:	ldur	x0, [x29, #-24]
  402650:	bl	4226e8 <_ZdlPvm@@Base+0x30>
  402654:	stur	x0, [x29, #-40]
  402658:	ldur	x9, [x29, #-40]
  40265c:	ldr	x10, [sp, #72]
  402660:	ldr	w8, [x10, #8]
  402664:	mov	w11, w8
  402668:	udiv	x13, x9, x11
  40266c:	mul	x11, x13, x11
  402670:	subs	x9, x9, x11
  402674:	stur	w9, [x29, #-44]
  402678:	ldr	x8, [sp, #72]
  40267c:	ldr	x9, [x8]
  402680:	ldur	w10, [x29, #-44]
  402684:	mov	w11, w10
  402688:	mov	x12, #0x10                  	// #16
  40268c:	mul	x11, x12, x11
  402690:	add	x9, x9, x11
  402694:	ldr	x9, [x9]
  402698:	cbz	x9, 402740 <sqrt@plt+0x9b0>
  40269c:	ldr	x8, [sp, #72]
  4026a0:	ldr	x9, [x8]
  4026a4:	ldur	w10, [x29, #-44]
  4026a8:	mov	w11, w10
  4026ac:	mov	x12, #0x10                  	// #16
  4026b0:	mul	x11, x12, x11
  4026b4:	add	x9, x9, x11
  4026b8:	ldr	x0, [x9]
  4026bc:	ldur	x1, [x29, #-24]
  4026c0:	bl	401c60 <strcmp@plt>
  4026c4:	cbnz	w0, 40270c <sqrt@plt+0x97c>
  4026c8:	ldur	x8, [x29, #-32]
  4026cc:	ldr	x9, [sp, #72]
  4026d0:	ldr	x10, [x9]
  4026d4:	ldur	w11, [x29, #-44]
  4026d8:	mov	w12, w11
  4026dc:	mov	x13, #0x10                  	// #16
  4026e0:	mul	x12, x13, x12
  4026e4:	add	x10, x10, x12
  4026e8:	str	x8, [x10, #8]
  4026ec:	ldr	x8, [x9]
  4026f0:	ldur	w11, [x29, #-44]
  4026f4:	mov	w10, w11
  4026f8:	mul	x10, x13, x10
  4026fc:	add	x8, x8, x10
  402700:	ldr	x8, [x8]
  402704:	stur	x8, [x29, #-8]
  402708:	b	402ac4 <sqrt@plt+0xd34>
  40270c:	ldur	w8, [x29, #-44]
  402710:	cbnz	w8, 402728 <sqrt@plt+0x998>
  402714:	ldr	x8, [sp, #72]
  402718:	ldr	w9, [x8, #8]
  40271c:	subs	w9, w9, #0x1
  402720:	str	w9, [sp, #68]
  402724:	b	402734 <sqrt@plt+0x9a4>
  402728:	ldur	w8, [x29, #-44]
  40272c:	subs	w8, w8, #0x1
  402730:	str	w8, [sp, #68]
  402734:	ldr	w8, [sp, #68]
  402738:	stur	w8, [x29, #-44]
  40273c:	b	402678 <sqrt@plt+0x8e8>
  402740:	ldur	x8, [x29, #-32]
  402744:	cbnz	x8, 402754 <sqrt@plt+0x9c4>
  402748:	mov	x8, xzr
  40274c:	stur	x8, [x29, #-8]
  402750:	b	402ac4 <sqrt@plt+0xd34>
  402754:	ldr	x8, [sp, #72]
  402758:	ldr	w9, [x8, #12]
  40275c:	mov	w10, #0x4                   	// #4
  402760:	mul	w9, w9, w10
  402764:	ldr	w10, [x8, #8]
  402768:	mov	w11, #0x1                   	// #1
  40276c:	mul	w10, w10, w11
  402770:	cmp	w9, w10
  402774:	b.cc	402a50 <sqrt@plt+0xcc0>  // b.lo, b.ul, b.last
  402778:	ldr	x8, [sp, #72]
  40277c:	ldr	x9, [x8]
  402780:	stur	x9, [x29, #-56]
  402784:	ldr	w10, [x8, #8]
  402788:	stur	w10, [x29, #-60]
  40278c:	ldr	w0, [x8, #8]
  402790:	bl	422798 <_ZdlPvm@@Base+0xe0>
  402794:	ldr	x8, [sp, #72]
  402798:	str	w0, [x8, #8]
  40279c:	ldr	w10, [x8, #8]
  4027a0:	mov	w9, w10
  4027a4:	mov	x11, #0x10                  	// #16
  4027a8:	mul	x12, x9, x11
  4027ac:	umulh	x11, x9, x11
  4027b0:	mov	x13, #0xffffffffffffffff    	// #-1
  4027b4:	cmp	x11, #0x0
  4027b8:	csel	x0, x13, x12, ne  // ne = any
  4027bc:	str	x9, [sp, #56]
  4027c0:	bl	401920 <_Znam@plt>
  4027c4:	ldr	x8, [sp, #56]
  4027c8:	str	x0, [sp, #48]
  4027cc:	cbz	x8, 402820 <sqrt@plt+0xa90>
  4027d0:	mov	x8, #0x10                  	// #16
  4027d4:	ldr	x9, [sp, #56]
  4027d8:	mul	x8, x8, x9
  4027dc:	ldr	x10, [sp, #48]
  4027e0:	add	x8, x10, x8
  4027e4:	str	x8, [sp, #40]
  4027e8:	str	x10, [sp, #32]
  4027ec:	ldr	x8, [sp, #32]
  4027f0:	mov	x0, x8
  4027f4:	adrp	x9, 402000 <sqrt@plt+0x270>
  4027f8:	add	x9, x9, #0x4b4
  4027fc:	str	x8, [sp, #24]
  402800:	blr	x9
  402804:	b	402808 <sqrt@plt+0xa78>
  402808:	ldr	x8, [sp, #24]
  40280c:	add	x9, x8, #0x10
  402810:	ldr	x10, [sp, #40]
  402814:	cmp	x9, x10
  402818:	str	x9, [sp, #32]
  40281c:	b.ne	4027ec <sqrt@plt+0xa5c>  // b.any
  402820:	ldr	x8, [sp, #48]
  402824:	ldr	x9, [sp, #72]
  402828:	str	x8, [x9]
  40282c:	stur	wzr, [x29, #-80]
  402830:	ldur	w8, [x29, #-80]
  402834:	ldur	w9, [x29, #-60]
  402838:	cmp	w8, w9
  40283c:	b.cs	4029c4 <sqrt@plt+0xc34>  // b.hs, b.nlast
  402840:	ldur	x8, [x29, #-56]
  402844:	ldur	w9, [x29, #-80]
  402848:	mov	w10, w9
  40284c:	mov	x11, #0x10                  	// #16
  402850:	mul	x10, x11, x10
  402854:	add	x8, x8, x10
  402858:	ldr	x8, [x8]
  40285c:	cbz	x8, 4029b4 <sqrt@plt+0xc24>
  402860:	ldur	x8, [x29, #-56]
  402864:	ldur	w9, [x29, #-80]
  402868:	mov	w10, w9
  40286c:	mov	x11, #0x10                  	// #16
  402870:	mul	x10, x11, x10
  402874:	add	x8, x8, x10
  402878:	ldr	x8, [x8, #8]
  40287c:	cbnz	x8, 4028b8 <sqrt@plt+0xb28>
  402880:	ldur	x8, [x29, #-56]
  402884:	ldur	w9, [x29, #-80]
  402888:	mov	w10, w9
  40288c:	mov	x11, #0x10                  	// #16
  402890:	mul	x10, x11, x10
  402894:	add	x8, x8, x10
  402898:	ldr	x0, [x8]
  40289c:	bl	401a30 <free@plt>
  4028a0:	b	4029b4 <sqrt@plt+0xc24>
  4028a4:	stur	x0, [x29, #-72]
  4028a8:	stur	w1, [x29, #-76]
  4028ac:	ldr	x0, [sp, #48]
  4028b0:	bl	401c10 <_ZdaPv@plt>
  4028b4:	b	402ad4 <sqrt@plt+0xd44>
  4028b8:	ldur	x8, [x29, #-56]
  4028bc:	ldur	w9, [x29, #-80]
  4028c0:	mov	w10, w9
  4028c4:	mov	x11, #0x10                  	// #16
  4028c8:	mul	x10, x11, x10
  4028cc:	add	x8, x8, x10
  4028d0:	ldr	x0, [x8]
  4028d4:	bl	4226e8 <_ZdlPvm@@Base+0x30>
  4028d8:	ldr	x8, [sp, #72]
  4028dc:	ldr	w9, [x8, #8]
  4028e0:	mov	w10, w9
  4028e4:	udiv	x11, x0, x10
  4028e8:	mul	x10, x11, x10
  4028ec:	subs	x10, x0, x10
  4028f0:	stur	w10, [x29, #-84]
  4028f4:	ldr	x8, [sp, #72]
  4028f8:	ldr	x9, [x8]
  4028fc:	ldur	w10, [x29, #-84]
  402900:	mov	w11, w10
  402904:	mov	x12, #0x10                  	// #16
  402908:	mul	x11, x12, x11
  40290c:	add	x9, x9, x11
  402910:	ldr	x9, [x9]
  402914:	cbz	x9, 40294c <sqrt@plt+0xbbc>
  402918:	ldur	w8, [x29, #-84]
  40291c:	cbnz	w8, 402934 <sqrt@plt+0xba4>
  402920:	ldr	x8, [sp, #72]
  402924:	ldr	w9, [x8, #8]
  402928:	subs	w9, w9, #0x1
  40292c:	str	w9, [sp, #20]
  402930:	b	402940 <sqrt@plt+0xbb0>
  402934:	ldur	w8, [x29, #-84]
  402938:	subs	w8, w8, #0x1
  40293c:	str	w8, [sp, #20]
  402940:	ldr	w8, [sp, #20]
  402944:	stur	w8, [x29, #-84]
  402948:	b	4028f4 <sqrt@plt+0xb64>
  40294c:	ldur	x8, [x29, #-56]
  402950:	ldur	w9, [x29, #-80]
  402954:	mov	w10, w9
  402958:	mov	x11, #0x10                  	// #16
  40295c:	mul	x10, x11, x10
  402960:	add	x8, x8, x10
  402964:	ldr	x8, [x8]
  402968:	ldr	x10, [sp, #72]
  40296c:	ldr	x12, [x10]
  402970:	ldur	w9, [x29, #-84]
  402974:	mov	w13, w9
  402978:	mul	x13, x11, x13
  40297c:	add	x12, x12, x13
  402980:	str	x8, [x12]
  402984:	ldur	x8, [x29, #-56]
  402988:	ldur	w9, [x29, #-80]
  40298c:	mov	w12, w9
  402990:	mul	x12, x11, x12
  402994:	add	x8, x8, x12
  402998:	ldr	x8, [x8, #8]
  40299c:	ldr	x12, [x10]
  4029a0:	ldur	w9, [x29, #-84]
  4029a4:	mov	w13, w9
  4029a8:	mul	x11, x11, x13
  4029ac:	add	x11, x12, x11
  4029b0:	str	x8, [x11, #8]
  4029b4:	ldur	w8, [x29, #-80]
  4029b8:	add	w8, w8, #0x1
  4029bc:	stur	w8, [x29, #-80]
  4029c0:	b	402830 <sqrt@plt+0xaa0>
  4029c4:	ldur	x8, [x29, #-40]
  4029c8:	ldr	x9, [sp, #72]
  4029cc:	ldr	w10, [x9, #8]
  4029d0:	mov	w11, w10
  4029d4:	udiv	x12, x8, x11
  4029d8:	mul	x11, x12, x11
  4029dc:	subs	x8, x8, x11
  4029e0:	stur	w8, [x29, #-44]
  4029e4:	ldr	x8, [sp, #72]
  4029e8:	ldr	x9, [x8]
  4029ec:	ldur	w10, [x29, #-44]
  4029f0:	mov	w11, w10
  4029f4:	mov	x12, #0x10                  	// #16
  4029f8:	mul	x11, x12, x11
  4029fc:	add	x9, x9, x11
  402a00:	ldr	x9, [x9]
  402a04:	cbz	x9, 402a3c <sqrt@plt+0xcac>
  402a08:	ldur	w8, [x29, #-44]
  402a0c:	cbnz	w8, 402a24 <sqrt@plt+0xc94>
  402a10:	ldr	x8, [sp, #72]
  402a14:	ldr	w9, [x8, #8]
  402a18:	subs	w9, w9, #0x1
  402a1c:	str	w9, [sp, #16]
  402a20:	b	402a30 <sqrt@plt+0xca0>
  402a24:	ldur	w8, [x29, #-44]
  402a28:	subs	w8, w8, #0x1
  402a2c:	str	w8, [sp, #16]
  402a30:	ldr	w8, [sp, #16]
  402a34:	stur	w8, [x29, #-44]
  402a38:	b	4029e4 <sqrt@plt+0xc54>
  402a3c:	ldur	x8, [x29, #-56]
  402a40:	str	x8, [sp, #8]
  402a44:	cbz	x8, 402a50 <sqrt@plt+0xcc0>
  402a48:	ldr	x0, [sp, #8]
  402a4c:	bl	401c10 <_ZdaPv@plt>
  402a50:	ldur	x0, [x29, #-24]
  402a54:	bl	4019a0 <strlen@plt>
  402a58:	add	x0, x0, #0x1
  402a5c:	bl	401c90 <malloc@plt>
  402a60:	str	x0, [sp, #80]
  402a64:	ldr	x0, [sp, #80]
  402a68:	ldur	x1, [x29, #-24]
  402a6c:	bl	401ad0 <strcpy@plt>
  402a70:	ldr	x8, [sp, #80]
  402a74:	ldr	x9, [sp, #72]
  402a78:	ldr	x10, [x9]
  402a7c:	ldur	w11, [x29, #-44]
  402a80:	mov	w12, w11
  402a84:	mov	x13, #0x10                  	// #16
  402a88:	mul	x12, x13, x12
  402a8c:	add	x10, x10, x12
  402a90:	str	x8, [x10]
  402a94:	ldur	x8, [x29, #-32]
  402a98:	ldr	x10, [x9]
  402a9c:	ldur	w11, [x29, #-44]
  402aa0:	mov	w12, w11
  402aa4:	mul	x12, x13, x12
  402aa8:	add	x10, x10, x12
  402aac:	str	x8, [x10, #8]
  402ab0:	ldr	w11, [x9, #12]
  402ab4:	add	w11, w11, #0x1
  402ab8:	str	w11, [x9, #12]
  402abc:	ldr	x8, [sp, #80]
  402ac0:	stur	x8, [x29, #-8]
  402ac4:	ldur	x0, [x29, #-8]
  402ac8:	ldp	x29, x30, [sp, #176]
  402acc:	add	sp, sp, #0xc0
  402ad0:	ret
  402ad4:	ldur	x0, [x29, #-72]
  402ad8:	bl	401d10 <_Unwind_Resume@plt>
  402adc:	sub	sp, sp, #0x40
  402ae0:	stp	x29, x30, [sp, #48]
  402ae4:	add	x29, sp, #0x30
  402ae8:	mov	w8, #0x2f                  	// #47
  402aec:	adrp	x2, 427000 <_ZdlPvm@@Base+0x4948>
  402af0:	add	x2, x2, #0x2c4
  402af4:	stur	x0, [x29, #-16]
  402af8:	str	x1, [sp, #24]
  402afc:	ldur	x9, [x29, #-16]
  402b00:	ldr	x10, [sp, #24]
  402b04:	cmp	x10, #0x0
  402b08:	cset	w11, ne  // ne = any
  402b0c:	and	w0, w11, #0x1
  402b10:	mov	w1, w8
  402b14:	str	x9, [sp, #8]
  402b18:	bl	407f78 <sqrt@plt+0x61e8>
  402b1c:	ldr	x0, [sp, #24]
  402b20:	bl	4226e8 <_ZdlPvm@@Base+0x30>
  402b24:	ldr	x9, [sp, #8]
  402b28:	ldr	w8, [x9, #8]
  402b2c:	mov	w10, w8
  402b30:	udiv	x12, x0, x10
  402b34:	mul	x10, x12, x10
  402b38:	subs	x10, x0, x10
  402b3c:	str	w10, [sp, #20]
  402b40:	ldr	x8, [sp, #8]
  402b44:	ldr	x9, [x8]
  402b48:	ldr	w10, [sp, #20]
  402b4c:	mov	w11, w10
  402b50:	mov	x12, #0x10                  	// #16
  402b54:	mul	x11, x12, x11
  402b58:	add	x9, x9, x11
  402b5c:	ldr	x9, [x9]
  402b60:	cbz	x9, 402bec <sqrt@plt+0xe5c>
  402b64:	ldr	x8, [sp, #8]
  402b68:	ldr	x9, [x8]
  402b6c:	ldr	w10, [sp, #20]
  402b70:	mov	w11, w10
  402b74:	mov	x12, #0x10                  	// #16
  402b78:	mul	x11, x12, x11
  402b7c:	add	x9, x9, x11
  402b80:	ldr	x0, [x9]
  402b84:	ldr	x1, [sp, #24]
  402b88:	bl	401c60 <strcmp@plt>
  402b8c:	cbnz	w0, 402bb8 <sqrt@plt+0xe28>
  402b90:	ldr	x8, [sp, #8]
  402b94:	ldr	x9, [x8]
  402b98:	ldr	w10, [sp, #20]
  402b9c:	mov	w11, w10
  402ba0:	mov	x12, #0x10                  	// #16
  402ba4:	mul	x11, x12, x11
  402ba8:	add	x9, x9, x11
  402bac:	ldr	x9, [x9, #8]
  402bb0:	stur	x9, [x29, #-8]
  402bb4:	b	402bf4 <sqrt@plt+0xe64>
  402bb8:	ldr	w8, [sp, #20]
  402bbc:	cbnz	w8, 402bd4 <sqrt@plt+0xe44>
  402bc0:	ldr	x8, [sp, #8]
  402bc4:	ldr	w9, [x8, #8]
  402bc8:	subs	w9, w9, #0x1
  402bcc:	str	w9, [sp, #4]
  402bd0:	b	402be0 <sqrt@plt+0xe50>
  402bd4:	ldr	w8, [sp, #20]
  402bd8:	subs	w8, w8, #0x1
  402bdc:	str	w8, [sp, #4]
  402be0:	ldr	w8, [sp, #4]
  402be4:	str	w8, [sp, #20]
  402be8:	b	402b40 <sqrt@plt+0xdb0>
  402bec:	mov	x8, xzr
  402bf0:	stur	x8, [x29, #-8]
  402bf4:	ldur	x0, [x29, #-8]
  402bf8:	ldp	x29, x30, [sp, #48]
  402bfc:	add	sp, sp, #0x40
  402c00:	ret
  402c04:	sub	sp, sp, #0x50
  402c08:	stp	x29, x30, [sp, #64]
  402c0c:	add	x29, sp, #0x40
  402c10:	mov	w8, #0x2f                  	// #47
  402c14:	adrp	x2, 427000 <_ZdlPvm@@Base+0x4948>
  402c18:	add	x2, x2, #0x2c4
  402c1c:	stur	x0, [x29, #-16]
  402c20:	stur	x1, [x29, #-24]
  402c24:	ldur	x9, [x29, #-16]
  402c28:	ldur	x10, [x29, #-24]
  402c2c:	ldr	x10, [x10]
  402c30:	str	x10, [sp, #32]
  402c34:	ldr	x10, [sp, #32]
  402c38:	cmp	x10, #0x0
  402c3c:	cset	w11, ne  // ne = any
  402c40:	and	w0, w11, #0x1
  402c44:	mov	w1, w8
  402c48:	str	x9, [sp, #16]
  402c4c:	bl	407f78 <sqrt@plt+0x61e8>
  402c50:	ldr	x0, [sp, #32]
  402c54:	bl	4226e8 <_ZdlPvm@@Base+0x30>
  402c58:	ldr	x9, [sp, #16]
  402c5c:	ldr	w8, [x9, #8]
  402c60:	mov	w10, w8
  402c64:	udiv	x12, x0, x10
  402c68:	mul	x10, x12, x10
  402c6c:	subs	x10, x0, x10
  402c70:	str	w10, [sp, #28]
  402c74:	ldr	x8, [sp, #16]
  402c78:	ldr	x9, [x8]
  402c7c:	ldr	w10, [sp, #28]
  402c80:	mov	w11, w10
  402c84:	mov	x12, #0x10                  	// #16
  402c88:	mul	x11, x12, x11
  402c8c:	add	x9, x9, x11
  402c90:	ldr	x9, [x9]
  402c94:	cbz	x9, 402d40 <sqrt@plt+0xfb0>
  402c98:	ldr	x8, [sp, #16]
  402c9c:	ldr	x9, [x8]
  402ca0:	ldr	w10, [sp, #28]
  402ca4:	mov	w11, w10
  402ca8:	mov	x12, #0x10                  	// #16
  402cac:	mul	x11, x12, x11
  402cb0:	add	x9, x9, x11
  402cb4:	ldr	x0, [x9]
  402cb8:	ldr	x1, [sp, #32]
  402cbc:	bl	401c60 <strcmp@plt>
  402cc0:	cbnz	w0, 402d0c <sqrt@plt+0xf7c>
  402cc4:	ldr	x8, [sp, #16]
  402cc8:	ldr	x9, [x8]
  402ccc:	ldr	w10, [sp, #28]
  402cd0:	mov	w11, w10
  402cd4:	mov	x12, #0x10                  	// #16
  402cd8:	mul	x11, x12, x11
  402cdc:	add	x9, x9, x11
  402ce0:	ldr	x9, [x9]
  402ce4:	ldur	x11, [x29, #-24]
  402ce8:	str	x9, [x11]
  402cec:	ldr	x9, [x8]
  402cf0:	ldr	w10, [sp, #28]
  402cf4:	mov	w11, w10
  402cf8:	mul	x11, x12, x11
  402cfc:	add	x9, x9, x11
  402d00:	ldr	x9, [x9, #8]
  402d04:	stur	x9, [x29, #-8]
  402d08:	b	402d48 <sqrt@plt+0xfb8>
  402d0c:	ldr	w8, [sp, #28]
  402d10:	cbnz	w8, 402d28 <sqrt@plt+0xf98>
  402d14:	ldr	x8, [sp, #16]
  402d18:	ldr	w9, [x8, #8]
  402d1c:	subs	w9, w9, #0x1
  402d20:	str	w9, [sp, #12]
  402d24:	b	402d34 <sqrt@plt+0xfa4>
  402d28:	ldr	w8, [sp, #28]
  402d2c:	subs	w8, w8, #0x1
  402d30:	str	w8, [sp, #12]
  402d34:	ldr	w8, [sp, #12]
  402d38:	str	w8, [sp, #28]
  402d3c:	b	402c74 <sqrt@plt+0xee4>
  402d40:	mov	x8, xzr
  402d44:	stur	x8, [x29, #-8]
  402d48:	ldur	x0, [x29, #-8]
  402d4c:	ldp	x29, x30, [sp, #64]
  402d50:	add	sp, sp, #0x50
  402d54:	ret
  402d58:	sub	sp, sp, #0x10
  402d5c:	str	x0, [sp, #8]
  402d60:	str	x1, [sp]
  402d64:	ldr	x8, [sp, #8]
  402d68:	ldr	x9, [sp]
  402d6c:	str	x9, [x8]
  402d70:	str	wzr, [x8, #8]
  402d74:	add	sp, sp, #0x10
  402d78:	ret
  402d7c:	sub	sp, sp, #0x40
  402d80:	str	x0, [sp, #48]
  402d84:	str	x1, [sp, #40]
  402d88:	str	x2, [sp, #32]
  402d8c:	ldr	x8, [sp, #48]
  402d90:	ldr	x9, [x8]
  402d94:	ldr	w10, [x9, #8]
  402d98:	str	w10, [sp, #28]
  402d9c:	ldr	x9, [x8]
  402da0:	ldr	x9, [x9]
  402da4:	str	x9, [sp, #16]
  402da8:	str	x8, [sp, #8]
  402dac:	ldr	x8, [sp, #8]
  402db0:	ldr	w9, [x8, #8]
  402db4:	ldr	w10, [sp, #28]
  402db8:	cmp	w9, w10
  402dbc:	b.cs	402e58 <sqrt@plt+0x10c8>  // b.hs, b.nlast
  402dc0:	ldr	x8, [sp, #16]
  402dc4:	ldr	x9, [sp, #8]
  402dc8:	ldr	w10, [x9, #8]
  402dcc:	mov	w11, w10
  402dd0:	mov	x12, #0x10                  	// #16
  402dd4:	mul	x11, x12, x11
  402dd8:	add	x8, x8, x11
  402ddc:	ldr	x8, [x8]
  402de0:	cbz	x8, 402e44 <sqrt@plt+0x10b4>
  402de4:	ldr	x8, [sp, #16]
  402de8:	ldr	x9, [sp, #8]
  402dec:	ldr	w10, [x9, #8]
  402df0:	mov	w11, w10
  402df4:	mov	x12, #0x10                  	// #16
  402df8:	mul	x11, x12, x11
  402dfc:	add	x8, x8, x11
  402e00:	ldr	x8, [x8]
  402e04:	ldr	x11, [sp, #40]
  402e08:	str	x8, [x11]
  402e0c:	ldr	x8, [sp, #16]
  402e10:	ldr	w10, [x9, #8]
  402e14:	mov	w11, w10
  402e18:	mul	x11, x12, x11
  402e1c:	add	x8, x8, x11
  402e20:	ldr	x8, [x8, #8]
  402e24:	ldr	x11, [sp, #32]
  402e28:	str	x8, [x11]
  402e2c:	ldr	w10, [x9, #8]
  402e30:	mov	w13, #0x1                   	// #1
  402e34:	add	w10, w10, #0x1
  402e38:	str	w10, [x9, #8]
  402e3c:	str	w13, [sp, #60]
  402e40:	b	402e5c <sqrt@plt+0x10cc>
  402e44:	ldr	x8, [sp, #8]
  402e48:	ldr	w9, [x8, #8]
  402e4c:	add	w9, w9, #0x1
  402e50:	str	w9, [x8, #8]
  402e54:	b	402dac <sqrt@plt+0x101c>
  402e58:	str	wzr, [sp, #60]
  402e5c:	ldr	w0, [sp, #60]
  402e60:	add	sp, sp, #0x40
  402e64:	ret
  402e68:	stp	x29, x30, [sp, #-32]!
  402e6c:	stp	x28, x19, [sp, #16]
  402e70:	mov	x29, sp
  402e74:	sub	sp, sp, #0x1, lsl #12
  402e78:	sub	sp, sp, #0xc60
  402e7c:	mov	x8, #0xc8                  	// #200
  402e80:	adrp	x9, 43f000 <_Znam@GLIBCXX_3.4>
  402e84:	add	x9, x9, #0xc40
  402e88:	mov	w10, #0xfffffffe            	// #-2
  402e8c:	adrp	x11, 43f000 <_Znam@GLIBCXX_3.4>
  402e90:	add	x11, x11, #0xc20
  402e94:	adrp	x12, 424000 <_ZdlPvm@@Base+0x1948>
  402e98:	add	x12, x12, #0x30c
  402e9c:	adrp	x13, 424000 <_ZdlPvm@@Base+0x1948>
  402ea0:	add	x13, x13, #0x488
  402ea4:	adrp	x14, 425000 <_ZdlPvm@@Base+0x2948>
  402ea8:	add	x14, x14, #0x796
  402eac:	adrp	x15, 43f000 <_Znam@GLIBCXX_3.4>
  402eb0:	add	x15, x15, #0xc28
  402eb4:	adrp	x16, 442000 <stderr@@GLIBC_2.17+0x2430>
  402eb8:	add	x16, x16, #0xc70
  402ebc:	adrp	x17, 43f000 <_Znam@GLIBCXX_3.4>
  402ec0:	add	x17, x17, #0xc10
  402ec4:	adrp	x18, 43f000 <_Znam@GLIBCXX_3.4>
  402ec8:	add	x18, x18, #0xbe8
  402ecc:	adrp	x0, 43f000 <_Znam@GLIBCXX_3.4>
  402ed0:	add	x0, x0, #0xbe4
  402ed4:	adrp	x1, 43f000 <_Znam@GLIBCXX_3.4>
  402ed8:	add	x1, x1, #0x250
  402edc:	adrp	x2, 43f000 <_Znam@GLIBCXX_3.4>
  402ee0:	add	x2, x2, #0xc08
  402ee4:	adrp	x3, 427000 <_ZdlPvm@@Base+0x4948>
  402ee8:	add	x3, x3, #0x321
  402eec:	adrp	x4, 427000 <_ZdlPvm@@Base+0x4948>
  402ef0:	add	x4, x4, #0x328
  402ef4:	adrp	x5, 440000 <stderr@@GLIBC_2.17+0x430>
  402ef8:	add	x5, x5, #0x9c
  402efc:	adrp	x6, 440000 <stderr@@GLIBC_2.17+0x430>
  402f00:	add	x6, x6, #0xc0
  402f04:	add	x7, sp, #0x1, lsl #12
  402f08:	add	x7, x7, #0xac8
  402f0c:	add	x19, sp, #0x7f8
  402f10:	str	wzr, [sp, #2004]
  402f14:	str	wzr, [sp, #1964]
  402f18:	str	x7, [sp, #6848]
  402f1c:	str	x7, [sp, #6840]
  402f20:	str	x19, [sp, #2032]
  402f24:	str	x19, [sp, #2024]
  402f28:	str	x8, [sp, #2016]
  402f2c:	stur	wzr, [x29, #-4]
  402f30:	stur	wzr, [x29, #-8]
  402f34:	str	wzr, [x9]
  402f38:	str	w10, [x11]
  402f3c:	str	x9, [sp, #1048]
  402f40:	str	x11, [sp, #1040]
  402f44:	str	x12, [sp, #1032]
  402f48:	str	x13, [sp, #1024]
  402f4c:	str	x14, [sp, #1016]
  402f50:	str	x15, [sp, #1008]
  402f54:	str	x16, [sp, #1000]
  402f58:	str	x17, [sp, #992]
  402f5c:	str	x18, [sp, #984]
  402f60:	str	x0, [sp, #976]
  402f64:	str	x1, [sp, #968]
  402f68:	str	x2, [sp, #960]
  402f6c:	str	x3, [sp, #952]
  402f70:	str	x4, [sp, #944]
  402f74:	str	x5, [sp, #936]
  402f78:	str	x6, [sp, #928]
  402f7c:	b	402f8c <sqrt@plt+0x11fc>
  402f80:	ldr	x8, [sp, #6840]
  402f84:	add	x8, x8, #0x2
  402f88:	str	x8, [sp, #6840]
  402f8c:	ldur	w8, [x29, #-4]
  402f90:	ldr	x9, [sp, #6840]
  402f94:	strh	w8, [x9]
  402f98:	ldr	x9, [sp, #6848]
  402f9c:	ldr	x10, [sp, #2016]
  402fa0:	mov	x11, #0x2                   	// #2
  402fa4:	mul	x10, x11, x10
  402fa8:	add	x9, x9, x10
  402fac:	mov	x10, #0xfffffffffffffffe    	// #-2
  402fb0:	add	x9, x9, x10
  402fb4:	ldr	x10, [sp, #6840]
  402fb8:	cmp	x9, x10
  402fbc:	b.hi	403170 <sqrt@plt+0x13e0>  // b.pmore
  402fc0:	ldr	x8, [sp, #6840]
  402fc4:	ldr	x9, [sp, #6848]
  402fc8:	subs	x8, x8, x9
  402fcc:	mov	x9, #0x2                   	// #2
  402fd0:	sdiv	x8, x8, x9
  402fd4:	add	x8, x8, #0x1
  402fd8:	str	x8, [sp, #1952]
  402fdc:	ldr	x8, [sp, #2016]
  402fe0:	mov	x9, #0x2710                	// #10000
  402fe4:	cmp	x9, x8
  402fe8:	b.hi	402ff0 <sqrt@plt+0x1260>  // b.pmore
  402fec:	b	407298 <sqrt@plt+0x5508>
  402ff0:	ldr	x8, [sp, #2016]
  402ff4:	mov	x9, #0x2                   	// #2
  402ff8:	mul	x8, x8, x9
  402ffc:	str	x8, [sp, #2016]
  403000:	ldr	x8, [sp, #2016]
  403004:	mov	x9, #0x2710                	// #10000
  403008:	cmp	x9, x8
  40300c:	b.cs	403018 <sqrt@plt+0x1288>  // b.hs, b.nlast
  403010:	mov	x8, #0x2710                	// #10000
  403014:	str	x8, [sp, #2016]
  403018:	ldr	x8, [sp, #6848]
  40301c:	str	x8, [sp, #1944]
  403020:	ldr	x8, [sp, #2016]
  403024:	mov	x9, #0x1a                  	// #26
  403028:	mul	x8, x8, x9
  40302c:	add	x0, x8, #0x17
  403030:	bl	401c90 <malloc@plt>
  403034:	str	x0, [sp, #1936]
  403038:	ldr	x8, [sp, #1936]
  40303c:	cbnz	x8, 403044 <sqrt@plt+0x12b4>
  403040:	b	407298 <sqrt@plt+0x5508>
  403044:	ldr	x0, [sp, #1936]
  403048:	ldr	x1, [sp, #6848]
  40304c:	ldr	x8, [sp, #1952]
  403050:	mov	x9, #0x2                   	// #2
  403054:	mul	x2, x8, x9
  403058:	str	x9, [sp, #920]
  40305c:	bl	401940 <memcpy@plt>
  403060:	ldr	x8, [sp, #1936]
  403064:	str	x8, [sp, #6848]
  403068:	ldr	x8, [sp, #2016]
  40306c:	ldr	x9, [sp, #920]
  403070:	mul	x8, x8, x9
  403074:	add	x8, x8, #0x17
  403078:	str	x8, [sp, #1928]
  40307c:	ldr	x8, [sp, #1928]
  403080:	mov	x10, #0x18                  	// #24
  403084:	udiv	x8, x8, x10
  403088:	ldr	x10, [sp, #1936]
  40308c:	mov	x11, #0x18                  	// #24
  403090:	mul	x8, x11, x8
  403094:	add	x8, x10, x8
  403098:	str	x8, [sp, #1936]
  40309c:	ldr	x0, [sp, #1936]
  4030a0:	ldr	x1, [sp, #2032]
  4030a4:	ldr	x8, [sp, #1952]
  4030a8:	mov	x9, #0x18                  	// #24
  4030ac:	mul	x2, x8, x9
  4030b0:	str	x9, [sp, #912]
  4030b4:	bl	401940 <memcpy@plt>
  4030b8:	ldr	x8, [sp, #1936]
  4030bc:	str	x8, [sp, #2032]
  4030c0:	ldr	x8, [sp, #2016]
  4030c4:	ldr	x9, [sp, #912]
  4030c8:	mul	x8, x8, x9
  4030cc:	add	x8, x8, #0x17
  4030d0:	str	x8, [sp, #1920]
  4030d4:	ldr	x8, [sp, #1920]
  4030d8:	udiv	x8, x8, x9
  4030dc:	ldr	x10, [sp, #1936]
  4030e0:	mov	x11, #0x18                  	// #24
  4030e4:	mul	x8, x11, x8
  4030e8:	add	x8, x10, x8
  4030ec:	str	x8, [sp, #1936]
  4030f0:	ldr	x8, [sp, #1944]
  4030f4:	add	x9, sp, #0x1, lsl #12
  4030f8:	add	x9, x9, #0xac8
  4030fc:	cmp	x8, x9
  403100:	b.eq	40310c <sqrt@plt+0x137c>  // b.none
  403104:	ldr	x0, [sp, #1944]
  403108:	bl	401a30 <free@plt>
  40310c:	ldr	x8, [sp, #6848]
  403110:	ldr	x9, [sp, #1952]
  403114:	mov	x10, #0x2                   	// #2
  403118:	mul	x9, x10, x9
  40311c:	add	x8, x8, x9
  403120:	mov	x9, #0xfffffffffffffffe    	// #-2
  403124:	add	x8, x8, x9
  403128:	str	x8, [sp, #6840]
  40312c:	ldr	x8, [sp, #2032]
  403130:	ldr	x11, [sp, #1952]
  403134:	mov	x12, #0x18                  	// #24
  403138:	mul	x11, x12, x11
  40313c:	add	x8, x8, x11
  403140:	mov	x11, #0xffffffffffffffe8    	// #-24
  403144:	add	x8, x8, x11
  403148:	str	x8, [sp, #2024]
  40314c:	ldr	x8, [sp, #6848]
  403150:	ldr	x11, [sp, #2016]
  403154:	mul	x10, x10, x11
  403158:	add	x8, x8, x10
  40315c:	add	x8, x8, x9
  403160:	ldr	x9, [sp, #6840]
  403164:	cmp	x8, x9
  403168:	b.hi	403170 <sqrt@plt+0x13e0>  // b.pmore
  40316c:	b	40728c <sqrt@plt+0x54fc>
  403170:	ldur	w8, [x29, #-4]
  403174:	cmp	w8, #0x6
  403178:	b.ne	403180 <sqrt@plt+0x13f0>  // b.any
  40317c:	b	407284 <sqrt@plt+0x54f4>
  403180:	ldursw	x8, [x29, #-4]
  403184:	adrp	x9, 423000 <_ZdlPvm@@Base+0x948>
  403188:	add	x9, x9, #0xf80
  40318c:	ldrsh	w10, [x9, x8, lsl #1]
  403190:	str	w10, [sp, #2012]
  403194:	ldr	w10, [sp, #2012]
  403198:	mov	w11, #0xffffff10            	// #-240
  40319c:	cmp	w10, w11
  4031a0:	b.ne	4031a8 <sqrt@plt+0x1418>  // b.any
  4031a4:	b	4032f0 <sqrt@plt+0x1560>
  4031a8:	ldr	x8, [sp, #1040]
  4031ac:	ldr	w9, [x8]
  4031b0:	mov	w10, #0xfffffffe            	// #-2
  4031b4:	cmp	w9, w10
  4031b8:	b.ne	4031c8 <sqrt@plt+0x1438>  // b.any
  4031bc:	bl	40d604 <sqrt@plt+0xb874>
  4031c0:	ldr	x8, [sp, #1040]
  4031c4:	str	w0, [x8]
  4031c8:	ldr	x8, [sp, #1040]
  4031cc:	ldr	w9, [x8]
  4031d0:	cmp	w9, #0x0
  4031d4:	cset	w9, gt
  4031d8:	tbnz	w9, #0, 4031ec <sqrt@plt+0x145c>
  4031dc:	str	wzr, [sp, #2004]
  4031e0:	ldr	x8, [sp, #1040]
  4031e4:	str	wzr, [x8]
  4031e8:	b	403224 <sqrt@plt+0x1494>
  4031ec:	ldr	x8, [sp, #1040]
  4031f0:	ldr	w9, [x8]
  4031f4:	cmp	w9, #0x17b
  4031f8:	b.hi	403214 <sqrt@plt+0x1484>  // b.pmore
  4031fc:	ldr	x8, [sp, #1040]
  403200:	ldrsw	x9, [x8]
  403204:	ldr	x10, [sp, #1032]
  403208:	ldrb	w11, [x10, x9]
  40320c:	str	w11, [sp, #908]
  403210:	b	40321c <sqrt@plt+0x148c>
  403214:	mov	w8, #0x2                   	// #2
  403218:	str	w8, [sp, #908]
  40321c:	ldr	w8, [sp, #908]
  403220:	str	w8, [sp, #2004]
  403224:	ldr	w8, [sp, #2004]
  403228:	ldr	w9, [sp, #2012]
  40322c:	add	w8, w9, w8
  403230:	str	w8, [sp, #2012]
  403234:	ldr	w8, [sp, #2012]
  403238:	cmp	w8, #0x0
  40323c:	cset	w8, lt  // lt = tstop
  403240:	tbnz	w8, #0, 40326c <sqrt@plt+0x14dc>
  403244:	ldr	w8, [sp, #2012]
  403248:	mov	w9, #0x986                 	// #2438
  40324c:	cmp	w9, w8
  403250:	b.lt	40326c <sqrt@plt+0x14dc>  // b.tstop
  403254:	ldrsw	x8, [sp, #2012]
  403258:	ldr	x9, [sp, #1024]
  40325c:	ldrsh	w10, [x9, x8, lsl #1]
  403260:	ldr	w11, [sp, #2004]
  403264:	cmp	w10, w11
  403268:	b.eq	403270 <sqrt@plt+0x14e0>  // b.none
  40326c:	b	4032f0 <sqrt@plt+0x1560>
  403270:	ldrsw	x8, [sp, #2012]
  403274:	ldr	x9, [sp, #1016]
  403278:	ldrsh	w10, [x9, x8, lsl #1]
  40327c:	str	w10, [sp, #2012]
  403280:	ldr	w10, [sp, #2012]
  403284:	cmp	w10, #0x0
  403288:	cset	w10, gt
  40328c:	tbnz	w10, #0, 4032a4 <sqrt@plt+0x1514>
  403290:	ldr	w8, [sp, #2012]
  403294:	mov	w9, wzr
  403298:	subs	w8, w9, w8
  40329c:	str	w8, [sp, #2012]
  4032a0:	b	403310 <sqrt@plt+0x1580>
  4032a4:	ldur	w8, [x29, #-8]
  4032a8:	cbz	w8, 4032b8 <sqrt@plt+0x1528>
  4032ac:	ldur	w8, [x29, #-8]
  4032b0:	subs	w8, w8, #0x1
  4032b4:	stur	w8, [x29, #-8]
  4032b8:	mov	w8, #0xfffffffe            	// #-2
  4032bc:	ldr	x9, [sp, #1040]
  4032c0:	str	w8, [x9]
  4032c4:	ldr	w8, [sp, #2012]
  4032c8:	stur	w8, [x29, #-4]
  4032cc:	ldr	x10, [sp, #2024]
  4032d0:	add	x11, x10, #0x18
  4032d4:	str	x11, [sp, #2024]
  4032d8:	ldr	x11, [sp, #1008]
  4032dc:	ldr	q0, [x11]
  4032e0:	stur	q0, [x10, #24]
  4032e4:	ldr	x12, [x11, #16]
  4032e8:	str	x12, [x10, #40]
  4032ec:	b	402f80 <sqrt@plt+0x11f0>
  4032f0:	ldursw	x8, [x29, #-4]
  4032f4:	adrp	x9, 426000 <_ZdlPvm@@Base+0x3948>
  4032f8:	add	x9, x9, #0xaa4
  4032fc:	ldrh	w10, [x9, x8, lsl #1]
  403300:	str	w10, [sp, #2012]
  403304:	ldr	w10, [sp, #2012]
  403308:	cbnz	w10, 403310 <sqrt@plt+0x1580>
  40330c:	b	407088 <sqrt@plt+0x52f8>
  403310:	ldrsw	x8, [sp, #2012]
  403314:	adrp	x9, 426000 <_ZdlPvm@@Base+0x3948>
  403318:	add	x9, x9, #0xe30
  40331c:	ldrb	w10, [x9, x8]
  403320:	str	w10, [sp, #1964]
  403324:	ldr	x8, [sp, #2024]
  403328:	ldr	w10, [sp, #1964]
  40332c:	mov	w11, #0x1                   	// #1
  403330:	subs	w10, w11, w10
  403334:	mov	w0, w10
  403338:	sxtw	x9, w0
  40333c:	mov	x12, #0x18                  	// #24
  403340:	mul	x9, x12, x9
  403344:	add	x8, x8, x9
  403348:	ldr	q0, [x8]
  40334c:	str	q0, [sp, #1968]
  403350:	ldr	x8, [x8, #16]
  403354:	str	x8, [sp, #1984]
  403358:	ldr	w10, [sp, #2012]
  40335c:	subs	w10, w10, #0x3
  403360:	mov	w8, w10
  403364:	ubfx	x8, x8, #0, #32
  403368:	cmp	x8, #0x101
  40336c:	str	x8, [sp, #896]
  403370:	b.hi	406f74 <sqrt@plt+0x51e4>  // b.pmore
  403374:	adrp	x8, 423000 <_ZdlPvm@@Base+0x948>
  403378:	add	x8, x8, #0xb28
  40337c:	ldr	x11, [sp, #896]
  403380:	ldrsw	x10, [x8, x11, lsl #2]
  403384:	add	x9, x8, x10
  403388:	br	x9
  40338c:	ldr	x8, [sp, #992]
  403390:	ldr	x9, [x8]
  403394:	cbz	x9, 4033a4 <sqrt@plt+0x1614>
  403398:	ldr	x8, [sp, #992]
  40339c:	ldr	x0, [x8]
  4033a0:	bl	41759c <sqrt@plt+0x1580c>
  4033a4:	b	406f74 <sqrt@plt+0x51e4>
  4033a8:	ldr	x8, [sp, #2024]
  4033ac:	ldur	q0, [x8, #-24]
  4033b0:	str	q0, [sp, #1968]
  4033b4:	ldur	x8, [x8, #-8]
  4033b8:	str	x8, [sp, #1984]
  4033bc:	b	406f74 <sqrt@plt+0x51e4>
  4033c0:	ldr	x8, [sp, #2024]
  4033c4:	ldr	q0, [x8]
  4033c8:	str	q0, [sp, #1968]
  4033cc:	ldr	x8, [x8, #16]
  4033d0:	str	x8, [sp, #1984]
  4033d4:	b	406f74 <sqrt@plt+0x51e4>
  4033d8:	ldr	x8, [sp, #2024]
  4033dc:	ldur	q0, [x8, #-48]
  4033e0:	str	q0, [sp, #1968]
  4033e4:	ldur	x8, [x8, #-32]
  4033e8:	str	x8, [sp, #1984]
  4033ec:	b	406f74 <sqrt@plt+0x51e4>
  4033f0:	ldr	x8, [sp, #928]
  4033f4:	ldr	x9, [x8]
  4033f8:	str	x9, [sp, #888]
  4033fc:	cbz	x9, 403408 <sqrt@plt+0x1678>
  403400:	ldr	x0, [sp, #888]
  403404:	bl	401c10 <_ZdaPv@plt>
  403408:	ldr	x8, [sp, #2024]
  40340c:	ldr	x0, [x8]
  403410:	bl	4019a0 <strlen@plt>
  403414:	add	x0, x0, #0x1
  403418:	bl	401920 <_Znam@plt>
  40341c:	ldr	x8, [sp, #928]
  403420:	str	x0, [x8]
  403424:	ldr	x0, [x8]
  403428:	ldr	x9, [sp, #2024]
  40342c:	ldr	x1, [x9]
  403430:	bl	401ad0 <strcpy@plt>
  403434:	ldr	x8, [sp, #2024]
  403438:	ldr	x8, [x8]
  40343c:	str	x8, [sp, #880]
  403440:	cbz	x8, 40344c <sqrt@plt+0x16bc>
  403444:	ldr	x0, [sp, #880]
  403448:	bl	401c10 <_ZdaPv@plt>
  40344c:	b	406f74 <sqrt@plt+0x51e4>
  403450:	ldr	x8, [sp, #2024]
  403454:	mov	x9, #0xffffffffffffffd0    	// #-48
  403458:	add	x8, x8, x9
  40345c:	ldr	x0, [x8]
  403460:	ldr	x8, [sp, #2024]
  403464:	ldr	d0, [x8]
  403468:	str	x9, [sp, #872]
  40346c:	bl	4073d0 <sqrt@plt+0x5640>
  403470:	ldr	x8, [sp, #2024]
  403474:	ldr	x9, [sp, #872]
  403478:	add	x8, x8, x9
  40347c:	ldr	x0, [x8]
  403480:	bl	401a30 <free@plt>
  403484:	b	406f74 <sqrt@plt+0x51e4>
  403488:	ldr	x8, [sp, #2024]
  40348c:	mov	x9, #0xffffffffffffffb8    	// #-72
  403490:	add	x8, x8, x9
  403494:	ldr	x0, [x8]
  403498:	bl	407500 <sqrt@plt+0x5770>
  40349c:	str	x0, [sp, #1912]
  4034a0:	ldr	x8, [sp, #1912]
  4034a4:	cbnz	x8, 4034e4 <sqrt@plt+0x1754>
  4034a8:	ldr	x8, [sp, #2024]
  4034ac:	mov	x9, #0xffffffffffffffb8    	// #-72
  4034b0:	add	x8, x8, x9
  4034b4:	ldr	x1, [x8]
  4034b8:	add	x8, sp, #0x768
  4034bc:	mov	x0, x8
  4034c0:	str	x8, [sp, #864]
  4034c4:	bl	420188 <sqrt@plt+0x1e3f8>
  4034c8:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  4034cc:	add	x0, x0, #0x2df
  4034d0:	ldr	x1, [sp, #864]
  4034d4:	ldr	x2, [sp, #1000]
  4034d8:	ldr	x3, [sp, #1000]
  4034dc:	bl	408e18 <sqrt@plt+0x7088>
  4034e0:	b	40728c <sqrt@plt+0x54fc>
  4034e4:	ldr	x8, [sp, #1912]
  4034e8:	mov	x9, xzr
  4034ec:	str	x9, [x8]
  4034f0:	ldr	x8, [sp, #2024]
  4034f4:	ldr	x8, [x8]
  4034f8:	ldr	x9, [sp, #1912]
  4034fc:	str	x8, [x9, #8]
  403500:	ldr	x8, [sp, #1912]
  403504:	fmov	d0, xzr
  403508:	str	d0, [x8, #16]
  40350c:	ldr	x8, [sp, #2024]
  403510:	mov	x9, #0xffffffffffffffb8    	// #-72
  403514:	add	x8, x8, x9
  403518:	ldr	x0, [x8]
  40351c:	bl	401a30 <free@plt>
  403520:	b	406f74 <sqrt@plt+0x51e4>
  403524:	mov	w8, #0x1                   	// #1
  403528:	ldr	x9, [sp, #976]
  40352c:	str	w8, [x9]
  403530:	b	406f74 <sqrt@plt+0x51e4>
  403534:	mov	w8, #0x3                   	// #3
  403538:	ldr	x9, [sp, #976]
  40353c:	str	w8, [x9]
  403540:	b	406f74 <sqrt@plt+0x51e4>
  403544:	mov	w8, #0x2                   	// #2
  403548:	ldr	x9, [sp, #976]
  40354c:	str	w8, [x9]
  403550:	b	406f74 <sqrt@plt+0x51e4>
  403554:	ldr	x8, [sp, #976]
  403558:	str	wzr, [x8]
  40355c:	b	406f74 <sqrt@plt+0x51e4>
  403560:	ldr	x8, [sp, #2024]
  403564:	ldr	x0, [x8]
  403568:	ldr	x8, [sp, #2024]
  40356c:	ldr	x1, [x8, #8]
  403570:	ldr	x8, [sp, #2024]
  403574:	ldr	w2, [x8, #16]
  403578:	bl	4113a0 <sqrt@plt+0xf610>
  40357c:	ldr	x8, [sp, #992]
  403580:	str	x0, [sp, #856]
  403584:	mov	x0, x8
  403588:	ldr	x1, [sp, #856]
  40358c:	bl	4114ec <sqrt@plt+0xf75c>
  403590:	b	406f74 <sqrt@plt+0x51e4>
  403594:	ldr	x8, [sp, #2024]
  403598:	ldr	x0, [x8]
  40359c:	ldr	x8, [sp, #2024]
  4035a0:	ldr	x1, [x8, #8]
  4035a4:	ldr	x8, [sp, #2024]
  4035a8:	ldr	w2, [x8, #16]
  4035ac:	bl	4113a0 <sqrt@plt+0xf610>
  4035b0:	ldr	x8, [sp, #992]
  4035b4:	str	x0, [sp, #848]
  4035b8:	mov	x0, x8
  4035bc:	ldr	x1, [sp, #848]
  4035c0:	bl	4114ec <sqrt@plt+0xf75c>
  4035c4:	b	406f74 <sqrt@plt+0x51e4>
  4035c8:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  4035cc:	add	x8, x8, #0xbd0
  4035d0:	ldr	x0, [x8]
  4035d4:	ldr	x8, [sp, #2024]
  4035d8:	ldr	x2, [x8]
  4035dc:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7948>
  4035e0:	add	x1, x1, #0x54
  4035e4:	bl	4019b0 <fprintf@plt>
  4035e8:	ldr	x8, [sp, #2024]
  4035ec:	ldr	x8, [x8]
  4035f0:	str	x8, [sp, #840]
  4035f4:	cbz	x8, 403600 <sqrt@plt+0x1870>
  4035f8:	ldr	x0, [sp, #840]
  4035fc:	bl	401c10 <_ZdaPv@plt>
  403600:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  403604:	add	x8, x8, #0xbd0
  403608:	ldr	x0, [x8]
  40360c:	bl	401bf0 <fflush@plt>
  403610:	b	406f74 <sqrt@plt+0x51e4>
  403614:	mov	w8, #0x1                   	// #1
  403618:	ldr	x9, [sp, #936]
  40361c:	str	w8, [x9]
  403620:	b	406f74 <sqrt@plt+0x51e4>
  403624:	ldr	x8, [sp, #936]
  403628:	str	wzr, [x8]
  40362c:	adrp	x9, 43f000 <_Znam@GLIBCXX_3.4>
  403630:	add	x9, x9, #0xa90
  403634:	ldr	w10, [x9]
  403638:	cbz	w10, 403670 <sqrt@plt+0x18e0>
  40363c:	ldr	x8, [sp, #2024]
  403640:	ldr	x1, [x8]
  403644:	add	x8, sp, #0x758
  403648:	mov	x0, x8
  40364c:	str	x8, [sp, #832]
  403650:	bl	420188 <sqrt@plt+0x1e3f8>
  403654:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  403658:	add	x0, x0, #0x2f9
  40365c:	ldr	x1, [sp, #832]
  403660:	ldr	x2, [sp, #1000]
  403664:	ldr	x3, [sp, #1000]
  403668:	bl	408e18 <sqrt@plt+0x7088>
  40366c:	b	40367c <sqrt@plt+0x18ec>
  403670:	ldr	x8, [sp, #2024]
  403674:	ldr	x0, [x8]
  403678:	bl	401c30 <system@plt>
  40367c:	ldr	x8, [sp, #2024]
  403680:	ldr	x8, [x8]
  403684:	str	x8, [sp, #824]
  403688:	cbz	x8, 403694 <sqrt@plt+0x1904>
  40368c:	ldr	x0, [sp, #824]
  403690:	bl	401c10 <_ZdaPv@plt>
  403694:	b	406f74 <sqrt@plt+0x51e4>
  403698:	ldr	x8, [sp, #1040]
  40369c:	ldr	w9, [x8]
  4036a0:	cmp	w9, #0x0
  4036a4:	cset	w9, ge  // ge = tcont
  4036a8:	tbnz	w9, #0, 4036b0 <sqrt@plt+0x1920>
  4036ac:	bl	40d5b0 <sqrt@plt+0xb820>
  4036b0:	ldr	x8, [sp, #2024]
  4036b4:	ldr	x0, [x8]
  4036b8:	bl	40c4b8 <sqrt@plt+0xa728>
  4036bc:	b	406f74 <sqrt@plt+0x51e4>
  4036c0:	mov	w8, #0x2                   	// #2
  4036c4:	ldr	x9, [sp, #936]
  4036c8:	str	w8, [x9]
  4036cc:	b	406f74 <sqrt@plt+0x51e4>
  4036d0:	ldr	x8, [sp, #936]
  4036d4:	str	wzr, [x8]
  4036d8:	b	406f74 <sqrt@plt+0x51e4>
  4036dc:	ldr	x8, [sp, #1040]
  4036e0:	ldr	w9, [x8]
  4036e4:	cmp	w9, #0x0
  4036e8:	cset	w9, ge  // ge = tcont
  4036ec:	tbnz	w9, #0, 4036f4 <sqrt@plt+0x1964>
  4036f0:	bl	40d5b0 <sqrt@plt+0xb820>
  4036f4:	ldr	x8, [sp, #2024]
  4036f8:	mov	x9, #0xffffffffffffff88    	// #-120
  4036fc:	add	x8, x8, x9
  403700:	ldr	x0, [x8]
  403704:	ldr	x8, [sp, #2024]
  403708:	mov	x9, #0xffffffffffffffd0    	// #-48
  40370c:	add	x8, x8, x9
  403710:	ldr	x1, [x8]
  403714:	ldr	x8, [sp, #2024]
  403718:	ldr	x2, [x8]
  40371c:	str	x9, [sp, #816]
  403720:	bl	40d184 <sqrt@plt+0xb3f4>
  403724:	ldr	x8, [sp, #2024]
  403728:	ldr	x9, [sp, #816]
  40372c:	add	x8, x8, x9
  403730:	ldr	x8, [x8]
  403734:	str	x8, [sp, #808]
  403738:	cbz	x8, 403744 <sqrt@plt+0x19b4>
  40373c:	ldr	x0, [sp, #808]
  403740:	bl	401c10 <_ZdaPv@plt>
  403744:	ldr	x8, [sp, #2024]
  403748:	ldr	x8, [x8]
  40374c:	str	x8, [sp, #800]
  403750:	cbz	x8, 40375c <sqrt@plt+0x19cc>
  403754:	ldr	x0, [sp, #800]
  403758:	bl	401c10 <_ZdaPv@plt>
  40375c:	b	406f74 <sqrt@plt+0x51e4>
  403760:	mov	w8, #0x2                   	// #2
  403764:	ldr	x9, [sp, #936]
  403768:	str	w8, [x9]
  40376c:	b	406f74 <sqrt@plt+0x51e4>
  403770:	ldr	x8, [sp, #936]
  403774:	str	wzr, [x8]
  403778:	b	406f74 <sqrt@plt+0x51e4>
  40377c:	ldr	x8, [sp, #1040]
  403780:	ldr	w9, [x8]
  403784:	cmp	w9, #0x0
  403788:	cset	w9, ge  // ge = tcont
  40378c:	tbnz	w9, #0, 403794 <sqrt@plt+0x1a04>
  403790:	bl	40d5b0 <sqrt@plt+0xb820>
  403794:	ldr	x8, [sp, #2024]
  403798:	mov	x9, #0xffffffffffffffd0    	// #-48
  40379c:	add	x8, x8, x9
  4037a0:	ldr	x0, [x8]
  4037a4:	ldr	x8, [sp, #2024]
  4037a8:	ldr	x1, [x8]
  4037ac:	str	x9, [sp, #792]
  4037b0:	bl	40d2c4 <sqrt@plt+0xb534>
  4037b4:	ldr	x8, [sp, #2024]
  4037b8:	ldr	x9, [sp, #792]
  4037bc:	add	x8, x8, x9
  4037c0:	ldr	x8, [x8]
  4037c4:	str	x8, [sp, #784]
  4037c8:	cbz	x8, 4037d4 <sqrt@plt+0x1a44>
  4037cc:	ldr	x0, [sp, #784]
  4037d0:	bl	401c10 <_ZdaPv@plt>
  4037d4:	ldr	x8, [sp, #2024]
  4037d8:	ldr	x8, [x8]
  4037dc:	str	x8, [sp, #776]
  4037e0:	cbz	x8, 4037ec <sqrt@plt+0x1a5c>
  4037e4:	ldr	x0, [sp, #776]
  4037e8:	bl	401c10 <_ZdaPv@plt>
  4037ec:	b	406f74 <sqrt@plt+0x51e4>
  4037f0:	mov	w8, #0x1                   	// #1
  4037f4:	ldr	x9, [sp, #936]
  4037f8:	str	w8, [x9]
  4037fc:	b	406f74 <sqrt@plt+0x51e4>
  403800:	ldr	x8, [sp, #936]
  403804:	str	wzr, [x8]
  403808:	ldr	x9, [sp, #1040]
  40380c:	ldr	w10, [x9]
  403810:	cmp	w10, #0x0
  403814:	cset	w10, ge  // ge = tcont
  403818:	tbnz	w10, #0, 403820 <sqrt@plt+0x1a90>
  40381c:	bl	40d5b0 <sqrt@plt+0xb820>
  403820:	ldr	x8, [sp, #2024]
  403824:	mov	x9, #0xffffffffffffff40    	// #-192
  403828:	add	x8, x8, x9
  40382c:	ldr	x0, [x8]
  403830:	ldr	x8, [sp, #2024]
  403834:	ldur	d0, [x8, #-144]
  403838:	ldr	x8, [sp, #2024]
  40383c:	ldur	d1, [x8, #-96]
  403840:	ldr	x8, [sp, #2024]
  403844:	ldur	w1, [x8, #-64]
  403848:	ldr	x8, [sp, #2024]
  40384c:	ldur	d2, [x8, #-72]
  403850:	ldr	x8, [sp, #2024]
  403854:	ldr	x2, [x8]
  403858:	bl	40c3b8 <sqrt@plt+0xa628>
  40385c:	b	406f74 <sqrt@plt+0x51e4>
  403860:	ldr	x8, [sp, #1040]
  403864:	ldr	w9, [x8]
  403868:	cmp	w9, #0x0
  40386c:	cset	w9, ge  // ge = tcont
  403870:	tbnz	w9, #0, 403878 <sqrt@plt+0x1ae8>
  403874:	bl	40d5b0 <sqrt@plt+0xb820>
  403878:	ldr	x8, [sp, #2024]
  40387c:	ldr	d0, [x8]
  403880:	fcmp	d0, #0.0
  403884:	cset	w9, ne  // ne = any
  403888:	tbnz	w9, #0, 403890 <sqrt@plt+0x1b00>
  40388c:	b	40389c <sqrt@plt+0x1b0c>
  403890:	ldr	x8, [sp, #2024]
  403894:	ldr	x0, [x8, #8]
  403898:	bl	40d334 <sqrt@plt+0xb5a4>
  40389c:	ldr	x8, [sp, #2024]
  4038a0:	ldr	x8, [x8, #8]
  4038a4:	str	x8, [sp, #768]
  4038a8:	cbz	x8, 4038b4 <sqrt@plt+0x1b24>
  4038ac:	ldr	x0, [sp, #768]
  4038b0:	bl	401c10 <_ZdaPv@plt>
  4038b4:	b	406f74 <sqrt@plt+0x51e4>
  4038b8:	mov	w8, #0x1                   	// #1
  4038bc:	ldr	x9, [sp, #936]
  4038c0:	str	w8, [x9]
  4038c4:	b	406f74 <sqrt@plt+0x51e4>
  4038c8:	ldr	x8, [sp, #936]
  4038cc:	str	wzr, [x8]
  4038d0:	ldr	x9, [sp, #1040]
  4038d4:	ldr	w10, [x9]
  4038d8:	cmp	w10, #0x0
  4038dc:	cset	w10, ge  // ge = tcont
  4038e0:	tbnz	w10, #0, 4038e8 <sqrt@plt+0x1b58>
  4038e4:	bl	40d5b0 <sqrt@plt+0xb820>
  4038e8:	ldr	x8, [sp, #2024]
  4038ec:	ldur	d0, [x8, #-72]
  4038f0:	fcmp	d0, #0.0
  4038f4:	cset	w9, ne  // ne = any
  4038f8:	tbnz	w9, #0, 403900 <sqrt@plt+0x1b70>
  4038fc:	b	403918 <sqrt@plt+0x1b88>
  403900:	ldr	x8, [sp, #2024]
  403904:	mov	x9, #0xffffffffffffffc0    	// #-64
  403908:	add	x8, x8, x9
  40390c:	ldr	x0, [x8]
  403910:	bl	40d334 <sqrt@plt+0xb5a4>
  403914:	b	403924 <sqrt@plt+0x1b94>
  403918:	ldr	x8, [sp, #2024]
  40391c:	ldr	x0, [x8]
  403920:	bl	40d334 <sqrt@plt+0xb5a4>
  403924:	ldr	x8, [sp, #2024]
  403928:	mov	x9, #0xffffffffffffffc0    	// #-64
  40392c:	add	x8, x8, x9
  403930:	ldr	x0, [x8]
  403934:	bl	401a30 <free@plt>
  403938:	ldr	x8, [sp, #2024]
  40393c:	ldr	x0, [x8]
  403940:	bl	401a30 <free@plt>
  403944:	b	406f74 <sqrt@plt+0x51e4>
  403948:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  40394c:	add	x0, x0, #0x314
  403950:	fmov	d0, #1.000000000000000000e+00
  403954:	bl	4073d0 <sqrt@plt+0x5640>
  403958:	b	406f74 <sqrt@plt+0x51e4>
  40395c:	ldr	x8, [sp, #2024]
  403960:	ldr	x0, [x8]
  403964:	bl	407594 <sqrt@plt+0x5804>
  403968:	ldr	x8, [sp, #2024]
  40396c:	ldr	x8, [x8]
  403970:	str	x8, [sp, #760]
  403974:	cbz	x8, 403980 <sqrt@plt+0x1bf0>
  403978:	ldr	x0, [sp, #760]
  40397c:	bl	401c10 <_ZdaPv@plt>
  403980:	b	406f74 <sqrt@plt+0x51e4>
  403984:	ldr	x8, [sp, #2024]
  403988:	ldr	x0, [x8]
  40398c:	bl	407594 <sqrt@plt+0x5804>
  403990:	ldr	x8, [sp, #2024]
  403994:	ldr	x8, [x8]
  403998:	str	x8, [sp, #752]
  40399c:	cbz	x8, 4039a8 <sqrt@plt+0x1c18>
  4039a0:	ldr	x0, [sp, #752]
  4039a4:	bl	401c10 <_ZdaPv@plt>
  4039a8:	b	406f74 <sqrt@plt+0x51e4>
  4039ac:	ldr	x8, [sp, #2024]
  4039b0:	ldr	x0, [x8]
  4039b4:	bl	407594 <sqrt@plt+0x5804>
  4039b8:	ldr	x8, [sp, #2024]
  4039bc:	ldr	x8, [x8]
  4039c0:	str	x8, [sp, #744]
  4039c4:	cbz	x8, 4039d0 <sqrt@plt+0x1c40>
  4039c8:	ldr	x0, [sp, #744]
  4039cc:	bl	401c10 <_ZdaPv@plt>
  4039d0:	b	406f74 <sqrt@plt+0x51e4>
  4039d4:	ldr	x8, [sp, #2024]
  4039d8:	ldr	q0, [x8]
  4039dc:	str	q0, [sp, #1968]
  4039e0:	ldr	x8, [x8, #16]
  4039e4:	str	x8, [sp, #1984]
  4039e8:	b	406f74 <sqrt@plt+0x51e4>
  4039ec:	ldr	x8, [sp, #2024]
  4039f0:	mov	x9, #0xffffffffffffffe8    	// #-24
  4039f4:	add	x8, x8, x9
  4039f8:	ldr	x0, [x8]
  4039fc:	str	x9, [sp, #736]
  403a00:	bl	4019a0 <strlen@plt>
  403a04:	ldr	x8, [sp, #2024]
  403a08:	ldr	x8, [x8]
  403a0c:	str	x0, [sp, #728]
  403a10:	mov	x0, x8
  403a14:	bl	4019a0 <strlen@plt>
  403a18:	ldr	x8, [sp, #728]
  403a1c:	add	x9, x8, x0
  403a20:	add	x0, x9, #0x1
  403a24:	bl	401920 <_Znam@plt>
  403a28:	str	x0, [sp, #1968]
  403a2c:	ldr	x0, [sp, #1968]
  403a30:	ldr	x8, [sp, #2024]
  403a34:	ldr	x9, [sp, #736]
  403a38:	add	x8, x8, x9
  403a3c:	ldr	x1, [x8]
  403a40:	bl	401ad0 <strcpy@plt>
  403a44:	ldr	x8, [sp, #1968]
  403a48:	ldr	x9, [sp, #2024]
  403a4c:	ldr	x1, [x9]
  403a50:	mov	x0, x8
  403a54:	bl	401d70 <strcat@plt>
  403a58:	ldr	x8, [sp, #2024]
  403a5c:	ldr	x9, [sp, #736]
  403a60:	add	x8, x8, x9
  403a64:	ldr	x8, [x8]
  403a68:	str	x8, [sp, #720]
  403a6c:	cbz	x8, 403a78 <sqrt@plt+0x1ce8>
  403a70:	ldr	x0, [sp, #720]
  403a74:	bl	401c10 <_ZdaPv@plt>
  403a78:	ldr	x8, [sp, #2024]
  403a7c:	ldr	x8, [x8]
  403a80:	str	x8, [sp, #712]
  403a84:	cbz	x8, 403a90 <sqrt@plt+0x1d00>
  403a88:	ldr	x0, [sp, #712]
  403a8c:	bl	401c10 <_ZdaPv@plt>
  403a90:	ldr	x8, [sp, #2024]
  403a94:	mov	x9, #0xfffffffffffffff0    	// #-16
  403a98:	add	x8, x8, x9
  403a9c:	ldr	x8, [x8]
  403aa0:	cbz	x8, 403acc <sqrt@plt+0x1d3c>
  403aa4:	ldr	x8, [sp, #2024]
  403aa8:	mov	x9, #0xfffffffffffffff0    	// #-16
  403aac:	add	x8, x8, x9
  403ab0:	ldr	x8, [x8]
  403ab4:	add	x9, sp, #0x7b0
  403ab8:	str	x8, [x9, #8]
  403abc:	ldr	x8, [sp, #2024]
  403ac0:	ldur	w10, [x8, #-8]
  403ac4:	str	w10, [sp, #1984]
  403ac8:	b	403af4 <sqrt@plt+0x1d64>
  403acc:	ldr	x8, [sp, #2024]
  403ad0:	ldr	x8, [x8, #8]
  403ad4:	cbz	x8, 403af4 <sqrt@plt+0x1d64>
  403ad8:	ldr	x8, [sp, #2024]
  403adc:	ldr	x8, [x8, #8]
  403ae0:	add	x9, sp, #0x7b0
  403ae4:	str	x8, [x9, #8]
  403ae8:	ldr	x8, [sp, #2024]
  403aec:	ldr	w10, [x8, #16]
  403af0:	str	w10, [sp, #1984]
  403af4:	b	406f74 <sqrt@plt+0x51e4>
  403af8:	mov	x0, #0xf                   	// #15
  403afc:	bl	401920 <_Znam@plt>
  403b00:	add	x8, sp, #0x7b0
  403b04:	str	x0, [sp, #1968]
  403b08:	ldr	x0, [sp, #1968]
  403b0c:	ldr	x9, [sp, #2024]
  403b10:	ldr	d0, [x9]
  403b14:	adrp	x1, 427000 <_ZdlPvm@@Base+0x4948>
  403b18:	add	x1, x1, #0x31e
  403b1c:	str	x8, [sp, #704]
  403b20:	bl	401ae0 <sprintf@plt>
  403b24:	mov	x8, xzr
  403b28:	ldr	x9, [sp, #704]
  403b2c:	str	x8, [x9, #8]
  403b30:	str	wzr, [sp, #1984]
  403b34:	b	406f74 <sqrt@plt+0x51e4>
  403b38:	ldr	x8, [sp, #2024]
  403b3c:	ldr	q0, [x8]
  403b40:	str	q0, [sp, #1968]
  403b44:	ldr	x8, [x8, #16]
  403b48:	str	x8, [sp, #1984]
  403b4c:	b	406f74 <sqrt@plt+0x51e4>
  403b50:	mov	x0, #0x1f                  	// #31
  403b54:	bl	401920 <_Znam@plt>
  403b58:	add	x8, sp, #0x7b0
  403b5c:	str	x0, [sp, #1968]
  403b60:	ldr	x0, [sp, #1968]
  403b64:	ldr	x9, [sp, #2024]
  403b68:	ldr	d0, [x9]
  403b6c:	ldr	x9, [sp, #2024]
  403b70:	ldr	d1, [x9, #8]
  403b74:	adrp	x1, 427000 <_ZdlPvm@@Base+0x4948>
  403b78:	add	x1, x1, #0x31a
  403b7c:	str	x8, [sp, #696]
  403b80:	bl	401ae0 <sprintf@plt>
  403b84:	mov	x8, xzr
  403b88:	ldr	x9, [sp, #696]
  403b8c:	str	x8, [x9, #8]
  403b90:	str	wzr, [sp, #1984]
  403b94:	b	406f74 <sqrt@plt+0x51e4>
  403b98:	mov	w8, #0x1                   	// #1
  403b9c:	ldr	x9, [sp, #936]
  403ba0:	str	w8, [x9]
  403ba4:	b	406f74 <sqrt@plt+0x51e4>
  403ba8:	ldr	x8, [sp, #936]
  403bac:	str	wzr, [x8]
  403bb0:	ldr	x9, [sp, #2024]
  403bb4:	ldur	x9, [x9, #-72]
  403bb8:	add	x10, sp, #0x7b0
  403bbc:	str	x9, [sp, #1968]
  403bc0:	ldr	x9, [sp, #2024]
  403bc4:	ldr	x9, [x9]
  403bc8:	str	x9, [x10, #8]
  403bcc:	b	406f74 <sqrt@plt+0x51e4>
  403bd0:	mov	x8, xzr
  403bd4:	str	x8, [sp, #1968]
  403bd8:	b	406f74 <sqrt@plt+0x51e4>
  403bdc:	ldr	x8, [sp, #2024]
  403be0:	ldr	x8, [x8]
  403be4:	str	x8, [sp, #1968]
  403be8:	b	406f74 <sqrt@plt+0x51e4>
  403bec:	ldr	x8, [sp, #2024]
  403bf0:	ldr	x8, [x8]
  403bf4:	str	x8, [sp, #1968]
  403bf8:	b	406f74 <sqrt@plt+0x51e4>
  403bfc:	ldr	x8, [sp, #2024]
  403c00:	ldr	x8, [x8]
  403c04:	str	x8, [sp, #1968]
  403c08:	b	406f74 <sqrt@plt+0x51e4>
  403c0c:	ldr	x8, [sp, #2024]
  403c10:	mov	x9, #0xffffffffffffffd0    	// #-48
  403c14:	add	x8, x8, x9
  403c18:	ldr	x0, [x8]
  403c1c:	ldr	x8, [sp, #2024]
  403c20:	ldr	x1, [x8]
  403c24:	str	x9, [sp, #688]
  403c28:	bl	401c60 <strcmp@plt>
  403c2c:	cmp	w0, #0x0
  403c30:	cset	w10, eq  // eq = none
  403c34:	and	w10, w10, #0x1
  403c38:	ucvtf	d0, w10
  403c3c:	str	d0, [sp, #1968]
  403c40:	ldr	x8, [sp, #2024]
  403c44:	ldr	x9, [sp, #688]
  403c48:	add	x8, x8, x9
  403c4c:	ldr	x8, [x8]
  403c50:	str	x8, [sp, #680]
  403c54:	cbz	x8, 403c60 <sqrt@plt+0x1ed0>
  403c58:	ldr	x0, [sp, #680]
  403c5c:	bl	401c10 <_ZdaPv@plt>
  403c60:	ldr	x8, [sp, #2024]
  403c64:	ldr	x8, [x8]
  403c68:	str	x8, [sp, #672]
  403c6c:	cbz	x8, 403c78 <sqrt@plt+0x1ee8>
  403c70:	ldr	x0, [sp, #672]
  403c74:	bl	401c10 <_ZdaPv@plt>
  403c78:	b	406f74 <sqrt@plt+0x51e4>
  403c7c:	ldr	x8, [sp, #2024]
  403c80:	mov	x9, #0xffffffffffffffd0    	// #-48
  403c84:	add	x8, x8, x9
  403c88:	ldr	x0, [x8]
  403c8c:	ldr	x8, [sp, #2024]
  403c90:	ldr	x1, [x8]
  403c94:	str	x9, [sp, #664]
  403c98:	bl	401c60 <strcmp@plt>
  403c9c:	cmp	w0, #0x0
  403ca0:	cset	w10, ne  // ne = any
  403ca4:	and	w10, w10, #0x1
  403ca8:	ucvtf	d0, w10
  403cac:	str	d0, [sp, #1968]
  403cb0:	ldr	x8, [sp, #2024]
  403cb4:	ldr	x9, [sp, #664]
  403cb8:	add	x8, x8, x9
  403cbc:	ldr	x8, [x8]
  403cc0:	str	x8, [sp, #656]
  403cc4:	cbz	x8, 403cd0 <sqrt@plt+0x1f40>
  403cc8:	ldr	x0, [sp, #656]
  403ccc:	bl	401c10 <_ZdaPv@plt>
  403cd0:	ldr	x8, [sp, #2024]
  403cd4:	ldr	x8, [x8]
  403cd8:	str	x8, [sp, #648]
  403cdc:	cbz	x8, 403ce8 <sqrt@plt+0x1f58>
  403ce0:	ldr	x0, [sp, #648]
  403ce4:	bl	401c10 <_ZdaPv@plt>
  403ce8:	b	406f74 <sqrt@plt+0x51e4>
  403cec:	ldr	x8, [sp, #2024]
  403cf0:	ldur	d0, [x8, #-48]
  403cf4:	fcmp	d0, #0.0
  403cf8:	cset	w9, ne  // ne = any
  403cfc:	mov	w10, #0x0                   	// #0
  403d00:	str	w10, [sp, #644]
  403d04:	tbnz	w9, #0, 403d0c <sqrt@plt+0x1f7c>
  403d08:	b	403d20 <sqrt@plt+0x1f90>
  403d0c:	ldr	x8, [sp, #2024]
  403d10:	ldr	d0, [x8]
  403d14:	fcmp	d0, #0.0
  403d18:	cset	w9, ne  // ne = any
  403d1c:	str	w9, [sp, #644]
  403d20:	ldr	w8, [sp, #644]
  403d24:	and	w8, w8, #0x1
  403d28:	ucvtf	d0, w8
  403d2c:	str	d0, [sp, #1968]
  403d30:	b	406f74 <sqrt@plt+0x51e4>
  403d34:	ldr	x8, [sp, #2024]
  403d38:	ldur	d0, [x8, #-48]
  403d3c:	fcmp	d0, #0.0
  403d40:	cset	w9, ne  // ne = any
  403d44:	mov	w10, #0x0                   	// #0
  403d48:	str	w10, [sp, #640]
  403d4c:	tbnz	w9, #0, 403d54 <sqrt@plt+0x1fc4>
  403d50:	b	403d68 <sqrt@plt+0x1fd8>
  403d54:	ldr	x8, [sp, #2024]
  403d58:	ldr	d0, [x8]
  403d5c:	fcmp	d0, #0.0
  403d60:	cset	w9, ne  // ne = any
  403d64:	str	w9, [sp, #640]
  403d68:	ldr	w8, [sp, #640]
  403d6c:	and	w8, w8, #0x1
  403d70:	ucvtf	d0, w8
  403d74:	str	d0, [sp, #1968]
  403d78:	b	406f74 <sqrt@plt+0x51e4>
  403d7c:	ldr	x8, [sp, #2024]
  403d80:	ldur	d0, [x8, #-48]
  403d84:	fcmp	d0, #0.0
  403d88:	cset	w9, ne  // ne = any
  403d8c:	mov	w10, #0x0                   	// #0
  403d90:	str	w10, [sp, #636]
  403d94:	tbnz	w9, #0, 403d9c <sqrt@plt+0x200c>
  403d98:	b	403db0 <sqrt@plt+0x2020>
  403d9c:	ldr	x8, [sp, #2024]
  403da0:	ldr	d0, [x8]
  403da4:	fcmp	d0, #0.0
  403da8:	cset	w9, ne  // ne = any
  403dac:	str	w9, [sp, #636]
  403db0:	ldr	w8, [sp, #636]
  403db4:	and	w8, w8, #0x1
  403db8:	ucvtf	d0, w8
  403dbc:	str	d0, [sp, #1968]
  403dc0:	b	406f74 <sqrt@plt+0x51e4>
  403dc4:	ldr	x8, [sp, #2024]
  403dc8:	ldur	d0, [x8, #-48]
  403dcc:	fcmp	d0, #0.0
  403dd0:	cset	w9, ne  // ne = any
  403dd4:	mov	w10, #0x1                   	// #1
  403dd8:	str	w10, [sp, #632]
  403ddc:	tbnz	w9, #0, 403df4 <sqrt@plt+0x2064>
  403de0:	ldr	x8, [sp, #2024]
  403de4:	ldr	d0, [x8]
  403de8:	fcmp	d0, #0.0
  403dec:	cset	w9, ne  // ne = any
  403df0:	str	w9, [sp, #632]
  403df4:	ldr	w8, [sp, #632]
  403df8:	and	w8, w8, #0x1
  403dfc:	ucvtf	d0, w8
  403e00:	str	d0, [sp, #1968]
  403e04:	b	406f74 <sqrt@plt+0x51e4>
  403e08:	ldr	x8, [sp, #2024]
  403e0c:	ldur	d0, [x8, #-48]
  403e10:	fcmp	d0, #0.0
  403e14:	cset	w9, ne  // ne = any
  403e18:	mov	w10, #0x1                   	// #1
  403e1c:	str	w10, [sp, #628]
  403e20:	tbnz	w9, #0, 403e38 <sqrt@plt+0x20a8>
  403e24:	ldr	x8, [sp, #2024]
  403e28:	ldr	d0, [x8]
  403e2c:	fcmp	d0, #0.0
  403e30:	cset	w9, ne  // ne = any
  403e34:	str	w9, [sp, #628]
  403e38:	ldr	w8, [sp, #628]
  403e3c:	and	w8, w8, #0x1
  403e40:	ucvtf	d0, w8
  403e44:	str	d0, [sp, #1968]
  403e48:	b	406f74 <sqrt@plt+0x51e4>
  403e4c:	ldr	x8, [sp, #2024]
  403e50:	ldur	d0, [x8, #-48]
  403e54:	fcmp	d0, #0.0
  403e58:	cset	w9, ne  // ne = any
  403e5c:	mov	w10, #0x1                   	// #1
  403e60:	str	w10, [sp, #624]
  403e64:	tbnz	w9, #0, 403e7c <sqrt@plt+0x20ec>
  403e68:	ldr	x8, [sp, #2024]
  403e6c:	ldr	d0, [x8]
  403e70:	fcmp	d0, #0.0
  403e74:	cset	w9, ne  // ne = any
  403e78:	str	w9, [sp, #624]
  403e7c:	ldr	w8, [sp, #624]
  403e80:	and	w8, w8, #0x1
  403e84:	ucvtf	d0, w8
  403e88:	str	d0, [sp, #1968]
  403e8c:	b	406f74 <sqrt@plt+0x51e4>
  403e90:	ldr	x8, [sp, #2024]
  403e94:	ldr	d0, [x8]
  403e98:	fcmp	d0, #0.0
  403e9c:	cset	w9, eq  // eq = none
  403ea0:	and	w9, w9, #0x1
  403ea4:	ucvtf	d0, w9
  403ea8:	str	d0, [sp, #1968]
  403eac:	b	406f74 <sqrt@plt+0x51e4>
  403eb0:	fmov	d0, #1.000000000000000000e+00
  403eb4:	str	d0, [sp, #1968]
  403eb8:	str	wzr, [sp, #1976]
  403ebc:	b	406f74 <sqrt@plt+0x51e4>
  403ec0:	ldr	x8, [sp, #2024]
  403ec4:	ldr	x8, [x8]
  403ec8:	str	x8, [sp, #1968]
  403ecc:	str	wzr, [sp, #1976]
  403ed0:	b	406f74 <sqrt@plt+0x51e4>
  403ed4:	ldr	x8, [sp, #2024]
  403ed8:	ldr	x8, [x8]
  403edc:	str	x8, [sp, #1968]
  403ee0:	mov	w9, #0x1                   	// #1
  403ee4:	str	w9, [sp, #1976]
  403ee8:	b	406f74 <sqrt@plt+0x51e4>
  403eec:	ldr	x8, [sp, #2024]
  403ef0:	ldr	x0, [x8]
  403ef4:	ldr	x1, [sp, #984]
  403ef8:	ldr	x2, [sp, #976]
  403efc:	bl	416e64 <sqrt@plt+0x150d4>
  403f00:	str	x0, [sp, #1968]
  403f04:	ldr	x8, [sp, #1968]
  403f08:	cbnz	x8, 403f10 <sqrt@plt+0x2180>
  403f0c:	b	40728c <sqrt@plt+0x54fc>
  403f10:	ldr	x8, [sp, #2024]
  403f14:	ldr	x8, [x8]
  403f18:	str	x8, [sp, #616]
  403f1c:	cbz	x8, 403f30 <sqrt@plt+0x21a0>
  403f20:	ldr	x0, [sp, #616]
  403f24:	bl	4110f4 <sqrt@plt+0xf364>
  403f28:	ldr	x0, [sp, #616]
  403f2c:	bl	42268c <_ZdlPv@@Base>
  403f30:	ldr	x8, [sp, #1968]
  403f34:	cbz	x8, 403f48 <sqrt@plt+0x21b8>
  403f38:	ldr	x1, [sp, #1968]
  403f3c:	ldr	x0, [sp, #992]
  403f40:	bl	4114ec <sqrt@plt+0xf75c>
  403f44:	b	403f5c <sqrt@plt+0x21cc>
  403f48:	ldr	x8, [sp, #984]
  403f4c:	ldr	x9, [x8]
  403f50:	str	x9, [sp, #1976]
  403f54:	ldr	x9, [x8, #8]
  403f58:	str	x9, [sp, #1984]
  403f5c:	b	406f74 <sqrt@plt+0x51e4>
  403f60:	ldr	x8, [sp, #2024]
  403f64:	ldr	q0, [x8]
  403f68:	add	x1, sp, #0x7b0
  403f6c:	str	q0, [sp, #1968]
  403f70:	ldr	x8, [x8, #16]
  403f74:	str	x8, [sp, #1984]
  403f78:	ldr	x8, [sp, #2024]
  403f7c:	mov	x9, #0xffffffffffffffb8    	// #-72
  403f80:	add	x8, x8, x9
  403f84:	ldr	x0, [x8]
  403f88:	str	x9, [sp, #608]
  403f8c:	bl	4076bc <sqrt@plt+0x592c>
  403f90:	ldr	x8, [sp, #2024]
  403f94:	ldr	x9, [sp, #608]
  403f98:	add	x8, x8, x9
  403f9c:	ldr	x0, [x8]
  403fa0:	bl	401a30 <free@plt>
  403fa4:	b	406f74 <sqrt@plt+0x51e4>
  403fa8:	add	x1, sp, #0x7b0
  403fac:	mov	x8, xzr
  403fb0:	str	x8, [sp, #1968]
  403fb4:	ldr	x8, [sp, #2024]
  403fb8:	ldr	x8, [x8]
  403fbc:	str	x8, [sp, #1976]
  403fc0:	ldr	x8, [sp, #2024]
  403fc4:	ldr	x8, [x8, #8]
  403fc8:	str	x8, [sp, #1984]
  403fcc:	ldr	x8, [sp, #2024]
  403fd0:	mov	x9, #0xffffffffffffffb8    	// #-72
  403fd4:	add	x8, x8, x9
  403fd8:	ldr	x0, [x8]
  403fdc:	str	x9, [sp, #600]
  403fe0:	bl	4076bc <sqrt@plt+0x592c>
  403fe4:	ldr	x8, [sp, #2024]
  403fe8:	ldr	x9, [sp, #600]
  403fec:	add	x8, x8, x9
  403ff0:	ldr	x0, [x8]
  403ff4:	bl	401a30 <free@plt>
  403ff8:	b	406f74 <sqrt@plt+0x51e4>
  403ffc:	ldr	x8, [sp, #2024]
  404000:	ldr	q0, [x8]
  404004:	add	x1, sp, #0x7b0
  404008:	str	q0, [sp, #1968]
  40400c:	ldr	x8, [x8, #16]
  404010:	str	x8, [sp, #1984]
  404014:	ldr	x8, [sp, #2024]
  404018:	mov	x9, #0xffffffffffffffb8    	// #-72
  40401c:	add	x8, x8, x9
  404020:	ldr	x0, [x8]
  404024:	str	x9, [sp, #592]
  404028:	bl	4076bc <sqrt@plt+0x592c>
  40402c:	ldr	x8, [sp, #2024]
  404030:	ldr	x9, [sp, #592]
  404034:	add	x8, x8, x9
  404038:	ldr	x0, [x8]
  40403c:	bl	401a30 <free@plt>
  404040:	b	406f74 <sqrt@plt+0x51e4>
  404044:	ldr	x8, [sp, #984]
  404048:	ldr	x9, [x8]
  40404c:	str	x9, [sp, #1968]
  404050:	ldr	x9, [x8, #8]
  404054:	str	x9, [sp, #1976]
  404058:	ldr	x9, [sp, #976]
  40405c:	ldr	w10, [x9]
  404060:	str	w10, [sp, #1984]
  404064:	b	406f74 <sqrt@plt+0x51e4>
  404068:	ldr	x8, [sp, #2024]
  40406c:	ldur	x8, [x8, #-48]
  404070:	ldr	x9, [sp, #984]
  404074:	str	x8, [x9]
  404078:	ldr	x8, [sp, #2024]
  40407c:	ldur	x8, [x8, #-40]
  404080:	str	x8, [x9, #8]
  404084:	ldr	x8, [sp, #2024]
  404088:	ldur	w10, [x8, #-32]
  40408c:	ldr	x8, [sp, #976]
  404090:	str	w10, [x8]
  404094:	b	406f74 <sqrt@plt+0x51e4>
  404098:	ldr	x8, [sp, #2024]
  40409c:	ldur	q0, [x8, #-72]
  4040a0:	str	q0, [sp, #1968]
  4040a4:	ldur	x8, [x8, #-56]
  4040a8:	str	x8, [sp, #1984]
  4040ac:	b	406f74 <sqrt@plt+0x51e4>
  4040b0:	mov	x8, xzr
  4040b4:	str	x8, [sp, #1968]
  4040b8:	ldr	x8, [sp, #984]
  4040bc:	ldr	x9, [x8]
  4040c0:	str	x9, [sp, #1976]
  4040c4:	ldr	x9, [x8, #8]
  4040c8:	str	x9, [sp, #1984]
  4040cc:	b	406f74 <sqrt@plt+0x51e4>
  4040d0:	b	406f74 <sqrt@plt+0x51e4>
  4040d4:	b	406f74 <sqrt@plt+0x51e4>
  4040d8:	mov	x0, #0x110                 	// #272
  4040dc:	bl	4225b4 <_Znwm@@Base>
  4040e0:	str	x0, [sp, #584]
  4040e4:	mov	w1, #0x1                   	// #1
  4040e8:	bl	411008 <sqrt@plt+0xf278>
  4040ec:	b	4040f0 <sqrt@plt+0x2360>
  4040f0:	ldr	x8, [sp, #584]
  4040f4:	str	x8, [sp, #1968]
  4040f8:	b	406f74 <sqrt@plt+0x51e4>
  4040fc:	str	x0, [sp, #1872]
  404100:	str	w1, [sp, #1868]
  404104:	ldr	x0, [sp, #584]
  404108:	bl	42268c <_ZdlPv@@Base>
  40410c:	b	4073c8 <sqrt@plt+0x5638>
  404110:	mov	x0, #0x110                 	// #272
  404114:	bl	4225b4 <_Znwm@@Base>
  404118:	str	x0, [sp, #576]
  40411c:	mov	w1, #0x2                   	// #2
  404120:	bl	411008 <sqrt@plt+0xf278>
  404124:	b	404128 <sqrt@plt+0x2398>
  404128:	ldr	x8, [sp, #576]
  40412c:	str	x8, [sp, #1968]
  404130:	b	406f74 <sqrt@plt+0x51e4>
  404134:	str	x0, [sp, #1872]
  404138:	str	w1, [sp, #1868]
  40413c:	ldr	x0, [sp, #576]
  404140:	bl	42268c <_ZdlPv@@Base>
  404144:	b	4073c8 <sqrt@plt+0x5638>
  404148:	mov	x0, #0x110                 	// #272
  40414c:	bl	4225b4 <_Znwm@@Base>
  404150:	str	x0, [sp, #568]
  404154:	mov	w1, #0x3                   	// #3
  404158:	bl	411008 <sqrt@plt+0xf278>
  40415c:	b	404160 <sqrt@plt+0x23d0>
  404160:	ldr	x8, [sp, #568]
  404164:	str	x8, [sp, #1968]
  404168:	b	406f74 <sqrt@plt+0x51e4>
  40416c:	str	x0, [sp, #1872]
  404170:	str	w1, [sp, #1868]
  404174:	ldr	x0, [sp, #568]
  404178:	bl	42268c <_ZdlPv@@Base>
  40417c:	b	4073c8 <sqrt@plt+0x5638>
  404180:	mov	x0, #0x110                 	// #272
  404184:	bl	4225b4 <_Znwm@@Base>
  404188:	str	x0, [sp, #560]
  40418c:	mov	w1, #0x4                   	// #4
  404190:	bl	411008 <sqrt@plt+0xf278>
  404194:	b	404198 <sqrt@plt+0x2408>
  404198:	ldr	x8, [sp, #560]
  40419c:	str	x8, [sp, #1968]
  4041a0:	ldr	x9, [sp, #976]
  4041a4:	ldr	w10, [x9]
  4041a8:	ldr	x11, [sp, #1968]
  4041ac:	str	w10, [x11, #232]
  4041b0:	b	406f74 <sqrt@plt+0x51e4>
  4041b4:	str	x0, [sp, #1872]
  4041b8:	str	w1, [sp, #1868]
  4041bc:	ldr	x0, [sp, #560]
  4041c0:	bl	42268c <_ZdlPv@@Base>
  4041c4:	b	4073c8 <sqrt@plt+0x5638>
  4041c8:	mov	x0, #0x110                 	// #272
  4041cc:	bl	4225b4 <_Znwm@@Base>
  4041d0:	str	x0, [sp, #552]
  4041d4:	mov	w1, #0x6                   	// #6
  4041d8:	bl	411008 <sqrt@plt+0xf278>
  4041dc:	b	4041e0 <sqrt@plt+0x2450>
  4041e0:	ldr	x8, [sp, #552]
  4041e4:	str	x8, [sp, #1968]
  4041e8:	ldr	x9, [sp, #1968]
  4041ec:	add	x1, x9, #0xa0
  4041f0:	ldr	x0, [sp, #952]
  4041f4:	bl	407724 <sqrt@plt+0x5994>
  4041f8:	ldr	x8, [sp, #1968]
  4041fc:	add	x1, x8, #0x98
  404200:	ldr	x8, [sp, #944]
  404204:	mov	x0, x8
  404208:	bl	407724 <sqrt@plt+0x5994>
  40420c:	ldr	x8, [sp, #976]
  404210:	ldr	w10, [x8]
  404214:	ldr	x9, [sp, #1968]
  404218:	str	w10, [x9, #232]
  40421c:	b	406f74 <sqrt@plt+0x51e4>
  404220:	str	x0, [sp, #1872]
  404224:	str	w1, [sp, #1868]
  404228:	ldr	x0, [sp, #552]
  40422c:	bl	42268c <_ZdlPv@@Base>
  404230:	b	4073c8 <sqrt@plt+0x5638>
  404234:	mov	x0, #0x110                 	// #272
  404238:	bl	4225b4 <_Znwm@@Base>
  40423c:	str	x0, [sp, #544]
  404240:	mov	w1, #0x7                   	// #7
  404244:	bl	411008 <sqrt@plt+0xf278>
  404248:	b	40424c <sqrt@plt+0x24bc>
  40424c:	ldr	x8, [sp, #544]
  404250:	str	x8, [sp, #1968]
  404254:	ldr	x9, [sp, #1968]
  404258:	add	x1, x9, #0xa0
  40425c:	ldr	x0, [sp, #952]
  404260:	bl	407724 <sqrt@plt+0x5994>
  404264:	ldr	x8, [sp, #1968]
  404268:	add	x1, x8, #0x98
  40426c:	ldr	x8, [sp, #944]
  404270:	mov	x0, x8
  404274:	bl	407724 <sqrt@plt+0x5994>
  404278:	ldr	x8, [sp, #976]
  40427c:	ldr	w10, [x8]
  404280:	ldr	x9, [sp, #1968]
  404284:	str	w10, [x9, #232]
  404288:	b	406f74 <sqrt@plt+0x51e4>
  40428c:	str	x0, [sp, #1872]
  404290:	str	w1, [sp, #1868]
  404294:	ldr	x0, [sp, #544]
  404298:	bl	42268c <_ZdlPv@@Base>
  40429c:	b	4073c8 <sqrt@plt+0x5638>
  4042a0:	mov	x0, #0x110                 	// #272
  4042a4:	bl	4225b4 <_Znwm@@Base>
  4042a8:	str	x0, [sp, #536]
  4042ac:	mov	w1, #0x8                   	// #8
  4042b0:	bl	411008 <sqrt@plt+0xf278>
  4042b4:	b	4042b8 <sqrt@plt+0x2528>
  4042b8:	ldr	x8, [sp, #536]
  4042bc:	str	x8, [sp, #1968]
  4042c0:	ldr	x9, [sp, #1968]
  4042c4:	add	x1, x9, #0xa0
  4042c8:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  4042cc:	add	x0, x0, #0x330
  4042d0:	bl	407724 <sqrt@plt+0x5994>
  4042d4:	ldr	x8, [sp, #1968]
  4042d8:	add	x1, x8, #0x98
  4042dc:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  4042e0:	add	x8, x8, #0x337
  4042e4:	mov	x0, x8
  4042e8:	bl	407724 <sqrt@plt+0x5994>
  4042ec:	ldr	x8, [sp, #976]
  4042f0:	ldr	w10, [x8]
  4042f4:	ldr	x9, [sp, #1968]
  4042f8:	str	w10, [x9, #232]
  4042fc:	b	406f74 <sqrt@plt+0x51e4>
  404300:	str	x0, [sp, #1872]
  404304:	str	w1, [sp, #1868]
  404308:	ldr	x0, [sp, #536]
  40430c:	bl	42268c <_ZdlPv@@Base>
  404310:	b	4073c8 <sqrt@plt+0x5638>
  404314:	mov	x0, #0x110                 	// #272
  404318:	bl	4225b4 <_Znwm@@Base>
  40431c:	str	x0, [sp, #528]
  404320:	mov	w1, #0x5                   	// #5
  404324:	bl	411008 <sqrt@plt+0xf278>
  404328:	b	40432c <sqrt@plt+0x259c>
  40432c:	ldr	x8, [sp, #528]
  404330:	str	x8, [sp, #1968]
  404334:	ldr	x9, [sp, #1968]
  404338:	add	x1, x9, #0xa0
  40433c:	ldr	x0, [sp, #952]
  404340:	bl	407724 <sqrt@plt+0x5994>
  404344:	ldr	x8, [sp, #1968]
  404348:	add	x1, x8, #0x98
  40434c:	ldr	x8, [sp, #944]
  404350:	mov	x0, x8
  404354:	bl	407724 <sqrt@plt+0x5994>
  404358:	ldr	x8, [sp, #976]
  40435c:	ldr	w10, [x8]
  404360:	ldr	x9, [sp, #1968]
  404364:	str	w10, [x9, #232]
  404368:	b	406f74 <sqrt@plt+0x51e4>
  40436c:	str	x0, [sp, #1872]
  404370:	str	w1, [sp, #1868]
  404374:	ldr	x0, [sp, #528]
  404378:	bl	42268c <_ZdlPv@@Base>
  40437c:	b	4073c8 <sqrt@plt+0x5638>
  404380:	mov	x0, #0x110                 	// #272
  404384:	bl	4225b4 <_Znwm@@Base>
  404388:	str	x0, [sp, #520]
  40438c:	mov	w1, #0x9                   	// #9
  404390:	bl	411008 <sqrt@plt+0xf278>
  404394:	b	404398 <sqrt@plt+0x2608>
  404398:	ldr	x8, [sp, #520]
  40439c:	str	x8, [sp, #1968]
  4043a0:	mov	x0, #0x28                  	// #40
  4043a4:	bl	4225b4 <_Znwm@@Base>
  4043a8:	ldr	x8, [sp, #2024]
  4043ac:	ldr	x1, [x8]
  4043b0:	ldr	x8, [sp, #2024]
  4043b4:	ldr	x2, [x8, #8]
  4043b8:	ldr	x8, [sp, #2024]
  4043bc:	ldr	w3, [x8, #16]
  4043c0:	str	x0, [sp, #512]
  4043c4:	bl	410f8c <sqrt@plt+0xf1fc>
  4043c8:	b	4043cc <sqrt@plt+0x263c>
  4043cc:	ldr	x8, [sp, #1968]
  4043d0:	ldr	x9, [sp, #512]
  4043d4:	str	x9, [x8, #120]
  4043d8:	b	406f74 <sqrt@plt+0x51e4>
  4043dc:	str	x0, [sp, #1872]
  4043e0:	str	w1, [sp, #1868]
  4043e4:	ldr	x0, [sp, #520]
  4043e8:	bl	42268c <_ZdlPv@@Base>
  4043ec:	b	4073c8 <sqrt@plt+0x5638>
  4043f0:	str	x0, [sp, #1872]
  4043f4:	str	w1, [sp, #1868]
  4043f8:	ldr	x0, [sp, #512]
  4043fc:	bl	42268c <_ZdlPv@@Base>
  404400:	b	4073c8 <sqrt@plt+0x5638>
  404404:	mov	x0, #0x110                 	// #272
  404408:	bl	4225b4 <_Znwm@@Base>
  40440c:	str	x0, [sp, #504]
  404410:	mov	w1, #0x9                   	// #9
  404414:	bl	411008 <sqrt@plt+0xf278>
  404418:	b	40441c <sqrt@plt+0x268c>
  40441c:	ldr	x8, [sp, #504]
  404420:	str	x8, [sp, #1968]
  404424:	mov	x0, #0x28                  	// #40
  404428:	bl	4225b4 <_Znwm@@Base>
  40442c:	ldr	x8, [sp, #2024]
  404430:	ldr	d0, [x8]
  404434:	mov	x8, xzr
  404438:	str	x0, [sp, #496]
  40443c:	mov	x0, x8
  404440:	bl	40777c <sqrt@plt+0x59ec>
  404444:	str	x0, [sp, #488]
  404448:	b	40444c <sqrt@plt+0x26bc>
  40444c:	ldr	x0, [sp, #496]
  404450:	ldr	x1, [sp, #488]
  404454:	mov	x8, xzr
  404458:	mov	x2, x8
  40445c:	mov	w3, #0xffffffff            	// #-1
  404460:	bl	410f8c <sqrt@plt+0xf1fc>
  404464:	b	404468 <sqrt@plt+0x26d8>
  404468:	ldr	x8, [sp, #1968]
  40446c:	ldr	x9, [sp, #496]
  404470:	str	x9, [x8, #120]
  404474:	b	406f74 <sqrt@plt+0x51e4>
  404478:	str	x0, [sp, #1872]
  40447c:	str	w1, [sp, #1868]
  404480:	ldr	x0, [sp, #504]
  404484:	bl	42268c <_ZdlPv@@Base>
  404488:	b	4073c8 <sqrt@plt+0x5638>
  40448c:	str	x0, [sp, #1872]
  404490:	str	w1, [sp, #1868]
  404494:	ldr	x0, [sp, #496]
  404498:	bl	42268c <_ZdlPv@@Base>
  40449c:	b	4073c8 <sqrt@plt+0x5638>
  4044a0:	mov	x0, #0x110                 	// #272
  4044a4:	bl	4225b4 <_Znwm@@Base>
  4044a8:	str	x0, [sp, #480]
  4044ac:	mov	w1, #0x9                   	// #9
  4044b0:	bl	411008 <sqrt@plt+0xf278>
  4044b4:	b	4044b8 <sqrt@plt+0x2728>
  4044b8:	ldr	x8, [sp, #480]
  4044bc:	str	x8, [sp, #1968]
  4044c0:	mov	x0, #0x28                  	// #40
  4044c4:	bl	4225b4 <_Znwm@@Base>
  4044c8:	ldr	x8, [sp, #2024]
  4044cc:	ldr	x8, [x8]
  4044d0:	ldr	x9, [sp, #2024]
  4044d4:	ldur	d0, [x9, #-24]
  4044d8:	str	x0, [sp, #472]
  4044dc:	mov	x0, x8
  4044e0:	bl	40777c <sqrt@plt+0x59ec>
  4044e4:	str	x0, [sp, #464]
  4044e8:	b	4044ec <sqrt@plt+0x275c>
  4044ec:	ldr	x8, [sp, #2024]
  4044f0:	ldr	x2, [x8, #8]
  4044f4:	ldr	x8, [sp, #2024]
  4044f8:	ldr	w3, [x8, #16]
  4044fc:	ldr	x0, [sp, #472]
  404500:	ldr	x1, [sp, #464]
  404504:	bl	410f8c <sqrt@plt+0xf1fc>
  404508:	b	40450c <sqrt@plt+0x277c>
  40450c:	ldr	x8, [sp, #1968]
  404510:	ldr	x9, [sp, #472]
  404514:	str	x9, [x8, #120]
  404518:	ldr	x8, [sp, #2024]
  40451c:	ldr	x8, [x8]
  404520:	str	x8, [sp, #456]
  404524:	cbz	x8, 404530 <sqrt@plt+0x27a0>
  404528:	ldr	x0, [sp, #456]
  40452c:	bl	401c10 <_ZdaPv@plt>
  404530:	b	406f74 <sqrt@plt+0x51e4>
  404534:	str	x0, [sp, #1872]
  404538:	str	w1, [sp, #1868]
  40453c:	ldr	x0, [sp, #480]
  404540:	bl	42268c <_ZdlPv@@Base>
  404544:	b	4073c8 <sqrt@plt+0x5638>
  404548:	str	x0, [sp, #1872]
  40454c:	str	w1, [sp, #1868]
  404550:	ldr	x0, [sp, #472]
  404554:	bl	42268c <_ZdlPv@@Base>
  404558:	b	4073c8 <sqrt@plt+0x5638>
  40455c:	mov	x0, #0x28                  	// #40
  404560:	bl	4225b4 <_Znwm@@Base>
  404564:	str	x0, [sp, #1856]
  404568:	ldr	x8, [sp, #1856]
  40456c:	str	x8, [sp, #1968]
  404570:	ldr	x8, [sp, #984]
  404574:	ldr	x9, [x8]
  404578:	ldr	x10, [sp, #1856]
  40457c:	str	x9, [x10]
  404580:	ldr	x9, [x8, #8]
  404584:	ldr	x10, [sp, #1856]
  404588:	str	x9, [x10, #8]
  40458c:	ldr	x9, [sp, #976]
  404590:	ldr	w11, [x9]
  404594:	ldr	x10, [sp, #1856]
  404598:	str	w11, [x10, #16]
  40459c:	ldr	x10, [sp, #968]
  4045a0:	ldr	x12, [x10]
  4045a4:	ldr	x13, [sp, #1856]
  4045a8:	str	x12, [x13, #32]
  4045ac:	ldr	x12, [sp, #960]
  4045b0:	ldr	x13, [x12]
  4045b4:	ldr	x14, [sp, #1856]
  4045b8:	str	x13, [x14, #24]
  4045bc:	fmov	d0, xzr
  4045c0:	str	d0, [x8]
  4045c4:	str	d0, [x8, #8]
  4045c8:	mov	x0, #0x10                  	// #16
  4045cc:	bl	4225b4 <_Znwm@@Base>
  4045d0:	str	x0, [sp, #448]
  4045d4:	adrp	x8, 402000 <sqrt@plt+0x270>
  4045d8:	add	x8, x8, #0x4d4
  4045dc:	blr	x8
  4045e0:	b	4045e4 <sqrt@plt+0x2854>
  4045e4:	ldr	x8, [sp, #448]
  4045e8:	ldr	x9, [sp, #968]
  4045ec:	str	x8, [x9]
  4045f0:	ldr	x10, [sp, #1856]
  4045f4:	ldr	x11, [sp, #960]
  4045f8:	str	x10, [x11]
  4045fc:	bl	411414 <sqrt@plt+0xf684>
  404600:	ldr	x8, [sp, #992]
  404604:	str	x0, [sp, #440]
  404608:	mov	x0, x8
  40460c:	ldr	x1, [sp, #440]
  404610:	bl	4114ec <sqrt@plt+0xf75c>
  404614:	b	406f74 <sqrt@plt+0x51e4>
  404618:	str	x0, [sp, #1872]
  40461c:	str	w1, [sp, #1868]
  404620:	ldr	x0, [sp, #448]
  404624:	bl	42268c <_ZdlPv@@Base>
  404628:	b	4073c8 <sqrt@plt+0x5638>
  40462c:	ldr	x8, [sp, #2024]
  404630:	mov	x9, #0xffffffffffffffd0    	// #-48
  404634:	add	x8, x8, x9
  404638:	ldr	x8, [x8]
  40463c:	ldr	x8, [x8]
  404640:	ldr	x10, [sp, #984]
  404644:	str	x8, [x10]
  404648:	ldr	x8, [sp, #2024]
  40464c:	add	x8, x8, x9
  404650:	ldr	x8, [x8]
  404654:	ldr	x8, [x8, #8]
  404658:	str	x8, [x10, #8]
  40465c:	ldr	x8, [sp, #2024]
  404660:	add	x8, x8, x9
  404664:	ldr	x8, [x8]
  404668:	ldr	w11, [x8, #16]
  40466c:	ldr	x8, [sp, #976]
  404670:	str	w11, [x8]
  404674:	mov	x0, #0x110                 	// #272
  404678:	bl	4225b4 <_Znwm@@Base>
  40467c:	str	x0, [sp, #432]
  404680:	mov	w1, #0xa                   	// #10
  404684:	bl	411008 <sqrt@plt+0xf278>
  404688:	b	40468c <sqrt@plt+0x28fc>
  40468c:	ldr	x8, [sp, #432]
  404690:	str	x8, [sp, #1968]
  404694:	ldr	x9, [sp, #1968]
  404698:	add	x1, x9, #0x10
  40469c:	ldr	x0, [sp, #992]
  4046a0:	bl	411568 <sqrt@plt+0xf7d8>
  4046a4:	ldr	x8, [sp, #968]
  4046a8:	ldr	x9, [x8]
  4046ac:	ldr	x10, [sp, #1968]
  4046b0:	str	x9, [x10, #32]
  4046b4:	ldr	x9, [sp, #2024]
  4046b8:	mov	x10, #0xffffffffffffffd0    	// #-48
  4046bc:	add	x9, x9, x10
  4046c0:	ldr	x9, [x9]
  4046c4:	ldr	x9, [x9, #32]
  4046c8:	str	x9, [x8]
  4046cc:	ldr	x9, [sp, #2024]
  4046d0:	add	x9, x9, x10
  4046d4:	ldr	x9, [x9]
  4046d8:	ldr	x9, [x9, #24]
  4046dc:	ldr	x11, [sp, #960]
  4046e0:	str	x9, [x11]
  4046e4:	ldr	x9, [sp, #2024]
  4046e8:	add	x9, x9, x10
  4046ec:	ldr	x9, [x9]
  4046f0:	str	x9, [sp, #424]
  4046f4:	cbz	x9, 404700 <sqrt@plt+0x2970>
  4046f8:	ldr	x0, [sp, #424]
  4046fc:	bl	42268c <_ZdlPv@@Base>
  404700:	b	406f74 <sqrt@plt+0x51e4>
  404704:	str	x0, [sp, #1872]
  404708:	str	w1, [sp, #1868]
  40470c:	ldr	x0, [sp, #432]
  404710:	bl	42268c <_ZdlPv@@Base>
  404714:	b	4073c8 <sqrt@plt+0x5638>
  404718:	ldr	x8, [sp, #2024]
  40471c:	mov	x9, #0xffffffffffffffd0    	// #-48
  404720:	add	x8, x8, x9
  404724:	ldr	x8, [x8]
  404728:	str	x8, [sp, #1968]
  40472c:	ldr	x8, [sp, #2024]
  404730:	ldr	x8, [x8]
  404734:	ldr	x9, [sp, #1968]
  404738:	str	x8, [x9, #128]
  40473c:	ldr	x8, [sp, #1968]
  404740:	ldr	x9, [x8]
  404744:	orr	x9, x9, #0x1000
  404748:	str	x9, [x8]
  40474c:	b	406f74 <sqrt@plt+0x51e4>
  404750:	ldr	x8, [sp, #2024]
  404754:	mov	x9, #0xffffffffffffffd0    	// #-48
  404758:	add	x8, x8, x9
  40475c:	ldr	x8, [x8]
  404760:	str	x8, [sp, #1968]
  404764:	ldr	x8, [sp, #2024]
  404768:	ldr	x8, [x8]
  40476c:	ldr	x9, [sp, #1968]
  404770:	str	x8, [x9, #136]
  404774:	ldr	x8, [sp, #1968]
  404778:	ldr	x9, [x8]
  40477c:	orr	x9, x9, #0x4000
  404780:	str	x9, [x8]
  404784:	b	406f74 <sqrt@plt+0x51e4>
  404788:	ldr	x8, [sp, #2024]
  40478c:	mov	x9, #0xffffffffffffffd0    	// #-48
  404790:	add	x8, x8, x9
  404794:	ldr	x8, [x8]
  404798:	str	x8, [sp, #1968]
  40479c:	ldr	x8, [sp, #2024]
  4047a0:	ldr	x8, [x8]
  4047a4:	ldr	x9, [sp, #1968]
  4047a8:	str	x8, [x9, #144]
  4047ac:	ldr	x8, [sp, #1968]
  4047b0:	ldr	x9, [x8]
  4047b4:	orr	x9, x9, #0x2000
  4047b8:	str	x9, [x8]
  4047bc:	b	406f74 <sqrt@plt+0x51e4>
  4047c0:	ldr	x8, [sp, #2024]
  4047c4:	mov	x9, #0xffffffffffffffd0    	// #-48
  4047c8:	add	x8, x8, x9
  4047cc:	ldr	x8, [x8]
  4047d0:	str	x8, [sp, #1968]
  4047d4:	ldr	x8, [sp, #2024]
  4047d8:	ldr	d0, [x8]
  4047dc:	fmov	d1, #2.000000000000000000e+00
  4047e0:	fdiv	d0, d0, d1
  4047e4:	ldr	x8, [sp, #1968]
  4047e8:	str	d0, [x8, #136]
  4047ec:	ldr	x8, [sp, #1968]
  4047f0:	ldr	x9, [x8]
  4047f4:	orr	x9, x9, #0x4000
  4047f8:	str	x9, [x8]
  4047fc:	b	406f74 <sqrt@plt+0x51e4>
  404800:	ldr	x8, [sp, #2024]
  404804:	mov	x9, #0xffffffffffffffe8    	// #-24
  404808:	add	x8, x8, x9
  40480c:	ldr	x8, [x8]
  404810:	str	x8, [sp, #1968]
  404814:	ldr	x8, [sp, #1968]
  404818:	ldr	x9, [x8]
  40481c:	orr	x9, x9, #0x80
  404820:	str	x9, [x8]
  404824:	ldr	x8, [sp, #1968]
  404828:	ldr	w10, [x8, #232]
  40482c:	subs	w10, w10, #0x0
  404830:	mov	w8, w10
  404834:	ubfx	x8, x8, #0, #32
  404838:	cmp	x8, #0x3
  40483c:	str	x8, [sp, #416]
  404840:	b.hi	4048c8 <sqrt@plt+0x2b38>  // b.pmore
  404844:	adrp	x8, 423000 <_ZdlPvm@@Base+0x948>
  404848:	add	x8, x8, #0xf40
  40484c:	ldr	x11, [sp, #416]
  404850:	ldrsw	x10, [x8, x11, lsl #2]
  404854:	add	x9, x8, x10
  404858:	br	x9
  40485c:	ldr	x8, [sp, #2024]
  404860:	ldr	d0, [x8]
  404864:	ldr	x8, [sp, #1968]
  404868:	ldr	d1, [x8, #256]
  40486c:	fadd	d0, d1, d0
  404870:	str	d0, [x8, #256]
  404874:	b	4048c8 <sqrt@plt+0x2b38>
  404878:	ldr	x8, [sp, #2024]
  40487c:	ldr	d0, [x8]
  404880:	ldr	x8, [sp, #1968]
  404884:	ldr	d1, [x8, #256]
  404888:	fsub	d0, d1, d0
  40488c:	str	d0, [x8, #256]
  404890:	b	4048c8 <sqrt@plt+0x2b38>
  404894:	ldr	x8, [sp, #2024]
  404898:	ldr	d0, [x8]
  40489c:	ldr	x8, [sp, #1968]
  4048a0:	ldr	d1, [x8, #248]
  4048a4:	fadd	d0, d1, d0
  4048a8:	str	d0, [x8, #248]
  4048ac:	b	4048c8 <sqrt@plt+0x2b38>
  4048b0:	ldr	x8, [sp, #2024]
  4048b4:	ldr	d0, [x8]
  4048b8:	ldr	x8, [sp, #1968]
  4048bc:	ldr	d1, [x8, #248]
  4048c0:	fsub	d0, d1, d0
  4048c4:	str	d0, [x8, #248]
  4048c8:	b	406f74 <sqrt@plt+0x51e4>
  4048cc:	ldr	x8, [sp, #2024]
  4048d0:	mov	x9, #0xffffffffffffffe8    	// #-24
  4048d4:	add	x8, x8, x9
  4048d8:	ldr	x8, [x8]
  4048dc:	str	x8, [sp, #1968]
  4048e0:	ldr	x8, [sp, #1968]
  4048e4:	mov	w10, #0x1                   	// #1
  4048e8:	str	w10, [x8, #232]
  4048ec:	ldr	x8, [sp, #1968]
  4048f0:	ldr	x9, [x8]
  4048f4:	orr	x9, x9, #0x80
  4048f8:	str	x9, [x8]
  4048fc:	ldr	x8, [sp, #1968]
  404900:	ldr	d0, [x8, #160]
  404904:	ldr	x8, [sp, #1968]
  404908:	ldr	d1, [x8, #256]
  40490c:	fadd	d0, d1, d0
  404910:	str	d0, [x8, #256]
  404914:	b	406f74 <sqrt@plt+0x51e4>
  404918:	ldr	x8, [sp, #2024]
  40491c:	mov	x9, #0xffffffffffffffd0    	// #-48
  404920:	add	x8, x8, x9
  404924:	ldr	x8, [x8]
  404928:	str	x8, [sp, #1968]
  40492c:	ldr	x8, [sp, #1968]
  404930:	mov	w10, #0x1                   	// #1
  404934:	str	w10, [x8, #232]
  404938:	ldr	x8, [sp, #1968]
  40493c:	ldr	x9, [x8]
  404940:	orr	x9, x9, #0x80
  404944:	str	x9, [x8]
  404948:	ldr	x8, [sp, #2024]
  40494c:	ldr	d0, [x8]
  404950:	ldr	x8, [sp, #1968]
  404954:	ldr	d1, [x8, #256]
  404958:	fadd	d0, d1, d0
  40495c:	str	d0, [x8, #256]
  404960:	b	406f74 <sqrt@plt+0x51e4>
  404964:	ldr	x8, [sp, #2024]
  404968:	mov	x9, #0xffffffffffffffe8    	// #-24
  40496c:	add	x8, x8, x9
  404970:	ldr	x8, [x8]
  404974:	str	x8, [sp, #1968]
  404978:	ldr	x8, [sp, #1968]
  40497c:	mov	w10, #0x3                   	// #3
  404980:	str	w10, [x8, #232]
  404984:	ldr	x8, [sp, #1968]
  404988:	ldr	x9, [x8]
  40498c:	orr	x9, x9, #0x80
  404990:	str	x9, [x8]
  404994:	ldr	x8, [sp, #1968]
  404998:	ldr	d0, [x8, #160]
  40499c:	ldr	x8, [sp, #1968]
  4049a0:	ldr	d1, [x8, #256]
  4049a4:	fsub	d0, d1, d0
  4049a8:	str	d0, [x8, #256]
  4049ac:	b	406f74 <sqrt@plt+0x51e4>
  4049b0:	ldr	x8, [sp, #2024]
  4049b4:	mov	x9, #0xffffffffffffffd0    	// #-48
  4049b8:	add	x8, x8, x9
  4049bc:	ldr	x8, [x8]
  4049c0:	str	x8, [sp, #1968]
  4049c4:	ldr	x8, [sp, #1968]
  4049c8:	mov	w10, #0x3                   	// #3
  4049cc:	str	w10, [x8, #232]
  4049d0:	ldr	x8, [sp, #1968]
  4049d4:	ldr	x9, [x8]
  4049d8:	orr	x9, x9, #0x80
  4049dc:	str	x9, [x8]
  4049e0:	ldr	x8, [sp, #2024]
  4049e4:	ldr	d0, [x8]
  4049e8:	ldr	x8, [sp, #1968]
  4049ec:	ldr	d1, [x8, #256]
  4049f0:	fsub	d0, d1, d0
  4049f4:	str	d0, [x8, #256]
  4049f8:	b	406f74 <sqrt@plt+0x51e4>
  4049fc:	ldr	x8, [sp, #2024]
  404a00:	mov	x9, #0xffffffffffffffe8    	// #-24
  404a04:	add	x8, x8, x9
  404a08:	ldr	x8, [x8]
  404a0c:	str	x8, [sp, #1968]
  404a10:	ldr	x8, [sp, #1968]
  404a14:	str	wzr, [x8, #232]
  404a18:	ldr	x8, [sp, #1968]
  404a1c:	ldr	x9, [x8]
  404a20:	orr	x9, x9, #0x80
  404a24:	str	x9, [x8]
  404a28:	ldr	x8, [sp, #1968]
  404a2c:	ldr	d0, [x8, #152]
  404a30:	ldr	x8, [sp, #1968]
  404a34:	ldr	d1, [x8, #248]
  404a38:	fadd	d0, d1, d0
  404a3c:	str	d0, [x8, #248]
  404a40:	b	406f74 <sqrt@plt+0x51e4>
  404a44:	ldr	x8, [sp, #2024]
  404a48:	mov	x9, #0xffffffffffffffd0    	// #-48
  404a4c:	add	x8, x8, x9
  404a50:	ldr	x8, [x8]
  404a54:	str	x8, [sp, #1968]
  404a58:	ldr	x8, [sp, #1968]
  404a5c:	str	wzr, [x8, #232]
  404a60:	ldr	x8, [sp, #1968]
  404a64:	ldr	x9, [x8]
  404a68:	orr	x9, x9, #0x80
  404a6c:	str	x9, [x8]
  404a70:	ldr	x8, [sp, #2024]
  404a74:	ldr	d0, [x8]
  404a78:	ldr	x8, [sp, #1968]
  404a7c:	ldr	d1, [x8, #248]
  404a80:	fadd	d0, d1, d0
  404a84:	str	d0, [x8, #248]
  404a88:	b	406f74 <sqrt@plt+0x51e4>
  404a8c:	ldr	x8, [sp, #2024]
  404a90:	mov	x9, #0xffffffffffffffe8    	// #-24
  404a94:	add	x8, x8, x9
  404a98:	ldr	x8, [x8]
  404a9c:	str	x8, [sp, #1968]
  404aa0:	ldr	x8, [sp, #1968]
  404aa4:	mov	w10, #0x2                   	// #2
  404aa8:	str	w10, [x8, #232]
  404aac:	ldr	x8, [sp, #1968]
  404ab0:	ldr	x9, [x8]
  404ab4:	orr	x9, x9, #0x80
  404ab8:	str	x9, [x8]
  404abc:	ldr	x8, [sp, #1968]
  404ac0:	ldr	d0, [x8, #152]
  404ac4:	ldr	x8, [sp, #1968]
  404ac8:	ldr	d1, [x8, #248]
  404acc:	fsub	d0, d1, d0
  404ad0:	str	d0, [x8, #248]
  404ad4:	b	406f74 <sqrt@plt+0x51e4>
  404ad8:	ldr	x8, [sp, #2024]
  404adc:	mov	x9, #0xffffffffffffffd0    	// #-48
  404ae0:	add	x8, x8, x9
  404ae4:	ldr	x8, [x8]
  404ae8:	str	x8, [sp, #1968]
  404aec:	ldr	x8, [sp, #1968]
  404af0:	mov	w10, #0x2                   	// #2
  404af4:	str	w10, [x8, #232]
  404af8:	ldr	x8, [sp, #1968]
  404afc:	ldr	x9, [x8]
  404b00:	orr	x9, x9, #0x80
  404b04:	str	x9, [x8]
  404b08:	ldr	x8, [sp, #2024]
  404b0c:	ldr	d0, [x8]
  404b10:	ldr	x8, [sp, #1968]
  404b14:	ldr	d1, [x8, #248]
  404b18:	fsub	d0, d1, d0
  404b1c:	str	d0, [x8, #248]
  404b20:	b	406f74 <sqrt@plt+0x51e4>
  404b24:	ldr	x8, [sp, #2024]
  404b28:	mov	x9, #0xffffffffffffffd0    	// #-48
  404b2c:	add	x8, x8, x9
  404b30:	ldr	x8, [x8]
  404b34:	str	x8, [sp, #1968]
  404b38:	ldr	x8, [sp, #1968]
  404b3c:	ldr	x9, [x8]
  404b40:	orr	x9, x9, #0x200
  404b44:	str	x9, [x8]
  404b48:	ldr	x8, [sp, #2024]
  404b4c:	ldr	x8, [x8]
  404b50:	ldr	x9, [sp, #1968]
  404b54:	str	x8, [x9, #48]
  404b58:	ldr	x8, [sp, #2024]
  404b5c:	ldr	x8, [x8, #8]
  404b60:	ldr	x9, [sp, #1968]
  404b64:	str	x8, [x9, #56]
  404b68:	b	406f74 <sqrt@plt+0x51e4>
  404b6c:	ldr	x8, [sp, #2024]
  404b70:	mov	x9, #0xffffffffffffffd0    	// #-48
  404b74:	add	x8, x8, x9
  404b78:	ldr	x8, [x8]
  404b7c:	str	x8, [sp, #1968]
  404b80:	ldr	x8, [sp, #1968]
  404b84:	ldr	x8, [x8]
  404b88:	and	x8, x8, #0x80
  404b8c:	cbz	x8, 404be0 <sqrt@plt+0x2e50>
  404b90:	mov	x0, #0x20                  	// #32
  404b94:	bl	4225b4 <_Znwm@@Base>
  404b98:	ldr	x8, [sp, #1968]
  404b9c:	add	x1, x8, #0xf8
  404ba0:	ldr	x8, [sp, #1968]
  404ba4:	ldr	w2, [x8, #264]
  404ba8:	ldr	x8, [sp, #1968]
  404bac:	ldr	x3, [x8, #240]
  404bb0:	str	x0, [sp, #408]
  404bb4:	bl	410f50 <sqrt@plt+0xf1c0>
  404bb8:	b	404bbc <sqrt@plt+0x2e2c>
  404bbc:	ldr	x8, [sp, #1968]
  404bc0:	ldr	x9, [sp, #408]
  404bc4:	str	x9, [x8, #240]
  404bc8:	b	404be0 <sqrt@plt+0x2e50>
  404bcc:	str	x0, [sp, #1872]
  404bd0:	str	w1, [sp, #1868]
  404bd4:	ldr	x0, [sp, #408]
  404bd8:	bl	42268c <_ZdlPv@@Base>
  404bdc:	b	4073c8 <sqrt@plt+0x5638>
  404be0:	ldr	x8, [sp, #1968]
  404be4:	ldr	x9, [x8]
  404be8:	orr	x9, x9, #0x80
  404bec:	str	x9, [x8]
  404bf0:	ldr	x8, [sp, #2024]
  404bf4:	ldr	x8, [x8]
  404bf8:	ldr	x9, [sp, #1968]
  404bfc:	str	x8, [x9, #248]
  404c00:	ldr	x8, [sp, #2024]
  404c04:	ldr	x8, [x8, #8]
  404c08:	ldr	x9, [sp, #1968]
  404c0c:	str	x8, [x9, #256]
  404c10:	ldr	x8, [sp, #1968]
  404c14:	mov	w10, #0x1                   	// #1
  404c18:	str	w10, [x8, #264]
  404c1c:	ldr	x8, [sp, #1968]
  404c20:	ldr	x9, [x8]
  404c24:	orr	x9, x9, #0x8000
  404c28:	str	x9, [x8]
  404c2c:	ldr	x8, [sp, #2024]
  404c30:	ldr	x8, [x8]
  404c34:	ldr	x9, [sp, #1968]
  404c38:	str	x8, [x9, #64]
  404c3c:	ldr	x8, [sp, #2024]
  404c40:	ldr	x8, [x8, #8]
  404c44:	ldr	x9, [sp, #1968]
  404c48:	str	x8, [x9, #72]
  404c4c:	b	406f74 <sqrt@plt+0x51e4>
  404c50:	ldr	x8, [sp, #2024]
  404c54:	mov	x9, #0xffffffffffffffd0    	// #-48
  404c58:	add	x8, x8, x9
  404c5c:	ldr	x8, [x8]
  404c60:	str	x8, [sp, #1968]
  404c64:	ldr	x8, [sp, #1968]
  404c68:	ldr	x9, [x8]
  404c6c:	orr	x9, x9, #0x400
  404c70:	str	x9, [x8]
  404c74:	ldr	x8, [sp, #2024]
  404c78:	ldr	x8, [x8]
  404c7c:	ldr	x9, [sp, #1968]
  404c80:	str	x8, [x9, #80]
  404c84:	ldr	x8, [sp, #2024]
  404c88:	ldr	x8, [x8, #8]
  404c8c:	ldr	x9, [sp, #1968]
  404c90:	str	x8, [x9, #88]
  404c94:	ldr	x8, [sp, #1968]
  404c98:	ldr	w10, [x8, #8]
  404c9c:	cmp	w10, #0x4
  404ca0:	b.eq	404cd4 <sqrt@plt+0x2f44>  // b.none
  404ca4:	ldr	x8, [sp, #1968]
  404ca8:	ldr	x9, [x8]
  404cac:	orr	x9, x9, #0x200
  404cb0:	str	x9, [x8]
  404cb4:	ldr	x8, [sp, #2024]
  404cb8:	ldr	x8, [x8]
  404cbc:	ldr	x9, [sp, #1968]
  404cc0:	str	x8, [x9, #48]
  404cc4:	ldr	x8, [sp, #2024]
  404cc8:	ldr	x8, [x8, #8]
  404ccc:	ldr	x9, [sp, #1968]
  404cd0:	str	x8, [x9, #56]
  404cd4:	b	406f74 <sqrt@plt+0x51e4>
  404cd8:	ldr	x8, [sp, #2024]
  404cdc:	mov	x9, #0xffffffffffffffd0    	// #-48
  404ce0:	add	x8, x8, x9
  404ce4:	ldr	x8, [x8]
  404ce8:	str	x8, [sp, #1968]
  404cec:	ldr	x8, [sp, #1968]
  404cf0:	ldr	x9, [x8]
  404cf4:	orr	x9, x9, #0x800
  404cf8:	str	x9, [x8]
  404cfc:	ldr	x8, [sp, #2024]
  404d00:	ldr	x8, [x8]
  404d04:	ldr	x9, [sp, #1968]
  404d08:	str	x8, [x9, #112]
  404d0c:	b	406f74 <sqrt@plt+0x51e4>
  404d10:	ldr	x8, [sp, #2024]
  404d14:	mov	x9, #0xffffffffffffffd0    	// #-48
  404d18:	add	x8, x8, x9
  404d1c:	ldr	x8, [x8]
  404d20:	str	x8, [sp, #1968]
  404d24:	ldr	x8, [sp, #1968]
  404d28:	ldr	x9, [x8]
  404d2c:	orr	x9, x9, #0x800
  404d30:	str	x9, [x8]
  404d34:	add	x0, sp, #0x730
  404d38:	bl	410334 <sqrt@plt+0xe5a4>
  404d3c:	ldr	x8, [sp, #2024]
  404d40:	ldr	x8, [x8]
  404d44:	str	x8, [sp, #1840]
  404d48:	ldr	x8, [sp, #2024]
  404d4c:	ldr	x8, [x8, #8]
  404d50:	str	x8, [sp, #1848]
  404d54:	mov	x0, #0x38                  	// #56
  404d58:	bl	4225b4 <_Znwm@@Base>
  404d5c:	ldr	q0, [sp, #1840]
  404d60:	str	q0, [sp, #1824]
  404d64:	ldr	d0, [sp, #1824]
  404d68:	ldr	d1, [sp, #1832]
  404d6c:	str	x0, [sp, #400]
  404d70:	bl	417270 <sqrt@plt+0x154e0>
  404d74:	b	404d78 <sqrt@plt+0x2fe8>
  404d78:	ldr	x8, [sp, #1968]
  404d7c:	ldr	x9, [sp, #400]
  404d80:	str	x9, [x8, #112]
  404d84:	b	406f74 <sqrt@plt+0x51e4>
  404d88:	str	x0, [sp, #1872]
  404d8c:	str	w1, [sp, #1868]
  404d90:	ldr	x0, [sp, #400]
  404d94:	bl	42268c <_ZdlPv@@Base>
  404d98:	b	4073c8 <sqrt@plt+0x5638>
  404d9c:	ldr	x8, [sp, #2024]
  404da0:	mov	x9, #0xffffffffffffffd0    	// #-48
  404da4:	add	x8, x8, x9
  404da8:	ldr	x8, [x8]
  404dac:	str	x8, [sp, #1968]
  404db0:	ldr	x8, [sp, #1968]
  404db4:	ldr	x9, [x8]
  404db8:	orr	x9, x9, #0x80
  404dbc:	str	x9, [x8]
  404dc0:	ldr	x8, [sp, #2024]
  404dc4:	ldr	d0, [x8]
  404dc8:	ldr	x8, [sp, #1968]
  404dcc:	ldr	d1, [x8, #248]
  404dd0:	fadd	d0, d1, d0
  404dd4:	str	d0, [x8, #248]
  404dd8:	ldr	x8, [sp, #2024]
  404ddc:	ldr	d0, [x8, #8]
  404de0:	ldr	x8, [sp, #1968]
  404de4:	ldr	d1, [x8, #256]
  404de8:	fadd	d0, d1, d0
  404dec:	str	d0, [x8, #256]
  404df0:	b	406f74 <sqrt@plt+0x51e4>
  404df4:	ldr	x8, [sp, #2024]
  404df8:	mov	x9, #0xffffffffffffffe8    	// #-24
  404dfc:	add	x8, x8, x9
  404e00:	ldr	x8, [x8]
  404e04:	str	x8, [sp, #1968]
  404e08:	ldr	x8, [sp, #1968]
  404e0c:	ldr	x8, [x8]
  404e10:	and	x8, x8, #0x80
  404e14:	cbnz	x8, 404ebc <sqrt@plt+0x312c>
  404e18:	ldr	x8, [sp, #1968]
  404e1c:	ldr	w9, [x8, #232]
  404e20:	subs	w9, w9, #0x0
  404e24:	mov	w8, w9
  404e28:	ubfx	x8, x8, #0, #32
  404e2c:	cmp	x8, #0x3
  404e30:	str	x8, [sp, #392]
  404e34:	b.hi	404ebc <sqrt@plt+0x312c>  // b.pmore
  404e38:	adrp	x8, 423000 <_ZdlPvm@@Base+0x948>
  404e3c:	add	x8, x8, #0xf30
  404e40:	ldr	x11, [sp, #392]
  404e44:	ldrsw	x10, [x8, x11, lsl #2]
  404e48:	add	x9, x8, x10
  404e4c:	br	x9
  404e50:	ldr	x8, [sp, #1968]
  404e54:	ldr	d0, [x8, #152]
  404e58:	ldr	x8, [sp, #1968]
  404e5c:	ldr	d1, [x8, #256]
  404e60:	fadd	d0, d1, d0
  404e64:	str	d0, [x8, #256]
  404e68:	b	404ebc <sqrt@plt+0x312c>
  404e6c:	ldr	x8, [sp, #1968]
  404e70:	ldr	d0, [x8, #152]
  404e74:	ldr	x8, [sp, #1968]
  404e78:	ldr	d1, [x8, #256]
  404e7c:	fsub	d0, d1, d0
  404e80:	str	d0, [x8, #256]
  404e84:	b	404ebc <sqrt@plt+0x312c>
  404e88:	ldr	x8, [sp, #1968]
  404e8c:	ldr	d0, [x8, #152]
  404e90:	ldr	x8, [sp, #1968]
  404e94:	ldr	d1, [x8, #248]
  404e98:	fadd	d0, d1, d0
  404e9c:	str	d0, [x8, #248]
  404ea0:	b	404ebc <sqrt@plt+0x312c>
  404ea4:	ldr	x8, [sp, #1968]
  404ea8:	ldr	d0, [x8, #152]
  404eac:	ldr	x8, [sp, #1968]
  404eb0:	ldr	d1, [x8, #248]
  404eb4:	fsub	d0, d1, d0
  404eb8:	str	d0, [x8, #248]
  404ebc:	mov	x0, #0x20                  	// #32
  404ec0:	bl	4225b4 <_Znwm@@Base>
  404ec4:	ldr	x8, [sp, #1968]
  404ec8:	add	x1, x8, #0xf8
  404ecc:	ldr	x8, [sp, #1968]
  404ed0:	ldr	w2, [x8, #264]
  404ed4:	ldr	x8, [sp, #1968]
  404ed8:	ldr	x3, [x8, #240]
  404edc:	str	x0, [sp, #384]
  404ee0:	bl	410f50 <sqrt@plt+0xf1c0>
  404ee4:	b	404ee8 <sqrt@plt+0x3158>
  404ee8:	ldr	x8, [sp, #1968]
  404eec:	ldr	x9, [sp, #384]
  404ef0:	str	x9, [x8, #240]
  404ef4:	ldr	x8, [sp, #1968]
  404ef8:	ldr	x10, [x8]
  404efc:	and	x10, x10, #0xffffffffffffff7f
  404f00:	str	x10, [x8]
  404f04:	ldr	x8, [sp, #1968]
  404f08:	fmov	d0, xzr
  404f0c:	str	d0, [x8, #256]
  404f10:	ldr	x8, [sp, #1968]
  404f14:	str	d0, [x8, #248]
  404f18:	ldr	x8, [sp, #1968]
  404f1c:	str	wzr, [x8, #264]
  404f20:	b	406f74 <sqrt@plt+0x51e4>
  404f24:	str	x0, [sp, #1872]
  404f28:	str	w1, [sp, #1868]
  404f2c:	ldr	x0, [sp, #384]
  404f30:	bl	42268c <_ZdlPv@@Base>
  404f34:	b	4073c8 <sqrt@plt+0x5638>
  404f38:	ldr	x8, [sp, #2024]
  404f3c:	mov	x9, #0xffffffffffffffe8    	// #-24
  404f40:	add	x8, x8, x9
  404f44:	ldr	x8, [x8]
  404f48:	str	x8, [sp, #1968]
  404f4c:	b	406f74 <sqrt@plt+0x51e4>
  404f50:	ldr	x8, [sp, #2024]
  404f54:	mov	x9, #0xffffffffffffffe8    	// #-24
  404f58:	add	x8, x8, x9
  404f5c:	ldr	x8, [x8]
  404f60:	str	x8, [sp, #1968]
  404f64:	ldr	x8, [sp, #1968]
  404f68:	ldr	x9, [x8]
  404f6c:	orr	x9, x9, #0x1
  404f70:	str	x9, [x8]
  404f74:	ldr	x8, [sp, #1968]
  404f78:	add	x1, x8, #0x28
  404f7c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  404f80:	add	x0, x0, #0x33f
  404f84:	bl	407724 <sqrt@plt+0x5994>
  404f88:	b	406f74 <sqrt@plt+0x51e4>
  404f8c:	ldr	x8, [sp, #2024]
  404f90:	mov	x9, #0xffffffffffffffd0    	// #-48
  404f94:	add	x8, x8, x9
  404f98:	ldr	x8, [x8]
  404f9c:	str	x8, [sp, #1968]
  404fa0:	ldr	x8, [sp, #1968]
  404fa4:	ldr	x9, [x8]
  404fa8:	orr	x9, x9, #0x1
  404fac:	str	x9, [x8]
  404fb0:	ldr	x8, [sp, #2024]
  404fb4:	ldr	x8, [x8]
  404fb8:	ldr	x9, [sp, #1968]
  404fbc:	str	x8, [x9, #40]
  404fc0:	b	406f74 <sqrt@plt+0x51e4>
  404fc4:	ldr	x8, [sp, #2024]
  404fc8:	mov	x9, #0xffffffffffffffe8    	// #-24
  404fcc:	add	x8, x8, x9
  404fd0:	ldr	x8, [x8]
  404fd4:	str	x8, [sp, #1968]
  404fd8:	ldr	x8, [sp, #1968]
  404fdc:	ldr	x9, [x8]
  404fe0:	orr	x9, x9, #0x2
  404fe4:	str	x9, [x8]
  404fe8:	ldr	x8, [sp, #1968]
  404fec:	add	x1, x8, #0x28
  404ff0:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  404ff4:	add	x0, x0, #0x33f
  404ff8:	bl	407724 <sqrt@plt+0x5994>
  404ffc:	b	406f74 <sqrt@plt+0x51e4>
  405000:	ldr	x8, [sp, #2024]
  405004:	mov	x9, #0xffffffffffffffd0    	// #-48
  405008:	add	x8, x8, x9
  40500c:	ldr	x8, [x8]
  405010:	str	x8, [sp, #1968]
  405014:	ldr	x8, [sp, #1968]
  405018:	ldr	x9, [x8]
  40501c:	orr	x9, x9, #0x2
  405020:	str	x9, [x8]
  405024:	ldr	x8, [sp, #2024]
  405028:	ldr	x8, [x8]
  40502c:	ldr	x9, [sp, #1968]
  405030:	str	x8, [x9, #40]
  405034:	b	406f74 <sqrt@plt+0x51e4>
  405038:	ldr	x8, [sp, #2024]
  40503c:	mov	x9, #0xffffffffffffffe8    	// #-24
  405040:	add	x8, x8, x9
  405044:	ldr	x8, [x8]
  405048:	str	x8, [sp, #1968]
  40504c:	ldr	x8, [sp, #1968]
  405050:	ldr	x9, [x8]
  405054:	orr	x9, x9, #0x100000
  405058:	str	x9, [x8]
  40505c:	b	406f74 <sqrt@plt+0x51e4>
  405060:	ldr	x8, [sp, #2024]
  405064:	mov	x9, #0xffffffffffffffd0    	// #-48
  405068:	add	x8, x8, x9
  40506c:	ldr	x8, [x8]
  405070:	str	x8, [sp, #1968]
  405074:	ldr	x8, [sp, #1968]
  405078:	ldr	x9, [x8]
  40507c:	orr	x9, x9, #0x80000
  405080:	str	x9, [x8]
  405084:	ldr	x8, [sp, #2024]
  405088:	ldr	x8, [x8]
  40508c:	ldr	x9, [sp, #1968]
  405090:	str	x8, [x9, #192]
  405094:	b	406f74 <sqrt@plt+0x51e4>
  405098:	ldr	x8, [sp, #2024]
  40509c:	mov	x9, #0xffffffffffffffd0    	// #-48
  4050a0:	add	x8, x8, x9
  4050a4:	ldr	x8, [x8]
  4050a8:	str	x8, [sp, #1968]
  4050ac:	ldr	x8, [sp, #1968]
  4050b0:	ldr	x9, [x8]
  4050b4:	orr	x9, x9, #0x1000000
  4050b8:	str	x9, [x8]
  4050bc:	ldr	x8, [sp, #2024]
  4050c0:	ldr	x8, [x8]
  4050c4:	ldr	x9, [sp, #1968]
  4050c8:	str	x8, [x9, #200]
  4050cc:	b	406f74 <sqrt@plt+0x51e4>
  4050d0:	ldr	x8, [sp, #2024]
  4050d4:	mov	x9, #0xffffffffffffffd0    	// #-48
  4050d8:	add	x8, x8, x9
  4050dc:	ldr	x8, [x8]
  4050e0:	str	x8, [sp, #1968]
  4050e4:	ldr	x8, [sp, #1968]
  4050e8:	ldr	x9, [x8]
  4050ec:	orr	x9, x9, #0x2000000
  4050f0:	str	x9, [x8]
  4050f4:	ldr	x8, [sp, #2024]
  4050f8:	ldr	x8, [x8]
  4050fc:	ldr	x9, [sp, #1968]
  405100:	str	x8, [x9, #208]
  405104:	b	406f74 <sqrt@plt+0x51e4>
  405108:	ldr	x8, [sp, #2024]
  40510c:	mov	x9, #0xffffffffffffffd0    	// #-48
  405110:	add	x8, x8, x9
  405114:	ldr	x8, [x8]
  405118:	str	x8, [sp, #1968]
  40511c:	ldr	x8, [sp, #1968]
  405120:	ldr	x9, [x8]
  405124:	mov	x10, #0x480000              	// #4718592
  405128:	orr	x9, x9, x10
  40512c:	str	x9, [x8]
  405130:	ldr	x8, [sp, #2024]
  405134:	ldr	x0, [x8]
  405138:	bl	4019a0 <strlen@plt>
  40513c:	add	x0, x0, #0x1
  405140:	bl	401920 <_Znam@plt>
  405144:	ldr	x8, [sp, #1968]
  405148:	str	x0, [x8, #216]
  40514c:	ldr	x8, [sp, #1968]
  405150:	ldr	x0, [x8, #216]
  405154:	ldr	x8, [sp, #2024]
  405158:	ldr	x1, [x8]
  40515c:	bl	401ad0 <strcpy@plt>
  405160:	b	406f74 <sqrt@plt+0x51e4>
  405164:	ldr	x8, [sp, #2024]
  405168:	mov	x9, #0xffffffffffffffd0    	// #-48
  40516c:	add	x8, x8, x9
  405170:	ldr	x8, [x8]
  405174:	str	x8, [sp, #1968]
  405178:	ldr	x8, [sp, #1968]
  40517c:	ldr	x9, [x8]
  405180:	mov	x10, #0xc80000              	// #13107200
  405184:	orr	x9, x9, x10
  405188:	str	x9, [x8]
  40518c:	ldr	x8, [sp, #2024]
  405190:	ldr	x0, [x8]
  405194:	bl	4019a0 <strlen@plt>
  405198:	add	x0, x0, #0x1
  40519c:	bl	401920 <_Znam@plt>
  4051a0:	ldr	x8, [sp, #1968]
  4051a4:	str	x0, [x8, #216]
  4051a8:	ldr	x8, [sp, #1968]
  4051ac:	ldr	x0, [x8, #216]
  4051b0:	ldr	x8, [sp, #2024]
  4051b4:	ldr	x1, [x8]
  4051b8:	bl	401ad0 <strcpy@plt>
  4051bc:	ldr	x8, [sp, #2024]
  4051c0:	ldr	x8, [x8]
  4051c4:	mov	x0, x8
  4051c8:	bl	4019a0 <strlen@plt>
  4051cc:	add	x0, x0, #0x1
  4051d0:	bl	401920 <_Znam@plt>
  4051d4:	ldr	x8, [sp, #1968]
  4051d8:	str	x0, [x8, #224]
  4051dc:	ldr	x8, [sp, #1968]
  4051e0:	ldr	x0, [x8, #224]
  4051e4:	ldr	x8, [sp, #2024]
  4051e8:	ldr	x1, [x8]
  4051ec:	bl	401ad0 <strcpy@plt>
  4051f0:	b	406f74 <sqrt@plt+0x51e4>
  4051f4:	ldr	x8, [sp, #2024]
  4051f8:	mov	x9, #0xffffffffffffffd0    	// #-48
  4051fc:	add	x8, x8, x9
  405200:	ldr	x8, [x8]
  405204:	str	x8, [sp, #1968]
  405208:	ldr	x8, [sp, #1968]
  40520c:	ldr	x9, [x8]
  405210:	orr	x9, x9, #0x800000
  405214:	str	x9, [x8]
  405218:	ldr	x8, [sp, #2024]
  40521c:	ldr	x0, [x8]
  405220:	bl	4019a0 <strlen@plt>
  405224:	add	x0, x0, #0x1
  405228:	bl	401920 <_Znam@plt>
  40522c:	ldr	x8, [sp, #1968]
  405230:	str	x0, [x8, #224]
  405234:	ldr	x8, [sp, #1968]
  405238:	ldr	x0, [x8, #224]
  40523c:	ldr	x8, [sp, #2024]
  405240:	ldr	x1, [x8]
  405244:	bl	401ad0 <strcpy@plt>
  405248:	b	406f74 <sqrt@plt+0x51e4>
  40524c:	ldr	x8, [sp, #2024]
  405250:	mov	x9, #0xffffffffffffffe8    	// #-24
  405254:	add	x8, x8, x9
  405258:	ldr	x8, [x8]
  40525c:	str	x8, [sp, #1968]
  405260:	ldr	x8, [sp, #1968]
  405264:	ldr	x8, [x8]
  405268:	and	x8, x8, #0x20000
  40526c:	cbz	x8, 4052a8 <sqrt@plt+0x3518>
  405270:	ldr	x8, [sp, #1968]
  405274:	ldr	x9, [x8]
  405278:	orr	x9, x9, #0x10000
  40527c:	str	x9, [x8]
  405280:	ldr	x8, [sp, #1968]
  405284:	ldr	x9, [x8]
  405288:	and	x9, x9, #0xfffffffffffdffff
  40528c:	str	x9, [x8]
  405290:	ldr	x8, [sp, #1968]
  405294:	fmov	d0, xzr
  405298:	str	d0, [x8, #176]
  40529c:	ldr	x8, [sp, #1968]
  4052a0:	str	d0, [x8, #168]
  4052a4:	b	4052d8 <sqrt@plt+0x3548>
  4052a8:	ldr	x8, [sp, #1968]
  4052ac:	ldr	x8, [x8]
  4052b0:	and	x8, x8, #0x10000
  4052b4:	cbz	x8, 4052c8 <sqrt@plt+0x3538>
  4052b8:	ldr	x8, [sp, #1968]
  4052bc:	fmov	d0, xzr
  4052c0:	str	d0, [x8, #176]
  4052c4:	b	4052d8 <sqrt@plt+0x3548>
  4052c8:	ldr	x8, [sp, #1968]
  4052cc:	ldr	x9, [x8]
  4052d0:	orr	x9, x9, #0x20000
  4052d4:	str	x9, [x8]
  4052d8:	b	406f74 <sqrt@plt+0x51e4>
  4052dc:	ldr	x8, [sp, #2024]
  4052e0:	mov	x9, #0xffffffffffffffd0    	// #-48
  4052e4:	add	x8, x8, x9
  4052e8:	ldr	x8, [x8]
  4052ec:	str	x8, [sp, #1968]
  4052f0:	ldr	x8, [sp, #1968]
  4052f4:	ldr	x8, [x8]
  4052f8:	and	x8, x8, #0x20000
  4052fc:	cbz	x8, 405340 <sqrt@plt+0x35b0>
  405300:	ldr	x8, [sp, #1968]
  405304:	ldr	x9, [x8]
  405308:	orr	x9, x9, #0x10000
  40530c:	str	x9, [x8]
  405310:	ldr	x8, [sp, #1968]
  405314:	ldr	x9, [x8]
  405318:	and	x9, x9, #0xfffffffffffdffff
  40531c:	str	x9, [x8]
  405320:	ldr	x8, [sp, #1968]
  405324:	fmov	d0, xzr
  405328:	str	d0, [x8, #168]
  40532c:	ldr	x8, [sp, #2024]
  405330:	ldr	x8, [x8]
  405334:	ldr	x9, [sp, #1968]
  405338:	str	x8, [x9, #176]
  40533c:	b	40538c <sqrt@plt+0x35fc>
  405340:	ldr	x8, [sp, #1968]
  405344:	ldr	x8, [x8]
  405348:	and	x8, x8, #0x10000
  40534c:	cbz	x8, 405364 <sqrt@plt+0x35d4>
  405350:	ldr	x8, [sp, #2024]
  405354:	ldr	x8, [x8]
  405358:	ldr	x9, [sp, #1968]
  40535c:	str	x8, [x9, #176]
  405360:	b	40538c <sqrt@plt+0x35fc>
  405364:	ldr	x8, [sp, #2024]
  405368:	ldr	x8, [x8]
  40536c:	ldr	x9, [sp, #1968]
  405370:	str	x8, [x9, #176]
  405374:	ldr	x9, [sp, #1968]
  405378:	str	x8, [x9, #168]
  40537c:	ldr	x8, [sp, #1968]
  405380:	ldr	x9, [x8]
  405384:	orr	x9, x9, #0x10000
  405388:	str	x9, [x8]
  40538c:	b	406f74 <sqrt@plt+0x51e4>
  405390:	ldr	x8, [sp, #2024]
  405394:	mov	x9, #0xffffffffffffffe8    	// #-24
  405398:	add	x8, x8, x9
  40539c:	ldr	x8, [x8]
  4053a0:	str	x8, [sp, #1968]
  4053a4:	ldr	x8, [sp, #1968]
  4053a8:	ldr	x9, [x8]
  4053ac:	orr	x9, x9, #0x100
  4053b0:	str	x9, [x8]
  4053b4:	b	406f74 <sqrt@plt+0x51e4>
  4053b8:	ldr	x8, [sp, #2024]
  4053bc:	mov	x9, #0xffffffffffffffe8    	// #-24
  4053c0:	add	x8, x8, x9
  4053c4:	ldr	x8, [x8]
  4053c8:	str	x8, [sp, #1968]
  4053cc:	ldr	x8, [sp, #1968]
  4053d0:	ldr	x9, [x8]
  4053d4:	orr	x9, x9, #0x10
  4053d8:	str	x9, [x8]
  4053dc:	b	406f74 <sqrt@plt+0x51e4>
  4053e0:	ldr	x8, [sp, #2024]
  4053e4:	mov	x9, #0xffffffffffffffe8    	// #-24
  4053e8:	add	x8, x8, x9
  4053ec:	ldr	x8, [x8]
  4053f0:	str	x8, [sp, #1968]
  4053f4:	ldr	x8, [sp, #1968]
  4053f8:	ldr	x9, [x8]
  4053fc:	orr	x9, x9, #0x20
  405400:	str	x9, [x8]
  405404:	b	406f74 <sqrt@plt+0x51e4>
  405408:	ldr	x8, [sp, #2024]
  40540c:	mov	x9, #0xffffffffffffffe8    	// #-24
  405410:	add	x8, x8, x9
  405414:	ldr	x8, [x8]
  405418:	str	x8, [sp, #1968]
  40541c:	ldr	x8, [sp, #1968]
  405420:	ldr	x9, [x8]
  405424:	orr	x9, x9, #0x40
  405428:	str	x9, [x8]
  40542c:	b	406f74 <sqrt@plt+0x51e4>
  405430:	ldr	x8, [sp, #2024]
  405434:	mov	x9, #0xffffffffffffffe8    	// #-24
  405438:	add	x8, x8, x9
  40543c:	ldr	x8, [x8]
  405440:	str	x8, [sp, #1968]
  405444:	ldr	x8, [sp, #1968]
  405448:	ldr	x9, [x8]
  40544c:	orr	x9, x9, #0x60
  405450:	str	x9, [x8]
  405454:	b	406f74 <sqrt@plt+0x51e4>
  405458:	ldr	x8, [sp, #2024]
  40545c:	mov	x9, #0xffffffffffffffe8    	// #-24
  405460:	add	x8, x8, x9
  405464:	ldr	x8, [x8]
  405468:	str	x8, [sp, #1968]
  40546c:	ldr	x8, [sp, #1968]
  405470:	ldr	x9, [x8]
  405474:	orr	x9, x9, #0x4
  405478:	str	x9, [x8]
  40547c:	b	406f74 <sqrt@plt+0x51e4>
  405480:	ldr	x8, [sp, #2024]
  405484:	mov	x9, #0xffffffffffffffe8    	// #-24
  405488:	add	x8, x8, x9
  40548c:	ldr	x8, [x8]
  405490:	str	x8, [sp, #1968]
  405494:	ldr	x8, [sp, #1968]
  405498:	ldr	x9, [x8]
  40549c:	and	x9, x9, #0xfffffffffffffffb
  4054a0:	str	x9, [x8]
  4054a4:	b	406f74 <sqrt@plt+0x51e4>
  4054a8:	ldr	x8, [sp, #2024]
  4054ac:	mov	x9, #0xffffffffffffffe8    	// #-24
  4054b0:	add	x8, x8, x9
  4054b4:	ldr	x8, [x8]
  4054b8:	str	x8, [sp, #1968]
  4054bc:	ldr	x8, [sp, #1968]
  4054c0:	add	x8, x8, #0x78
  4054c4:	str	x8, [sp, #1816]
  4054c8:	ldr	x8, [sp, #1816]
  4054cc:	ldr	x8, [x8]
  4054d0:	cbz	x8, 4054e4 <sqrt@plt+0x3754>
  4054d4:	ldr	x8, [sp, #1816]
  4054d8:	ldr	x8, [x8]
  4054dc:	str	x8, [sp, #1816]
  4054e0:	b	4054c8 <sqrt@plt+0x3738>
  4054e4:	mov	x0, #0x28                  	// #40
  4054e8:	bl	4225b4 <_Znwm@@Base>
  4054ec:	ldr	x8, [sp, #2024]
  4054f0:	ldr	x1, [x8]
  4054f4:	ldr	x8, [sp, #2024]
  4054f8:	ldr	x2, [x8, #8]
  4054fc:	ldr	x8, [sp, #2024]
  405500:	ldr	w3, [x8, #16]
  405504:	str	x0, [sp, #376]
  405508:	bl	410f8c <sqrt@plt+0xf1fc>
  40550c:	b	405510 <sqrt@plt+0x3780>
  405510:	ldr	x8, [sp, #1816]
  405514:	ldr	x9, [sp, #376]
  405518:	str	x9, [x8]
  40551c:	b	406f74 <sqrt@plt+0x51e4>
  405520:	str	x0, [sp, #1872]
  405524:	str	w1, [sp, #1868]
  405528:	ldr	x0, [sp, #376]
  40552c:	bl	42268c <_ZdlPv@@Base>
  405530:	b	4073c8 <sqrt@plt+0x5638>
  405534:	ldr	x8, [sp, #2024]
  405538:	mov	x9, #0xffffffffffffffe8    	// #-24
  40553c:	add	x8, x8, x9
  405540:	ldr	x8, [x8]
  405544:	str	x8, [sp, #1968]
  405548:	ldr	x8, [sp, #1968]
  40554c:	ldr	x8, [x8, #120]
  405550:	cbz	x8, 405588 <sqrt@plt+0x37f8>
  405554:	ldr	x8, [sp, #1968]
  405558:	ldr	x8, [x8, #120]
  40555c:	str	x8, [sp, #1808]
  405560:	ldr	x8, [sp, #1808]
  405564:	ldr	x8, [x8]
  405568:	cbz	x8, 40557c <sqrt@plt+0x37ec>
  40556c:	ldr	x8, [sp, #1808]
  405570:	ldr	x8, [x8]
  405574:	str	x8, [sp, #1808]
  405578:	b	405560 <sqrt@plt+0x37d0>
  40557c:	ldr	x8, [sp, #1808]
  405580:	mov	w9, #0x1                   	// #1
  405584:	str	w9, [x8, #16]
  405588:	b	406f74 <sqrt@plt+0x51e4>
  40558c:	ldr	x8, [sp, #2024]
  405590:	mov	x9, #0xffffffffffffffe8    	// #-24
  405594:	add	x8, x8, x9
  405598:	ldr	x8, [x8]
  40559c:	str	x8, [sp, #1968]
  4055a0:	ldr	x8, [sp, #1968]
  4055a4:	ldr	x8, [x8, #120]
  4055a8:	cbz	x8, 4055e0 <sqrt@plt+0x3850>
  4055ac:	ldr	x8, [sp, #1968]
  4055b0:	ldr	x8, [x8, #120]
  4055b4:	str	x8, [sp, #1800]
  4055b8:	ldr	x8, [sp, #1800]
  4055bc:	ldr	x8, [x8]
  4055c0:	cbz	x8, 4055d4 <sqrt@plt+0x3844>
  4055c4:	ldr	x8, [sp, #1800]
  4055c8:	ldr	x8, [x8]
  4055cc:	str	x8, [sp, #1800]
  4055d0:	b	4055b8 <sqrt@plt+0x3828>
  4055d4:	ldr	x8, [sp, #1800]
  4055d8:	mov	w9, #0x2                   	// #2
  4055dc:	str	w9, [x8, #16]
  4055e0:	b	406f74 <sqrt@plt+0x51e4>
  4055e4:	ldr	x8, [sp, #2024]
  4055e8:	mov	x9, #0xffffffffffffffe8    	// #-24
  4055ec:	add	x8, x8, x9
  4055f0:	ldr	x8, [x8]
  4055f4:	str	x8, [sp, #1968]
  4055f8:	ldr	x8, [sp, #1968]
  4055fc:	ldr	x8, [x8, #120]
  405600:	cbz	x8, 405638 <sqrt@plt+0x38a8>
  405604:	ldr	x8, [sp, #1968]
  405608:	ldr	x8, [x8, #120]
  40560c:	str	x8, [sp, #1792]
  405610:	ldr	x8, [sp, #1792]
  405614:	ldr	x8, [x8]
  405618:	cbz	x8, 40562c <sqrt@plt+0x389c>
  40561c:	ldr	x8, [sp, #1792]
  405620:	ldr	x8, [x8]
  405624:	str	x8, [sp, #1792]
  405628:	b	405610 <sqrt@plt+0x3880>
  40562c:	ldr	x8, [sp, #1792]
  405630:	mov	w9, #0x1                   	// #1
  405634:	str	w9, [x8, #20]
  405638:	b	406f74 <sqrt@plt+0x51e4>
  40563c:	ldr	x8, [sp, #2024]
  405640:	mov	x9, #0xffffffffffffffe8    	// #-24
  405644:	add	x8, x8, x9
  405648:	ldr	x8, [x8]
  40564c:	str	x8, [sp, #1968]
  405650:	ldr	x8, [sp, #1968]
  405654:	ldr	x8, [x8, #120]
  405658:	cbz	x8, 405690 <sqrt@plt+0x3900>
  40565c:	ldr	x8, [sp, #1968]
  405660:	ldr	x8, [x8, #120]
  405664:	str	x8, [sp, #1784]
  405668:	ldr	x8, [sp, #1784]
  40566c:	ldr	x8, [x8]
  405670:	cbz	x8, 405684 <sqrt@plt+0x38f4>
  405674:	ldr	x8, [sp, #1784]
  405678:	ldr	x8, [x8]
  40567c:	str	x8, [sp, #1784]
  405680:	b	405668 <sqrt@plt+0x38d8>
  405684:	ldr	x8, [sp, #1784]
  405688:	mov	w9, #0x2                   	// #2
  40568c:	str	w9, [x8, #20]
  405690:	b	406f74 <sqrt@plt+0x51e4>
  405694:	ldr	x8, [sp, #2024]
  405698:	mov	x9, #0xffffffffffffffd0    	// #-48
  40569c:	add	x8, x8, x9
  4056a0:	ldr	x8, [x8]
  4056a4:	str	x8, [sp, #1968]
  4056a8:	ldr	x8, [sp, #1968]
  4056ac:	ldr	x9, [x8]
  4056b0:	orr	x9, x9, #0x40000
  4056b4:	str	x9, [x8]
  4056b8:	ldr	x8, [sp, #2024]
  4056bc:	ldr	x8, [x8]
  4056c0:	ldr	x9, [sp, #1968]
  4056c4:	str	x8, [x9, #184]
  4056c8:	b	406f74 <sqrt@plt+0x51e4>
  4056cc:	ldr	x8, [sp, #2024]
  4056d0:	mov	x9, #0xffffffffffffffe8    	// #-24
  4056d4:	add	x8, x8, x9
  4056d8:	ldr	x8, [x8]
  4056dc:	str	x8, [sp, #1968]
  4056e0:	ldr	x8, [sp, #1968]
  4056e4:	ldr	x9, [x8]
  4056e8:	orr	x9, x9, #0x200000
  4056ec:	str	x9, [x8]
  4056f0:	b	406f74 <sqrt@plt+0x51e4>
  4056f4:	ldr	x8, [sp, #2024]
  4056f8:	ldr	q0, [x8]
  4056fc:	str	q0, [sp, #1968]
  405700:	ldr	x8, [x8, #16]
  405704:	str	x8, [sp, #1984]
  405708:	b	406f74 <sqrt@plt+0x51e4>
  40570c:	ldr	x8, [sp, #2024]
  405710:	mov	x9, #0xffffffffffffffd0    	// #-48
  405714:	mov	x10, #0xffffffffffffffd8    	// #-40
  405718:	add	x8, x8, x10
  40571c:	ldr	x8, [x8]
  405720:	add	x10, sp, #0x7b0
  405724:	str	x8, [x10, #8]
  405728:	ldr	x8, [sp, #2024]
  40572c:	ldur	w11, [x8, #-32]
  405730:	str	w11, [sp, #1984]
  405734:	ldr	x8, [sp, #2024]
  405738:	add	x8, x8, x9
  40573c:	ldr	x0, [x8]
  405740:	ldr	x8, [sp, #2024]
  405744:	mov	x9, #0xffffffffffffffe8    	// #-24
  405748:	add	x8, x8, x9
  40574c:	ldr	x1, [x8]
  405750:	ldr	x8, [sp, #2024]
  405754:	ldur	w2, [x8, #-16]
  405758:	str	x9, [sp, #368]
  40575c:	bl	4077c0 <sqrt@plt+0x5a30>
  405760:	str	x0, [sp, #1968]
  405764:	ldr	x8, [sp, #2024]
  405768:	ldr	x9, [sp, #368]
  40576c:	add	x8, x8, x9
  405770:	ldr	x8, [x8]
  405774:	str	x8, [sp, #360]
  405778:	cbz	x8, 405784 <sqrt@plt+0x39f4>
  40577c:	ldr	x0, [sp, #360]
  405780:	bl	401c10 <_ZdaPv@plt>
  405784:	ldr	x8, [sp, #2024]
  405788:	mov	x9, #0xffffffffffffffd0    	// #-48
  40578c:	add	x8, x8, x9
  405790:	ldr	x0, [x8]
  405794:	bl	401a30 <free@plt>
  405798:	b	406f74 <sqrt@plt+0x51e4>
  40579c:	mov	x8, xzr
  4057a0:	str	x8, [sp, #1968]
  4057a4:	str	wzr, [sp, #1976]
  4057a8:	str	wzr, [sp, #1980]
  4057ac:	b	406f74 <sqrt@plt+0x51e4>
  4057b0:	ldr	x8, [sp, #2024]
  4057b4:	ldur	q0, [x8, #-48]
  4057b8:	str	q0, [sp, #1968]
  4057bc:	ldr	w9, [sp, #1976]
  4057c0:	ldr	w10, [sp, #1980]
  4057c4:	cmp	w9, w10
  4057c8:	b.lt	405860 <sqrt@plt+0x3ad0>  // b.tstop
  4057cc:	ldr	w8, [sp, #1976]
  4057d0:	cbnz	w8, 4057ec <sqrt@plt+0x3a5c>
  4057d4:	mov	x0, #0x20                  	// #32
  4057d8:	bl	401920 <_Znam@plt>
  4057dc:	str	x0, [sp, #1968]
  4057e0:	mov	w8, #0x4                   	// #4
  4057e4:	str	w8, [sp, #1980]
  4057e8:	b	405860 <sqrt@plt+0x3ad0>
  4057ec:	ldr	x8, [sp, #1968]
  4057f0:	str	x8, [sp, #1776]
  4057f4:	ldr	w9, [sp, #1980]
  4057f8:	mov	w10, #0x2                   	// #2
  4057fc:	mul	w9, w9, w10
  405800:	str	w9, [sp, #1980]
  405804:	ldrsw	x8, [sp, #1980]
  405808:	mov	x11, #0x8                   	// #8
  40580c:	mul	x12, x8, x11
  405810:	umulh	x8, x8, x11
  405814:	mov	x13, #0xffffffffffffffff    	// #-1
  405818:	cmp	x8, #0x0
  40581c:	csel	x0, x13, x12, ne  // ne = any
  405820:	str	x11, [sp, #352]
  405824:	bl	401920 <_Znam@plt>
  405828:	str	x0, [sp, #1768]
  40582c:	ldr	x0, [sp, #1768]
  405830:	ldr	x1, [sp, #1776]
  405834:	ldrsw	x8, [sp, #1976]
  405838:	ldr	x11, [sp, #352]
  40583c:	mul	x2, x8, x11
  405840:	bl	401940 <memcpy@plt>
  405844:	ldr	x8, [sp, #1768]
  405848:	str	x8, [sp, #1968]
  40584c:	ldr	x8, [sp, #1776]
  405850:	str	x8, [sp, #344]
  405854:	cbz	x8, 405860 <sqrt@plt+0x3ad0>
  405858:	ldr	x0, [sp, #344]
  40585c:	bl	401c10 <_ZdaPv@plt>
  405860:	ldr	x8, [sp, #2024]
  405864:	ldr	x8, [x8]
  405868:	ldr	x9, [sp, #1968]
  40586c:	ldrsw	x10, [sp, #1976]
  405870:	str	x8, [x9, x10, lsl #3]
  405874:	ldr	w11, [sp, #1976]
  405878:	add	w11, w11, #0x1
  40587c:	str	w11, [sp, #1976]
  405880:	b	406f74 <sqrt@plt+0x51e4>
  405884:	ldr	x8, [sp, #2024]
  405888:	ldr	q0, [x8]
  40588c:	str	q0, [sp, #1968]
  405890:	b	406f74 <sqrt@plt+0x51e4>
  405894:	ldr	x1, [sp, #2024]
  405898:	add	x0, sp, #0x6d8
  40589c:	bl	4102ac <sqrt@plt+0xe51c>
  4058a0:	ldr	x8, [sp, #1752]
  4058a4:	str	x8, [sp, #1968]
  4058a8:	ldr	x8, [sp, #1760]
  4058ac:	str	x8, [sp, #1976]
  4058b0:	b	406f74 <sqrt@plt+0x51e4>
  4058b4:	ldr	x8, [sp, #2024]
  4058b8:	mov	x9, #0xffffffffffffffe8    	// #-24
  4058bc:	add	x1, x8, x9
  4058c0:	add	x0, sp, #0x6c8
  4058c4:	bl	4102ac <sqrt@plt+0xe51c>
  4058c8:	ldr	x8, [sp, #1736]
  4058cc:	str	x8, [sp, #1968]
  4058d0:	ldr	x8, [sp, #1744]
  4058d4:	str	x8, [sp, #1976]
  4058d8:	b	406f74 <sqrt@plt+0x51e4>
  4058dc:	ldr	x8, [sp, #2024]
  4058e0:	ldr	q0, [x8]
  4058e4:	str	q0, [sp, #1968]
  4058e8:	b	406f74 <sqrt@plt+0x51e4>
  4058ec:	ldr	x8, [sp, #2024]
  4058f0:	ldur	d0, [x8, #-48]
  4058f4:	ldr	x8, [sp, #2024]
  4058f8:	ldr	d1, [x8]
  4058fc:	fadd	d0, d0, d1
  405900:	str	d0, [sp, #1968]
  405904:	ldr	x8, [sp, #2024]
  405908:	ldur	d0, [x8, #-40]
  40590c:	ldr	x8, [sp, #2024]
  405910:	ldr	d1, [x8, #8]
  405914:	fadd	d0, d0, d1
  405918:	str	d0, [sp, #1976]
  40591c:	b	406f74 <sqrt@plt+0x51e4>
  405920:	ldr	x8, [sp, #2024]
  405924:	ldur	d0, [x8, #-72]
  405928:	ldr	x8, [sp, #2024]
  40592c:	ldur	d1, [x8, #-24]
  405930:	fadd	d0, d0, d1
  405934:	str	d0, [sp, #1968]
  405938:	ldr	x8, [sp, #2024]
  40593c:	ldur	d0, [x8, #-64]
  405940:	ldr	x8, [sp, #2024]
  405944:	ldur	d1, [x8, #-16]
  405948:	fadd	d0, d0, d1
  40594c:	str	d0, [sp, #1976]
  405950:	b	406f74 <sqrt@plt+0x51e4>
  405954:	ldr	x8, [sp, #2024]
  405958:	ldur	d0, [x8, #-48]
  40595c:	ldr	x8, [sp, #2024]
  405960:	ldr	d1, [x8]
  405964:	fsub	d0, d0, d1
  405968:	str	d0, [sp, #1968]
  40596c:	ldr	x8, [sp, #2024]
  405970:	ldur	d0, [x8, #-40]
  405974:	ldr	x8, [sp, #2024]
  405978:	ldr	d1, [x8, #8]
  40597c:	fsub	d0, d0, d1
  405980:	str	d0, [sp, #1976]
  405984:	b	406f74 <sqrt@plt+0x51e4>
  405988:	ldr	x8, [sp, #2024]
  40598c:	ldur	d0, [x8, #-72]
  405990:	ldr	x8, [sp, #2024]
  405994:	ldur	d1, [x8, #-24]
  405998:	fsub	d0, d0, d1
  40599c:	str	d0, [sp, #1968]
  4059a0:	ldr	x8, [sp, #2024]
  4059a4:	ldur	d0, [x8, #-64]
  4059a8:	ldr	x8, [sp, #2024]
  4059ac:	ldur	d1, [x8, #-16]
  4059b0:	fsub	d0, d0, d1
  4059b4:	str	d0, [sp, #1976]
  4059b8:	b	406f74 <sqrt@plt+0x51e4>
  4059bc:	ldr	x8, [sp, #2024]
  4059c0:	ldur	x8, [x8, #-72]
  4059c4:	str	x8, [sp, #1968]
  4059c8:	ldr	x8, [sp, #2024]
  4059cc:	ldur	x8, [x8, #-16]
  4059d0:	str	x8, [sp, #1976]
  4059d4:	b	406f74 <sqrt@plt+0x51e4>
  4059d8:	ldr	x8, [sp, #2024]
  4059dc:	ldur	d0, [x8, #-96]
  4059e0:	fmov	d1, #1.000000000000000000e+00
  4059e4:	fsub	d0, d1, d0
  4059e8:	ldr	x8, [sp, #2024]
  4059ec:	ldur	d2, [x8, #-48]
  4059f0:	fmul	d0, d0, d2
  4059f4:	ldr	x8, [sp, #2024]
  4059f8:	ldur	d2, [x8, #-96]
  4059fc:	ldr	x8, [sp, #2024]
  405a00:	ldr	d3, [x8]
  405a04:	fmul	d2, d2, d3
  405a08:	fadd	d0, d0, d2
  405a0c:	str	d0, [sp, #1968]
  405a10:	ldr	x8, [sp, #2024]
  405a14:	ldur	d0, [x8, #-96]
  405a18:	fsub	d0, d1, d0
  405a1c:	ldr	x8, [sp, #2024]
  405a20:	ldur	d1, [x8, #-40]
  405a24:	fmul	d0, d0, d1
  405a28:	ldr	x8, [sp, #2024]
  405a2c:	ldur	d1, [x8, #-96]
  405a30:	ldr	x8, [sp, #2024]
  405a34:	ldr	d2, [x8, #8]
  405a38:	fmul	d1, d1, d2
  405a3c:	fadd	d0, d0, d1
  405a40:	str	d0, [sp, #1976]
  405a44:	b	406f74 <sqrt@plt+0x51e4>
  405a48:	ldr	x8, [sp, #2024]
  405a4c:	ldur	d0, [x8, #-120]
  405a50:	fmov	d1, #1.000000000000000000e+00
  405a54:	fsub	d0, d1, d0
  405a58:	ldr	x8, [sp, #2024]
  405a5c:	ldur	d2, [x8, #-72]
  405a60:	fmul	d0, d0, d2
  405a64:	ldr	x8, [sp, #2024]
  405a68:	ldur	d2, [x8, #-120]
  405a6c:	ldr	x8, [sp, #2024]
  405a70:	ldur	d3, [x8, #-24]
  405a74:	fmul	d2, d2, d3
  405a78:	fadd	d0, d0, d2
  405a7c:	str	d0, [sp, #1968]
  405a80:	ldr	x8, [sp, #2024]
  405a84:	ldur	d0, [x8, #-120]
  405a88:	fsub	d0, d1, d0
  405a8c:	ldr	x8, [sp, #2024]
  405a90:	ldur	d1, [x8, #-64]
  405a94:	fmul	d0, d0, d1
  405a98:	ldr	x8, [sp, #2024]
  405a9c:	ldur	d1, [x8, #-120]
  405aa0:	ldr	x8, [sp, #2024]
  405aa4:	ldur	d2, [x8, #-16]
  405aa8:	fmul	d1, d1, d2
  405aac:	fadd	d0, d0, d1
  405ab0:	str	d0, [sp, #1976]
  405ab4:	b	406f74 <sqrt@plt+0x51e4>
  405ab8:	ldr	x8, [sp, #2024]
  405abc:	ldur	d0, [x8, #-120]
  405ac0:	fmov	d1, #1.000000000000000000e+00
  405ac4:	fsub	d0, d1, d0
  405ac8:	ldr	x8, [sp, #2024]
  405acc:	ldur	d2, [x8, #-72]
  405ad0:	fmul	d0, d0, d2
  405ad4:	ldr	x8, [sp, #2024]
  405ad8:	ldur	d2, [x8, #-120]
  405adc:	ldr	x8, [sp, #2024]
  405ae0:	ldur	d3, [x8, #-24]
  405ae4:	fmul	d2, d2, d3
  405ae8:	fadd	d0, d0, d2
  405aec:	str	d0, [sp, #1968]
  405af0:	ldr	x8, [sp, #2024]
  405af4:	ldur	d0, [x8, #-120]
  405af8:	fsub	d0, d1, d0
  405afc:	ldr	x8, [sp, #2024]
  405b00:	ldur	d1, [x8, #-64]
  405b04:	fmul	d0, d0, d1
  405b08:	ldr	x8, [sp, #2024]
  405b0c:	ldur	d1, [x8, #-120]
  405b10:	ldr	x8, [sp, #2024]
  405b14:	ldur	d2, [x8, #-16]
  405b18:	fmul	d1, d1, d2
  405b1c:	fadd	d0, d0, d1
  405b20:	str	d0, [sp, #1976]
  405b24:	b	406f74 <sqrt@plt+0x51e4>
  405b28:	ldr	x8, [sp, #2024]
  405b2c:	ldur	d0, [x8, #-144]
  405b30:	fmov	d1, #1.000000000000000000e+00
  405b34:	fsub	d0, d1, d0
  405b38:	ldr	x8, [sp, #2024]
  405b3c:	ldur	d2, [x8, #-96]
  405b40:	fmul	d0, d0, d2
  405b44:	ldr	x8, [sp, #2024]
  405b48:	ldur	d2, [x8, #-144]
  405b4c:	ldr	x8, [sp, #2024]
  405b50:	ldur	d3, [x8, #-48]
  405b54:	fmul	d2, d2, d3
  405b58:	fadd	d0, d0, d2
  405b5c:	str	d0, [sp, #1968]
  405b60:	ldr	x8, [sp, #2024]
  405b64:	ldur	d0, [x8, #-144]
  405b68:	fsub	d0, d1, d0
  405b6c:	ldr	x8, [sp, #2024]
  405b70:	ldur	d1, [x8, #-88]
  405b74:	fmul	d0, d0, d1
  405b78:	ldr	x8, [sp, #2024]
  405b7c:	ldur	d1, [x8, #-144]
  405b80:	ldr	x8, [sp, #2024]
  405b84:	ldur	d2, [x8, #-40]
  405b88:	fmul	d1, d1, d2
  405b8c:	fadd	d0, d0, d1
  405b90:	str	d0, [sp, #1976]
  405b94:	b	406f74 <sqrt@plt+0x51e4>
  405b98:	ldr	x8, [sp, #2024]
  405b9c:	ldur	x8, [x8, #-48]
  405ba0:	str	x8, [sp, #1968]
  405ba4:	ldr	x8, [sp, #2024]
  405ba8:	ldr	x8, [x8]
  405bac:	str	x8, [sp, #1976]
  405bb0:	b	406f74 <sqrt@plt+0x51e4>
  405bb4:	ldr	x8, [sp, #2024]
  405bb8:	ldur	q0, [x8, #-24]
  405bbc:	str	q0, [sp, #1968]
  405bc0:	b	406f74 <sqrt@plt+0x51e4>
  405bc4:	ldr	x8, [sp, #2024]
  405bc8:	ldr	q0, [x8]
  405bcc:	str	q0, [sp, #1968]
  405bd0:	ldr	x8, [x8, #16]
  405bd4:	str	x8, [sp, #1984]
  405bd8:	b	406f74 <sqrt@plt+0x51e4>
  405bdc:	ldr	x8, [sp, #2024]
  405be0:	ldr	x9, [x8]
  405be4:	ldr	x8, [x8, #8]
  405be8:	str	x9, [sp, #1664]
  405bec:	str	x8, [sp, #1672]
  405bf0:	ldr	x1, [sp, #1664]
  405bf4:	ldr	x2, [sp, #1672]
  405bf8:	add	x8, sp, #0x690
  405bfc:	mov	x0, x8
  405c00:	str	x8, [sp, #336]
  405c04:	bl	4171f8 <sqrt@plt+0x15468>
  405c08:	ldr	x8, [sp, #2024]
  405c0c:	mov	x9, #0xffffffffffffffe8    	// #-24
  405c10:	add	x1, x8, x9
  405c14:	ldr	x0, [sp, #336]
  405c18:	add	x2, sp, #0x7b0
  405c1c:	bl	412b80 <sqrt@plt+0x10df0>
  405c20:	str	w0, [sp, #332]
  405c24:	b	405c28 <sqrt@plt+0x3e98>
  405c28:	ldr	w8, [sp, #332]
  405c2c:	cbnz	w8, 405c50 <sqrt@plt+0x3ec0>
  405c30:	mov	w8, #0x9                   	// #9
  405c34:	str	w8, [sp, #1660]
  405c38:	b	405c54 <sqrt@plt+0x3ec4>
  405c3c:	str	x0, [sp, #1872]
  405c40:	str	w1, [sp, #1868]
  405c44:	add	x0, sp, #0x690
  405c48:	bl	4173b8 <sqrt@plt+0x15628>
  405c4c:	b	4073c8 <sqrt@plt+0x5638>
  405c50:	str	wzr, [sp, #1660]
  405c54:	add	x0, sp, #0x690
  405c58:	bl	4173b8 <sqrt@plt+0x15628>
  405c5c:	ldr	w8, [sp, #1660]
  405c60:	cbz	w8, 405c6c <sqrt@plt+0x3edc>
  405c64:	b	405c68 <sqrt@plt+0x3ed8>
  405c68:	b	40728c <sqrt@plt+0x54fc>
  405c6c:	b	406f74 <sqrt@plt+0x51e4>
  405c70:	ldr	x8, [sp, #2024]
  405c74:	ldur	x9, [x8, #-24]
  405c78:	ldur	x8, [x8, #-16]
  405c7c:	str	x9, [sp, #1584]
  405c80:	str	x8, [sp, #1592]
  405c84:	ldr	x1, [sp, #1584]
  405c88:	ldr	x2, [sp, #1592]
  405c8c:	add	x8, sp, #0x640
  405c90:	mov	x0, x8
  405c94:	str	x8, [sp, #320]
  405c98:	bl	4171f8 <sqrt@plt+0x15468>
  405c9c:	ldr	x1, [sp, #2024]
  405ca0:	ldr	x0, [sp, #320]
  405ca4:	add	x2, sp, #0x7b0
  405ca8:	bl	412b80 <sqrt@plt+0x10df0>
  405cac:	str	w0, [sp, #316]
  405cb0:	b	405cb4 <sqrt@plt+0x3f24>
  405cb4:	ldr	w8, [sp, #316]
  405cb8:	cbnz	w8, 405cdc <sqrt@plt+0x3f4c>
  405cbc:	mov	w8, #0x9                   	// #9
  405cc0:	str	w8, [sp, #1660]
  405cc4:	b	405ce0 <sqrt@plt+0x3f50>
  405cc8:	str	x0, [sp, #1872]
  405ccc:	str	w1, [sp, #1868]
  405cd0:	add	x0, sp, #0x640
  405cd4:	bl	4173b8 <sqrt@plt+0x15628>
  405cd8:	b	4073c8 <sqrt@plt+0x5638>
  405cdc:	str	wzr, [sp, #1660]
  405ce0:	add	x0, sp, #0x640
  405ce4:	bl	4173b8 <sqrt@plt+0x15628>
  405ce8:	ldr	w8, [sp, #1660]
  405cec:	cbz	w8, 405cf8 <sqrt@plt+0x3f68>
  405cf0:	b	405cf4 <sqrt@plt+0x3f64>
  405cf4:	b	40728c <sqrt@plt+0x54fc>
  405cf8:	b	406f74 <sqrt@plt+0x51e4>
  405cfc:	ldr	x8, [sp, #2024]
  405d00:	ldur	x9, [x8, #-48]
  405d04:	ldur	x8, [x8, #-40]
  405d08:	str	x9, [sp, #1512]
  405d0c:	str	x8, [sp, #1520]
  405d10:	ldr	x1, [sp, #1512]
  405d14:	ldr	x2, [sp, #1520]
  405d18:	add	x8, sp, #0x5f8
  405d1c:	mov	x0, x8
  405d20:	str	x8, [sp, #304]
  405d24:	bl	4171f8 <sqrt@plt+0x15468>
  405d28:	ldr	x1, [sp, #2024]
  405d2c:	ldr	x0, [sp, #304]
  405d30:	add	x2, sp, #0x7b0
  405d34:	bl	412b80 <sqrt@plt+0x10df0>
  405d38:	str	w0, [sp, #300]
  405d3c:	b	405d40 <sqrt@plt+0x3fb0>
  405d40:	ldr	w8, [sp, #300]
  405d44:	cbnz	w8, 405d68 <sqrt@plt+0x3fd8>
  405d48:	mov	w8, #0x9                   	// #9
  405d4c:	str	w8, [sp, #1660]
  405d50:	b	405d6c <sqrt@plt+0x3fdc>
  405d54:	str	x0, [sp, #1872]
  405d58:	str	w1, [sp, #1868]
  405d5c:	add	x0, sp, #0x5f8
  405d60:	bl	4173b8 <sqrt@plt+0x15628>
  405d64:	b	4073c8 <sqrt@plt+0x5638>
  405d68:	str	wzr, [sp, #1660]
  405d6c:	add	x0, sp, #0x5f8
  405d70:	bl	4173b8 <sqrt@plt+0x15628>
  405d74:	ldr	w8, [sp, #1660]
  405d78:	cbz	w8, 405d84 <sqrt@plt+0x3ff4>
  405d7c:	b	405d80 <sqrt@plt+0x3ff0>
  405d80:	b	40728c <sqrt@plt+0x54fc>
  405d84:	b	406f74 <sqrt@plt+0x51e4>
  405d88:	ldr	x8, [sp, #984]
  405d8c:	ldr	x9, [x8]
  405d90:	str	x9, [sp, #1976]
  405d94:	ldr	x9, [x8, #8]
  405d98:	str	x9, [sp, #1984]
  405d9c:	mov	x9, xzr
  405da0:	str	x9, [sp, #1968]
  405da4:	b	406f74 <sqrt@plt+0x51e4>
  405da8:	ldr	x8, [sp, #2024]
  405dac:	ldr	x0, [x8]
  405db0:	bl	407500 <sqrt@plt+0x5770>
  405db4:	str	x0, [sp, #1504]
  405db8:	ldr	x8, [sp, #1504]
  405dbc:	cbnz	x8, 405df4 <sqrt@plt+0x4064>
  405dc0:	ldr	x8, [sp, #2024]
  405dc4:	ldr	x1, [x8]
  405dc8:	add	x8, sp, #0x5d0
  405dcc:	mov	x0, x8
  405dd0:	str	x8, [sp, #288]
  405dd4:	bl	420188 <sqrt@plt+0x1e3f8>
  405dd8:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  405ddc:	add	x0, x0, #0x347
  405de0:	ldr	x1, [sp, #288]
  405de4:	ldr	x2, [sp, #1000]
  405de8:	ldr	x3, [sp, #1000]
  405dec:	bl	408e18 <sqrt@plt+0x7088>
  405df0:	b	40728c <sqrt@plt+0x54fc>
  405df4:	ldr	x8, [sp, #1504]
  405df8:	ldr	q0, [x8]
  405dfc:	str	q0, [sp, #1968]
  405e00:	ldr	x8, [x8, #16]
  405e04:	str	x8, [sp, #1984]
  405e08:	ldr	x8, [sp, #2024]
  405e0c:	ldr	x0, [x8]
  405e10:	bl	401a30 <free@plt>
  405e14:	b	406f74 <sqrt@plt+0x51e4>
  405e18:	ldr	x8, [sp, #2024]
  405e1c:	ldr	x8, [x8]
  405e20:	str	x8, [sp, #1968]
  405e24:	b	406f74 <sqrt@plt+0x51e4>
  405e28:	ldr	x8, [sp, #2024]
  405e2c:	ldr	x1, [x8]
  405e30:	str	xzr, [sp, #1416]
  405e34:	str	xzr, [sp, #1424]
  405e38:	ldr	x2, [sp, #1416]
  405e3c:	ldr	x3, [sp, #1424]
  405e40:	add	x8, sp, #0x598
  405e44:	mov	x0, x8
  405e48:	str	x8, [sp, #280]
  405e4c:	bl	4172ec <sqrt@plt+0x1555c>
  405e50:	ldr	x8, [sp, #2024]
  405e54:	mov	x9, #0xffffffffffffffd0    	// #-48
  405e58:	add	x1, x8, x9
  405e5c:	ldr	x0, [sp, #280]
  405e60:	add	x2, sp, #0x7b0
  405e64:	bl	412b80 <sqrt@plt+0x10df0>
  405e68:	str	w0, [sp, #276]
  405e6c:	b	405e70 <sqrt@plt+0x40e0>
  405e70:	ldr	w8, [sp, #276]
  405e74:	cbnz	w8, 405e98 <sqrt@plt+0x4108>
  405e78:	mov	w8, #0x9                   	// #9
  405e7c:	str	w8, [sp, #1660]
  405e80:	b	405e9c <sqrt@plt+0x410c>
  405e84:	str	x0, [sp, #1872]
  405e88:	str	w1, [sp, #1868]
  405e8c:	add	x0, sp, #0x598
  405e90:	bl	4173b8 <sqrt@plt+0x15628>
  405e94:	b	4073c8 <sqrt@plt+0x5638>
  405e98:	str	wzr, [sp, #1660]
  405e9c:	add	x0, sp, #0x598
  405ea0:	bl	4173b8 <sqrt@plt+0x15628>
  405ea4:	ldr	w8, [sp, #1660]
  405ea8:	cbz	w8, 405eb4 <sqrt@plt+0x4124>
  405eac:	b	405eb0 <sqrt@plt+0x4120>
  405eb0:	b	40728c <sqrt@plt+0x54fc>
  405eb4:	b	406f74 <sqrt@plt+0x51e4>
  405eb8:	ldr	x8, [sp, #2024]
  405ebc:	ldr	w9, [x8]
  405ec0:	str	w9, [sp, #1968]
  405ec4:	b	406f74 <sqrt@plt+0x51e4>
  405ec8:	ldr	x8, [sp, #2024]
  405ecc:	ldur	d0, [x8, #-24]
  405ed0:	fcvtzs	w9, d0
  405ed4:	str	w9, [sp, #1968]
  405ed8:	b	406f74 <sqrt@plt+0x51e4>
  405edc:	mov	w8, #0x1                   	// #1
  405ee0:	str	w8, [sp, #1968]
  405ee4:	b	406f74 <sqrt@plt+0x51e4>
  405ee8:	ldr	x8, [sp, #2024]
  405eec:	ldur	w9, [x8, #-24]
  405ef0:	str	w9, [sp, #1968]
  405ef4:	b	406f74 <sqrt@plt+0x51e4>
  405ef8:	str	wzr, [sp, #1412]
  405efc:	ldr	x8, [sp, #992]
  405f00:	ldr	x9, [x8]
  405f04:	str	x9, [sp, #1400]
  405f08:	ldr	x8, [sp, #1400]
  405f0c:	cbz	x8, 405f6c <sqrt@plt+0x41dc>
  405f10:	ldr	x8, [sp, #1400]
  405f14:	ldr	x9, [x8]
  405f18:	ldr	x9, [x9, #168]
  405f1c:	mov	x0, x8
  405f20:	blr	x9
  405f24:	ldr	x8, [sp, #2024]
  405f28:	ldr	w10, [x8]
  405f2c:	cmp	w0, w10
  405f30:	b.ne	405f5c <sqrt@plt+0x41cc>  // b.any
  405f34:	ldr	w8, [sp, #1412]
  405f38:	add	w8, w8, #0x1
  405f3c:	str	w8, [sp, #1412]
  405f40:	ldr	x9, [sp, #2024]
  405f44:	ldur	w10, [x9, #-24]
  405f48:	cmp	w8, w10
  405f4c:	b.ne	405f5c <sqrt@plt+0x41cc>  // b.any
  405f50:	ldr	x8, [sp, #1400]
  405f54:	str	x8, [sp, #1968]
  405f58:	b	405f6c <sqrt@plt+0x41dc>
  405f5c:	ldr	x8, [sp, #1400]
  405f60:	ldr	x8, [x8, #16]
  405f64:	str	x8, [sp, #1400]
  405f68:	b	405f08 <sqrt@plt+0x4178>
  405f6c:	ldr	x8, [sp, #1400]
  405f70:	cbnz	x8, 405ff0 <sqrt@plt+0x4260>
  405f74:	ldr	x8, [sp, #2024]
  405f78:	ldur	w1, [x8, #-24]
  405f7c:	add	x8, sp, #0x568
  405f80:	mov	x0, x8
  405f84:	str	x8, [sp, #264]
  405f88:	bl	4201f0 <sqrt@plt+0x1e460>
  405f8c:	ldr	x8, [sp, #2024]
  405f90:	ldur	w0, [x8, #-24]
  405f94:	bl	407afc <sqrt@plt+0x5d6c>
  405f98:	add	x8, sp, #0x558
  405f9c:	str	x0, [sp, #256]
  405fa0:	mov	x0, x8
  405fa4:	ldr	x1, [sp, #256]
  405fa8:	str	x8, [sp, #248]
  405fac:	bl	420188 <sqrt@plt+0x1e3f8>
  405fb0:	ldr	x8, [sp, #2024]
  405fb4:	ldr	w0, [x8]
  405fb8:	bl	407ba8 <sqrt@plt+0x5e18>
  405fbc:	add	x8, sp, #0x548
  405fc0:	str	x0, [sp, #240]
  405fc4:	mov	x0, x8
  405fc8:	ldr	x1, [sp, #240]
  405fcc:	str	x8, [sp, #232]
  405fd0:	bl	420188 <sqrt@plt+0x1e3f8>
  405fd4:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  405fd8:	add	x0, x0, #0x35e
  405fdc:	ldr	x1, [sp, #264]
  405fe0:	ldr	x2, [sp, #248]
  405fe4:	ldr	x3, [sp, #232]
  405fe8:	bl	408e18 <sqrt@plt+0x7088>
  405fec:	b	40728c <sqrt@plt+0x54fc>
  405ff0:	b	406f74 <sqrt@plt+0x51e4>
  405ff4:	str	wzr, [sp, #1348]
  405ff8:	ldr	x8, [sp, #992]
  405ffc:	ldr	x9, [x8, #8]
  406000:	str	x9, [sp, #1336]
  406004:	ldr	x8, [sp, #1336]
  406008:	cbz	x8, 406068 <sqrt@plt+0x42d8>
  40600c:	ldr	x8, [sp, #1336]
  406010:	ldr	x9, [x8]
  406014:	ldr	x9, [x9, #168]
  406018:	mov	x0, x8
  40601c:	blr	x9
  406020:	ldr	x8, [sp, #2024]
  406024:	ldr	w10, [x8]
  406028:	cmp	w0, w10
  40602c:	b.ne	406058 <sqrt@plt+0x42c8>  // b.any
  406030:	ldr	w8, [sp, #1348]
  406034:	add	w8, w8, #0x1
  406038:	str	w8, [sp, #1348]
  40603c:	ldr	x9, [sp, #2024]
  406040:	ldur	w10, [x9, #-24]
  406044:	cmp	w8, w10
  406048:	b.ne	406058 <sqrt@plt+0x42c8>  // b.any
  40604c:	ldr	x8, [sp, #1336]
  406050:	str	x8, [sp, #1968]
  406054:	b	406068 <sqrt@plt+0x42d8>
  406058:	ldr	x8, [sp, #1336]
  40605c:	ldr	x8, [x8, #8]
  406060:	str	x8, [sp, #1336]
  406064:	b	406004 <sqrt@plt+0x4274>
  406068:	ldr	x8, [sp, #1336]
  40606c:	cbnz	x8, 4060ec <sqrt@plt+0x435c>
  406070:	ldr	x8, [sp, #2024]
  406074:	ldur	w1, [x8, #-24]
  406078:	add	x8, sp, #0x528
  40607c:	mov	x0, x8
  406080:	str	x8, [sp, #224]
  406084:	bl	4201f0 <sqrt@plt+0x1e460>
  406088:	ldr	x8, [sp, #2024]
  40608c:	ldur	w0, [x8, #-24]
  406090:	bl	407afc <sqrt@plt+0x5d6c>
  406094:	add	x8, sp, #0x518
  406098:	str	x0, [sp, #216]
  40609c:	mov	x0, x8
  4060a0:	ldr	x1, [sp, #216]
  4060a4:	str	x8, [sp, #208]
  4060a8:	bl	420188 <sqrt@plt+0x1e3f8>
  4060ac:	ldr	x8, [sp, #2024]
  4060b0:	ldr	w0, [x8]
  4060b4:	bl	407ba8 <sqrt@plt+0x5e18>
  4060b8:	add	x8, sp, #0x508
  4060bc:	str	x0, [sp, #200]
  4060c0:	mov	x0, x8
  4060c4:	ldr	x1, [sp, #200]
  4060c8:	str	x8, [sp, #192]
  4060cc:	bl	420188 <sqrt@plt+0x1e3f8>
  4060d0:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  4060d4:	add	x0, x0, #0x372
  4060d8:	ldr	x1, [sp, #224]
  4060dc:	ldr	x2, [sp, #208]
  4060e0:	ldr	x3, [sp, #192]
  4060e4:	bl	408e18 <sqrt@plt+0x7088>
  4060e8:	b	40728c <sqrt@plt+0x54fc>
  4060ec:	b	406f74 <sqrt@plt+0x51e4>
  4060f0:	mov	w8, #0x1                   	// #1
  4060f4:	str	w8, [sp, #1968]
  4060f8:	b	406f74 <sqrt@plt+0x51e4>
  4060fc:	mov	w8, #0x2                   	// #2
  406100:	str	w8, [sp, #1968]
  406104:	b	406f74 <sqrt@plt+0x51e4>
  406108:	mov	w8, #0x3                   	// #3
  40610c:	str	w8, [sp, #1968]
  406110:	b	406f74 <sqrt@plt+0x51e4>
  406114:	mov	w8, #0x4                   	// #4
  406118:	str	w8, [sp, #1968]
  40611c:	b	406f74 <sqrt@plt+0x51e4>
  406120:	mov	w8, #0x6                   	// #6
  406124:	str	w8, [sp, #1968]
  406128:	b	406f74 <sqrt@plt+0x51e4>
  40612c:	mov	w8, #0x7                   	// #7
  406130:	str	w8, [sp, #1968]
  406134:	b	406f74 <sqrt@plt+0x51e4>
  406138:	mov	w8, #0x5                   	// #5
  40613c:	str	w8, [sp, #1968]
  406140:	b	406f74 <sqrt@plt+0x51e4>
  406144:	mov	w8, #0xa                   	// #10
  406148:	str	w8, [sp, #1968]
  40614c:	b	406f74 <sqrt@plt+0x51e4>
  406150:	mov	w8, #0x9                   	// #9
  406154:	str	w8, [sp, #1968]
  406158:	b	406f74 <sqrt@plt+0x51e4>
  40615c:	mov	x0, #0x38                  	// #56
  406160:	bl	4225b4 <_Znwm@@Base>
  406164:	ldr	x8, [sp, #2024]
  406168:	ldr	x1, [x8]
  40616c:	str	xzr, [sp, #1272]
  406170:	str	xzr, [sp, #1280]
  406174:	ldr	x2, [sp, #1272]
  406178:	ldr	x3, [sp, #1280]
  40617c:	str	x0, [sp, #184]
  406180:	bl	4172ec <sqrt@plt+0x1555c>
  406184:	b	406188 <sqrt@plt+0x43f8>
  406188:	ldr	x8, [sp, #184]
  40618c:	str	x8, [sp, #1968]
  406190:	b	406f74 <sqrt@plt+0x51e4>
  406194:	str	x0, [sp, #1872]
  406198:	str	w1, [sp, #1868]
  40619c:	ldr	x0, [sp, #184]
  4061a0:	bl	42268c <_ZdlPv@@Base>
  4061a4:	b	4073c8 <sqrt@plt+0x5638>
  4061a8:	ldr	x8, [sp, #2024]
  4061ac:	mov	x9, #0xffffffffffffffd0    	// #-48
  4061b0:	add	x8, x8, x9
  4061b4:	ldr	x8, [x8]
  4061b8:	str	x8, [sp, #1968]
  4061bc:	ldr	x0, [sp, #1968]
  4061c0:	ldr	x8, [sp, #2024]
  4061c4:	ldr	x1, [x8]
  4061c8:	bl	4174f0 <sqrt@plt+0x15760>
  4061cc:	b	406f74 <sqrt@plt+0x51e4>
  4061d0:	mov	x0, #0x38                  	// #56
  4061d4:	bl	4225b4 <_Znwm@@Base>
  4061d8:	ldr	x8, [sp, #2024]
  4061dc:	ldr	x9, [x8]
  4061e0:	ldr	x8, [x8, #8]
  4061e4:	str	x9, [sp, #1256]
  4061e8:	str	x8, [sp, #1264]
  4061ec:	ldr	x1, [sp, #1256]
  4061f0:	ldr	x2, [sp, #1264]
  4061f4:	str	x0, [sp, #176]
  4061f8:	bl	4171f8 <sqrt@plt+0x15468>
  4061fc:	b	406200 <sqrt@plt+0x4470>
  406200:	ldr	x8, [sp, #176]
  406204:	str	x8, [sp, #1968]
  406208:	b	406f74 <sqrt@plt+0x51e4>
  40620c:	str	x0, [sp, #1872]
  406210:	str	w1, [sp, #1868]
  406214:	ldr	x0, [sp, #176]
  406218:	bl	42268c <_ZdlPv@@Base>
  40621c:	b	4073c8 <sqrt@plt+0x5638>
  406220:	ldr	x8, [sp, #2024]
  406224:	ldr	x8, [x8]
  406228:	str	x8, [sp, #1968]
  40622c:	b	406f74 <sqrt@plt+0x51e4>
  406230:	ldr	x8, [sp, #2024]
  406234:	mov	x9, #0xffffffffffffffe8    	// #-24
  406238:	add	x8, x8, x9
  40623c:	ldr	x8, [x8]
  406240:	str	x8, [sp, #1968]
  406244:	ldr	x0, [sp, #1968]
  406248:	ldr	x8, [sp, #2024]
  40624c:	ldr	x9, [x8]
  406250:	ldr	x8, [x8, #8]
  406254:	str	x9, [sp, #1240]
  406258:	str	x8, [sp, #1248]
  40625c:	ldr	x1, [sp, #1240]
  406260:	ldr	x2, [sp, #1248]
  406264:	bl	417450 <sqrt@plt+0x156c0>
  406268:	b	406f74 <sqrt@plt+0x51e4>
  40626c:	ldr	x8, [sp, #2024]
  406270:	ldr	x8, [x8]
  406274:	str	x8, [sp, #1968]
  406278:	b	406f74 <sqrt@plt+0x51e4>
  40627c:	ldr	x8, [sp, #2024]
  406280:	mov	x9, #0xffffffffffffffb8    	// #-72
  406284:	add	x8, x8, x9
  406288:	ldr	x8, [x8]
  40628c:	str	x8, [sp, #1968]
  406290:	ldr	x0, [sp, #1968]
  406294:	ldr	x8, [sp, #2024]
  406298:	mov	x9, #0xffffffffffffffe8    	// #-24
  40629c:	add	x8, x8, x9
  4062a0:	ldr	x1, [x8]
  4062a4:	bl	41757c <sqrt@plt+0x157ec>
  4062a8:	b	406f74 <sqrt@plt+0x51e4>
  4062ac:	ldr	x8, [sp, #2024]
  4062b0:	ldur	w1, [x8, #-72]
  4062b4:	add	x8, sp, #0x4c8
  4062b8:	mov	x0, x8
  4062bc:	str	x8, [sp, #168]
  4062c0:	bl	4201f0 <sqrt@plt+0x1e460>
  4062c4:	ldr	x8, [sp, #2024]
  4062c8:	ldur	w0, [x8, #-72]
  4062cc:	bl	407afc <sqrt@plt+0x5d6c>
  4062d0:	add	x8, sp, #0x4b8
  4062d4:	str	x0, [sp, #160]
  4062d8:	mov	x0, x8
  4062dc:	ldr	x1, [sp, #160]
  4062e0:	str	x8, [sp, #152]
  4062e4:	bl	420188 <sqrt@plt+0x1e3f8>
  4062e8:	ldr	x8, [sp, #2024]
  4062ec:	ldur	w0, [x8, #-24]
  4062f0:	bl	407ba8 <sqrt@plt+0x5e18>
  4062f4:	add	x8, sp, #0x4a8
  4062f8:	str	x0, [sp, #144]
  4062fc:	mov	x0, x8
  406300:	ldr	x1, [sp, #144]
  406304:	str	x8, [sp, #136]
  406308:	bl	420188 <sqrt@plt+0x1e3f8>
  40630c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  406310:	add	x0, x0, #0x38b
  406314:	ldr	x1, [sp, #168]
  406318:	ldr	x2, [sp, #152]
  40631c:	ldr	x3, [sp, #136]
  406320:	bl	409fa8 <sqrt@plt+0x8218>
  406324:	ldr	x8, [sp, #2024]
  406328:	ldr	x8, [x8]
  40632c:	str	x8, [sp, #1968]
  406330:	b	406f74 <sqrt@plt+0x51e4>
  406334:	ldr	x8, [sp, #2024]
  406338:	ldur	w0, [x8, #-24]
  40633c:	bl	407ba8 <sqrt@plt+0x5e18>
  406340:	add	x8, sp, #0x498
  406344:	str	x0, [sp, #128]
  406348:	mov	x0, x8
  40634c:	ldr	x1, [sp, #128]
  406350:	str	x8, [sp, #120]
  406354:	bl	420188 <sqrt@plt+0x1e3f8>
  406358:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  40635c:	add	x0, x0, #0x3b5
  406360:	ldr	x1, [sp, #120]
  406364:	ldr	x2, [sp, #1000]
  406368:	ldr	x3, [sp, #1000]
  40636c:	bl	409fa8 <sqrt@plt+0x8218>
  406370:	ldr	x8, [sp, #2024]
  406374:	ldr	x8, [x8]
  406378:	str	x8, [sp, #1968]
  40637c:	b	406f74 <sqrt@plt+0x51e4>
  406380:	ldr	x8, [sp, #2024]
  406384:	ldur	w1, [x8, #-48]
  406388:	add	x8, sp, #0x488
  40638c:	mov	x0, x8
  406390:	str	x8, [sp, #112]
  406394:	bl	4201f0 <sqrt@plt+0x1e460>
  406398:	ldr	x8, [sp, #2024]
  40639c:	ldur	w0, [x8, #-48]
  4063a0:	bl	407afc <sqrt@plt+0x5d6c>
  4063a4:	add	x8, sp, #0x478
  4063a8:	str	x0, [sp, #104]
  4063ac:	mov	x0, x8
  4063b0:	ldr	x1, [sp, #104]
  4063b4:	str	x8, [sp, #96]
  4063b8:	bl	420188 <sqrt@plt+0x1e3f8>
  4063bc:	ldr	x8, [sp, #2024]
  4063c0:	ldur	w0, [x8, #-24]
  4063c4:	bl	407ba8 <sqrt@plt+0x5e18>
  4063c8:	add	x8, sp, #0x468
  4063cc:	str	x0, [sp, #88]
  4063d0:	mov	x0, x8
  4063d4:	ldr	x1, [sp, #88]
  4063d8:	str	x8, [sp, #80]
  4063dc:	bl	420188 <sqrt@plt+0x1e3f8>
  4063e0:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  4063e4:	add	x0, x0, #0x3da
  4063e8:	ldr	x1, [sp, #112]
  4063ec:	ldr	x2, [sp, #96]
  4063f0:	ldr	x3, [sp, #80]
  4063f4:	bl	409fa8 <sqrt@plt+0x8218>
  4063f8:	ldr	x8, [sp, #2024]
  4063fc:	ldr	x8, [x8]
  406400:	str	x8, [sp, #1968]
  406404:	b	406f74 <sqrt@plt+0x51e4>
  406408:	ldr	x8, [sp, #2024]
  40640c:	mov	x9, #0xffffffffffffffe8    	// #-24
  406410:	add	x8, x8, x9
  406414:	ldr	x1, [x8]
  406418:	add	x8, sp, #0x458
  40641c:	mov	x0, x8
  406420:	str	x9, [sp, #72]
  406424:	str	x8, [sp, #64]
  406428:	bl	420188 <sqrt@plt+0x1e3f8>
  40642c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  406430:	add	x0, x0, #0x3ff
  406434:	ldr	x1, [sp, #64]
  406438:	ldr	x2, [sp, #1000]
  40643c:	ldr	x3, [sp, #1000]
  406440:	bl	409fa8 <sqrt@plt+0x8218>
  406444:	ldr	x8, [sp, #2024]
  406448:	ldr	x9, [sp, #72]
  40644c:	add	x8, x8, x9
  406450:	ldr	x8, [x8]
  406454:	str	x8, [sp, #56]
  406458:	cbz	x8, 406464 <sqrt@plt+0x46d4>
  40645c:	ldr	x0, [sp, #56]
  406460:	bl	401c10 <_ZdaPv@plt>
  406464:	ldr	x8, [sp, #2024]
  406468:	ldr	x8, [x8]
  40646c:	str	x8, [sp, #1968]
  406470:	b	406f74 <sqrt@plt+0x51e4>
  406474:	mov	x8, #0x30                  	// #48
  406478:	str	x8, [sp, #1968]
  40647c:	mov	x8, #0x1                   	// #1
  406480:	str	x8, [sp, #1976]
  406484:	b	406f74 <sqrt@plt+0x51e4>
  406488:	mov	x8, #0x40                  	// #64
  40648c:	str	x8, [sp, #1968]
  406490:	mov	x8, #0x1                   	// #1
  406494:	str	x8, [sp, #1976]
  406498:	b	406f74 <sqrt@plt+0x51e4>
  40649c:	mov	x8, #0x48                  	// #72
  4064a0:	str	x8, [sp, #1968]
  4064a4:	mov	x8, #0x1                   	// #1
  4064a8:	str	x8, [sp, #1976]
  4064ac:	b	406f74 <sqrt@plt+0x51e4>
  4064b0:	mov	x8, #0x38                  	// #56
  4064b4:	str	x8, [sp, #1968]
  4064b8:	mov	x8, #0x1                   	// #1
  4064bc:	str	x8, [sp, #1976]
  4064c0:	b	406f74 <sqrt@plt+0x51e4>
  4064c4:	mov	x8, #0x50                  	// #80
  4064c8:	str	x8, [sp, #1968]
  4064cc:	mov	x8, #0x1                   	// #1
  4064d0:	str	x8, [sp, #1976]
  4064d4:	b	406f74 <sqrt@plt+0x51e4>
  4064d8:	mov	x8, #0x60                  	// #96
  4064dc:	str	x8, [sp, #1968]
  4064e0:	mov	x8, #0x1                   	// #1
  4064e4:	str	x8, [sp, #1976]
  4064e8:	b	406f74 <sqrt@plt+0x51e4>
  4064ec:	mov	x8, #0x58                  	// #88
  4064f0:	str	x8, [sp, #1968]
  4064f4:	mov	x8, #0x1                   	// #1
  4064f8:	str	x8, [sp, #1976]
  4064fc:	b	406f74 <sqrt@plt+0x51e4>
  406500:	mov	x8, #0x68                  	// #104
  406504:	str	x8, [sp, #1968]
  406508:	mov	x8, #0x1                   	// #1
  40650c:	str	x8, [sp, #1976]
  406510:	b	406f74 <sqrt@plt+0x51e4>
  406514:	mov	x8, #0x80                  	// #128
  406518:	str	x8, [sp, #1968]
  40651c:	mov	x8, #0x1                   	// #1
  406520:	str	x8, [sp, #1976]
  406524:	b	406f74 <sqrt@plt+0x51e4>
  406528:	mov	x8, #0x70                  	// #112
  40652c:	str	x8, [sp, #1968]
  406530:	mov	x8, #0x1                   	// #1
  406534:	str	x8, [sp, #1976]
  406538:	b	406f74 <sqrt@plt+0x51e4>
  40653c:	mov	x8, #0x78                  	// #120
  406540:	str	x8, [sp, #1968]
  406544:	mov	x8, #0x1                   	// #1
  406548:	str	x8, [sp, #1976]
  40654c:	b	406f74 <sqrt@plt+0x51e4>
  406550:	mov	x8, #0x30                  	// #48
  406554:	str	x8, [sp, #1968]
  406558:	mov	x8, #0x1                   	// #1
  40655c:	str	x8, [sp, #1976]
  406560:	b	406f74 <sqrt@plt+0x51e4>
  406564:	mov	x8, #0x38                  	// #56
  406568:	str	x8, [sp, #1968]
  40656c:	mov	x8, #0x1                   	// #1
  406570:	str	x8, [sp, #1976]
  406574:	b	406f74 <sqrt@plt+0x51e4>
  406578:	mov	x8, #0x48                  	// #72
  40657c:	str	x8, [sp, #1968]
  406580:	mov	x8, #0x1                   	// #1
  406584:	str	x8, [sp, #1976]
  406588:	b	406f74 <sqrt@plt+0x51e4>
  40658c:	mov	x8, #0x40                  	// #64
  406590:	str	x8, [sp, #1968]
  406594:	mov	x8, #0x1                   	// #1
  406598:	str	x8, [sp, #1976]
  40659c:	b	406f74 <sqrt@plt+0x51e4>
  4065a0:	mov	x8, #0x58                  	// #88
  4065a4:	str	x8, [sp, #1968]
  4065a8:	mov	x8, #0x1                   	// #1
  4065ac:	str	x8, [sp, #1976]
  4065b0:	b	406f74 <sqrt@plt+0x51e4>
  4065b4:	mov	x8, #0x68                  	// #104
  4065b8:	str	x8, [sp, #1968]
  4065bc:	mov	x8, #0x1                   	// #1
  4065c0:	str	x8, [sp, #1976]
  4065c4:	b	406f74 <sqrt@plt+0x51e4>
  4065c8:	mov	x8, #0x50                  	// #80
  4065cc:	str	x8, [sp, #1968]
  4065d0:	mov	x8, #0x1                   	// #1
  4065d4:	str	x8, [sp, #1976]
  4065d8:	b	406f74 <sqrt@plt+0x51e4>
  4065dc:	mov	x8, #0x60                  	// #96
  4065e0:	str	x8, [sp, #1968]
  4065e4:	mov	x8, #0x1                   	// #1
  4065e8:	str	x8, [sp, #1976]
  4065ec:	b	406f74 <sqrt@plt+0x51e4>
  4065f0:	mov	x8, #0x48                  	// #72
  4065f4:	str	x8, [sp, #1968]
  4065f8:	mov	x8, #0x1                   	// #1
  4065fc:	str	x8, [sp, #1976]
  406600:	b	406f74 <sqrt@plt+0x51e4>
  406604:	mov	x8, #0x40                  	// #64
  406608:	str	x8, [sp, #1968]
  40660c:	mov	x8, #0x1                   	// #1
  406610:	str	x8, [sp, #1976]
  406614:	b	406f74 <sqrt@plt+0x51e4>
  406618:	mov	x8, #0x58                  	// #88
  40661c:	str	x8, [sp, #1968]
  406620:	mov	x8, #0x1                   	// #1
  406624:	str	x8, [sp, #1976]
  406628:	b	406f74 <sqrt@plt+0x51e4>
  40662c:	mov	x8, #0x68                  	// #104
  406630:	str	x8, [sp, #1968]
  406634:	mov	x8, #0x1                   	// #1
  406638:	str	x8, [sp, #1976]
  40663c:	b	406f74 <sqrt@plt+0x51e4>
  406640:	mov	x8, #0x50                  	// #80
  406644:	str	x8, [sp, #1968]
  406648:	mov	x8, #0x1                   	// #1
  40664c:	str	x8, [sp, #1976]
  406650:	b	406f74 <sqrt@plt+0x51e4>
  406654:	mov	x8, #0x60                  	// #96
  406658:	str	x8, [sp, #1968]
  40665c:	mov	x8, #0x1                   	// #1
  406660:	str	x8, [sp, #1976]
  406664:	b	406f74 <sqrt@plt+0x51e4>
  406668:	mov	x8, #0x30                  	// #48
  40666c:	str	x8, [sp, #1968]
  406670:	mov	x8, #0x1                   	// #1
  406674:	str	x8, [sp, #1976]
  406678:	b	406f74 <sqrt@plt+0x51e4>
  40667c:	mov	x8, #0x38                  	// #56
  406680:	str	x8, [sp, #1968]
  406684:	mov	x8, #0x1                   	// #1
  406688:	str	x8, [sp, #1976]
  40668c:	b	406f74 <sqrt@plt+0x51e4>
  406690:	mov	x8, #0x40                  	// #64
  406694:	str	x8, [sp, #1968]
  406698:	mov	x8, #0x1                   	// #1
  40669c:	str	x8, [sp, #1976]
  4066a0:	b	406f74 <sqrt@plt+0x51e4>
  4066a4:	mov	x8, #0x48                  	// #72
  4066a8:	str	x8, [sp, #1968]
  4066ac:	mov	x8, #0x1                   	// #1
  4066b0:	str	x8, [sp, #1976]
  4066b4:	b	406f74 <sqrt@plt+0x51e4>
  4066b8:	mov	x8, #0x80                  	// #128
  4066bc:	str	x8, [sp, #1968]
  4066c0:	mov	x8, #0x1                   	// #1
  4066c4:	str	x8, [sp, #1976]
  4066c8:	b	406f74 <sqrt@plt+0x51e4>
  4066cc:	mov	x8, #0x70                  	// #112
  4066d0:	str	x8, [sp, #1968]
  4066d4:	mov	x8, #0x1                   	// #1
  4066d8:	str	x8, [sp, #1976]
  4066dc:	b	406f74 <sqrt@plt+0x51e4>
  4066e0:	mov	x8, #0x78                  	// #120
  4066e4:	str	x8, [sp, #1968]
  4066e8:	mov	x8, #0x1                   	// #1
  4066ec:	str	x8, [sp, #1976]
  4066f0:	b	406f74 <sqrt@plt+0x51e4>
  4066f4:	ldr	x8, [sp, #2024]
  4066f8:	ldr	x8, [x8]
  4066fc:	str	x8, [sp, #1968]
  406700:	b	406f74 <sqrt@plt+0x51e4>
  406704:	ldr	x8, [sp, #2024]
  406708:	ldr	x8, [x8]
  40670c:	str	x8, [sp, #1968]
  406710:	b	406f74 <sqrt@plt+0x51e4>
  406714:	ldr	x8, [sp, #2024]
  406718:	ldur	d0, [x8, #-48]
  40671c:	ldr	x8, [sp, #2024]
  406720:	ldr	d1, [x8]
  406724:	fcmp	d0, d1
  406728:	cset	w9, mi  // mi = first
  40672c:	and	w9, w9, #0x1
  406730:	ucvtf	d0, w9
  406734:	str	d0, [sp, #1968]
  406738:	b	406f74 <sqrt@plt+0x51e4>
  40673c:	ldr	x8, [sp, #2024]
  406740:	ldr	x0, [x8]
  406744:	add	x1, sp, #0x7b0
  406748:	bl	407724 <sqrt@plt+0x5994>
  40674c:	cbnz	w0, 406784 <sqrt@plt+0x49f4>
  406750:	ldr	x8, [sp, #2024]
  406754:	ldr	x1, [x8]
  406758:	add	x8, sp, #0x448
  40675c:	mov	x0, x8
  406760:	str	x8, [sp, #48]
  406764:	bl	420188 <sqrt@plt+0x1e3f8>
  406768:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  40676c:	add	x0, x0, #0x427
  406770:	ldr	x1, [sp, #48]
  406774:	ldr	x2, [sp, #1000]
  406778:	ldr	x3, [sp, #1000]
  40677c:	bl	408e18 <sqrt@plt+0x7088>
  406780:	b	40728c <sqrt@plt+0x54fc>
  406784:	ldr	x8, [sp, #2024]
  406788:	ldr	x0, [x8]
  40678c:	bl	401a30 <free@plt>
  406790:	b	406f74 <sqrt@plt+0x51e4>
  406794:	ldr	x8, [sp, #2024]
  406798:	ldr	x8, [x8]
  40679c:	str	x8, [sp, #1968]
  4067a0:	b	406f74 <sqrt@plt+0x51e4>
  4067a4:	ldr	x8, [sp, #2024]
  4067a8:	mov	x9, #0xffffffffffffffe8    	// #-24
  4067ac:	add	x8, x8, x9
  4067b0:	ldr	x8, [x8]
  4067b4:	cbz	x8, 4067ec <sqrt@plt+0x4a5c>
  4067b8:	ldr	x8, [sp, #2024]
  4067bc:	mov	x9, #0xffffffffffffffe8    	// #-24
  4067c0:	add	x8, x8, x9
  4067c4:	ldr	x8, [x8]
  4067c8:	ldr	x9, [x8]
  4067cc:	ldr	x9, [x9, #16]
  4067d0:	mov	x0, x8
  4067d4:	blr	x9
  4067d8:	str	d0, [sp, #1080]
  4067dc:	str	d1, [sp, #1088]
  4067e0:	ldr	x8, [sp, #1080]
  4067e4:	str	x8, [sp, #1968]
  4067e8:	b	4067f8 <sqrt@plt+0x4a68>
  4067ec:	ldr	x8, [sp, #2024]
  4067f0:	ldur	x8, [x8, #-16]
  4067f4:	str	x8, [sp, #1968]
  4067f8:	b	406f74 <sqrt@plt+0x51e4>
  4067fc:	ldr	x8, [sp, #2024]
  406800:	mov	x9, #0xffffffffffffffe8    	// #-24
  406804:	add	x8, x8, x9
  406808:	ldr	x8, [x8]
  40680c:	cbz	x8, 406844 <sqrt@plt+0x4ab4>
  406810:	ldr	x8, [sp, #2024]
  406814:	mov	x9, #0xffffffffffffffe8    	// #-24
  406818:	add	x8, x8, x9
  40681c:	ldr	x8, [x8]
  406820:	ldr	x9, [x8]
  406824:	ldr	x9, [x9, #16]
  406828:	mov	x0, x8
  40682c:	blr	x9
  406830:	str	d0, [sp, #1064]
  406834:	str	d1, [sp, #1072]
  406838:	ldr	x8, [sp, #1072]
  40683c:	str	x8, [sp, #1968]
  406840:	b	406850 <sqrt@plt+0x4ac0>
  406844:	ldr	x8, [sp, #2024]
  406848:	ldur	x8, [x8, #-8]
  40684c:	str	x8, [sp, #1968]
  406850:	b	406f74 <sqrt@plt+0x51e4>
  406854:	ldr	x8, [sp, #2024]
  406858:	mov	x9, #0xffffffffffffffe8    	// #-24
  40685c:	add	x8, x8, x9
  406860:	ldr	x8, [x8]
  406864:	cbz	x8, 406890 <sqrt@plt+0x4b00>
  406868:	ldr	x8, [sp, #2024]
  40686c:	mov	x9, #0xffffffffffffffe8    	// #-24
  406870:	add	x8, x8, x9
  406874:	ldr	x8, [x8]
  406878:	ldr	x9, [x8]
  40687c:	ldr	x9, [x9, #40]
  406880:	mov	x0, x8
  406884:	blr	x9
  406888:	str	d0, [sp, #1968]
  40688c:	b	406898 <sqrt@plt+0x4b08>
  406890:	fmov	d0, xzr
  406894:	str	d0, [sp, #1968]
  406898:	b	406f74 <sqrt@plt+0x51e4>
  40689c:	ldr	x8, [sp, #2024]
  4068a0:	mov	x9, #0xffffffffffffffe8    	// #-24
  4068a4:	add	x8, x8, x9
  4068a8:	ldr	x8, [x8]
  4068ac:	cbz	x8, 4068d8 <sqrt@plt+0x4b48>
  4068b0:	ldr	x8, [sp, #2024]
  4068b4:	mov	x9, #0xffffffffffffffe8    	// #-24
  4068b8:	add	x8, x8, x9
  4068bc:	ldr	x8, [x8]
  4068c0:	ldr	x9, [x8]
  4068c4:	ldr	x9, [x9, #24]
  4068c8:	mov	x0, x8
  4068cc:	blr	x9
  4068d0:	str	d0, [sp, #1968]
  4068d4:	b	4068e0 <sqrt@plt+0x4b50>
  4068d8:	fmov	d0, xzr
  4068dc:	str	d0, [sp, #1968]
  4068e0:	b	406f74 <sqrt@plt+0x51e4>
  4068e4:	ldr	x8, [sp, #2024]
  4068e8:	mov	x9, #0xffffffffffffffe8    	// #-24
  4068ec:	add	x8, x8, x9
  4068f0:	ldr	x8, [x8]
  4068f4:	cbz	x8, 406920 <sqrt@plt+0x4b90>
  4068f8:	ldr	x8, [sp, #2024]
  4068fc:	mov	x9, #0xffffffffffffffe8    	// #-24
  406900:	add	x8, x8, x9
  406904:	ldr	x8, [x8]
  406908:	ldr	x9, [x8]
  40690c:	ldr	x9, [x9, #32]
  406910:	mov	x0, x8
  406914:	blr	x9
  406918:	str	d0, [sp, #1968]
  40691c:	b	406928 <sqrt@plt+0x4b98>
  406920:	fmov	d0, xzr
  406924:	str	d0, [sp, #1968]
  406928:	b	406f74 <sqrt@plt+0x51e4>
  40692c:	ldr	x8, [sp, #2024]
  406930:	ldur	d0, [x8, #-48]
  406934:	ldr	x8, [sp, #2024]
  406938:	ldr	d1, [x8]
  40693c:	fadd	d0, d0, d1
  406940:	str	d0, [sp, #1968]
  406944:	b	406f74 <sqrt@plt+0x51e4>
  406948:	ldr	x8, [sp, #2024]
  40694c:	ldur	d0, [x8, #-48]
  406950:	ldr	x8, [sp, #2024]
  406954:	ldr	d1, [x8]
  406958:	fsub	d0, d0, d1
  40695c:	str	d0, [sp, #1968]
  406960:	b	406f74 <sqrt@plt+0x51e4>
  406964:	ldr	x8, [sp, #2024]
  406968:	ldur	d0, [x8, #-48]
  40696c:	ldr	x8, [sp, #2024]
  406970:	ldr	d1, [x8]
  406974:	fmul	d0, d0, d1
  406978:	str	d0, [sp, #1968]
  40697c:	b	406f74 <sqrt@plt+0x51e4>
  406980:	ldr	x8, [sp, #2024]
  406984:	ldr	d0, [x8]
  406988:	fcmp	d0, #0.0
  40698c:	cset	w9, eq  // eq = none
  406990:	tbnz	w9, #0, 406998 <sqrt@plt+0x4c08>
  406994:	b	4069b4 <sqrt@plt+0x4c24>
  406998:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  40699c:	add	x0, x0, #0x441
  4069a0:	ldr	x1, [sp, #1000]
  4069a4:	ldr	x2, [sp, #1000]
  4069a8:	ldr	x3, [sp, #1000]
  4069ac:	bl	408e18 <sqrt@plt+0x7088>
  4069b0:	b	40728c <sqrt@plt+0x54fc>
  4069b4:	ldr	x8, [sp, #2024]
  4069b8:	ldur	d0, [x8, #-48]
  4069bc:	ldr	x8, [sp, #2024]
  4069c0:	ldr	d1, [x8]
  4069c4:	fdiv	d0, d0, d1
  4069c8:	str	d0, [sp, #1968]
  4069cc:	b	406f74 <sqrt@plt+0x51e4>
  4069d0:	ldr	x8, [sp, #2024]
  4069d4:	ldr	d0, [x8]
  4069d8:	fcmp	d0, #0.0
  4069dc:	cset	w9, eq  // eq = none
  4069e0:	tbnz	w9, #0, 4069e8 <sqrt@plt+0x4c58>
  4069e4:	b	406a04 <sqrt@plt+0x4c74>
  4069e8:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  4069ec:	add	x0, x0, #0x452
  4069f0:	ldr	x1, [sp, #1000]
  4069f4:	ldr	x2, [sp, #1000]
  4069f8:	ldr	x3, [sp, #1000]
  4069fc:	bl	408e18 <sqrt@plt+0x7088>
  406a00:	b	40728c <sqrt@plt+0x54fc>
  406a04:	ldr	x8, [sp, #2024]
  406a08:	ldur	d0, [x8, #-48]
  406a0c:	ldr	x8, [sp, #2024]
  406a10:	ldr	d1, [x8]
  406a14:	bl	401a70 <fmod@plt>
  406a18:	str	d0, [sp, #1968]
  406a1c:	b	406f74 <sqrt@plt+0x51e4>
  406a20:	bl	401c20 <__errno_location@plt>
  406a24:	str	wzr, [x0]
  406a28:	ldr	x8, [sp, #2024]
  406a2c:	ldur	d0, [x8, #-48]
  406a30:	ldr	x8, [sp, #2024]
  406a34:	ldr	d1, [x8]
  406a38:	bl	401d00 <pow@plt>
  406a3c:	str	d0, [sp, #1968]
  406a40:	bl	401c20 <__errno_location@plt>
  406a44:	ldr	w9, [x0]
  406a48:	cmp	w9, #0x21
  406a4c:	b.ne	406a6c <sqrt@plt+0x4cdc>  // b.any
  406a50:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  406a54:	add	x0, x0, #0x462
  406a58:	ldr	x1, [sp, #1000]
  406a5c:	ldr	x2, [sp, #1000]
  406a60:	ldr	x3, [sp, #1000]
  406a64:	bl	408e18 <sqrt@plt+0x7088>
  406a68:	b	40728c <sqrt@plt+0x54fc>
  406a6c:	bl	401c20 <__errno_location@plt>
  406a70:	ldr	w8, [x0]
  406a74:	cmp	w8, #0x22
  406a78:	b.ne	406a98 <sqrt@plt+0x4d08>  // b.any
  406a7c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  406a80:	add	x0, x0, #0x48a
  406a84:	ldr	x1, [sp, #1000]
  406a88:	ldr	x2, [sp, #1000]
  406a8c:	ldr	x3, [sp, #1000]
  406a90:	bl	408e18 <sqrt@plt+0x7088>
  406a94:	b	40728c <sqrt@plt+0x54fc>
  406a98:	b	406f74 <sqrt@plt+0x51e4>
  406a9c:	ldr	x8, [sp, #2024]
  406aa0:	ldr	d0, [x8]
  406aa4:	fneg	d0, d0
  406aa8:	str	d0, [sp, #1968]
  406aac:	b	406f74 <sqrt@plt+0x51e4>
  406ab0:	ldr	x8, [sp, #2024]
  406ab4:	ldur	x8, [x8, #-24]
  406ab8:	str	x8, [sp, #1968]
  406abc:	b	406f74 <sqrt@plt+0x51e4>
  406ac0:	bl	401c20 <__errno_location@plt>
  406ac4:	str	wzr, [x0]
  406ac8:	ldr	x8, [sp, #2024]
  406acc:	ldur	d0, [x8, #-24]
  406ad0:	bl	401c40 <sin@plt>
  406ad4:	str	d0, [sp, #1968]
  406ad8:	bl	401c20 <__errno_location@plt>
  406adc:	ldr	w9, [x0]
  406ae0:	cmp	w9, #0x22
  406ae4:	b.ne	406b04 <sqrt@plt+0x4d74>  // b.any
  406ae8:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  406aec:	add	x0, x0, #0x4ae
  406af0:	ldr	x1, [sp, #1000]
  406af4:	ldr	x2, [sp, #1000]
  406af8:	ldr	x3, [sp, #1000]
  406afc:	bl	408e18 <sqrt@plt+0x7088>
  406b00:	b	40728c <sqrt@plt+0x54fc>
  406b04:	b	406f74 <sqrt@plt+0x51e4>
  406b08:	bl	401c20 <__errno_location@plt>
  406b0c:	str	wzr, [x0]
  406b10:	ldr	x8, [sp, #2024]
  406b14:	ldur	d0, [x8, #-24]
  406b18:	bl	401960 <cos@plt>
  406b1c:	str	d0, [sp, #1968]
  406b20:	bl	401c20 <__errno_location@plt>
  406b24:	ldr	w9, [x0]
  406b28:	cmp	w9, #0x22
  406b2c:	b.ne	406b4c <sqrt@plt+0x4dbc>  // b.any
  406b30:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  406b34:	add	x0, x0, #0x4c6
  406b38:	ldr	x1, [sp, #1000]
  406b3c:	ldr	x2, [sp, #1000]
  406b40:	ldr	x3, [sp, #1000]
  406b44:	bl	408e18 <sqrt@plt+0x7088>
  406b48:	b	40728c <sqrt@plt+0x54fc>
  406b4c:	b	406f74 <sqrt@plt+0x51e4>
  406b50:	bl	401c20 <__errno_location@plt>
  406b54:	str	wzr, [x0]
  406b58:	ldr	x8, [sp, #2024]
  406b5c:	ldur	d0, [x8, #-72]
  406b60:	ldr	x8, [sp, #2024]
  406b64:	ldur	d1, [x8, #-24]
  406b68:	bl	401b20 <atan2@plt>
  406b6c:	str	d0, [sp, #1968]
  406b70:	bl	401c20 <__errno_location@plt>
  406b74:	ldr	w9, [x0]
  406b78:	cmp	w9, #0x21
  406b7c:	b.ne	406b9c <sqrt@plt+0x4e0c>  // b.any
  406b80:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  406b84:	add	x0, x0, #0x4de
  406b88:	ldr	x1, [sp, #1000]
  406b8c:	ldr	x2, [sp, #1000]
  406b90:	ldr	x3, [sp, #1000]
  406b94:	bl	408e18 <sqrt@plt+0x7088>
  406b98:	b	40728c <sqrt@plt+0x54fc>
  406b9c:	bl	401c20 <__errno_location@plt>
  406ba0:	ldr	w8, [x0]
  406ba4:	cmp	w8, #0x22
  406ba8:	b.ne	406bc8 <sqrt@plt+0x4e38>  // b.any
  406bac:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  406bb0:	add	x0, x0, #0x4fb
  406bb4:	ldr	x1, [sp, #1000]
  406bb8:	ldr	x2, [sp, #1000]
  406bbc:	ldr	x3, [sp, #1000]
  406bc0:	bl	408e18 <sqrt@plt+0x7088>
  406bc4:	b	40728c <sqrt@plt+0x54fc>
  406bc8:	b	406f74 <sqrt@plt+0x51e4>
  406bcc:	bl	401c20 <__errno_location@plt>
  406bd0:	str	wzr, [x0]
  406bd4:	ldr	x8, [sp, #2024]
  406bd8:	ldur	d0, [x8, #-24]
  406bdc:	bl	401b00 <log10@plt>
  406be0:	str	d0, [sp, #1968]
  406be4:	bl	401c20 <__errno_location@plt>
  406be8:	ldr	w9, [x0]
  406bec:	cmp	w9, #0x22
  406bf0:	b.ne	406c10 <sqrt@plt+0x4e80>  // b.any
  406bf4:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  406bf8:	add	x0, x0, #0x515
  406bfc:	ldr	x1, [sp, #1000]
  406c00:	ldr	x2, [sp, #1000]
  406c04:	ldr	x3, [sp, #1000]
  406c08:	bl	408e18 <sqrt@plt+0x7088>
  406c0c:	b	40728c <sqrt@plt+0x54fc>
  406c10:	b	406f74 <sqrt@plt+0x51e4>
  406c14:	bl	401c20 <__errno_location@plt>
  406c18:	str	wzr, [x0]
  406c1c:	ldr	x8, [sp, #2024]
  406c20:	ldur	d1, [x8, #-24]
  406c24:	fmov	d0, #1.000000000000000000e+01
  406c28:	bl	401d00 <pow@plt>
  406c2c:	str	d0, [sp, #1968]
  406c30:	bl	401c20 <__errno_location@plt>
  406c34:	ldr	w9, [x0]
  406c38:	cmp	w9, #0x22
  406c3c:	b.ne	406c5c <sqrt@plt+0x4ecc>  // b.any
  406c40:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  406c44:	add	x0, x0, #0x52d
  406c48:	ldr	x1, [sp, #1000]
  406c4c:	ldr	x2, [sp, #1000]
  406c50:	ldr	x3, [sp, #1000]
  406c54:	bl	408e18 <sqrt@plt+0x7088>
  406c58:	b	40728c <sqrt@plt+0x54fc>
  406c5c:	b	406f74 <sqrt@plt+0x51e4>
  406c60:	bl	401c20 <__errno_location@plt>
  406c64:	str	wzr, [x0]
  406c68:	ldr	x8, [sp, #2024]
  406c6c:	ldur	d0, [x8, #-24]
  406c70:	bl	401d90 <sqrt@plt>
  406c74:	str	d0, [sp, #1968]
  406c78:	bl	401c20 <__errno_location@plt>
  406c7c:	ldr	w9, [x0]
  406c80:	cmp	w9, #0x21
  406c84:	b.ne	406ca4 <sqrt@plt+0x4f14>  // b.any
  406c88:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  406c8c:	add	x0, x0, #0x545
  406c90:	ldr	x1, [sp, #1000]
  406c94:	ldr	x2, [sp, #1000]
  406c98:	ldr	x3, [sp, #1000]
  406c9c:	bl	408e18 <sqrt@plt+0x7088>
  406ca0:	b	40728c <sqrt@plt+0x54fc>
  406ca4:	b	406f74 <sqrt@plt+0x51e4>
  406ca8:	ldr	x8, [sp, #2024]
  406cac:	ldur	d0, [x8, #-72]
  406cb0:	ldr	x8, [sp, #2024]
  406cb4:	ldur	d1, [x8, #-24]
  406cb8:	fcmp	d0, d1
  406cbc:	cset	w9, gt
  406cc0:	tbnz	w9, #0, 406cc8 <sqrt@plt+0x4f38>
  406cc4:	b	406cd8 <sqrt@plt+0x4f48>
  406cc8:	ldr	x8, [sp, #2024]
  406ccc:	ldur	x8, [x8, #-72]
  406cd0:	str	x8, [sp, #40]
  406cd4:	b	406ce4 <sqrt@plt+0x4f54>
  406cd8:	ldr	x8, [sp, #2024]
  406cdc:	ldur	x8, [x8, #-24]
  406ce0:	str	x8, [sp, #40]
  406ce4:	ldr	x8, [sp, #40]
  406ce8:	str	x8, [sp, #1968]
  406cec:	b	406f74 <sqrt@plt+0x51e4>
  406cf0:	ldr	x8, [sp, #2024]
  406cf4:	ldur	d0, [x8, #-72]
  406cf8:	ldr	x8, [sp, #2024]
  406cfc:	ldur	d1, [x8, #-24]
  406d00:	fcmp	d0, d1
  406d04:	cset	w9, mi  // mi = first
  406d08:	tbnz	w9, #0, 406d10 <sqrt@plt+0x4f80>
  406d0c:	b	406d20 <sqrt@plt+0x4f90>
  406d10:	ldr	x8, [sp, #2024]
  406d14:	ldur	x8, [x8, #-72]
  406d18:	str	x8, [sp, #32]
  406d1c:	b	406d2c <sqrt@plt+0x4f9c>
  406d20:	ldr	x8, [sp, #2024]
  406d24:	ldur	x8, [x8, #-24]
  406d28:	str	x8, [sp, #32]
  406d2c:	ldr	x8, [sp, #32]
  406d30:	str	x8, [sp, #1968]
  406d34:	b	406f74 <sqrt@plt+0x51e4>
  406d38:	ldr	x8, [sp, #2024]
  406d3c:	ldur	d0, [x8, #-24]
  406d40:	fcmp	d0, #0.0
  406d44:	cset	w9, mi  // mi = first
  406d48:	tbnz	w9, #0, 406d50 <sqrt@plt+0x4fc0>
  406d4c:	b	406d6c <sqrt@plt+0x4fdc>
  406d50:	ldr	x8, [sp, #2024]
  406d54:	ldur	d0, [x8, #-24]
  406d58:	fneg	d0, d0
  406d5c:	frintm	d0, d0
  406d60:	fneg	d0, d0
  406d64:	str	d0, [sp, #24]
  406d68:	b	406d7c <sqrt@plt+0x4fec>
  406d6c:	ldr	x8, [sp, #2024]
  406d70:	ldur	d0, [x8, #-24]
  406d74:	frintm	d0, d0
  406d78:	str	d0, [sp, #24]
  406d7c:	ldr	d0, [sp, #24]
  406d80:	str	d0, [sp, #1968]
  406d84:	b	406f74 <sqrt@plt+0x51e4>
  406d88:	bl	401a40 <rand@plt>
  406d8c:	and	w8, w0, #0x7fff
  406d90:	scvtf	d0, w8
  406d94:	mov	x9, #0xffc000000000        	// #281200098803712
  406d98:	movk	x9, #0x40df, lsl #48
  406d9c:	fmov	d1, x9
  406da0:	fdiv	d0, d0, d1
  406da4:	ldr	x9, [sp, #2024]
  406da8:	ldur	d1, [x9, #-24]
  406dac:	fmul	d0, d0, d1
  406db0:	frintm	d0, d0
  406db4:	fmov	d1, #1.000000000000000000e+00
  406db8:	fadd	d0, d1, d0
  406dbc:	str	d0, [sp, #1968]
  406dc0:	b	406f74 <sqrt@plt+0x51e4>
  406dc4:	bl	401a40 <rand@plt>
  406dc8:	and	w8, w0, #0x7fff
  406dcc:	scvtf	d0, w8
  406dd0:	mov	x9, #0x40e0000000000000    	// #4674736413210574848
  406dd4:	fmov	d1, x9
  406dd8:	fdiv	d0, d0, d1
  406ddc:	str	d0, [sp, #1968]
  406de0:	b	406f74 <sqrt@plt+0x51e4>
  406de4:	fmov	d0, xzr
  406de8:	str	d0, [sp, #1968]
  406dec:	ldr	x8, [sp, #2024]
  406df0:	ldur	d0, [x8, #-24]
  406df4:	fcvtzu	w0, d0
  406df8:	bl	401a80 <srand@plt>
  406dfc:	b	406f74 <sqrt@plt+0x51e4>
  406e00:	ldr	x8, [sp, #2024]
  406e04:	ldur	d0, [x8, #-48]
  406e08:	ldr	x8, [sp, #2024]
  406e0c:	ldr	d1, [x8]
  406e10:	fcmp	d0, d1
  406e14:	cset	w9, ls  // ls = plast
  406e18:	and	w9, w9, #0x1
  406e1c:	ucvtf	d0, w9
  406e20:	str	d0, [sp, #1968]
  406e24:	b	406f74 <sqrt@plt+0x51e4>
  406e28:	ldr	x8, [sp, #2024]
  406e2c:	ldur	d0, [x8, #-48]
  406e30:	ldr	x8, [sp, #2024]
  406e34:	ldr	d1, [x8]
  406e38:	fcmp	d0, d1
  406e3c:	cset	w9, gt
  406e40:	and	w9, w9, #0x1
  406e44:	ucvtf	d0, w9
  406e48:	str	d0, [sp, #1968]
  406e4c:	b	406f74 <sqrt@plt+0x51e4>
  406e50:	ldr	x8, [sp, #2024]
  406e54:	ldur	d0, [x8, #-48]
  406e58:	ldr	x8, [sp, #2024]
  406e5c:	ldr	d1, [x8]
  406e60:	fcmp	d0, d1
  406e64:	cset	w9, ge  // ge = tcont
  406e68:	and	w9, w9, #0x1
  406e6c:	ucvtf	d0, w9
  406e70:	str	d0, [sp, #1968]
  406e74:	b	406f74 <sqrt@plt+0x51e4>
  406e78:	ldr	x8, [sp, #2024]
  406e7c:	ldur	d0, [x8, #-48]
  406e80:	ldr	x8, [sp, #2024]
  406e84:	ldr	d1, [x8]
  406e88:	fcmp	d0, d1
  406e8c:	cset	w9, eq  // eq = none
  406e90:	and	w9, w9, #0x1
  406e94:	ucvtf	d0, w9
  406e98:	str	d0, [sp, #1968]
  406e9c:	b	406f74 <sqrt@plt+0x51e4>
  406ea0:	ldr	x8, [sp, #2024]
  406ea4:	ldur	d0, [x8, #-48]
  406ea8:	ldr	x8, [sp, #2024]
  406eac:	ldr	d1, [x8]
  406eb0:	fcmp	d0, d1
  406eb4:	cset	w9, ne  // ne = any
  406eb8:	and	w9, w9, #0x1
  406ebc:	ucvtf	d0, w9
  406ec0:	str	d0, [sp, #1968]
  406ec4:	b	406f74 <sqrt@plt+0x51e4>
  406ec8:	ldr	x8, [sp, #2024]
  406ecc:	ldur	d0, [x8, #-48]
  406ed0:	fcmp	d0, #0.0
  406ed4:	cset	w9, ne  // ne = any
  406ed8:	mov	w10, #0x0                   	// #0
  406edc:	str	w10, [sp, #20]
  406ee0:	tbnz	w9, #0, 406ee8 <sqrt@plt+0x5158>
  406ee4:	b	406efc <sqrt@plt+0x516c>
  406ee8:	ldr	x8, [sp, #2024]
  406eec:	ldr	d0, [x8]
  406ef0:	fcmp	d0, #0.0
  406ef4:	cset	w9, ne  // ne = any
  406ef8:	str	w9, [sp, #20]
  406efc:	ldr	w8, [sp, #20]
  406f00:	and	w8, w8, #0x1
  406f04:	ucvtf	d0, w8
  406f08:	str	d0, [sp, #1968]
  406f0c:	b	406f74 <sqrt@plt+0x51e4>
  406f10:	ldr	x8, [sp, #2024]
  406f14:	ldur	d0, [x8, #-48]
  406f18:	fcmp	d0, #0.0
  406f1c:	cset	w9, ne  // ne = any
  406f20:	mov	w10, #0x1                   	// #1
  406f24:	str	w10, [sp, #16]
  406f28:	tbnz	w9, #0, 406f40 <sqrt@plt+0x51b0>
  406f2c:	ldr	x8, [sp, #2024]
  406f30:	ldr	d0, [x8]
  406f34:	fcmp	d0, #0.0
  406f38:	cset	w9, ne  // ne = any
  406f3c:	str	w9, [sp, #16]
  406f40:	ldr	w8, [sp, #16]
  406f44:	and	w8, w8, #0x1
  406f48:	ucvtf	d0, w8
  406f4c:	str	d0, [sp, #1968]
  406f50:	b	406f74 <sqrt@plt+0x51e4>
  406f54:	ldr	x8, [sp, #2024]
  406f58:	ldr	d0, [x8]
  406f5c:	fcmp	d0, #0.0
  406f60:	cset	w9, eq  // eq = none
  406f64:	and	w9, w9, #0x1
  406f68:	ucvtf	d0, w9
  406f6c:	str	d0, [sp, #1968]
  406f70:	b	406f74 <sqrt@plt+0x51e4>
  406f74:	ldrsw	x8, [sp, #1964]
  406f78:	ldr	x9, [sp, #2024]
  406f7c:	mov	x10, #0x18                  	// #24
  406f80:	mneg	x8, x8, x10
  406f84:	add	x8, x9, x8
  406f88:	str	x8, [sp, #2024]
  406f8c:	ldrsw	x8, [sp, #1964]
  406f90:	ldr	x9, [sp, #6840]
  406f94:	mov	x10, #0x2                   	// #2
  406f98:	mneg	x8, x8, x10
  406f9c:	add	x8, x9, x8
  406fa0:	str	x8, [sp, #6840]
  406fa4:	mov	w11, wzr
  406fa8:	str	wzr, [sp, #1964]
  406fac:	ldr	x8, [sp, #2024]
  406fb0:	add	x9, x8, #0x18
  406fb4:	str	x9, [sp, #2024]
  406fb8:	ldr	q0, [sp, #1968]
  406fbc:	stur	q0, [x8, #24]
  406fc0:	ldr	x9, [sp, #1984]
  406fc4:	str	x9, [x8, #40]
  406fc8:	ldrsw	x8, [sp, #2012]
  406fcc:	adrp	x9, 426000 <_ZdlPvm@@Base+0x3948>
  406fd0:	add	x9, x9, #0xf35
  406fd4:	ldrb	w12, [x9, x8]
  406fd8:	subs	w12, w12, #0x92
  406fdc:	str	w12, [sp, #1060]
  406fe0:	ldrsw	x8, [sp, #1060]
  406fe4:	adrp	x9, 427000 <_ZdlPvm@@Base+0x4948>
  406fe8:	add	x9, x9, #0x3a
  406fec:	ldrsh	w12, [x9, x8, lsl #1]
  406ff0:	ldr	x8, [sp, #6840]
  406ff4:	ldrsh	w13, [x8]
  406ff8:	add	w12, w12, w13
  406ffc:	str	w12, [sp, #1056]
  407000:	ldr	w12, [sp, #1056]
  407004:	cmp	w11, w12
  407008:	cset	w11, gt
  40700c:	tbnz	w11, #0, 407058 <sqrt@plt+0x52c8>
  407010:	ldr	w8, [sp, #1056]
  407014:	cmp	w8, #0x986
  407018:	b.gt	407058 <sqrt@plt+0x52c8>
  40701c:	ldrsw	x8, [sp, #1056]
  407020:	ldr	x9, [sp, #1024]
  407024:	ldrsh	w10, [x9, x8, lsl #1]
  407028:	ldr	x8, [sp, #6840]
  40702c:	ldrsh	w11, [x8]
  407030:	cmp	w10, w11
  407034:	b.ne	407058 <sqrt@plt+0x52c8>  // b.any
  407038:	ldrsw	x8, [sp, #1056]
  40703c:	mov	x9, #0x2                   	// #2
  407040:	mul	x8, x9, x8
  407044:	ldr	x9, [sp, #1016]
  407048:	add	x8, x9, x8
  40704c:	ldrh	w10, [x8]
  407050:	str	w10, [sp, #12]
  407054:	b	407078 <sqrt@plt+0x52e8>
  407058:	ldrsw	x8, [sp, #1060]
  40705c:	mov	x9, #0x2                   	// #2
  407060:	mul	x8, x9, x8
  407064:	adrp	x9, 427000 <_ZdlPvm@@Base+0x4948>
  407068:	add	x9, x9, #0x9c
  40706c:	add	x8, x9, x8
  407070:	ldrh	w10, [x8]
  407074:	str	w10, [sp, #12]
  407078:	ldr	w8, [sp, #12]
  40707c:	sxth	w8, w8
  407080:	stur	w8, [x29, #-4]
  407084:	b	402f80 <sqrt@plt+0x11f0>
  407088:	ldr	x8, [sp, #1040]
  40708c:	ldr	w9, [x8]
  407090:	mov	w10, #0xfffffffe            	// #-2
  407094:	cmp	w9, w10
  407098:	b.ne	4070a8 <sqrt@plt+0x5318>  // b.any
  40709c:	mov	w8, #0xfffffffe            	// #-2
  4070a0:	str	w8, [sp, #8]
  4070a4:	b	4070e0 <sqrt@plt+0x5350>
  4070a8:	ldr	x8, [sp, #1040]
  4070ac:	ldr	w9, [x8]
  4070b0:	cmp	w9, #0x17b
  4070b4:	b.hi	4070d0 <sqrt@plt+0x5340>  // b.pmore
  4070b8:	ldr	x8, [sp, #1040]
  4070bc:	ldrsw	x9, [x8]
  4070c0:	ldr	x10, [sp, #1032]
  4070c4:	ldrb	w11, [x10, x9]
  4070c8:	str	w11, [sp, #4]
  4070cc:	b	4070d8 <sqrt@plt+0x5348>
  4070d0:	mov	w8, #0x2                   	// #2
  4070d4:	str	w8, [sp, #4]
  4070d8:	ldr	w8, [sp, #4]
  4070dc:	str	w8, [sp, #8]
  4070e0:	ldr	w8, [sp, #8]
  4070e4:	str	w8, [sp, #2004]
  4070e8:	ldur	w8, [x29, #-8]
  4070ec:	cbnz	w8, 40710c <sqrt@plt+0x537c>
  4070f0:	ldr	x8, [sp, #1048]
  4070f4:	ldr	w9, [x8]
  4070f8:	add	w9, w9, #0x1
  4070fc:	str	w9, [x8]
  407100:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  407104:	add	x0, x0, #0x561
  407108:	bl	40de28 <sqrt@plt+0xc098>
  40710c:	ldur	w8, [x29, #-8]
  407110:	cmp	w8, #0x3
  407114:	b.ne	407160 <sqrt@plt+0x53d0>  // b.any
  407118:	ldr	x8, [sp, #1040]
  40711c:	ldr	w9, [x8]
  407120:	cmp	w9, #0x0
  407124:	cset	w9, gt
  407128:	tbnz	w9, #0, 407140 <sqrt@plt+0x53b0>
  40712c:	ldr	x8, [sp, #1040]
  407130:	ldr	w9, [x8]
  407134:	cbnz	w9, 40713c <sqrt@plt+0x53ac>
  407138:	b	40728c <sqrt@plt+0x54fc>
  40713c:	b	407160 <sqrt@plt+0x53d0>
  407140:	ldr	w1, [sp, #2004]
  407144:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  407148:	add	x0, x0, #0x56e
  40714c:	ldr	x2, [sp, #1008]
  407150:	bl	407c9c <sqrt@plt+0x5f0c>
  407154:	mov	w8, #0xfffffffe            	// #-2
  407158:	ldr	x9, [sp, #1040]
  40715c:	str	w8, [x9]
  407160:	mov	w8, #0x3                   	// #3
  407164:	stur	w8, [x29, #-8]
  407168:	ldursw	x8, [x29, #-4]
  40716c:	adrp	x9, 423000 <_ZdlPvm@@Base+0x948>
  407170:	add	x9, x9, #0xf80
  407174:	ldrsh	w10, [x9, x8, lsl #1]
  407178:	str	w10, [sp, #2012]
  40717c:	ldr	w10, [sp, #2012]
  407180:	mov	w11, #0xffffff10            	// #-240
  407184:	cmp	w10, w11
  407188:	b.eq	4071f4 <sqrt@plt+0x5464>  // b.none
  40718c:	ldr	w8, [sp, #2012]
  407190:	add	w8, w8, #0x1
  407194:	str	w8, [sp, #2012]
  407198:	ldr	w8, [sp, #2012]
  40719c:	mov	w9, wzr
  4071a0:	cmp	w9, w8
  4071a4:	cset	w8, gt
  4071a8:	tbnz	w8, #0, 4071f4 <sqrt@plt+0x5464>
  4071ac:	ldr	w8, [sp, #2012]
  4071b0:	cmp	w8, #0x986
  4071b4:	b.gt	4071f4 <sqrt@plt+0x5464>
  4071b8:	ldrsw	x8, [sp, #2012]
  4071bc:	ldr	x9, [sp, #1024]
  4071c0:	ldrsh	w10, [x9, x8, lsl #1]
  4071c4:	cmp	w10, #0x1
  4071c8:	b.ne	4071f4 <sqrt@plt+0x5464>  // b.any
  4071cc:	ldrsw	x8, [sp, #2012]
  4071d0:	ldr	x9, [sp, #1016]
  4071d4:	ldrsh	w10, [x9, x8, lsl #1]
  4071d8:	str	w10, [sp, #2012]
  4071dc:	ldr	w10, [sp, #2012]
  4071e0:	mov	w11, wzr
  4071e4:	cmp	w11, w10
  4071e8:	cset	w10, ge  // ge = tcont
  4071ec:	tbnz	w10, #0, 4071f4 <sqrt@plt+0x5464>
  4071f0:	b	407258 <sqrt@plt+0x54c8>
  4071f4:	ldr	x8, [sp, #6840]
  4071f8:	ldr	x9, [sp, #6848]
  4071fc:	cmp	x8, x9
  407200:	b.ne	407208 <sqrt@plt+0x5478>  // b.any
  407204:	b	40728c <sqrt@plt+0x54fc>
  407208:	ldursw	x8, [x29, #-4]
  40720c:	adrp	x9, 427000 <_ZdlPvm@@Base+0x4948>
  407210:	add	x9, x9, #0xfe
  407214:	ldrb	w1, [x9, x8]
  407218:	ldr	x2, [sp, #2024]
  40721c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  407220:	add	x0, x0, #0x580
  407224:	bl	407c9c <sqrt@plt+0x5f0c>
  407228:	ldr	x8, [sp, #2024]
  40722c:	mov	x9, #0xffffffffffffffe8    	// #-24
  407230:	add	x8, x8, x9
  407234:	str	x8, [sp, #2024]
  407238:	ldr	x8, [sp, #6840]
  40723c:	mov	x9, #0xfffffffffffffffe    	// #-2
  407240:	add	x8, x8, x9
  407244:	str	x8, [sp, #6840]
  407248:	ldr	x8, [sp, #6840]
  40724c:	ldrsh	w10, [x8]
  407250:	stur	w10, [x29, #-4]
  407254:	b	407168 <sqrt@plt+0x53d8>
  407258:	ldr	x8, [sp, #2024]
  40725c:	add	x9, x8, #0x18
  407260:	str	x9, [sp, #2024]
  407264:	ldr	x9, [sp, #1008]
  407268:	ldr	q0, [x9]
  40726c:	stur	q0, [x8, #24]
  407270:	ldr	x10, [x9, #16]
  407274:	str	x10, [x8, #40]
  407278:	ldr	w11, [sp, #2012]
  40727c:	stur	w11, [x29, #-4]
  407280:	b	402f80 <sqrt@plt+0x11f0>
  407284:	str	wzr, [sp, #2008]
  407288:	b	4072ac <sqrt@plt+0x551c>
  40728c:	mov	w8, #0x1                   	// #1
  407290:	str	w8, [sp, #2008]
  407294:	b	4072ac <sqrt@plt+0x551c>
  407298:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  40729c:	add	x0, x0, #0x58f
  4072a0:	bl	40de28 <sqrt@plt+0xc098>
  4072a4:	mov	w8, #0x2                   	// #2
  4072a8:	str	w8, [sp, #2008]
  4072ac:	ldr	x8, [sp, #1040]
  4072b0:	ldr	w9, [x8]
  4072b4:	mov	w10, #0xfffffffe            	// #-2
  4072b8:	cmp	w9, w10
  4072bc:	b.eq	40730c <sqrt@plt+0x557c>  // b.none
  4072c0:	ldr	x8, [sp, #1040]
  4072c4:	ldr	w9, [x8]
  4072c8:	cmp	w9, #0x17b
  4072cc:	b.hi	4072e8 <sqrt@plt+0x5558>  // b.pmore
  4072d0:	ldr	x8, [sp, #1040]
  4072d4:	ldrsw	x9, [x8]
  4072d8:	ldr	x10, [sp, #1032]
  4072dc:	ldrb	w11, [x10, x9]
  4072e0:	str	w11, [sp]
  4072e4:	b	4072f0 <sqrt@plt+0x5560>
  4072e8:	mov	w8, #0x2                   	// #2
  4072ec:	str	w8, [sp]
  4072f0:	ldr	w8, [sp]
  4072f4:	str	w8, [sp, #2004]
  4072f8:	ldr	w1, [sp, #2004]
  4072fc:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  407300:	add	x0, x0, #0x5a0
  407304:	ldr	x2, [sp, #1008]
  407308:	bl	407c9c <sqrt@plt+0x5f0c>
  40730c:	ldrsw	x8, [sp, #1964]
  407310:	ldr	x9, [sp, #2024]
  407314:	mov	x10, #0x18                  	// #24
  407318:	mneg	x8, x8, x10
  40731c:	add	x8, x9, x8
  407320:	str	x8, [sp, #2024]
  407324:	ldrsw	x8, [sp, #1964]
  407328:	ldr	x9, [sp, #6840]
  40732c:	mov	x10, #0x2                   	// #2
  407330:	mneg	x8, x8, x10
  407334:	add	x8, x9, x8
  407338:	str	x8, [sp, #6840]
  40733c:	ldr	x8, [sp, #6840]
  407340:	ldr	x9, [sp, #6848]
  407344:	cmp	x8, x9
  407348:	b.eq	407394 <sqrt@plt+0x5604>  // b.none
  40734c:	ldr	x8, [sp, #6840]
  407350:	ldrsh	x8, [x8]
  407354:	adrp	x9, 427000 <_ZdlPvm@@Base+0x4948>
  407358:	add	x9, x9, #0xfe
  40735c:	ldrb	w1, [x9, x8]
  407360:	ldr	x2, [sp, #2024]
  407364:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  407368:	add	x0, x0, #0x5be
  40736c:	bl	407c9c <sqrt@plt+0x5f0c>
  407370:	ldr	x8, [sp, #2024]
  407374:	mov	x9, #0xffffffffffffffe8    	// #-24
  407378:	add	x8, x8, x9
  40737c:	str	x8, [sp, #2024]
  407380:	ldr	x8, [sp, #6840]
  407384:	mov	x9, #0xfffffffffffffffe    	// #-2
  407388:	add	x8, x8, x9
  40738c:	str	x8, [sp, #6840]
  407390:	b	40733c <sqrt@plt+0x55ac>
  407394:	ldr	x8, [sp, #6848]
  407398:	add	x9, sp, #0x1, lsl #12
  40739c:	add	x9, x9, #0xac8
  4073a0:	cmp	x8, x9
  4073a4:	b.eq	4073b0 <sqrt@plt+0x5620>  // b.none
  4073a8:	ldr	x0, [sp, #6848]
  4073ac:	bl	401a30 <free@plt>
  4073b0:	ldr	w0, [sp, #2008]
  4073b4:	add	sp, sp, #0x1, lsl #12
  4073b8:	add	sp, sp, #0xc60
  4073bc:	ldp	x28, x19, [sp, #16]
  4073c0:	ldp	x29, x30, [sp], #32
  4073c4:	ret
  4073c8:	ldr	x0, [sp, #1872]
  4073cc:	bl	401d10 <_Unwind_Resume@plt>
  4073d0:	sub	sp, sp, #0x60
  4073d4:	stp	x29, x30, [sp, #80]
  4073d8:	add	x29, sp, #0x50
  4073dc:	mov	x8, #0x18                  	// #24
  4073e0:	mov	x9, xzr
  4073e4:	fmov	d1, xzr
  4073e8:	adrp	x10, 43f000 <_Znam@GLIBCXX_3.4>
  4073ec:	add	x10, x10, #0x250
  4073f0:	adrp	x1, 427000 <_ZdlPvm@@Base+0x4948>
  4073f4:	add	x1, x1, #0x314
  4073f8:	adrp	x11, 43f000 <_Znam@GLIBCXX_3.4>
  4073fc:	add	x11, x11, #0x258
  407400:	stur	x0, [x29, #-8]
  407404:	stur	d0, [x29, #-16]
  407408:	mov	x0, x8
  40740c:	str	x9, [sp, #40]
  407410:	str	d1, [sp, #32]
  407414:	str	x10, [sp, #24]
  407418:	str	x1, [sp, #16]
  40741c:	str	x11, [sp, #8]
  407420:	bl	401920 <_Znam@plt>
  407424:	stur	x0, [x29, #-24]
  407428:	ldur	x8, [x29, #-24]
  40742c:	ldr	x9, [sp, #40]
  407430:	str	x9, [x8]
  407434:	ldur	x8, [x29, #-16]
  407438:	ldur	x10, [x29, #-24]
  40743c:	str	x8, [x10, #8]
  407440:	ldur	x8, [x29, #-24]
  407444:	ldr	d0, [sp, #32]
  407448:	str	d0, [x8, #16]
  40744c:	ldr	x8, [sp, #24]
  407450:	ldr	x0, [x8]
  407454:	ldur	x1, [x29, #-8]
  407458:	ldur	x2, [x29, #-24]
  40745c:	bl	402604 <sqrt@plt+0x874>
  407460:	ldur	x8, [x29, #-8]
  407464:	mov	x0, x8
  407468:	ldr	x1, [sp, #16]
  40746c:	bl	401c60 <strcmp@plt>
  407470:	cbnz	w0, 4074f4 <sqrt@plt+0x5764>
  407474:	stur	wzr, [x29, #-28]
  407478:	ldur	w8, [x29, #-28]
  40747c:	mov	w9, w8
  407480:	cmp	x9, #0x16
  407484:	b.cs	4074f4 <sqrt@plt+0x5764>  // b.hs, b.nlast
  407488:	ldur	w8, [x29, #-28]
  40748c:	mov	w9, w8
  407490:	mov	x10, #0x18                  	// #24
  407494:	mul	x9, x10, x9
  407498:	ldr	x10, [sp, #8]
  40749c:	add	x9, x10, x9
  4074a0:	ldr	w8, [x9, #16]
  4074a4:	cbz	w8, 4074e4 <sqrt@plt+0x5754>
  4074a8:	ldur	w8, [x29, #-28]
  4074ac:	mov	w9, w8
  4074b0:	mov	x10, #0x18                  	// #24
  4074b4:	mul	x9, x10, x9
  4074b8:	ldr	x11, [sp, #8]
  4074bc:	add	x9, x11, x9
  4074c0:	ldr	x0, [x9]
  4074c4:	ldur	d0, [x29, #-16]
  4074c8:	ldur	w8, [x29, #-28]
  4074cc:	mov	w9, w8
  4074d0:	mul	x9, x10, x9
  4074d4:	add	x9, x11, x9
  4074d8:	ldr	d1, [x9, #8]
  4074dc:	fmul	d0, d0, d1
  4074e0:	bl	4073d0 <sqrt@plt+0x5640>
  4074e4:	ldur	w8, [x29, #-28]
  4074e8:	add	w8, w8, #0x1
  4074ec:	stur	w8, [x29, #-28]
  4074f0:	b	407478 <sqrt@plt+0x56e8>
  4074f4:	ldp	x29, x30, [sp, #80]
  4074f8:	add	sp, sp, #0x60
  4074fc:	ret
  407500:	sub	sp, sp, #0x40
  407504:	stp	x29, x30, [sp, #48]
  407508:	add	x29, sp, #0x30
  40750c:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  407510:	add	x8, x8, #0xc08
  407514:	adrp	x9, 43f000 <_Znam@GLIBCXX_3.4>
  407518:	add	x9, x9, #0x250
  40751c:	stur	x0, [x29, #-16]
  407520:	ldr	x8, [x8]
  407524:	str	x8, [sp, #24]
  407528:	ldr	x8, [x9]
  40752c:	str	x8, [sp, #16]
  407530:	ldr	x0, [sp, #16]
  407534:	ldur	x1, [x29, #-16]
  407538:	bl	402adc <sqrt@plt+0xd4c>
  40753c:	str	x0, [sp, #8]
  407540:	ldr	x8, [sp, #8]
  407544:	cbz	x8, 407554 <sqrt@plt+0x57c4>
  407548:	ldr	x8, [sp, #8]
  40754c:	stur	x8, [x29, #-8]
  407550:	b	407584 <sqrt@plt+0x57f4>
  407554:	ldr	x8, [sp, #24]
  407558:	cbnz	x8, 407568 <sqrt@plt+0x57d8>
  40755c:	mov	x8, xzr
  407560:	stur	x8, [x29, #-8]
  407564:	b	407584 <sqrt@plt+0x57f4>
  407568:	ldr	x8, [sp, #24]
  40756c:	ldr	x8, [x8, #32]
  407570:	str	x8, [sp, #16]
  407574:	ldr	x8, [sp, #24]
  407578:	ldr	x8, [x8, #24]
  40757c:	str	x8, [sp, #24]
  407580:	b	407530 <sqrt@plt+0x57a0>
  407584:	ldur	x0, [x29, #-8]
  407588:	ldp	x29, x30, [sp, #48]
  40758c:	add	sp, sp, #0x40
  407590:	ret
  407594:	sub	sp, sp, #0x50
  407598:	stp	x29, x30, [sp, #64]
  40759c:	add	x29, sp, #0x40
  4075a0:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  4075a4:	add	x8, x8, #0x258
  4075a8:	stur	x0, [x29, #-8]
  4075ac:	stur	wzr, [x29, #-12]
  4075b0:	str	x8, [sp, #8]
  4075b4:	ldur	w8, [x29, #-12]
  4075b8:	mov	w9, w8
  4075bc:	cmp	x9, #0x16
  4075c0:	b.cs	40767c <sqrt@plt+0x58ec>  // b.hs, b.nlast
  4075c4:	ldur	x0, [x29, #-8]
  4075c8:	ldur	w8, [x29, #-12]
  4075cc:	mov	w9, w8
  4075d0:	mov	x10, #0x18                  	// #24
  4075d4:	mul	x9, x10, x9
  4075d8:	ldr	x10, [sp, #8]
  4075dc:	add	x9, x10, x9
  4075e0:	ldr	x1, [x9]
  4075e4:	bl	401c60 <strcmp@plt>
  4075e8:	cbnz	w0, 40766c <sqrt@plt+0x58dc>
  4075ec:	ldur	w8, [x29, #-12]
  4075f0:	mov	w9, w8
  4075f4:	mov	x10, #0x18                  	// #24
  4075f8:	mul	x9, x10, x9
  4075fc:	ldr	x11, [sp, #8]
  407600:	add	x9, x11, x9
  407604:	ldr	x9, [x9, #8]
  407608:	stur	x9, [x29, #-24]
  40760c:	ldur	w8, [x29, #-12]
  407610:	mov	w9, w8
  407614:	mul	x9, x10, x9
  407618:	add	x9, x11, x9
  40761c:	ldr	w8, [x9, #16]
  407620:	cbz	w8, 407644 <sqrt@plt+0x58b4>
  407624:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  407628:	add	x0, x0, #0x314
  40762c:	add	x1, sp, #0x20
  407630:	bl	407724 <sqrt@plt+0x5994>
  407634:	ldr	d0, [sp, #32]
  407638:	ldur	d1, [x29, #-24]
  40763c:	fmul	d0, d1, d0
  407640:	stur	d0, [x29, #-24]
  407644:	ldur	w8, [x29, #-12]
  407648:	mov	w9, w8
  40764c:	mov	x10, #0x18                  	// #24
  407650:	mul	x9, x10, x9
  407654:	ldr	x10, [sp, #8]
  407658:	add	x9, x10, x9
  40765c:	ldr	x0, [x9]
  407660:	ldur	d0, [x29, #-24]
  407664:	bl	4073d0 <sqrt@plt+0x5640>
  407668:	b	4076b0 <sqrt@plt+0x5920>
  40766c:	ldur	w8, [x29, #-12]
  407670:	add	w8, w8, #0x1
  407674:	stur	w8, [x29, #-12]
  407678:	b	4075b4 <sqrt@plt+0x5824>
  40767c:	ldur	x1, [x29, #-8]
  407680:	add	x8, sp, #0x10
  407684:	mov	x0, x8
  407688:	str	x8, [sp]
  40768c:	bl	420188 <sqrt@plt+0x1e3f8>
  407690:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  407694:	add	x0, x0, #0x5cf
  407698:	ldr	x1, [sp]
  40769c:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  4076a0:	add	x8, x8, #0xc70
  4076a4:	mov	x2, x8
  4076a8:	mov	x3, x8
  4076ac:	bl	408e18 <sqrt@plt+0x7088>
  4076b0:	ldp	x29, x30, [sp, #64]
  4076b4:	add	sp, sp, #0x50
  4076b8:	ret
  4076bc:	sub	sp, sp, #0x30
  4076c0:	stp	x29, x30, [sp, #32]
  4076c4:	add	x29, sp, #0x20
  4076c8:	mov	x8, #0x18                  	// #24
  4076cc:	adrp	x9, 43f000 <_Znam@GLIBCXX_3.4>
  4076d0:	add	x9, x9, #0x250
  4076d4:	stur	x0, [x29, #-8]
  4076d8:	str	x1, [sp, #16]
  4076dc:	mov	x0, x8
  4076e0:	str	x9, [sp]
  4076e4:	bl	401920 <_Znam@plt>
  4076e8:	str	x0, [sp, #8]
  4076ec:	ldr	x8, [sp, #16]
  4076f0:	ldr	x9, [sp, #8]
  4076f4:	ldr	q0, [x8]
  4076f8:	str	q0, [x9]
  4076fc:	ldr	x8, [x8, #16]
  407700:	str	x8, [x9, #16]
  407704:	ldr	x8, [sp]
  407708:	ldr	x0, [x8]
  40770c:	ldur	x1, [x29, #-8]
  407710:	ldr	x2, [sp, #8]
  407714:	bl	402604 <sqrt@plt+0x874>
  407718:	ldp	x29, x30, [sp, #32]
  40771c:	add	sp, sp, #0x30
  407720:	ret
  407724:	sub	sp, sp, #0x30
  407728:	stp	x29, x30, [sp, #32]
  40772c:	add	x29, sp, #0x20
  407730:	str	x0, [sp, #16]
  407734:	str	x1, [sp, #8]
  407738:	ldr	x0, [sp, #16]
  40773c:	bl	407500 <sqrt@plt+0x5770>
  407740:	str	x0, [sp]
  407744:	ldr	x8, [sp]
  407748:	cbz	x8, 407768 <sqrt@plt+0x59d8>
  40774c:	ldr	x8, [sp]
  407750:	ldr	x8, [x8, #8]
  407754:	ldr	x9, [sp, #8]
  407758:	str	x8, [x9]
  40775c:	mov	w10, #0x1                   	// #1
  407760:	stur	w10, [x29, #-4]
  407764:	b	40776c <sqrt@plt+0x59dc>
  407768:	stur	wzr, [x29, #-4]
  40776c:	ldur	w0, [x29, #-4]
  407770:	ldp	x29, x30, [sp, #32]
  407774:	add	sp, sp, #0x30
  407778:	ret
  40777c:	sub	sp, sp, #0x20
  407780:	stp	x29, x30, [sp, #16]
  407784:	add	x29, sp, #0x10
  407788:	str	x0, [sp, #8]
  40778c:	str	d0, [sp]
  407790:	ldr	x8, [sp, #8]
  407794:	cbnz	x8, 4077a4 <sqrt@plt+0x5a14>
  407798:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  40779c:	add	x8, x8, #0x31e
  4077a0:	str	x8, [sp, #8]
  4077a4:	ldr	x0, [sp, #8]
  4077a8:	mov	x1, sp
  4077ac:	mov	w2, #0x1                   	// #1
  4077b0:	bl	4077c0 <sqrt@plt+0x5a30>
  4077b4:	ldp	x29, x30, [sp, #16]
  4077b8:	add	sp, sp, #0x20
  4077bc:	ret
  4077c0:	sub	sp, sp, #0xa0
  4077c4:	stp	x29, x30, [sp, #144]
  4077c8:	add	x29, sp, #0x90
  4077cc:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  4077d0:	add	x8, x8, #0xc44
  4077d4:	adrp	x9, 442000 <stderr@@GLIBC_2.17+0x2430>
  4077d8:	add	x9, x9, #0xc70
  4077dc:	sub	x10, x29, #0x28
  4077e0:	sub	x11, x29, #0x40
  4077e4:	stur	x0, [x29, #-8]
  4077e8:	stur	x1, [x29, #-16]
  4077ec:	stur	w2, [x29, #-20]
  4077f0:	mov	x0, x10
  4077f4:	str	x8, [sp, #56]
  4077f8:	str	x9, [sp, #48]
  4077fc:	str	x11, [sp, #40]
  407800:	bl	42281c <_ZdlPvm@@Base+0x164>
  407804:	stur	wzr, [x29, #-44]
  407808:	ldr	x0, [sp, #40]
  40780c:	bl	42281c <_ZdlPvm@@Base+0x164>
  407810:	b	407814 <sqrt@plt+0x5a84>
  407814:	ldur	x8, [x29, #-8]
  407818:	ldrb	w9, [x8]
  40781c:	cbz	w9, 407a98 <sqrt@plt+0x5d08>
  407820:	ldur	x8, [x29, #-8]
  407824:	ldrb	w9, [x8]
  407828:	cmp	w9, #0x25
  40782c:	b.ne	407a78 <sqrt@plt+0x5ce8>  // b.any
  407830:	ldur	x8, [x29, #-8]
  407834:	add	x9, x8, #0x1
  407838:	stur	x9, [x29, #-8]
  40783c:	ldrb	w1, [x8]
  407840:	sub	x0, x29, #0x40
  407844:	bl	407fb0 <sqrt@plt+0x6220>
  407848:	b	40784c <sqrt@plt+0x5abc>
  40784c:	ldur	x8, [x29, #-8]
  407850:	ldrb	w9, [x8]
  407854:	mov	w10, #0x0                   	// #0
  407858:	str	w10, [sp, #36]
  40785c:	cbz	w9, 407880 <sqrt@plt+0x5af0>
  407860:	ldur	x8, [x29, #-8]
  407864:	ldrb	w1, [x8]
  407868:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  40786c:	add	x0, x0, #0x62a
  407870:	bl	401a60 <strchr@plt>
  407874:	cmp	x0, #0x0
  407878:	cset	w9, ne  // ne = any
  40787c:	str	w9, [sp, #36]
  407880:	ldr	w8, [sp, #36]
  407884:	tbnz	w8, #0, 40788c <sqrt@plt+0x5afc>
  407888:	b	4078d0 <sqrt@plt+0x5b40>
  40788c:	ldur	x8, [x29, #-8]
  407890:	ldrb	w1, [x8]
  407894:	sub	x0, x29, #0x40
  407898:	bl	407fb0 <sqrt@plt+0x6220>
  40789c:	b	4078a0 <sqrt@plt+0x5b10>
  4078a0:	ldur	x8, [x29, #-8]
  4078a4:	add	x8, x8, #0x1
  4078a8:	stur	x8, [x29, #-8]
  4078ac:	b	40784c <sqrt@plt+0x5abc>
  4078b0:	str	x0, [sp, #72]
  4078b4:	str	w1, [sp, #68]
  4078b8:	b	407aec <sqrt@plt+0x5d5c>
  4078bc:	str	x0, [sp, #72]
  4078c0:	str	w1, [sp, #68]
  4078c4:	sub	x0, x29, #0x40
  4078c8:	bl	422a74 <_ZdlPvm@@Base+0x3bc>
  4078cc:	b	407aec <sqrt@plt+0x5d5c>
  4078d0:	ldur	x8, [x29, #-8]
  4078d4:	ldrb	w9, [x8]
  4078d8:	cbz	w9, 4078f4 <sqrt@plt+0x5b64>
  4078dc:	ldur	x8, [x29, #-8]
  4078e0:	ldrb	w1, [x8]
  4078e4:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  4078e8:	add	x0, x0, #0x63a
  4078ec:	bl	401a60 <strchr@plt>
  4078f0:	cbnz	x0, 407934 <sqrt@plt+0x5ba4>
  4078f4:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  4078f8:	add	x0, x0, #0x641
  4078fc:	ldr	x1, [sp, #48]
  407900:	ldr	x2, [sp, #48]
  407904:	ldr	x3, [sp, #48]
  407908:	bl	408e18 <sqrt@plt+0x7088>
  40790c:	b	407910 <sqrt@plt+0x5b80>
  407910:	sub	x0, x29, #0x28
  407914:	sub	x1, x29, #0x40
  407918:	bl	422f74 <_ZdlPvm@@Base+0x8bc>
  40791c:	b	407920 <sqrt@plt+0x5b90>
  407920:	ldur	x1, [x29, #-8]
  407924:	sub	x0, x29, #0x28
  407928:	bl	422ec4 <_ZdlPvm@@Base+0x80c>
  40792c:	b	407930 <sqrt@plt+0x5ba0>
  407930:	b	407a98 <sqrt@plt+0x5d08>
  407934:	ldur	x8, [x29, #-8]
  407938:	ldrb	w9, [x8]
  40793c:	cmp	w9, #0x25
  407940:	b.ne	4079a0 <sqrt@plt+0x5c10>  // b.any
  407944:	ldur	x8, [x29, #-8]
  407948:	add	x9, x8, #0x1
  40794c:	stur	x9, [x29, #-8]
  407950:	ldrb	w1, [x8]
  407954:	sub	x0, x29, #0x40
  407958:	bl	407fb0 <sqrt@plt+0x6220>
  40795c:	b	407960 <sqrt@plt+0x5bd0>
  407960:	sub	x0, x29, #0x40
  407964:	mov	w8, wzr
  407968:	mov	w1, w8
  40796c:	bl	407fb0 <sqrt@plt+0x6220>
  407970:	b	407974 <sqrt@plt+0x5be4>
  407974:	sub	x0, x29, #0x40
  407978:	bl	408018 <sqrt@plt+0x6288>
  40797c:	str	x0, [sp, #24]
  407980:	b	407984 <sqrt@plt+0x5bf4>
  407984:	ldr	x0, [sp, #56]
  407988:	mov	x1, #0x400                 	// #1024
  40798c:	adrp	x2, 428000 <_ZdlPvm@@Base+0x5948>
  407990:	add	x2, x2, #0x3e4
  407994:	ldr	x3, [sp, #24]
  407998:	bl	401be0 <snprintf@plt>
  40799c:	b	407a58 <sqrt@plt+0x5cc8>
  4079a0:	ldur	w8, [x29, #-44]
  4079a4:	ldur	w9, [x29, #-20]
  4079a8:	cmp	w8, w9
  4079ac:	b.lt	4079f0 <sqrt@plt+0x5c60>  // b.tstop
  4079b0:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  4079b4:	add	x0, x0, #0x654
  4079b8:	ldr	x1, [sp, #48]
  4079bc:	ldr	x2, [sp, #48]
  4079c0:	ldr	x3, [sp, #48]
  4079c4:	bl	408e18 <sqrt@plt+0x7088>
  4079c8:	b	4079cc <sqrt@plt+0x5c3c>
  4079cc:	sub	x0, x29, #0x28
  4079d0:	sub	x1, x29, #0x40
  4079d4:	bl	422f74 <_ZdlPvm@@Base+0x8bc>
  4079d8:	b	4079dc <sqrt@plt+0x5c4c>
  4079dc:	ldur	x1, [x29, #-8]
  4079e0:	sub	x0, x29, #0x28
  4079e4:	bl	422ec4 <_ZdlPvm@@Base+0x80c>
  4079e8:	b	4079ec <sqrt@plt+0x5c5c>
  4079ec:	b	407a98 <sqrt@plt+0x5d08>
  4079f0:	ldur	x8, [x29, #-8]
  4079f4:	add	x9, x8, #0x1
  4079f8:	stur	x9, [x29, #-8]
  4079fc:	ldrb	w1, [x8]
  407a00:	sub	x0, x29, #0x40
  407a04:	bl	407fb0 <sqrt@plt+0x6220>
  407a08:	b	407a0c <sqrt@plt+0x5c7c>
  407a0c:	sub	x0, x29, #0x40
  407a10:	mov	w8, wzr
  407a14:	mov	w1, w8
  407a18:	bl	407fb0 <sqrt@plt+0x6220>
  407a1c:	b	407a20 <sqrt@plt+0x5c90>
  407a20:	sub	x0, x29, #0x40
  407a24:	bl	408018 <sqrt@plt+0x6288>
  407a28:	str	x0, [sp, #16]
  407a2c:	b	407a30 <sqrt@plt+0x5ca0>
  407a30:	ldur	x8, [x29, #-16]
  407a34:	ldursw	x9, [x29, #-44]
  407a38:	mov	w10, w9
  407a3c:	add	w10, w10, #0x1
  407a40:	stur	w10, [x29, #-44]
  407a44:	ldr	d0, [x8, x9, lsl #3]
  407a48:	ldr	x0, [sp, #56]
  407a4c:	mov	x1, #0x400                 	// #1024
  407a50:	ldr	x2, [sp, #16]
  407a54:	bl	401be0 <snprintf@plt>
  407a58:	sub	x0, x29, #0x40
  407a5c:	bl	4235a8 <_ZdlPvm@@Base+0xef0>
  407a60:	b	407a64 <sqrt@plt+0x5cd4>
  407a64:	sub	x0, x29, #0x28
  407a68:	ldr	x1, [sp, #56]
  407a6c:	bl	422ec4 <_ZdlPvm@@Base+0x80c>
  407a70:	b	407a74 <sqrt@plt+0x5ce4>
  407a74:	b	407a94 <sqrt@plt+0x5d04>
  407a78:	ldur	x8, [x29, #-8]
  407a7c:	add	x9, x8, #0x1
  407a80:	stur	x9, [x29, #-8]
  407a84:	ldrb	w1, [x8]
  407a88:	sub	x0, x29, #0x28
  407a8c:	bl	407fb0 <sqrt@plt+0x6220>
  407a90:	b	407a94 <sqrt@plt+0x5d04>
  407a94:	b	407814 <sqrt@plt+0x5a84>
  407a98:	sub	x0, x29, #0x28
  407a9c:	mov	w8, wzr
  407aa0:	mov	w1, w8
  407aa4:	bl	407fb0 <sqrt@plt+0x6220>
  407aa8:	b	407aac <sqrt@plt+0x5d1c>
  407aac:	sub	x0, x29, #0x28
  407ab0:	bl	408018 <sqrt@plt+0x6288>
  407ab4:	str	x0, [sp, #8]
  407ab8:	b	407abc <sqrt@plt+0x5d2c>
  407abc:	ldr	x0, [sp, #8]
  407ac0:	bl	4239a0 <_ZdlPvm@@Base+0x12e8>
  407ac4:	str	x0, [sp]
  407ac8:	b	407acc <sqrt@plt+0x5d3c>
  407acc:	sub	x0, x29, #0x40
  407ad0:	bl	422a74 <_ZdlPvm@@Base+0x3bc>
  407ad4:	sub	x0, x29, #0x28
  407ad8:	bl	422a74 <_ZdlPvm@@Base+0x3bc>
  407adc:	ldr	x0, [sp]
  407ae0:	ldp	x29, x30, [sp, #144]
  407ae4:	add	sp, sp, #0xa0
  407ae8:	ret
  407aec:	sub	x0, x29, #0x28
  407af0:	bl	422a74 <_ZdlPvm@@Base+0x3bc>
  407af4:	ldr	x0, [sp, #72]
  407af8:	bl	401d10 <_Unwind_Resume@plt>
  407afc:	sub	sp, sp, #0x10
  407b00:	str	w0, [sp, #4]
  407b04:	ldr	w8, [sp, #4]
  407b08:	cmp	w8, #0xa
  407b0c:	b.lt	407b1c <sqrt@plt+0x5d8c>  // b.tstop
  407b10:	ldr	w8, [sp, #4]
  407b14:	cmp	w8, #0x14
  407b18:	b.le	407b90 <sqrt@plt+0x5e00>
  407b1c:	ldr	w8, [sp, #4]
  407b20:	mov	w9, #0xa                   	// #10
  407b24:	sdiv	w10, w8, w9
  407b28:	mul	w9, w10, w9
  407b2c:	subs	w8, w8, w9
  407b30:	cmp	w8, #0x1
  407b34:	str	w8, [sp]
  407b38:	b.eq	407b60 <sqrt@plt+0x5dd0>  // b.none
  407b3c:	b	407b40 <sqrt@plt+0x5db0>
  407b40:	ldr	w8, [sp]
  407b44:	cmp	w8, #0x2
  407b48:	b.eq	407b70 <sqrt@plt+0x5de0>  // b.none
  407b4c:	b	407b50 <sqrt@plt+0x5dc0>
  407b50:	ldr	w8, [sp]
  407b54:	cmp	w8, #0x3
  407b58:	b.eq	407b80 <sqrt@plt+0x5df0>  // b.none
  407b5c:	b	407b90 <sqrt@plt+0x5e00>
  407b60:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  407b64:	add	x8, x8, #0xfb6
  407b68:	str	x8, [sp, #8]
  407b6c:	b	407b9c <sqrt@plt+0x5e0c>
  407b70:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  407b74:	add	x8, x8, #0xf7d
  407b78:	str	x8, [sp, #8]
  407b7c:	b	407b9c <sqrt@plt+0x5e0c>
  407b80:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  407b84:	add	x8, x8, #0x5f1
  407b88:	str	x8, [sp, #8]
  407b8c:	b	407b9c <sqrt@plt+0x5e0c>
  407b90:	adrp	x8, 428000 <_ZdlPvm@@Base+0x5948>
  407b94:	add	x8, x8, #0x169
  407b98:	str	x8, [sp, #8]
  407b9c:	ldr	x0, [sp, #8]
  407ba0:	add	sp, sp, #0x10
  407ba4:	ret
  407ba8:	sub	sp, sp, #0x20
  407bac:	str	w0, [sp, #20]
  407bb0:	ldr	w8, [sp, #20]
  407bb4:	subs	w8, w8, #0x0
  407bb8:	mov	w9, w8
  407bbc:	ubfx	x9, x9, #0, #32
  407bc0:	cmp	x9, #0xb
  407bc4:	str	x9, [sp, #8]
  407bc8:	b.hi	407c84 <sqrt@plt+0x5ef4>  // b.pmore
  407bcc:	adrp	x8, 423000 <_ZdlPvm@@Base+0x948>
  407bd0:	add	x8, x8, #0xf50
  407bd4:	ldr	x11, [sp, #8]
  407bd8:	ldrsw	x10, [x8, x11, lsl #2]
  407bdc:	add	x9, x8, x10
  407be0:	br	x9
  407be4:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  407be8:	add	x8, x8, #0x5f4
  407bec:	str	x8, [sp, #24]
  407bf0:	b	407c90 <sqrt@plt+0x5f00>
  407bf4:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  407bf8:	add	x8, x8, #0x5f8
  407bfc:	str	x8, [sp, #24]
  407c00:	b	407c90 <sqrt@plt+0x5f00>
  407c04:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  407c08:	add	x8, x8, #0x5ff
  407c0c:	str	x8, [sp, #24]
  407c10:	b	407c90 <sqrt@plt+0x5f00>
  407c14:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  407c18:	add	x8, x8, #0x607
  407c1c:	str	x8, [sp, #24]
  407c20:	b	407c90 <sqrt@plt+0x5f00>
  407c24:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  407c28:	add	x8, x8, #0x60b
  407c2c:	str	x8, [sp, #24]
  407c30:	b	407c90 <sqrt@plt+0x5f00>
  407c34:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  407c38:	add	x8, x8, #0x60d
  407c3c:	str	x8, [sp, #24]
  407c40:	b	407c90 <sqrt@plt+0x5f00>
  407c44:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  407c48:	add	x8, x8, #0x612
  407c4c:	str	x8, [sp, #24]
  407c50:	b	407c90 <sqrt@plt+0x5f00>
  407c54:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  407c58:	add	x8, x8, #0x618
  407c5c:	str	x8, [sp, #24]
  407c60:	b	407c90 <sqrt@plt+0x5f00>
  407c64:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  407c68:	add	x8, x8, #0x61d
  407c6c:	str	x8, [sp, #24]
  407c70:	b	407c90 <sqrt@plt+0x5f00>
  407c74:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  407c78:	add	x8, x8, #0x620
  407c7c:	str	x8, [sp, #24]
  407c80:	b	407c90 <sqrt@plt+0x5f00>
  407c84:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  407c88:	add	x8, x8, #0x623
  407c8c:	str	x8, [sp, #24]
  407c90:	ldr	x0, [sp, #24]
  407c94:	add	sp, sp, #0x20
  407c98:	ret
  407c9c:	sub	sp, sp, #0x20
  407ca0:	str	x0, [sp, #24]
  407ca4:	str	w1, [sp, #20]
  407ca8:	str	x2, [sp, #8]
  407cac:	ldr	x8, [sp, #24]
  407cb0:	cbnz	x8, 407cc0 <sqrt@plt+0x5f30>
  407cb4:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  407cb8:	add	x8, x8, #0x672
  407cbc:	str	x8, [sp, #24]
  407cc0:	add	sp, sp, #0x20
  407cc4:	ret
  407cc8:	stp	x29, x30, [sp, #-16]!
  407ccc:	mov	x29, sp
  407cd0:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  407cd4:	add	x8, x8, #0xbe4
  407cd8:	fmov	d0, xzr
  407cdc:	adrp	x9, 43f000 <_Znam@GLIBCXX_3.4>
  407ce0:	add	x9, x9, #0xbe8
  407ce4:	str	wzr, [x8]
  407ce8:	str	d0, [x9]
  407cec:	str	d0, [x9, #8]
  407cf0:	bl	407cfc <sqrt@plt+0x5f6c>
  407cf4:	ldp	x29, x30, [sp], #16
  407cf8:	ret
  407cfc:	sub	sp, sp, #0x20
  407d00:	stp	x29, x30, [sp, #16]
  407d04:	add	x29, sp, #0x10
  407d08:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  407d0c:	add	x8, x8, #0x258
  407d10:	stur	wzr, [x29, #-4]
  407d14:	str	x8, [sp]
  407d18:	ldur	w8, [x29, #-4]
  407d1c:	mov	w9, w8
  407d20:	cmp	x9, #0x16
  407d24:	b.cs	407d8c <sqrt@plt+0x5ffc>  // b.hs, b.nlast
  407d28:	ldur	w8, [x29, #-4]
  407d2c:	mov	w9, w8
  407d30:	mov	x10, #0x18                  	// #24
  407d34:	mul	x9, x10, x9
  407d38:	ldr	x10, [sp]
  407d3c:	add	x9, x10, x9
  407d40:	ldr	w8, [x9, #16]
  407d44:	cbnz	w8, 407d7c <sqrt@plt+0x5fec>
  407d48:	ldur	w8, [x29, #-4]
  407d4c:	mov	w9, w8
  407d50:	mov	x10, #0x18                  	// #24
  407d54:	mul	x9, x10, x9
  407d58:	ldr	x11, [sp]
  407d5c:	add	x9, x11, x9
  407d60:	ldr	x0, [x9]
  407d64:	ldur	w8, [x29, #-4]
  407d68:	mov	w9, w8
  407d6c:	mul	x9, x10, x9
  407d70:	add	x9, x11, x9
  407d74:	ldr	d0, [x9, #8]
  407d78:	bl	4073d0 <sqrt@plt+0x5640>
  407d7c:	ldur	w8, [x29, #-4]
  407d80:	add	w8, w8, #0x1
  407d84:	stur	w8, [x29, #-4]
  407d88:	b	407d18 <sqrt@plt+0x5f88>
  407d8c:	ldp	x29, x30, [sp, #16]
  407d90:	add	sp, sp, #0x20
  407d94:	ret
  407d98:	sub	sp, sp, #0x90
  407d9c:	stp	x29, x30, [sp, #128]
  407da0:	add	x29, sp, #0x80
  407da4:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  407da8:	add	x8, x8, #0xc08
  407dac:	adrp	x9, 43f000 <_Znam@GLIBCXX_3.4>
  407db0:	add	x9, x9, #0x250
  407db4:	adrp	x10, 43f000 <_Znam@GLIBCXX_3.4>
  407db8:	add	x10, x10, #0xc10
  407dbc:	adrp	x11, 43f000 <_Znam@GLIBCXX_3.4>
  407dc0:	add	x11, x11, #0xbe8
  407dc4:	str	x8, [sp, #56]
  407dc8:	str	x9, [sp, #48]
  407dcc:	str	x10, [sp, #40]
  407dd0:	str	x11, [sp, #32]
  407dd4:	ldr	x8, [sp, #56]
  407dd8:	ldr	x9, [x8]
  407ddc:	cbz	x9, 407e48 <sqrt@plt+0x60b8>
  407de0:	ldr	x8, [sp, #48]
  407de4:	ldr	x9, [x8]
  407de8:	str	x9, [sp, #24]
  407dec:	cbz	x9, 407e08 <sqrt@plt+0x6078>
  407df0:	ldr	x0, [sp, #24]
  407df4:	adrp	x8, 402000 <sqrt@plt+0x270>
  407df8:	add	x8, x8, #0x57c
  407dfc:	blr	x8
  407e00:	ldr	x0, [sp, #24]
  407e04:	bl	42268c <_ZdlPv@@Base>
  407e08:	ldr	x8, [sp, #56]
  407e0c:	ldr	x9, [x8]
  407e10:	ldr	x9, [x9, #32]
  407e14:	ldr	x10, [sp, #48]
  407e18:	str	x9, [x10]
  407e1c:	ldr	x9, [x8]
  407e20:	stur	x9, [x29, #-8]
  407e24:	ldr	x9, [x8]
  407e28:	ldr	x9, [x9, #24]
  407e2c:	str	x9, [x8]
  407e30:	ldur	x9, [x29, #-8]
  407e34:	str	x9, [sp, #16]
  407e38:	cbz	x9, 407e44 <sqrt@plt+0x60b4>
  407e3c:	ldr	x0, [sp, #16]
  407e40:	bl	42268c <_ZdlPv@@Base>
  407e44:	b	407dd4 <sqrt@plt+0x6044>
  407e48:	ldr	x8, [sp, #48]
  407e4c:	ldr	x9, [x8]
  407e50:	adrp	x10, 43f000 <_Znam@GLIBCXX_3.4>
  407e54:	add	x10, x10, #0xbf8
  407e58:	cmp	x9, x10
  407e5c:	cset	w11, eq  // eq = none
  407e60:	and	w0, w11, #0x1
  407e64:	mov	w1, #0x717                 	// #1815
  407e68:	adrp	x2, 427000 <_ZdlPvm@@Base+0x4948>
  407e6c:	add	x2, x2, #0x2c4
  407e70:	bl	407f78 <sqrt@plt+0x61e8>
  407e74:	ldr	x8, [sp, #48]
  407e78:	ldr	x1, [x8]
  407e7c:	sub	x0, x29, #0x18
  407e80:	adrp	x9, 402000 <sqrt@plt+0x270>
  407e84:	add	x9, x9, #0xd58
  407e88:	blr	x9
  407e8c:	sub	x0, x29, #0x18
  407e90:	sub	x1, x29, #0x20
  407e94:	sub	x2, x29, #0x28
  407e98:	bl	402d7c <sqrt@plt+0xfec>
  407e9c:	cbz	w0, 407ef4 <sqrt@plt+0x6164>
  407ea0:	ldur	x8, [x29, #-40]
  407ea4:	ldr	x8, [x8]
  407ea8:	cbz	x8, 407ef0 <sqrt@plt+0x6160>
  407eac:	ldur	x8, [x29, #-40]
  407eb0:	ldr	x8, [x8]
  407eb4:	ldr	x9, [x8]
  407eb8:	ldr	x9, [x9, #16]
  407ebc:	mov	x0, x8
  407ec0:	blr	x9
  407ec4:	stur	d0, [x29, #-56]
  407ec8:	stur	d1, [x29, #-48]
  407ecc:	ldur	x8, [x29, #-40]
  407ed0:	mov	x9, xzr
  407ed4:	str	x9, [x8]
  407ed8:	ldur	x8, [x29, #-56]
  407edc:	ldur	x9, [x29, #-40]
  407ee0:	str	x8, [x9, #8]
  407ee4:	ldur	x8, [x29, #-48]
  407ee8:	ldur	x9, [x29, #-40]
  407eec:	str	x8, [x9, #16]
  407ef0:	b	407e8c <sqrt@plt+0x60fc>
  407ef4:	ldr	x8, [sp, #40]
  407ef8:	ldr	x9, [x8]
  407efc:	cbz	x9, 407f3c <sqrt@plt+0x61ac>
  407f00:	ldr	x8, [sp, #40]
  407f04:	ldr	x9, [x8]
  407f08:	str	x9, [sp, #64]
  407f0c:	ldr	x9, [x8]
  407f10:	ldr	x9, [x9, #16]
  407f14:	str	x9, [x8]
  407f18:	ldr	x9, [sp, #64]
  407f1c:	str	x9, [sp, #8]
  407f20:	cbz	x9, 407f38 <sqrt@plt+0x61a8>
  407f24:	ldr	x8, [sp, #8]
  407f28:	ldr	x9, [x8]
  407f2c:	ldr	x9, [x9, #8]
  407f30:	mov	x0, x8
  407f34:	blr	x9
  407f38:	b	407ef4 <sqrt@plt+0x6164>
  407f3c:	mov	x8, xzr
  407f40:	ldr	x9, [sp, #40]
  407f44:	str	x8, [x9, #8]
  407f48:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  407f4c:	add	x8, x8, #0xbe4
  407f50:	str	wzr, [x8]
  407f54:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  407f58:	add	x8, x8, #0xbe8
  407f5c:	fmov	d0, xzr
  407f60:	str	d0, [x8]
  407f64:	ldr	x8, [sp, #32]
  407f68:	str	d0, [x8, #8]
  407f6c:	ldp	x29, x30, [sp, #128]
  407f70:	add	sp, sp, #0x90
  407f74:	ret
  407f78:	sub	sp, sp, #0x20
  407f7c:	stp	x29, x30, [sp, #16]
  407f80:	add	x29, sp, #0x10
  407f84:	stur	w0, [x29, #-4]
  407f88:	str	w1, [sp, #8]
  407f8c:	str	x2, [sp]
  407f90:	ldur	w8, [x29, #-4]
  407f94:	cbnz	w8, 407fa4 <sqrt@plt+0x6214>
  407f98:	ldr	w0, [sp, #8]
  407f9c:	ldr	x1, [sp]
  407fa0:	bl	41fc08 <sqrt@plt+0x1de78>
  407fa4:	ldp	x29, x30, [sp, #16]
  407fa8:	add	sp, sp, #0x20
  407fac:	ret
  407fb0:	sub	sp, sp, #0x30
  407fb4:	stp	x29, x30, [sp, #32]
  407fb8:	add	x29, sp, #0x20
  407fbc:	stur	x0, [x29, #-8]
  407fc0:	sturb	w1, [x29, #-9]
  407fc4:	ldur	x8, [x29, #-8]
  407fc8:	ldr	w9, [x8, #8]
  407fcc:	ldr	w10, [x8, #12]
  407fd0:	cmp	w9, w10
  407fd4:	str	x8, [sp, #8]
  407fd8:	b.lt	407fe4 <sqrt@plt+0x6254>  // b.tstop
  407fdc:	ldr	x0, [sp, #8]
  407fe0:	bl	422d8c <_ZdlPvm@@Base+0x6d4>
  407fe4:	ldurb	w8, [x29, #-9]
  407fe8:	ldr	x9, [sp, #8]
  407fec:	ldr	x10, [x9]
  407ff0:	ldrsw	x11, [x9, #8]
  407ff4:	mov	w12, w11
  407ff8:	add	w12, w12, #0x1
  407ffc:	str	w12, [x9, #8]
  408000:	add	x10, x10, x11
  408004:	strb	w8, [x10]
  408008:	mov	x0, x9
  40800c:	ldp	x29, x30, [sp, #32]
  408010:	add	sp, sp, #0x30
  408014:	ret
  408018:	sub	sp, sp, #0x10
  40801c:	str	x0, [sp, #8]
  408020:	ldr	x8, [sp, #8]
  408024:	ldr	x0, [x8]
  408028:	add	sp, sp, #0x10
  40802c:	ret
  408030:	sub	sp, sp, #0x10
  408034:	mov	x8, xzr
  408038:	str	x0, [sp, #8]
  40803c:	ldr	x9, [sp, #8]
  408040:	str	x8, [x9]
  408044:	str	x8, [x9, #8]
  408048:	add	sp, sp, #0x10
  40804c:	ret
  408050:	sub	sp, sp, #0x50
  408054:	stp	x29, x30, [sp, #64]
  408058:	add	x29, sp, #0x40
  40805c:	mov	w8, #0x11                  	// #17
  408060:	mov	x9, #0x110                 	// #272
  408064:	stur	x0, [x29, #-8]
  408068:	ldur	x10, [x29, #-8]
  40806c:	str	w8, [x10, #8]
  408070:	mov	x0, x9
  408074:	str	x10, [sp, #32]
  408078:	bl	401920 <_Znam@plt>
  40807c:	add	x9, x0, #0x110
  408080:	mov	x10, x0
  408084:	str	x0, [sp, #24]
  408088:	str	x9, [sp, #16]
  40808c:	str	x10, [sp, #8]
  408090:	ldr	x8, [sp, #8]
  408094:	mov	x0, x8
  408098:	adrp	x9, 408000 <sqrt@plt+0x6270>
  40809c:	add	x9, x9, #0x30
  4080a0:	str	x8, [sp]
  4080a4:	blr	x9
  4080a8:	b	4080ac <sqrt@plt+0x631c>
  4080ac:	ldr	x8, [sp]
  4080b0:	add	x9, x8, #0x10
  4080b4:	ldr	x10, [sp, #16]
  4080b8:	cmp	x9, x10
  4080bc:	str	x9, [sp, #8]
  4080c0:	b.ne	408090 <sqrt@plt+0x6300>  // b.any
  4080c4:	ldr	x8, [sp, #24]
  4080c8:	ldr	x9, [sp, #32]
  4080cc:	str	x8, [x9]
  4080d0:	str	wzr, [x9, #12]
  4080d4:	ldp	x29, x30, [sp, #64]
  4080d8:	add	sp, sp, #0x50
  4080dc:	ret
  4080e0:	stur	x0, [x29, #-16]
  4080e4:	stur	w1, [x29, #-20]
  4080e8:	ldr	x0, [sp, #24]
  4080ec:	bl	401c10 <_ZdaPv@plt>
  4080f0:	ldur	x0, [x29, #-16]
  4080f4:	bl	401d10 <_Unwind_Resume@plt>
  4080f8:	sub	sp, sp, #0x30
  4080fc:	stp	x29, x30, [sp, #32]
  408100:	add	x29, sp, #0x20
  408104:	stur	x0, [x29, #-8]
  408108:	ldur	x8, [x29, #-8]
  40810c:	stur	wzr, [x29, #-12]
  408110:	str	x8, [sp, #8]
  408114:	ldur	w8, [x29, #-12]
  408118:	ldr	x9, [sp, #8]
  40811c:	ldr	w10, [x9, #8]
  408120:	cmp	w8, w10
  408124:	b.cs	40815c <sqrt@plt+0x63cc>  // b.hs, b.nlast
  408128:	ldr	x8, [sp, #8]
  40812c:	ldr	x9, [x8]
  408130:	ldur	w10, [x29, #-12]
  408134:	mov	w11, w10
  408138:	mov	x12, #0x10                  	// #16
  40813c:	mul	x11, x12, x11
  408140:	add	x9, x9, x11
  408144:	ldr	x0, [x9]
  408148:	bl	401a30 <free@plt>
  40814c:	ldur	w8, [x29, #-12]
  408150:	add	w8, w8, #0x1
  408154:	stur	w8, [x29, #-12]
  408158:	b	408114 <sqrt@plt+0x6384>
  40815c:	ldr	x8, [sp, #8]
  408160:	ldr	x9, [x8]
  408164:	str	x9, [sp]
  408168:	cbz	x9, 408174 <sqrt@plt+0x63e4>
  40816c:	ldr	x0, [sp]
  408170:	bl	401c10 <_ZdaPv@plt>
  408174:	ldp	x29, x30, [sp, #32]
  408178:	add	sp, sp, #0x30
  40817c:	ret
  408180:	sub	sp, sp, #0xc0
  408184:	stp	x29, x30, [sp, #176]
  408188:	add	x29, sp, #0xb0
  40818c:	mov	w8, #0x1a                  	// #26
  408190:	adrp	x9, 427000 <_ZdlPvm@@Base+0x4948>
  408194:	add	x9, x9, #0xe80
  408198:	stur	x0, [x29, #-16]
  40819c:	stur	x1, [x29, #-24]
  4081a0:	stur	x2, [x29, #-32]
  4081a4:	ldur	x10, [x29, #-16]
  4081a8:	ldur	x11, [x29, #-24]
  4081ac:	cmp	x11, #0x0
  4081b0:	cset	w12, ne  // ne = any
  4081b4:	and	w0, w12, #0x1
  4081b8:	mov	w1, w8
  4081bc:	mov	x2, x9
  4081c0:	str	x10, [sp, #72]
  4081c4:	bl	407f78 <sqrt@plt+0x61e8>
  4081c8:	ldur	x0, [x29, #-24]
  4081cc:	bl	4226e8 <_ZdlPvm@@Base+0x30>
  4081d0:	stur	x0, [x29, #-40]
  4081d4:	ldur	x9, [x29, #-40]
  4081d8:	ldr	x10, [sp, #72]
  4081dc:	ldr	w8, [x10, #8]
  4081e0:	mov	w11, w8
  4081e4:	udiv	x13, x9, x11
  4081e8:	mul	x11, x13, x11
  4081ec:	subs	x9, x9, x11
  4081f0:	stur	w9, [x29, #-44]
  4081f4:	ldr	x8, [sp, #72]
  4081f8:	ldr	x9, [x8]
  4081fc:	ldur	w10, [x29, #-44]
  408200:	mov	w11, w10
  408204:	mov	x12, #0x10                  	// #16
  408208:	mul	x11, x12, x11
  40820c:	add	x9, x9, x11
  408210:	ldr	x9, [x9]
  408214:	cbz	x9, 4082bc <sqrt@plt+0x652c>
  408218:	ldr	x8, [sp, #72]
  40821c:	ldr	x9, [x8]
  408220:	ldur	w10, [x29, #-44]
  408224:	mov	w11, w10
  408228:	mov	x12, #0x10                  	// #16
  40822c:	mul	x11, x12, x11
  408230:	add	x9, x9, x11
  408234:	ldr	x0, [x9]
  408238:	ldur	x1, [x29, #-24]
  40823c:	bl	401c60 <strcmp@plt>
  408240:	cbnz	w0, 408288 <sqrt@plt+0x64f8>
  408244:	ldur	x8, [x29, #-32]
  408248:	ldr	x9, [sp, #72]
  40824c:	ldr	x10, [x9]
  408250:	ldur	w11, [x29, #-44]
  408254:	mov	w12, w11
  408258:	mov	x13, #0x10                  	// #16
  40825c:	mul	x12, x13, x12
  408260:	add	x10, x10, x12
  408264:	str	x8, [x10, #8]
  408268:	ldr	x8, [x9]
  40826c:	ldur	w11, [x29, #-44]
  408270:	mov	w10, w11
  408274:	mul	x10, x13, x10
  408278:	add	x8, x8, x10
  40827c:	ldr	x8, [x8]
  408280:	stur	x8, [x29, #-8]
  408284:	b	408640 <sqrt@plt+0x68b0>
  408288:	ldur	w8, [x29, #-44]
  40828c:	cbnz	w8, 4082a4 <sqrt@plt+0x6514>
  408290:	ldr	x8, [sp, #72]
  408294:	ldr	w9, [x8, #8]
  408298:	subs	w9, w9, #0x1
  40829c:	str	w9, [sp, #68]
  4082a0:	b	4082b0 <sqrt@plt+0x6520>
  4082a4:	ldur	w8, [x29, #-44]
  4082a8:	subs	w8, w8, #0x1
  4082ac:	str	w8, [sp, #68]
  4082b0:	ldr	w8, [sp, #68]
  4082b4:	stur	w8, [x29, #-44]
  4082b8:	b	4081f4 <sqrt@plt+0x6464>
  4082bc:	ldur	x8, [x29, #-32]
  4082c0:	cbnz	x8, 4082d0 <sqrt@plt+0x6540>
  4082c4:	mov	x8, xzr
  4082c8:	stur	x8, [x29, #-8]
  4082cc:	b	408640 <sqrt@plt+0x68b0>
  4082d0:	ldr	x8, [sp, #72]
  4082d4:	ldr	w9, [x8, #12]
  4082d8:	mov	w10, #0x4                   	// #4
  4082dc:	mul	w9, w9, w10
  4082e0:	ldr	w10, [x8, #8]
  4082e4:	mov	w11, #0x1                   	// #1
  4082e8:	mul	w10, w10, w11
  4082ec:	cmp	w9, w10
  4082f0:	b.cc	4085cc <sqrt@plt+0x683c>  // b.lo, b.ul, b.last
  4082f4:	ldr	x8, [sp, #72]
  4082f8:	ldr	x9, [x8]
  4082fc:	stur	x9, [x29, #-56]
  408300:	ldr	w10, [x8, #8]
  408304:	stur	w10, [x29, #-60]
  408308:	ldr	w0, [x8, #8]
  40830c:	bl	422798 <_ZdlPvm@@Base+0xe0>
  408310:	ldr	x8, [sp, #72]
  408314:	str	w0, [x8, #8]
  408318:	ldr	w10, [x8, #8]
  40831c:	mov	w9, w10
  408320:	mov	x11, #0x10                  	// #16
  408324:	mul	x12, x9, x11
  408328:	umulh	x11, x9, x11
  40832c:	mov	x13, #0xffffffffffffffff    	// #-1
  408330:	cmp	x11, #0x0
  408334:	csel	x0, x13, x12, ne  // ne = any
  408338:	str	x9, [sp, #56]
  40833c:	bl	401920 <_Znam@plt>
  408340:	ldr	x8, [sp, #56]
  408344:	str	x0, [sp, #48]
  408348:	cbz	x8, 40839c <sqrt@plt+0x660c>
  40834c:	mov	x8, #0x10                  	// #16
  408350:	ldr	x9, [sp, #56]
  408354:	mul	x8, x8, x9
  408358:	ldr	x10, [sp, #48]
  40835c:	add	x8, x10, x8
  408360:	str	x8, [sp, #40]
  408364:	str	x10, [sp, #32]
  408368:	ldr	x8, [sp, #32]
  40836c:	mov	x0, x8
  408370:	adrp	x9, 408000 <sqrt@plt+0x6270>
  408374:	add	x9, x9, #0x30
  408378:	str	x8, [sp, #24]
  40837c:	blr	x9
  408380:	b	408384 <sqrt@plt+0x65f4>
  408384:	ldr	x8, [sp, #24]
  408388:	add	x9, x8, #0x10
  40838c:	ldr	x10, [sp, #40]
  408390:	cmp	x9, x10
  408394:	str	x9, [sp, #32]
  408398:	b.ne	408368 <sqrt@plt+0x65d8>  // b.any
  40839c:	ldr	x8, [sp, #48]
  4083a0:	ldr	x9, [sp, #72]
  4083a4:	str	x8, [x9]
  4083a8:	stur	wzr, [x29, #-80]
  4083ac:	ldur	w8, [x29, #-80]
  4083b0:	ldur	w9, [x29, #-60]
  4083b4:	cmp	w8, w9
  4083b8:	b.cs	408540 <sqrt@plt+0x67b0>  // b.hs, b.nlast
  4083bc:	ldur	x8, [x29, #-56]
  4083c0:	ldur	w9, [x29, #-80]
  4083c4:	mov	w10, w9
  4083c8:	mov	x11, #0x10                  	// #16
  4083cc:	mul	x10, x11, x10
  4083d0:	add	x8, x8, x10
  4083d4:	ldr	x8, [x8]
  4083d8:	cbz	x8, 408530 <sqrt@plt+0x67a0>
  4083dc:	ldur	x8, [x29, #-56]
  4083e0:	ldur	w9, [x29, #-80]
  4083e4:	mov	w10, w9
  4083e8:	mov	x11, #0x10                  	// #16
  4083ec:	mul	x10, x11, x10
  4083f0:	add	x8, x8, x10
  4083f4:	ldr	x8, [x8, #8]
  4083f8:	cbnz	x8, 408434 <sqrt@plt+0x66a4>
  4083fc:	ldur	x8, [x29, #-56]
  408400:	ldur	w9, [x29, #-80]
  408404:	mov	w10, w9
  408408:	mov	x11, #0x10                  	// #16
  40840c:	mul	x10, x11, x10
  408410:	add	x8, x8, x10
  408414:	ldr	x0, [x8]
  408418:	bl	401a30 <free@plt>
  40841c:	b	408530 <sqrt@plt+0x67a0>
  408420:	stur	x0, [x29, #-72]
  408424:	stur	w1, [x29, #-76]
  408428:	ldr	x0, [sp, #48]
  40842c:	bl	401c10 <_ZdaPv@plt>
  408430:	b	408650 <sqrt@plt+0x68c0>
  408434:	ldur	x8, [x29, #-56]
  408438:	ldur	w9, [x29, #-80]
  40843c:	mov	w10, w9
  408440:	mov	x11, #0x10                  	// #16
  408444:	mul	x10, x11, x10
  408448:	add	x8, x8, x10
  40844c:	ldr	x0, [x8]
  408450:	bl	4226e8 <_ZdlPvm@@Base+0x30>
  408454:	ldr	x8, [sp, #72]
  408458:	ldr	w9, [x8, #8]
  40845c:	mov	w10, w9
  408460:	udiv	x11, x0, x10
  408464:	mul	x10, x11, x10
  408468:	subs	x10, x0, x10
  40846c:	stur	w10, [x29, #-84]
  408470:	ldr	x8, [sp, #72]
  408474:	ldr	x9, [x8]
  408478:	ldur	w10, [x29, #-84]
  40847c:	mov	w11, w10
  408480:	mov	x12, #0x10                  	// #16
  408484:	mul	x11, x12, x11
  408488:	add	x9, x9, x11
  40848c:	ldr	x9, [x9]
  408490:	cbz	x9, 4084c8 <sqrt@plt+0x6738>
  408494:	ldur	w8, [x29, #-84]
  408498:	cbnz	w8, 4084b0 <sqrt@plt+0x6720>
  40849c:	ldr	x8, [sp, #72]
  4084a0:	ldr	w9, [x8, #8]
  4084a4:	subs	w9, w9, #0x1
  4084a8:	str	w9, [sp, #20]
  4084ac:	b	4084bc <sqrt@plt+0x672c>
  4084b0:	ldur	w8, [x29, #-84]
  4084b4:	subs	w8, w8, #0x1
  4084b8:	str	w8, [sp, #20]
  4084bc:	ldr	w8, [sp, #20]
  4084c0:	stur	w8, [x29, #-84]
  4084c4:	b	408470 <sqrt@plt+0x66e0>
  4084c8:	ldur	x8, [x29, #-56]
  4084cc:	ldur	w9, [x29, #-80]
  4084d0:	mov	w10, w9
  4084d4:	mov	x11, #0x10                  	// #16
  4084d8:	mul	x10, x11, x10
  4084dc:	add	x8, x8, x10
  4084e0:	ldr	x8, [x8]
  4084e4:	ldr	x10, [sp, #72]
  4084e8:	ldr	x12, [x10]
  4084ec:	ldur	w9, [x29, #-84]
  4084f0:	mov	w13, w9
  4084f4:	mul	x13, x11, x13
  4084f8:	add	x12, x12, x13
  4084fc:	str	x8, [x12]
  408500:	ldur	x8, [x29, #-56]
  408504:	ldur	w9, [x29, #-80]
  408508:	mov	w12, w9
  40850c:	mul	x12, x11, x12
  408510:	add	x8, x8, x12
  408514:	ldr	x8, [x8, #8]
  408518:	ldr	x12, [x10]
  40851c:	ldur	w9, [x29, #-84]
  408520:	mov	w13, w9
  408524:	mul	x11, x11, x13
  408528:	add	x11, x12, x11
  40852c:	str	x8, [x11, #8]
  408530:	ldur	w8, [x29, #-80]
  408534:	add	w8, w8, #0x1
  408538:	stur	w8, [x29, #-80]
  40853c:	b	4083ac <sqrt@plt+0x661c>
  408540:	ldur	x8, [x29, #-40]
  408544:	ldr	x9, [sp, #72]
  408548:	ldr	w10, [x9, #8]
  40854c:	mov	w11, w10
  408550:	udiv	x12, x8, x11
  408554:	mul	x11, x12, x11
  408558:	subs	x8, x8, x11
  40855c:	stur	w8, [x29, #-44]
  408560:	ldr	x8, [sp, #72]
  408564:	ldr	x9, [x8]
  408568:	ldur	w10, [x29, #-44]
  40856c:	mov	w11, w10
  408570:	mov	x12, #0x10                  	// #16
  408574:	mul	x11, x12, x11
  408578:	add	x9, x9, x11
  40857c:	ldr	x9, [x9]
  408580:	cbz	x9, 4085b8 <sqrt@plt+0x6828>
  408584:	ldur	w8, [x29, #-44]
  408588:	cbnz	w8, 4085a0 <sqrt@plt+0x6810>
  40858c:	ldr	x8, [sp, #72]
  408590:	ldr	w9, [x8, #8]
  408594:	subs	w9, w9, #0x1
  408598:	str	w9, [sp, #16]
  40859c:	b	4085ac <sqrt@plt+0x681c>
  4085a0:	ldur	w8, [x29, #-44]
  4085a4:	subs	w8, w8, #0x1
  4085a8:	str	w8, [sp, #16]
  4085ac:	ldr	w8, [sp, #16]
  4085b0:	stur	w8, [x29, #-44]
  4085b4:	b	408560 <sqrt@plt+0x67d0>
  4085b8:	ldur	x8, [x29, #-56]
  4085bc:	str	x8, [sp, #8]
  4085c0:	cbz	x8, 4085cc <sqrt@plt+0x683c>
  4085c4:	ldr	x0, [sp, #8]
  4085c8:	bl	401c10 <_ZdaPv@plt>
  4085cc:	ldur	x0, [x29, #-24]
  4085d0:	bl	4019a0 <strlen@plt>
  4085d4:	add	x0, x0, #0x1
  4085d8:	bl	401c90 <malloc@plt>
  4085dc:	str	x0, [sp, #80]
  4085e0:	ldr	x0, [sp, #80]
  4085e4:	ldur	x1, [x29, #-24]
  4085e8:	bl	401ad0 <strcpy@plt>
  4085ec:	ldr	x8, [sp, #80]
  4085f0:	ldr	x9, [sp, #72]
  4085f4:	ldr	x10, [x9]
  4085f8:	ldur	w11, [x29, #-44]
  4085fc:	mov	w12, w11
  408600:	mov	x13, #0x10                  	// #16
  408604:	mul	x12, x13, x12
  408608:	add	x10, x10, x12
  40860c:	str	x8, [x10]
  408610:	ldur	x8, [x29, #-32]
  408614:	ldr	x10, [x9]
  408618:	ldur	w11, [x29, #-44]
  40861c:	mov	w12, w11
  408620:	mul	x12, x13, x12
  408624:	add	x10, x10, x12
  408628:	str	x8, [x10, #8]
  40862c:	ldr	w11, [x9, #12]
  408630:	add	w11, w11, #0x1
  408634:	str	w11, [x9, #12]
  408638:	ldr	x8, [sp, #80]
  40863c:	stur	x8, [x29, #-8]
  408640:	ldur	x0, [x29, #-8]
  408644:	ldp	x29, x30, [sp, #176]
  408648:	add	sp, sp, #0xc0
  40864c:	ret
  408650:	ldur	x0, [x29, #-72]
  408654:	bl	401d10 <_Unwind_Resume@plt>
  408658:	sub	sp, sp, #0x40
  40865c:	stp	x29, x30, [sp, #48]
  408660:	add	x29, sp, #0x30
  408664:	mov	w8, #0x1a                  	// #26
  408668:	adrp	x2, 427000 <_ZdlPvm@@Base+0x4948>
  40866c:	add	x2, x2, #0xe80
  408670:	stur	x0, [x29, #-16]
  408674:	str	x1, [sp, #24]
  408678:	ldur	x9, [x29, #-16]
  40867c:	ldr	x10, [sp, #24]
  408680:	cmp	x10, #0x0
  408684:	cset	w11, ne  // ne = any
  408688:	and	w0, w11, #0x1
  40868c:	mov	w1, w8
  408690:	str	x9, [sp, #8]
  408694:	bl	407f78 <sqrt@plt+0x61e8>
  408698:	ldr	x0, [sp, #24]
  40869c:	bl	4226e8 <_ZdlPvm@@Base+0x30>
  4086a0:	ldr	x9, [sp, #8]
  4086a4:	ldr	w8, [x9, #8]
  4086a8:	mov	w10, w8
  4086ac:	udiv	x12, x0, x10
  4086b0:	mul	x10, x12, x10
  4086b4:	subs	x10, x0, x10
  4086b8:	str	w10, [sp, #20]
  4086bc:	ldr	x8, [sp, #8]
  4086c0:	ldr	x9, [x8]
  4086c4:	ldr	w10, [sp, #20]
  4086c8:	mov	w11, w10
  4086cc:	mov	x12, #0x10                  	// #16
  4086d0:	mul	x11, x12, x11
  4086d4:	add	x9, x9, x11
  4086d8:	ldr	x9, [x9]
  4086dc:	cbz	x9, 408768 <sqrt@plt+0x69d8>
  4086e0:	ldr	x8, [sp, #8]
  4086e4:	ldr	x9, [x8]
  4086e8:	ldr	w10, [sp, #20]
  4086ec:	mov	w11, w10
  4086f0:	mov	x12, #0x10                  	// #16
  4086f4:	mul	x11, x12, x11
  4086f8:	add	x9, x9, x11
  4086fc:	ldr	x0, [x9]
  408700:	ldr	x1, [sp, #24]
  408704:	bl	401c60 <strcmp@plt>
  408708:	cbnz	w0, 408734 <sqrt@plt+0x69a4>
  40870c:	ldr	x8, [sp, #8]
  408710:	ldr	x9, [x8]
  408714:	ldr	w10, [sp, #20]
  408718:	mov	w11, w10
  40871c:	mov	x12, #0x10                  	// #16
  408720:	mul	x11, x12, x11
  408724:	add	x9, x9, x11
  408728:	ldr	x9, [x9, #8]
  40872c:	stur	x9, [x29, #-8]
  408730:	b	408770 <sqrt@plt+0x69e0>
  408734:	ldr	w8, [sp, #20]
  408738:	cbnz	w8, 408750 <sqrt@plt+0x69c0>
  40873c:	ldr	x8, [sp, #8]
  408740:	ldr	w9, [x8, #8]
  408744:	subs	w9, w9, #0x1
  408748:	str	w9, [sp, #4]
  40874c:	b	40875c <sqrt@plt+0x69cc>
  408750:	ldr	w8, [sp, #20]
  408754:	subs	w8, w8, #0x1
  408758:	str	w8, [sp, #4]
  40875c:	ldr	w8, [sp, #4]
  408760:	str	w8, [sp, #20]
  408764:	b	4086bc <sqrt@plt+0x692c>
  408768:	mov	x8, xzr
  40876c:	stur	x8, [x29, #-8]
  408770:	ldur	x0, [x29, #-8]
  408774:	ldp	x29, x30, [sp, #48]
  408778:	add	sp, sp, #0x40
  40877c:	ret
  408780:	sub	sp, sp, #0x50
  408784:	stp	x29, x30, [sp, #64]
  408788:	add	x29, sp, #0x40
  40878c:	mov	w8, #0x1a                  	// #26
  408790:	adrp	x2, 427000 <_ZdlPvm@@Base+0x4948>
  408794:	add	x2, x2, #0xe80
  408798:	stur	x0, [x29, #-16]
  40879c:	stur	x1, [x29, #-24]
  4087a0:	ldur	x9, [x29, #-16]
  4087a4:	ldur	x10, [x29, #-24]
  4087a8:	ldr	x10, [x10]
  4087ac:	str	x10, [sp, #32]
  4087b0:	ldr	x10, [sp, #32]
  4087b4:	cmp	x10, #0x0
  4087b8:	cset	w11, ne  // ne = any
  4087bc:	and	w0, w11, #0x1
  4087c0:	mov	w1, w8
  4087c4:	str	x9, [sp, #16]
  4087c8:	bl	407f78 <sqrt@plt+0x61e8>
  4087cc:	ldr	x0, [sp, #32]
  4087d0:	bl	4226e8 <_ZdlPvm@@Base+0x30>
  4087d4:	ldr	x9, [sp, #16]
  4087d8:	ldr	w8, [x9, #8]
  4087dc:	mov	w10, w8
  4087e0:	udiv	x12, x0, x10
  4087e4:	mul	x10, x12, x10
  4087e8:	subs	x10, x0, x10
  4087ec:	str	w10, [sp, #28]
  4087f0:	ldr	x8, [sp, #16]
  4087f4:	ldr	x9, [x8]
  4087f8:	ldr	w10, [sp, #28]
  4087fc:	mov	w11, w10
  408800:	mov	x12, #0x10                  	// #16
  408804:	mul	x11, x12, x11
  408808:	add	x9, x9, x11
  40880c:	ldr	x9, [x9]
  408810:	cbz	x9, 4088bc <sqrt@plt+0x6b2c>
  408814:	ldr	x8, [sp, #16]
  408818:	ldr	x9, [x8]
  40881c:	ldr	w10, [sp, #28]
  408820:	mov	w11, w10
  408824:	mov	x12, #0x10                  	// #16
  408828:	mul	x11, x12, x11
  40882c:	add	x9, x9, x11
  408830:	ldr	x0, [x9]
  408834:	ldr	x1, [sp, #32]
  408838:	bl	401c60 <strcmp@plt>
  40883c:	cbnz	w0, 408888 <sqrt@plt+0x6af8>
  408840:	ldr	x8, [sp, #16]
  408844:	ldr	x9, [x8]
  408848:	ldr	w10, [sp, #28]
  40884c:	mov	w11, w10
  408850:	mov	x12, #0x10                  	// #16
  408854:	mul	x11, x12, x11
  408858:	add	x9, x9, x11
  40885c:	ldr	x9, [x9]
  408860:	ldur	x11, [x29, #-24]
  408864:	str	x9, [x11]
  408868:	ldr	x9, [x8]
  40886c:	ldr	w10, [sp, #28]
  408870:	mov	w11, w10
  408874:	mul	x11, x12, x11
  408878:	add	x9, x9, x11
  40887c:	ldr	x9, [x9, #8]
  408880:	stur	x9, [x29, #-8]
  408884:	b	4088c4 <sqrt@plt+0x6b34>
  408888:	ldr	w8, [sp, #28]
  40888c:	cbnz	w8, 4088a4 <sqrt@plt+0x6b14>
  408890:	ldr	x8, [sp, #16]
  408894:	ldr	w9, [x8, #8]
  408898:	subs	w9, w9, #0x1
  40889c:	str	w9, [sp, #12]
  4088a0:	b	4088b0 <sqrt@plt+0x6b20>
  4088a4:	ldr	w8, [sp, #28]
  4088a8:	subs	w8, w8, #0x1
  4088ac:	str	w8, [sp, #12]
  4088b0:	ldr	w8, [sp, #12]
  4088b4:	str	w8, [sp, #28]
  4088b8:	b	4087f0 <sqrt@plt+0x6a60>
  4088bc:	mov	x8, xzr
  4088c0:	stur	x8, [x29, #-8]
  4088c4:	ldur	x0, [x29, #-8]
  4088c8:	ldp	x29, x30, [sp, #64]
  4088cc:	add	sp, sp, #0x50
  4088d0:	ret
  4088d4:	sub	sp, sp, #0x10
  4088d8:	str	x0, [sp, #8]
  4088dc:	str	x1, [sp]
  4088e0:	ldr	x8, [sp, #8]
  4088e4:	ldr	x9, [sp]
  4088e8:	str	x9, [x8]
  4088ec:	str	wzr, [x8, #8]
  4088f0:	add	sp, sp, #0x10
  4088f4:	ret
  4088f8:	sub	sp, sp, #0x40
  4088fc:	str	x0, [sp, #48]
  408900:	str	x1, [sp, #40]
  408904:	str	x2, [sp, #32]
  408908:	ldr	x8, [sp, #48]
  40890c:	ldr	x9, [x8]
  408910:	ldr	w10, [x9, #8]
  408914:	str	w10, [sp, #28]
  408918:	ldr	x9, [x8]
  40891c:	ldr	x9, [x9]
  408920:	str	x9, [sp, #16]
  408924:	str	x8, [sp, #8]
  408928:	ldr	x8, [sp, #8]
  40892c:	ldr	w9, [x8, #8]
  408930:	ldr	w10, [sp, #28]
  408934:	cmp	w9, w10
  408938:	b.cs	4089d4 <sqrt@plt+0x6c44>  // b.hs, b.nlast
  40893c:	ldr	x8, [sp, #16]
  408940:	ldr	x9, [sp, #8]
  408944:	ldr	w10, [x9, #8]
  408948:	mov	w11, w10
  40894c:	mov	x12, #0x10                  	// #16
  408950:	mul	x11, x12, x11
  408954:	add	x8, x8, x11
  408958:	ldr	x8, [x8]
  40895c:	cbz	x8, 4089c0 <sqrt@plt+0x6c30>
  408960:	ldr	x8, [sp, #16]
  408964:	ldr	x9, [sp, #8]
  408968:	ldr	w10, [x9, #8]
  40896c:	mov	w11, w10
  408970:	mov	x12, #0x10                  	// #16
  408974:	mul	x11, x12, x11
  408978:	add	x8, x8, x11
  40897c:	ldr	x8, [x8]
  408980:	ldr	x11, [sp, #40]
  408984:	str	x8, [x11]
  408988:	ldr	x8, [sp, #16]
  40898c:	ldr	w10, [x9, #8]
  408990:	mov	w11, w10
  408994:	mul	x11, x12, x11
  408998:	add	x8, x8, x11
  40899c:	ldr	x8, [x8, #8]
  4089a0:	ldr	x11, [sp, #32]
  4089a4:	str	x8, [x11]
  4089a8:	ldr	w10, [x9, #8]
  4089ac:	mov	w13, #0x1                   	// #1
  4089b0:	add	w10, w10, #0x1
  4089b4:	str	w10, [x9, #8]
  4089b8:	str	w13, [sp, #60]
  4089bc:	b	4089d8 <sqrt@plt+0x6c48>
  4089c0:	ldr	x8, [sp, #8]
  4089c4:	ldr	w9, [x8, #8]
  4089c8:	add	w9, w9, #0x1
  4089cc:	str	w9, [x8, #8]
  4089d0:	b	408928 <sqrt@plt+0x6b98>
  4089d4:	str	wzr, [sp, #60]
  4089d8:	ldr	w0, [sp, #60]
  4089dc:	add	sp, sp, #0x40
  4089e0:	ret
  4089e4:	sub	sp, sp, #0x10
  4089e8:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  4089ec:	add	x8, x8, #0xa90
  4089f0:	add	x8, x8, #0x10
  4089f4:	mov	x9, xzr
  4089f8:	str	x0, [sp, #8]
  4089fc:	ldr	x10, [sp, #8]
  408a00:	str	x8, [x10]
  408a04:	str	x9, [x10, #8]
  408a08:	add	sp, sp, #0x10
  408a0c:	ret
  408a10:	sub	sp, sp, #0x10
  408a14:	str	x0, [sp, #8]
  408a18:	add	sp, sp, #0x10
  408a1c:	ret
  408a20:	sub	sp, sp, #0x10
  408a24:	str	x0, [sp, #8]
  408a28:	brk	#0x1
  408a2c:	sub	sp, sp, #0x20
  408a30:	mov	w8, wzr
  408a34:	str	x0, [sp, #24]
  408a38:	str	x1, [sp, #16]
  408a3c:	str	x2, [sp, #8]
  408a40:	mov	w0, w8
  408a44:	add	sp, sp, #0x20
  408a48:	ret
  408a4c:	sub	sp, sp, #0x50
  408a50:	stp	x29, x30, [sp, #64]
  408a54:	add	x29, sp, #0x40
  408a58:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  408a5c:	add	x8, x8, #0xac8
  408a60:	add	x8, x8, #0x10
  408a64:	stur	x0, [x29, #-8]
  408a68:	stur	x1, [x29, #-16]
  408a6c:	stur	x2, [x29, #-24]
  408a70:	ldur	x9, [x29, #-8]
  408a74:	mov	x0, x9
  408a78:	str	x8, [sp, #16]
  408a7c:	str	x9, [sp, #8]
  408a80:	bl	4089e4 <sqrt@plt+0x6c54>
  408a84:	ldr	x8, [sp, #16]
  408a88:	ldr	x9, [sp, #8]
  408a8c:	str	x8, [x9]
  408a90:	ldur	x10, [x29, #-16]
  408a94:	str	x10, [x9, #16]
  408a98:	ldur	x10, [x29, #-24]
  408a9c:	str	x10, [x9, #24]
  408aa0:	str	wzr, [x9, #32]
  408aa4:	add	x0, x9, #0x28
  408aa8:	bl	42281c <_ZdlPvm@@Base+0x164>
  408aac:	b	408ab0 <sqrt@plt+0x6d20>
  408ab0:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x7948>
  408ab4:	add	x8, x8, #0x649
  408ab8:	ldr	x9, [sp, #8]
  408abc:	str	x8, [x9, #56]
  408ac0:	ldp	x29, x30, [sp, #64]
  408ac4:	add	sp, sp, #0x50
  408ac8:	ret
  408acc:	str	x0, [sp, #32]
  408ad0:	str	w1, [sp, #28]
  408ad4:	ldr	x0, [sp, #8]
  408ad8:	bl	408a10 <sqrt@plt+0x6c80>
  408adc:	ldr	x0, [sp, #32]
  408ae0:	bl	401d10 <_Unwind_Resume@plt>
  408ae4:	sub	sp, sp, #0x30
  408ae8:	stp	x29, x30, [sp, #32]
  408aec:	add	x29, sp, #0x20
  408af0:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  408af4:	add	x8, x8, #0xac8
  408af8:	add	x8, x8, #0x10
  408afc:	stur	x0, [x29, #-8]
  408b00:	ldur	x9, [x29, #-8]
  408b04:	str	x8, [x9]
  408b08:	ldr	x0, [x9, #16]
  408b0c:	str	x9, [sp]
  408b10:	bl	4019f0 <fclose@plt>
  408b14:	b	408b18 <sqrt@plt+0x6d88>
  408b18:	ldr	x8, [sp]
  408b1c:	add	x0, x8, #0x28
  408b20:	bl	422a74 <_ZdlPvm@@Base+0x3bc>
  408b24:	ldr	x0, [sp]
  408b28:	bl	408a10 <sqrt@plt+0x6c80>
  408b2c:	ldp	x29, x30, [sp, #32]
  408b30:	add	sp, sp, #0x30
  408b34:	ret
  408b38:	str	x0, [sp, #16]
  408b3c:	str	w1, [sp, #12]
  408b40:	ldr	x8, [sp]
  408b44:	add	x0, x8, #0x28
  408b48:	bl	422a74 <_ZdlPvm@@Base+0x3bc>
  408b4c:	ldr	x0, [sp]
  408b50:	bl	408a10 <sqrt@plt+0x6c80>
  408b54:	ldr	x0, [sp, #16]
  408b58:	bl	40e0ec <sqrt@plt+0xc35c>
  408b5c:	sub	sp, sp, #0x20
  408b60:	stp	x29, x30, [sp, #16]
  408b64:	add	x29, sp, #0x10
  408b68:	adrp	x8, 408000 <sqrt@plt+0x6270>
  408b6c:	add	x8, x8, #0xae4
  408b70:	str	x0, [sp, #8]
  408b74:	ldr	x9, [sp, #8]
  408b78:	mov	x0, x9
  408b7c:	str	x9, [sp]
  408b80:	blr	x8
  408b84:	ldr	x0, [sp]
  408b88:	bl	42268c <_ZdlPv@@Base>
  408b8c:	ldp	x29, x30, [sp, #16]
  408b90:	add	sp, sp, #0x20
  408b94:	ret
  408b98:	sub	sp, sp, #0x70
  408b9c:	stp	x29, x30, [sp, #96]
  408ba0:	add	x29, sp, #0x60
  408ba4:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  408ba8:	add	x8, x8, #0xc70
  408bac:	stur	x0, [x29, #-16]
  408bb0:	ldur	x9, [x29, #-16]
  408bb4:	str	x8, [sp, #32]
  408bb8:	str	x9, [sp, #24]
  408bbc:	ldr	x8, [sp, #24]
  408bc0:	add	x0, x8, #0x28
  408bc4:	bl	4235a8 <_ZdlPvm@@Base+0xef0>
  408bc8:	ldr	x8, [sp, #24]
  408bcc:	ldr	w9, [x8, #32]
  408bd0:	add	w9, w9, #0x1
  408bd4:	str	w9, [x8, #32]
  408bd8:	ldr	x8, [sp, #24]
  408bdc:	ldr	x0, [x8, #16]
  408be0:	bl	401b70 <getc@plt>
  408be4:	stur	w0, [x29, #-20]
  408be8:	ldur	w9, [x29, #-20]
  408bec:	cmp	w9, #0xd
  408bf0:	b.ne	408c3c <sqrt@plt+0x6eac>  // b.any
  408bf4:	ldr	x8, [sp, #24]
  408bf8:	ldr	x0, [x8, #16]
  408bfc:	bl	401b70 <getc@plt>
  408c00:	stur	w0, [x29, #-20]
  408c04:	ldur	w9, [x29, #-20]
  408c08:	cmp	w9, #0xa
  408c0c:	b.eq	408c3c <sqrt@plt+0x6eac>  // b.none
  408c10:	sub	x8, x29, #0x28
  408c14:	mov	x0, x8
  408c18:	mov	w1, #0xd                   	// #13
  408c1c:	str	x8, [sp, #16]
  408c20:	bl	420240 <sqrt@plt+0x1e4b0>
  408c24:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  408c28:	add	x0, x0, #0xe98
  408c2c:	ldr	x1, [sp, #16]
  408c30:	ldr	x2, [sp, #32]
  408c34:	ldr	x3, [sp, #32]
  408c38:	bl	408e18 <sqrt@plt+0x7088>
  408c3c:	ldur	w8, [x29, #-20]
  408c40:	mov	w9, #0xffffffff            	// #-1
  408c44:	cmp	w8, w9
  408c48:	b.ne	408c50 <sqrt@plt+0x6ec0>  // b.any
  408c4c:	b	408cb4 <sqrt@plt+0x6f24>
  408c50:	ldur	w0, [x29, #-20]
  408c54:	bl	40e0f8 <sqrt@plt+0xc368>
  408c58:	cbz	w0, 408c8c <sqrt@plt+0x6efc>
  408c5c:	ldur	w1, [x29, #-20]
  408c60:	add	x8, sp, #0x28
  408c64:	mov	x0, x8
  408c68:	str	x8, [sp, #8]
  408c6c:	bl	4201f0 <sqrt@plt+0x1e460>
  408c70:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  408c74:	add	x0, x0, #0xe98
  408c78:	ldr	x1, [sp, #8]
  408c7c:	ldr	x2, [sp, #32]
  408c80:	ldr	x3, [sp, #32]
  408c84:	bl	408e18 <sqrt@plt+0x7088>
  408c88:	b	408cb0 <sqrt@plt+0x6f20>
  408c8c:	ldur	w8, [x29, #-20]
  408c90:	ldr	x9, [sp, #24]
  408c94:	add	x0, x9, #0x28
  408c98:	mov	w1, w8
  408c9c:	bl	407fb0 <sqrt@plt+0x6220>
  408ca0:	ldur	w8, [x29, #-20]
  408ca4:	cmp	w8, #0xa
  408ca8:	b.ne	408cb0 <sqrt@plt+0x6f20>  // b.any
  408cac:	b	408cb4 <sqrt@plt+0x6f24>
  408cb0:	b	408bd8 <sqrt@plt+0x6e48>
  408cb4:	ldr	x8, [sp, #24]
  408cb8:	add	x0, x8, #0x28
  408cbc:	bl	40e148 <sqrt@plt+0xc3b8>
  408cc0:	cbnz	w0, 408ccc <sqrt@plt+0x6f3c>
  408cc4:	stur	wzr, [x29, #-4]
  408cc8:	b	408e08 <sqrt@plt+0x7078>
  408ccc:	ldr	x8, [sp, #24]
  408cd0:	add	x0, x8, #0x28
  408cd4:	bl	40e148 <sqrt@plt+0xc3b8>
  408cd8:	cmp	w0, #0x3
  408cdc:	b.lt	408dcc <sqrt@plt+0x703c>  // b.tstop
  408ce0:	ldr	x8, [sp, #24]
  408ce4:	add	x0, x8, #0x28
  408ce8:	mov	w9, wzr
  408cec:	mov	w1, w9
  408cf0:	bl	40e160 <sqrt@plt+0xc3d0>
  408cf4:	ldrb	w9, [x0]
  408cf8:	cmp	w9, #0x2e
  408cfc:	b.ne	408dcc <sqrt@plt+0x703c>  // b.any
  408d00:	ldr	x8, [sp, #24]
  408d04:	add	x0, x8, #0x28
  408d08:	mov	w1, #0x1                   	// #1
  408d0c:	bl	40e160 <sqrt@plt+0xc3d0>
  408d10:	ldrb	w9, [x0]
  408d14:	cmp	w9, #0x50
  408d18:	b.ne	408dcc <sqrt@plt+0x703c>  // b.any
  408d1c:	ldr	x8, [sp, #24]
  408d20:	add	x0, x8, #0x28
  408d24:	mov	w1, #0x2                   	// #2
  408d28:	bl	40e160 <sqrt@plt+0xc3d0>
  408d2c:	ldrb	w9, [x0]
  408d30:	cmp	w9, #0x53
  408d34:	b.eq	408d70 <sqrt@plt+0x6fe0>  // b.none
  408d38:	ldr	x8, [sp, #24]
  408d3c:	add	x0, x8, #0x28
  408d40:	mov	w1, #0x2                   	// #2
  408d44:	bl	40e160 <sqrt@plt+0xc3d0>
  408d48:	ldrb	w9, [x0]
  408d4c:	cmp	w9, #0x45
  408d50:	b.eq	408d70 <sqrt@plt+0x6fe0>  // b.none
  408d54:	ldr	x8, [sp, #24]
  408d58:	add	x0, x8, #0x28
  408d5c:	mov	w1, #0x2                   	// #2
  408d60:	bl	40e160 <sqrt@plt+0xc3d0>
  408d64:	ldrb	w9, [x0]
  408d68:	cmp	w9, #0x46
  408d6c:	b.ne	408dcc <sqrt@plt+0x703c>  // b.any
  408d70:	ldr	x8, [sp, #24]
  408d74:	add	x0, x8, #0x28
  408d78:	bl	40e148 <sqrt@plt+0xc3b8>
  408d7c:	cmp	w0, #0x3
  408d80:	b.eq	408e04 <sqrt@plt+0x7074>  // b.none
  408d84:	ldr	x8, [sp, #24]
  408d88:	add	x0, x8, #0x28
  408d8c:	mov	w1, #0x3                   	// #3
  408d90:	bl	40e160 <sqrt@plt+0xc3d0>
  408d94:	ldrb	w9, [x0]
  408d98:	cmp	w9, #0x20
  408d9c:	b.eq	408e04 <sqrt@plt+0x7074>  // b.none
  408da0:	ldr	x8, [sp, #24]
  408da4:	add	x0, x8, #0x28
  408da8:	mov	w1, #0x3                   	// #3
  408dac:	bl	40e160 <sqrt@plt+0xc3d0>
  408db0:	ldrb	w9, [x0]
  408db4:	cmp	w9, #0xa
  408db8:	b.eq	408e04 <sqrt@plt+0x7074>  // b.none
  408dbc:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  408dc0:	add	x8, x8, #0xd0
  408dc4:	ldr	w9, [x8]
  408dc8:	cbnz	w9, 408e04 <sqrt@plt+0x7074>
  408dcc:	ldr	x8, [sp, #24]
  408dd0:	add	x0, x8, #0x28
  408dd4:	mov	w9, wzr
  408dd8:	mov	w1, w9
  408ddc:	bl	407fb0 <sqrt@plt+0x6220>
  408de0:	ldr	x8, [sp, #24]
  408de4:	add	x10, x8, #0x28
  408de8:	mov	x0, x10
  408dec:	bl	408018 <sqrt@plt+0x6288>
  408df0:	ldr	x8, [sp, #24]
  408df4:	str	x0, [x8, #56]
  408df8:	mov	w9, #0x1                   	// #1
  408dfc:	stur	w9, [x29, #-4]
  408e00:	b	408e08 <sqrt@plt+0x7078>
  408e04:	b	408bbc <sqrt@plt+0x6e2c>
  408e08:	ldur	w0, [x29, #-4]
  408e0c:	ldp	x29, x30, [sp, #96]
  408e10:	add	sp, sp, #0x70
  408e14:	ret
  408e18:	sub	sp, sp, #0x40
  408e1c:	stp	x29, x30, [sp, #48]
  408e20:	add	x29, sp, #0x30
  408e24:	add	x8, sp, #0x8
  408e28:	add	x9, sp, #0x4
  408e2c:	stur	x0, [x29, #-8]
  408e30:	stur	x1, [x29, #-16]
  408e34:	str	x2, [sp, #24]
  408e38:	str	x3, [sp, #16]
  408e3c:	mov	x0, x8
  408e40:	mov	x1, x9
  408e44:	bl	409c1c <sqrt@plt+0x7e8c>
  408e48:	cbnz	w0, 408e64 <sqrt@plt+0x70d4>
  408e4c:	ldur	x0, [x29, #-8]
  408e50:	ldur	x1, [x29, #-16]
  408e54:	ldr	x2, [sp, #24]
  408e58:	ldr	x3, [sp, #16]
  408e5c:	bl	420560 <sqrt@plt+0x1e7d0>
  408e60:	b	408e80 <sqrt@plt+0x70f0>
  408e64:	ldr	x0, [sp, #8]
  408e68:	ldr	w1, [sp, #4]
  408e6c:	ldur	x2, [x29, #-8]
  408e70:	ldur	x3, [x29, #-16]
  408e74:	ldr	x4, [sp, #24]
  408e78:	ldr	x5, [sp, #16]
  408e7c:	bl	420694 <sqrt@plt+0x1e904>
  408e80:	ldp	x29, x30, [sp, #48]
  408e84:	add	sp, sp, #0x40
  408e88:	ret
  408e8c:	sub	sp, sp, #0x30
  408e90:	stp	x29, x30, [sp, #32]
  408e94:	add	x29, sp, #0x20
  408e98:	str	x0, [sp, #16]
  408e9c:	ldr	x8, [sp, #16]
  408ea0:	ldr	x9, [x8, #56]
  408ea4:	ldrb	w10, [x9]
  408ea8:	str	x8, [sp, #8]
  408eac:	cbnz	w10, 408ebc <sqrt@plt+0x712c>
  408eb0:	ldr	x0, [sp, #8]
  408eb4:	bl	408b98 <sqrt@plt+0x6e08>
  408eb8:	cbz	w0, 408ed8 <sqrt@plt+0x7148>
  408ebc:	ldr	x8, [sp, #8]
  408ec0:	ldr	x9, [x8, #56]
  408ec4:	add	x10, x9, #0x1
  408ec8:	str	x10, [x8, #56]
  408ecc:	ldrb	w11, [x9]
  408ed0:	stur	w11, [x29, #-4]
  408ed4:	b	408ee0 <sqrt@plt+0x7150>
  408ed8:	mov	w8, #0xffffffff            	// #-1
  408edc:	stur	w8, [x29, #-4]
  408ee0:	ldur	w0, [x29, #-4]
  408ee4:	ldp	x29, x30, [sp, #32]
  408ee8:	add	sp, sp, #0x30
  408eec:	ret
  408ef0:	sub	sp, sp, #0x30
  408ef4:	stp	x29, x30, [sp, #32]
  408ef8:	add	x29, sp, #0x20
  408efc:	str	x0, [sp, #16]
  408f00:	ldr	x8, [sp, #16]
  408f04:	ldr	x9, [x8, #56]
  408f08:	ldrb	w10, [x9]
  408f0c:	str	x8, [sp, #8]
  408f10:	cbnz	w10, 408f20 <sqrt@plt+0x7190>
  408f14:	ldr	x0, [sp, #8]
  408f18:	bl	408b98 <sqrt@plt+0x6e08>
  408f1c:	cbz	w0, 408f34 <sqrt@plt+0x71a4>
  408f20:	ldr	x8, [sp, #8]
  408f24:	ldr	x9, [x8, #56]
  408f28:	ldrb	w10, [x9]
  408f2c:	stur	w10, [x29, #-4]
  408f30:	b	408f3c <sqrt@plt+0x71ac>
  408f34:	mov	w8, #0xffffffff            	// #-1
  408f38:	stur	w8, [x29, #-4]
  408f3c:	ldur	w0, [x29, #-4]
  408f40:	ldp	x29, x30, [sp, #32]
  408f44:	add	sp, sp, #0x30
  408f48:	ret
  408f4c:	sub	sp, sp, #0x20
  408f50:	mov	w8, #0x1                   	// #1
  408f54:	str	x0, [sp, #24]
  408f58:	str	x1, [sp, #16]
  408f5c:	str	x2, [sp, #8]
  408f60:	ldr	x9, [sp, #24]
  408f64:	ldr	x10, [x9, #24]
  408f68:	ldr	x11, [sp, #16]
  408f6c:	str	x10, [x11]
  408f70:	ldr	w12, [x9, #32]
  408f74:	ldr	x9, [sp, #8]
  408f78:	str	w12, [x9]
  408f7c:	mov	w0, w8
  408f80:	add	sp, sp, #0x20
  408f84:	ret
  408f88:	sub	sp, sp, #0x50
  408f8c:	stp	x29, x30, [sp, #64]
  408f90:	add	x29, sp, #0x40
  408f94:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  408f98:	add	x8, x8, #0xb00
  408f9c:	add	x8, x8, #0x10
  408fa0:	stur	x0, [x29, #-8]
  408fa4:	stur	x1, [x29, #-16]
  408fa8:	ldur	x9, [x29, #-8]
  408fac:	mov	x0, x9
  408fb0:	str	x8, [sp, #24]
  408fb4:	str	x9, [sp, #16]
  408fb8:	bl	4089e4 <sqrt@plt+0x6c54>
  408fbc:	ldr	x8, [sp, #24]
  408fc0:	ldr	x9, [sp, #16]
  408fc4:	str	x8, [x9]
  408fc8:	ldur	x0, [x29, #-16]
  408fcc:	bl	4239a0 <_ZdlPvm@@Base+0x12e8>
  408fd0:	str	x0, [sp, #8]
  408fd4:	b	408fd8 <sqrt@plt+0x7248>
  408fd8:	ldr	x8, [sp, #8]
  408fdc:	ldr	x9, [sp, #16]
  408fe0:	str	x8, [x9, #16]
  408fe4:	str	x8, [x9, #24]
  408fe8:	ldp	x29, x30, [sp, #64]
  408fec:	add	sp, sp, #0x50
  408ff0:	ret
  408ff4:	stur	x0, [x29, #-24]
  408ff8:	stur	w1, [x29, #-28]
  408ffc:	ldr	x0, [sp, #16]
  409000:	bl	408a10 <sqrt@plt+0x6c80>
  409004:	ldur	x0, [x29, #-24]
  409008:	bl	401d10 <_Unwind_Resume@plt>
  40900c:	sub	sp, sp, #0x20
  409010:	stp	x29, x30, [sp, #16]
  409014:	add	x29, sp, #0x10
  409018:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  40901c:	add	x8, x8, #0xb00
  409020:	add	x8, x8, #0x10
  409024:	str	x0, [sp, #8]
  409028:	ldr	x9, [sp, #8]
  40902c:	str	x8, [x9]
  409030:	ldr	x0, [x9, #16]
  409034:	str	x9, [sp]
  409038:	bl	401a30 <free@plt>
  40903c:	ldr	x0, [sp]
  409040:	bl	408a10 <sqrt@plt+0x6c80>
  409044:	ldp	x29, x30, [sp, #16]
  409048:	add	sp, sp, #0x20
  40904c:	ret
  409050:	sub	sp, sp, #0x20
  409054:	stp	x29, x30, [sp, #16]
  409058:	add	x29, sp, #0x10
  40905c:	adrp	x8, 409000 <sqrt@plt+0x7270>
  409060:	add	x8, x8, #0xc
  409064:	str	x0, [sp, #8]
  409068:	ldr	x9, [sp, #8]
  40906c:	mov	x0, x9
  409070:	str	x9, [sp]
  409074:	blr	x8
  409078:	ldr	x0, [sp]
  40907c:	bl	42268c <_ZdlPv@@Base>
  409080:	ldp	x29, x30, [sp, #16]
  409084:	add	sp, sp, #0x20
  409088:	ret
  40908c:	sub	sp, sp, #0x20
  409090:	str	x0, [sp, #16]
  409094:	ldr	x8, [sp, #16]
  409098:	ldr	x9, [x8, #24]
  40909c:	str	x8, [sp, #8]
  4090a0:	cbz	x9, 4090b4 <sqrt@plt+0x7324>
  4090a4:	ldr	x8, [sp, #8]
  4090a8:	ldr	x9, [x8, #24]
  4090ac:	ldrb	w10, [x9]
  4090b0:	cbnz	w10, 4090c0 <sqrt@plt+0x7330>
  4090b4:	mov	w8, #0xffffffff            	// #-1
  4090b8:	str	w8, [sp, #28]
  4090bc:	b	4090d8 <sqrt@plt+0x7348>
  4090c0:	ldr	x8, [sp, #8]
  4090c4:	ldr	x9, [x8, #24]
  4090c8:	add	x10, x9, #0x1
  4090cc:	str	x10, [x8, #24]
  4090d0:	ldrb	w11, [x9]
  4090d4:	str	w11, [sp, #28]
  4090d8:	ldr	w0, [sp, #28]
  4090dc:	add	sp, sp, #0x20
  4090e0:	ret
  4090e4:	sub	sp, sp, #0x20
  4090e8:	str	x0, [sp, #16]
  4090ec:	ldr	x8, [sp, #16]
  4090f0:	ldr	x9, [x8, #24]
  4090f4:	str	x8, [sp, #8]
  4090f8:	cbz	x9, 40910c <sqrt@plt+0x737c>
  4090fc:	ldr	x8, [sp, #8]
  409100:	ldr	x9, [x8, #24]
  409104:	ldrb	w10, [x9]
  409108:	cbnz	w10, 409118 <sqrt@plt+0x7388>
  40910c:	mov	w8, #0xffffffff            	// #-1
  409110:	str	w8, [sp, #28]
  409114:	b	409128 <sqrt@plt+0x7398>
  409118:	ldr	x8, [sp, #8]
  40911c:	ldr	x9, [x8, #24]
  409120:	ldrb	w10, [x9]
  409124:	str	w10, [sp, #28]
  409128:	ldr	w0, [sp, #28]
  40912c:	add	sp, sp, #0x20
  409130:	ret
  409134:	sub	sp, sp, #0x70
  409138:	stp	x29, x30, [sp, #96]
  40913c:	add	x29, sp, #0x60
  409140:	stur	x0, [x29, #-8]
  409144:	ldur	x0, [x29, #-8]
  409148:	bl	4239a0 <_ZdlPvm@@Base+0x12e8>
  40914c:	stur	x0, [x29, #-16]
  409150:	stur	wzr, [x29, #-20]
  409154:	stur	wzr, [x29, #-24]
  409158:	ldur	x8, [x29, #-16]
  40915c:	ldursw	x9, [x29, #-24]
  409160:	ldrb	w10, [x8, x9]
  409164:	cbz	w10, 40935c <sqrt@plt+0x75cc>
  409168:	ldur	x8, [x29, #-16]
  40916c:	ldursw	x9, [x29, #-24]
  409170:	ldrb	w10, [x8, x9]
  409174:	cmp	w10, #0x24
  409178:	b.ne	409320 <sqrt@plt+0x7590>  // b.any
  40917c:	ldur	x8, [x29, #-16]
  409180:	ldur	w9, [x29, #-24]
  409184:	add	w9, w9, #0x1
  409188:	ldrb	w1, [x8, w9, sxtw]
  40918c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x2430>
  409190:	add	x0, x0, #0x469
  409194:	bl	40e1e0 <sqrt@plt+0xc450>
  409198:	cbz	w0, 409320 <sqrt@plt+0x7590>
  40919c:	stur	wzr, [x29, #-28]
  4091a0:	ldur	w8, [x29, #-24]
  4091a4:	stur	w8, [x29, #-32]
  4091a8:	ldur	w8, [x29, #-24]
  4091ac:	add	w8, w8, #0x1
  4091b0:	stur	w8, [x29, #-24]
  4091b4:	ldur	x8, [x29, #-16]
  4091b8:	ldursw	x9, [x29, #-24]
  4091bc:	ldrb	w1, [x8, x9]
  4091c0:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x2430>
  4091c4:	add	x0, x0, #0x469
  4091c8:	bl	40e1e0 <sqrt@plt+0xc450>
  4091cc:	cbz	w0, 409220 <sqrt@plt+0x7490>
  4091d0:	ldur	w8, [x29, #-28]
  4091d4:	cmp	w8, #0x20
  4091d8:	b.le	4091ec <sqrt@plt+0x745c>
  4091dc:	ldur	w8, [x29, #-24]
  4091e0:	add	w8, w8, #0x1
  4091e4:	stur	w8, [x29, #-24]
  4091e8:	b	40921c <sqrt@plt+0x748c>
  4091ec:	ldur	w8, [x29, #-28]
  4091f0:	mov	w9, #0xa                   	// #10
  4091f4:	mul	w8, w9, w8
  4091f8:	ldur	x10, [x29, #-16]
  4091fc:	ldursw	x11, [x29, #-24]
  409200:	mov	w9, w11
  409204:	add	w9, w9, #0x1
  409208:	stur	w9, [x29, #-24]
  40920c:	ldrb	w9, [x10, x11]
  409210:	add	w8, w8, w9
  409214:	subs	w8, w8, #0x30
  409218:	stur	w8, [x29, #-28]
  40921c:	b	4091b4 <sqrt@plt+0x7424>
  409220:	ldur	w8, [x29, #-28]
  409224:	cmp	w8, #0x20
  409228:	b.le	4092d8 <sqrt@plt+0x7548>
  40922c:	add	x0, sp, #0x30
  409230:	bl	42281c <_ZdlPvm@@Base+0x164>
  409234:	ldur	w8, [x29, #-32]
  409238:	str	w8, [sp, #44]
  40923c:	ldr	w8, [sp, #44]
  409240:	ldur	w9, [x29, #-24]
  409244:	cmp	w8, w9
  409248:	b.ge	409288 <sqrt@plt+0x74f8>  // b.tcont
  40924c:	ldur	x8, [x29, #-16]
  409250:	ldrsw	x9, [sp, #44]
  409254:	ldrb	w1, [x8, x9]
  409258:	add	x0, sp, #0x30
  40925c:	bl	407fb0 <sqrt@plt+0x6220>
  409260:	b	409264 <sqrt@plt+0x74d4>
  409264:	ldr	w8, [sp, #44]
  409268:	add	w8, w8, #0x1
  40926c:	str	w8, [sp, #44]
  409270:	b	40923c <sqrt@plt+0x74ac>
  409274:	str	x0, [sp, #32]
  409278:	str	w1, [sp, #28]
  40927c:	add	x0, sp, #0x30
  409280:	bl	422a74 <_ZdlPvm@@Base+0x3bc>
  409284:	b	409380 <sqrt@plt+0x75f0>
  409288:	add	x0, sp, #0x30
  40928c:	bl	408018 <sqrt@plt+0x6288>
  409290:	str	x0, [sp]
  409294:	b	409298 <sqrt@plt+0x7508>
  409298:	add	x0, sp, #0x8
  40929c:	ldr	x1, [sp]
  4092a0:	bl	420188 <sqrt@plt+0x1e3f8>
  4092a4:	b	4092a8 <sqrt@plt+0x7518>
  4092a8:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  4092ac:	add	x0, x0, #0xeb8
  4092b0:	add	x1, sp, #0x8
  4092b4:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  4092b8:	add	x8, x8, #0xc70
  4092bc:	mov	x2, x8
  4092c0:	mov	x3, x8
  4092c4:	bl	408e18 <sqrt@plt+0x7088>
  4092c8:	b	4092cc <sqrt@plt+0x753c>
  4092cc:	add	x0, sp, #0x30
  4092d0:	bl	422a74 <_ZdlPvm@@Base+0x3bc>
  4092d4:	b	409310 <sqrt@plt+0x7580>
  4092d8:	ldur	w8, [x29, #-28]
  4092dc:	cmp	w8, #0x0
  4092e0:	cset	w8, le
  4092e4:	tbnz	w8, #0, 409310 <sqrt@plt+0x7580>
  4092e8:	ldur	w8, [x29, #-28]
  4092ec:	add	w8, w8, #0x80
  4092f0:	subs	w8, w8, #0x1
  4092f4:	ldur	x9, [x29, #-16]
  4092f8:	ldursw	x10, [x29, #-20]
  4092fc:	mov	w11, w10
  409300:	add	w11, w11, #0x1
  409304:	stur	w11, [x29, #-20]
  409308:	add	x9, x9, x10
  40930c:	strb	w8, [x9]
  409310:	ldur	w8, [x29, #-24]
  409314:	subs	w8, w8, #0x1
  409318:	stur	w8, [x29, #-24]
  40931c:	b	40934c <sqrt@plt+0x75bc>
  409320:	ldur	x8, [x29, #-16]
  409324:	ldursw	x9, [x29, #-24]
  409328:	add	x8, x8, x9
  40932c:	ldrb	w10, [x8]
  409330:	ldur	x8, [x29, #-16]
  409334:	ldursw	x9, [x29, #-20]
  409338:	mov	w11, w9
  40933c:	add	w11, w11, #0x1
  409340:	stur	w11, [x29, #-20]
  409344:	add	x8, x8, x9
  409348:	strb	w10, [x8]
  40934c:	ldur	w8, [x29, #-24]
  409350:	add	w8, w8, #0x1
  409354:	stur	w8, [x29, #-24]
  409358:	b	409158 <sqrt@plt+0x73c8>
  40935c:	ldur	x8, [x29, #-16]
  409360:	ldursw	x9, [x29, #-20]
  409364:	add	x8, x8, x9
  409368:	mov	w10, #0x0                   	// #0
  40936c:	strb	w10, [x8]
  409370:	ldur	x0, [x29, #-16]
  409374:	ldp	x29, x30, [sp, #96]
  409378:	add	sp, sp, #0x70
  40937c:	ret
  409380:	ldr	x0, [sp, #32]
  409384:	bl	401d10 <_Unwind_Resume@plt>
  409388:	sub	sp, sp, #0x70
  40938c:	stp	x29, x30, [sp, #96]
  409390:	add	x29, sp, #0x60
  409394:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  409398:	add	x8, x8, #0xb38
  40939c:	add	x8, x8, #0x10
  4093a0:	mov	x9, xzr
  4093a4:	stur	x0, [x29, #-8]
  4093a8:	stur	x1, [x29, #-16]
  4093ac:	stur	w2, [x29, #-20]
  4093b0:	stur	x3, [x29, #-32]
  4093b4:	ldur	x10, [x29, #-8]
  4093b8:	mov	x0, x10
  4093bc:	str	x8, [sp, #32]
  4093c0:	str	x9, [sp, #24]
  4093c4:	str	x10, [sp, #16]
  4093c8:	bl	4089e4 <sqrt@plt+0x6c54>
  4093cc:	ldr	x8, [sp, #32]
  4093d0:	ldr	x9, [sp, #16]
  4093d4:	str	x8, [x9]
  4093d8:	ldr	x10, [sp, #24]
  4093dc:	str	x10, [x9, #32]
  4093e0:	ldur	w11, [x29, #-20]
  4093e4:	str	w11, [x9, #40]
  4093e8:	stur	wzr, [x29, #-36]
  4093ec:	ldur	w8, [x29, #-36]
  4093f0:	ldr	x9, [sp, #16]
  4093f4:	ldr	w10, [x9, #40]
  4093f8:	cmp	w8, w10
  4093fc:	b.ge	409440 <sqrt@plt+0x76b0>  // b.tcont
  409400:	ldur	x8, [x29, #-32]
  409404:	ldursw	x9, [x29, #-36]
  409408:	mov	x10, #0x8                   	// #8
  40940c:	mul	x9, x10, x9
  409410:	add	x8, x8, x9
  409414:	ldr	x8, [x8]
  409418:	ldr	x9, [sp, #16]
  40941c:	add	x11, x9, #0x30
  409420:	ldursw	x12, [x29, #-36]
  409424:	mul	x10, x10, x12
  409428:	add	x10, x11, x10
  40942c:	str	x8, [x10]
  409430:	ldur	w8, [x29, #-36]
  409434:	add	w8, w8, #0x1
  409438:	stur	w8, [x29, #-36]
  40943c:	b	4093ec <sqrt@plt+0x765c>
  409440:	ldur	x0, [x29, #-16]
  409444:	bl	409134 <sqrt@plt+0x73a4>
  409448:	str	x0, [sp, #8]
  40944c:	b	409450 <sqrt@plt+0x76c0>
  409450:	ldr	x8, [sp, #8]
  409454:	ldr	x9, [sp, #16]
  409458:	str	x8, [x9, #16]
  40945c:	str	x8, [x9, #24]
  409460:	ldp	x29, x30, [sp, #96]
  409464:	add	sp, sp, #0x70
  409468:	ret
  40946c:	str	x0, [sp, #48]
  409470:	str	w1, [sp, #44]
  409474:	ldr	x0, [sp, #16]
  409478:	bl	408a10 <sqrt@plt+0x6c80>
  40947c:	ldr	x0, [sp, #48]
  409480:	bl	401d10 <_Unwind_Resume@plt>
  409484:	sub	sp, sp, #0x30
  409488:	stp	x29, x30, [sp, #32]
  40948c:	add	x29, sp, #0x20
  409490:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  409494:	add	x8, x8, #0xb38
  409498:	add	x8, x8, #0x10
  40949c:	stur	x0, [x29, #-8]
  4094a0:	ldur	x9, [x29, #-8]
  4094a4:	str	x8, [x9]
  4094a8:	stur	wzr, [x29, #-12]
  4094ac:	str	x9, [sp, #8]
  4094b0:	ldur	w8, [x29, #-12]
  4094b4:	ldr	x9, [sp, #8]
  4094b8:	ldr	w10, [x9, #40]
  4094bc:	cmp	w8, w10
  4094c0:	b.ge	4094f4 <sqrt@plt+0x7764>  // b.tcont
  4094c4:	ldr	x8, [sp, #8]
  4094c8:	add	x9, x8, #0x30
  4094cc:	ldursw	x10, [x29, #-12]
  4094d0:	mov	x11, #0x8                   	// #8
  4094d4:	mul	x10, x11, x10
  4094d8:	add	x9, x9, x10
  4094dc:	ldr	x0, [x9]
  4094e0:	bl	401a30 <free@plt>
  4094e4:	ldur	w8, [x29, #-12]
  4094e8:	add	w8, w8, #0x1
  4094ec:	stur	w8, [x29, #-12]
  4094f0:	b	4094b0 <sqrt@plt+0x7720>
  4094f4:	ldr	x8, [sp, #8]
  4094f8:	ldr	x0, [x8, #16]
  4094fc:	bl	401a30 <free@plt>
  409500:	ldr	x0, [sp, #8]
  409504:	bl	408a10 <sqrt@plt+0x6c80>
  409508:	ldp	x29, x30, [sp, #32]
  40950c:	add	sp, sp, #0x30
  409510:	ret
  409514:	sub	sp, sp, #0x20
  409518:	stp	x29, x30, [sp, #16]
  40951c:	add	x29, sp, #0x10
  409520:	adrp	x8, 409000 <sqrt@plt+0x7270>
  409524:	add	x8, x8, #0x484
  409528:	str	x0, [sp, #8]
  40952c:	ldr	x9, [sp, #8]
  409530:	mov	x0, x9
  409534:	str	x9, [sp]
  409538:	blr	x8
  40953c:	ldr	x0, [sp]
  409540:	bl	42268c <_ZdlPv@@Base>
  409544:	ldp	x29, x30, [sp, #16]
  409548:	add	sp, sp, #0x20
  40954c:	ret
  409550:	sub	sp, sp, #0x30
  409554:	str	x0, [sp, #32]
  409558:	ldr	x8, [sp, #32]
  40955c:	ldr	x9, [x8, #32]
  409560:	str	x8, [sp, #16]
  409564:	cbz	x9, 4095a0 <sqrt@plt+0x7810>
  409568:	ldr	x8, [sp, #16]
  40956c:	ldr	x9, [x8, #32]
  409570:	ldrb	w10, [x9]
  409574:	cbz	w10, 409594 <sqrt@plt+0x7804>
  409578:	ldr	x8, [sp, #16]
  40957c:	ldr	x9, [x8, #32]
  409580:	add	x10, x9, #0x1
  409584:	str	x10, [x8, #32]
  409588:	ldrb	w11, [x9]
  40958c:	str	w11, [sp, #44]
  409590:	b	4096d8 <sqrt@plt+0x7948>
  409594:	mov	x8, xzr
  409598:	ldr	x9, [sp, #16]
  40959c:	str	x8, [x9, #32]
  4095a0:	ldr	x8, [sp, #16]
  4095a4:	ldr	x9, [x8, #24]
  4095a8:	cbnz	x9, 4095b8 <sqrt@plt+0x7828>
  4095ac:	mov	w8, #0xffffffff            	// #-1
  4095b0:	str	w8, [sp, #44]
  4095b4:	b	4096d8 <sqrt@plt+0x7948>
  4095b8:	ldr	x8, [sp, #16]
  4095bc:	ldr	x9, [x8, #24]
  4095c0:	ldrb	w10, [x9]
  4095c4:	mov	w11, #0x0                   	// #0
  4095c8:	cmp	w10, #0x80
  4095cc:	str	w11, [sp, #12]
  4095d0:	b.lt	4095ec <sqrt@plt+0x785c>  // b.tstop
  4095d4:	ldr	x8, [sp, #16]
  4095d8:	ldr	x9, [x8, #24]
  4095dc:	ldrb	w10, [x9]
  4095e0:	cmp	w10, #0x9f
  4095e4:	cset	w10, le
  4095e8:	str	w10, [sp, #12]
  4095ec:	ldr	w8, [sp, #12]
  4095f0:	tbnz	w8, #0, 4095f8 <sqrt@plt+0x7868>
  4095f4:	b	4096a4 <sqrt@plt+0x7914>
  4095f8:	ldr	x8, [sp, #16]
  4095fc:	ldr	x9, [x8, #24]
  409600:	add	x10, x9, #0x1
  409604:	str	x10, [x8, #24]
  409608:	ldrb	w11, [x9]
  40960c:	subs	w11, w11, #0x80
  409610:	str	w11, [sp, #28]
  409614:	ldr	w11, [sp, #28]
  409618:	ldr	w12, [x8, #40]
  40961c:	cmp	w11, w12
  409620:	b.ge	4096a0 <sqrt@plt+0x7910>  // b.tcont
  409624:	ldr	x8, [sp, #16]
  409628:	add	x9, x8, #0x30
  40962c:	ldrsw	x10, [sp, #28]
  409630:	mov	x11, #0x8                   	// #8
  409634:	mul	x10, x11, x10
  409638:	add	x9, x9, x10
  40963c:	ldr	x9, [x9]
  409640:	cbz	x9, 4096a0 <sqrt@plt+0x7910>
  409644:	ldr	x8, [sp, #16]
  409648:	add	x9, x8, #0x30
  40964c:	ldrsw	x10, [sp, #28]
  409650:	mov	x11, #0x8                   	// #8
  409654:	mul	x10, x11, x10
  409658:	add	x9, x9, x10
  40965c:	ldr	x9, [x9]
  409660:	ldrb	w12, [x9]
  409664:	cbz	w12, 4096a0 <sqrt@plt+0x7910>
  409668:	ldr	x8, [sp, #16]
  40966c:	add	x9, x8, #0x30
  409670:	ldrsw	x10, [sp, #28]
  409674:	mov	x11, #0x8                   	// #8
  409678:	mul	x10, x11, x10
  40967c:	add	x9, x9, x10
  409680:	ldr	x9, [x9]
  409684:	str	x9, [x8, #32]
  409688:	ldr	x9, [x8, #32]
  40968c:	add	x10, x9, #0x1
  409690:	str	x10, [x8, #32]
  409694:	ldrb	w12, [x9]
  409698:	str	w12, [sp, #44]
  40969c:	b	4096d8 <sqrt@plt+0x7948>
  4096a0:	b	4095b8 <sqrt@plt+0x7828>
  4096a4:	ldr	x8, [sp, #16]
  4096a8:	ldr	x9, [x8, #24]
  4096ac:	ldrb	w10, [x9]
  4096b0:	cbnz	w10, 4096c0 <sqrt@plt+0x7930>
  4096b4:	mov	w8, #0xffffffff            	// #-1
  4096b8:	str	w8, [sp, #44]
  4096bc:	b	4096d8 <sqrt@plt+0x7948>
  4096c0:	ldr	x8, [sp, #16]
  4096c4:	ldr	x9, [x8, #24]
  4096c8:	add	x10, x9, #0x1
  4096cc:	str	x10, [x8, #24]
  4096d0:	ldrb	w11, [x9]
  4096d4:	str	w11, [sp, #44]
  4096d8:	ldr	w0, [sp, #44]
  4096dc:	add	sp, sp, #0x30
  4096e0:	ret
  4096e4:	sub	sp, sp, #0x30
  4096e8:	str	x0, [sp, #32]
  4096ec:	ldr	x8, [sp, #32]
  4096f0:	ldr	x9, [x8, #32]
  4096f4:	str	x8, [sp, #16]
  4096f8:	cbz	x9, 40972c <sqrt@plt+0x799c>
  4096fc:	ldr	x8, [sp, #16]
  409700:	ldr	x9, [x8, #32]
  409704:	ldrb	w10, [x9]
  409708:	cbz	w10, 409720 <sqrt@plt+0x7990>
  40970c:	ldr	x8, [sp, #16]
  409710:	ldr	x9, [x8, #32]
  409714:	ldrb	w10, [x9]
  409718:	str	w10, [sp, #44]
  40971c:	b	409854 <sqrt@plt+0x7ac4>
  409720:	mov	x8, xzr
  409724:	ldr	x9, [sp, #16]
  409728:	str	x8, [x9, #32]
  40972c:	ldr	x8, [sp, #16]
  409730:	ldr	x9, [x8, #24]
  409734:	cbnz	x9, 409744 <sqrt@plt+0x79b4>
  409738:	mov	w8, #0xffffffff            	// #-1
  40973c:	str	w8, [sp, #44]
  409740:	b	409854 <sqrt@plt+0x7ac4>
  409744:	ldr	x8, [sp, #16]
  409748:	ldr	x9, [x8, #24]
  40974c:	ldrb	w10, [x9]
  409750:	mov	w11, #0x0                   	// #0
  409754:	cmp	w10, #0x80
  409758:	str	w11, [sp, #12]
  40975c:	b.lt	409778 <sqrt@plt+0x79e8>  // b.tstop
  409760:	ldr	x8, [sp, #16]
  409764:	ldr	x9, [x8, #24]
  409768:	ldrb	w10, [x9]
  40976c:	cmp	w10, #0x9f
  409770:	cset	w10, le
  409774:	str	w10, [sp, #12]
  409778:	ldr	w8, [sp, #12]
  40977c:	tbnz	w8, #0, 409784 <sqrt@plt+0x79f4>
  409780:	b	409828 <sqrt@plt+0x7a98>
  409784:	ldr	x8, [sp, #16]
  409788:	ldr	x9, [x8, #24]
  40978c:	add	x10, x9, #0x1
  409790:	str	x10, [x8, #24]
  409794:	ldrb	w11, [x9]
  409798:	subs	w11, w11, #0x80
  40979c:	str	w11, [sp, #28]
  4097a0:	ldr	w11, [sp, #28]
  4097a4:	ldr	w12, [x8, #40]
  4097a8:	cmp	w11, w12
  4097ac:	b.ge	409824 <sqrt@plt+0x7a94>  // b.tcont
  4097b0:	ldr	x8, [sp, #16]
  4097b4:	add	x9, x8, #0x30
  4097b8:	ldrsw	x10, [sp, #28]
  4097bc:	mov	x11, #0x8                   	// #8
  4097c0:	mul	x10, x11, x10
  4097c4:	add	x9, x9, x10
  4097c8:	ldr	x9, [x9]
  4097cc:	cbz	x9, 409824 <sqrt@plt+0x7a94>
  4097d0:	ldr	x8, [sp, #16]
  4097d4:	add	x9, x8, #0x30
  4097d8:	ldrsw	x10, [sp, #28]
  4097dc:	mov	x11, #0x8                   	// #8
  4097e0:	mul	x10, x11, x10
  4097e4:	add	x9, x9, x10
  4097e8:	ldr	x9, [x9]
  4097ec:	ldrb	w12, [x9]
  4097f0:	cbz	w12, 409824 <sqrt@plt+0x7a94>
  4097f4:	ldr	x8, [sp, #16]
  4097f8:	add	x9, x8, #0x30
  4097fc:	ldrsw	x10, [sp, #28]
  409800:	mov	x11, #0x8                   	// #8
  409804:	mul	x10, x11, x10
  409808:	add	x9, x9, x10
  40980c:	ldr	x9, [x9]
  409810:	str	x9, [x8, #32]
  409814:	ldr	x9, [x8, #32]
  409818:	ldrb	w12, [x9]
  40981c:	str	w12, [sp, #44]
  409820:	b	409854 <sqrt@plt+0x7ac4>
  409824:	b	409744 <sqrt@plt+0x79b4>
  409828:	ldr	x8, [sp, #16]
  40982c:	ldr	x9, [x8, #24]
  409830:	ldrb	w10, [x9]
  409834:	cbnz	w10, 409844 <sqrt@plt+0x7ab4>
  409838:	mov	w8, #0xffffffff            	// #-1
  40983c:	str	w8, [sp, #44]
  409840:	b	409854 <sqrt@plt+0x7ac4>
  409844:	ldr	x8, [sp, #16]
  409848:	ldr	x9, [x8, #24]
  40984c:	ldrb	w10, [x9]
  409850:	str	w10, [sp, #44]
  409854:	ldr	w0, [sp, #44]
  409858:	add	sp, sp, #0x30
  40985c:	ret
  409860:	sub	sp, sp, #0x30
  409864:	stp	x29, x30, [sp, #32]
  409868:	add	x29, sp, #0x20
  40986c:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  409870:	add	x8, x8, #0x60
  409874:	str	x8, [sp, #16]
  409878:	ldr	x8, [sp, #16]
  40987c:	ldr	x9, [x8]
  409880:	cbz	x9, 4098c0 <sqrt@plt+0x7b30>
  409884:	ldr	x8, [sp, #16]
  409888:	ldr	x9, [x8]
  40988c:	stur	x9, [x29, #-8]
  409890:	ldr	x9, [x8]
  409894:	ldr	x9, [x9, #8]
  409898:	str	x9, [x8]
  40989c:	ldur	x9, [x29, #-8]
  4098a0:	str	x9, [sp, #8]
  4098a4:	cbz	x9, 4098bc <sqrt@plt+0x7b2c>
  4098a8:	ldr	x8, [sp, #8]
  4098ac:	ldr	x9, [x8]
  4098b0:	ldr	x9, [x9, #8]
  4098b4:	mov	x0, x8
  4098b8:	blr	x9
  4098bc:	b	409878 <sqrt@plt+0x7ae8>
  4098c0:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  4098c4:	add	x8, x8, #0x68
  4098c8:	mov	w9, #0x1                   	// #1
  4098cc:	str	w9, [x8]
  4098d0:	ldp	x29, x30, [sp, #32]
  4098d4:	add	sp, sp, #0x30
  4098d8:	ret
  4098dc:	sub	sp, sp, #0x10
  4098e0:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  4098e4:	add	x8, x8, #0x60
  4098e8:	str	x0, [sp, #8]
  4098ec:	ldr	x9, [x8]
  4098f0:	ldr	x10, [sp, #8]
  4098f4:	str	x9, [x10, #8]
  4098f8:	ldr	x9, [sp, #8]
  4098fc:	str	x9, [x8]
  409900:	add	sp, sp, #0x10
  409904:	ret
  409908:	sub	sp, sp, #0x20
  40990c:	stp	x29, x30, [sp, #16]
  409910:	add	x29, sp, #0x10
  409914:	str	x0, [sp, #8]
  409918:	bl	409860 <sqrt@plt+0x7ad0>
  40991c:	ldr	x0, [sp, #8]
  409920:	bl	4098dc <sqrt@plt+0x7b4c>
  409924:	ldp	x29, x30, [sp, #16]
  409928:	add	sp, sp, #0x20
  40992c:	ret
  409930:	stp	x29, x30, [sp, #-16]!
  409934:	mov	x29, sp
  409938:	bl	409954 <sqrt@plt+0x7bc4>
  40993c:	mov	w8, #0xffffffff            	// #-1
  409940:	cmp	w0, w8
  409944:	b.eq	40994c <sqrt@plt+0x7bbc>  // b.none
  409948:	b	409938 <sqrt@plt+0x7ba8>
  40994c:	ldp	x29, x30, [sp], #16
  409950:	ret
  409954:	sub	sp, sp, #0x30
  409958:	stp	x29, x30, [sp, #32]
  40995c:	add	x29, sp, #0x20
  409960:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  409964:	add	x8, x8, #0x60
  409968:	str	x8, [sp, #8]
  40996c:	ldr	x8, [sp, #8]
  409970:	ldr	x9, [x8]
  409974:	cbz	x9, 409a24 <sqrt@plt+0x7c94>
  409978:	ldr	x8, [sp, #8]
  40997c:	ldr	x9, [x8]
  409980:	ldr	x10, [x9]
  409984:	ldr	x10, [x10, #16]
  409988:	mov	x0, x9
  40998c:	blr	x10
  409990:	stur	w0, [x29, #-8]
  409994:	ldur	w11, [x29, #-8]
  409998:	mov	w12, #0xffffffff            	// #-1
  40999c:	cmp	w11, w12
  4099a0:	b.eq	4099cc <sqrt@plt+0x7c3c>  // b.none
  4099a4:	ldur	w8, [x29, #-8]
  4099a8:	cmp	w8, #0xa
  4099ac:	cset	w8, eq  // eq = none
  4099b0:	and	w8, w8, #0x1
  4099b4:	adrp	x9, 440000 <stderr@@GLIBC_2.17+0x430>
  4099b8:	add	x9, x9, #0x68
  4099bc:	str	w8, [x9]
  4099c0:	ldur	w8, [x29, #-8]
  4099c4:	stur	w8, [x29, #-4]
  4099c8:	b	409a2c <sqrt@plt+0x7c9c>
  4099cc:	ldr	x8, [sp, #8]
  4099d0:	ldr	x9, [x8]
  4099d4:	ldr	x9, [x9, #8]
  4099d8:	cbnz	x9, 4099e8 <sqrt@plt+0x7c58>
  4099dc:	mov	w8, #0xffffffff            	// #-1
  4099e0:	stur	w8, [x29, #-4]
  4099e4:	b	409a2c <sqrt@plt+0x7c9c>
  4099e8:	ldr	x8, [sp, #8]
  4099ec:	ldr	x9, [x8]
  4099f0:	str	x9, [sp, #16]
  4099f4:	ldr	x9, [x8]
  4099f8:	ldr	x9, [x9, #8]
  4099fc:	str	x9, [x8]
  409a00:	ldr	x9, [sp, #16]
  409a04:	str	x9, [sp]
  409a08:	cbz	x9, 409a20 <sqrt@plt+0x7c90>
  409a0c:	ldr	x8, [sp]
  409a10:	ldr	x9, [x8]
  409a14:	ldr	x9, [x9, #8]
  409a18:	mov	x0, x8
  409a1c:	blr	x9
  409a20:	b	40996c <sqrt@plt+0x7bdc>
  409a24:	mov	w8, #0xffffffff            	// #-1
  409a28:	stur	w8, [x29, #-4]
  409a2c:	ldur	w0, [x29, #-4]
  409a30:	ldp	x29, x30, [sp, #32]
  409a34:	add	sp, sp, #0x30
  409a38:	ret
  409a3c:	sub	sp, sp, #0x30
  409a40:	stp	x29, x30, [sp, #32]
  409a44:	add	x29, sp, #0x20
  409a48:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  409a4c:	add	x8, x8, #0x60
  409a50:	str	x8, [sp, #8]
  409a54:	ldr	x8, [sp, #8]
  409a58:	ldr	x9, [x8]
  409a5c:	cbz	x9, 409af0 <sqrt@plt+0x7d60>
  409a60:	ldr	x8, [sp, #8]
  409a64:	ldr	x9, [x8]
  409a68:	ldr	x10, [x9]
  409a6c:	ldr	x10, [x10, #24]
  409a70:	mov	x0, x9
  409a74:	blr	x10
  409a78:	stur	w0, [x29, #-8]
  409a7c:	ldur	w11, [x29, #-8]
  409a80:	mov	w12, #0xffffffff            	// #-1
  409a84:	cmp	w11, w12
  409a88:	b.eq	409a98 <sqrt@plt+0x7d08>  // b.none
  409a8c:	ldur	w8, [x29, #-8]
  409a90:	stur	w8, [x29, #-4]
  409a94:	b	409af8 <sqrt@plt+0x7d68>
  409a98:	ldr	x8, [sp, #8]
  409a9c:	ldr	x9, [x8]
  409aa0:	ldr	x9, [x9, #8]
  409aa4:	cbnz	x9, 409ab4 <sqrt@plt+0x7d24>
  409aa8:	mov	w8, #0xffffffff            	// #-1
  409aac:	stur	w8, [x29, #-4]
  409ab0:	b	409af8 <sqrt@plt+0x7d68>
  409ab4:	ldr	x8, [sp, #8]
  409ab8:	ldr	x9, [x8]
  409abc:	str	x9, [sp, #16]
  409ac0:	ldr	x9, [x8]
  409ac4:	ldr	x9, [x9, #8]
  409ac8:	str	x9, [x8]
  409acc:	ldr	x9, [sp, #16]
  409ad0:	str	x9, [sp]
  409ad4:	cbz	x9, 409aec <sqrt@plt+0x7d5c>
  409ad8:	ldr	x8, [sp]
  409adc:	ldr	x9, [x8]
  409ae0:	ldr	x9, [x9, #8]
  409ae4:	mov	x0, x8
  409ae8:	blr	x9
  409aec:	b	409a54 <sqrt@plt+0x7cc4>
  409af0:	mov	w8, #0xffffffff            	// #-1
  409af4:	stur	w8, [x29, #-4]
  409af8:	ldur	w0, [x29, #-4]
  409afc:	ldp	x29, x30, [sp, #32]
  409b00:	add	sp, sp, #0x30
  409b04:	ret
  409b08:	sub	sp, sp, #0x30
  409b0c:	stp	x29, x30, [sp, #32]
  409b10:	add	x29, sp, #0x20
  409b14:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  409b18:	add	x8, x8, #0xb70
  409b1c:	add	x8, x8, #0x10
  409b20:	stur	x0, [x29, #-8]
  409b24:	stur	w1, [x29, #-12]
  409b28:	ldur	x9, [x29, #-8]
  409b2c:	mov	x0, x9
  409b30:	str	x8, [sp, #8]
  409b34:	str	x9, [sp]
  409b38:	bl	4089e4 <sqrt@plt+0x6c54>
  409b3c:	ldr	x8, [sp, #8]
  409b40:	ldr	x9, [sp]
  409b44:	str	x8, [x9]
  409b48:	ldur	w10, [x29, #-12]
  409b4c:	and	w10, w10, #0xff
  409b50:	str	w10, [x9, #16]
  409b54:	ldp	x29, x30, [sp, #32]
  409b58:	add	sp, sp, #0x30
  409b5c:	ret
  409b60:	sub	sp, sp, #0x10
  409b64:	mov	w8, #0xffffffff            	// #-1
  409b68:	str	x0, [sp, #8]
  409b6c:	ldr	x9, [sp, #8]
  409b70:	ldr	w10, [x9, #16]
  409b74:	str	w10, [sp, #4]
  409b78:	str	w8, [x9, #16]
  409b7c:	ldr	w0, [sp, #4]
  409b80:	add	sp, sp, #0x10
  409b84:	ret
  409b88:	sub	sp, sp, #0x10
  409b8c:	str	x0, [sp, #8]
  409b90:	ldr	x8, [sp, #8]
  409b94:	ldr	w0, [x8, #16]
  409b98:	add	sp, sp, #0x10
  409b9c:	ret
  409ba0:	sub	sp, sp, #0x40
  409ba4:	stp	x29, x30, [sp, #48]
  409ba8:	add	x29, sp, #0x30
  409bac:	mov	x8, #0x18                  	// #24
  409bb0:	adrp	x9, 409000 <sqrt@plt+0x7270>
  409bb4:	add	x9, x9, #0xb08
  409bb8:	sturb	w0, [x29, #-1]
  409bbc:	stur	w1, [x29, #-8]
  409bc0:	mov	x0, x8
  409bc4:	str	x9, [sp, #16]
  409bc8:	bl	4225b4 <_Znwm@@Base>
  409bcc:	ldurb	w1, [x29, #-1]
  409bd0:	str	x0, [sp, #8]
  409bd4:	ldr	x8, [sp, #16]
  409bd8:	blr	x8
  409bdc:	b	409be0 <sqrt@plt+0x7e50>
  409be0:	ldr	x0, [sp, #8]
  409be4:	bl	4098dc <sqrt@plt+0x7b4c>
  409be8:	ldur	w8, [x29, #-8]
  409bec:	adrp	x9, 440000 <stderr@@GLIBC_2.17+0x430>
  409bf0:	add	x9, x9, #0x68
  409bf4:	str	w8, [x9]
  409bf8:	ldp	x29, x30, [sp, #48]
  409bfc:	add	sp, sp, #0x40
  409c00:	ret
  409c04:	stur	x0, [x29, #-16]
  409c08:	stur	w1, [x29, #-20]
  409c0c:	ldr	x0, [sp, #8]
  409c10:	bl	42268c <_ZdlPv@@Base>
  409c14:	ldur	x0, [x29, #-16]
  409c18:	bl	401d10 <_Unwind_Resume@plt>
  409c1c:	sub	sp, sp, #0x30
  409c20:	stp	x29, x30, [sp, #32]
  409c24:	add	x29, sp, #0x20
  409c28:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  409c2c:	add	x8, x8, #0x60
  409c30:	str	x0, [sp, #16]
  409c34:	str	x1, [sp, #8]
  409c38:	ldr	x8, [x8]
  409c3c:	str	x8, [sp]
  409c40:	ldr	x8, [sp]
  409c44:	cbz	x8, 409c84 <sqrt@plt+0x7ef4>
  409c48:	ldr	x8, [sp]
  409c4c:	ldr	x1, [sp, #16]
  409c50:	ldr	x2, [sp, #8]
  409c54:	ldr	x9, [x8]
  409c58:	ldr	x9, [x9, #32]
  409c5c:	mov	x0, x8
  409c60:	blr	x9
  409c64:	cbz	w0, 409c74 <sqrt@plt+0x7ee4>
  409c68:	mov	w8, #0x1                   	// #1
  409c6c:	stur	w8, [x29, #-4]
  409c70:	b	409c88 <sqrt@plt+0x7ef8>
  409c74:	ldr	x8, [sp]
  409c78:	ldr	x8, [x8, #8]
  409c7c:	str	x8, [sp]
  409c80:	b	409c40 <sqrt@plt+0x7eb0>
  409c84:	stur	wzr, [x29, #-4]
  409c88:	ldur	w0, [x29, #-4]
  409c8c:	ldp	x29, x30, [sp, #32]
  409c90:	add	sp, sp, #0x30
  409c94:	ret
  409c98:	sub	sp, sp, #0x190
  409c9c:	stp	x29, x30, [sp, #368]
  409ca0:	str	x28, [sp, #384]
  409ca4:	add	x29, sp, #0x170
  409ca8:	sub	x8, x29, #0x8
  409cac:	adrp	x9, 440000 <stderr@@GLIBC_2.17+0x430>
  409cb0:	add	x9, x9, #0x80
  409cb4:	adrp	x10, 442000 <stderr@@GLIBC_2.17+0x2430>
  409cb8:	add	x10, x10, #0xc70
  409cbc:	str	x0, [x8]
  409cc0:	str	wzr, [sp, #100]
  409cc4:	str	wzr, [sp, #96]
  409cc8:	str	wzr, [sp, #92]
  409ccc:	str	x8, [sp, #40]
  409cd0:	str	x9, [sp, #32]
  409cd4:	str	x10, [sp, #24]
  409cd8:	ldr	w8, [sp, #92]
  409cdc:	cmp	w8, #0x20
  409ce0:	b.ge	409d10 <sqrt@plt+0x7f80>  // b.tcont
  409ce4:	ldrsw	x8, [sp, #92]
  409ce8:	mov	x9, #0x8                   	// #8
  409cec:	mul	x8, x9, x8
  409cf0:	add	x9, sp, #0x68
  409cf4:	add	x8, x9, x8
  409cf8:	mov	x9, xzr
  409cfc:	str	x9, [x8]
  409d00:	ldr	w8, [sp, #92]
  409d04:	add	w8, w8, #0x1
  409d08:	str	w8, [sp, #92]
  409d0c:	b	409cd8 <sqrt@plt+0x7f48>
  409d10:	str	wzr, [sp, #88]
  409d14:	str	wzr, [sp, #80]
  409d18:	ldr	x0, [sp, #32]
  409d1c:	bl	4235a8 <_ZdlPvm@@Base+0xef0>
  409d20:	bl	409954 <sqrt@plt+0x7bc4>
  409d24:	str	w0, [sp, #84]
  409d28:	ldr	w8, [sp, #84]
  409d2c:	mov	w9, #0xffffffff            	// #-1
  409d30:	cmp	w8, w9
  409d34:	b.ne	409d54 <sqrt@plt+0x7fc4>  // b.any
  409d38:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  409d3c:	add	x0, x0, #0xed9
  409d40:	ldr	x1, [sp, #24]
  409d44:	ldr	x2, [sp, #24]
  409d48:	ldr	x3, [sp, #24]
  409d4c:	bl	408e18 <sqrt@plt+0x7088>
  409d50:	b	409f1c <sqrt@plt+0x818c>
  409d54:	ldr	w8, [sp, #80]
  409d58:	cbnz	w8, 409e54 <sqrt@plt+0x80c4>
  409d5c:	ldr	w8, [sp, #88]
  409d60:	cbnz	w8, 409e54 <sqrt@plt+0x80c4>
  409d64:	ldr	w8, [sp, #84]
  409d68:	cmp	w8, #0x2c
  409d6c:	b.eq	409d7c <sqrt@plt+0x7fec>  // b.none
  409d70:	ldr	w8, [sp, #84]
  409d74:	cmp	w8, #0x29
  409d78:	b.ne	409e54 <sqrt@plt+0x80c4>  // b.any
  409d7c:	ldr	x0, [sp, #32]
  409d80:	bl	40e148 <sqrt@plt+0xc3b8>
  409d84:	cmp	w0, #0x0
  409d88:	cset	w8, le
  409d8c:	tbnz	w8, #0, 409e10 <sqrt@plt+0x8080>
  409d90:	ldr	x0, [sp, #32]
  409d94:	mov	w8, wzr
  409d98:	mov	w1, w8
  409d9c:	bl	407fb0 <sqrt@plt+0x6220>
  409da0:	ldr	w8, [sp, #96]
  409da4:	cbnz	w8, 409e10 <sqrt@plt+0x8080>
  409da8:	ldr	w8, [sp, #100]
  409dac:	cmp	w8, #0x20
  409db0:	b.ne	409dec <sqrt@plt+0x805c>  // b.any
  409db4:	add	x8, sp, #0x40
  409db8:	mov	x0, x8
  409dbc:	mov	w1, #0x20                  	// #32
  409dc0:	str	x8, [sp, #16]
  409dc4:	bl	4201f0 <sqrt@plt+0x1e460>
  409dc8:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  409dcc:	add	x0, x0, #0xf05
  409dd0:	ldr	x1, [sp, #16]
  409dd4:	ldr	x2, [sp, #24]
  409dd8:	ldr	x3, [sp, #24]
  409ddc:	bl	409fa8 <sqrt@plt+0x8218>
  409de0:	mov	w9, #0x1                   	// #1
  409de4:	str	w9, [sp, #96]
  409de8:	b	409e10 <sqrt@plt+0x8080>
  409dec:	ldr	x0, [sp, #32]
  409df0:	bl	408018 <sqrt@plt+0x6288>
  409df4:	bl	4239a0 <_ZdlPvm@@Base+0x12e8>
  409df8:	ldrsw	x8, [sp, #100]
  409dfc:	mov	x9, #0x8                   	// #8
  409e00:	mul	x8, x9, x8
  409e04:	add	x9, sp, #0x68
  409e08:	add	x8, x9, x8
  409e0c:	str	x0, [x8]
  409e10:	ldr	w8, [sp, #100]
  409e14:	cmp	w8, #0x0
  409e18:	cset	w8, gt
  409e1c:	tbnz	w8, #0, 409e3c <sqrt@plt+0x80ac>
  409e20:	ldr	w8, [sp, #84]
  409e24:	cmp	w8, #0x29
  409e28:	b.ne	409e3c <sqrt@plt+0x80ac>  // b.any
  409e2c:	ldr	w8, [sp, #92]
  409e30:	cmp	w8, #0x0
  409e34:	cset	w8, le
  409e38:	tbnz	w8, #0, 409e50 <sqrt@plt+0x80c0>
  409e3c:	ldr	w8, [sp, #96]
  409e40:	cbnz	w8, 409e50 <sqrt@plt+0x80c0>
  409e44:	ldr	w8, [sp, #100]
  409e48:	add	w8, w8, #0x1
  409e4c:	str	w8, [sp, #100]
  409e50:	b	409f1c <sqrt@plt+0x818c>
  409e54:	ldr	w8, [sp, #84]
  409e58:	ldr	x0, [sp, #32]
  409e5c:	mov	w1, w8
  409e60:	bl	407fb0 <sqrt@plt+0x6220>
  409e64:	ldr	w8, [sp, #80]
  409e68:	str	w8, [sp, #12]
  409e6c:	cbz	w8, 409e94 <sqrt@plt+0x8104>
  409e70:	b	409e74 <sqrt@plt+0x80e4>
  409e74:	ldr	w8, [sp, #12]
  409e78:	cmp	w8, #0x1
  409e7c:	b.eq	409ee4 <sqrt@plt+0x8154>  // b.none
  409e80:	b	409e84 <sqrt@plt+0x80f4>
  409e84:	ldr	w8, [sp, #12]
  409e88:	cmp	w8, #0x2
  409e8c:	b.eq	409f10 <sqrt@plt+0x8180>  // b.none
  409e90:	b	409f18 <sqrt@plt+0x8188>
  409e94:	ldr	w8, [sp, #84]
  409e98:	cmp	w8, #0x22
  409e9c:	b.ne	409eac <sqrt@plt+0x811c>  // b.any
  409ea0:	mov	w8, #0x1                   	// #1
  409ea4:	str	w8, [sp, #80]
  409ea8:	b	409ee0 <sqrt@plt+0x8150>
  409eac:	ldr	w8, [sp, #84]
  409eb0:	cmp	w8, #0x28
  409eb4:	b.ne	409ec8 <sqrt@plt+0x8138>  // b.any
  409eb8:	ldr	w8, [sp, #88]
  409ebc:	add	w8, w8, #0x1
  409ec0:	str	w8, [sp, #88]
  409ec4:	b	409ee0 <sqrt@plt+0x8150>
  409ec8:	ldr	w8, [sp, #84]
  409ecc:	cmp	w8, #0x29
  409ed0:	b.ne	409ee0 <sqrt@plt+0x8150>  // b.any
  409ed4:	ldr	w8, [sp, #88]
  409ed8:	subs	w8, w8, #0x1
  409edc:	str	w8, [sp, #88]
  409ee0:	b	409f18 <sqrt@plt+0x8188>
  409ee4:	ldr	w8, [sp, #84]
  409ee8:	cmp	w8, #0x22
  409eec:	b.ne	409ef8 <sqrt@plt+0x8168>  // b.any
  409ef0:	str	wzr, [sp, #80]
  409ef4:	b	409f0c <sqrt@plt+0x817c>
  409ef8:	ldr	w8, [sp, #84]
  409efc:	cmp	w8, #0x5c
  409f00:	b.ne	409f0c <sqrt@plt+0x817c>  // b.any
  409f04:	mov	w8, #0x2                   	// #2
  409f08:	str	w8, [sp, #80]
  409f0c:	b	409f18 <sqrt@plt+0x8188>
  409f10:	mov	w8, #0x1                   	// #1
  409f14:	str	w8, [sp, #80]
  409f18:	b	409d20 <sqrt@plt+0x7f90>
  409f1c:	ldr	w8, [sp, #84]
  409f20:	mov	w9, #0x0                   	// #0
  409f24:	cmp	w8, #0x29
  409f28:	str	w9, [sp, #8]
  409f2c:	b.eq	409f44 <sqrt@plt+0x81b4>  // b.none
  409f30:	ldr	w8, [sp, #84]
  409f34:	mov	w9, #0xffffffff            	// #-1
  409f38:	cmp	w8, w9
  409f3c:	cset	w8, ne  // ne = any
  409f40:	str	w8, [sp, #8]
  409f44:	ldr	w8, [sp, #8]
  409f48:	tbnz	w8, #0, 409d18 <sqrt@plt+0x7f88>
  409f4c:	mov	x0, #0x130                 	// #304
  409f50:	bl	4225b4 <_Znwm@@Base>
  409f54:	ldr	x8, [sp, #40]
  409f58:	ldr	x1, [x8]
  409f5c:	ldr	w2, [sp, #100]
  409f60:	str	x0, [sp]
  409f64:	add	x3, sp, #0x68
  409f68:	adrp	x9, 409000 <sqrt@plt+0x7270>
  409f6c:	add	x9, x9, #0x388
  409f70:	blr	x9
  409f74:	b	409f78 <sqrt@plt+0x81e8>
  409f78:	ldr	x0, [sp]
  409f7c:	bl	4098dc <sqrt@plt+0x7b4c>
  409f80:	ldr	x28, [sp, #384]
  409f84:	ldp	x29, x30, [sp, #368]
  409f88:	add	sp, sp, #0x190
  409f8c:	ret
  409f90:	str	x0, [sp, #56]
  409f94:	str	w1, [sp, #52]
  409f98:	ldr	x0, [sp]
  409f9c:	bl	42268c <_ZdlPv@@Base>
  409fa0:	ldr	x0, [sp, #56]
  409fa4:	bl	401d10 <_Unwind_Resume@plt>
  409fa8:	sub	sp, sp, #0x40
  409fac:	stp	x29, x30, [sp, #48]
  409fb0:	add	x29, sp, #0x30
  409fb4:	add	x8, sp, #0x8
  409fb8:	add	x9, sp, #0x4
  409fbc:	stur	x0, [x29, #-8]
  409fc0:	stur	x1, [x29, #-16]
  409fc4:	str	x2, [sp, #24]
  409fc8:	str	x3, [sp, #16]
  409fcc:	mov	x0, x8
  409fd0:	mov	x1, x9
  409fd4:	bl	409c1c <sqrt@plt+0x7e8c>
  409fd8:	cbnz	w0, 409ff4 <sqrt@plt+0x8264>
  409fdc:	ldur	x0, [x29, #-8]
  409fe0:	ldur	x1, [x29, #-16]
  409fe4:	ldr	x2, [sp, #24]
  409fe8:	ldr	x3, [sp, #16]
  409fec:	bl	42060c <sqrt@plt+0x1e87c>
  409ff0:	b	40a010 <sqrt@plt+0x8280>
  409ff4:	ldr	x0, [sp, #8]
  409ff8:	ldr	w1, [sp, #4]
  409ffc:	ldur	x2, [x29, #-8]
  40a000:	ldur	x3, [x29, #-16]
  40a004:	ldr	x4, [sp, #24]
  40a008:	ldr	x5, [sp, #16]
  40a00c:	bl	4208e8 <sqrt@plt+0x1eb58>
  40a010:	ldp	x29, x30, [sp, #48]
  40a014:	add	sp, sp, #0x40
  40a018:	ret
  40a01c:	sub	sp, sp, #0x70
  40a020:	stp	x29, x30, [sp, #96]
  40a024:	add	x29, sp, #0x60
  40a028:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  40a02c:	add	x8, x8, #0x468
  40a030:	add	x9, x8, #0x620
  40a034:	stur	x0, [x29, #-16]
  40a038:	stur	w1, [x29, #-20]
  40a03c:	stur	x8, [x29, #-32]
  40a040:	stur	x9, [x29, #-40]
  40a044:	ldur	x8, [x29, #-32]
  40a048:	ldur	x9, [x29, #-40]
  40a04c:	cmp	x8, x9
  40a050:	b.cs	40a114 <sqrt@plt+0x8384>  // b.hs, b.nlast
  40a054:	ldur	x8, [x29, #-32]
  40a058:	ldur	x9, [x29, #-40]
  40a05c:	ldur	x10, [x29, #-32]
  40a060:	subs	x9, x9, x10
  40a064:	mov	x10, #0x10                  	// #16
  40a068:	sdiv	x9, x9, x10
  40a06c:	mov	x10, #0x2                   	// #2
  40a070:	sdiv	x9, x9, x10
  40a074:	mov	x10, #0x10                  	// #16
  40a078:	mul	x9, x10, x9
  40a07c:	add	x8, x8, x9
  40a080:	str	x8, [sp, #48]
  40a084:	ldur	x0, [x29, #-16]
  40a088:	ldur	w1, [x29, #-20]
  40a08c:	ldr	x8, [sp, #48]
  40a090:	ldr	x2, [x8]
  40a094:	ldr	x8, [sp, #48]
  40a098:	ldr	x8, [x8]
  40a09c:	str	x0, [sp, #32]
  40a0a0:	mov	x0, x8
  40a0a4:	str	w1, [sp, #28]
  40a0a8:	str	x2, [sp, #16]
  40a0ac:	bl	4019a0 <strlen@plt>
  40a0b0:	ldr	x8, [sp, #32]
  40a0b4:	str	w0, [sp, #12]
  40a0b8:	mov	x0, x8
  40a0bc:	ldr	w1, [sp, #28]
  40a0c0:	ldr	x2, [sp, #16]
  40a0c4:	ldr	w3, [sp, #12]
  40a0c8:	bl	40a128 <sqrt@plt+0x8398>
  40a0cc:	str	w0, [sp, #44]
  40a0d0:	ldr	w11, [sp, #44]
  40a0d4:	cbnz	w11, 40a0e8 <sqrt@plt+0x8358>
  40a0d8:	ldr	x8, [sp, #48]
  40a0dc:	ldr	w9, [x8, #8]
  40a0e0:	stur	w9, [x29, #-4]
  40a0e4:	b	40a118 <sqrt@plt+0x8388>
  40a0e8:	ldr	w8, [sp, #44]
  40a0ec:	cmp	w8, #0x0
  40a0f0:	cset	w8, ge  // ge = tcont
  40a0f4:	tbnz	w8, #0, 40a104 <sqrt@plt+0x8374>
  40a0f8:	ldr	x8, [sp, #48]
  40a0fc:	stur	x8, [x29, #-40]
  40a100:	b	40a110 <sqrt@plt+0x8380>
  40a104:	ldr	x8, [sp, #48]
  40a108:	add	x8, x8, #0x10
  40a10c:	stur	x8, [x29, #-32]
  40a110:	b	40a044 <sqrt@plt+0x82b4>
  40a114:	stur	wzr, [x29, #-4]
  40a118:	ldur	w0, [x29, #-4]
  40a11c:	ldp	x29, x30, [sp, #96]
  40a120:	add	sp, sp, #0x70
  40a124:	ret
  40a128:	sub	sp, sp, #0x50
  40a12c:	stp	x29, x30, [sp, #64]
  40a130:	add	x29, sp, #0x40
  40a134:	stur	x0, [x29, #-16]
  40a138:	stur	w1, [x29, #-20]
  40a13c:	str	x2, [sp, #32]
  40a140:	str	w3, [sp, #28]
  40a144:	ldur	w8, [x29, #-20]
  40a148:	ldr	w9, [sp, #28]
  40a14c:	cmp	w8, w9
  40a150:	b.ge	40a190 <sqrt@plt+0x8400>  // b.tcont
  40a154:	ldur	x0, [x29, #-16]
  40a158:	ldr	x1, [sp, #32]
  40a15c:	ldursw	x2, [x29, #-20]
  40a160:	bl	401a10 <memcmp@plt>
  40a164:	str	w0, [sp, #24]
  40a168:	ldr	w8, [sp, #24]
  40a16c:	cbz	w8, 40a17c <sqrt@plt+0x83ec>
  40a170:	ldr	w8, [sp, #24]
  40a174:	str	w8, [sp, #16]
  40a178:	b	40a184 <sqrt@plt+0x83f4>
  40a17c:	mov	w8, #0xffffffff            	// #-1
  40a180:	str	w8, [sp, #16]
  40a184:	ldr	w8, [sp, #16]
  40a188:	stur	w8, [x29, #-4]
  40a18c:	b	40a1f0 <sqrt@plt+0x8460>
  40a190:	ldur	w8, [x29, #-20]
  40a194:	ldr	w9, [sp, #28]
  40a198:	cmp	w8, w9
  40a19c:	b.le	40a1dc <sqrt@plt+0x844c>
  40a1a0:	ldur	x0, [x29, #-16]
  40a1a4:	ldr	x1, [sp, #32]
  40a1a8:	ldrsw	x2, [sp, #28]
  40a1ac:	bl	401a10 <memcmp@plt>
  40a1b0:	str	w0, [sp, #20]
  40a1b4:	ldr	w8, [sp, #20]
  40a1b8:	cbz	w8, 40a1c8 <sqrt@plt+0x8438>
  40a1bc:	ldr	w8, [sp, #20]
  40a1c0:	str	w8, [sp, #12]
  40a1c4:	b	40a1d0 <sqrt@plt+0x8440>
  40a1c8:	mov	w8, #0x1                   	// #1
  40a1cc:	str	w8, [sp, #12]
  40a1d0:	ldr	w8, [sp, #12]
  40a1d4:	stur	w8, [x29, #-4]
  40a1d8:	b	40a1f0 <sqrt@plt+0x8460>
  40a1dc:	ldur	x0, [x29, #-16]
  40a1e0:	ldr	x1, [sp, #32]
  40a1e4:	ldursw	x2, [x29, #-20]
  40a1e8:	bl	401a10 <memcmp@plt>
  40a1ec:	stur	w0, [x29, #-4]
  40a1f0:	ldur	w0, [x29, #-4]
  40a1f4:	ldp	x29, x30, [sp, #64]
  40a1f8:	add	sp, sp, #0x50
  40a1fc:	ret
  40a200:	sub	sp, sp, #0x30
  40a204:	stp	x29, x30, [sp, #32]
  40a208:	add	x29, sp, #0x20
  40a20c:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  40a210:	add	x8, x8, #0x70
  40a214:	stur	w0, [x29, #-8]
  40a218:	ldur	w9, [x29, #-8]
  40a21c:	subs	w9, w9, #0x62
  40a220:	mov	w10, w9
  40a224:	ubfx	x10, x10, #0, #32
  40a228:	cmp	x10, #0x17
  40a22c:	str	x8, [sp, #16]
  40a230:	str	x10, [sp, #8]
  40a234:	b.hi	40ab40 <sqrt@plt+0x8db0>  // b.pmore
  40a238:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  40a23c:	add	x8, x8, #0x708
  40a240:	ldr	x11, [sp, #8]
  40a244:	ldrsw	x10, [x8, x11, lsl #2]
  40a248:	add	x9, x8, x10
  40a24c:	br	x9
  40a250:	bl	409954 <sqrt@plt+0x7bc4>
  40a254:	bl	409a3c <sqrt@plt+0x7cac>
  40a258:	stur	w0, [x29, #-8]
  40a25c:	ldur	w8, [x29, #-8]
  40a260:	cmp	w8, #0x74
  40a264:	b.ne	40a28c <sqrt@plt+0x84fc>  // b.any
  40a268:	bl	409954 <sqrt@plt+0x7bc4>
  40a26c:	ldr	x8, [sp, #16]
  40a270:	mov	x0, x8
  40a274:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40a278:	add	x1, x1, #0xc9
  40a27c:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40a280:	mov	w9, #0x142                 	// #322
  40a284:	stur	w9, [x29, #-4]
  40a288:	b	40ab54 <sqrt@plt+0x8dc4>
  40a28c:	ldur	w8, [x29, #-8]
  40a290:	cmp	w8, #0x65
  40a294:	b.ne	40a35c <sqrt@plt+0x85cc>  // b.any
  40a298:	bl	409954 <sqrt@plt+0x7bc4>
  40a29c:	bl	409a3c <sqrt@plt+0x7cac>
  40a2a0:	stur	w0, [x29, #-8]
  40a2a4:	ldur	w8, [x29, #-8]
  40a2a8:	cmp	w8, #0x69
  40a2ac:	b.ne	40a34c <sqrt@plt+0x85bc>  // b.any
  40a2b0:	bl	409954 <sqrt@plt+0x7bc4>
  40a2b4:	bl	409a3c <sqrt@plt+0x7cac>
  40a2b8:	stur	w0, [x29, #-8]
  40a2bc:	ldur	w8, [x29, #-8]
  40a2c0:	cmp	w8, #0x67
  40a2c4:	b.ne	40a33c <sqrt@plt+0x85ac>  // b.any
  40a2c8:	bl	409954 <sqrt@plt+0x7bc4>
  40a2cc:	bl	409a3c <sqrt@plt+0x7cac>
  40a2d0:	stur	w0, [x29, #-8]
  40a2d4:	ldur	w8, [x29, #-8]
  40a2d8:	cmp	w8, #0x68
  40a2dc:	b.ne	40a32c <sqrt@plt+0x859c>  // b.any
  40a2e0:	bl	409954 <sqrt@plt+0x7bc4>
  40a2e4:	bl	409a3c <sqrt@plt+0x7cac>
  40a2e8:	stur	w0, [x29, #-8]
  40a2ec:	ldur	w8, [x29, #-8]
  40a2f0:	cmp	w8, #0x74
  40a2f4:	b.ne	40a31c <sqrt@plt+0x858c>  // b.any
  40a2f8:	bl	409954 <sqrt@plt+0x7bc4>
  40a2fc:	ldr	x8, [sp, #16]
  40a300:	mov	x0, x8
  40a304:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40a308:	add	x1, x1, #0xcd
  40a30c:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40a310:	mov	w9, #0x142                 	// #322
  40a314:	stur	w9, [x29, #-4]
  40a318:	b	40ab54 <sqrt@plt+0x8dc4>
  40a31c:	mov	w0, #0x68                  	// #104
  40a320:	mov	w8, wzr
  40a324:	mov	w1, w8
  40a328:	bl	409ba0 <sqrt@plt+0x7e10>
  40a32c:	mov	w0, #0x67                  	// #103
  40a330:	mov	w8, wzr
  40a334:	mov	w1, w8
  40a338:	bl	409ba0 <sqrt@plt+0x7e10>
  40a33c:	mov	w0, #0x69                  	// #105
  40a340:	mov	w8, wzr
  40a344:	mov	w1, w8
  40a348:	bl	409ba0 <sqrt@plt+0x7e10>
  40a34c:	mov	w0, #0x65                  	// #101
  40a350:	mov	w8, wzr
  40a354:	mov	w1, w8
  40a358:	bl	409ba0 <sqrt@plt+0x7e10>
  40a35c:	mov	w0, #0x68                  	// #104
  40a360:	mov	w8, wzr
  40a364:	mov	w1, w8
  40a368:	bl	409ba0 <sqrt@plt+0x7e10>
  40a36c:	mov	w8, #0x2e                  	// #46
  40a370:	stur	w8, [x29, #-4]
  40a374:	b	40ab54 <sqrt@plt+0x8dc4>
  40a378:	bl	409954 <sqrt@plt+0x7bc4>
  40a37c:	ldr	x8, [sp, #16]
  40a380:	mov	x0, x8
  40a384:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40a388:	add	x1, x1, #0xd5
  40a38c:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40a390:	mov	w9, #0x140                 	// #320
  40a394:	stur	w9, [x29, #-4]
  40a398:	b	40ab54 <sqrt@plt+0x8dc4>
  40a39c:	bl	409954 <sqrt@plt+0x7bc4>
  40a3a0:	ldr	x8, [sp, #16]
  40a3a4:	mov	x0, x8
  40a3a8:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40a3ac:	add	x1, x1, #0xd8
  40a3b0:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40a3b4:	mov	w9, #0x141                 	// #321
  40a3b8:	stur	w9, [x29, #-4]
  40a3bc:	b	40ab54 <sqrt@plt+0x8dc4>
  40a3c0:	bl	409954 <sqrt@plt+0x7bc4>
  40a3c4:	bl	409a3c <sqrt@plt+0x7cac>
  40a3c8:	stur	w0, [x29, #-8]
  40a3cc:	ldur	w8, [x29, #-8]
  40a3d0:	cmp	w8, #0x65
  40a3d4:	b.ne	40a49c <sqrt@plt+0x870c>  // b.any
  40a3d8:	bl	409954 <sqrt@plt+0x7bc4>
  40a3dc:	bl	409a3c <sqrt@plt+0x7cac>
  40a3e0:	stur	w0, [x29, #-8]
  40a3e4:	ldur	w8, [x29, #-8]
  40a3e8:	cmp	w8, #0x6e
  40a3ec:	b.ne	40a48c <sqrt@plt+0x86fc>  // b.any
  40a3f0:	bl	409954 <sqrt@plt+0x7bc4>
  40a3f4:	bl	409a3c <sqrt@plt+0x7cac>
  40a3f8:	stur	w0, [x29, #-8]
  40a3fc:	ldur	w8, [x29, #-8]
  40a400:	cmp	w8, #0x74
  40a404:	b.ne	40a47c <sqrt@plt+0x86ec>  // b.any
  40a408:	bl	409954 <sqrt@plt+0x7bc4>
  40a40c:	bl	409a3c <sqrt@plt+0x7cac>
  40a410:	stur	w0, [x29, #-8]
  40a414:	ldur	w8, [x29, #-8]
  40a418:	cmp	w8, #0x65
  40a41c:	b.ne	40a46c <sqrt@plt+0x86dc>  // b.any
  40a420:	bl	409954 <sqrt@plt+0x7bc4>
  40a424:	bl	409a3c <sqrt@plt+0x7cac>
  40a428:	stur	w0, [x29, #-8]
  40a42c:	ldur	w8, [x29, #-8]
  40a430:	cmp	w8, #0x72
  40a434:	b.ne	40a45c <sqrt@plt+0x86cc>  // b.any
  40a438:	bl	409954 <sqrt@plt+0x7bc4>
  40a43c:	ldr	x8, [sp, #16]
  40a440:	mov	x0, x8
  40a444:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40a448:	add	x1, x1, #0xdb
  40a44c:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40a450:	mov	w9, #0x13d                 	// #317
  40a454:	stur	w9, [x29, #-4]
  40a458:	b	40ab54 <sqrt@plt+0x8dc4>
  40a45c:	mov	w0, #0x65                  	// #101
  40a460:	mov	w8, wzr
  40a464:	mov	w1, w8
  40a468:	bl	409ba0 <sqrt@plt+0x7e10>
  40a46c:	mov	w0, #0x74                  	// #116
  40a470:	mov	w8, wzr
  40a474:	mov	w1, w8
  40a478:	bl	409ba0 <sqrt@plt+0x7e10>
  40a47c:	mov	w0, #0x6e                  	// #110
  40a480:	mov	w8, wzr
  40a484:	mov	w1, w8
  40a488:	bl	409ba0 <sqrt@plt+0x7e10>
  40a48c:	mov	w0, #0x65                  	// #101
  40a490:	mov	w8, wzr
  40a494:	mov	w1, w8
  40a498:	bl	409ba0 <sqrt@plt+0x7e10>
  40a49c:	ldr	x0, [sp, #16]
  40a4a0:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40a4a4:	add	x1, x1, #0xe3
  40a4a8:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40a4ac:	mov	w8, #0x13d                 	// #317
  40a4b0:	stur	w8, [x29, #-4]
  40a4b4:	b	40ab54 <sqrt@plt+0x8dc4>
  40a4b8:	bl	409954 <sqrt@plt+0x7bc4>
  40a4bc:	bl	409a3c <sqrt@plt+0x7cac>
  40a4c0:	stur	w0, [x29, #-8]
  40a4c4:	ldur	w8, [x29, #-8]
  40a4c8:	cmp	w8, #0x65
  40a4cc:	b.ne	40a4f4 <sqrt@plt+0x8764>  // b.any
  40a4d0:	bl	409954 <sqrt@plt+0x7bc4>
  40a4d4:	ldr	x8, [sp, #16]
  40a4d8:	mov	x0, x8
  40a4dc:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40a4e0:	add	x1, x1, #0xe6
  40a4e4:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40a4e8:	mov	w9, #0x139                 	// #313
  40a4ec:	stur	w9, [x29, #-4]
  40a4f0:	b	40ab54 <sqrt@plt+0x8dc4>
  40a4f4:	ldur	w8, [x29, #-8]
  40a4f8:	cmp	w8, #0x77
  40a4fc:	b.ne	40a524 <sqrt@plt+0x8794>  // b.any
  40a500:	bl	409954 <sqrt@plt+0x7bc4>
  40a504:	ldr	x8, [sp, #16]
  40a508:	mov	x0, x8
  40a50c:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40a510:	add	x1, x1, #0xea
  40a514:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40a518:	mov	w9, #0x13b                 	// #315
  40a51c:	stur	w9, [x29, #-4]
  40a520:	b	40ab54 <sqrt@plt+0x8dc4>
  40a524:	ldr	x0, [sp, #16]
  40a528:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40a52c:	add	x1, x1, #0xee
  40a530:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40a534:	mov	w8, #0x135                 	// #309
  40a538:	stur	w8, [x29, #-4]
  40a53c:	b	40ab54 <sqrt@plt+0x8dc4>
  40a540:	bl	409954 <sqrt@plt+0x7bc4>
  40a544:	bl	409a3c <sqrt@plt+0x7cac>
  40a548:	stur	w0, [x29, #-8]
  40a54c:	ldur	w8, [x29, #-8]
  40a550:	cmp	w8, #0x6e
  40a554:	b.ne	40a5c0 <sqrt@plt+0x8830>  // b.any
  40a558:	bl	409954 <sqrt@plt+0x7bc4>
  40a55c:	bl	409a3c <sqrt@plt+0x7cac>
  40a560:	stur	w0, [x29, #-8]
  40a564:	ldur	w8, [x29, #-8]
  40a568:	cmp	w8, #0x64
  40a56c:	b.ne	40a594 <sqrt@plt+0x8804>  // b.any
  40a570:	bl	409954 <sqrt@plt+0x7bc4>
  40a574:	ldr	x8, [sp, #16]
  40a578:	mov	x0, x8
  40a57c:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40a580:	add	x1, x1, #0xf1
  40a584:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40a588:	mov	w9, #0x13f                 	// #319
  40a58c:	stur	w9, [x29, #-4]
  40a590:	b	40ab54 <sqrt@plt+0x8dc4>
  40a594:	mov	w0, #0x6e                  	// #110
  40a598:	mov	w8, wzr
  40a59c:	mov	w1, w8
  40a5a0:	bl	409ba0 <sqrt@plt+0x7e10>
  40a5a4:	ldr	x0, [sp, #16]
  40a5a8:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40a5ac:	add	x1, x1, #0xf6
  40a5b0:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40a5b4:	mov	w8, #0x136                 	// #310
  40a5b8:	stur	w8, [x29, #-4]
  40a5bc:	b	40ab54 <sqrt@plt+0x8dc4>
  40a5c0:	ldr	x0, [sp, #16]
  40a5c4:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40a5c8:	add	x1, x1, #0xf6
  40a5cc:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40a5d0:	mov	w8, #0x136                 	// #310
  40a5d4:	stur	w8, [x29, #-4]
  40a5d8:	b	40ab54 <sqrt@plt+0x8dc4>
  40a5dc:	bl	409954 <sqrt@plt+0x7bc4>
  40a5e0:	bl	409a3c <sqrt@plt+0x7cac>
  40a5e4:	stur	w0, [x29, #-8]
  40a5e8:	ldur	w8, [x29, #-8]
  40a5ec:	cmp	w8, #0x69
  40a5f0:	b.ne	40a69c <sqrt@plt+0x890c>  // b.any
  40a5f4:	bl	409954 <sqrt@plt+0x7bc4>
  40a5f8:	bl	409a3c <sqrt@plt+0x7cac>
  40a5fc:	stur	w0, [x29, #-8]
  40a600:	ldur	w8, [x29, #-8]
  40a604:	cmp	w8, #0x64
  40a608:	b.ne	40a68c <sqrt@plt+0x88fc>  // b.any
  40a60c:	bl	409954 <sqrt@plt+0x7bc4>
  40a610:	bl	409a3c <sqrt@plt+0x7cac>
  40a614:	stur	w0, [x29, #-8]
  40a618:	ldur	w8, [x29, #-8]
  40a61c:	cmp	w8, #0x74
  40a620:	b.ne	40a670 <sqrt@plt+0x88e0>  // b.any
  40a624:	bl	409954 <sqrt@plt+0x7bc4>
  40a628:	bl	409a3c <sqrt@plt+0x7cac>
  40a62c:	stur	w0, [x29, #-8]
  40a630:	ldur	w8, [x29, #-8]
  40a634:	cmp	w8, #0x68
  40a638:	b.ne	40a660 <sqrt@plt+0x88d0>  // b.any
  40a63c:	bl	409954 <sqrt@plt+0x7bc4>
  40a640:	ldr	x8, [sp, #16]
  40a644:	mov	x0, x8
  40a648:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40a64c:	add	x1, x1, #0xf9
  40a650:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40a654:	mov	w9, #0x143                 	// #323
  40a658:	stur	w9, [x29, #-4]
  40a65c:	b	40ab54 <sqrt@plt+0x8dc4>
  40a660:	mov	w0, #0x74                  	// #116
  40a664:	mov	w8, wzr
  40a668:	mov	w1, w8
  40a66c:	bl	409ba0 <sqrt@plt+0x7e10>
  40a670:	ldr	x0, [sp, #16]
  40a674:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40a678:	add	x1, x1, #0x100
  40a67c:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40a680:	mov	w8, #0x143                 	// #323
  40a684:	stur	w8, [x29, #-4]
  40a688:	b	40ab54 <sqrt@plt+0x8dc4>
  40a68c:	mov	w0, #0x69                  	// #105
  40a690:	mov	w8, wzr
  40a694:	mov	w1, w8
  40a698:	bl	409ba0 <sqrt@plt+0x7e10>
  40a69c:	ldr	x0, [sp, #16]
  40a6a0:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40a6a4:	add	x1, x1, #0x105
  40a6a8:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40a6ac:	mov	w8, #0x137                 	// #311
  40a6b0:	stur	w8, [x29, #-4]
  40a6b4:	b	40ab54 <sqrt@plt+0x8dc4>
  40a6b8:	bl	409954 <sqrt@plt+0x7bc4>
  40a6bc:	bl	409a3c <sqrt@plt+0x7cac>
  40a6c0:	stur	w0, [x29, #-8]
  40a6c4:	ldur	w8, [x29, #-8]
  40a6c8:	cmp	w8, #0x65
  40a6cc:	b.ne	40a6f4 <sqrt@plt+0x8964>  // b.any
  40a6d0:	bl	409954 <sqrt@plt+0x7bc4>
  40a6d4:	ldr	x8, [sp, #16]
  40a6d8:	mov	x0, x8
  40a6dc:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40a6e0:	add	x1, x1, #0x108
  40a6e4:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40a6e8:	mov	w9, #0x13a                 	// #314
  40a6ec:	stur	w9, [x29, #-4]
  40a6f0:	b	40ab54 <sqrt@plt+0x8dc4>
  40a6f4:	ldur	w8, [x29, #-8]
  40a6f8:	cmp	w8, #0x77
  40a6fc:	b.ne	40a724 <sqrt@plt+0x8994>  // b.any
  40a700:	bl	409954 <sqrt@plt+0x7bc4>
  40a704:	ldr	x8, [sp, #16]
  40a708:	mov	x0, x8
  40a70c:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40a710:	add	x1, x1, #0x10c
  40a714:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40a718:	mov	w9, #0x13c                 	// #316
  40a71c:	stur	w9, [x29, #-4]
  40a720:	b	40ab54 <sqrt@plt+0x8dc4>
  40a724:	ldur	w8, [x29, #-8]
  40a728:	cmp	w8, #0x74
  40a72c:	b.ne	40a7cc <sqrt@plt+0x8a3c>  // b.any
  40a730:	bl	409954 <sqrt@plt+0x7bc4>
  40a734:	bl	409a3c <sqrt@plt+0x7cac>
  40a738:	stur	w0, [x29, #-8]
  40a73c:	ldur	w8, [x29, #-8]
  40a740:	cmp	w8, #0x61
  40a744:	b.ne	40a7bc <sqrt@plt+0x8a2c>  // b.any
  40a748:	bl	409954 <sqrt@plt+0x7bc4>
  40a74c:	bl	409a3c <sqrt@plt+0x7cac>
  40a750:	stur	w0, [x29, #-8]
  40a754:	ldur	w8, [x29, #-8]
  40a758:	cmp	w8, #0x72
  40a75c:	b.ne	40a7ac <sqrt@plt+0x8a1c>  // b.any
  40a760:	bl	409954 <sqrt@plt+0x7bc4>
  40a764:	bl	409a3c <sqrt@plt+0x7cac>
  40a768:	stur	w0, [x29, #-8]
  40a76c:	ldur	w8, [x29, #-8]
  40a770:	cmp	w8, #0x74
  40a774:	b.ne	40a79c <sqrt@plt+0x8a0c>  // b.any
  40a778:	bl	409954 <sqrt@plt+0x7bc4>
  40a77c:	ldr	x8, [sp, #16]
  40a780:	mov	x0, x8
  40a784:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40a788:	add	x1, x1, #0x110
  40a78c:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40a790:	mov	w9, #0x13e                 	// #318
  40a794:	stur	w9, [x29, #-4]
  40a798:	b	40ab54 <sqrt@plt+0x8dc4>
  40a79c:	mov	w0, #0x72                  	// #114
  40a7a0:	mov	w8, wzr
  40a7a4:	mov	w1, w8
  40a7a8:	bl	409ba0 <sqrt@plt+0x7e10>
  40a7ac:	mov	w0, #0x61                  	// #97
  40a7b0:	mov	w8, wzr
  40a7b4:	mov	w1, w8
  40a7b8:	bl	409ba0 <sqrt@plt+0x7e10>
  40a7bc:	mov	w0, #0x74                  	// #116
  40a7c0:	mov	w8, wzr
  40a7c4:	mov	w1, w8
  40a7c8:	bl	409ba0 <sqrt@plt+0x7e10>
  40a7cc:	ldr	x0, [sp, #16]
  40a7d0:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40a7d4:	add	x1, x1, #0x117
  40a7d8:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40a7dc:	mov	w8, #0x138                 	// #312
  40a7e0:	stur	w8, [x29, #-4]
  40a7e4:	b	40ab54 <sqrt@plt+0x8dc4>
  40a7e8:	bl	409954 <sqrt@plt+0x7bc4>
  40a7ec:	bl	409a3c <sqrt@plt+0x7cac>
  40a7f0:	stur	w0, [x29, #-8]
  40a7f4:	ldur	w8, [x29, #-8]
  40a7f8:	cmp	w8, #0x6f
  40a7fc:	b.ne	40a84c <sqrt@plt+0x8abc>  // b.any
  40a800:	bl	409954 <sqrt@plt+0x7bc4>
  40a804:	bl	409a3c <sqrt@plt+0x7cac>
  40a808:	stur	w0, [x29, #-8]
  40a80c:	ldur	w8, [x29, #-8]
  40a810:	cmp	w8, #0x70
  40a814:	b.ne	40a83c <sqrt@plt+0x8aac>  // b.any
  40a818:	bl	409954 <sqrt@plt+0x7bc4>
  40a81c:	ldr	x8, [sp, #16]
  40a820:	mov	x0, x8
  40a824:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40a828:	add	x1, x1, #0x11a
  40a82c:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40a830:	mov	w9, #0x135                 	// #309
  40a834:	stur	w9, [x29, #-4]
  40a838:	b	40ab54 <sqrt@plt+0x8dc4>
  40a83c:	mov	w0, #0x6f                  	// #111
  40a840:	mov	w8, wzr
  40a844:	mov	w1, w8
  40a848:	bl	409ba0 <sqrt@plt+0x7e10>
  40a84c:	ldr	x0, [sp, #16]
  40a850:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40a854:	add	x1, x1, #0x11f
  40a858:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40a85c:	mov	w8, #0x135                 	// #309
  40a860:	stur	w8, [x29, #-4]
  40a864:	b	40ab54 <sqrt@plt+0x8dc4>
  40a868:	bl	409954 <sqrt@plt+0x7bc4>
  40a86c:	bl	409a3c <sqrt@plt+0x7cac>
  40a870:	stur	w0, [x29, #-8]
  40a874:	ldur	w8, [x29, #-8]
  40a878:	cmp	w8, #0x65
  40a87c:	b.ne	40a8f4 <sqrt@plt+0x8b64>  // b.any
  40a880:	bl	409954 <sqrt@plt+0x7bc4>
  40a884:	bl	409a3c <sqrt@plt+0x7cac>
  40a888:	stur	w0, [x29, #-8]
  40a88c:	ldur	w8, [x29, #-8]
  40a890:	cmp	w8, #0x66
  40a894:	b.ne	40a8e4 <sqrt@plt+0x8b54>  // b.any
  40a898:	bl	409954 <sqrt@plt+0x7bc4>
  40a89c:	bl	409a3c <sqrt@plt+0x7cac>
  40a8a0:	stur	w0, [x29, #-8]
  40a8a4:	ldur	w8, [x29, #-8]
  40a8a8:	cmp	w8, #0x74
  40a8ac:	b.ne	40a8d4 <sqrt@plt+0x8b44>  // b.any
  40a8b0:	bl	409954 <sqrt@plt+0x7bc4>
  40a8b4:	ldr	x8, [sp, #16]
  40a8b8:	mov	x0, x8
  40a8bc:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40a8c0:	add	x1, x1, #0x122
  40a8c4:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40a8c8:	mov	w9, #0x137                 	// #311
  40a8cc:	stur	w9, [x29, #-4]
  40a8d0:	b	40ab54 <sqrt@plt+0x8dc4>
  40a8d4:	mov	w0, #0x66                  	// #102
  40a8d8:	mov	w8, wzr
  40a8dc:	mov	w1, w8
  40a8e0:	bl	409ba0 <sqrt@plt+0x7e10>
  40a8e4:	mov	w0, #0x65                  	// #101
  40a8e8:	mov	w8, wzr
  40a8ec:	mov	w1, w8
  40a8f0:	bl	409ba0 <sqrt@plt+0x7e10>
  40a8f4:	ldr	x0, [sp, #16]
  40a8f8:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40a8fc:	add	x1, x1, #0x128
  40a900:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40a904:	mov	w8, #0x137                 	// #311
  40a908:	stur	w8, [x29, #-4]
  40a90c:	b	40ab54 <sqrt@plt+0x8dc4>
  40a910:	bl	409954 <sqrt@plt+0x7bc4>
  40a914:	bl	409a3c <sqrt@plt+0x7cac>
  40a918:	stur	w0, [x29, #-8]
  40a91c:	ldur	w8, [x29, #-8]
  40a920:	cmp	w8, #0x61
  40a924:	b.ne	40a978 <sqrt@plt+0x8be8>  // b.any
  40a928:	bl	409954 <sqrt@plt+0x7bc4>
  40a92c:	bl	409a3c <sqrt@plt+0x7cac>
  40a930:	stur	w0, [x29, #-8]
  40a934:	ldur	w8, [x29, #-8]
  40a938:	cmp	w8, #0x64
  40a93c:	b.ne	40a964 <sqrt@plt+0x8bd4>  // b.any
  40a940:	bl	409954 <sqrt@plt+0x7bc4>
  40a944:	ldr	x8, [sp, #16]
  40a948:	mov	x0, x8
  40a94c:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40a950:	add	x1, x1, #0x12b
  40a954:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40a958:	mov	w9, #0x144                 	// #324
  40a95c:	stur	w9, [x29, #-4]
  40a960:	b	40ab54 <sqrt@plt+0x8dc4>
  40a964:	mov	w0, #0x61                  	// #97
  40a968:	mov	w8, wzr
  40a96c:	mov	w1, w8
  40a970:	bl	409ba0 <sqrt@plt+0x7e10>
  40a974:	b	40aa20 <sqrt@plt+0x8c90>
  40a978:	ldur	w8, [x29, #-8]
  40a97c:	cmp	w8, #0x69
  40a980:	b.ne	40aa20 <sqrt@plt+0x8c90>  // b.any
  40a984:	bl	409954 <sqrt@plt+0x7bc4>
  40a988:	bl	409a3c <sqrt@plt+0x7cac>
  40a98c:	stur	w0, [x29, #-8]
  40a990:	ldur	w8, [x29, #-8]
  40a994:	cmp	w8, #0x67
  40a998:	b.ne	40aa10 <sqrt@plt+0x8c80>  // b.any
  40a99c:	bl	409954 <sqrt@plt+0x7bc4>
  40a9a0:	bl	409a3c <sqrt@plt+0x7cac>
  40a9a4:	stur	w0, [x29, #-8]
  40a9a8:	ldur	w8, [x29, #-8]
  40a9ac:	cmp	w8, #0x68
  40a9b0:	b.ne	40aa00 <sqrt@plt+0x8c70>  // b.any
  40a9b4:	bl	409954 <sqrt@plt+0x7bc4>
  40a9b8:	bl	409a3c <sqrt@plt+0x7cac>
  40a9bc:	stur	w0, [x29, #-8]
  40a9c0:	ldur	w8, [x29, #-8]
  40a9c4:	cmp	w8, #0x74
  40a9c8:	b.ne	40a9f0 <sqrt@plt+0x8c60>  // b.any
  40a9cc:	bl	409954 <sqrt@plt+0x7bc4>
  40a9d0:	ldr	x8, [sp, #16]
  40a9d4:	mov	x0, x8
  40a9d8:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40a9dc:	add	x1, x1, #0x130
  40a9e0:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40a9e4:	mov	w9, #0x136                 	// #310
  40a9e8:	stur	w9, [x29, #-4]
  40a9ec:	b	40ab54 <sqrt@plt+0x8dc4>
  40a9f0:	mov	w0, #0x68                  	// #104
  40a9f4:	mov	w8, wzr
  40a9f8:	mov	w1, w8
  40a9fc:	bl	409ba0 <sqrt@plt+0x7e10>
  40aa00:	mov	w0, #0x67                  	// #103
  40aa04:	mov	w8, wzr
  40aa08:	mov	w1, w8
  40aa0c:	bl	409ba0 <sqrt@plt+0x7e10>
  40aa10:	mov	w0, #0x69                  	// #105
  40aa14:	mov	w8, wzr
  40aa18:	mov	w1, w8
  40aa1c:	bl	409ba0 <sqrt@plt+0x7e10>
  40aa20:	ldr	x0, [sp, #16]
  40aa24:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40aa28:	add	x1, x1, #0x137
  40aa2c:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40aa30:	mov	w8, #0x136                 	// #310
  40aa34:	stur	w8, [x29, #-4]
  40aa38:	b	40ab54 <sqrt@plt+0x8dc4>
  40aa3c:	bl	409954 <sqrt@plt+0x7bc4>
  40aa40:	bl	409a3c <sqrt@plt+0x7cac>
  40aa44:	stur	w0, [x29, #-8]
  40aa48:	ldur	w8, [x29, #-8]
  40aa4c:	cmp	w8, #0x6f
  40aa50:	b.ne	40ab24 <sqrt@plt+0x8d94>  // b.any
  40aa54:	bl	409954 <sqrt@plt+0x7bc4>
  40aa58:	bl	409a3c <sqrt@plt+0x7cac>
  40aa5c:	stur	w0, [x29, #-8]
  40aa60:	ldur	w8, [x29, #-8]
  40aa64:	cmp	w8, #0x74
  40aa68:	b.ne	40ab14 <sqrt@plt+0x8d84>  // b.any
  40aa6c:	bl	409954 <sqrt@plt+0x7bc4>
  40aa70:	bl	409a3c <sqrt@plt+0x7cac>
  40aa74:	stur	w0, [x29, #-8]
  40aa78:	ldur	w8, [x29, #-8]
  40aa7c:	cmp	w8, #0x74
  40aa80:	b.ne	40aaf8 <sqrt@plt+0x8d68>  // b.any
  40aa84:	bl	409954 <sqrt@plt+0x7bc4>
  40aa88:	bl	409a3c <sqrt@plt+0x7cac>
  40aa8c:	stur	w0, [x29, #-8]
  40aa90:	ldur	w8, [x29, #-8]
  40aa94:	cmp	w8, #0x6f
  40aa98:	b.ne	40aae8 <sqrt@plt+0x8d58>  // b.any
  40aa9c:	bl	409954 <sqrt@plt+0x7bc4>
  40aaa0:	bl	409a3c <sqrt@plt+0x7cac>
  40aaa4:	stur	w0, [x29, #-8]
  40aaa8:	ldur	w8, [x29, #-8]
  40aaac:	cmp	w8, #0x6d
  40aab0:	b.ne	40aad8 <sqrt@plt+0x8d48>  // b.any
  40aab4:	bl	409954 <sqrt@plt+0x7bc4>
  40aab8:	ldr	x8, [sp, #16]
  40aabc:	mov	x0, x8
  40aac0:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40aac4:	add	x1, x1, #0x13a
  40aac8:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40aacc:	mov	w9, #0x138                 	// #312
  40aad0:	stur	w9, [x29, #-4]
  40aad4:	b	40ab54 <sqrt@plt+0x8dc4>
  40aad8:	mov	w0, #0x6f                  	// #111
  40aadc:	mov	w8, wzr
  40aae0:	mov	w1, w8
  40aae4:	bl	409ba0 <sqrt@plt+0x7e10>
  40aae8:	mov	w0, #0x74                  	// #116
  40aaec:	mov	w8, wzr
  40aaf0:	mov	w1, w8
  40aaf4:	bl	409ba0 <sqrt@plt+0x7e10>
  40aaf8:	ldr	x0, [sp, #16]
  40aafc:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40ab00:	add	x1, x1, #0x142
  40ab04:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40ab08:	mov	w8, #0x138                 	// #312
  40ab0c:	stur	w8, [x29, #-4]
  40ab10:	b	40ab54 <sqrt@plt+0x8dc4>
  40ab14:	mov	w0, #0x6f                  	// #111
  40ab18:	mov	w8, wzr
  40ab1c:	mov	w1, w8
  40ab20:	bl	409ba0 <sqrt@plt+0x7e10>
  40ab24:	ldr	x0, [sp, #16]
  40ab28:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40ab2c:	add	x1, x1, #0x147
  40ab30:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40ab34:	mov	w8, #0x138                 	// #312
  40ab38:	stur	w8, [x29, #-4]
  40ab3c:	b	40ab54 <sqrt@plt+0x8dc4>
  40ab40:	ldr	x0, [sp, #16]
  40ab44:	mov	w1, #0x2e                  	// #46
  40ab48:	bl	422ca8 <_ZdlPvm@@Base+0x5f0>
  40ab4c:	mov	w8, #0x2e                  	// #46
  40ab50:	stur	w8, [x29, #-4]
  40ab54:	ldur	w0, [x29, #-4]
  40ab58:	ldp	x29, x30, [sp, #32]
  40ab5c:	add	sp, sp, #0x30
  40ab60:	ret
  40ab64:	sub	sp, sp, #0xe0
  40ab68:	stp	x29, x30, [sp, #208]
  40ab6c:	add	x29, sp, #0xd0
  40ab70:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  40ab74:	add	x8, x8, #0x70
  40ab78:	adrp	x9, 442000 <stderr@@GLIBC_2.17+0x2430>
  40ab7c:	add	x9, x9, #0x469
  40ab80:	adrp	x10, 440000 <stderr@@GLIBC_2.17+0x430>
  40ab84:	add	x10, x10, #0x90
  40ab88:	adrp	x11, 440000 <stderr@@GLIBC_2.17+0x430>
  40ab8c:	add	x11, x11, #0x98
  40ab90:	adrp	x12, 440000 <stderr@@GLIBC_2.17+0x430>
  40ab94:	add	x12, x12, #0x80
  40ab98:	adrp	x13, 442000 <stderr@@GLIBC_2.17+0x2430>
  40ab9c:	add	x13, x13, #0xc70
  40aba0:	stur	w0, [x29, #-8]
  40aba4:	mov	x0, x8
  40aba8:	stur	x8, [x29, #-96]
  40abac:	str	x9, [sp, #104]
  40abb0:	str	x10, [sp, #96]
  40abb4:	str	x11, [sp, #88]
  40abb8:	str	x12, [sp, #80]
  40abbc:	str	x13, [sp, #72]
  40abc0:	bl	4235a8 <_ZdlPvm@@Base+0xef0>
  40abc4:	stur	wzr, [x29, #-12]
  40abc8:	bl	40e204 <sqrt@plt+0xc474>
  40abcc:	stur	w0, [x29, #-16]
  40abd0:	bl	409954 <sqrt@plt+0x7bc4>
  40abd4:	stur	w0, [x29, #-20]
  40abd8:	ldur	w8, [x29, #-16]
  40abdc:	cbz	w8, 40ac6c <sqrt@plt+0x8edc>
  40abe0:	ldur	w8, [x29, #-20]
  40abe4:	adrp	x9, 43f000 <_Znam@GLIBCXX_3.4>
  40abe8:	add	x9, x9, #0xa94
  40abec:	ldr	w10, [x9]
  40abf0:	cmp	w8, w10
  40abf4:	b.ne	40ac6c <sqrt@plt+0x8edc>  // b.any
  40abf8:	ldr	x0, [sp, #80]
  40abfc:	bl	4235a8 <_ZdlPvm@@Base+0xef0>
  40ac00:	ldur	w8, [x29, #-20]
  40ac04:	ldr	x0, [sp, #80]
  40ac08:	mov	w1, w8
  40ac0c:	bl	407fb0 <sqrt@plt+0x6220>
  40ac10:	bl	409a3c <sqrt@plt+0x7cac>
  40ac14:	stur	w0, [x29, #-20]
  40ac18:	ldur	w8, [x29, #-20]
  40ac1c:	mov	w9, #0xffffffff            	// #-1
  40ac20:	cmp	w8, w9
  40ac24:	b.eq	40ac34 <sqrt@plt+0x8ea4>  // b.none
  40ac28:	ldur	w8, [x29, #-20]
  40ac2c:	cmp	w8, #0xa
  40ac30:	b.ne	40ac38 <sqrt@plt+0x8ea8>  // b.any
  40ac34:	b	40ac54 <sqrt@plt+0x8ec4>
  40ac38:	bl	409954 <sqrt@plt+0x7bc4>
  40ac3c:	ldur	w8, [x29, #-20]
  40ac40:	ldr	x9, [sp, #80]
  40ac44:	mov	x0, x9
  40ac48:	mov	w1, w8
  40ac4c:	bl	407fb0 <sqrt@plt+0x6220>
  40ac50:	b	40ac10 <sqrt@plt+0x8e80>
  40ac54:	ldur	x0, [x29, #-96]
  40ac58:	ldr	x1, [sp, #80]
  40ac5c:	bl	422adc <_ZdlPvm@@Base+0x424>
  40ac60:	mov	w8, #0x106                 	// #262
  40ac64:	stur	w8, [x29, #-4]
  40ac68:	b	40ba8c <sqrt@plt+0x9cfc>
  40ac6c:	ldur	w8, [x29, #-20]
  40ac70:	add	w8, w8, #0x1
  40ac74:	mov	w9, w8
  40ac78:	ubfx	x9, x9, #0, #32
  40ac7c:	cmp	x9, #0x7d
  40ac80:	str	x9, [sp, #64]
  40ac84:	b.hi	40b860 <sqrt@plt+0x9ad0>  // b.pmore
  40ac88:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  40ac8c:	add	x8, x8, #0x768
  40ac90:	ldr	x11, [sp, #64]
  40ac94:	ldrsw	x10, [x8, x11, lsl #2]
  40ac98:	add	x9, x8, x10
  40ac9c:	br	x9
  40aca0:	mov	w8, #0xffffffff            	// #-1
  40aca4:	stur	w8, [x29, #-4]
  40aca8:	b	40ba8c <sqrt@plt+0x9cfc>
  40acac:	b	40ba88 <sqrt@plt+0x9cf8>
  40acb0:	bl	409a3c <sqrt@plt+0x7cac>
  40acb4:	stur	w0, [x29, #-24]
  40acb8:	ldur	w8, [x29, #-24]
  40acbc:	cmp	w8, #0xa
  40acc0:	b.eq	40acdc <sqrt@plt+0x8f4c>  // b.none
  40acc4:	ldur	x0, [x29, #-96]
  40acc8:	mov	w1, #0x5c                  	// #92
  40accc:	bl	422ca8 <_ZdlPvm@@Base+0x5f0>
  40acd0:	mov	w8, #0x5c                  	// #92
  40acd4:	stur	w8, [x29, #-4]
  40acd8:	b	40ba8c <sqrt@plt+0x9cfc>
  40acdc:	bl	409954 <sqrt@plt+0x7bc4>
  40ace0:	b	40ba88 <sqrt@plt+0x9cf8>
  40ace4:	bl	409954 <sqrt@plt+0x7bc4>
  40ace8:	stur	w0, [x29, #-20]
  40acec:	ldur	w8, [x29, #-20]
  40acf0:	mov	w9, #0x0                   	// #0
  40acf4:	cmp	w8, #0xa
  40acf8:	str	w9, [sp, #60]
  40acfc:	b.eq	40ad14 <sqrt@plt+0x8f84>  // b.none
  40ad00:	ldur	w8, [x29, #-20]
  40ad04:	mov	w9, #0xffffffff            	// #-1
  40ad08:	cmp	w8, w9
  40ad0c:	cset	w8, ne  // ne = any
  40ad10:	str	w8, [sp, #60]
  40ad14:	ldr	w8, [sp, #60]
  40ad18:	tbnz	w8, #0, 40ace4 <sqrt@plt+0x8f54>
  40ad1c:	ldur	w8, [x29, #-20]
  40ad20:	cmp	w8, #0xa
  40ad24:	b.ne	40ad34 <sqrt@plt+0x8fa4>  // b.any
  40ad28:	ldur	x0, [x29, #-96]
  40ad2c:	mov	w1, #0xa                   	// #10
  40ad30:	bl	422ca8 <_ZdlPvm@@Base+0x5f0>
  40ad34:	ldur	w8, [x29, #-20]
  40ad38:	stur	w8, [x29, #-4]
  40ad3c:	b	40ba8c <sqrt@plt+0x9cfc>
  40ad40:	ldur	x0, [x29, #-96]
  40ad44:	mov	w1, #0x22                  	// #34
  40ad48:	bl	422ca8 <_ZdlPvm@@Base+0x5f0>
  40ad4c:	ldr	x8, [sp, #80]
  40ad50:	mov	x0, x8
  40ad54:	bl	4235a8 <_ZdlPvm@@Base+0xef0>
  40ad58:	bl	409954 <sqrt@plt+0x7bc4>
  40ad5c:	stur	w0, [x29, #-20]
  40ad60:	ldur	w8, [x29, #-20]
  40ad64:	cmp	w8, #0x5c
  40ad68:	b.ne	40adcc <sqrt@plt+0x903c>  // b.any
  40ad6c:	ldur	x0, [x29, #-96]
  40ad70:	mov	w1, #0x5c                  	// #92
  40ad74:	bl	407fb0 <sqrt@plt+0x6220>
  40ad78:	bl	409a3c <sqrt@plt+0x7cac>
  40ad7c:	stur	w0, [x29, #-20]
  40ad80:	ldur	w8, [x29, #-20]
  40ad84:	cmp	w8, #0x22
  40ad88:	b.ne	40adbc <sqrt@plt+0x902c>  // b.any
  40ad8c:	bl	409954 <sqrt@plt+0x7bc4>
  40ad90:	ldr	x8, [sp, #80]
  40ad94:	mov	x0, x8
  40ad98:	mov	w9, #0x22                  	// #34
  40ad9c:	mov	w1, w9
  40ada0:	str	w9, [sp, #56]
  40ada4:	bl	407fb0 <sqrt@plt+0x6220>
  40ada8:	ldur	x8, [x29, #-96]
  40adac:	mov	x0, x8
  40adb0:	ldr	w1, [sp, #56]
  40adb4:	bl	407fb0 <sqrt@plt+0x6220>
  40adb8:	b	40adc8 <sqrt@plt+0x9038>
  40adbc:	ldr	x0, [sp, #80]
  40adc0:	mov	w1, #0x5c                  	// #92
  40adc4:	bl	407fb0 <sqrt@plt+0x6220>
  40adc8:	b	40ae60 <sqrt@plt+0x90d0>
  40adcc:	ldur	w8, [x29, #-20]
  40add0:	cmp	w8, #0xa
  40add4:	b.ne	40adf4 <sqrt@plt+0x9064>  // b.any
  40add8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40addc:	add	x0, x0, #0x14a
  40ade0:	ldr	x1, [sp, #72]
  40ade4:	ldr	x2, [sp, #72]
  40ade8:	ldr	x3, [sp, #72]
  40adec:	bl	420560 <sqrt@plt+0x1e7d0>
  40adf0:	b	40ae64 <sqrt@plt+0x90d4>
  40adf4:	ldur	w8, [x29, #-20]
  40adf8:	mov	w9, #0xffffffff            	// #-1
  40adfc:	cmp	w8, w9
  40ae00:	b.ne	40ae20 <sqrt@plt+0x9090>  // b.any
  40ae04:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40ae08:	add	x0, x0, #0x15c
  40ae0c:	ldr	x1, [sp, #72]
  40ae10:	ldr	x2, [sp, #72]
  40ae14:	ldr	x3, [sp, #72]
  40ae18:	bl	420560 <sqrt@plt+0x1e7d0>
  40ae1c:	b	40ae64 <sqrt@plt+0x90d4>
  40ae20:	ldur	w8, [x29, #-20]
  40ae24:	cmp	w8, #0x22
  40ae28:	b.ne	40ae3c <sqrt@plt+0x90ac>  // b.any
  40ae2c:	ldur	x0, [x29, #-96]
  40ae30:	mov	w1, #0x22                  	// #34
  40ae34:	bl	407fb0 <sqrt@plt+0x6220>
  40ae38:	b	40ae64 <sqrt@plt+0x90d4>
  40ae3c:	ldur	w8, [x29, #-20]
  40ae40:	ldur	x0, [x29, #-96]
  40ae44:	mov	w1, w8
  40ae48:	bl	407fb0 <sqrt@plt+0x6220>
  40ae4c:	ldur	w8, [x29, #-20]
  40ae50:	ldr	x9, [sp, #80]
  40ae54:	mov	x0, x9
  40ae58:	mov	w1, w8
  40ae5c:	bl	407fb0 <sqrt@plt+0x6220>
  40ae60:	b	40ad58 <sqrt@plt+0x8fc8>
  40ae64:	mov	w8, #0x105                 	// #261
  40ae68:	stur	w8, [x29, #-4]
  40ae6c:	b	40ba8c <sqrt@plt+0x9cfc>
  40ae70:	stur	wzr, [x29, #-28]
  40ae74:	stur	wzr, [x29, #-12]
  40ae78:	ldur	w8, [x29, #-12]
  40ae7c:	mov	w9, #0xcccb                	// #52427
  40ae80:	movk	w9, #0xccc, lsl #16
  40ae84:	cmp	w8, w9
  40ae88:	b.le	40ae98 <sqrt@plt+0x9108>
  40ae8c:	mov	w8, #0x1                   	// #1
  40ae90:	stur	w8, [x29, #-28]
  40ae94:	b	40af08 <sqrt@plt+0x9178>
  40ae98:	ldur	w8, [x29, #-12]
  40ae9c:	mov	w9, #0xa                   	// #10
  40aea0:	mul	w8, w8, w9
  40aea4:	stur	w8, [x29, #-12]
  40aea8:	ldur	w8, [x29, #-20]
  40aeac:	subs	w8, w8, #0x30
  40aeb0:	ldur	w9, [x29, #-12]
  40aeb4:	add	w8, w9, w8
  40aeb8:	stur	w8, [x29, #-12]
  40aebc:	ldur	w8, [x29, #-20]
  40aec0:	ldur	x0, [x29, #-96]
  40aec4:	mov	w1, w8
  40aec8:	bl	407fb0 <sqrt@plt+0x6220>
  40aecc:	bl	409a3c <sqrt@plt+0x7cac>
  40aed0:	stur	w0, [x29, #-20]
  40aed4:	ldur	w8, [x29, #-20]
  40aed8:	mov	w9, #0xffffffff            	// #-1
  40aedc:	cmp	w8, w9
  40aee0:	b.eq	40aef8 <sqrt@plt+0x9168>  // b.none
  40aee4:	ldur	w8, [x29, #-20]
  40aee8:	ldr	x0, [sp, #104]
  40aeec:	mov	w1, w8
  40aef0:	bl	40e1e0 <sqrt@plt+0xc450>
  40aef4:	cbnz	w0, 40aefc <sqrt@plt+0x916c>
  40aef8:	b	40af08 <sqrt@plt+0x9178>
  40aefc:	bl	409954 <sqrt@plt+0x7bc4>
  40af00:	stur	w0, [x29, #-20]
  40af04:	b	40ae78 <sqrt@plt+0x90e8>
  40af08:	ldur	w8, [x29, #-12]
  40af0c:	scvtf	d0, w8
  40af10:	ldr	x9, [sp, #96]
  40af14:	str	d0, [x9]
  40af18:	ldur	w8, [x29, #-28]
  40af1c:	cbz	w8, 40afdc <sqrt@plt+0x924c>
  40af20:	ldr	x8, [sp, #96]
  40af24:	ldr	d0, [x8]
  40af28:	fmov	d1, #1.000000000000000000e+01
  40af2c:	fmul	d0, d0, d1
  40af30:	str	d0, [x8]
  40af34:	ldur	w9, [x29, #-20]
  40af38:	subs	w9, w9, #0x30
  40af3c:	scvtf	d0, w9
  40af40:	ldr	d1, [x8]
  40af44:	fadd	d0, d1, d0
  40af48:	str	d0, [x8]
  40af4c:	ldur	w9, [x29, #-20]
  40af50:	ldur	x0, [x29, #-96]
  40af54:	mov	w1, w9
  40af58:	bl	407fb0 <sqrt@plt+0x6220>
  40af5c:	bl	409a3c <sqrt@plt+0x7cac>
  40af60:	stur	w0, [x29, #-20]
  40af64:	ldur	w9, [x29, #-20]
  40af68:	mov	w10, #0xffffffff            	// #-1
  40af6c:	cmp	w9, w10
  40af70:	b.eq	40af88 <sqrt@plt+0x91f8>  // b.none
  40af74:	ldur	w8, [x29, #-20]
  40af78:	ldr	x0, [sp, #104]
  40af7c:	mov	w1, w8
  40af80:	bl	40e1e0 <sqrt@plt+0xc450>
  40af84:	cbnz	w0, 40af8c <sqrt@plt+0x91fc>
  40af88:	b	40af98 <sqrt@plt+0x9208>
  40af8c:	bl	409954 <sqrt@plt+0x7bc4>
  40af90:	stur	w0, [x29, #-20]
  40af94:	b	40af20 <sqrt@plt+0x9190>
  40af98:	ldr	x8, [sp, #96]
  40af9c:	ldr	x9, [x8]
  40afa0:	stur	x9, [x29, #-40]
  40afa4:	ldr	d0, [x8]
  40afa8:	mov	x9, #0xffffffc00000        	// #281474972516352
  40afac:	movk	x9, #0x41df, lsl #48
  40afb0:	fmov	d1, x9
  40afb4:	fcmp	d0, d1
  40afb8:	cset	w10, gt
  40afbc:	tbnz	w10, #0, 40afc4 <sqrt@plt+0x9234>
  40afc0:	b	40afd0 <sqrt@plt+0x9240>
  40afc4:	mov	w8, #0x7fffffff            	// #2147483647
  40afc8:	stur	w8, [x29, #-12]
  40afcc:	b	40afdc <sqrt@plt+0x924c>
  40afd0:	ldur	d0, [x29, #-40]
  40afd4:	fcvtzs	w8, d0
  40afd8:	stur	w8, [x29, #-12]
  40afdc:	ldur	w8, [x29, #-20]
  40afe0:	subs	w8, w8, #0x2e
  40afe4:	mov	w9, w8
  40afe8:	ubfx	x9, x9, #0, #32
  40afec:	cmp	x9, #0x46
  40aff0:	str	x9, [sp, #48]
  40aff4:	b.hi	40b4cc <sqrt@plt+0x973c>  // b.pmore
  40aff8:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  40affc:	add	x8, x8, #0x960
  40b000:	ldr	x11, [sp, #48]
  40b004:	ldrsw	x10, [x8, x11, lsl #2]
  40b008:	add	x9, x8, x10
  40b00c:	br	x9
  40b010:	ldur	w8, [x29, #-20]
  40b014:	ldur	x0, [x29, #-96]
  40b018:	mov	w1, w8
  40b01c:	bl	407fb0 <sqrt@plt+0x6220>
  40b020:	bl	409954 <sqrt@plt+0x7bc4>
  40b024:	mov	w8, #0x104                 	// #260
  40b028:	stur	w8, [x29, #-4]
  40b02c:	b	40ba8c <sqrt@plt+0x9cfc>
  40b030:	ldur	x0, [x29, #-96]
  40b034:	mov	w1, #0x2e                  	// #46
  40b038:	bl	407fb0 <sqrt@plt+0x6220>
  40b03c:	bl	409954 <sqrt@plt+0x7bc4>
  40b040:	fmov	d0, #1.000000000000000000e+00
  40b044:	stur	d0, [x29, #-48]
  40b048:	bl	409a3c <sqrt@plt+0x7cac>
  40b04c:	stur	w0, [x29, #-20]
  40b050:	ldur	w8, [x29, #-20]
  40b054:	mov	w9, #0xffffffff            	// #-1
  40b058:	cmp	w8, w9
  40b05c:	b.eq	40b074 <sqrt@plt+0x92e4>  // b.none
  40b060:	ldur	w8, [x29, #-20]
  40b064:	ldr	x0, [sp, #104]
  40b068:	mov	w1, w8
  40b06c:	bl	40e1e0 <sqrt@plt+0xc450>
  40b070:	cbnz	w0, 40b078 <sqrt@plt+0x92e8>
  40b074:	b	40b0d4 <sqrt@plt+0x9344>
  40b078:	bl	409954 <sqrt@plt+0x7bc4>
  40b07c:	ldur	w8, [x29, #-20]
  40b080:	ldur	x9, [x29, #-96]
  40b084:	mov	x0, x9
  40b088:	mov	w1, w8
  40b08c:	bl	407fb0 <sqrt@plt+0x6220>
  40b090:	ldur	d0, [x29, #-48]
  40b094:	fmov	d1, #1.000000000000000000e+01
  40b098:	fdiv	d0, d0, d1
  40b09c:	stur	d0, [x29, #-48]
  40b0a0:	ldur	w8, [x29, #-20]
  40b0a4:	cmp	w8, #0x30
  40b0a8:	b.eq	40b0d0 <sqrt@plt+0x9340>  // b.none
  40b0ac:	ldur	d0, [x29, #-48]
  40b0b0:	ldur	w8, [x29, #-20]
  40b0b4:	subs	w8, w8, #0x30
  40b0b8:	scvtf	d1, w8
  40b0bc:	fmul	d0, d0, d1
  40b0c0:	ldr	x9, [sp, #96]
  40b0c4:	ldr	d1, [x9]
  40b0c8:	fadd	d0, d1, d0
  40b0cc:	str	d0, [x9]
  40b0d0:	b	40b048 <sqrt@plt+0x92b8>
  40b0d4:	ldur	w8, [x29, #-20]
  40b0d8:	cmp	w8, #0x65
  40b0dc:	b.eq	40b124 <sqrt@plt+0x9394>  // b.none
  40b0e0:	ldur	w8, [x29, #-20]
  40b0e4:	cmp	w8, #0x45
  40b0e8:	b.eq	40b124 <sqrt@plt+0x9394>  // b.none
  40b0ec:	ldur	w8, [x29, #-20]
  40b0f0:	cmp	w8, #0x69
  40b0f4:	b.eq	40b104 <sqrt@plt+0x9374>  // b.none
  40b0f8:	ldur	w8, [x29, #-20]
  40b0fc:	cmp	w8, #0x49
  40b100:	b.ne	40b118 <sqrt@plt+0x9388>  // b.any
  40b104:	ldur	w8, [x29, #-20]
  40b108:	ldur	x0, [x29, #-96]
  40b10c:	mov	w1, w8
  40b110:	bl	407fb0 <sqrt@plt+0x6220>
  40b114:	bl	409954 <sqrt@plt+0x7bc4>
  40b118:	mov	w8, #0x104                 	// #260
  40b11c:	stur	w8, [x29, #-4]
  40b120:	b	40ba8c <sqrt@plt+0x9cfc>
  40b124:	ldur	w8, [x29, #-20]
  40b128:	stur	w8, [x29, #-52]
  40b12c:	bl	409954 <sqrt@plt+0x7bc4>
  40b130:	bl	409a3c <sqrt@plt+0x7cac>
  40b134:	stur	w0, [x29, #-20]
  40b138:	mov	w8, #0x2b                  	// #43
  40b13c:	stur	w8, [x29, #-56]
  40b140:	ldur	w8, [x29, #-20]
  40b144:	cmp	w8, #0x2b
  40b148:	b.eq	40b158 <sqrt@plt+0x93c8>  // b.none
  40b14c:	ldur	w8, [x29, #-20]
  40b150:	cmp	w8, #0x2d
  40b154:	b.ne	40b1ec <sqrt@plt+0x945c>  // b.any
  40b158:	ldur	w8, [x29, #-20]
  40b15c:	stur	w8, [x29, #-56]
  40b160:	bl	409954 <sqrt@plt+0x7bc4>
  40b164:	bl	409a3c <sqrt@plt+0x7cac>
  40b168:	stur	w0, [x29, #-20]
  40b16c:	ldur	w8, [x29, #-20]
  40b170:	mov	w9, #0xffffffff            	// #-1
  40b174:	cmp	w8, w9
  40b178:	b.eq	40b190 <sqrt@plt+0x9400>  // b.none
  40b17c:	ldur	w8, [x29, #-20]
  40b180:	ldr	x0, [sp, #104]
  40b184:	mov	w1, w8
  40b188:	bl	40e1e0 <sqrt@plt+0xc450>
  40b18c:	cbnz	w0, 40b1c4 <sqrt@plt+0x9434>
  40b190:	ldur	w8, [x29, #-56]
  40b194:	mov	w0, w8
  40b198:	mov	w8, wzr
  40b19c:	mov	w1, w8
  40b1a0:	str	w8, [sp, #44]
  40b1a4:	bl	409ba0 <sqrt@plt+0x7e10>
  40b1a8:	ldur	w8, [x29, #-52]
  40b1ac:	mov	w0, w8
  40b1b0:	ldr	w1, [sp, #44]
  40b1b4:	bl	409ba0 <sqrt@plt+0x7e10>
  40b1b8:	mov	w8, #0x104                 	// #260
  40b1bc:	stur	w8, [x29, #-4]
  40b1c0:	b	40ba8c <sqrt@plt+0x9cfc>
  40b1c4:	ldur	w8, [x29, #-52]
  40b1c8:	ldur	x0, [x29, #-96]
  40b1cc:	mov	w1, w8
  40b1d0:	bl	407fb0 <sqrt@plt+0x6220>
  40b1d4:	ldur	w8, [x29, #-56]
  40b1d8:	ldur	x9, [x29, #-96]
  40b1dc:	mov	x0, x9
  40b1e0:	mov	w1, w8
  40b1e4:	bl	407fb0 <sqrt@plt+0x6220>
  40b1e8:	b	40b240 <sqrt@plt+0x94b0>
  40b1ec:	ldur	w8, [x29, #-20]
  40b1f0:	mov	w9, #0xffffffff            	// #-1
  40b1f4:	cmp	w8, w9
  40b1f8:	b.eq	40b210 <sqrt@plt+0x9480>  // b.none
  40b1fc:	ldur	w8, [x29, #-20]
  40b200:	ldr	x0, [sp, #104]
  40b204:	mov	w1, w8
  40b208:	bl	40e1e0 <sqrt@plt+0xc450>
  40b20c:	cbnz	w0, 40b230 <sqrt@plt+0x94a0>
  40b210:	ldur	w8, [x29, #-52]
  40b214:	mov	w0, w8
  40b218:	mov	w8, wzr
  40b21c:	mov	w1, w8
  40b220:	bl	409ba0 <sqrt@plt+0x7e10>
  40b224:	mov	w8, #0x104                 	// #260
  40b228:	stur	w8, [x29, #-4]
  40b22c:	b	40ba8c <sqrt@plt+0x9cfc>
  40b230:	ldur	w8, [x29, #-52]
  40b234:	ldur	x0, [x29, #-96]
  40b238:	mov	w1, w8
  40b23c:	bl	407fb0 <sqrt@plt+0x6220>
  40b240:	bl	409954 <sqrt@plt+0x7bc4>
  40b244:	ldur	w8, [x29, #-20]
  40b248:	ldur	x9, [x29, #-96]
  40b24c:	mov	x0, x9
  40b250:	mov	w1, w8
  40b254:	bl	407fb0 <sqrt@plt+0x6220>
  40b258:	ldur	w8, [x29, #-20]
  40b25c:	subs	w8, w8, #0x30
  40b260:	stur	w8, [x29, #-12]
  40b264:	bl	409a3c <sqrt@plt+0x7cac>
  40b268:	stur	w0, [x29, #-20]
  40b26c:	ldur	w8, [x29, #-20]
  40b270:	mov	w9, #0xffffffff            	// #-1
  40b274:	cmp	w8, w9
  40b278:	b.eq	40b290 <sqrt@plt+0x9500>  // b.none
  40b27c:	ldur	w8, [x29, #-20]
  40b280:	ldr	x0, [sp, #104]
  40b284:	mov	w1, w8
  40b288:	bl	40e1e0 <sqrt@plt+0xc450>
  40b28c:	cbnz	w0, 40b294 <sqrt@plt+0x9504>
  40b290:	b	40b2cc <sqrt@plt+0x953c>
  40b294:	bl	409954 <sqrt@plt+0x7bc4>
  40b298:	ldur	w8, [x29, #-20]
  40b29c:	ldur	x9, [x29, #-96]
  40b2a0:	mov	x0, x9
  40b2a4:	mov	w1, w8
  40b2a8:	bl	407fb0 <sqrt@plt+0x6220>
  40b2ac:	ldur	w8, [x29, #-12]
  40b2b0:	mov	w10, #0xa                   	// #10
  40b2b4:	mul	w8, w8, w10
  40b2b8:	ldur	w10, [x29, #-20]
  40b2bc:	subs	w10, w10, #0x30
  40b2c0:	add	w8, w8, w10
  40b2c4:	stur	w8, [x29, #-12]
  40b2c8:	b	40b264 <sqrt@plt+0x94d4>
  40b2cc:	ldur	w8, [x29, #-56]
  40b2d0:	cmp	w8, #0x2d
  40b2d4:	b.ne	40b2e8 <sqrt@plt+0x9558>  // b.any
  40b2d8:	ldur	w8, [x29, #-12]
  40b2dc:	mov	w9, wzr
  40b2e0:	subs	w8, w9, w8
  40b2e4:	stur	w8, [x29, #-12]
  40b2e8:	ldur	w8, [x29, #-20]
  40b2ec:	cmp	w8, #0x69
  40b2f0:	b.eq	40b300 <sqrt@plt+0x9570>  // b.none
  40b2f4:	ldur	w8, [x29, #-20]
  40b2f8:	cmp	w8, #0x49
  40b2fc:	b.ne	40b314 <sqrt@plt+0x9584>  // b.any
  40b300:	ldur	w8, [x29, #-20]
  40b304:	ldur	x0, [x29, #-96]
  40b308:	mov	w1, w8
  40b30c:	bl	407fb0 <sqrt@plt+0x6220>
  40b310:	bl	409954 <sqrt@plt+0x7bc4>
  40b314:	ldur	w0, [x29, #-12]
  40b318:	fmov	d0, #1.000000000000000000e+01
  40b31c:	bl	40e214 <sqrt@plt+0xc484>
  40b320:	ldr	x8, [sp, #96]
  40b324:	ldr	d1, [x8]
  40b328:	fmul	d0, d1, d0
  40b32c:	str	d0, [x8]
  40b330:	mov	w9, #0x104                 	// #260
  40b334:	stur	w9, [x29, #-4]
  40b338:	b	40ba8c <sqrt@plt+0x9cfc>
  40b33c:	bl	409954 <sqrt@plt+0x7bc4>
  40b340:	bl	409a3c <sqrt@plt+0x7cac>
  40b344:	stur	w0, [x29, #-20]
  40b348:	ldur	w8, [x29, #-20]
  40b34c:	cmp	w8, #0x64
  40b350:	b.ne	40b384 <sqrt@plt+0x95f4>  // b.any
  40b354:	bl	409954 <sqrt@plt+0x7bc4>
  40b358:	ldur	w8, [x29, #-12]
  40b35c:	ldr	x9, [sp, #88]
  40b360:	str	w8, [x9]
  40b364:	ldur	x10, [x29, #-96]
  40b368:	mov	x0, x10
  40b36c:	adrp	x1, 427000 <_ZdlPvm@@Base+0x4948>
  40b370:	add	x1, x1, #0xf7d
  40b374:	bl	422ec4 <_ZdlPvm@@Base+0x80c>
  40b378:	mov	w8, #0x108                 	// #264
  40b37c:	stur	w8, [x29, #-4]
  40b380:	b	40ba8c <sqrt@plt+0x9cfc>
  40b384:	mov	w0, #0x6e                  	// #110
  40b388:	mov	w8, wzr
  40b38c:	mov	w1, w8
  40b390:	bl	409ba0 <sqrt@plt+0x7e10>
  40b394:	mov	w8, #0x104                 	// #260
  40b398:	stur	w8, [x29, #-4]
  40b39c:	b	40ba8c <sqrt@plt+0x9cfc>
  40b3a0:	bl	409954 <sqrt@plt+0x7bc4>
  40b3a4:	bl	409a3c <sqrt@plt+0x7cac>
  40b3a8:	stur	w0, [x29, #-20]
  40b3ac:	ldur	w8, [x29, #-20]
  40b3b0:	cmp	w8, #0x64
  40b3b4:	b.ne	40b3e8 <sqrt@plt+0x9658>  // b.any
  40b3b8:	bl	409954 <sqrt@plt+0x7bc4>
  40b3bc:	ldur	w8, [x29, #-12]
  40b3c0:	ldr	x9, [sp, #88]
  40b3c4:	str	w8, [x9]
  40b3c8:	ldur	x10, [x29, #-96]
  40b3cc:	mov	x0, x10
  40b3d0:	adrp	x1, 427000 <_ZdlPvm@@Base+0x4948>
  40b3d4:	add	x1, x1, #0x5f1
  40b3d8:	bl	422ec4 <_ZdlPvm@@Base+0x80c>
  40b3dc:	mov	w8, #0x108                 	// #264
  40b3e0:	stur	w8, [x29, #-4]
  40b3e4:	b	40ba8c <sqrt@plt+0x9cfc>
  40b3e8:	mov	w0, #0x72                  	// #114
  40b3ec:	mov	w8, wzr
  40b3f0:	mov	w1, w8
  40b3f4:	bl	409ba0 <sqrt@plt+0x7e10>
  40b3f8:	mov	w8, #0x104                 	// #260
  40b3fc:	stur	w8, [x29, #-4]
  40b400:	b	40ba8c <sqrt@plt+0x9cfc>
  40b404:	bl	409954 <sqrt@plt+0x7bc4>
  40b408:	bl	409a3c <sqrt@plt+0x7cac>
  40b40c:	stur	w0, [x29, #-20]
  40b410:	ldur	w8, [x29, #-20]
  40b414:	cmp	w8, #0x68
  40b418:	b.ne	40b44c <sqrt@plt+0x96bc>  // b.any
  40b41c:	bl	409954 <sqrt@plt+0x7bc4>
  40b420:	ldur	w8, [x29, #-12]
  40b424:	ldr	x9, [sp, #88]
  40b428:	str	w8, [x9]
  40b42c:	ldur	x10, [x29, #-96]
  40b430:	mov	x0, x10
  40b434:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40b438:	add	x1, x1, #0x169
  40b43c:	bl	422ec4 <_ZdlPvm@@Base+0x80c>
  40b440:	mov	w8, #0x108                 	// #264
  40b444:	stur	w8, [x29, #-4]
  40b448:	b	40ba8c <sqrt@plt+0x9cfc>
  40b44c:	mov	w0, #0x74                  	// #116
  40b450:	mov	w8, wzr
  40b454:	mov	w1, w8
  40b458:	bl	409ba0 <sqrt@plt+0x7e10>
  40b45c:	mov	w8, #0x104                 	// #260
  40b460:	stur	w8, [x29, #-4]
  40b464:	b	40ba8c <sqrt@plt+0x9cfc>
  40b468:	bl	409954 <sqrt@plt+0x7bc4>
  40b46c:	bl	409a3c <sqrt@plt+0x7cac>
  40b470:	stur	w0, [x29, #-20]
  40b474:	ldur	w8, [x29, #-20]
  40b478:	cmp	w8, #0x74
  40b47c:	b.ne	40b4b0 <sqrt@plt+0x9720>  // b.any
  40b480:	bl	409954 <sqrt@plt+0x7bc4>
  40b484:	ldur	w8, [x29, #-12]
  40b488:	ldr	x9, [sp, #88]
  40b48c:	str	w8, [x9]
  40b490:	ldur	x10, [x29, #-96]
  40b494:	mov	x0, x10
  40b498:	adrp	x1, 427000 <_ZdlPvm@@Base+0x4948>
  40b49c:	add	x1, x1, #0xfb6
  40b4a0:	bl	422ec4 <_ZdlPvm@@Base+0x80c>
  40b4a4:	mov	w8, #0x108                 	// #264
  40b4a8:	stur	w8, [x29, #-4]
  40b4ac:	b	40ba8c <sqrt@plt+0x9cfc>
  40b4b0:	mov	w0, #0x73                  	// #115
  40b4b4:	mov	w8, wzr
  40b4b8:	mov	w1, w8
  40b4bc:	bl	409ba0 <sqrt@plt+0x7e10>
  40b4c0:	mov	w8, #0x104                 	// #260
  40b4c4:	stur	w8, [x29, #-4]
  40b4c8:	b	40ba8c <sqrt@plt+0x9cfc>
  40b4cc:	mov	w8, #0x104                 	// #260
  40b4d0:	stur	w8, [x29, #-4]
  40b4d4:	b	40ba8c <sqrt@plt+0x9cfc>
  40b4d8:	bl	409a3c <sqrt@plt+0x7cac>
  40b4dc:	stur	w0, [x29, #-20]
  40b4e0:	ldur	w8, [x29, #-20]
  40b4e4:	cmp	w8, #0x74
  40b4e8:	b.ne	40b538 <sqrt@plt+0x97a8>  // b.any
  40b4ec:	bl	409954 <sqrt@plt+0x7bc4>
  40b4f0:	bl	409a3c <sqrt@plt+0x7cac>
  40b4f4:	stur	w0, [x29, #-20]
  40b4f8:	ldur	w8, [x29, #-20]
  40b4fc:	cmp	w8, #0x68
  40b500:	b.ne	40b528 <sqrt@plt+0x9798>  // b.any
  40b504:	bl	409954 <sqrt@plt+0x7bc4>
  40b508:	ldur	x8, [x29, #-96]
  40b50c:	mov	x0, x8
  40b510:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40b514:	add	x1, x1, #0x168
  40b518:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40b51c:	mov	w9, #0x109                 	// #265
  40b520:	stur	w9, [x29, #-4]
  40b524:	b	40ba8c <sqrt@plt+0x9cfc>
  40b528:	mov	w0, #0x74                  	// #116
  40b52c:	mov	w8, wzr
  40b530:	mov	w1, w8
  40b534:	bl	409ba0 <sqrt@plt+0x7e10>
  40b538:	ldur	x0, [x29, #-96]
  40b53c:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40b540:	add	x1, x1, #0x166
  40b544:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40b548:	mov	w8, #0x27                  	// #39
  40b54c:	stur	w8, [x29, #-4]
  40b550:	b	40ba8c <sqrt@plt+0x9cfc>
  40b554:	bl	409a3c <sqrt@plt+0x7cac>
  40b558:	stur	w0, [x29, #-20]
  40b55c:	ldur	w8, [x29, #-20]
  40b560:	mov	w9, #0xffffffff            	// #-1
  40b564:	cmp	w8, w9
  40b568:	b.eq	40b5a0 <sqrt@plt+0x9810>  // b.none
  40b56c:	ldur	w8, [x29, #-20]
  40b570:	ldr	x0, [sp, #104]
  40b574:	mov	w1, w8
  40b578:	bl	40e1e0 <sqrt@plt+0xc450>
  40b57c:	cbz	w0, 40b5a0 <sqrt@plt+0x9810>
  40b580:	stur	wzr, [x29, #-12]
  40b584:	fmov	d0, xzr
  40b588:	ldr	x8, [sp, #96]
  40b58c:	str	d0, [x8]
  40b590:	ldur	x0, [x29, #-96]
  40b594:	mov	w1, #0x2e                  	// #46
  40b598:	bl	422ca8 <_ZdlPvm@@Base+0x5f0>
  40b59c:	b	40b040 <sqrt@plt+0x92b0>
  40b5a0:	ldur	w0, [x29, #-20]
  40b5a4:	bl	40a200 <sqrt@plt+0x8470>
  40b5a8:	stur	w0, [x29, #-4]
  40b5ac:	b	40ba8c <sqrt@plt+0x9cfc>
  40b5b0:	bl	409a3c <sqrt@plt+0x7cac>
  40b5b4:	stur	w0, [x29, #-20]
  40b5b8:	ldur	w8, [x29, #-20]
  40b5bc:	cmp	w8, #0x2d
  40b5c0:	b.ne	40b61c <sqrt@plt+0x988c>  // b.any
  40b5c4:	bl	409954 <sqrt@plt+0x7bc4>
  40b5c8:	bl	409a3c <sqrt@plt+0x7cac>
  40b5cc:	stur	w0, [x29, #-20]
  40b5d0:	ldur	w8, [x29, #-20]
  40b5d4:	cmp	w8, #0x3e
  40b5d8:	b.ne	40b600 <sqrt@plt+0x9870>  // b.any
  40b5dc:	bl	409954 <sqrt@plt+0x7bc4>
  40b5e0:	ldur	x8, [x29, #-96]
  40b5e4:	mov	x0, x8
  40b5e8:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40b5ec:	add	x1, x1, #0x16c
  40b5f0:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40b5f4:	mov	w9, #0x10c                 	// #268
  40b5f8:	stur	w9, [x29, #-4]
  40b5fc:	b	40ba8c <sqrt@plt+0x9cfc>
  40b600:	ldur	x0, [x29, #-96]
  40b604:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40b608:	add	x1, x1, #0x170
  40b60c:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40b610:	mov	w8, #0x10a                 	// #266
  40b614:	stur	w8, [x29, #-4]
  40b618:	b	40ba8c <sqrt@plt+0x9cfc>
  40b61c:	ldur	w8, [x29, #-20]
  40b620:	cmp	w8, #0x3d
  40b624:	b.ne	40b64c <sqrt@plt+0x98bc>  // b.any
  40b628:	bl	409954 <sqrt@plt+0x7bc4>
  40b62c:	ldur	x8, [x29, #-96]
  40b630:	mov	x0, x8
  40b634:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40b638:	add	x1, x1, #0x173
  40b63c:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40b640:	mov	w9, #0x162                 	// #354
  40b644:	stur	w9, [x29, #-4]
  40b648:	b	40ba8c <sqrt@plt+0x9cfc>
  40b64c:	ldur	x0, [x29, #-96]
  40b650:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40b654:	add	x1, x1, #0x176
  40b658:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40b65c:	mov	w8, #0x3c                  	// #60
  40b660:	stur	w8, [x29, #-4]
  40b664:	b	40ba8c <sqrt@plt+0x9cfc>
  40b668:	bl	409a3c <sqrt@plt+0x7cac>
  40b66c:	stur	w0, [x29, #-20]
  40b670:	ldur	w8, [x29, #-20]
  40b674:	cmp	w8, #0x3e
  40b678:	b.ne	40b6a0 <sqrt@plt+0x9910>  // b.any
  40b67c:	bl	409954 <sqrt@plt+0x7bc4>
  40b680:	ldur	x8, [x29, #-96]
  40b684:	mov	x0, x8
  40b688:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40b68c:	add	x1, x1, #0x16d
  40b690:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40b694:	mov	w9, #0x10b                 	// #267
  40b698:	stur	w9, [x29, #-4]
  40b69c:	b	40ba8c <sqrt@plt+0x9cfc>
  40b6a0:	ldur	x0, [x29, #-96]
  40b6a4:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7948>
  40b6a8:	add	x1, x1, #0x72f
  40b6ac:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40b6b0:	mov	w8, #0x2d                  	// #45
  40b6b4:	stur	w8, [x29, #-4]
  40b6b8:	b	40ba8c <sqrt@plt+0x9cfc>
  40b6bc:	bl	409a3c <sqrt@plt+0x7cac>
  40b6c0:	stur	w0, [x29, #-20]
  40b6c4:	ldur	w8, [x29, #-20]
  40b6c8:	cmp	w8, #0x3d
  40b6cc:	b.ne	40b6f4 <sqrt@plt+0x9964>  // b.any
  40b6d0:	bl	409954 <sqrt@plt+0x7bc4>
  40b6d4:	ldur	x8, [x29, #-96]
  40b6d8:	mov	x0, x8
  40b6dc:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40b6e0:	add	x1, x1, #0x178
  40b6e4:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40b6e8:	mov	w9, #0x160                 	// #352
  40b6ec:	stur	w9, [x29, #-4]
  40b6f0:	b	40ba8c <sqrt@plt+0x9cfc>
  40b6f4:	ldur	x0, [x29, #-96]
  40b6f8:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40b6fc:	add	x1, x1, #0x17b
  40b700:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40b704:	mov	w8, #0x21                  	// #33
  40b708:	stur	w8, [x29, #-4]
  40b70c:	b	40ba8c <sqrt@plt+0x9cfc>
  40b710:	bl	409a3c <sqrt@plt+0x7cac>
  40b714:	stur	w0, [x29, #-20]
  40b718:	ldur	w8, [x29, #-20]
  40b71c:	cmp	w8, #0x3d
  40b720:	b.ne	40b748 <sqrt@plt+0x99b8>  // b.any
  40b724:	bl	409954 <sqrt@plt+0x7bc4>
  40b728:	ldur	x8, [x29, #-96]
  40b72c:	mov	x0, x8
  40b730:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40b734:	add	x1, x1, #0x17d
  40b738:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40b73c:	mov	w9, #0x163                 	// #355
  40b740:	stur	w9, [x29, #-4]
  40b744:	b	40ba8c <sqrt@plt+0x9cfc>
  40b748:	ldur	x0, [x29, #-96]
  40b74c:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40b750:	add	x1, x1, #0x16e
  40b754:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40b758:	mov	w8, #0x3e                  	// #62
  40b75c:	stur	w8, [x29, #-4]
  40b760:	b	40ba8c <sqrt@plt+0x9cfc>
  40b764:	bl	409a3c <sqrt@plt+0x7cac>
  40b768:	stur	w0, [x29, #-20]
  40b76c:	ldur	w8, [x29, #-20]
  40b770:	cmp	w8, #0x3d
  40b774:	b.ne	40b79c <sqrt@plt+0x9a0c>  // b.any
  40b778:	bl	409954 <sqrt@plt+0x7bc4>
  40b77c:	ldur	x8, [x29, #-96]
  40b780:	mov	x0, x8
  40b784:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40b788:	add	x1, x1, #0x180
  40b78c:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40b790:	mov	w9, #0x161                 	// #353
  40b794:	stur	w9, [x29, #-4]
  40b798:	b	40ba8c <sqrt@plt+0x9cfc>
  40b79c:	ldur	x0, [x29, #-96]
  40b7a0:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40b7a4:	add	x1, x1, #0x179
  40b7a8:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40b7ac:	mov	w8, #0x3d                  	// #61
  40b7b0:	stur	w8, [x29, #-4]
  40b7b4:	b	40ba8c <sqrt@plt+0x9cfc>
  40b7b8:	bl	409a3c <sqrt@plt+0x7cac>
  40b7bc:	stur	w0, [x29, #-20]
  40b7c0:	ldur	w8, [x29, #-20]
  40b7c4:	cmp	w8, #0x26
  40b7c8:	b.ne	40b7f0 <sqrt@plt+0x9a60>  // b.any
  40b7cc:	bl	409954 <sqrt@plt+0x7bc4>
  40b7d0:	ldur	x8, [x29, #-96]
  40b7d4:	mov	x0, x8
  40b7d8:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40b7dc:	add	x1, x1, #0x183
  40b7e0:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40b7e4:	mov	w9, #0x15e                 	// #350
  40b7e8:	stur	w9, [x29, #-4]
  40b7ec:	b	40ba8c <sqrt@plt+0x9cfc>
  40b7f0:	ldur	x0, [x29, #-96]
  40b7f4:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40b7f8:	add	x1, x1, #0x184
  40b7fc:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40b800:	mov	w8, #0x26                  	// #38
  40b804:	stur	w8, [x29, #-4]
  40b808:	b	40ba8c <sqrt@plt+0x9cfc>
  40b80c:	bl	409a3c <sqrt@plt+0x7cac>
  40b810:	stur	w0, [x29, #-20]
  40b814:	ldur	w8, [x29, #-20]
  40b818:	cmp	w8, #0x7c
  40b81c:	b.ne	40b844 <sqrt@plt+0x9ab4>  // b.any
  40b820:	bl	409954 <sqrt@plt+0x7bc4>
  40b824:	ldur	x8, [x29, #-96]
  40b828:	mov	x0, x8
  40b82c:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40b830:	add	x1, x1, #0x186
  40b834:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40b838:	mov	w9, #0x15f                 	// #351
  40b83c:	stur	w9, [x29, #-4]
  40b840:	b	40ba8c <sqrt@plt+0x9cfc>
  40b844:	ldur	x0, [x29, #-96]
  40b848:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40b84c:	add	x1, x1, #0x187
  40b850:	bl	422bfc <_ZdlPvm@@Base+0x544>
  40b854:	mov	w8, #0x7c                  	// #124
  40b858:	stur	w8, [x29, #-4]
  40b85c:	b	40ba8c <sqrt@plt+0x9cfc>
  40b860:	ldur	w8, [x29, #-20]
  40b864:	mov	w9, #0xffffffff            	// #-1
  40b868:	cmp	w8, w9
  40b86c:	b.eq	40ba68 <sqrt@plt+0x9cd8>  // b.none
  40b870:	ldur	w8, [x29, #-20]
  40b874:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x2430>
  40b878:	add	x0, x0, #0x169
  40b87c:	mov	w1, w8
  40b880:	bl	40e1e0 <sqrt@plt+0xc450>
  40b884:	cbz	w0, 40ba68 <sqrt@plt+0x9cd8>
  40b888:	ldr	x0, [sp, #80]
  40b88c:	bl	4235a8 <_ZdlPvm@@Base+0xef0>
  40b890:	ldur	w8, [x29, #-20]
  40b894:	ldr	x0, [sp, #80]
  40b898:	mov	w1, w8
  40b89c:	bl	422ca8 <_ZdlPvm@@Base+0x5f0>
  40b8a0:	bl	409a3c <sqrt@plt+0x7cac>
  40b8a4:	stur	w0, [x29, #-20]
  40b8a8:	ldur	w8, [x29, #-20]
  40b8ac:	mov	w9, #0xffffffff            	// #-1
  40b8b0:	cmp	w8, w9
  40b8b4:	b.eq	40b8dc <sqrt@plt+0x9b4c>  // b.none
  40b8b8:	ldur	w8, [x29, #-20]
  40b8bc:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x2430>
  40b8c0:	add	x0, x0, #0x869
  40b8c4:	mov	w1, w8
  40b8c8:	bl	40e1e0 <sqrt@plt+0xc450>
  40b8cc:	cbnz	w0, 40b8e0 <sqrt@plt+0x9b50>
  40b8d0:	ldur	w8, [x29, #-20]
  40b8d4:	cmp	w8, #0x5f
  40b8d8:	b.eq	40b8e0 <sqrt@plt+0x9b50>  // b.none
  40b8dc:	b	40b8fc <sqrt@plt+0x9b6c>
  40b8e0:	bl	409954 <sqrt@plt+0x7bc4>
  40b8e4:	ldur	w8, [x29, #-20]
  40b8e8:	ldr	x9, [sp, #80]
  40b8ec:	mov	x0, x9
  40b8f0:	mov	w1, w8
  40b8f4:	bl	407fb0 <sqrt@plt+0x6220>
  40b8f8:	b	40b8a0 <sqrt@plt+0x9b10>
  40b8fc:	ldr	x0, [sp, #80]
  40b900:	bl	408018 <sqrt@plt+0x6288>
  40b904:	ldr	x8, [sp, #80]
  40b908:	str	x0, [sp, #32]
  40b90c:	mov	x0, x8
  40b910:	bl	40e148 <sqrt@plt+0xc3b8>
  40b914:	ldr	x1, [sp, #32]
  40b918:	str	w0, [sp, #28]
  40b91c:	mov	x0, x1
  40b920:	ldr	w1, [sp, #28]
  40b924:	bl	40a01c <sqrt@plt+0x828c>
  40b928:	stur	w0, [x29, #-60]
  40b92c:	ldur	w9, [x29, #-60]
  40b930:	cbz	w9, 40b94c <sqrt@plt+0x9bbc>
  40b934:	ldur	x0, [x29, #-96]
  40b938:	ldr	x1, [sp, #80]
  40b93c:	bl	422adc <_ZdlPvm@@Base+0x424>
  40b940:	ldur	w8, [x29, #-60]
  40b944:	stur	w8, [x29, #-4]
  40b948:	b	40ba8c <sqrt@plt+0x9cfc>
  40b94c:	mov	x8, xzr
  40b950:	stur	x8, [x29, #-72]
  40b954:	ldur	w9, [x29, #-8]
  40b958:	cbz	w9, 40ba10 <sqrt@plt+0x9c80>
  40b95c:	ldr	x0, [sp, #80]
  40b960:	mov	w8, wzr
  40b964:	mov	w1, w8
  40b968:	bl	407fb0 <sqrt@plt+0x6220>
  40b96c:	ldr	x9, [sp, #80]
  40b970:	mov	x0, x9
  40b974:	bl	408018 <sqrt@plt+0x6288>
  40b978:	adrp	x9, 440000 <stderr@@GLIBC_2.17+0x430>
  40b97c:	add	x9, x9, #0x50
  40b980:	str	x0, [sp, #16]
  40b984:	mov	x0, x9
  40b988:	ldr	x1, [sp, #16]
  40b98c:	bl	408658 <sqrt@plt+0x68c8>
  40b990:	stur	x0, [x29, #-72]
  40b994:	ldr	x0, [sp, #80]
  40b998:	bl	40e148 <sqrt@plt+0xc3b8>
  40b99c:	subs	w1, w0, #0x1
  40b9a0:	ldr	x0, [sp, #80]
  40b9a4:	bl	423518 <_ZdlPvm@@Base+0xe60>
  40b9a8:	ldur	x9, [x29, #-72]
  40b9ac:	cbz	x9, 40ba10 <sqrt@plt+0x9c80>
  40b9b0:	ldur	w8, [x29, #-20]
  40b9b4:	cmp	w8, #0x28
  40b9b8:	b.ne	40b9d0 <sqrt@plt+0x9c40>  // b.any
  40b9bc:	bl	409954 <sqrt@plt+0x7bc4>
  40b9c0:	ldur	x8, [x29, #-72]
  40b9c4:	mov	x0, x8
  40b9c8:	bl	409c98 <sqrt@plt+0x7f08>
  40b9cc:	b	40ba10 <sqrt@plt+0x9c80>
  40b9d0:	mov	x0, #0x20                  	// #32
  40b9d4:	bl	4225b4 <_Znwm@@Base>
  40b9d8:	ldur	x1, [x29, #-72]
  40b9dc:	str	x0, [sp, #8]
  40b9e0:	adrp	x8, 408000 <sqrt@plt+0x6270>
  40b9e4:	add	x8, x8, #0xf88
  40b9e8:	blr	x8
  40b9ec:	b	40b9f0 <sqrt@plt+0x9c60>
  40b9f0:	ldr	x0, [sp, #8]
  40b9f4:	bl	4098dc <sqrt@plt+0x7b4c>
  40b9f8:	b	40ba10 <sqrt@plt+0x9c80>
  40b9fc:	stur	x0, [x29, #-80]
  40ba00:	stur	w1, [x29, #-84]
  40ba04:	ldr	x0, [sp, #8]
  40ba08:	bl	42268c <_ZdlPv@@Base>
  40ba0c:	b	40ba9c <sqrt@plt+0x9d0c>
  40ba10:	ldur	x8, [x29, #-72]
  40ba14:	cbnz	x8, 40ba64 <sqrt@plt+0x9cd4>
  40ba18:	ldur	x0, [x29, #-96]
  40ba1c:	ldr	x1, [sp, #80]
  40ba20:	bl	422adc <_ZdlPvm@@Base+0x424>
  40ba24:	ldr	x8, [sp, #80]
  40ba28:	mov	x0, x8
  40ba2c:	mov	w9, wzr
  40ba30:	mov	w1, w9
  40ba34:	bl	40e160 <sqrt@plt+0xc3d0>
  40ba38:	ldrb	w1, [x0]
  40ba3c:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x2430>
  40ba40:	add	x0, x0, #0x269
  40ba44:	bl	40e1e0 <sqrt@plt+0xc450>
  40ba48:	cbz	w0, 40ba58 <sqrt@plt+0x9cc8>
  40ba4c:	mov	w8, #0x102                 	// #258
  40ba50:	stur	w8, [x29, #-4]
  40ba54:	b	40ba8c <sqrt@plt+0x9cfc>
  40ba58:	mov	w8, #0x103                 	// #259
  40ba5c:	stur	w8, [x29, #-4]
  40ba60:	b	40ba8c <sqrt@plt+0x9cfc>
  40ba64:	b	40ba88 <sqrt@plt+0x9cf8>
  40ba68:	ldur	w8, [x29, #-20]
  40ba6c:	ldur	x0, [x29, #-96]
  40ba70:	mov	w1, w8
  40ba74:	bl	422ca8 <_ZdlPvm@@Base+0x5f0>
  40ba78:	ldur	w8, [x29, #-20]
  40ba7c:	and	w8, w8, #0xff
  40ba80:	stur	w8, [x29, #-4]
  40ba84:	b	40ba8c <sqrt@plt+0x9cfc>
  40ba88:	b	40abc4 <sqrt@plt+0x8e34>
  40ba8c:	ldur	w0, [x29, #-4]
  40ba90:	ldp	x29, x30, [sp, #208]
  40ba94:	add	sp, sp, #0xe0
  40ba98:	ret
  40ba9c:	ldur	x0, [x29, #-80]
  40baa0:	bl	401d10 <_Unwind_Resume@plt>
  40baa4:	sub	sp, sp, #0x40
  40baa8:	stp	x29, x30, [sp, #48]
  40baac:	add	x29, sp, #0x30
  40bab0:	adrp	x0, 440000 <stderr@@GLIBC_2.17+0x430>
  40bab4:	add	x0, x0, #0x80
  40bab8:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  40babc:	add	x8, x8, #0xc70
  40bac0:	str	x8, [sp, #16]
  40bac4:	bl	4235a8 <_ZdlPvm@@Base+0xef0>
  40bac8:	bl	409954 <sqrt@plt+0x7bc4>
  40bacc:	stur	w0, [x29, #-8]
  40bad0:	ldur	w8, [x29, #-8]
  40bad4:	mov	w9, #0x1                   	// #1
  40bad8:	cmp	w8, #0x20
  40badc:	str	w9, [sp, #12]
  40bae0:	b.eq	40bb08 <sqrt@plt+0x9d78>  // b.none
  40bae4:	ldur	w8, [x29, #-8]
  40bae8:	mov	w9, #0x1                   	// #1
  40baec:	cmp	w8, #0x9
  40baf0:	str	w9, [sp, #12]
  40baf4:	b.eq	40bb08 <sqrt@plt+0x9d78>  // b.none
  40baf8:	ldur	w8, [x29, #-8]
  40bafc:	cmp	w8, #0xa
  40bb00:	cset	w8, eq  // eq = none
  40bb04:	str	w8, [sp, #12]
  40bb08:	ldr	w8, [sp, #12]
  40bb0c:	tbnz	w8, #0, 40bb14 <sqrt@plt+0x9d84>
  40bb10:	b	40bb20 <sqrt@plt+0x9d90>
  40bb14:	bl	409954 <sqrt@plt+0x7bc4>
  40bb18:	stur	w0, [x29, #-8]
  40bb1c:	b	40bad0 <sqrt@plt+0x9d40>
  40bb20:	ldur	w8, [x29, #-8]
  40bb24:	mov	w9, #0xffffffff            	// #-1
  40bb28:	cmp	w8, w9
  40bb2c:	b.ne	40bb50 <sqrt@plt+0x9dc0>  // b.any
  40bb30:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40bb34:	add	x0, x0, #0x189
  40bb38:	ldr	x1, [sp, #16]
  40bb3c:	ldr	x2, [sp, #16]
  40bb40:	ldr	x3, [sp, #16]
  40bb44:	bl	408e18 <sqrt@plt+0x7088>
  40bb48:	stur	wzr, [x29, #-4]
  40bb4c:	b	40bd48 <sqrt@plt+0x9fb8>
  40bb50:	ldur	w8, [x29, #-8]
  40bb54:	adrp	x0, 440000 <stderr@@GLIBC_2.17+0x430>
  40bb58:	add	x0, x0, #0x70
  40bb5c:	mov	w1, w8
  40bb60:	bl	422ca8 <_ZdlPvm@@Base+0x5f0>
  40bb64:	stur	wzr, [x29, #-12]
  40bb68:	ldur	w8, [x29, #-8]
  40bb6c:	stur	w8, [x29, #-16]
  40bb70:	stur	wzr, [x29, #-20]
  40bb74:	str	wzr, [sp, #24]
  40bb78:	bl	409954 <sqrt@plt+0x7bc4>
  40bb7c:	stur	w0, [x29, #-8]
  40bb80:	ldur	w8, [x29, #-8]
  40bb84:	mov	w9, #0xffffffff            	// #-1
  40bb88:	cmp	w8, w9
  40bb8c:	b.ne	40bbb0 <sqrt@plt+0x9e20>  // b.any
  40bb90:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40bb94:	add	x0, x0, #0x19b
  40bb98:	ldr	x1, [sp, #16]
  40bb9c:	ldr	x2, [sp, #16]
  40bba0:	ldr	x3, [sp, #16]
  40bba4:	bl	408e18 <sqrt@plt+0x7088>
  40bba8:	stur	wzr, [x29, #-4]
  40bbac:	b	40bd48 <sqrt@plt+0x9fb8>
  40bbb0:	ldur	w8, [x29, #-8]
  40bbb4:	cmp	w8, #0xa
  40bbb8:	b.ne	40bbc8 <sqrt@plt+0x9e38>  // b.any
  40bbbc:	mov	w8, #0x1                   	// #1
  40bbc0:	stur	w8, [x29, #-12]
  40bbc4:	b	40bbe4 <sqrt@plt+0x9e54>
  40bbc8:	ldur	w8, [x29, #-12]
  40bbcc:	cbnz	w8, 40bbe4 <sqrt@plt+0x9e54>
  40bbd0:	ldur	w8, [x29, #-8]
  40bbd4:	adrp	x0, 440000 <stderr@@GLIBC_2.17+0x430>
  40bbd8:	add	x0, x0, #0x70
  40bbdc:	mov	w1, w8
  40bbe0:	bl	407fb0 <sqrt@plt+0x6220>
  40bbe4:	ldr	w8, [sp, #24]
  40bbe8:	subs	w8, w8, #0x0
  40bbec:	mov	w9, w8
  40bbf0:	ubfx	x9, x9, #0, #32
  40bbf4:	cmp	x9, #0x3
  40bbf8:	str	x9, [sp]
  40bbfc:	b.hi	40bd00 <sqrt@plt+0x9f70>  // b.pmore
  40bc00:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  40bc04:	add	x8, x8, #0xa7c
  40bc08:	ldr	x11, [sp]
  40bc0c:	ldrsw	x10, [x8, x11, lsl #2]
  40bc10:	add	x9, x8, x10
  40bc14:	br	x9
  40bc18:	ldur	w8, [x29, #-16]
  40bc1c:	cmp	w8, #0x7b
  40bc20:	b.ne	40bc74 <sqrt@plt+0x9ee4>  // b.any
  40bc24:	ldur	w8, [x29, #-8]
  40bc28:	cmp	w8, #0x7b
  40bc2c:	b.ne	40bc40 <sqrt@plt+0x9eb0>  // b.any
  40bc30:	ldur	w8, [x29, #-20]
  40bc34:	add	w8, w8, #0x1
  40bc38:	stur	w8, [x29, #-20]
  40bc3c:	b	40bd18 <sqrt@plt+0x9f88>
  40bc40:	ldur	w8, [x29, #-8]
  40bc44:	cmp	w8, #0x7d
  40bc48:	b.ne	40bc70 <sqrt@plt+0x9ee0>  // b.any
  40bc4c:	ldur	w8, [x29, #-20]
  40bc50:	subs	w8, w8, #0x1
  40bc54:	stur	w8, [x29, #-20]
  40bc58:	cmp	w8, #0x0
  40bc5c:	cset	w8, ge  // ge = tcont
  40bc60:	tbnz	w8, #0, 40bc6c <sqrt@plt+0x9edc>
  40bc64:	mov	w8, #0x3                   	// #3
  40bc68:	str	w8, [sp, #24]
  40bc6c:	b	40bd18 <sqrt@plt+0x9f88>
  40bc70:	b	40bc90 <sqrt@plt+0x9f00>
  40bc74:	ldur	w8, [x29, #-8]
  40bc78:	ldur	w9, [x29, #-16]
  40bc7c:	cmp	w8, w9
  40bc80:	b.ne	40bc90 <sqrt@plt+0x9f00>  // b.any
  40bc84:	mov	w8, #0x3                   	// #3
  40bc88:	str	w8, [sp, #24]
  40bc8c:	b	40bd18 <sqrt@plt+0x9f88>
  40bc90:	ldur	w8, [x29, #-8]
  40bc94:	cmp	w8, #0x22
  40bc98:	b.ne	40bca4 <sqrt@plt+0x9f14>  // b.any
  40bc9c:	mov	w8, #0x1                   	// #1
  40bca0:	str	w8, [sp, #24]
  40bca4:	b	40bd18 <sqrt@plt+0x9f88>
  40bca8:	ldur	w8, [x29, #-8]
  40bcac:	cmp	w8, #0xa
  40bcb0:	b.ne	40bcbc <sqrt@plt+0x9f2c>  // b.any
  40bcb4:	str	wzr, [sp, #24]
  40bcb8:	b	40bcc4 <sqrt@plt+0x9f34>
  40bcbc:	mov	w8, #0x1                   	// #1
  40bcc0:	str	w8, [sp, #24]
  40bcc4:	b	40bd18 <sqrt@plt+0x9f88>
  40bcc8:	ldur	w8, [x29, #-8]
  40bccc:	cmp	w8, #0x22
  40bcd0:	b.eq	40bce0 <sqrt@plt+0x9f50>  // b.none
  40bcd4:	ldur	w8, [x29, #-8]
  40bcd8:	cmp	w8, #0xa
  40bcdc:	b.ne	40bce8 <sqrt@plt+0x9f58>  // b.any
  40bce0:	str	wzr, [sp, #24]
  40bce4:	b	40bcfc <sqrt@plt+0x9f6c>
  40bce8:	ldur	w8, [x29, #-8]
  40bcec:	cmp	w8, #0x5c
  40bcf0:	b.ne	40bcfc <sqrt@plt+0x9f6c>  // b.any
  40bcf4:	mov	w8, #0x2                   	// #2
  40bcf8:	str	w8, [sp, #24]
  40bcfc:	b	40bd18 <sqrt@plt+0x9f88>
  40bd00:	mov	w8, wzr
  40bd04:	mov	w0, w8
  40bd08:	mov	w1, #0x530                 	// #1328
  40bd0c:	adrp	x2, 427000 <_ZdlPvm@@Base+0x4948>
  40bd10:	add	x2, x2, #0xe80
  40bd14:	bl	407f78 <sqrt@plt+0x61e8>
  40bd18:	ldr	w8, [sp, #24]
  40bd1c:	cmp	w8, #0x3
  40bd20:	b.ne	40bd28 <sqrt@plt+0x9f98>  // b.any
  40bd24:	b	40bd40 <sqrt@plt+0x9fb0>
  40bd28:	ldur	w8, [x29, #-8]
  40bd2c:	adrp	x0, 440000 <stderr@@GLIBC_2.17+0x430>
  40bd30:	add	x0, x0, #0x80
  40bd34:	mov	w1, w8
  40bd38:	bl	407fb0 <sqrt@plt+0x6220>
  40bd3c:	b	40bb78 <sqrt@plt+0x9de8>
  40bd40:	mov	w8, #0x1                   	// #1
  40bd44:	stur	w8, [x29, #-4]
  40bd48:	ldur	w0, [x29, #-4]
  40bd4c:	ldp	x29, x30, [sp, #48]
  40bd50:	add	sp, sp, #0x40
  40bd54:	ret
  40bd58:	sub	sp, sp, #0x80
  40bd5c:	stp	x29, x30, [sp, #112]
  40bd60:	add	x29, sp, #0x70
  40bd64:	mov	w8, wzr
  40bd68:	adrp	x9, 440000 <stderr@@GLIBC_2.17+0x430>
  40bd6c:	add	x9, x9, #0x80
  40bd70:	adrp	x10, 442000 <stderr@@GLIBC_2.17+0x2430>
  40bd74:	add	x10, x10, #0xc70
  40bd78:	mov	w0, w8
  40bd7c:	str	x9, [sp, #56]
  40bd80:	str	x10, [sp, #48]
  40bd84:	bl	40ab64 <sqrt@plt+0x8dd4>
  40bd88:	stur	w0, [x29, #-4]
  40bd8c:	ldur	w8, [x29, #-4]
  40bd90:	cmp	w8, #0x103
  40bd94:	b.eq	40bdc0 <sqrt@plt+0xa030>  // b.none
  40bd98:	ldur	w8, [x29, #-4]
  40bd9c:	cmp	w8, #0x102
  40bda0:	b.eq	40bdc0 <sqrt@plt+0xa030>  // b.none
  40bda4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40bda8:	add	x0, x0, #0x1b5
  40bdac:	ldr	x1, [sp, #48]
  40bdb0:	ldr	x2, [sp, #48]
  40bdb4:	ldr	x3, [sp, #48]
  40bdb8:	bl	408e18 <sqrt@plt+0x7088>
  40bdbc:	b	40be90 <sqrt@plt+0xa100>
  40bdc0:	ldr	x0, [sp, #56]
  40bdc4:	mov	w8, wzr
  40bdc8:	mov	w1, w8
  40bdcc:	bl	407fb0 <sqrt@plt+0x6220>
  40bdd0:	sub	x9, x29, #0x18
  40bdd4:	mov	x0, x9
  40bdd8:	ldr	x1, [sp, #56]
  40bddc:	str	x9, [sp, #40]
  40bde0:	bl	422a0c <_ZdlPvm@@Base+0x354>
  40bde4:	ldr	x0, [sp, #40]
  40bde8:	bl	408018 <sqrt@plt+0x6288>
  40bdec:	str	x0, [sp, #32]
  40bdf0:	b	40bdf4 <sqrt@plt+0xa064>
  40bdf4:	ldr	x8, [sp, #32]
  40bdf8:	stur	x8, [x29, #-32]
  40bdfc:	bl	40baa4 <sqrt@plt+0x9d14>
  40be00:	str	w0, [sp, #28]
  40be04:	b	40be08 <sqrt@plt+0xa078>
  40be08:	ldr	w8, [sp, #28]
  40be0c:	cbnz	w8, 40be30 <sqrt@plt+0xa0a0>
  40be10:	mov	w8, #0x1                   	// #1
  40be14:	stur	w8, [x29, #-48]
  40be18:	b	40be88 <sqrt@plt+0xa0f8>
  40be1c:	stur	x0, [x29, #-40]
  40be20:	stur	w1, [x29, #-44]
  40be24:	sub	x0, x29, #0x18
  40be28:	bl	422a74 <_ZdlPvm@@Base+0x3bc>
  40be2c:	b	40be9c <sqrt@plt+0xa10c>
  40be30:	ldr	x0, [sp, #56]
  40be34:	mov	w8, wzr
  40be38:	mov	w1, w8
  40be3c:	bl	407fb0 <sqrt@plt+0x6220>
  40be40:	b	40be44 <sqrt@plt+0xa0b4>
  40be44:	ldur	x1, [x29, #-32]
  40be48:	ldr	x0, [sp, #56]
  40be4c:	str	x1, [sp, #16]
  40be50:	bl	408018 <sqrt@plt+0x6288>
  40be54:	str	x0, [sp, #8]
  40be58:	b	40be5c <sqrt@plt+0xa0cc>
  40be5c:	ldr	x0, [sp, #8]
  40be60:	bl	4239a0 <_ZdlPvm@@Base+0x12e8>
  40be64:	str	x0, [sp]
  40be68:	b	40be6c <sqrt@plt+0xa0dc>
  40be6c:	adrp	x0, 440000 <stderr@@GLIBC_2.17+0x430>
  40be70:	add	x0, x0, #0x50
  40be74:	ldr	x1, [sp, #16]
  40be78:	ldr	x2, [sp]
  40be7c:	bl	408180 <sqrt@plt+0x63f0>
  40be80:	b	40be84 <sqrt@plt+0xa0f4>
  40be84:	stur	wzr, [x29, #-48]
  40be88:	sub	x0, x29, #0x18
  40be8c:	bl	422a74 <_ZdlPvm@@Base+0x3bc>
  40be90:	ldp	x29, x30, [sp, #112]
  40be94:	add	sp, sp, #0x80
  40be98:	ret
  40be9c:	ldur	x0, [x29, #-40]
  40bea0:	bl	401d10 <_Unwind_Resume@plt>
  40bea4:	sub	sp, sp, #0x30
  40bea8:	stp	x29, x30, [sp, #32]
  40beac:	add	x29, sp, #0x20
  40beb0:	mov	w8, wzr
  40beb4:	adrp	x9, 442000 <stderr@@GLIBC_2.17+0x2430>
  40beb8:	add	x9, x9, #0xc70
  40bebc:	mov	w0, w8
  40bec0:	str	x9, [sp, #16]
  40bec4:	bl	40ab64 <sqrt@plt+0x8dd4>
  40bec8:	stur	w0, [x29, #-4]
  40becc:	ldur	w8, [x29, #-4]
  40bed0:	cmp	w8, #0x103
  40bed4:	b.eq	40bf00 <sqrt@plt+0xa170>  // b.none
  40bed8:	ldur	w8, [x29, #-4]
  40bedc:	cmp	w8, #0x102
  40bee0:	b.eq	40bf00 <sqrt@plt+0xa170>  // b.none
  40bee4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40bee8:	add	x0, x0, #0x1b5
  40beec:	ldr	x1, [sp, #16]
  40bef0:	ldr	x2, [sp, #16]
  40bef4:	ldr	x3, [sp, #16]
  40bef8:	bl	408e18 <sqrt@plt+0x7088>
  40befc:	b	40bf48 <sqrt@plt+0xa1b8>
  40bf00:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  40bf04:	add	x8, x8, #0x80
  40bf08:	mov	x0, x8
  40bf0c:	mov	w9, wzr
  40bf10:	mov	w1, w9
  40bf14:	str	x8, [sp, #8]
  40bf18:	bl	407fb0 <sqrt@plt+0x6220>
  40bf1c:	ldr	x8, [sp, #8]
  40bf20:	mov	x0, x8
  40bf24:	bl	408018 <sqrt@plt+0x6288>
  40bf28:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  40bf2c:	add	x8, x8, #0x50
  40bf30:	str	x0, [sp]
  40bf34:	mov	x0, x8
  40bf38:	ldr	x1, [sp]
  40bf3c:	mov	x8, xzr
  40bf40:	mov	x2, x8
  40bf44:	bl	408180 <sqrt@plt+0x63f0>
  40bf48:	ldp	x29, x30, [sp, #32]
  40bf4c:	add	sp, sp, #0x30
  40bf50:	ret
  40bf54:	sub	sp, sp, #0x60
  40bf58:	stp	x29, x30, [sp, #80]
  40bf5c:	add	x29, sp, #0x50
  40bf60:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  40bf64:	add	x8, x8, #0xba8
  40bf68:	add	x8, x8, #0x10
  40bf6c:	stur	x0, [x29, #-8]
  40bf70:	stur	x1, [x29, #-16]
  40bf74:	stur	d0, [x29, #-24]
  40bf78:	stur	d1, [x29, #-32]
  40bf7c:	stur	w2, [x29, #-36]
  40bf80:	str	d2, [sp, #32]
  40bf84:	str	x3, [sp, #24]
  40bf88:	ldur	x9, [x29, #-8]
  40bf8c:	mov	x0, x9
  40bf90:	str	x8, [sp, #16]
  40bf94:	str	x9, [sp, #8]
  40bf98:	bl	4089e4 <sqrt@plt+0x6c54>
  40bf9c:	ldr	x8, [sp, #16]
  40bfa0:	ldr	x9, [sp, #8]
  40bfa4:	str	x8, [x9]
  40bfa8:	ldur	x10, [x29, #-16]
  40bfac:	str	x10, [x9, #16]
  40bfb0:	ldr	x10, [sp, #24]
  40bfb4:	str	x10, [x9, #24]
  40bfb8:	ldur	x10, [x29, #-24]
  40bfbc:	str	x10, [x9, #32]
  40bfc0:	ldur	x10, [x29, #-32]
  40bfc4:	str	x10, [x9, #40]
  40bfc8:	ldur	w11, [x29, #-36]
  40bfcc:	str	w11, [x9, #48]
  40bfd0:	ldr	x10, [sp, #32]
  40bfd4:	str	x10, [x9, #56]
  40bfd8:	ldr	x10, [x9, #24]
  40bfdc:	str	x10, [x9, #64]
  40bfe0:	str	wzr, [x9, #72]
  40bfe4:	ldp	x29, x30, [sp, #80]
  40bfe8:	add	sp, sp, #0x60
  40bfec:	ret
  40bff0:	sub	sp, sp, #0x20
  40bff4:	stp	x29, x30, [sp, #16]
  40bff8:	add	x29, sp, #0x10
  40bffc:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  40c000:	add	x8, x8, #0xba8
  40c004:	add	x8, x8, #0x10
  40c008:	str	x0, [sp, #8]
  40c00c:	ldr	x9, [sp, #8]
  40c010:	str	x8, [x9]
  40c014:	ldr	x0, [x9, #16]
  40c018:	str	x9, [sp]
  40c01c:	bl	401a30 <free@plt>
  40c020:	ldr	x8, [sp]
  40c024:	ldr	x0, [x8, #24]
  40c028:	bl	401a30 <free@plt>
  40c02c:	ldr	x0, [sp]
  40c030:	bl	408a10 <sqrt@plt+0x6c80>
  40c034:	ldp	x29, x30, [sp, #16]
  40c038:	add	sp, sp, #0x20
  40c03c:	ret
  40c040:	sub	sp, sp, #0x20
  40c044:	stp	x29, x30, [sp, #16]
  40c048:	add	x29, sp, #0x10
  40c04c:	adrp	x8, 40b000 <sqrt@plt+0x9270>
  40c050:	add	x8, x8, #0xff0
  40c054:	str	x0, [sp, #8]
  40c058:	ldr	x9, [sp, #8]
  40c05c:	mov	x0, x9
  40c060:	str	x9, [sp]
  40c064:	blr	x8
  40c068:	ldr	x0, [sp]
  40c06c:	bl	42268c <_ZdlPv@@Base>
  40c070:	ldp	x29, x30, [sp, #16]
  40c074:	add	sp, sp, #0x20
  40c078:	ret
  40c07c:	sub	sp, sp, #0x40
  40c080:	stp	x29, x30, [sp, #48]
  40c084:	add	x29, sp, #0x30
  40c088:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  40c08c:	add	x8, x8, #0xc70
  40c090:	stur	x0, [x29, #-16]
  40c094:	ldur	x9, [x29, #-16]
  40c098:	ldr	x10, [x9, #64]
  40c09c:	str	x8, [sp, #16]
  40c0a0:	str	x9, [sp, #8]
  40c0a4:	cbnz	x10, 40c0b4 <sqrt@plt+0xa324>
  40c0a8:	mov	w8, #0xffffffff            	// #-1
  40c0ac:	stur	w8, [x29, #-4]
  40c0b0:	b	40c21c <sqrt@plt+0xa48c>
  40c0b4:	ldr	x8, [sp, #8]
  40c0b8:	ldr	x9, [x8, #64]
  40c0bc:	ldrb	w10, [x9]
  40c0c0:	cbz	w10, 40c0e0 <sqrt@plt+0xa350>
  40c0c4:	ldr	x8, [sp, #8]
  40c0c8:	ldr	x9, [x8, #64]
  40c0cc:	add	x10, x9, #0x1
  40c0d0:	str	x10, [x8, #64]
  40c0d4:	ldrb	w11, [x9]
  40c0d8:	stur	w11, [x29, #-4]
  40c0dc:	b	40c21c <sqrt@plt+0xa48c>
  40c0e0:	ldr	x8, [sp, #8]
  40c0e4:	ldr	w9, [x8, #72]
  40c0e8:	cbnz	w9, 40c104 <sqrt@plt+0xa374>
  40c0ec:	mov	w8, #0x1                   	// #1
  40c0f0:	ldr	x9, [sp, #8]
  40c0f4:	str	w8, [x9, #72]
  40c0f8:	mov	w8, #0xa                   	// #10
  40c0fc:	stur	w8, [x29, #-4]
  40c100:	b	40c21c <sqrt@plt+0xa48c>
  40c104:	ldr	x8, [sp, #8]
  40c108:	ldr	x0, [x8, #16]
  40c10c:	add	x1, sp, #0x18
  40c110:	bl	407724 <sqrt@plt+0x5994>
  40c114:	cbnz	w0, 40c13c <sqrt@plt+0xa3ac>
  40c118:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40c11c:	add	x0, x0, #0x1db
  40c120:	ldr	x1, [sp, #16]
  40c124:	ldr	x2, [sp, #16]
  40c128:	ldr	x3, [sp, #16]
  40c12c:	bl	408e18 <sqrt@plt+0x7088>
  40c130:	mov	w8, #0xffffffff            	// #-1
  40c134:	stur	w8, [x29, #-4]
  40c138:	b	40c21c <sqrt@plt+0xa48c>
  40c13c:	ldr	x8, [sp, #8]
  40c140:	ldr	w9, [x8, #48]
  40c144:	cbz	w9, 40c160 <sqrt@plt+0xa3d0>
  40c148:	ldr	x8, [sp, #8]
  40c14c:	ldr	d0, [x8, #56]
  40c150:	ldr	d1, [sp, #24]
  40c154:	fmul	d0, d1, d0
  40c158:	str	d0, [sp, #24]
  40c15c:	b	40c174 <sqrt@plt+0xa3e4>
  40c160:	ldr	x8, [sp, #8]
  40c164:	ldr	d0, [x8, #56]
  40c168:	ldr	d1, [sp, #24]
  40c16c:	fadd	d0, d1, d0
  40c170:	str	d0, [sp, #24]
  40c174:	ldr	x8, [sp, #8]
  40c178:	ldr	x0, [x8, #16]
  40c17c:	ldr	d0, [sp, #24]
  40c180:	bl	4073d0 <sqrt@plt+0x5640>
  40c184:	ldr	x8, [sp, #8]
  40c188:	ldr	d0, [x8, #32]
  40c18c:	ldr	d1, [x8, #40]
  40c190:	fcmp	d0, d1
  40c194:	cset	w9, ls  // ls = plast
  40c198:	tbnz	w9, #0, 40c1a0 <sqrt@plt+0xa410>
  40c19c:	b	40c1b8 <sqrt@plt+0xa428>
  40c1a0:	ldr	d0, [sp, #24]
  40c1a4:	ldr	x8, [sp, #8]
  40c1a8:	ldr	d1, [x8, #40]
  40c1ac:	fcmp	d0, d1
  40c1b0:	cset	w9, gt
  40c1b4:	tbnz	w9, #0, 40c1f0 <sqrt@plt+0xa460>
  40c1b8:	ldr	x8, [sp, #8]
  40c1bc:	ldr	d0, [x8, #32]
  40c1c0:	ldr	d1, [x8, #40]
  40c1c4:	fcmp	d0, d1
  40c1c8:	cset	w9, ge  // ge = tcont
  40c1cc:	tbnz	w9, #0, 40c1d4 <sqrt@plt+0xa444>
  40c1d0:	b	40c208 <sqrt@plt+0xa478>
  40c1d4:	ldr	d0, [sp, #24]
  40c1d8:	ldr	x8, [sp, #8]
  40c1dc:	ldr	d1, [x8, #40]
  40c1e0:	fcmp	d0, d1
  40c1e4:	cset	w9, mi  // mi = first
  40c1e8:	tbnz	w9, #0, 40c1f0 <sqrt@plt+0xa460>
  40c1ec:	b	40c208 <sqrt@plt+0xa478>
  40c1f0:	mov	x8, xzr
  40c1f4:	ldr	x9, [sp, #8]
  40c1f8:	str	x8, [x9, #64]
  40c1fc:	mov	w10, #0xffffffff            	// #-1
  40c200:	stur	w10, [x29, #-4]
  40c204:	b	40c21c <sqrt@plt+0xa48c>
  40c208:	ldr	x8, [sp, #8]
  40c20c:	ldr	x9, [x8, #24]
  40c210:	str	x9, [x8, #64]
  40c214:	str	wzr, [x8, #72]
  40c218:	b	40c0b4 <sqrt@plt+0xa324>
  40c21c:	ldur	w0, [x29, #-4]
  40c220:	ldp	x29, x30, [sp, #48]
  40c224:	add	sp, sp, #0x40
  40c228:	ret
  40c22c:	sub	sp, sp, #0x30
  40c230:	stp	x29, x30, [sp, #32]
  40c234:	add	x29, sp, #0x20
  40c238:	str	x0, [sp, #16]
  40c23c:	ldr	x8, [sp, #16]
  40c240:	ldr	x9, [x8, #64]
  40c244:	str	x8, [sp]
  40c248:	cbnz	x9, 40c258 <sqrt@plt+0xa4c8>
  40c24c:	mov	w8, #0xffffffff            	// #-1
  40c250:	stur	w8, [x29, #-4]
  40c254:	b	40c3a8 <sqrt@plt+0xa618>
  40c258:	ldr	x8, [sp]
  40c25c:	ldr	x9, [x8, #64]
  40c260:	ldrb	w10, [x9]
  40c264:	cbz	w10, 40c27c <sqrt@plt+0xa4ec>
  40c268:	ldr	x8, [sp]
  40c26c:	ldr	x9, [x8, #64]
  40c270:	ldrb	w10, [x9]
  40c274:	stur	w10, [x29, #-4]
  40c278:	b	40c3a8 <sqrt@plt+0xa618>
  40c27c:	ldr	x8, [sp]
  40c280:	ldr	w9, [x8, #72]
  40c284:	cbnz	w9, 40c294 <sqrt@plt+0xa504>
  40c288:	mov	w8, #0xa                   	// #10
  40c28c:	stur	w8, [x29, #-4]
  40c290:	b	40c3a8 <sqrt@plt+0xa618>
  40c294:	ldr	x8, [sp]
  40c298:	ldr	x0, [x8, #16]
  40c29c:	add	x1, sp, #0x8
  40c2a0:	bl	407724 <sqrt@plt+0x5994>
  40c2a4:	cbnz	w0, 40c2b4 <sqrt@plt+0xa524>
  40c2a8:	mov	w8, #0xffffffff            	// #-1
  40c2ac:	stur	w8, [x29, #-4]
  40c2b0:	b	40c3a8 <sqrt@plt+0xa618>
  40c2b4:	ldr	x8, [sp]
  40c2b8:	ldr	w9, [x8, #48]
  40c2bc:	cbz	w9, 40c2f4 <sqrt@plt+0xa564>
  40c2c0:	ldr	d0, [sp, #8]
  40c2c4:	ldr	x8, [sp]
  40c2c8:	ldr	d1, [x8, #56]
  40c2cc:	fmul	d0, d0, d1
  40c2d0:	ldr	d1, [x8, #40]
  40c2d4:	fcmp	d0, d1
  40c2d8:	cset	w9, gt
  40c2dc:	tbnz	w9, #0, 40c2e4 <sqrt@plt+0xa554>
  40c2e0:	b	40c2f0 <sqrt@plt+0xa560>
  40c2e4:	mov	w8, #0xffffffff            	// #-1
  40c2e8:	stur	w8, [x29, #-4]
  40c2ec:	b	40c3a8 <sqrt@plt+0xa618>
  40c2f0:	b	40c37c <sqrt@plt+0xa5ec>
  40c2f4:	ldr	x8, [sp]
  40c2f8:	ldr	d0, [x8, #32]
  40c2fc:	ldr	d1, [x8, #40]
  40c300:	fcmp	d0, d1
  40c304:	cset	w9, ls  // ls = plast
  40c308:	tbnz	w9, #0, 40c310 <sqrt@plt+0xa580>
  40c30c:	b	40c330 <sqrt@plt+0xa5a0>
  40c310:	ldr	d0, [sp, #8]
  40c314:	ldr	x8, [sp]
  40c318:	ldr	d1, [x8, #56]
  40c31c:	fadd	d0, d0, d1
  40c320:	ldr	d1, [x8, #40]
  40c324:	fcmp	d0, d1
  40c328:	cset	w9, gt
  40c32c:	tbnz	w9, #0, 40c370 <sqrt@plt+0xa5e0>
  40c330:	ldr	x8, [sp]
  40c334:	ldr	d0, [x8, #32]
  40c338:	ldr	d1, [x8, #40]
  40c33c:	fcmp	d0, d1
  40c340:	cset	w9, ge  // ge = tcont
  40c344:	tbnz	w9, #0, 40c34c <sqrt@plt+0xa5bc>
  40c348:	b	40c37c <sqrt@plt+0xa5ec>
  40c34c:	ldr	d0, [sp, #8]
  40c350:	ldr	x8, [sp]
  40c354:	ldr	d1, [x8, #56]
  40c358:	fadd	d0, d0, d1
  40c35c:	ldr	d1, [x8, #40]
  40c360:	fcmp	d0, d1
  40c364:	cset	w9, mi  // mi = first
  40c368:	tbnz	w9, #0, 40c370 <sqrt@plt+0xa5e0>
  40c36c:	b	40c37c <sqrt@plt+0xa5ec>
  40c370:	mov	w8, #0xffffffff            	// #-1
  40c374:	stur	w8, [x29, #-4]
  40c378:	b	40c3a8 <sqrt@plt+0xa618>
  40c37c:	ldr	x8, [sp]
  40c380:	ldr	x9, [x8, #24]
  40c384:	ldrb	w10, [x9]
  40c388:	cbnz	w10, 40c398 <sqrt@plt+0xa608>
  40c38c:	mov	w8, #0xffffffff            	// #-1
  40c390:	stur	w8, [x29, #-4]
  40c394:	b	40c3a8 <sqrt@plt+0xa618>
  40c398:	ldr	x8, [sp]
  40c39c:	ldr	x9, [x8, #24]
  40c3a0:	ldrb	w10, [x9]
  40c3a4:	stur	w10, [x29, #-4]
  40c3a8:	ldur	w0, [x29, #-4]
  40c3ac:	ldp	x29, x30, [sp, #32]
  40c3b0:	add	sp, sp, #0x30
  40c3b4:	ret
  40c3b8:	sub	sp, sp, #0x60
  40c3bc:	stp	x29, x30, [sp, #80]
  40c3c0:	add	x29, sp, #0x50
  40c3c4:	stur	x0, [x29, #-8]
  40c3c8:	stur	d0, [x29, #-16]
  40c3cc:	stur	d1, [x29, #-24]
  40c3d0:	stur	w1, [x29, #-28]
  40c3d4:	str	d2, [sp, #40]
  40c3d8:	str	x2, [sp, #32]
  40c3dc:	ldur	x0, [x29, #-8]
  40c3e0:	ldur	d0, [x29, #-16]
  40c3e4:	bl	4073d0 <sqrt@plt+0x5640>
  40c3e8:	ldur	w8, [x29, #-28]
  40c3ec:	cbz	w8, 40c400 <sqrt@plt+0xa670>
  40c3f0:	ldr	d0, [sp, #40]
  40c3f4:	fcmp	d0, #0.0
  40c3f8:	cset	w8, ls  // ls = plast
  40c3fc:	tbnz	w8, #0, 40c454 <sqrt@plt+0xa6c4>
  40c400:	ldr	d0, [sp, #40]
  40c404:	fcmp	d0, #0.0
  40c408:	cset	w8, gt
  40c40c:	tbnz	w8, #0, 40c414 <sqrt@plt+0xa684>
  40c410:	b	40c428 <sqrt@plt+0xa698>
  40c414:	ldur	d0, [x29, #-16]
  40c418:	ldur	d1, [x29, #-24]
  40c41c:	fcmp	d0, d1
  40c420:	cset	w8, gt
  40c424:	tbnz	w8, #0, 40c454 <sqrt@plt+0xa6c4>
  40c428:	ldr	d0, [sp, #40]
  40c42c:	fcmp	d0, #0.0
  40c430:	cset	w8, mi  // mi = first
  40c434:	tbnz	w8, #0, 40c43c <sqrt@plt+0xa6ac>
  40c438:	b	40c458 <sqrt@plt+0xa6c8>
  40c43c:	ldur	d0, [x29, #-16]
  40c440:	ldur	d1, [x29, #-24]
  40c444:	fcmp	d0, d1
  40c448:	cset	w8, mi  // mi = first
  40c44c:	tbnz	w8, #0, 40c454 <sqrt@plt+0xa6c4>
  40c450:	b	40c458 <sqrt@plt+0xa6c8>
  40c454:	b	40c494 <sqrt@plt+0xa704>
  40c458:	mov	x0, #0x50                  	// #80
  40c45c:	bl	4225b4 <_Znwm@@Base>
  40c460:	ldur	x1, [x29, #-8]
  40c464:	ldur	d0, [x29, #-16]
  40c468:	ldur	d1, [x29, #-24]
  40c46c:	ldur	w2, [x29, #-28]
  40c470:	ldr	d2, [sp, #40]
  40c474:	ldr	x3, [sp, #32]
  40c478:	str	x0, [sp, #8]
  40c47c:	adrp	x8, 40b000 <sqrt@plt+0x9270>
  40c480:	add	x8, x8, #0xf54
  40c484:	blr	x8
  40c488:	b	40c48c <sqrt@plt+0xa6fc>
  40c48c:	ldr	x0, [sp, #8]
  40c490:	bl	4098dc <sqrt@plt+0x7b4c>
  40c494:	ldp	x29, x30, [sp, #80]
  40c498:	add	sp, sp, #0x60
  40c49c:	ret
  40c4a0:	str	x0, [sp, #24]
  40c4a4:	str	w1, [sp, #20]
  40c4a8:	ldr	x0, [sp, #8]
  40c4ac:	bl	42268c <_ZdlPv@@Base>
  40c4b0:	ldr	x0, [sp, #24]
  40c4b4:	bl	401d10 <_Unwind_Resume@plt>
  40c4b8:	sub	sp, sp, #0x80
  40c4bc:	stp	x29, x30, [sp, #112]
  40c4c0:	add	x29, sp, #0x70
  40c4c4:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40c4c8:	add	x1, x1, #0x138
  40c4cc:	stur	x0, [x29, #-8]
  40c4d0:	str	x1, [sp, #40]
  40c4d4:	bl	401c20 <__errno_location@plt>
  40c4d8:	str	wzr, [x0]
  40c4dc:	ldur	x0, [x29, #-8]
  40c4e0:	ldr	x1, [sp, #40]
  40c4e4:	bl	401c50 <fopen@plt>
  40c4e8:	stur	x0, [x29, #-16]
  40c4ec:	ldur	x8, [x29, #-16]
  40c4f0:	cbnz	x8, 40c54c <sqrt@plt+0xa7bc>
  40c4f4:	ldur	x1, [x29, #-8]
  40c4f8:	sub	x8, x29, #0x20
  40c4fc:	mov	x0, x8
  40c500:	str	x8, [sp, #32]
  40c504:	bl	420188 <sqrt@plt+0x1e3f8>
  40c508:	bl	401c20 <__errno_location@plt>
  40c50c:	ldr	w0, [x0]
  40c510:	bl	401ac0 <strerror@plt>
  40c514:	sub	x8, x29, #0x30
  40c518:	str	x0, [sp, #24]
  40c51c:	mov	x0, x8
  40c520:	ldr	x1, [sp, #24]
  40c524:	str	x8, [sp, #16]
  40c528:	bl	420188 <sqrt@plt+0x1e3f8>
  40c52c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40c530:	add	x0, x0, #0x204
  40c534:	ldr	x1, [sp, #32]
  40c538:	ldr	x2, [sp, #16]
  40c53c:	adrp	x3, 442000 <stderr@@GLIBC_2.17+0x2430>
  40c540:	add	x3, x3, #0xc70
  40c544:	bl	408e18 <sqrt@plt+0x7088>
  40c548:	b	40c578 <sqrt@plt+0xa7e8>
  40c54c:	mov	x0, #0x40                  	// #64
  40c550:	bl	4225b4 <_Znwm@@Base>
  40c554:	ldur	x1, [x29, #-16]
  40c558:	ldur	x2, [x29, #-8]
  40c55c:	str	x0, [sp, #8]
  40c560:	adrp	x8, 408000 <sqrt@plt+0x6270>
  40c564:	add	x8, x8, #0xa4c
  40c568:	blr	x8
  40c56c:	b	40c570 <sqrt@plt+0xa7e0>
  40c570:	ldr	x0, [sp, #8]
  40c574:	bl	4098dc <sqrt@plt+0x7b4c>
  40c578:	ldp	x29, x30, [sp, #112]
  40c57c:	add	sp, sp, #0x80
  40c580:	ret
  40c584:	str	x0, [sp, #56]
  40c588:	str	w1, [sp, #52]
  40c58c:	ldr	x0, [sp, #8]
  40c590:	bl	42268c <_ZdlPv@@Base>
  40c594:	ldr	x0, [sp, #56]
  40c598:	bl	401d10 <_Unwind_Resume@plt>
  40c59c:	sub	sp, sp, #0x40
  40c5a0:	stp	x29, x30, [sp, #48]
  40c5a4:	add	x29, sp, #0x30
  40c5a8:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  40c5ac:	add	x8, x8, #0xbe0
  40c5b0:	add	x8, x8, #0x10
  40c5b4:	stur	x0, [x29, #-8]
  40c5b8:	stur	x1, [x29, #-16]
  40c5bc:	str	x2, [sp, #24]
  40c5c0:	str	x3, [sp, #16]
  40c5c4:	ldur	x9, [x29, #-8]
  40c5c8:	ldr	x1, [sp, #24]
  40c5cc:	ldr	x2, [sp, #16]
  40c5d0:	mov	x0, x9
  40c5d4:	str	x8, [sp, #8]
  40c5d8:	str	x9, [sp]
  40c5dc:	bl	40c600 <sqrt@plt+0xa870>
  40c5e0:	ldr	x8, [sp, #8]
  40c5e4:	ldr	x9, [sp]
  40c5e8:	str	x8, [x9]
  40c5ec:	ldur	x10, [x29, #-16]
  40c5f0:	str	x10, [x9, #208]
  40c5f4:	ldp	x29, x30, [sp, #48]
  40c5f8:	add	sp, sp, #0x40
  40c5fc:	ret
  40c600:	sub	sp, sp, #0x60
  40c604:	stp	x29, x30, [sp, #80]
  40c608:	add	x29, sp, #0x50
  40c60c:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  40c610:	add	x8, x8, #0xc60
  40c614:	add	x8, x8, #0x10
  40c618:	stur	x0, [x29, #-8]
  40c61c:	stur	x1, [x29, #-16]
  40c620:	stur	x2, [x29, #-24]
  40c624:	ldur	x9, [x29, #-8]
  40c628:	mov	x0, x9
  40c62c:	str	x8, [sp, #32]
  40c630:	str	x9, [sp, #24]
  40c634:	bl	4089e4 <sqrt@plt+0x6c54>
  40c638:	ldr	x8, [sp, #32]
  40c63c:	ldr	x9, [sp, #24]
  40c640:	str	x8, [x9]
  40c644:	str	wzr, [x9, #16]
  40c648:	add	x10, x9, #0xc0
  40c64c:	mov	x0, x10
  40c650:	str	x10, [sp, #16]
  40c654:	bl	42281c <_ZdlPvm@@Base+0x164>
  40c658:	b	40c65c <sqrt@plt+0xa8cc>
  40c65c:	mov	x8, xzr
  40c660:	ldr	x9, [sp, #24]
  40c664:	str	x8, [x9, #48]
  40c668:	ldur	x0, [x29, #-16]
  40c66c:	bl	409134 <sqrt@plt+0x73a4>
  40c670:	str	x0, [sp, #8]
  40c674:	b	40c678 <sqrt@plt+0xa8e8>
  40c678:	ldr	x8, [sp, #8]
  40c67c:	ldr	x9, [sp, #24]
  40c680:	str	x8, [x9, #24]
  40c684:	mov	x10, xzr
  40c688:	str	x10, [x9, #40]
  40c68c:	ldur	x0, [x29, #-24]
  40c690:	bl	4239a0 <_ZdlPvm@@Base+0x12e8>
  40c694:	str	x0, [sp]
  40c698:	b	40c69c <sqrt@plt+0xa90c>
  40c69c:	ldr	x8, [sp]
  40c6a0:	ldr	x9, [sp, #24]
  40c6a4:	str	x8, [x9, #32]
  40c6a8:	ldp	x29, x30, [sp, #80]
  40c6ac:	add	sp, sp, #0x60
  40c6b0:	ret
  40c6b4:	stur	x0, [x29, #-32]
  40c6b8:	stur	w1, [x29, #-36]
  40c6bc:	b	40c6d0 <sqrt@plt+0xa940>
  40c6c0:	stur	x0, [x29, #-32]
  40c6c4:	stur	w1, [x29, #-36]
  40c6c8:	ldr	x0, [sp, #16]
  40c6cc:	bl	422a74 <_ZdlPvm@@Base+0x3bc>
  40c6d0:	ldr	x0, [sp, #24]
  40c6d4:	bl	408a10 <sqrt@plt+0x6c80>
  40c6d8:	ldur	x0, [x29, #-32]
  40c6dc:	bl	401d10 <_Unwind_Resume@plt>
  40c6e0:	sub	sp, sp, #0x30
  40c6e4:	stp	x29, x30, [sp, #32]
  40c6e8:	add	x29, sp, #0x20
  40c6ec:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  40c6f0:	add	x8, x8, #0xbe0
  40c6f4:	add	x8, x8, #0x10
  40c6f8:	stur	x0, [x29, #-8]
  40c6fc:	ldur	x9, [x29, #-8]
  40c700:	str	x8, [x9]
  40c704:	ldr	x8, [x9, #208]
  40c708:	str	x9, [sp, #16]
  40c70c:	str	x8, [sp, #8]
  40c710:	cbz	x8, 40c728 <sqrt@plt+0xa998>
  40c714:	ldr	x8, [sp, #8]
  40c718:	ldr	x9, [x8]
  40c71c:	ldr	x9, [x9, #8]
  40c720:	mov	x0, x8
  40c724:	blr	x9
  40c728:	ldr	x0, [sp, #16]
  40c72c:	bl	40c73c <sqrt@plt+0xa9ac>
  40c730:	ldp	x29, x30, [sp, #32]
  40c734:	add	sp, sp, #0x30
  40c738:	ret
  40c73c:	sub	sp, sp, #0x30
  40c740:	stp	x29, x30, [sp, #32]
  40c744:	add	x29, sp, #0x20
  40c748:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  40c74c:	add	x8, x8, #0xc60
  40c750:	add	x8, x8, #0x10
  40c754:	stur	x0, [x29, #-8]
  40c758:	ldur	x9, [x29, #-8]
  40c75c:	str	x8, [x9]
  40c760:	ldr	x8, [x9, #24]
  40c764:	str	x9, [sp, #16]
  40c768:	str	x8, [sp, #8]
  40c76c:	cbz	x8, 40c778 <sqrt@plt+0xa9e8>
  40c770:	ldr	x0, [sp, #8]
  40c774:	bl	401c10 <_ZdaPv@plt>
  40c778:	ldr	x8, [sp, #16]
  40c77c:	ldr	x9, [x8, #32]
  40c780:	str	x9, [sp]
  40c784:	cbz	x9, 40c790 <sqrt@plt+0xaa00>
  40c788:	ldr	x0, [sp]
  40c78c:	bl	401c10 <_ZdaPv@plt>
  40c790:	ldr	x8, [sp, #16]
  40c794:	add	x0, x8, #0xc0
  40c798:	bl	422a74 <_ZdlPvm@@Base+0x3bc>
  40c79c:	ldr	x0, [sp, #16]
  40c7a0:	bl	408a10 <sqrt@plt+0x6c80>
  40c7a4:	ldp	x29, x30, [sp, #32]
  40c7a8:	add	sp, sp, #0x30
  40c7ac:	ret
  40c7b0:	sub	sp, sp, #0x20
  40c7b4:	stp	x29, x30, [sp, #16]
  40c7b8:	add	x29, sp, #0x10
  40c7bc:	adrp	x8, 40c000 <sqrt@plt+0xa270>
  40c7c0:	add	x8, x8, #0x6e0
  40c7c4:	str	x0, [sp, #8]
  40c7c8:	ldr	x9, [sp, #8]
  40c7cc:	mov	x0, x9
  40c7d0:	str	x9, [sp]
  40c7d4:	blr	x8
  40c7d8:	ldr	x0, [sp]
  40c7dc:	bl	42268c <_ZdlPv@@Base>
  40c7e0:	ldp	x29, x30, [sp, #16]
  40c7e4:	add	sp, sp, #0x20
  40c7e8:	ret
  40c7ec:	sub	sp, sp, #0x30
  40c7f0:	stp	x29, x30, [sp, #32]
  40c7f4:	add	x29, sp, #0x20
  40c7f8:	str	x0, [sp, #16]
  40c7fc:	ldr	x8, [sp, #16]
  40c800:	ldr	x9, [x8, #208]
  40c804:	str	x8, [sp, #8]
  40c808:	cbnz	x9, 40c818 <sqrt@plt+0xaa88>
  40c80c:	mov	w8, #0xffffffff            	// #-1
  40c810:	stur	w8, [x29, #-4]
  40c814:	b	40c834 <sqrt@plt+0xaaa4>
  40c818:	ldr	x8, [sp, #8]
  40c81c:	ldr	x9, [x8, #208]
  40c820:	ldr	x10, [x9]
  40c824:	ldr	x10, [x10, #16]
  40c828:	mov	x0, x9
  40c82c:	blr	x10
  40c830:	stur	w0, [x29, #-4]
  40c834:	ldur	w0, [x29, #-4]
  40c838:	ldp	x29, x30, [sp, #32]
  40c83c:	add	sp, sp, #0x30
  40c840:	ret
  40c844:	sub	sp, sp, #0x40
  40c848:	stp	x29, x30, [sp, #48]
  40c84c:	add	x29, sp, #0x30
  40c850:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  40c854:	add	x8, x8, #0xc20
  40c858:	add	x8, x8, #0x10
  40c85c:	stur	x0, [x29, #-8]
  40c860:	stur	x1, [x29, #-16]
  40c864:	str	x2, [sp, #24]
  40c868:	ldur	x9, [x29, #-8]
  40c86c:	ldur	x1, [x29, #-16]
  40c870:	ldr	x2, [sp, #24]
  40c874:	mov	x0, x9
  40c878:	str	x8, [sp, #16]
  40c87c:	str	x9, [sp, #8]
  40c880:	bl	40c600 <sqrt@plt+0xa870>
  40c884:	ldr	x8, [sp, #16]
  40c888:	ldr	x9, [sp, #8]
  40c88c:	str	x8, [x9]
  40c890:	ldp	x29, x30, [sp, #48]
  40c894:	add	sp, sp, #0x40
  40c898:	ret
  40c89c:	sub	sp, sp, #0x40
  40c8a0:	stp	x29, x30, [sp, #48]
  40c8a4:	add	x29, sp, #0x30
  40c8a8:	stur	x0, [x29, #-16]
  40c8ac:	ldur	x8, [x29, #-16]
  40c8b0:	str	x8, [sp, #8]
  40c8b4:	ldr	x8, [sp, #8]
  40c8b8:	ldr	x9, [x8, #8]
  40c8bc:	cbz	x9, 40c950 <sqrt@plt+0xabc0>
  40c8c0:	ldr	x8, [sp, #8]
  40c8c4:	ldr	x9, [x8, #8]
  40c8c8:	ldr	x10, [x9]
  40c8cc:	ldr	x10, [x10, #16]
  40c8d0:	mov	x0, x9
  40c8d4:	blr	x10
  40c8d8:	stur	w0, [x29, #-20]
  40c8dc:	ldur	w11, [x29, #-20]
  40c8e0:	mov	w12, #0xffffffff            	// #-1
  40c8e4:	cmp	w11, w12
  40c8e8:	b.eq	40c8f8 <sqrt@plt+0xab68>  // b.none
  40c8ec:	ldur	w8, [x29, #-20]
  40c8f0:	stur	w8, [x29, #-4]
  40c8f4:	b	40c958 <sqrt@plt+0xabc8>
  40c8f8:	ldr	x8, [sp, #8]
  40c8fc:	ldr	x9, [x8, #8]
  40c900:	ldr	x9, [x9, #8]
  40c904:	cbnz	x9, 40c914 <sqrt@plt+0xab84>
  40c908:	mov	w8, #0xffffffff            	// #-1
  40c90c:	stur	w8, [x29, #-4]
  40c910:	b	40c958 <sqrt@plt+0xabc8>
  40c914:	ldr	x8, [sp, #8]
  40c918:	ldr	x9, [x8, #8]
  40c91c:	str	x9, [sp, #16]
  40c920:	ldr	x9, [x8, #8]
  40c924:	ldr	x9, [x9, #8]
  40c928:	str	x9, [x8, #8]
  40c92c:	ldr	x9, [sp, #16]
  40c930:	str	x9, [sp]
  40c934:	cbz	x9, 40c94c <sqrt@plt+0xabbc>
  40c938:	ldr	x8, [sp]
  40c93c:	ldr	x9, [x8]
  40c940:	ldr	x9, [x9, #8]
  40c944:	mov	x0, x8
  40c948:	blr	x9
  40c94c:	b	40c8b4 <sqrt@plt+0xab24>
  40c950:	mov	w8, #0xffffffff            	// #-1
  40c954:	stur	w8, [x29, #-4]
  40c958:	ldur	w0, [x29, #-4]
  40c95c:	ldp	x29, x30, [sp, #48]
  40c960:	add	sp, sp, #0x40
  40c964:	ret
  40c968:	sub	sp, sp, #0x10
  40c96c:	str	x0, [sp, #8]
  40c970:	brk	#0x1
  40c974:	sub	sp, sp, #0x40
  40c978:	stp	x29, x30, [sp, #48]
  40c97c:	add	x29, sp, #0x30
  40c980:	stur	x0, [x29, #-16]
  40c984:	ldur	x8, [x29, #-16]
  40c988:	ldr	x9, [x8, #48]
  40c98c:	str	x8, [sp, #16]
  40c990:	cbz	x9, 40c9cc <sqrt@plt+0xac3c>
  40c994:	ldr	x8, [sp, #16]
  40c998:	ldr	x9, [x8, #48]
  40c99c:	ldrb	w10, [x9]
  40c9a0:	cbz	w10, 40c9c0 <sqrt@plt+0xac30>
  40c9a4:	ldr	x8, [sp, #16]
  40c9a8:	ldr	x9, [x8, #48]
  40c9ac:	add	x10, x9, #0x1
  40c9b0:	str	x10, [x8, #48]
  40c9b4:	ldrb	w11, [x9]
  40c9b8:	stur	w11, [x29, #-4]
  40c9bc:	b	40cb20 <sqrt@plt+0xad90>
  40c9c0:	mov	x8, xzr
  40c9c4:	ldr	x9, [sp, #16]
  40c9c8:	str	x8, [x9, #48]
  40c9cc:	ldr	x8, [sp, #16]
  40c9d0:	ldr	x9, [x8, #40]
  40c9d4:	cbnz	x9, 40c9f4 <sqrt@plt+0xac64>
  40c9d8:	ldr	x0, [sp, #16]
  40c9dc:	bl	40cb30 <sqrt@plt+0xada0>
  40c9e0:	cbnz	w0, 40c9e8 <sqrt@plt+0xac58>
  40c9e4:	b	40cb18 <sqrt@plt+0xad88>
  40c9e8:	ldr	x8, [sp, #16]
  40c9ec:	ldr	x9, [x8, #24]
  40c9f0:	str	x9, [x8, #40]
  40c9f4:	ldr	x8, [sp, #16]
  40c9f8:	ldr	x9, [x8, #40]
  40c9fc:	ldrb	w10, [x9]
  40ca00:	cbnz	w10, 40ca1c <sqrt@plt+0xac8c>
  40ca04:	mov	x8, xzr
  40ca08:	ldr	x9, [sp, #16]
  40ca0c:	str	x8, [x9, #40]
  40ca10:	mov	w10, #0xa                   	// #10
  40ca14:	stur	w10, [x29, #-4]
  40ca18:	b	40cb20 <sqrt@plt+0xad90>
  40ca1c:	ldr	x8, [sp, #16]
  40ca20:	ldr	x9, [x8, #40]
  40ca24:	ldrb	w10, [x9]
  40ca28:	mov	w11, #0x0                   	// #0
  40ca2c:	cmp	w10, #0x80
  40ca30:	str	w11, [sp, #12]
  40ca34:	b.lt	40ca50 <sqrt@plt+0xacc0>  // b.tstop
  40ca38:	ldr	x8, [sp, #16]
  40ca3c:	ldr	x9, [x8, #40]
  40ca40:	ldrb	w10, [x9]
  40ca44:	cmp	w10, #0x9f
  40ca48:	cset	w10, le
  40ca4c:	str	w10, [sp, #12]
  40ca50:	ldr	w8, [sp, #12]
  40ca54:	tbnz	w8, #0, 40ca5c <sqrt@plt+0xaccc>
  40ca58:	b	40cae8 <sqrt@plt+0xad58>
  40ca5c:	ldr	x8, [sp, #16]
  40ca60:	ldr	x9, [x8, #40]
  40ca64:	add	x10, x9, #0x1
  40ca68:	str	x10, [x8, #40]
  40ca6c:	ldrb	w11, [x9]
  40ca70:	subs	w11, w11, #0x80
  40ca74:	stur	w11, [x29, #-20]
  40ca78:	ldur	w11, [x29, #-20]
  40ca7c:	ldr	w12, [x8, #184]
  40ca80:	cmp	w11, w12
  40ca84:	b.ge	40cae4 <sqrt@plt+0xad54>  // b.tcont
  40ca88:	ldr	x8, [sp, #16]
  40ca8c:	add	x0, x8, #0xc0
  40ca90:	add	x9, x8, #0x38
  40ca94:	ldursw	x10, [x29, #-20]
  40ca98:	ldr	w1, [x9, x10, lsl #2]
  40ca9c:	bl	40e160 <sqrt@plt+0xc3d0>
  40caa0:	ldrb	w11, [x0]
  40caa4:	cbz	w11, 40cae4 <sqrt@plt+0xad54>
  40caa8:	ldr	x8, [sp, #16]
  40caac:	add	x0, x8, #0xc0
  40cab0:	bl	408018 <sqrt@plt+0x6288>
  40cab4:	ldr	x8, [sp, #16]
  40cab8:	add	x9, x8, #0x38
  40cabc:	ldursw	x10, [x29, #-20]
  40cac0:	ldrsw	x9, [x9, x10, lsl #2]
  40cac4:	add	x9, x0, x9
  40cac8:	str	x9, [x8, #48]
  40cacc:	ldr	x9, [x8, #48]
  40cad0:	add	x10, x9, #0x1
  40cad4:	str	x10, [x8, #48]
  40cad8:	ldrb	w11, [x9]
  40cadc:	stur	w11, [x29, #-4]
  40cae0:	b	40cb20 <sqrt@plt+0xad90>
  40cae4:	b	40ca1c <sqrt@plt+0xac8c>
  40cae8:	ldr	x8, [sp, #16]
  40caec:	ldr	x9, [x8, #40]
  40caf0:	ldrb	w10, [x9]
  40caf4:	cbz	w10, 40cb14 <sqrt@plt+0xad84>
  40caf8:	ldr	x8, [sp, #16]
  40cafc:	ldr	x9, [x8, #40]
  40cb00:	add	x10, x9, #0x1
  40cb04:	str	x10, [x8, #40]
  40cb08:	ldrb	w11, [x9]
  40cb0c:	stur	w11, [x29, #-4]
  40cb10:	b	40cb20 <sqrt@plt+0xad90>
  40cb14:	b	40c9cc <sqrt@plt+0xac3c>
  40cb18:	mov	w8, #0xffffffff            	// #-1
  40cb1c:	stur	w8, [x29, #-4]
  40cb20:	ldur	w0, [x29, #-4]
  40cb24:	ldp	x29, x30, [sp, #48]
  40cb28:	add	sp, sp, #0x40
  40cb2c:	ret
  40cb30:	sub	sp, sp, #0x40
  40cb34:	stp	x29, x30, [sp, #48]
  40cb38:	add	x29, sp, #0x30
  40cb3c:	stur	x0, [x29, #-16]
  40cb40:	ldur	x8, [x29, #-16]
  40cb44:	ldr	w9, [x8, #16]
  40cb48:	str	x8, [sp, #16]
  40cb4c:	cbz	w9, 40cb58 <sqrt@plt+0xadc8>
  40cb50:	stur	wzr, [x29, #-4]
  40cb54:	b	40cd48 <sqrt@plt+0xafb8>
  40cb58:	ldr	x8, [sp, #16]
  40cb5c:	add	x0, x8, #0xc0
  40cb60:	bl	4235a8 <_ZdlPvm@@Base+0xef0>
  40cb64:	ldr	x8, [sp, #16]
  40cb68:	str	wzr, [x8, #184]
  40cb6c:	ldr	x9, [x8]
  40cb70:	ldr	x9, [x9, #40]
  40cb74:	mov	x0, x8
  40cb78:	blr	x9
  40cb7c:	stur	w0, [x29, #-20]
  40cb80:	ldur	w8, [x29, #-20]
  40cb84:	cmp	w8, #0x20
  40cb88:	b.ne	40cba8 <sqrt@plt+0xae18>  // b.any
  40cb8c:	ldr	x8, [sp, #16]
  40cb90:	ldr	x9, [x8]
  40cb94:	ldr	x9, [x9, #40]
  40cb98:	mov	x0, x8
  40cb9c:	blr	x9
  40cba0:	stur	w0, [x29, #-20]
  40cba4:	b	40cb80 <sqrt@plt+0xadf0>
  40cba8:	ldur	w8, [x29, #-20]
  40cbac:	mov	w9, #0xffffffff            	// #-1
  40cbb0:	cmp	w8, w9
  40cbb4:	b.eq	40cbc4 <sqrt@plt+0xae34>  // b.none
  40cbb8:	ldur	w8, [x29, #-20]
  40cbbc:	cmp	w8, #0xa
  40cbc0:	b.ne	40cbc8 <sqrt@plt+0xae38>  // b.any
  40cbc4:	b	40ccbc <sqrt@plt+0xaf2c>
  40cbc8:	ldr	x8, [sp, #16]
  40cbcc:	ldr	w9, [x8, #184]
  40cbd0:	cmp	w9, #0x20
  40cbd4:	b.ne	40cc24 <sqrt@plt+0xae94>  // b.any
  40cbd8:	ldr	x8, [sp, #16]
  40cbdc:	ldr	x9, [x8]
  40cbe0:	ldr	x9, [x9, #40]
  40cbe4:	mov	x0, x8
  40cbe8:	blr	x9
  40cbec:	stur	w0, [x29, #-20]
  40cbf0:	ldur	w8, [x29, #-20]
  40cbf4:	mov	w9, #0x0                   	// #0
  40cbf8:	cmp	w8, #0xa
  40cbfc:	str	w9, [sp, #12]
  40cc00:	b.eq	40cc18 <sqrt@plt+0xae88>  // b.none
  40cc04:	ldur	w8, [x29, #-20]
  40cc08:	mov	w9, #0xffffffff            	// #-1
  40cc0c:	cmp	w8, w9
  40cc10:	cset	w8, ne  // ne = any
  40cc14:	str	w8, [sp, #12]
  40cc18:	ldr	w8, [sp, #12]
  40cc1c:	tbnz	w8, #0, 40cbd8 <sqrt@plt+0xae48>
  40cc20:	b	40ccbc <sqrt@plt+0xaf2c>
  40cc24:	ldr	x8, [sp, #16]
  40cc28:	add	x0, x8, #0xc0
  40cc2c:	bl	40e148 <sqrt@plt+0xc3b8>
  40cc30:	ldr	x8, [sp, #16]
  40cc34:	add	x9, x8, #0x38
  40cc38:	ldrsw	x10, [x8, #184]
  40cc3c:	mov	w11, w10
  40cc40:	add	w11, w11, #0x1
  40cc44:	str	w11, [x8, #184]
  40cc48:	str	w0, [x9, x10, lsl #2]
  40cc4c:	ldur	w8, [x29, #-20]
  40cc50:	ldr	x9, [sp, #16]
  40cc54:	add	x0, x9, #0xc0
  40cc58:	mov	w1, w8
  40cc5c:	bl	407fb0 <sqrt@plt+0x6220>
  40cc60:	ldr	x9, [sp, #16]
  40cc64:	ldr	x10, [x9]
  40cc68:	ldr	x10, [x10, #40]
  40cc6c:	mov	x0, x9
  40cc70:	blr	x10
  40cc74:	stur	w0, [x29, #-20]
  40cc78:	ldur	w8, [x29, #-20]
  40cc7c:	mov	w9, #0x0                   	// #0
  40cc80:	cmp	w8, #0x20
  40cc84:	str	w9, [sp, #8]
  40cc88:	b.eq	40cc9c <sqrt@plt+0xaf0c>  // b.none
  40cc8c:	ldur	w8, [x29, #-20]
  40cc90:	cmp	w8, #0xa
  40cc94:	cset	w8, ne  // ne = any
  40cc98:	str	w8, [sp, #8]
  40cc9c:	ldr	w8, [sp, #8]
  40cca0:	tbnz	w8, #0, 40cc4c <sqrt@plt+0xaebc>
  40cca4:	ldr	x8, [sp, #16]
  40cca8:	add	x0, x8, #0xc0
  40ccac:	mov	w9, wzr
  40ccb0:	mov	w1, w9
  40ccb4:	bl	407fb0 <sqrt@plt+0x6220>
  40ccb8:	b	40cb80 <sqrt@plt+0xadf0>
  40ccbc:	ldr	x8, [sp, #16]
  40ccc0:	ldr	x9, [x8, #32]
  40ccc4:	cbz	x9, 40cd10 <sqrt@plt+0xaf80>
  40ccc8:	ldr	x8, [sp, #16]
  40cccc:	ldr	w9, [x8, #184]
  40ccd0:	cmp	w9, #0x0
  40ccd4:	cset	w9, le
  40ccd8:	tbnz	w9, #0, 40cd10 <sqrt@plt+0xaf80>
  40ccdc:	ldr	x8, [sp, #16]
  40cce0:	add	x0, x8, #0xc0
  40cce4:	ldr	w1, [x8, #56]
  40cce8:	bl	40e160 <sqrt@plt+0xc3d0>
  40ccec:	ldr	x8, [sp, #16]
  40ccf0:	ldr	x1, [x8, #32]
  40ccf4:	bl	401c60 <strcmp@plt>
  40ccf8:	cbnz	w0, 40cd10 <sqrt@plt+0xaf80>
  40ccfc:	mov	w8, #0x1                   	// #1
  40cd00:	ldr	x9, [sp, #16]
  40cd04:	str	w8, [x9, #16]
  40cd08:	stur	wzr, [x29, #-4]
  40cd0c:	b	40cd48 <sqrt@plt+0xafb8>
  40cd10:	ldr	x8, [sp, #16]
  40cd14:	ldr	w9, [x8, #184]
  40cd18:	cmp	w9, #0x0
  40cd1c:	cset	w9, gt
  40cd20:	mov	w10, #0x1                   	// #1
  40cd24:	str	w10, [sp, #4]
  40cd28:	tbnz	w9, #0, 40cd3c <sqrt@plt+0xafac>
  40cd2c:	ldur	w8, [x29, #-20]
  40cd30:	cmp	w8, #0xa
  40cd34:	cset	w8, eq  // eq = none
  40cd38:	str	w8, [sp, #4]
  40cd3c:	ldr	w8, [sp, #4]
  40cd40:	and	w8, w8, #0x1
  40cd44:	stur	w8, [x29, #-4]
  40cd48:	ldur	w0, [x29, #-4]
  40cd4c:	ldp	x29, x30, [sp, #48]
  40cd50:	add	sp, sp, #0x40
  40cd54:	ret
  40cd58:	sub	sp, sp, #0x40
  40cd5c:	stp	x29, x30, [sp, #48]
  40cd60:	add	x29, sp, #0x30
  40cd64:	stur	x0, [x29, #-16]
  40cd68:	ldur	x8, [x29, #-16]
  40cd6c:	ldr	x9, [x8, #48]
  40cd70:	str	x8, [sp, #16]
  40cd74:	cbz	x9, 40cda8 <sqrt@plt+0xb018>
  40cd78:	ldr	x8, [sp, #16]
  40cd7c:	ldr	x9, [x8, #48]
  40cd80:	ldrb	w10, [x9]
  40cd84:	cbz	w10, 40cd9c <sqrt@plt+0xb00c>
  40cd88:	ldr	x8, [sp, #16]
  40cd8c:	ldr	x9, [x8, #48]
  40cd90:	ldrb	w10, [x9]
  40cd94:	stur	w10, [x29, #-4]
  40cd98:	b	40cee0 <sqrt@plt+0xb150>
  40cd9c:	mov	x8, xzr
  40cda0:	ldr	x9, [sp, #16]
  40cda4:	str	x8, [x9, #48]
  40cda8:	ldr	x8, [sp, #16]
  40cdac:	ldr	x9, [x8, #40]
  40cdb0:	cbnz	x9, 40cdd0 <sqrt@plt+0xb040>
  40cdb4:	ldr	x0, [sp, #16]
  40cdb8:	bl	40cb30 <sqrt@plt+0xada0>
  40cdbc:	cbnz	w0, 40cdc4 <sqrt@plt+0xb034>
  40cdc0:	b	40ced8 <sqrt@plt+0xb148>
  40cdc4:	ldr	x8, [sp, #16]
  40cdc8:	ldr	x9, [x8, #24]
  40cdcc:	str	x9, [x8, #40]
  40cdd0:	ldr	x8, [sp, #16]
  40cdd4:	ldr	x9, [x8, #40]
  40cdd8:	ldrb	w10, [x9]
  40cddc:	cbnz	w10, 40cdec <sqrt@plt+0xb05c>
  40cde0:	mov	w8, #0xa                   	// #10
  40cde4:	stur	w8, [x29, #-4]
  40cde8:	b	40cee0 <sqrt@plt+0xb150>
  40cdec:	ldr	x8, [sp, #16]
  40cdf0:	ldr	x9, [x8, #40]
  40cdf4:	ldrb	w10, [x9]
  40cdf8:	mov	w11, #0x0                   	// #0
  40cdfc:	cmp	w10, #0x80
  40ce00:	str	w11, [sp, #12]
  40ce04:	b.lt	40ce20 <sqrt@plt+0xb090>  // b.tstop
  40ce08:	ldr	x8, [sp, #16]
  40ce0c:	ldr	x9, [x8, #40]
  40ce10:	ldrb	w10, [x9]
  40ce14:	cmp	w10, #0x9f
  40ce18:	cset	w10, le
  40ce1c:	str	w10, [sp, #12]
  40ce20:	ldr	w8, [sp, #12]
  40ce24:	tbnz	w8, #0, 40ce2c <sqrt@plt+0xb09c>
  40ce28:	b	40ceb0 <sqrt@plt+0xb120>
  40ce2c:	ldr	x8, [sp, #16]
  40ce30:	ldr	x9, [x8, #40]
  40ce34:	add	x10, x9, #0x1
  40ce38:	str	x10, [x8, #40]
  40ce3c:	ldrb	w11, [x9]
  40ce40:	subs	w11, w11, #0x80
  40ce44:	stur	w11, [x29, #-20]
  40ce48:	ldur	w11, [x29, #-20]
  40ce4c:	ldr	w12, [x8, #184]
  40ce50:	cmp	w11, w12
  40ce54:	b.ge	40ceac <sqrt@plt+0xb11c>  // b.tcont
  40ce58:	ldr	x8, [sp, #16]
  40ce5c:	add	x0, x8, #0xc0
  40ce60:	add	x9, x8, #0x38
  40ce64:	ldursw	x10, [x29, #-20]
  40ce68:	ldr	w1, [x9, x10, lsl #2]
  40ce6c:	bl	40e160 <sqrt@plt+0xc3d0>
  40ce70:	ldrb	w11, [x0]
  40ce74:	cbz	w11, 40ceac <sqrt@plt+0xb11c>
  40ce78:	ldr	x8, [sp, #16]
  40ce7c:	add	x0, x8, #0xc0
  40ce80:	bl	408018 <sqrt@plt+0x6288>
  40ce84:	ldr	x8, [sp, #16]
  40ce88:	add	x9, x8, #0x38
  40ce8c:	ldursw	x10, [x29, #-20]
  40ce90:	ldrsw	x9, [x9, x10, lsl #2]
  40ce94:	add	x9, x0, x9
  40ce98:	str	x9, [x8, #48]
  40ce9c:	ldr	x9, [x8, #48]
  40cea0:	ldrb	w11, [x9]
  40cea4:	stur	w11, [x29, #-4]
  40cea8:	b	40cee0 <sqrt@plt+0xb150>
  40ceac:	b	40cdec <sqrt@plt+0xb05c>
  40ceb0:	ldr	x8, [sp, #16]
  40ceb4:	ldr	x9, [x8, #40]
  40ceb8:	ldrb	w10, [x9]
  40cebc:	cbz	w10, 40ced4 <sqrt@plt+0xb144>
  40cec0:	ldr	x8, [sp, #16]
  40cec4:	ldr	x9, [x8, #40]
  40cec8:	ldrb	w10, [x9]
  40cecc:	stur	w10, [x29, #-4]
  40ced0:	b	40cee0 <sqrt@plt+0xb150>
  40ced4:	b	40cda8 <sqrt@plt+0xb018>
  40ced8:	mov	w8, #0xffffffff            	// #-1
  40cedc:	stur	w8, [x29, #-4]
  40cee0:	ldur	w0, [x29, #-4]
  40cee4:	ldp	x29, x30, [sp, #48]
  40cee8:	add	sp, sp, #0x40
  40ceec:	ret
  40cef0:	sub	sp, sp, #0x40
  40cef4:	stp	x29, x30, [sp, #48]
  40cef8:	add	x29, sp, #0x30
  40cefc:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  40cf00:	add	x8, x8, #0xca0
  40cf04:	add	x8, x8, #0x10
  40cf08:	mov	w9, #0x1                   	// #1
  40cf0c:	stur	x0, [x29, #-8]
  40cf10:	stur	x1, [x29, #-16]
  40cf14:	str	x2, [sp, #24]
  40cf18:	ldur	x10, [x29, #-8]
  40cf1c:	mov	x0, x10
  40cf20:	str	x8, [sp, #16]
  40cf24:	str	w9, [sp, #12]
  40cf28:	str	x10, [sp]
  40cf2c:	bl	4089e4 <sqrt@plt+0x6c54>
  40cf30:	ldr	x8, [sp, #16]
  40cf34:	ldr	x10, [sp]
  40cf38:	str	x8, [x10]
  40cf3c:	ldr	x11, [sp, #24]
  40cf40:	str	x11, [x10, #16]
  40cf44:	ldr	w9, [sp, #12]
  40cf48:	str	w9, [x10, #24]
  40cf4c:	ldur	x11, [x29, #-16]
  40cf50:	str	x11, [x10, #32]
  40cf54:	ldp	x29, x30, [sp, #48]
  40cf58:	add	sp, sp, #0x40
  40cf5c:	ret
  40cf60:	sub	sp, sp, #0x30
  40cf64:	stp	x29, x30, [sp, #32]
  40cf68:	add	x29, sp, #0x20
  40cf6c:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  40cf70:	add	x8, x8, #0xca0
  40cf74:	add	x8, x8, #0x10
  40cf78:	stur	x0, [x29, #-8]
  40cf7c:	ldur	x9, [x29, #-8]
  40cf80:	str	x8, [x9]
  40cf84:	ldr	x0, [x9, #32]
  40cf88:	str	x9, [sp]
  40cf8c:	bl	4019f0 <fclose@plt>
  40cf90:	b	40cf94 <sqrt@plt+0xb204>
  40cf94:	ldr	x0, [sp]
  40cf98:	bl	408a10 <sqrt@plt+0x6c80>
  40cf9c:	ldp	x29, x30, [sp, #32]
  40cfa0:	add	sp, sp, #0x30
  40cfa4:	ret
  40cfa8:	str	x0, [sp, #16]
  40cfac:	str	w1, [sp, #12]
  40cfb0:	ldr	x0, [sp]
  40cfb4:	bl	408a10 <sqrt@plt+0x6c80>
  40cfb8:	ldr	x0, [sp, #16]
  40cfbc:	bl	40e0ec <sqrt@plt+0xc35c>
  40cfc0:	sub	sp, sp, #0x20
  40cfc4:	stp	x29, x30, [sp, #16]
  40cfc8:	add	x29, sp, #0x10
  40cfcc:	adrp	x8, 40c000 <sqrt@plt+0xa270>
  40cfd0:	add	x8, x8, #0xf60
  40cfd4:	str	x0, [sp, #8]
  40cfd8:	ldr	x9, [sp, #8]
  40cfdc:	mov	x0, x9
  40cfe0:	str	x9, [sp]
  40cfe4:	blr	x8
  40cfe8:	ldr	x0, [sp]
  40cfec:	bl	42268c <_ZdlPv@@Base>
  40cff0:	ldp	x29, x30, [sp, #16]
  40cff4:	add	sp, sp, #0x20
  40cff8:	ret
  40cffc:	sub	sp, sp, #0x40
  40d000:	stp	x29, x30, [sp, #48]
  40d004:	add	x29, sp, #0x30
  40d008:	stur	x0, [x29, #-8]
  40d00c:	ldur	x8, [x29, #-8]
  40d010:	ldr	x0, [x8, #32]
  40d014:	str	x8, [sp, #8]
  40d018:	bl	401b70 <getc@plt>
  40d01c:	stur	w0, [x29, #-12]
  40d020:	ldur	w0, [x29, #-12]
  40d024:	bl	40e0f8 <sqrt@plt+0xc368>
  40d028:	cbz	w0, 40d074 <sqrt@plt+0xb2e4>
  40d02c:	ldur	w1, [x29, #-12]
  40d030:	add	x8, sp, #0x10
  40d034:	mov	x0, x8
  40d038:	str	x8, [sp]
  40d03c:	bl	4201f0 <sqrt@plt+0x1e460>
  40d040:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  40d044:	add	x0, x0, #0xe98
  40d048:	ldr	x1, [sp]
  40d04c:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  40d050:	add	x8, x8, #0xc70
  40d054:	mov	x2, x8
  40d058:	mov	x3, x8
  40d05c:	bl	420560 <sqrt@plt+0x1e7d0>
  40d060:	ldr	x8, [sp, #8]
  40d064:	ldr	x0, [x8, #32]
  40d068:	bl	401b70 <getc@plt>
  40d06c:	stur	w0, [x29, #-12]
  40d070:	b	40d020 <sqrt@plt+0xb290>
  40d074:	ldur	w8, [x29, #-12]
  40d078:	cmp	w8, #0xa
  40d07c:	b.ne	40d090 <sqrt@plt+0xb300>  // b.any
  40d080:	ldr	x8, [sp, #8]
  40d084:	ldr	w9, [x8, #24]
  40d088:	add	w9, w9, #0x1
  40d08c:	str	w9, [x8, #24]
  40d090:	ldur	w0, [x29, #-12]
  40d094:	ldp	x29, x30, [sp, #48]
  40d098:	add	sp, sp, #0x40
  40d09c:	ret
  40d0a0:	sub	sp, sp, #0x40
  40d0a4:	stp	x29, x30, [sp, #48]
  40d0a8:	add	x29, sp, #0x30
  40d0ac:	stur	x0, [x29, #-8]
  40d0b0:	ldur	x8, [x29, #-8]
  40d0b4:	ldr	x0, [x8, #32]
  40d0b8:	str	x8, [sp, #8]
  40d0bc:	bl	401b70 <getc@plt>
  40d0c0:	stur	w0, [x29, #-12]
  40d0c4:	ldur	w0, [x29, #-12]
  40d0c8:	bl	40e0f8 <sqrt@plt+0xc368>
  40d0cc:	cbz	w0, 40d118 <sqrt@plt+0xb388>
  40d0d0:	ldur	w1, [x29, #-12]
  40d0d4:	add	x8, sp, #0x10
  40d0d8:	mov	x0, x8
  40d0dc:	str	x8, [sp]
  40d0e0:	bl	4201f0 <sqrt@plt+0x1e460>
  40d0e4:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  40d0e8:	add	x0, x0, #0xe98
  40d0ec:	ldr	x1, [sp]
  40d0f0:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  40d0f4:	add	x8, x8, #0xc70
  40d0f8:	mov	x2, x8
  40d0fc:	mov	x3, x8
  40d100:	bl	420560 <sqrt@plt+0x1e7d0>
  40d104:	ldr	x8, [sp, #8]
  40d108:	ldr	x0, [x8, #32]
  40d10c:	bl	401b70 <getc@plt>
  40d110:	stur	w0, [x29, #-12]
  40d114:	b	40d0c4 <sqrt@plt+0xb334>
  40d118:	ldur	w8, [x29, #-12]
  40d11c:	mov	w9, #0xffffffff            	// #-1
  40d120:	cmp	w8, w9
  40d124:	b.eq	40d138 <sqrt@plt+0xb3a8>  // b.none
  40d128:	ldur	w0, [x29, #-12]
  40d12c:	ldr	x8, [sp, #8]
  40d130:	ldr	x1, [x8, #32]
  40d134:	bl	401970 <ungetc@plt>
  40d138:	ldur	w0, [x29, #-12]
  40d13c:	ldp	x29, x30, [sp, #48]
  40d140:	add	sp, sp, #0x40
  40d144:	ret
  40d148:	sub	sp, sp, #0x20
  40d14c:	mov	w8, #0x1                   	// #1
  40d150:	str	x0, [sp, #24]
  40d154:	str	x1, [sp, #16]
  40d158:	str	x2, [sp, #8]
  40d15c:	ldr	x9, [sp, #24]
  40d160:	ldr	x10, [x9, #16]
  40d164:	ldr	x11, [sp, #16]
  40d168:	str	x10, [x11]
  40d16c:	ldr	w12, [x9, #24]
  40d170:	ldr	x9, [sp, #8]
  40d174:	str	w12, [x9]
  40d178:	mov	w0, w8
  40d17c:	add	sp, sp, #0x20
  40d180:	ret
  40d184:	sub	sp, sp, #0xa0
  40d188:	stp	x29, x30, [sp, #144]
  40d18c:	add	x29, sp, #0x90
  40d190:	adrp	x8, 428000 <_ZdlPvm@@Base+0x5948>
  40d194:	add	x8, x8, #0x138
  40d198:	stur	x0, [x29, #-8]
  40d19c:	stur	x1, [x29, #-16]
  40d1a0:	stur	x2, [x29, #-24]
  40d1a4:	str	x8, [sp, #48]
  40d1a8:	bl	401c20 <__errno_location@plt>
  40d1ac:	str	wzr, [x0]
  40d1b0:	ldur	x0, [x29, #-8]
  40d1b4:	ldr	x1, [sp, #48]
  40d1b8:	bl	401c50 <fopen@plt>
  40d1bc:	stur	x0, [x29, #-32]
  40d1c0:	ldur	x8, [x29, #-32]
  40d1c4:	cbnz	x8, 40d220 <sqrt@plt+0xb490>
  40d1c8:	ldur	x1, [x29, #-8]
  40d1cc:	sub	x8, x29, #0x30
  40d1d0:	mov	x0, x8
  40d1d4:	str	x8, [sp, #40]
  40d1d8:	bl	420188 <sqrt@plt+0x1e3f8>
  40d1dc:	bl	401c20 <__errno_location@plt>
  40d1e0:	ldr	w0, [x0]
  40d1e4:	bl	401ac0 <strerror@plt>
  40d1e8:	sub	x8, x29, #0x40
  40d1ec:	str	x0, [sp, #32]
  40d1f0:	mov	x0, x8
  40d1f4:	ldr	x1, [sp, #32]
  40d1f8:	str	x8, [sp, #24]
  40d1fc:	bl	420188 <sqrt@plt+0x1e3f8>
  40d200:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40d204:	add	x0, x0, #0x204
  40d208:	ldr	x1, [sp, #40]
  40d20c:	ldr	x2, [sp, #24]
  40d210:	adrp	x3, 442000 <stderr@@GLIBC_2.17+0x2430>
  40d214:	add	x3, x3, #0xc70
  40d218:	bl	408e18 <sqrt@plt+0x7088>
  40d21c:	b	40d28c <sqrt@plt+0xb4fc>
  40d220:	mov	x0, #0xd8                  	// #216
  40d224:	bl	4225b4 <_Znwm@@Base>
  40d228:	mov	x8, #0x28                  	// #40
  40d22c:	str	x0, [sp, #16]
  40d230:	mov	x0, x8
  40d234:	bl	4225b4 <_Znwm@@Base>
  40d238:	str	x0, [sp, #8]
  40d23c:	b	40d240 <sqrt@plt+0xb4b0>
  40d240:	ldur	x1, [x29, #-32]
  40d244:	ldur	x2, [x29, #-8]
  40d248:	ldr	x0, [sp, #8]
  40d24c:	adrp	x8, 40c000 <sqrt@plt+0xa270>
  40d250:	add	x8, x8, #0xef0
  40d254:	blr	x8
  40d258:	b	40d25c <sqrt@plt+0xb4cc>
  40d25c:	ldur	x2, [x29, #-16]
  40d260:	ldur	x3, [x29, #-24]
  40d264:	ldr	x0, [sp, #16]
  40d268:	ldr	x1, [sp, #8]
  40d26c:	adrp	x8, 40c000 <sqrt@plt+0xa270>
  40d270:	add	x8, x8, #0x59c
  40d274:	blr	x8
  40d278:	b	40d27c <sqrt@plt+0xb4ec>
  40d27c:	ldr	x8, [sp, #16]
  40d280:	str	x8, [sp, #72]
  40d284:	ldr	x0, [sp, #72]
  40d288:	bl	4098dc <sqrt@plt+0x7b4c>
  40d28c:	ldp	x29, x30, [sp, #144]
  40d290:	add	sp, sp, #0xa0
  40d294:	ret
  40d298:	str	x0, [sp, #64]
  40d29c:	str	w1, [sp, #60]
  40d2a0:	b	40d2b4 <sqrt@plt+0xb524>
  40d2a4:	str	x0, [sp, #64]
  40d2a8:	str	w1, [sp, #60]
  40d2ac:	ldr	x0, [sp, #8]
  40d2b0:	bl	42268c <_ZdlPv@@Base>
  40d2b4:	ldr	x0, [sp, #16]
  40d2b8:	bl	42268c <_ZdlPv@@Base>
  40d2bc:	ldr	x0, [sp, #64]
  40d2c0:	bl	401d10 <_Unwind_Resume@plt>
  40d2c4:	sub	sp, sp, #0x40
  40d2c8:	stp	x29, x30, [sp, #48]
  40d2cc:	add	x29, sp, #0x30
  40d2d0:	mov	x8, #0xd0                  	// #208
  40d2d4:	adrp	x9, 40c000 <sqrt@plt+0xa270>
  40d2d8:	add	x9, x9, #0x844
  40d2dc:	stur	x0, [x29, #-8]
  40d2e0:	stur	x1, [x29, #-16]
  40d2e4:	mov	x0, x8
  40d2e8:	str	x9, [sp, #8]
  40d2ec:	bl	4225b4 <_Znwm@@Base>
  40d2f0:	ldur	x1, [x29, #-8]
  40d2f4:	ldur	x2, [x29, #-16]
  40d2f8:	str	x0, [sp]
  40d2fc:	ldr	x8, [sp, #8]
  40d300:	blr	x8
  40d304:	b	40d308 <sqrt@plt+0xb578>
  40d308:	ldr	x0, [sp]
  40d30c:	bl	4098dc <sqrt@plt+0x7b4c>
  40d310:	ldp	x29, x30, [sp, #48]
  40d314:	add	sp, sp, #0x40
  40d318:	ret
  40d31c:	str	x0, [sp, #24]
  40d320:	str	w1, [sp, #20]
  40d324:	ldr	x0, [sp]
  40d328:	bl	42268c <_ZdlPv@@Base>
  40d32c:	ldr	x0, [sp, #24]
  40d330:	bl	401d10 <_Unwind_Resume@plt>
  40d334:	sub	sp, sp, #0x40
  40d338:	stp	x29, x30, [sp, #48]
  40d33c:	add	x29, sp, #0x30
  40d340:	mov	x8, #0x18                  	// #24
  40d344:	mov	w1, #0xa                   	// #10
  40d348:	adrp	x9, 409000 <sqrt@plt+0x7270>
  40d34c:	add	x9, x9, #0xb08
  40d350:	stur	x0, [x29, #-8]
  40d354:	mov	x0, x8
  40d358:	str	w1, [sp, #24]
  40d35c:	str	x9, [sp, #16]
  40d360:	bl	4225b4 <_Znwm@@Base>
  40d364:	str	x0, [sp, #8]
  40d368:	ldr	w1, [sp, #24]
  40d36c:	ldr	x8, [sp, #16]
  40d370:	blr	x8
  40d374:	b	40d378 <sqrt@plt+0xb5e8>
  40d378:	ldr	x0, [sp, #8]
  40d37c:	bl	4098dc <sqrt@plt+0x7b4c>
  40d380:	mov	x0, #0x20                  	// #32
  40d384:	bl	4225b4 <_Znwm@@Base>
  40d388:	ldur	x1, [x29, #-8]
  40d38c:	str	x0, [sp]
  40d390:	adrp	x8, 408000 <sqrt@plt+0x6270>
  40d394:	add	x8, x8, #0xf88
  40d398:	blr	x8
  40d39c:	b	40d3a0 <sqrt@plt+0xb610>
  40d3a0:	ldr	x0, [sp]
  40d3a4:	bl	4098dc <sqrt@plt+0x7b4c>
  40d3a8:	ldp	x29, x30, [sp, #48]
  40d3ac:	add	sp, sp, #0x40
  40d3b0:	ret
  40d3b4:	stur	x0, [x29, #-16]
  40d3b8:	stur	w1, [x29, #-20]
  40d3bc:	ldr	x0, [sp, #8]
  40d3c0:	bl	42268c <_ZdlPv@@Base>
  40d3c4:	b	40d3d8 <sqrt@plt+0xb648>
  40d3c8:	stur	x0, [x29, #-16]
  40d3cc:	stur	w1, [x29, #-20]
  40d3d0:	ldr	x0, [sp]
  40d3d4:	bl	42268c <_ZdlPv@@Base>
  40d3d8:	ldur	x0, [x29, #-16]
  40d3dc:	bl	401d10 <_Unwind_Resume@plt>
  40d3e0:	sub	sp, sp, #0x40
  40d3e4:	stp	x29, x30, [sp, #48]
  40d3e8:	add	x29, sp, #0x30
  40d3ec:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  40d3f0:	add	x8, x8, #0x80
  40d3f4:	str	x8, [sp, #8]
  40d3f8:	bl	409a3c <sqrt@plt+0x7cac>
  40d3fc:	stur	w0, [x29, #-12]
  40d400:	ldur	w8, [x29, #-12]
  40d404:	cmp	w8, #0x20
  40d408:	b.ne	40d41c <sqrt@plt+0xb68c>  // b.any
  40d40c:	bl	409954 <sqrt@plt+0x7bc4>
  40d410:	bl	409a3c <sqrt@plt+0x7cac>
  40d414:	stur	w0, [x29, #-12]
  40d418:	b	40d400 <sqrt@plt+0xb670>
  40d41c:	ldur	w8, [x29, #-12]
  40d420:	mov	w9, #0xffffffff            	// #-1
  40d424:	cmp	w8, w9
  40d428:	b.eq	40d568 <sqrt@plt+0xb7d8>  // b.none
  40d42c:	ldur	w8, [x29, #-12]
  40d430:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x2430>
  40d434:	add	x0, x0, #0x169
  40d438:	mov	w1, w8
  40d43c:	bl	40e1e0 <sqrt@plt+0xc450>
  40d440:	cbz	w0, 40d568 <sqrt@plt+0xb7d8>
  40d444:	bl	409954 <sqrt@plt+0x7bc4>
  40d448:	ldur	w8, [x29, #-12]
  40d44c:	ldr	x9, [sp, #8]
  40d450:	mov	x0, x9
  40d454:	mov	w1, w8
  40d458:	bl	422ca8 <_ZdlPvm@@Base+0x5f0>
  40d45c:	bl	409a3c <sqrt@plt+0x7cac>
  40d460:	stur	w0, [x29, #-12]
  40d464:	ldur	w8, [x29, #-12]
  40d468:	mov	w9, #0xffffffff            	// #-1
  40d46c:	cmp	w8, w9
  40d470:	b.eq	40d498 <sqrt@plt+0xb708>  // b.none
  40d474:	ldur	w8, [x29, #-12]
  40d478:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x2430>
  40d47c:	add	x0, x0, #0x869
  40d480:	mov	w1, w8
  40d484:	bl	40e1e0 <sqrt@plt+0xc450>
  40d488:	cbnz	w0, 40d49c <sqrt@plt+0xb70c>
  40d48c:	ldur	w8, [x29, #-12]
  40d490:	cmp	w8, #0x5f
  40d494:	b.eq	40d49c <sqrt@plt+0xb70c>  // b.none
  40d498:	b	40d4b8 <sqrt@plt+0xb728>
  40d49c:	bl	409954 <sqrt@plt+0x7bc4>
  40d4a0:	ldur	w8, [x29, #-12]
  40d4a4:	ldr	x9, [sp, #8]
  40d4a8:	mov	x0, x9
  40d4ac:	mov	w1, w8
  40d4b0:	bl	407fb0 <sqrt@plt+0x6220>
  40d4b4:	b	40d45c <sqrt@plt+0xb6cc>
  40d4b8:	adrp	x0, 440000 <stderr@@GLIBC_2.17+0x430>
  40d4bc:	add	x0, x0, #0x70
  40d4c0:	ldr	x1, [sp, #8]
  40d4c4:	bl	422adc <_ZdlPvm@@Base+0x424>
  40d4c8:	ldr	x8, [sp, #8]
  40d4cc:	mov	x0, x8
  40d4d0:	mov	w9, wzr
  40d4d4:	mov	w1, w9
  40d4d8:	bl	407fb0 <sqrt@plt+0x6220>
  40d4dc:	ldr	x8, [sp, #8]
  40d4e0:	mov	x0, x8
  40d4e4:	bl	408018 <sqrt@plt+0x6288>
  40d4e8:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  40d4ec:	add	x8, x8, #0x50
  40d4f0:	str	x0, [sp]
  40d4f4:	mov	x0, x8
  40d4f8:	ldr	x1, [sp]
  40d4fc:	bl	408658 <sqrt@plt+0x68c8>
  40d500:	str	x0, [sp, #24]
  40d504:	ldr	x8, [sp, #24]
  40d508:	cbz	x8, 40d51c <sqrt@plt+0xb78c>
  40d50c:	ldr	x0, [sp, #24]
  40d510:	bl	4239a0 <_ZdlPvm@@Base+0x12e8>
  40d514:	stur	x0, [x29, #-8]
  40d518:	b	40d5a0 <sqrt@plt+0xb810>
  40d51c:	ldr	x0, [sp, #8]
  40d520:	bl	40e148 <sqrt@plt+0xc3b8>
  40d524:	subs	w8, w0, #0x2
  40d528:	str	w8, [sp, #20]
  40d52c:	ldr	w8, [sp, #20]
  40d530:	cmp	w8, #0x0
  40d534:	cset	w8, lt  // lt = tstop
  40d538:	tbnz	w8, #0, 40d568 <sqrt@plt+0xb7d8>
  40d53c:	ldr	w1, [sp, #20]
  40d540:	ldr	x0, [sp, #8]
  40d544:	bl	40e160 <sqrt@plt+0xc3d0>
  40d548:	ldrb	w0, [x0]
  40d54c:	mov	w8, wzr
  40d550:	mov	w1, w8
  40d554:	bl	409ba0 <sqrt@plt+0x7e10>
  40d558:	ldr	w8, [sp, #20]
  40d55c:	subs	w8, w8, #0x1
  40d560:	str	w8, [sp, #20]
  40d564:	b	40d52c <sqrt@plt+0xb79c>
  40d568:	bl	40baa4 <sqrt@plt+0x9d14>
  40d56c:	cbz	w0, 40d598 <sqrt@plt+0xb808>
  40d570:	ldr	x0, [sp, #8]
  40d574:	mov	w8, wzr
  40d578:	mov	w1, w8
  40d57c:	bl	407fb0 <sqrt@plt+0x6220>
  40d580:	ldr	x9, [sp, #8]
  40d584:	mov	x0, x9
  40d588:	bl	408018 <sqrt@plt+0x6288>
  40d58c:	bl	4239a0 <_ZdlPvm@@Base+0x12e8>
  40d590:	stur	x0, [x29, #-8]
  40d594:	b	40d5a0 <sqrt@plt+0xb810>
  40d598:	mov	x8, xzr
  40d59c:	stur	x8, [x29, #-8]
  40d5a0:	ldur	x0, [x29, #-8]
  40d5a4:	ldp	x29, x30, [sp, #48]
  40d5a8:	add	sp, sp, #0x40
  40d5ac:	ret
  40d5b0:	stp	x29, x30, [sp, #-16]!
  40d5b4:	mov	x29, sp
  40d5b8:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  40d5bc:	add	x8, x8, #0xa88
  40d5c0:	mov	w9, #0xffffffff            	// #-1
  40d5c4:	ldr	w10, [x8]
  40d5c8:	cmp	w10, w9
  40d5cc:	b.ne	40d5fc <sqrt@plt+0xb86c>  // b.any
  40d5d0:	adrp	x0, 440000 <stderr@@GLIBC_2.17+0x430>
  40d5d4:	add	x0, x0, #0xa0
  40d5d8:	adrp	x1, 440000 <stderr@@GLIBC_2.17+0x430>
  40d5dc:	add	x1, x1, #0x70
  40d5e0:	bl	422adc <_ZdlPvm@@Base+0x424>
  40d5e4:	mov	w8, #0x1                   	// #1
  40d5e8:	mov	w0, w8
  40d5ec:	bl	40ab64 <sqrt@plt+0x8dd4>
  40d5f0:	adrp	x9, 43f000 <_Znam@GLIBCXX_3.4>
  40d5f4:	add	x9, x9, #0xa88
  40d5f8:	str	w0, [x9]
  40d5fc:	ldp	x29, x30, [sp], #16
  40d600:	ret
  40d604:	sub	sp, sp, #0x60
  40d608:	stp	x29, x30, [sp, #80]
  40d60c:	add	x29, sp, #0x50
  40d610:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  40d614:	add	x8, x8, #0x9c
  40d618:	adrp	x9, 43f000 <_Znam@GLIBCXX_3.4>
  40d61c:	add	x9, x9, #0xa88
  40d620:	adrp	x10, 440000 <stderr@@GLIBC_2.17+0x430>
  40d624:	add	x10, x10, #0xa0
  40d628:	adrp	x11, 440000 <stderr@@GLIBC_2.17+0x430>
  40d62c:	add	x11, x11, #0x70
  40d630:	adrp	x12, 43f000 <_Znam@GLIBCXX_3.4>
  40d634:	add	x12, x12, #0xc28
  40d638:	adrp	x13, 440000 <stderr@@GLIBC_2.17+0x430>
  40d63c:	add	x13, x13, #0x80
  40d640:	add	x0, x12, #0x8
  40d644:	add	x1, x12, #0x10
  40d648:	ldr	w14, [x8]
  40d64c:	stur	x9, [x29, #-16]
  40d650:	stur	x10, [x29, #-24]
  40d654:	stur	x11, [x29, #-32]
  40d658:	str	x12, [sp, #40]
  40d65c:	str	x13, [sp, #32]
  40d660:	str	x0, [sp, #24]
  40d664:	str	x1, [sp, #16]
  40d668:	cbz	w14, 40d710 <sqrt@plt+0xb980>
  40d66c:	ldur	x8, [x29, #-16]
  40d670:	ldr	w9, [x8]
  40d674:	mov	w10, #0xffffffff            	// #-1
  40d678:	cmp	w9, w10
  40d67c:	cset	w9, eq  // eq = none
  40d680:	and	w0, w9, #0x1
  40d684:	mov	w1, #0x6f9                 	// #1785
  40d688:	adrp	x2, 427000 <_ZdlPvm@@Base+0x4948>
  40d68c:	add	x2, x2, #0xe80
  40d690:	bl	407f78 <sqrt@plt+0x61e8>
  40d694:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  40d698:	add	x8, x8, #0x9c
  40d69c:	ldr	w9, [x8]
  40d6a0:	cmp	w9, #0x2
  40d6a4:	b.ne	40d6cc <sqrt@plt+0xb93c>  // b.any
  40d6a8:	bl	40d3e0 <sqrt@plt+0xb650>
  40d6ac:	ldr	x8, [sp, #40]
  40d6b0:	str	x0, [x8]
  40d6b4:	cbz	x0, 40d6c4 <sqrt@plt+0xb934>
  40d6b8:	mov	w8, #0x107                 	// #263
  40d6bc:	stur	w8, [x29, #-4]
  40d6c0:	b	40de18 <sqrt@plt+0xc088>
  40d6c4:	stur	wzr, [x29, #-4]
  40d6c8:	b	40de18 <sqrt@plt+0xc088>
  40d6cc:	bl	40baa4 <sqrt@plt+0x9d14>
  40d6d0:	cbz	w0, 40d708 <sqrt@plt+0xb978>
  40d6d4:	ldr	x0, [sp, #32]
  40d6d8:	mov	w8, wzr
  40d6dc:	mov	w1, w8
  40d6e0:	bl	407fb0 <sqrt@plt+0x6220>
  40d6e4:	ldr	x9, [sp, #32]
  40d6e8:	mov	x0, x9
  40d6ec:	bl	408018 <sqrt@plt+0x6288>
  40d6f0:	bl	4239a0 <_ZdlPvm@@Base+0x12e8>
  40d6f4:	ldr	x9, [sp, #40]
  40d6f8:	str	x0, [x9]
  40d6fc:	mov	w8, #0x107                 	// #263
  40d700:	stur	w8, [x29, #-4]
  40d704:	b	40de18 <sqrt@plt+0xc088>
  40d708:	stur	wzr, [x29, #-4]
  40d70c:	b	40de18 <sqrt@plt+0xc088>
  40d710:	ldur	x8, [x29, #-16]
  40d714:	ldr	w9, [x8]
  40d718:	cmp	w9, #0x0
  40d71c:	cset	w9, lt  // lt = tstop
  40d720:	tbnz	w9, #0, 40d73c <sqrt@plt+0xb9ac>
  40d724:	ldur	x8, [x29, #-16]
  40d728:	ldr	w9, [x8]
  40d72c:	stur	w9, [x29, #-8]
  40d730:	mov	w9, #0xffffffff            	// #-1
  40d734:	str	w9, [x8]
  40d738:	b	40d748 <sqrt@plt+0xb9b8>
  40d73c:	mov	w0, #0x1                   	// #1
  40d740:	bl	40ab64 <sqrt@plt+0x8dd4>
  40d744:	stur	w0, [x29, #-8]
  40d748:	ldur	w8, [x29, #-8]
  40d74c:	mov	w9, #0xffffffff            	// #-1
  40d750:	cmp	w8, w9
  40d754:	str	w8, [sp, #12]
  40d758:	b.eq	40d8b4 <sqrt@plt+0xbb24>  // b.none
  40d75c:	b	40d760 <sqrt@plt+0xb9d0>
  40d760:	ldr	w8, [sp, #12]
  40d764:	cmp	w8, #0xa
  40d768:	b.eq	40d8a8 <sqrt@plt+0xbb18>  // b.none
  40d76c:	b	40d770 <sqrt@plt+0xb9e0>
  40d770:	ldr	w8, [sp, #12]
  40d774:	subs	w9, w8, #0x102
  40d778:	cmp	w9, #0x1
  40d77c:	b.ls	40d964 <sqrt@plt+0xbbd4>  // b.plast
  40d780:	b	40d784 <sqrt@plt+0xb9f4>
  40d784:	ldr	w8, [sp, #12]
  40d788:	cmp	w8, #0x104
  40d78c:	b.eq	40d8ec <sqrt@plt+0xbb5c>  // b.none
  40d790:	b	40d794 <sqrt@plt+0xba04>
  40d794:	ldr	w8, [sp, #12]
  40d798:	subs	w9, w8, #0x105
  40d79c:	cmp	w9, #0x1
  40d7a0:	b.ls	40d90c <sqrt@plt+0xbb7c>  // b.plast
  40d7a4:	b	40d7a8 <sqrt@plt+0xba18>
  40d7a8:	ldr	w8, [sp, #12]
  40d7ac:	cmp	w8, #0x108
  40d7b0:	b.eq	40d8cc <sqrt@plt+0xbb3c>  // b.none
  40d7b4:	b	40d7b8 <sqrt@plt+0xba28>
  40d7b8:	ldr	w8, [sp, #12]
  40d7bc:	cmp	w8, #0x11d
  40d7c0:	b.eq	40d9dc <sqrt@plt+0xbc4c>  // b.none
  40d7c4:	b	40d7c8 <sqrt@plt+0xba38>
  40d7c8:	ldr	w8, [sp, #12]
  40d7cc:	cmp	w8, #0x11e
  40d7d0:	b.eq	40d998 <sqrt@plt+0xbc08>  // b.none
  40d7d4:	b	40d7d8 <sqrt@plt+0xba48>
  40d7d8:	ldr	w8, [sp, #12]
  40d7dc:	cmp	w8, #0x152
  40d7e0:	b.eq	40dc50 <sqrt@plt+0xbec0>  // b.none
  40d7e4:	b	40d7e8 <sqrt@plt+0xba58>
  40d7e8:	ldr	w8, [sp, #12]
  40d7ec:	cmp	w8, #0x153
  40d7f0:	b.eq	40dca8 <sqrt@plt+0xbf18>  // b.none
  40d7f4:	b	40d7f8 <sqrt@plt+0xba68>
  40d7f8:	ldr	w8, [sp, #12]
  40d7fc:	cmp	w8, #0x154
  40d800:	b.eq	40da20 <sqrt@plt+0xbc90>  // b.none
  40d804:	b	40d808 <sqrt@plt+0xba78>
  40d808:	ldr	w8, [sp, #12]
  40d80c:	cmp	w8, #0x155
  40d810:	b.eq	40da88 <sqrt@plt+0xbcf8>  // b.none
  40d814:	b	40d818 <sqrt@plt+0xba88>
  40d818:	ldr	w8, [sp, #12]
  40d81c:	cmp	w8, #0x166
  40d820:	b.eq	40daf0 <sqrt@plt+0xbd60>  // b.none
  40d824:	b	40d828 <sqrt@plt+0xba98>
  40d828:	ldr	w8, [sp, #12]
  40d82c:	cmp	w8, #0x167
  40d830:	b.eq	40db48 <sqrt@plt+0xbdb8>  // b.none
  40d834:	b	40d838 <sqrt@plt+0xbaa8>
  40d838:	ldr	w8, [sp, #12]
  40d83c:	cmp	w8, #0x168
  40d840:	b.eq	40dba0 <sqrt@plt+0xbe10>  // b.none
  40d844:	b	40d848 <sqrt@plt+0xbab8>
  40d848:	ldr	w8, [sp, #12]
  40d84c:	cmp	w8, #0x169
  40d850:	b.eq	40dbf8 <sqrt@plt+0xbe68>  // b.none
  40d854:	b	40d858 <sqrt@plt+0xbac8>
  40d858:	ldr	w8, [sp, #12]
  40d85c:	cmp	w8, #0x16a
  40d860:	b.eq	40dd00 <sqrt@plt+0xbf70>  // b.none
  40d864:	b	40d868 <sqrt@plt+0xbad8>
  40d868:	ldr	w8, [sp, #12]
  40d86c:	cmp	w8, #0x16b
  40d870:	b.eq	40ddb0 <sqrt@plt+0xc020>  // b.none
  40d874:	b	40d878 <sqrt@plt+0xbae8>
  40d878:	ldr	w8, [sp, #12]
  40d87c:	cmp	w8, #0x16c
  40d880:	b.eq	40dd58 <sqrt@plt+0xbfc8>  // b.none
  40d884:	b	40d888 <sqrt@plt+0xbaf8>
  40d888:	ldr	w8, [sp, #12]
  40d88c:	cmp	w8, #0x17a
  40d890:	b.eq	40d8bc <sqrt@plt+0xbb2c>  // b.none
  40d894:	b	40d898 <sqrt@plt+0xbb08>
  40d898:	ldr	w8, [sp, #12]
  40d89c:	cmp	w8, #0x17b
  40d8a0:	b.eq	40d8c4 <sqrt@plt+0xbb34>  // b.none
  40d8a4:	b	40de08 <sqrt@plt+0xc078>
  40d8a8:	mov	w8, #0x3b                  	// #59
  40d8ac:	stur	w8, [x29, #-4]
  40d8b0:	b	40de18 <sqrt@plt+0xc088>
  40d8b4:	stur	wzr, [x29, #-4]
  40d8b8:	b	40de18 <sqrt@plt+0xc088>
  40d8bc:	bl	40bd58 <sqrt@plt+0x9fc8>
  40d8c0:	b	40de14 <sqrt@plt+0xc084>
  40d8c4:	bl	40bea4 <sqrt@plt+0xa114>
  40d8c8:	b	40de14 <sqrt@plt+0xc084>
  40d8cc:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  40d8d0:	add	x8, x8, #0x98
  40d8d4:	ldr	w9, [x8]
  40d8d8:	ldr	x8, [sp, #40]
  40d8dc:	str	w9, [x8]
  40d8e0:	ldur	w9, [x29, #-8]
  40d8e4:	stur	w9, [x29, #-4]
  40d8e8:	b	40de18 <sqrt@plt+0xc088>
  40d8ec:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  40d8f0:	add	x8, x8, #0x90
  40d8f4:	ldr	x8, [x8]
  40d8f8:	ldr	x9, [sp, #40]
  40d8fc:	str	x8, [x9]
  40d900:	ldur	w10, [x29, #-8]
  40d904:	stur	w10, [x29, #-4]
  40d908:	b	40de18 <sqrt@plt+0xc088>
  40d90c:	ldr	x0, [sp, #32]
  40d910:	mov	w8, wzr
  40d914:	mov	w1, w8
  40d918:	bl	407fb0 <sqrt@plt+0x6220>
  40d91c:	ldr	x9, [sp, #24]
  40d920:	mov	x0, x9
  40d924:	ldr	x1, [sp, #16]
  40d928:	bl	409c1c <sqrt@plt+0x7e8c>
  40d92c:	cbnz	w0, 40d944 <sqrt@plt+0xbbb4>
  40d930:	mov	x8, xzr
  40d934:	ldr	x9, [sp, #40]
  40d938:	str	x8, [x9, #8]
  40d93c:	mov	w10, #0xffffffff            	// #-1
  40d940:	str	w10, [x9, #16]
  40d944:	ldr	x0, [sp, #32]
  40d948:	bl	408018 <sqrt@plt+0x6288>
  40d94c:	bl	4239a0 <_ZdlPvm@@Base+0x12e8>
  40d950:	ldr	x8, [sp, #40]
  40d954:	str	x0, [x8]
  40d958:	ldur	w9, [x29, #-8]
  40d95c:	stur	w9, [x29, #-4]
  40d960:	b	40de18 <sqrt@plt+0xc088>
  40d964:	ldr	x0, [sp, #32]
  40d968:	mov	w8, wzr
  40d96c:	mov	w1, w8
  40d970:	bl	407fb0 <sqrt@plt+0x6220>
  40d974:	ldr	x9, [sp, #32]
  40d978:	mov	x0, x9
  40d97c:	bl	408018 <sqrt@plt+0x6288>
  40d980:	bl	4239a0 <_ZdlPvm@@Base+0x12e8>
  40d984:	ldr	x9, [sp, #40]
  40d988:	str	x0, [x9]
  40d98c:	ldur	w8, [x29, #-8]
  40d990:	stur	w8, [x29, #-4]
  40d994:	b	40de18 <sqrt@plt+0xc088>
  40d998:	ldur	x0, [x29, #-24]
  40d99c:	ldur	x1, [x29, #-32]
  40d9a0:	bl	422adc <_ZdlPvm@@Base+0x424>
  40d9a4:	mov	w8, #0x1                   	// #1
  40d9a8:	mov	w0, w8
  40d9ac:	bl	40ab64 <sqrt@plt+0x8dd4>
  40d9b0:	ldur	x9, [x29, #-16]
  40d9b4:	str	w0, [x9]
  40d9b8:	ldr	w8, [x9]
  40d9bc:	cmp	w8, #0x12f
  40d9c0:	b.ne	40d9d0 <sqrt@plt+0xbc40>  // b.any
  40d9c4:	mov	w8, #0x164                 	// #356
  40d9c8:	stur	w8, [x29, #-4]
  40d9cc:	b	40de18 <sqrt@plt+0xc088>
  40d9d0:	ldur	w8, [x29, #-8]
  40d9d4:	stur	w8, [x29, #-4]
  40d9d8:	b	40de18 <sqrt@plt+0xc088>
  40d9dc:	ldur	x0, [x29, #-24]
  40d9e0:	ldur	x1, [x29, #-32]
  40d9e4:	bl	422adc <_ZdlPvm@@Base+0x424>
  40d9e8:	mov	w8, #0x1                   	// #1
  40d9ec:	mov	w0, w8
  40d9f0:	bl	40ab64 <sqrt@plt+0x8dd4>
  40d9f4:	ldur	x9, [x29, #-16]
  40d9f8:	str	w0, [x9]
  40d9fc:	ldr	w8, [x9]
  40da00:	cmp	w8, #0x12f
  40da04:	b.ne	40da14 <sqrt@plt+0xbc84>  // b.any
  40da08:	mov	w8, #0x165                 	// #357
  40da0c:	stur	w8, [x29, #-4]
  40da10:	b	40de18 <sqrt@plt+0xc088>
  40da14:	ldur	w8, [x29, #-8]
  40da18:	stur	w8, [x29, #-4]
  40da1c:	b	40de18 <sqrt@plt+0xc088>
  40da20:	ldur	x0, [x29, #-24]
  40da24:	ldur	x1, [x29, #-32]
  40da28:	bl	422adc <_ZdlPvm@@Base+0x424>
  40da2c:	mov	w8, #0x1                   	// #1
  40da30:	mov	w0, w8
  40da34:	bl	40ab64 <sqrt@plt+0x8dd4>
  40da38:	ldur	x9, [x29, #-16]
  40da3c:	str	w0, [x9]
  40da40:	ldr	w8, [x9]
  40da44:	cmp	w8, #0x11e
  40da48:	b.eq	40da7c <sqrt@plt+0xbcec>  // b.none
  40da4c:	ldur	x8, [x29, #-16]
  40da50:	ldr	w9, [x8]
  40da54:	cmp	w9, #0x11d
  40da58:	b.eq	40da7c <sqrt@plt+0xbcec>  // b.none
  40da5c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40da60:	add	x0, x0, #0xa3
  40da64:	bl	4239a0 <_ZdlPvm@@Base+0x12e8>
  40da68:	ldr	x8, [sp, #40]
  40da6c:	str	x0, [x8]
  40da70:	mov	w9, #0x103                 	// #259
  40da74:	stur	w9, [x29, #-4]
  40da78:	b	40de18 <sqrt@plt+0xc088>
  40da7c:	ldur	w8, [x29, #-8]
  40da80:	stur	w8, [x29, #-4]
  40da84:	b	40de18 <sqrt@plt+0xc088>
  40da88:	ldur	x0, [x29, #-24]
  40da8c:	ldur	x1, [x29, #-32]
  40da90:	bl	422adc <_ZdlPvm@@Base+0x424>
  40da94:	mov	w8, #0x1                   	// #1
  40da98:	mov	w0, w8
  40da9c:	bl	40ab64 <sqrt@plt+0x8dd4>
  40daa0:	ldur	x9, [x29, #-16]
  40daa4:	str	w0, [x9]
  40daa8:	ldr	w8, [x9]
  40daac:	cmp	w8, #0x11e
  40dab0:	b.eq	40dae4 <sqrt@plt+0xbd54>  // b.none
  40dab4:	ldur	x8, [x29, #-16]
  40dab8:	ldr	w9, [x8]
  40dabc:	cmp	w9, #0x11d
  40dac0:	b.eq	40dae4 <sqrt@plt+0xbd54>  // b.none
  40dac4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40dac8:	add	x0, x0, #0x1
  40dacc:	bl	4239a0 <_ZdlPvm@@Base+0x12e8>
  40dad0:	ldr	x8, [sp, #40]
  40dad4:	str	x0, [x8]
  40dad8:	mov	w9, #0x103                 	// #259
  40dadc:	stur	w9, [x29, #-4]
  40dae0:	b	40de18 <sqrt@plt+0xc088>
  40dae4:	ldur	w8, [x29, #-8]
  40dae8:	stur	w8, [x29, #-4]
  40daec:	b	40de18 <sqrt@plt+0xc088>
  40daf0:	ldur	x0, [x29, #-24]
  40daf4:	ldur	x1, [x29, #-32]
  40daf8:	bl	422adc <_ZdlPvm@@Base+0x424>
  40dafc:	mov	w8, #0x1                   	// #1
  40db00:	mov	w0, w8
  40db04:	bl	40ab64 <sqrt@plt+0x8dd4>
  40db08:	ldur	x9, [x29, #-16]
  40db0c:	str	w0, [x9]
  40db10:	ldr	w8, [x9]
  40db14:	cmp	w8, #0x12f
  40db18:	b.eq	40db3c <sqrt@plt+0xbdac>  // b.none
  40db1c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40db20:	add	x0, x0, #0xf
  40db24:	bl	4239a0 <_ZdlPvm@@Base+0x12e8>
  40db28:	ldr	x8, [sp, #40]
  40db2c:	str	x0, [x8]
  40db30:	mov	w9, #0x103                 	// #259
  40db34:	stur	w9, [x29, #-4]
  40db38:	b	40de18 <sqrt@plt+0xc088>
  40db3c:	ldur	w8, [x29, #-8]
  40db40:	stur	w8, [x29, #-4]
  40db44:	b	40de18 <sqrt@plt+0xc088>
  40db48:	ldur	x0, [x29, #-24]
  40db4c:	ldur	x1, [x29, #-32]
  40db50:	bl	422adc <_ZdlPvm@@Base+0x424>
  40db54:	mov	w8, #0x1                   	// #1
  40db58:	mov	w0, w8
  40db5c:	bl	40ab64 <sqrt@plt+0x8dd4>
  40db60:	ldur	x9, [x29, #-16]
  40db64:	str	w0, [x9]
  40db68:	ldr	w8, [x9]
  40db6c:	cmp	w8, #0x12f
  40db70:	b.eq	40db94 <sqrt@plt+0xbe04>  // b.none
  40db74:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40db78:	add	x0, x0, #0x60
  40db7c:	bl	4239a0 <_ZdlPvm@@Base+0x12e8>
  40db80:	ldr	x8, [sp, #40]
  40db84:	str	x0, [x8]
  40db88:	mov	w9, #0x103                 	// #259
  40db8c:	stur	w9, [x29, #-4]
  40db90:	b	40de18 <sqrt@plt+0xc088>
  40db94:	ldur	w8, [x29, #-8]
  40db98:	stur	w8, [x29, #-4]
  40db9c:	b	40de18 <sqrt@plt+0xc088>
  40dba0:	ldur	x0, [x29, #-24]
  40dba4:	ldur	x1, [x29, #-32]
  40dba8:	bl	422adc <_ZdlPvm@@Base+0x424>
  40dbac:	mov	w8, #0x1                   	// #1
  40dbb0:	mov	w0, w8
  40dbb4:	bl	40ab64 <sqrt@plt+0x8dd4>
  40dbb8:	ldur	x9, [x29, #-16]
  40dbbc:	str	w0, [x9]
  40dbc0:	ldr	w8, [x9]
  40dbc4:	cmp	w8, #0x12f
  40dbc8:	b.eq	40dbec <sqrt@plt+0xbe5c>  // b.none
  40dbcc:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  40dbd0:	add	x0, x0, #0xfb4
  40dbd4:	bl	4239a0 <_ZdlPvm@@Base+0x12e8>
  40dbd8:	ldr	x8, [sp, #40]
  40dbdc:	str	x0, [x8]
  40dbe0:	mov	w9, #0x103                 	// #259
  40dbe4:	stur	w9, [x29, #-4]
  40dbe8:	b	40de18 <sqrt@plt+0xc088>
  40dbec:	ldur	w8, [x29, #-8]
  40dbf0:	stur	w8, [x29, #-4]
  40dbf4:	b	40de18 <sqrt@plt+0xc088>
  40dbf8:	ldur	x0, [x29, #-24]
  40dbfc:	ldur	x1, [x29, #-32]
  40dc00:	bl	422adc <_ZdlPvm@@Base+0x424>
  40dc04:	mov	w8, #0x1                   	// #1
  40dc08:	mov	w0, w8
  40dc0c:	bl	40ab64 <sqrt@plt+0x8dd4>
  40dc10:	ldur	x9, [x29, #-16]
  40dc14:	str	w0, [x9]
  40dc18:	ldr	w8, [x9]
  40dc1c:	cmp	w8, #0x12f
  40dc20:	b.eq	40dc44 <sqrt@plt+0xbeb4>  // b.none
  40dc24:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40dc28:	add	x0, x0, #0xad
  40dc2c:	bl	4239a0 <_ZdlPvm@@Base+0x12e8>
  40dc30:	ldr	x8, [sp, #40]
  40dc34:	str	x0, [x8]
  40dc38:	mov	w9, #0x103                 	// #259
  40dc3c:	stur	w9, [x29, #-4]
  40dc40:	b	40de18 <sqrt@plt+0xc088>
  40dc44:	ldur	w8, [x29, #-8]
  40dc48:	stur	w8, [x29, #-4]
  40dc4c:	b	40de18 <sqrt@plt+0xc088>
  40dc50:	ldur	x0, [x29, #-24]
  40dc54:	ldur	x1, [x29, #-32]
  40dc58:	bl	422adc <_ZdlPvm@@Base+0x424>
  40dc5c:	mov	w8, #0x1                   	// #1
  40dc60:	mov	w0, w8
  40dc64:	bl	40ab64 <sqrt@plt+0x8dd4>
  40dc68:	ldur	x9, [x29, #-16]
  40dc6c:	str	w0, [x9]
  40dc70:	ldr	w8, [x9]
  40dc74:	cmp	w8, #0x12f
  40dc78:	b.eq	40dc9c <sqrt@plt+0xbf0c>  // b.none
  40dc7c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40dc80:	add	x0, x0, #0x11b
  40dc84:	bl	4239a0 <_ZdlPvm@@Base+0x12e8>
  40dc88:	ldr	x8, [sp, #40]
  40dc8c:	str	x0, [x8]
  40dc90:	mov	w9, #0x103                 	// #259
  40dc94:	stur	w9, [x29, #-4]
  40dc98:	b	40de18 <sqrt@plt+0xc088>
  40dc9c:	ldur	w8, [x29, #-8]
  40dca0:	stur	w8, [x29, #-4]
  40dca4:	b	40de18 <sqrt@plt+0xc088>
  40dca8:	ldur	x0, [x29, #-24]
  40dcac:	ldur	x1, [x29, #-32]
  40dcb0:	bl	422adc <_ZdlPvm@@Base+0x424>
  40dcb4:	mov	w8, #0x1                   	// #1
  40dcb8:	mov	w0, w8
  40dcbc:	bl	40ab64 <sqrt@plt+0x8dd4>
  40dcc0:	ldur	x9, [x29, #-16]
  40dcc4:	str	w0, [x9]
  40dcc8:	ldr	w8, [x9]
  40dccc:	cmp	w8, #0x12f
  40dcd0:	b.eq	40dcf4 <sqrt@plt+0xbf64>  // b.none
  40dcd4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40dcd8:	add	x0, x0, #0x13b
  40dcdc:	bl	4239a0 <_ZdlPvm@@Base+0x12e8>
  40dce0:	ldr	x8, [sp, #40]
  40dce4:	str	x0, [x8]
  40dce8:	mov	w9, #0x103                 	// #259
  40dcec:	stur	w9, [x29, #-4]
  40dcf0:	b	40de18 <sqrt@plt+0xc088>
  40dcf4:	ldur	w8, [x29, #-8]
  40dcf8:	stur	w8, [x29, #-4]
  40dcfc:	b	40de18 <sqrt@plt+0xc088>
  40dd00:	ldur	x0, [x29, #-24]
  40dd04:	ldur	x1, [x29, #-32]
  40dd08:	bl	422adc <_ZdlPvm@@Base+0x424>
  40dd0c:	mov	w8, #0x1                   	// #1
  40dd10:	mov	w0, w8
  40dd14:	bl	40ab64 <sqrt@plt+0x8dd4>
  40dd18:	ldur	x9, [x29, #-16]
  40dd1c:	str	w0, [x9]
  40dd20:	ldr	w8, [x9]
  40dd24:	cmp	w8, #0x12f
  40dd28:	b.eq	40dd4c <sqrt@plt+0xbfbc>  // b.none
  40dd2c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40dd30:	add	x0, x0, #0xdc
  40dd34:	bl	4239a0 <_ZdlPvm@@Base+0x12e8>
  40dd38:	ldr	x8, [sp, #40]
  40dd3c:	str	x0, [x8]
  40dd40:	mov	w9, #0x103                 	// #259
  40dd44:	stur	w9, [x29, #-4]
  40dd48:	b	40de18 <sqrt@plt+0xc088>
  40dd4c:	ldur	w8, [x29, #-8]
  40dd50:	stur	w8, [x29, #-4]
  40dd54:	b	40de18 <sqrt@plt+0xc088>
  40dd58:	ldur	x0, [x29, #-24]
  40dd5c:	ldur	x1, [x29, #-32]
  40dd60:	bl	422adc <_ZdlPvm@@Base+0x424>
  40dd64:	mov	w8, #0x1                   	// #1
  40dd68:	mov	w0, w8
  40dd6c:	bl	40ab64 <sqrt@plt+0x8dd4>
  40dd70:	ldur	x9, [x29, #-16]
  40dd74:	str	w0, [x9]
  40dd78:	ldr	w8, [x9]
  40dd7c:	cmp	w8, #0x12f
  40dd80:	b.eq	40dda4 <sqrt@plt+0xc014>  // b.none
  40dd84:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40dd88:	add	x0, x0, #0x111
  40dd8c:	bl	4239a0 <_ZdlPvm@@Base+0x12e8>
  40dd90:	ldr	x8, [sp, #40]
  40dd94:	str	x0, [x8]
  40dd98:	mov	w9, #0x103                 	// #259
  40dd9c:	stur	w9, [x29, #-4]
  40dda0:	b	40de18 <sqrt@plt+0xc088>
  40dda4:	ldur	w8, [x29, #-8]
  40dda8:	stur	w8, [x29, #-4]
  40ddac:	b	40de18 <sqrt@plt+0xc088>
  40ddb0:	ldur	x0, [x29, #-24]
  40ddb4:	ldur	x1, [x29, #-32]
  40ddb8:	bl	422adc <_ZdlPvm@@Base+0x424>
  40ddbc:	mov	w8, #0x1                   	// #1
  40ddc0:	mov	w0, w8
  40ddc4:	bl	40ab64 <sqrt@plt+0x8dd4>
  40ddc8:	ldur	x9, [x29, #-16]
  40ddcc:	str	w0, [x9]
  40ddd0:	ldr	w8, [x9]
  40ddd4:	cmp	w8, #0x12f
  40ddd8:	b.eq	40ddfc <sqrt@plt+0xc06c>  // b.none
  40dddc:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40dde0:	add	x0, x0, #0xf2
  40dde4:	bl	4239a0 <_ZdlPvm@@Base+0x12e8>
  40dde8:	ldr	x8, [sp, #40]
  40ddec:	str	x0, [x8]
  40ddf0:	mov	w9, #0x103                 	// #259
  40ddf4:	stur	w9, [x29, #-4]
  40ddf8:	b	40de18 <sqrt@plt+0xc088>
  40ddfc:	ldur	w8, [x29, #-8]
  40de00:	stur	w8, [x29, #-4]
  40de04:	b	40de18 <sqrt@plt+0xc088>
  40de08:	ldur	w8, [x29, #-8]
  40de0c:	stur	w8, [x29, #-4]
  40de10:	b	40de18 <sqrt@plt+0xc088>
  40de14:	b	40d710 <sqrt@plt+0xb980>
  40de18:	ldur	w0, [x29, #-4]
  40de1c:	ldp	x29, x30, [sp, #80]
  40de20:	add	sp, sp, #0x60
  40de24:	ret
  40de28:	sub	sp, sp, #0x150
  40de2c:	stp	x29, x30, [sp, #304]
  40de30:	str	x28, [sp, #320]
  40de34:	add	x29, sp, #0x130
  40de38:	mov	x8, xzr
  40de3c:	adrp	x9, 43f000 <_Znam@GLIBCXX_3.4>
  40de40:	add	x9, x9, #0xa88
  40de44:	mov	w10, #0xffffffff            	// #-1
  40de48:	adrp	x11, 440000 <stderr@@GLIBC_2.17+0x430>
  40de4c:	add	x11, x11, #0xa0
  40de50:	adrp	x12, 440000 <stderr@@GLIBC_2.17+0x430>
  40de54:	add	x12, x12, #0x70
  40de58:	adrp	x13, 442000 <stderr@@GLIBC_2.17+0x2430>
  40de5c:	add	x13, x13, #0xc70
  40de60:	stur	x0, [x29, #-8]
  40de64:	stur	x8, [x29, #-32]
  40de68:	ldr	w14, [x9]
  40de6c:	cmp	w14, w10
  40de70:	str	x11, [sp, #136]
  40de74:	str	x12, [sp, #128]
  40de78:	str	x13, [sp, #120]
  40de7c:	b.ne	40deb8 <sqrt@plt+0xc128>  // b.any
  40de80:	ldr	x0, [sp, #128]
  40de84:	bl	40e148 <sqrt@plt+0xc3b8>
  40de88:	cmp	w0, #0x0
  40de8c:	cset	w8, le
  40de90:	tbnz	w8, #0, 40deb4 <sqrt@plt+0xc124>
  40de94:	ldr	x0, [sp, #128]
  40de98:	mov	w8, wzr
  40de9c:	mov	w1, w8
  40dea0:	bl	407fb0 <sqrt@plt+0x6220>
  40dea4:	ldr	x9, [sp, #128]
  40dea8:	mov	x0, x9
  40deac:	bl	408018 <sqrt@plt+0x6288>
  40deb0:	stur	x0, [x29, #-32]
  40deb4:	b	40deec <sqrt@plt+0xc15c>
  40deb8:	ldr	x0, [sp, #136]
  40debc:	bl	40e148 <sqrt@plt+0xc3b8>
  40dec0:	cmp	w0, #0x0
  40dec4:	cset	w8, le
  40dec8:	tbnz	w8, #0, 40deec <sqrt@plt+0xc15c>
  40decc:	ldr	x0, [sp, #136]
  40ded0:	mov	w8, wzr
  40ded4:	mov	w1, w8
  40ded8:	bl	407fb0 <sqrt@plt+0x6220>
  40dedc:	ldr	x9, [sp, #136]
  40dee0:	mov	x0, x9
  40dee4:	bl	408018 <sqrt@plt+0x6288>
  40dee8:	stur	x0, [x29, #-32]
  40deec:	sub	x0, x29, #0x10
  40def0:	sub	x1, x29, #0x14
  40def4:	bl	409c1c <sqrt@plt+0x7e8c>
  40def8:	cbnz	w0, 40dfc4 <sqrt@plt+0xc234>
  40defc:	ldur	x8, [x29, #-32]
  40df00:	cbz	x8, 40df94 <sqrt@plt+0xc204>
  40df04:	ldur	x8, [x29, #-32]
  40df08:	ldrb	w9, [x8]
  40df0c:	cmp	w9, #0xa
  40df10:	b.ne	40df50 <sqrt@plt+0xc1c0>  // b.any
  40df14:	ldur	x8, [x29, #-32]
  40df18:	ldrb	w9, [x8, #1]
  40df1c:	cbnz	w9, 40df50 <sqrt@plt+0xc1c0>
  40df20:	ldur	x1, [x29, #-8]
  40df24:	sub	x8, x29, #0x30
  40df28:	mov	x0, x8
  40df2c:	str	x8, [sp, #112]
  40df30:	bl	420188 <sqrt@plt+0x1e3f8>
  40df34:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40df38:	add	x0, x0, #0x218
  40df3c:	ldr	x1, [sp, #112]
  40df40:	ldr	x2, [sp, #120]
  40df44:	ldr	x3, [sp, #120]
  40df48:	bl	420560 <sqrt@plt+0x1e7d0>
  40df4c:	b	40df90 <sqrt@plt+0xc200>
  40df50:	ldur	x1, [x29, #-8]
  40df54:	sub	x8, x29, #0x40
  40df58:	mov	x0, x8
  40df5c:	str	x8, [sp, #104]
  40df60:	bl	420188 <sqrt@plt+0x1e3f8>
  40df64:	ldur	x1, [x29, #-32]
  40df68:	sub	x8, x29, #0x50
  40df6c:	mov	x0, x8
  40df70:	str	x8, [sp, #96]
  40df74:	bl	420188 <sqrt@plt+0x1e3f8>
  40df78:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40df7c:	add	x0, x0, #0x22a
  40df80:	ldr	x1, [sp, #104]
  40df84:	ldr	x2, [sp, #96]
  40df88:	ldr	x3, [sp, #120]
  40df8c:	bl	420560 <sqrt@plt+0x1e7d0>
  40df90:	b	40dfc0 <sqrt@plt+0xc230>
  40df94:	ldur	x1, [x29, #-8]
  40df98:	sub	x8, x29, #0x60
  40df9c:	mov	x0, x8
  40dfa0:	str	x8, [sp, #88]
  40dfa4:	bl	420188 <sqrt@plt+0x1e3f8>
  40dfa8:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40dfac:	add	x0, x0, #0x239
  40dfb0:	ldr	x1, [sp, #88]
  40dfb4:	ldr	x2, [sp, #120]
  40dfb8:	ldr	x3, [sp, #120]
  40dfbc:	bl	420560 <sqrt@plt+0x1e7d0>
  40dfc0:	b	40e0dc <sqrt@plt+0xc34c>
  40dfc4:	ldur	x8, [x29, #-32]
  40dfc8:	cbz	x8, 40e094 <sqrt@plt+0xc304>
  40dfcc:	ldur	x8, [x29, #-32]
  40dfd0:	ldrb	w9, [x8]
  40dfd4:	cmp	w9, #0xa
  40dfd8:	b.ne	40e034 <sqrt@plt+0xc2a4>  // b.any
  40dfdc:	ldur	x8, [x29, #-32]
  40dfe0:	ldrb	w9, [x8, #1]
  40dfe4:	cbnz	w9, 40e034 <sqrt@plt+0xc2a4>
  40dfe8:	ldur	x0, [x29, #-16]
  40dfec:	ldur	w1, [x29, #-20]
  40dff0:	ldur	x8, [x29, #-8]
  40dff4:	sub	x9, x29, #0x70
  40dff8:	str	x0, [sp, #80]
  40dffc:	mov	x0, x9
  40e000:	str	w1, [sp, #76]
  40e004:	mov	x1, x8
  40e008:	str	x9, [sp, #64]
  40e00c:	bl	420188 <sqrt@plt+0x1e3f8>
  40e010:	ldr	x0, [sp, #80]
  40e014:	ldr	w1, [sp, #76]
  40e018:	adrp	x2, 428000 <_ZdlPvm@@Base+0x5948>
  40e01c:	add	x2, x2, #0x218
  40e020:	ldr	x3, [sp, #64]
  40e024:	ldr	x4, [sp, #120]
  40e028:	ldr	x5, [sp, #120]
  40e02c:	bl	420694 <sqrt@plt+0x1e904>
  40e030:	b	40e090 <sqrt@plt+0xc300>
  40e034:	ldur	x0, [x29, #-16]
  40e038:	ldur	w1, [x29, #-20]
  40e03c:	ldur	x8, [x29, #-8]
  40e040:	sub	x9, x29, #0x80
  40e044:	str	x0, [sp, #56]
  40e048:	mov	x0, x9
  40e04c:	str	w1, [sp, #52]
  40e050:	mov	x1, x8
  40e054:	str	x9, [sp, #40]
  40e058:	bl	420188 <sqrt@plt+0x1e3f8>
  40e05c:	ldur	x1, [x29, #-32]
  40e060:	sub	x8, x29, #0x90
  40e064:	mov	x0, x8
  40e068:	str	x8, [sp, #32]
  40e06c:	bl	420188 <sqrt@plt+0x1e3f8>
  40e070:	ldr	x0, [sp, #56]
  40e074:	ldr	w1, [sp, #52]
  40e078:	adrp	x2, 428000 <_ZdlPvm@@Base+0x5948>
  40e07c:	add	x2, x2, #0x22a
  40e080:	ldr	x3, [sp, #40]
  40e084:	ldr	x4, [sp, #32]
  40e088:	ldr	x5, [sp, #120]
  40e08c:	bl	420694 <sqrt@plt+0x1e904>
  40e090:	b	40e0dc <sqrt@plt+0xc34c>
  40e094:	ldur	x0, [x29, #-16]
  40e098:	ldur	w1, [x29, #-20]
  40e09c:	ldur	x8, [x29, #-8]
  40e0a0:	add	x9, sp, #0x90
  40e0a4:	str	x0, [sp, #24]
  40e0a8:	mov	x0, x9
  40e0ac:	str	w1, [sp, #20]
  40e0b0:	mov	x1, x8
  40e0b4:	str	x9, [sp, #8]
  40e0b8:	bl	420188 <sqrt@plt+0x1e3f8>
  40e0bc:	ldr	x0, [sp, #24]
  40e0c0:	ldr	w1, [sp, #20]
  40e0c4:	adrp	x2, 428000 <_ZdlPvm@@Base+0x5948>
  40e0c8:	add	x2, x2, #0x239
  40e0cc:	ldr	x3, [sp, #8]
  40e0d0:	ldr	x4, [sp, #120]
  40e0d4:	ldr	x5, [sp, #120]
  40e0d8:	bl	420694 <sqrt@plt+0x1e904>
  40e0dc:	ldr	x28, [sp, #320]
  40e0e0:	ldp	x29, x30, [sp, #304]
  40e0e4:	add	sp, sp, #0x150
  40e0e8:	ret
  40e0ec:	str	x30, [sp, #-16]!
  40e0f0:	bl	4019c0 <__cxa_begin_catch@plt>
  40e0f4:	bl	401980 <_ZSt9terminatev@plt>
  40e0f8:	sub	sp, sp, #0x10
  40e0fc:	str	w0, [sp, #12]
  40e100:	ldr	w8, [sp, #12]
  40e104:	cmp	w8, #0x0
  40e108:	cset	w8, lt  // lt = tstop
  40e10c:	mov	w9, #0x0                   	// #0
  40e110:	str	w9, [sp, #8]
  40e114:	tbnz	w8, #0, 40e138 <sqrt@plt+0xc3a8>
  40e118:	ldrsw	x8, [sp, #12]
  40e11c:	adrp	x9, 43f000 <_Znam@GLIBCXX_3.4>
  40e120:	add	x9, x9, #0xaa8
  40e124:	add	x8, x9, x8
  40e128:	ldrb	w10, [x8]
  40e12c:	cmp	w10, #0x0
  40e130:	cset	w10, ne  // ne = any
  40e134:	str	w10, [sp, #8]
  40e138:	ldr	w8, [sp, #8]
  40e13c:	and	w0, w8, #0x1
  40e140:	add	sp, sp, #0x10
  40e144:	ret
  40e148:	sub	sp, sp, #0x10
  40e14c:	str	x0, [sp, #8]
  40e150:	ldr	x8, [sp, #8]
  40e154:	ldr	w0, [x8, #8]
  40e158:	add	sp, sp, #0x10
  40e15c:	ret
  40e160:	sub	sp, sp, #0x30
  40e164:	stp	x29, x30, [sp, #32]
  40e168:	add	x29, sp, #0x20
  40e16c:	stur	x0, [x29, #-8]
  40e170:	stur	w1, [x29, #-12]
  40e174:	ldur	x8, [x29, #-8]
  40e178:	ldur	w9, [x29, #-12]
  40e17c:	cmp	w9, #0x0
  40e180:	cset	w9, lt  // lt = tstop
  40e184:	mov	w10, #0x0                   	// #0
  40e188:	str	x8, [sp, #8]
  40e18c:	str	w10, [sp, #4]
  40e190:	tbnz	w9, #0, 40e1ac <sqrt@plt+0xc41c>
  40e194:	ldur	w8, [x29, #-12]
  40e198:	ldr	x9, [sp, #8]
  40e19c:	ldr	w10, [x9, #8]
  40e1a0:	cmp	w8, w10
  40e1a4:	cset	w8, lt  // lt = tstop
  40e1a8:	str	w8, [sp, #4]
  40e1ac:	ldr	w8, [sp, #4]
  40e1b0:	and	w0, w8, #0x1
  40e1b4:	mov	w1, #0x62                  	// #98
  40e1b8:	adrp	x2, 428000 <_ZdlPvm@@Base+0x5948>
  40e1bc:	add	x2, x2, #0x24e
  40e1c0:	bl	407f78 <sqrt@plt+0x61e8>
  40e1c4:	ldr	x9, [sp, #8]
  40e1c8:	ldr	x10, [x9]
  40e1cc:	ldursw	x11, [x29, #-12]
  40e1d0:	add	x0, x10, x11
  40e1d4:	ldp	x29, x30, [sp, #32]
  40e1d8:	add	sp, sp, #0x30
  40e1dc:	ret
  40e1e0:	sub	sp, sp, #0x10
  40e1e4:	str	x0, [sp, #8]
  40e1e8:	strb	w1, [sp, #7]
  40e1ec:	ldr	x8, [sp, #8]
  40e1f0:	ldrb	w9, [sp, #7]
  40e1f4:	mov	w10, w9
  40e1f8:	ldrb	w0, [x8, x10]
  40e1fc:	add	sp, sp, #0x10
  40e200:	ret
  40e204:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  40e208:	add	x8, x8, #0x68
  40e20c:	ldr	w0, [x8]
  40e210:	ret
  40e214:	sub	sp, sp, #0x20
  40e218:	stp	x29, x30, [sp, #16]
  40e21c:	add	x29, sp, #0x10
  40e220:	str	d0, [sp, #8]
  40e224:	str	w0, [sp, #4]
  40e228:	ldr	d0, [sp, #8]
  40e22c:	ldr	w8, [sp, #4]
  40e230:	scvtf	d1, w8
  40e234:	bl	401d00 <pow@plt>
  40e238:	ldp	x29, x30, [sp, #16]
  40e23c:	add	sp, sp, #0x20
  40e240:	ret
  40e244:	sub	sp, sp, #0x20
  40e248:	stp	x29, x30, [sp, #16]
  40e24c:	add	x29, sp, #0x10
  40e250:	str	x0, [sp, #8]
  40e254:	ldr	x0, [sp, #8]
  40e258:	bl	408a10 <sqrt@plt+0x6c80>
  40e25c:	ldp	x29, x30, [sp, #16]
  40e260:	add	sp, sp, #0x20
  40e264:	ret
  40e268:	sub	sp, sp, #0x20
  40e26c:	stp	x29, x30, [sp, #16]
  40e270:	add	x29, sp, #0x10
  40e274:	str	x0, [sp, #8]
  40e278:	ldr	x8, [sp, #8]
  40e27c:	mov	x0, x8
  40e280:	str	x8, [sp]
  40e284:	bl	40e244 <sqrt@plt+0xc4b4>
  40e288:	ldr	x0, [sp]
  40e28c:	bl	42268c <_ZdlPv@@Base>
  40e290:	ldp	x29, x30, [sp, #16]
  40e294:	add	sp, sp, #0x20
  40e298:	ret
  40e29c:	sub	sp, sp, #0x20
  40e2a0:	stp	x29, x30, [sp, #16]
  40e2a4:	add	x29, sp, #0x10
  40e2a8:	str	x0, [sp, #8]
  40e2ac:	ldr	x0, [sp, #8]
  40e2b0:	bl	40c73c <sqrt@plt+0xa9ac>
  40e2b4:	ldp	x29, x30, [sp, #16]
  40e2b8:	add	sp, sp, #0x20
  40e2bc:	ret
  40e2c0:	sub	sp, sp, #0x20
  40e2c4:	stp	x29, x30, [sp, #16]
  40e2c8:	add	x29, sp, #0x10
  40e2cc:	str	x0, [sp, #8]
  40e2d0:	ldr	x8, [sp, #8]
  40e2d4:	mov	x0, x8
  40e2d8:	str	x8, [sp]
  40e2dc:	bl	40e29c <sqrt@plt+0xc50c>
  40e2e0:	ldr	x0, [sp]
  40e2e4:	bl	42268c <_ZdlPv@@Base>
  40e2e8:	ldp	x29, x30, [sp, #16]
  40e2ec:	add	sp, sp, #0x20
  40e2f0:	ret
  40e2f4:	sub	sp, sp, #0x40
  40e2f8:	stp	x29, x30, [sp, #48]
  40e2fc:	add	x29, sp, #0x30
  40e300:	adrp	x8, 428000 <_ZdlPvm@@Base+0x5948>
  40e304:	add	x8, x8, #0x2a8
  40e308:	add	x8, x8, #0x10
  40e30c:	mov	w9, #0x1                   	// #1
  40e310:	mov	w10, #0xffffffff            	// #-1
  40e314:	adrp	x11, 442000 <stderr@@GLIBC_2.17+0x2430>
  40e318:	add	x11, x11, #0xcf4
  40e31c:	stur	x0, [x29, #-8]
  40e320:	stur	x1, [x29, #-16]
  40e324:	ldur	x12, [x29, #-8]
  40e328:	mov	x0, x12
  40e32c:	str	x8, [sp, #24]
  40e330:	str	w9, [sp, #20]
  40e334:	str	w10, [sp, #16]
  40e338:	str	x11, [sp, #8]
  40e33c:	str	x12, [sp]
  40e340:	bl	4089e4 <sqrt@plt+0x6c54>
  40e344:	ldr	x8, [sp, #24]
  40e348:	ldr	x11, [sp]
  40e34c:	str	x8, [x11]
  40e350:	ldur	x12, [x29, #-16]
  40e354:	str	x12, [x11, #16]
  40e358:	ldr	w9, [sp, #20]
  40e35c:	str	w9, [x11, #24]
  40e360:	str	wzr, [x11, #28]
  40e364:	ldr	w10, [sp, #16]
  40e368:	str	w10, [x11, #40]
  40e36c:	str	w10, [x11, #36]
  40e370:	str	w10, [x11, #32]
  40e374:	ldr	x12, [sp, #8]
  40e378:	ldr	w13, [x12]
  40e37c:	str	w13, [x11, #44]
  40e380:	ldp	x29, x30, [sp, #48]
  40e384:	add	sp, sp, #0x40
  40e388:	ret
  40e38c:	sub	sp, sp, #0x60
  40e390:	stp	x29, x30, [sp, #80]
  40e394:	add	x29, sp, #0x50
  40e398:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  40e39c:	add	x8, x8, #0xc70
  40e3a0:	stur	x0, [x29, #-16]
  40e3a4:	ldur	x9, [x29, #-16]
  40e3a8:	ldr	w10, [x9, #28]
  40e3ac:	str	x8, [sp, #16]
  40e3b0:	str	x9, [sp, #8]
  40e3b4:	cbz	w10, 40e3c4 <sqrt@plt+0xc634>
  40e3b8:	mov	w8, #0xffffffff            	// #-1
  40e3bc:	stur	w8, [x29, #-4]
  40e3c0:	b	40e7b0 <sqrt@plt+0xca20>
  40e3c4:	ldr	x8, [sp, #8]
  40e3c8:	ldr	w9, [x8, #40]
  40e3cc:	mov	w10, #0xffffffff            	// #-1
  40e3d0:	cmp	w9, w10
  40e3d4:	b.eq	40e3f8 <sqrt@plt+0xc668>  // b.none
  40e3d8:	ldr	x8, [sp, #8]
  40e3dc:	ldr	w9, [x8, #40]
  40e3e0:	stur	w9, [x29, #-20]
  40e3e4:	mov	w9, #0xffffffff            	// #-1
  40e3e8:	str	w9, [x8, #40]
  40e3ec:	ldur	w9, [x29, #-20]
  40e3f0:	stur	w9, [x29, #-4]
  40e3f4:	b	40e7b0 <sqrt@plt+0xca20>
  40e3f8:	ldr	x8, [sp, #8]
  40e3fc:	ldr	w9, [x8, #36]
  40e400:	mov	w10, #0xffffffff            	// #-1
  40e404:	cmp	w9, w10
  40e408:	b.eq	40e42c <sqrt@plt+0xc69c>  // b.none
  40e40c:	ldr	x8, [sp, #8]
  40e410:	ldr	w9, [x8, #36]
  40e414:	stur	w9, [x29, #-24]
  40e418:	mov	w9, #0xffffffff            	// #-1
  40e41c:	str	w9, [x8, #36]
  40e420:	ldur	w9, [x29, #-24]
  40e424:	stur	w9, [x29, #-4]
  40e428:	b	40e7b0 <sqrt@plt+0xca20>
  40e42c:	ldr	x8, [sp, #8]
  40e430:	ldr	w9, [x8, #32]
  40e434:	mov	w10, #0xffffffff            	// #-1
  40e438:	cmp	w9, w10
  40e43c:	b.eq	40e460 <sqrt@plt+0xc6d0>  // b.none
  40e440:	ldr	x8, [sp, #8]
  40e444:	ldr	w9, [x8, #32]
  40e448:	stur	w9, [x29, #-28]
  40e44c:	mov	w9, #0xffffffff            	// #-1
  40e450:	str	w9, [x8, #32]
  40e454:	ldur	w9, [x29, #-28]
  40e458:	stur	w9, [x29, #-4]
  40e45c:	b	40e7b0 <sqrt@plt+0xca20>
  40e460:	ldr	x8, [sp, #8]
  40e464:	ldr	x0, [x8, #16]
  40e468:	bl	401b70 <getc@plt>
  40e46c:	stur	w0, [x29, #-32]
  40e470:	ldur	w0, [x29, #-32]
  40e474:	bl	40e0f8 <sqrt@plt+0xc368>
  40e478:	cbz	w0, 40e4c4 <sqrt@plt+0xc734>
  40e47c:	ldur	w1, [x29, #-32]
  40e480:	add	x8, sp, #0x20
  40e484:	mov	x0, x8
  40e488:	str	x8, [sp]
  40e48c:	bl	4201f0 <sqrt@plt+0x1e460>
  40e490:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  40e494:	add	x0, x0, #0xe98
  40e498:	ldr	x1, [sp]
  40e49c:	ldr	x2, [sp, #16]
  40e4a0:	ldr	x3, [sp, #16]
  40e4a4:	bl	420560 <sqrt@plt+0x1e7d0>
  40e4a8:	ldr	x8, [sp, #8]
  40e4ac:	ldr	x0, [x8, #16]
  40e4b0:	bl	401b70 <getc@plt>
  40e4b4:	stur	w0, [x29, #-32]
  40e4b8:	ldr	x8, [sp, #8]
  40e4bc:	str	wzr, [x8, #24]
  40e4c0:	b	40e470 <sqrt@plt+0xc6e0>
  40e4c4:	ldr	x8, [sp, #8]
  40e4c8:	ldr	w9, [x8, #24]
  40e4cc:	cbz	w9, 40e704 <sqrt@plt+0xc974>
  40e4d0:	ldur	w8, [x29, #-32]
  40e4d4:	cmp	w8, #0x2e
  40e4d8:	b.ne	40e704 <sqrt@plt+0xc974>  // b.any
  40e4dc:	ldr	x8, [sp, #8]
  40e4e0:	ldr	x0, [x8, #16]
  40e4e4:	bl	401b70 <getc@plt>
  40e4e8:	stur	w0, [x29, #-32]
  40e4ec:	ldur	w9, [x29, #-32]
  40e4f0:	cmp	w9, #0x50
  40e4f4:	b.ne	40e6d8 <sqrt@plt+0xc948>  // b.any
  40e4f8:	ldr	x8, [sp, #8]
  40e4fc:	ldr	x0, [x8, #16]
  40e500:	bl	401b70 <getc@plt>
  40e504:	stur	w0, [x29, #-32]
  40e508:	ldur	w9, [x29, #-32]
  40e50c:	cmp	w9, #0x46
  40e510:	b.eq	40e520 <sqrt@plt+0xc790>  // b.none
  40e514:	ldur	w8, [x29, #-32]
  40e518:	cmp	w8, #0x45
  40e51c:	b.ne	40e5dc <sqrt@plt+0xc84c>  // b.any
  40e520:	ldr	x8, [sp, #8]
  40e524:	ldr	x0, [x8, #16]
  40e528:	bl	401b70 <getc@plt>
  40e52c:	str	w0, [sp, #28]
  40e530:	ldr	w9, [sp, #28]
  40e534:	mov	w10, #0xffffffff            	// #-1
  40e538:	cmp	w9, w10
  40e53c:	b.eq	40e550 <sqrt@plt+0xc7c0>  // b.none
  40e540:	ldr	w0, [sp, #28]
  40e544:	ldr	x8, [sp, #8]
  40e548:	ldr	x1, [x8, #16]
  40e54c:	bl	401970 <ungetc@plt>
  40e550:	ldr	w8, [sp, #28]
  40e554:	mov	w9, #0xffffffff            	// #-1
  40e558:	cmp	w8, w9
  40e55c:	b.eq	40e588 <sqrt@plt+0xc7f8>  // b.none
  40e560:	ldr	w8, [sp, #28]
  40e564:	cmp	w8, #0x20
  40e568:	b.eq	40e588 <sqrt@plt+0xc7f8>  // b.none
  40e56c:	ldr	w8, [sp, #28]
  40e570:	cmp	w8, #0xa
  40e574:	b.eq	40e588 <sqrt@plt+0xc7f8>  // b.none
  40e578:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  40e57c:	add	x8, x8, #0xd0
  40e580:	ldr	w9, [x8]
  40e584:	cbz	w9, 40e5bc <sqrt@plt+0xc82c>
  40e588:	mov	w8, #0x1                   	// #1
  40e58c:	ldr	x9, [sp, #8]
  40e590:	str	w8, [x9, #28]
  40e594:	ldur	w8, [x29, #-32]
  40e598:	cmp	w8, #0x46
  40e59c:	cset	w8, eq  // eq = none
  40e5a0:	and	w8, w8, #0x1
  40e5a4:	adrp	x10, 440000 <stderr@@GLIBC_2.17+0x430>
  40e5a8:	add	x10, x10, #0xc8
  40e5ac:	str	w8, [x10]
  40e5b0:	mov	w8, #0xffffffff            	// #-1
  40e5b4:	stur	w8, [x29, #-4]
  40e5b8:	b	40e7b0 <sqrt@plt+0xca20>
  40e5bc:	ldur	w8, [x29, #-32]
  40e5c0:	ldr	x9, [sp, #8]
  40e5c4:	str	w8, [x9, #32]
  40e5c8:	mov	w8, #0x50                  	// #80
  40e5cc:	str	w8, [x9, #36]
  40e5d0:	mov	w8, #0x2e                  	// #46
  40e5d4:	stur	w8, [x29, #-4]
  40e5d8:	b	40e7b0 <sqrt@plt+0xca20>
  40e5dc:	ldur	w8, [x29, #-32]
  40e5e0:	cmp	w8, #0x53
  40e5e4:	b.ne	40e6a0 <sqrt@plt+0xc910>  // b.any
  40e5e8:	ldr	x8, [sp, #8]
  40e5ec:	ldr	x0, [x8, #16]
  40e5f0:	bl	401b70 <getc@plt>
  40e5f4:	stur	w0, [x29, #-32]
  40e5f8:	ldur	w9, [x29, #-32]
  40e5fc:	mov	w10, #0xffffffff            	// #-1
  40e600:	cmp	w9, w10
  40e604:	b.eq	40e618 <sqrt@plt+0xc888>  // b.none
  40e608:	ldur	w0, [x29, #-32]
  40e60c:	ldr	x8, [sp, #8]
  40e610:	ldr	x1, [x8, #16]
  40e614:	bl	401970 <ungetc@plt>
  40e618:	ldur	w8, [x29, #-32]
  40e61c:	mov	w9, #0xffffffff            	// #-1
  40e620:	cmp	w8, w9
  40e624:	b.eq	40e650 <sqrt@plt+0xc8c0>  // b.none
  40e628:	ldur	w8, [x29, #-32]
  40e62c:	cmp	w8, #0x20
  40e630:	b.eq	40e650 <sqrt@plt+0xc8c0>  // b.none
  40e634:	ldur	w8, [x29, #-32]
  40e638:	cmp	w8, #0xa
  40e63c:	b.eq	40e650 <sqrt@plt+0xc8c0>  // b.none
  40e640:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  40e644:	add	x8, x8, #0xd0
  40e648:	ldr	w9, [x8]
  40e64c:	cbz	w9, 40e680 <sqrt@plt+0xc8f0>
  40e650:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40e654:	add	x0, x0, #0x368
  40e658:	ldr	x1, [sp, #16]
  40e65c:	ldr	x2, [sp, #16]
  40e660:	ldr	x3, [sp, #16]
  40e664:	bl	420560 <sqrt@plt+0x1e7d0>
  40e668:	mov	w8, #0x1                   	// #1
  40e66c:	ldr	x9, [sp, #8]
  40e670:	str	w8, [x9, #28]
  40e674:	mov	w8, #0xffffffff            	// #-1
  40e678:	stur	w8, [x29, #-4]
  40e67c:	b	40e7b0 <sqrt@plt+0xca20>
  40e680:	mov	w8, #0x53                  	// #83
  40e684:	ldr	x9, [sp, #8]
  40e688:	str	w8, [x9, #32]
  40e68c:	mov	w8, #0x50                  	// #80
  40e690:	str	w8, [x9, #36]
  40e694:	mov	w8, #0x2e                  	// #46
  40e698:	stur	w8, [x29, #-4]
  40e69c:	b	40e7b0 <sqrt@plt+0xca20>
  40e6a0:	ldur	w8, [x29, #-32]
  40e6a4:	mov	w9, #0xffffffff            	// #-1
  40e6a8:	cmp	w8, w9
  40e6ac:	b.eq	40e6c0 <sqrt@plt+0xc930>  // b.none
  40e6b0:	ldur	w0, [x29, #-32]
  40e6b4:	ldr	x8, [sp, #8]
  40e6b8:	ldr	x1, [x8, #16]
  40e6bc:	bl	401970 <ungetc@plt>
  40e6c0:	mov	w8, #0x50                  	// #80
  40e6c4:	ldr	x9, [sp, #8]
  40e6c8:	str	w8, [x9, #32]
  40e6cc:	mov	w8, #0x2e                  	// #46
  40e6d0:	stur	w8, [x29, #-4]
  40e6d4:	b	40e7b0 <sqrt@plt+0xca20>
  40e6d8:	ldur	w8, [x29, #-32]
  40e6dc:	mov	w9, #0xffffffff            	// #-1
  40e6e0:	cmp	w8, w9
  40e6e4:	b.eq	40e6f8 <sqrt@plt+0xc968>  // b.none
  40e6e8:	ldur	w0, [x29, #-32]
  40e6ec:	ldr	x8, [sp, #8]
  40e6f0:	ldr	x1, [x8, #16]
  40e6f4:	bl	401970 <ungetc@plt>
  40e6f8:	mov	w8, #0x2e                  	// #46
  40e6fc:	stur	w8, [x29, #-4]
  40e700:	b	40e7b0 <sqrt@plt+0xca20>
  40e704:	ldur	w8, [x29, #-32]
  40e708:	cmp	w8, #0xa
  40e70c:	b.ne	40e73c <sqrt@plt+0xc9ac>  // b.any
  40e710:	mov	w8, #0x1                   	// #1
  40e714:	ldr	x9, [sp, #8]
  40e718:	str	w8, [x9, #24]
  40e71c:	adrp	x10, 442000 <stderr@@GLIBC_2.17+0x2430>
  40e720:	add	x10, x10, #0xcf4
  40e724:	ldr	w8, [x10]
  40e728:	add	w8, w8, #0x1
  40e72c:	str	w8, [x10]
  40e730:	mov	w8, #0xa                   	// #10
  40e734:	stur	w8, [x29, #-4]
  40e738:	b	40e7b0 <sqrt@plt+0xca20>
  40e73c:	ldr	x8, [sp, #8]
  40e740:	str	wzr, [x8, #24]
  40e744:	ldur	w9, [x29, #-32]
  40e748:	mov	w10, #0xffffffff            	// #-1
  40e74c:	cmp	w9, w10
  40e750:	b.ne	40e7a8 <sqrt@plt+0xca18>  // b.any
  40e754:	mov	w8, #0x1                   	// #1
  40e758:	ldr	x9, [sp, #8]
  40e75c:	str	w8, [x9, #28]
  40e760:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40e764:	add	x0, x0, #0x373
  40e768:	ldr	x1, [sp, #16]
  40e76c:	ldr	x2, [sp, #16]
  40e770:	ldr	x3, [sp, #16]
  40e774:	bl	420560 <sqrt@plt+0x1e7d0>
  40e778:	adrp	x9, 442000 <stderr@@GLIBC_2.17+0x2430>
  40e77c:	add	x9, x9, #0xc80
  40e780:	ldr	x0, [x9]
  40e784:	ldr	x9, [sp, #8]
  40e788:	ldr	w8, [x9, #44]
  40e78c:	subs	w1, w8, #0x1
  40e790:	adrp	x2, 428000 <_ZdlPvm@@Base+0x5948>
  40e794:	add	x2, x2, #0x391
  40e798:	ldr	x3, [sp, #16]
  40e79c:	ldr	x4, [sp, #16]
  40e7a0:	ldr	x5, [sp, #16]
  40e7a4:	bl	420694 <sqrt@plt+0x1e904>
  40e7a8:	ldur	w8, [x29, #-32]
  40e7ac:	stur	w8, [x29, #-4]
  40e7b0:	ldur	w0, [x29, #-4]
  40e7b4:	ldp	x29, x30, [sp, #80]
  40e7b8:	add	sp, sp, #0x60
  40e7bc:	ret
  40e7c0:	sub	sp, sp, #0x60
  40e7c4:	stp	x29, x30, [sp, #80]
  40e7c8:	add	x29, sp, #0x50
  40e7cc:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  40e7d0:	add	x8, x8, #0xc70
  40e7d4:	stur	x0, [x29, #-16]
  40e7d8:	ldur	x9, [x29, #-16]
  40e7dc:	ldr	w10, [x9, #28]
  40e7e0:	str	x8, [sp, #24]
  40e7e4:	str	x9, [sp, #16]
  40e7e8:	cbz	w10, 40e7f8 <sqrt@plt+0xca68>
  40e7ec:	mov	w8, #0xffffffff            	// #-1
  40e7f0:	stur	w8, [x29, #-4]
  40e7f4:	b	40eb5c <sqrt@plt+0xcdcc>
  40e7f8:	ldr	x8, [sp, #16]
  40e7fc:	ldr	w9, [x8, #40]
  40e800:	mov	w10, #0xffffffff            	// #-1
  40e804:	cmp	w9, w10
  40e808:	b.eq	40e81c <sqrt@plt+0xca8c>  // b.none
  40e80c:	ldr	x8, [sp, #16]
  40e810:	ldr	w9, [x8, #40]
  40e814:	stur	w9, [x29, #-4]
  40e818:	b	40eb5c <sqrt@plt+0xcdcc>
  40e81c:	ldr	x8, [sp, #16]
  40e820:	ldr	w9, [x8, #36]
  40e824:	mov	w10, #0xffffffff            	// #-1
  40e828:	cmp	w9, w10
  40e82c:	b.eq	40e840 <sqrt@plt+0xcab0>  // b.none
  40e830:	ldr	x8, [sp, #16]
  40e834:	ldr	w9, [x8, #36]
  40e838:	stur	w9, [x29, #-4]
  40e83c:	b	40eb5c <sqrt@plt+0xcdcc>
  40e840:	ldr	x8, [sp, #16]
  40e844:	ldr	w9, [x8, #32]
  40e848:	mov	w10, #0xffffffff            	// #-1
  40e84c:	cmp	w9, w10
  40e850:	b.eq	40e864 <sqrt@plt+0xcad4>  // b.none
  40e854:	ldr	x8, [sp, #16]
  40e858:	ldr	w9, [x8, #32]
  40e85c:	stur	w9, [x29, #-4]
  40e860:	b	40eb5c <sqrt@plt+0xcdcc>
  40e864:	ldr	x8, [sp, #16]
  40e868:	ldr	x0, [x8, #16]
  40e86c:	bl	401b70 <getc@plt>
  40e870:	stur	w0, [x29, #-20]
  40e874:	ldur	w0, [x29, #-20]
  40e878:	bl	40e0f8 <sqrt@plt+0xc368>
  40e87c:	cbz	w0, 40e8c8 <sqrt@plt+0xcb38>
  40e880:	ldur	w1, [x29, #-20]
  40e884:	add	x8, sp, #0x28
  40e888:	mov	x0, x8
  40e88c:	str	x8, [sp, #8]
  40e890:	bl	4201f0 <sqrt@plt+0x1e460>
  40e894:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  40e898:	add	x0, x0, #0xe98
  40e89c:	ldr	x1, [sp, #8]
  40e8a0:	ldr	x2, [sp, #24]
  40e8a4:	ldr	x3, [sp, #24]
  40e8a8:	bl	420560 <sqrt@plt+0x1e7d0>
  40e8ac:	ldr	x8, [sp, #16]
  40e8b0:	ldr	x0, [x8, #16]
  40e8b4:	bl	401b70 <getc@plt>
  40e8b8:	stur	w0, [x29, #-20]
  40e8bc:	ldr	x8, [sp, #16]
  40e8c0:	str	wzr, [x8, #24]
  40e8c4:	b	40e874 <sqrt@plt+0xcae4>
  40e8c8:	ldr	x8, [sp, #16]
  40e8cc:	ldr	w9, [x8, #24]
  40e8d0:	cbz	w9, 40eb1c <sqrt@plt+0xcd8c>
  40e8d4:	ldur	w8, [x29, #-20]
  40e8d8:	cmp	w8, #0x2e
  40e8dc:	b.ne	40eb1c <sqrt@plt+0xcd8c>  // b.any
  40e8e0:	ldr	x8, [sp, #16]
  40e8e4:	ldr	x0, [x8, #16]
  40e8e8:	bl	401b70 <getc@plt>
  40e8ec:	stur	w0, [x29, #-20]
  40e8f0:	ldur	w9, [x29, #-20]
  40e8f4:	cmp	w9, #0x50
  40e8f8:	b.ne	40eae8 <sqrt@plt+0xcd58>  // b.any
  40e8fc:	ldr	x8, [sp, #16]
  40e900:	ldr	x0, [x8, #16]
  40e904:	bl	401b70 <getc@plt>
  40e908:	stur	w0, [x29, #-20]
  40e90c:	ldur	w9, [x29, #-20]
  40e910:	cmp	w9, #0x46
  40e914:	b.eq	40e924 <sqrt@plt+0xcb94>  // b.none
  40e918:	ldur	w8, [x29, #-20]
  40e91c:	cmp	w8, #0x45
  40e920:	b.ne	40e9e4 <sqrt@plt+0xcc54>  // b.any
  40e924:	ldr	x8, [sp, #16]
  40e928:	ldr	x0, [x8, #16]
  40e92c:	bl	401b70 <getc@plt>
  40e930:	str	w0, [sp, #36]
  40e934:	ldr	w9, [sp, #36]
  40e938:	mov	w10, #0xffffffff            	// #-1
  40e93c:	cmp	w9, w10
  40e940:	b.eq	40e954 <sqrt@plt+0xcbc4>  // b.none
  40e944:	ldr	w0, [sp, #36]
  40e948:	ldr	x8, [sp, #16]
  40e94c:	ldr	x1, [x8, #16]
  40e950:	bl	401970 <ungetc@plt>
  40e954:	ldr	w8, [sp, #36]
  40e958:	mov	w9, #0xffffffff            	// #-1
  40e95c:	cmp	w8, w9
  40e960:	b.eq	40e98c <sqrt@plt+0xcbfc>  // b.none
  40e964:	ldr	w8, [sp, #36]
  40e968:	cmp	w8, #0x20
  40e96c:	b.eq	40e98c <sqrt@plt+0xcbfc>  // b.none
  40e970:	ldr	w8, [sp, #36]
  40e974:	cmp	w8, #0xa
  40e978:	b.eq	40e98c <sqrt@plt+0xcbfc>  // b.none
  40e97c:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  40e980:	add	x8, x8, #0xd0
  40e984:	ldr	w9, [x8]
  40e988:	cbz	w9, 40e9c0 <sqrt@plt+0xcc30>
  40e98c:	mov	w8, #0x1                   	// #1
  40e990:	ldr	x9, [sp, #16]
  40e994:	str	w8, [x9, #28]
  40e998:	ldur	w8, [x29, #-20]
  40e99c:	cmp	w8, #0x46
  40e9a0:	cset	w8, eq  // eq = none
  40e9a4:	and	w8, w8, #0x1
  40e9a8:	adrp	x10, 440000 <stderr@@GLIBC_2.17+0x430>
  40e9ac:	add	x10, x10, #0xc8
  40e9b0:	str	w8, [x10]
  40e9b4:	mov	w8, #0xffffffff            	// #-1
  40e9b8:	stur	w8, [x29, #-4]
  40e9bc:	b	40eb5c <sqrt@plt+0xcdcc>
  40e9c0:	ldur	w8, [x29, #-20]
  40e9c4:	ldr	x9, [sp, #16]
  40e9c8:	str	w8, [x9, #32]
  40e9cc:	mov	w8, #0x50                  	// #80
  40e9d0:	str	w8, [x9, #36]
  40e9d4:	mov	w8, #0x2e                  	// #46
  40e9d8:	str	w8, [x9, #40]
  40e9dc:	stur	w8, [x29, #-4]
  40e9e0:	b	40eb5c <sqrt@plt+0xcdcc>
  40e9e4:	ldur	w8, [x29, #-20]
  40e9e8:	cmp	w8, #0x53
  40e9ec:	b.ne	40eaac <sqrt@plt+0xcd1c>  // b.any
  40e9f0:	ldr	x8, [sp, #16]
  40e9f4:	ldr	x0, [x8, #16]
  40e9f8:	bl	401b70 <getc@plt>
  40e9fc:	stur	w0, [x29, #-20]
  40ea00:	ldur	w9, [x29, #-20]
  40ea04:	mov	w10, #0xffffffff            	// #-1
  40ea08:	cmp	w9, w10
  40ea0c:	b.eq	40ea20 <sqrt@plt+0xcc90>  // b.none
  40ea10:	ldur	w0, [x29, #-20]
  40ea14:	ldr	x8, [sp, #16]
  40ea18:	ldr	x1, [x8, #16]
  40ea1c:	bl	401970 <ungetc@plt>
  40ea20:	ldur	w8, [x29, #-20]
  40ea24:	mov	w9, #0xffffffff            	// #-1
  40ea28:	cmp	w8, w9
  40ea2c:	b.eq	40ea58 <sqrt@plt+0xccc8>  // b.none
  40ea30:	ldur	w8, [x29, #-20]
  40ea34:	cmp	w8, #0x20
  40ea38:	b.eq	40ea58 <sqrt@plt+0xccc8>  // b.none
  40ea3c:	ldur	w8, [x29, #-20]
  40ea40:	cmp	w8, #0xa
  40ea44:	b.eq	40ea58 <sqrt@plt+0xccc8>  // b.none
  40ea48:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  40ea4c:	add	x8, x8, #0xd0
  40ea50:	ldr	w9, [x8]
  40ea54:	cbz	w9, 40ea88 <sqrt@plt+0xccf8>
  40ea58:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40ea5c:	add	x0, x0, #0x368
  40ea60:	ldr	x1, [sp, #24]
  40ea64:	ldr	x2, [sp, #24]
  40ea68:	ldr	x3, [sp, #24]
  40ea6c:	bl	420560 <sqrt@plt+0x1e7d0>
  40ea70:	mov	w8, #0x1                   	// #1
  40ea74:	ldr	x9, [sp, #16]
  40ea78:	str	w8, [x9, #28]
  40ea7c:	mov	w8, #0xffffffff            	// #-1
  40ea80:	stur	w8, [x29, #-4]
  40ea84:	b	40eb5c <sqrt@plt+0xcdcc>
  40ea88:	mov	w8, #0x53                  	// #83
  40ea8c:	ldr	x9, [sp, #16]
  40ea90:	str	w8, [x9, #32]
  40ea94:	mov	w8, #0x50                  	// #80
  40ea98:	str	w8, [x9, #36]
  40ea9c:	mov	w8, #0x2e                  	// #46
  40eaa0:	str	w8, [x9, #40]
  40eaa4:	stur	w8, [x29, #-4]
  40eaa8:	b	40eb5c <sqrt@plt+0xcdcc>
  40eaac:	ldur	w8, [x29, #-20]
  40eab0:	mov	w9, #0xffffffff            	// #-1
  40eab4:	cmp	w8, w9
  40eab8:	b.eq	40eacc <sqrt@plt+0xcd3c>  // b.none
  40eabc:	ldur	w0, [x29, #-20]
  40eac0:	ldr	x8, [sp, #16]
  40eac4:	ldr	x1, [x8, #16]
  40eac8:	bl	401970 <ungetc@plt>
  40eacc:	mov	w8, #0x50                  	// #80
  40ead0:	ldr	x9, [sp, #16]
  40ead4:	str	w8, [x9, #32]
  40ead8:	mov	w8, #0x2e                  	// #46
  40eadc:	str	w8, [x9, #36]
  40eae0:	stur	w8, [x29, #-4]
  40eae4:	b	40eb5c <sqrt@plt+0xcdcc>
  40eae8:	ldur	w8, [x29, #-20]
  40eaec:	mov	w9, #0xffffffff            	// #-1
  40eaf0:	cmp	w8, w9
  40eaf4:	b.eq	40eb08 <sqrt@plt+0xcd78>  // b.none
  40eaf8:	ldur	w0, [x29, #-20]
  40eafc:	ldr	x8, [sp, #16]
  40eb00:	ldr	x1, [x8, #16]
  40eb04:	bl	401970 <ungetc@plt>
  40eb08:	mov	w8, #0x2e                  	// #46
  40eb0c:	ldr	x9, [sp, #16]
  40eb10:	str	w8, [x9, #32]
  40eb14:	stur	w8, [x29, #-4]
  40eb18:	b	40eb5c <sqrt@plt+0xcdcc>
  40eb1c:	ldur	w8, [x29, #-20]
  40eb20:	mov	w9, #0xffffffff            	// #-1
  40eb24:	cmp	w8, w9
  40eb28:	b.eq	40eb3c <sqrt@plt+0xcdac>  // b.none
  40eb2c:	ldur	w0, [x29, #-20]
  40eb30:	ldr	x8, [sp, #16]
  40eb34:	ldr	x1, [x8, #16]
  40eb38:	bl	401970 <ungetc@plt>
  40eb3c:	ldur	w8, [x29, #-20]
  40eb40:	cmp	w8, #0xa
  40eb44:	b.ne	40eb54 <sqrt@plt+0xcdc4>  // b.any
  40eb48:	mov	w8, #0xa                   	// #10
  40eb4c:	stur	w8, [x29, #-4]
  40eb50:	b	40eb5c <sqrt@plt+0xcdcc>
  40eb54:	ldur	w8, [x29, #-20]
  40eb58:	stur	w8, [x29, #-4]
  40eb5c:	ldur	w0, [x29, #-4]
  40eb60:	ldp	x29, x30, [sp, #80]
  40eb64:	add	sp, sp, #0x60
  40eb68:	ret
  40eb6c:	sub	sp, sp, #0x20
  40eb70:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  40eb74:	add	x8, x8, #0xc80
  40eb78:	adrp	x9, 442000 <stderr@@GLIBC_2.17+0x2430>
  40eb7c:	add	x9, x9, #0xcf4
  40eb80:	mov	w10, #0x1                   	// #1
  40eb84:	str	x0, [sp, #24]
  40eb88:	str	x1, [sp, #16]
  40eb8c:	str	x2, [sp, #8]
  40eb90:	ldr	x8, [x8]
  40eb94:	ldr	x11, [sp, #16]
  40eb98:	str	x8, [x11]
  40eb9c:	ldr	w12, [x9]
  40eba0:	ldr	x8, [sp, #8]
  40eba4:	str	w12, [x8]
  40eba8:	mov	w0, w10
  40ebac:	add	sp, sp, #0x20
  40ebb0:	ret
  40ebb4:	sub	sp, sp, #0x120
  40ebb8:	stp	x29, x30, [sp, #256]
  40ebbc:	str	x28, [sp, #272]
  40ebc0:	add	x29, sp, #0x100
  40ebc4:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  40ebc8:	add	x8, x8, #0xc8
  40ebcc:	adrp	x9, 440000 <stderr@@GLIBC_2.17+0x430>
  40ebd0:	add	x9, x9, #0xc0
  40ebd4:	adrp	x10, 440000 <stderr@@GLIBC_2.17+0x430>
  40ebd8:	add	x10, x10, #0xb8
  40ebdc:	adrp	x11, 442000 <stderr@@GLIBC_2.17+0x2430>
  40ebe0:	add	x11, x11, #0xc80
  40ebe4:	adrp	x12, 442000 <stderr@@GLIBC_2.17+0x2430>
  40ebe8:	add	x12, x12, #0xcf4
  40ebec:	adrp	x13, 442000 <stderr@@GLIBC_2.17+0x2430>
  40ebf0:	add	x13, x13, #0xc70
  40ebf4:	stur	x0, [x29, #-8]
  40ebf8:	str	wzr, [x8]
  40ebfc:	ldr	x8, [x9]
  40ec00:	stur	x9, [x29, #-112]
  40ec04:	stur	x10, [x29, #-120]
  40ec08:	str	x11, [sp, #128]
  40ec0c:	str	x12, [sp, #120]
  40ec10:	str	x13, [sp, #112]
  40ec14:	cbnz	x8, 40ec24 <sqrt@plt+0xce94>
  40ec18:	ldur	x8, [x29, #-112]
  40ec1c:	ldr	x0, [x8]
  40ec20:	bl	401a30 <free@plt>
  40ec24:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40ec28:	add	x0, x0, #0x39e
  40ec2c:	bl	4239a0 <_ZdlPvm@@Base+0x12e8>
  40ec30:	ldur	x8, [x29, #-112]
  40ec34:	str	x0, [x8]
  40ec38:	ldur	x0, [x29, #-8]
  40ec3c:	bl	401b70 <getc@plt>
  40ec40:	stur	w0, [x29, #-12]
  40ec44:	cmp	w0, #0x20
  40ec48:	b.ne	40ec50 <sqrt@plt+0xcec0>  // b.any
  40ec4c:	b	40ec38 <sqrt@plt+0xcea8>
  40ec50:	ldur	w8, [x29, #-12]
  40ec54:	cmp	w8, #0x3c
  40ec58:	b.ne	40ee64 <sqrt@plt+0xd0d4>  // b.any
  40ec5c:	sub	x0, x29, #0x20
  40ec60:	bl	42281c <_ZdlPvm@@Base+0x164>
  40ec64:	ldur	x0, [x29, #-8]
  40ec68:	bl	401b70 <getc@plt>
  40ec6c:	str	w0, [sp, #108]
  40ec70:	b	40ec74 <sqrt@plt+0xcee4>
  40ec74:	ldr	w8, [sp, #108]
  40ec78:	stur	w8, [x29, #-12]
  40ec7c:	cmp	w8, #0x20
  40ec80:	b.ne	40ec9c <sqrt@plt+0xcf0c>  // b.any
  40ec84:	b	40ec64 <sqrt@plt+0xced4>
  40ec88:	stur	x0, [x29, #-40]
  40ec8c:	stur	w1, [x29, #-44]
  40ec90:	sub	x0, x29, #0x20
  40ec94:	bl	422a74 <_ZdlPvm@@Base+0x3bc>
  40ec98:	b	40f150 <sqrt@plt+0xd3c0>
  40ec9c:	ldur	w8, [x29, #-12]
  40eca0:	mov	w9, #0xffffffff            	// #-1
  40eca4:	mov	w10, #0x0                   	// #0
  40eca8:	cmp	w8, w9
  40ecac:	str	w10, [sp, #104]
  40ecb0:	b.eq	40ecd8 <sqrt@plt+0xcf48>  // b.none
  40ecb4:	ldur	w8, [x29, #-12]
  40ecb8:	mov	w9, #0x0                   	// #0
  40ecbc:	cmp	w8, #0x20
  40ecc0:	str	w9, [sp, #104]
  40ecc4:	b.eq	40ecd8 <sqrt@plt+0xcf48>  // b.none
  40ecc8:	ldur	w8, [x29, #-12]
  40eccc:	cmp	w8, #0xa
  40ecd0:	cset	w8, ne  // ne = any
  40ecd4:	str	w8, [sp, #104]
  40ecd8:	ldr	w8, [sp, #104]
  40ecdc:	tbnz	w8, #0, 40ece4 <sqrt@plt+0xcf54>
  40ece0:	b	40ed14 <sqrt@plt+0xcf84>
  40ece4:	ldur	w8, [x29, #-12]
  40ece8:	sub	x0, x29, #0x20
  40ecec:	mov	w1, w8
  40ecf0:	bl	407fb0 <sqrt@plt+0x6220>
  40ecf4:	b	40ecf8 <sqrt@plt+0xcf68>
  40ecf8:	ldur	x0, [x29, #-8]
  40ecfc:	bl	401b70 <getc@plt>
  40ed00:	str	w0, [sp, #100]
  40ed04:	b	40ed08 <sqrt@plt+0xcf78>
  40ed08:	ldr	w8, [sp, #100]
  40ed0c:	stur	w8, [x29, #-12]
  40ed10:	b	40ec9c <sqrt@plt+0xcf0c>
  40ed14:	ldur	w8, [x29, #-12]
  40ed18:	cmp	w8, #0x20
  40ed1c:	b.ne	40ed68 <sqrt@plt+0xcfd8>  // b.any
  40ed20:	ldur	x0, [x29, #-8]
  40ed24:	bl	401b70 <getc@plt>
  40ed28:	str	w0, [sp, #96]
  40ed2c:	b	40ed30 <sqrt@plt+0xcfa0>
  40ed30:	ldr	w8, [sp, #96]
  40ed34:	stur	w8, [x29, #-12]
  40ed38:	ldur	w8, [x29, #-12]
  40ed3c:	mov	w9, #0xffffffff            	// #-1
  40ed40:	mov	w10, #0x0                   	// #0
  40ed44:	cmp	w8, w9
  40ed48:	str	w10, [sp, #92]
  40ed4c:	b.eq	40ed60 <sqrt@plt+0xcfd0>  // b.none
  40ed50:	ldur	w8, [x29, #-12]
  40ed54:	cmp	w8, #0xa
  40ed58:	cset	w8, ne  // ne = any
  40ed5c:	str	w8, [sp, #92]
  40ed60:	ldr	w8, [sp, #92]
  40ed64:	tbnz	w8, #0, 40ed20 <sqrt@plt+0xcf90>
  40ed68:	ldur	w8, [x29, #-12]
  40ed6c:	cmp	w8, #0xa
  40ed70:	b.ne	40ed84 <sqrt@plt+0xcff4>  // b.any
  40ed74:	ldr	x8, [sp, #120]
  40ed78:	ldr	w9, [x8]
  40ed7c:	add	w9, w9, #0x1
  40ed80:	str	w9, [x8]
  40ed84:	sub	x0, x29, #0x20
  40ed88:	bl	40e148 <sqrt@plt+0xc3b8>
  40ed8c:	str	w0, [sp, #88]
  40ed90:	b	40ed94 <sqrt@plt+0xd004>
  40ed94:	ldr	w8, [sp, #88]
  40ed98:	cbnz	w8, 40edbc <sqrt@plt+0xd02c>
  40ed9c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40eda0:	add	x0, x0, #0x3a4
  40eda4:	ldr	x1, [sp, #112]
  40eda8:	ldr	x2, [sp, #112]
  40edac:	ldr	x3, [sp, #112]
  40edb0:	bl	420560 <sqrt@plt+0x1e7d0>
  40edb4:	b	40edb8 <sqrt@plt+0xd028>
  40edb8:	b	40ee2c <sqrt@plt+0xd09c>
  40edbc:	sub	x0, x29, #0x20
  40edc0:	mov	w8, wzr
  40edc4:	mov	w1, w8
  40edc8:	bl	407fb0 <sqrt@plt+0x6220>
  40edcc:	b	40edd0 <sqrt@plt+0xd040>
  40edd0:	ldr	x8, [sp, #128]
  40edd4:	ldr	x9, [x8]
  40edd8:	stur	x9, [x29, #-56]
  40eddc:	ldr	x9, [sp, #120]
  40ede0:	ldr	w10, [x9]
  40ede4:	stur	w10, [x29, #-60]
  40ede8:	sub	x0, x29, #0x20
  40edec:	bl	408018 <sqrt@plt+0x6288>
  40edf0:	str	x0, [sp, #80]
  40edf4:	b	40edf8 <sqrt@plt+0xd068>
  40edf8:	ldr	x0, [sp, #80]
  40edfc:	bl	4239a0 <_ZdlPvm@@Base+0x12e8>
  40ee00:	str	x0, [sp, #72]
  40ee04:	b	40ee08 <sqrt@plt+0xd078>
  40ee08:	ldr	x0, [sp, #72]
  40ee0c:	bl	40f158 <sqrt@plt+0xd3c8>
  40ee10:	b	40ee14 <sqrt@plt+0xd084>
  40ee14:	ldur	x8, [x29, #-56]
  40ee18:	ldr	x9, [sp, #128]
  40ee1c:	str	x8, [x9]
  40ee20:	ldur	w10, [x29, #-60]
  40ee24:	ldr	x8, [sp, #120]
  40ee28:	str	w10, [x8]
  40ee2c:	ldur	x8, [x29, #-120]
  40ee30:	ldr	x9, [x8]
  40ee34:	ldr	x10, [sp, #128]
  40ee38:	ldr	x1, [x10]
  40ee3c:	ldr	x11, [sp, #120]
  40ee40:	ldr	w2, [x11]
  40ee44:	ldr	x12, [x9]
  40ee48:	ldr	x12, [x12, #104]
  40ee4c:	mov	x0, x9
  40ee50:	blr	x12
  40ee54:	b	40ee58 <sqrt@plt+0xd0c8>
  40ee58:	sub	x0, x29, #0x20
  40ee5c:	bl	422a74 <_ZdlPvm@@Base+0x3bc>
  40ee60:	b	40f140 <sqrt@plt+0xd3b0>
  40ee64:	ldur	x8, [x29, #-120]
  40ee68:	ldr	x9, [x8]
  40ee6c:	ldr	x10, [sp, #128]
  40ee70:	ldr	x1, [x10]
  40ee74:	ldr	x11, [sp, #120]
  40ee78:	ldr	w2, [x11]
  40ee7c:	ldr	x12, [x9]
  40ee80:	ldr	x12, [x12, #104]
  40ee84:	mov	x0, x9
  40ee88:	blr	x12
  40ee8c:	sub	x0, x29, #0x50
  40ee90:	bl	42281c <_ZdlPvm@@Base+0x164>
  40ee94:	ldur	w8, [x29, #-12]
  40ee98:	mov	w9, #0xffffffff            	// #-1
  40ee9c:	cmp	w8, w9
  40eea0:	b.eq	40ef00 <sqrt@plt+0xd170>  // b.none
  40eea4:	ldur	w8, [x29, #-12]
  40eea8:	cmp	w8, #0xa
  40eeac:	b.ne	40eec4 <sqrt@plt+0xd134>  // b.any
  40eeb0:	ldr	x8, [sp, #120]
  40eeb4:	ldr	w9, [x8]
  40eeb8:	add	w9, w9, #0x1
  40eebc:	str	w9, [x8]
  40eec0:	b	40ef00 <sqrt@plt+0xd170>
  40eec4:	ldur	w8, [x29, #-12]
  40eec8:	sub	x0, x29, #0x50
  40eecc:	mov	w1, w8
  40eed0:	bl	407fb0 <sqrt@plt+0x6220>
  40eed4:	b	40eed8 <sqrt@plt+0xd148>
  40eed8:	ldur	x0, [x29, #-8]
  40eedc:	bl	401b70 <getc@plt>
  40eee0:	str	w0, [sp, #68]
  40eee4:	b	40eee8 <sqrt@plt+0xd158>
  40eee8:	ldr	w8, [sp, #68]
  40eeec:	stur	w8, [x29, #-12]
  40eef0:	b	40ee94 <sqrt@plt+0xd104>
  40eef4:	stur	x0, [x29, #-40]
  40eef8:	stur	w1, [x29, #-44]
  40eefc:	b	40f134 <sqrt@plt+0xd3a4>
  40ef00:	ldur	w8, [x29, #-12]
  40ef04:	mov	w9, #0xffffffff            	// #-1
  40ef08:	cmp	w8, w9
  40ef0c:	b.ne	40ef1c <sqrt@plt+0xd18c>  // b.any
  40ef10:	mov	w8, #0x1                   	// #1
  40ef14:	stur	w8, [x29, #-84]
  40ef18:	b	40f118 <sqrt@plt+0xd388>
  40ef1c:	sub	x0, x29, #0x50
  40ef20:	mov	w8, wzr
  40ef24:	mov	w1, w8
  40ef28:	bl	407fb0 <sqrt@plt+0x6220>
  40ef2c:	b	40ef30 <sqrt@plt+0xd1a0>
  40ef30:	sub	x0, x29, #0x50
  40ef34:	mov	w8, wzr
  40ef38:	mov	w1, w8
  40ef3c:	bl	40e160 <sqrt@plt+0xc3d0>
  40ef40:	str	x0, [sp, #56]
  40ef44:	b	40ef48 <sqrt@plt+0xd1b8>
  40ef48:	ldr	x0, [sp, #56]
  40ef4c:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40ef50:	add	x1, x1, #0x3bf
  40ef54:	sub	x2, x29, #0x60
  40ef58:	sub	x3, x29, #0x68
  40ef5c:	bl	401bc0 <__isoc99_sscanf@plt>
  40ef60:	cmp	w0, #0x1
  40ef64:	str	w0, [sp, #52]
  40ef68:	b.eq	40ef80 <sqrt@plt+0xd1f0>  // b.none
  40ef6c:	b	40ef70 <sqrt@plt+0xd1e0>
  40ef70:	ldr	w8, [sp, #52]
  40ef74:	cmp	w8, #0x2
  40ef78:	b.eq	40ef8c <sqrt@plt+0xd1fc>  // b.none
  40ef7c:	b	40ef90 <sqrt@plt+0xd200>
  40ef80:	fmov	d0, xzr
  40ef84:	stur	d0, [x29, #-104]
  40ef88:	b	40ef9c <sqrt@plt+0xd20c>
  40ef8c:	b	40ef9c <sqrt@plt+0xd20c>
  40ef90:	fmov	d0, xzr
  40ef94:	stur	d0, [x29, #-96]
  40ef98:	stur	d0, [x29, #-104]
  40ef9c:	ldur	x8, [x29, #-120]
  40efa0:	ldr	x0, [x8]
  40efa4:	ldur	d0, [x29, #-96]
  40efa8:	ldur	d1, [x29, #-104]
  40efac:	bl	40fe5c <sqrt@plt+0xe0cc>
  40efb0:	b	40efb4 <sqrt@plt+0xd224>
  40efb4:	ldur	x8, [x29, #-120]
  40efb8:	ldr	x0, [x8]
  40efbc:	sub	x9, x29, #0x50
  40efc0:	str	x0, [sp, #40]
  40efc4:	mov	x0, x9
  40efc8:	bl	408018 <sqrt@plt+0x6288>
  40efcc:	str	x0, [sp, #32]
  40efd0:	b	40efd4 <sqrt@plt+0xd244>
  40efd4:	ldr	x0, [sp, #40]
  40efd8:	ldr	x1, [sp, #32]
  40efdc:	bl	40fe88 <sqrt@plt+0xe0f8>
  40efe0:	b	40efe4 <sqrt@plt+0xd254>
  40efe4:	mov	x0, #0x30                  	// #48
  40efe8:	bl	4225b4 <_Znwm@@Base>
  40efec:	str	x0, [sp, #24]
  40eff0:	b	40eff4 <sqrt@plt+0xd264>
  40eff4:	ldur	x1, [x29, #-8]
  40eff8:	ldr	x0, [sp, #24]
  40effc:	adrp	x8, 40e000 <sqrt@plt+0xc270>
  40f000:	add	x8, x8, #0x2f4
  40f004:	blr	x8
  40f008:	b	40f00c <sqrt@plt+0xd27c>
  40f00c:	ldr	x0, [sp, #24]
  40f010:	bl	409908 <sqrt@plt+0x7b78>
  40f014:	b	40f018 <sqrt@plt+0xd288>
  40f018:	bl	402e68 <sqrt@plt+0x10d8>
  40f01c:	str	w0, [sp, #20]
  40f020:	b	40f024 <sqrt@plt+0xd294>
  40f024:	ldr	w8, [sp, #20]
  40f028:	cbz	w8, 40f070 <sqrt@plt+0xd2e0>
  40f02c:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  40f030:	add	x8, x8, #0xd4
  40f034:	mov	w9, #0x1                   	// #1
  40f038:	str	w9, [x8]
  40f03c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40f040:	add	x0, x0, #0x3c7
  40f044:	ldr	x1, [sp, #112]
  40f048:	ldr	x2, [sp, #112]
  40f04c:	ldr	x3, [sp, #112]
  40f050:	bl	408e18 <sqrt@plt+0x7088>
  40f054:	b	40f058 <sqrt@plt+0xd2c8>
  40f058:	b	40f070 <sqrt@plt+0xd2e0>
  40f05c:	stur	x0, [x29, #-40]
  40f060:	stur	w1, [x29, #-44]
  40f064:	ldr	x0, [sp, #24]
  40f068:	bl	42268c <_ZdlPv@@Base>
  40f06c:	b	40f134 <sqrt@plt+0xd3a4>
  40f070:	bl	407d98 <sqrt@plt+0x6008>
  40f074:	b	40f078 <sqrt@plt+0xd2e8>
  40f078:	bl	409930 <sqrt@plt+0x7ba0>
  40f07c:	b	40f080 <sqrt@plt+0xd2f0>
  40f080:	ldur	x0, [x29, #-8]
  40f084:	bl	401b70 <getc@plt>
  40f088:	str	w0, [sp, #16]
  40f08c:	b	40f090 <sqrt@plt+0xd300>
  40f090:	ldr	w8, [sp, #16]
  40f094:	stur	w8, [x29, #-12]
  40f098:	mov	w9, #0xffffffff            	// #-1
  40f09c:	mov	w10, #0x0                   	// #0
  40f0a0:	cmp	w8, w9
  40f0a4:	str	w10, [sp, #12]
  40f0a8:	b.eq	40f0bc <sqrt@plt+0xd32c>  // b.none
  40f0ac:	ldur	w8, [x29, #-12]
  40f0b0:	cmp	w8, #0xa
  40f0b4:	cset	w8, ne  // ne = any
  40f0b8:	str	w8, [sp, #12]
  40f0bc:	ldr	w8, [sp, #12]
  40f0c0:	tbnz	w8, #0, 40f0c8 <sqrt@plt+0xd338>
  40f0c4:	b	40f0cc <sqrt@plt+0xd33c>
  40f0c8:	b	40f080 <sqrt@plt+0xd2f0>
  40f0cc:	ldur	w8, [x29, #-12]
  40f0d0:	cmp	w8, #0xa
  40f0d4:	b.ne	40f0e8 <sqrt@plt+0xd358>  // b.any
  40f0d8:	ldr	x8, [sp, #120]
  40f0dc:	ldr	w9, [x8]
  40f0e0:	add	w9, w9, #0x1
  40f0e4:	str	w9, [x8]
  40f0e8:	ldur	x8, [x29, #-120]
  40f0ec:	ldr	x9, [x8]
  40f0f0:	ldr	x10, [sp, #128]
  40f0f4:	ldr	x1, [x10]
  40f0f8:	ldr	x11, [sp, #120]
  40f0fc:	ldr	w2, [x11]
  40f100:	ldr	x12, [x9]
  40f104:	ldr	x12, [x12, #104]
  40f108:	mov	x0, x9
  40f10c:	blr	x12
  40f110:	b	40f114 <sqrt@plt+0xd384>
  40f114:	stur	wzr, [x29, #-84]
  40f118:	sub	x0, x29, #0x50
  40f11c:	bl	422a74 <_ZdlPvm@@Base+0x3bc>
  40f120:	ldur	w8, [x29, #-84]
  40f124:	cbz	w8, 40f130 <sqrt@plt+0xd3a0>
  40f128:	b	40f12c <sqrt@plt+0xd39c>
  40f12c:	b	40f140 <sqrt@plt+0xd3b0>
  40f130:	b	40f140 <sqrt@plt+0xd3b0>
  40f134:	sub	x0, x29, #0x50
  40f138:	bl	422a74 <_ZdlPvm@@Base+0x3bc>
  40f13c:	b	40f150 <sqrt@plt+0xd3c0>
  40f140:	ldr	x28, [sp, #272]
  40f144:	ldp	x29, x30, [sp, #256]
  40f148:	add	sp, sp, #0x120
  40f14c:	ret
  40f150:	ldur	x0, [x29, #-40]
  40f154:	bl	401d10 <_Unwind_Resume@plt>
  40f158:	sub	sp, sp, #0x120
  40f15c:	stp	x29, x30, [sp, #256]
  40f160:	str	x28, [sp, #272]
  40f164:	add	x29, sp, #0x100
  40f168:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7948>
  40f16c:	add	x1, x1, #0x72f
  40f170:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  40f174:	add	x8, x8, #0xc70
  40f178:	adrp	x9, 442000 <stderr@@GLIBC_2.17+0x2430>
  40f17c:	add	x9, x9, #0xcf4
  40f180:	adrp	x10, 43f000 <_Znam@GLIBCXX_3.4>
  40f184:	add	x10, x10, #0xbc8
  40f188:	stur	x0, [x29, #-8]
  40f18c:	ldur	x0, [x29, #-8]
  40f190:	str	x8, [sp, #128]
  40f194:	str	x9, [sp, #120]
  40f198:	str	x10, [sp, #112]
  40f19c:	bl	401c60 <strcmp@plt>
  40f1a0:	cbnz	w0, 40f1b8 <sqrt@plt+0xd428>
  40f1a4:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  40f1a8:	add	x8, x8, #0xbc0
  40f1ac:	ldr	x8, [x8]
  40f1b0:	stur	x8, [x29, #-16]
  40f1b4:	b	40f254 <sqrt@plt+0xd4c4>
  40f1b8:	bl	401c20 <__errno_location@plt>
  40f1bc:	str	wzr, [x0]
  40f1c0:	ldur	x0, [x29, #-8]
  40f1c4:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40f1c8:	add	x1, x1, #0x138
  40f1cc:	bl	401c50 <fopen@plt>
  40f1d0:	stur	x0, [x29, #-16]
  40f1d4:	ldur	x8, [x29, #-16]
  40f1d8:	cbnz	x8, 40f254 <sqrt@plt+0xd4c4>
  40f1dc:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  40f1e0:	add	x8, x8, #0xb8
  40f1e4:	ldr	x8, [x8]
  40f1e8:	str	x8, [sp, #104]
  40f1ec:	cbz	x8, 40f204 <sqrt@plt+0xd474>
  40f1f0:	ldr	x8, [sp, #104]
  40f1f4:	ldr	x9, [x8]
  40f1f8:	ldr	x9, [x9, #8]
  40f1fc:	mov	x0, x8
  40f200:	blr	x9
  40f204:	ldur	x1, [x29, #-8]
  40f208:	sub	x8, x29, #0x20
  40f20c:	mov	x0, x8
  40f210:	str	x8, [sp, #96]
  40f214:	bl	420188 <sqrt@plt+0x1e3f8>
  40f218:	bl	401c20 <__errno_location@plt>
  40f21c:	ldr	w0, [x0]
  40f220:	bl	401ac0 <strerror@plt>
  40f224:	sub	x8, x29, #0x30
  40f228:	str	x0, [sp, #88]
  40f22c:	mov	x0, x8
  40f230:	ldr	x1, [sp, #88]
  40f234:	str	x8, [sp, #80]
  40f238:	bl	420188 <sqrt@plt+0x1e3f8>
  40f23c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40f240:	add	x0, x0, #0x204
  40f244:	ldr	x1, [sp, #96]
  40f248:	ldr	x2, [sp, #80]
  40f24c:	ldr	x3, [sp, #128]
  40f250:	bl	420650 <sqrt@plt+0x1e8c0>
  40f254:	ldur	x1, [x29, #-8]
  40f258:	sub	x8, x29, #0x40
  40f25c:	mov	x0, x8
  40f260:	str	x8, [sp, #72]
  40f264:	bl	422934 <_ZdlPvm@@Base+0x27c>
  40f268:	ldr	x0, [sp, #72]
  40f26c:	mov	w9, wzr
  40f270:	mov	w1, w9
  40f274:	bl	407fb0 <sqrt@plt+0x6220>
  40f278:	b	40f27c <sqrt@plt+0xd4ec>
  40f27c:	sub	x0, x29, #0x40
  40f280:	bl	4225a4 <sqrt@plt+0x20814>
  40f284:	b	40f288 <sqrt@plt+0xd4f8>
  40f288:	sub	x0, x29, #0x40
  40f28c:	bl	408018 <sqrt@plt+0x6288>
  40f290:	str	x0, [sp, #64]
  40f294:	b	40f298 <sqrt@plt+0xd508>
  40f298:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  40f29c:	add	x8, x8, #0xc80
  40f2a0:	ldr	x9, [sp, #64]
  40f2a4:	str	x9, [x8]
  40f2a8:	adrp	x10, 440000 <stderr@@GLIBC_2.17+0x430>
  40f2ac:	add	x10, x10, #0xb8
  40f2b0:	ldr	x10, [x10]
  40f2b4:	ldr	x1, [x8]
  40f2b8:	ldr	x8, [x10]
  40f2bc:	ldr	x8, [x8, #104]
  40f2c0:	mov	x0, x10
  40f2c4:	mov	w2, #0x1                   	// #1
  40f2c8:	blr	x8
  40f2cc:	b	40f2d0 <sqrt@plt+0xd540>
  40f2d0:	mov	w8, #0x1                   	// #1
  40f2d4:	ldr	x9, [sp, #120]
  40f2d8:	str	w8, [x9]
  40f2dc:	stur	wzr, [x29, #-80]
  40f2e0:	ldur	x0, [x29, #-16]
  40f2e4:	bl	401b70 <getc@plt>
  40f2e8:	str	w0, [sp, #60]
  40f2ec:	b	40f2f0 <sqrt@plt+0xd560>
  40f2f0:	ldr	w8, [sp, #60]
  40f2f4:	stur	w8, [x29, #-84]
  40f2f8:	ldur	w0, [x29, #-84]
  40f2fc:	bl	40e0f8 <sqrt@plt+0xc368>
  40f300:	str	w0, [sp, #56]
  40f304:	b	40f308 <sqrt@plt+0xd578>
  40f308:	ldr	w8, [sp, #56]
  40f30c:	cbz	w8, 40f364 <sqrt@plt+0xd5d4>
  40f310:	ldur	w1, [x29, #-84]
  40f314:	sub	x0, x29, #0x68
  40f318:	bl	4201f0 <sqrt@plt+0x1e460>
  40f31c:	b	40f320 <sqrt@plt+0xd590>
  40f320:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  40f324:	add	x0, x0, #0xe98
  40f328:	sub	x1, x29, #0x68
  40f32c:	ldr	x2, [sp, #128]
  40f330:	ldr	x3, [sp, #128]
  40f334:	bl	420560 <sqrt@plt+0x1e7d0>
  40f338:	b	40f33c <sqrt@plt+0xd5ac>
  40f33c:	ldur	x0, [x29, #-16]
  40f340:	bl	401b70 <getc@plt>
  40f344:	str	w0, [sp, #52]
  40f348:	b	40f34c <sqrt@plt+0xd5bc>
  40f34c:	ldr	w8, [sp, #52]
  40f350:	stur	w8, [x29, #-84]
  40f354:	b	40f2f8 <sqrt@plt+0xd568>
  40f358:	stur	x0, [x29, #-72]
  40f35c:	stur	w1, [x29, #-76]
  40f360:	b	40f874 <sqrt@plt+0xdae4>
  40f364:	ldur	w8, [x29, #-84]
  40f368:	mov	w9, #0xffffffff            	// #-1
  40f36c:	cmp	w8, w9
  40f370:	b.ne	40f378 <sqrt@plt+0xd5e8>  // b.any
  40f374:	b	40f768 <sqrt@plt+0xd9d8>
  40f378:	ldur	w8, [x29, #-80]
  40f37c:	subs	w8, w8, #0x0
  40f380:	mov	w9, w8
  40f384:	ubfx	x9, x9, #0, #32
  40f388:	cmp	x9, #0x6
  40f38c:	str	x9, [sp, #40]
  40f390:	b.hi	40f748 <sqrt@plt+0xd9b8>  // b.pmore
  40f394:	adrp	x8, 428000 <_ZdlPvm@@Base+0x5948>
  40f398:	add	x8, x8, #0x270
  40f39c:	ldr	x11, [sp, #40]
  40f3a0:	ldrsw	x10, [x8, x11, lsl #2]
  40f3a4:	add	x9, x8, x10
  40f3a8:	br	x9
  40f3ac:	ldur	w8, [x29, #-84]
  40f3b0:	cmp	w8, #0x2e
  40f3b4:	b.ne	40f3c4 <sqrt@plt+0xd634>  // b.any
  40f3b8:	mov	w8, #0x2                   	// #2
  40f3bc:	stur	w8, [x29, #-80]
  40f3c0:	b	40f3fc <sqrt@plt+0xd66c>
  40f3c4:	ldur	w0, [x29, #-84]
  40f3c8:	bl	401b10 <putchar@plt>
  40f3cc:	b	40f3d0 <sqrt@plt+0xd640>
  40f3d0:	ldur	w8, [x29, #-84]
  40f3d4:	cmp	w8, #0xa
  40f3d8:	b.ne	40f3f4 <sqrt@plt+0xd664>  // b.any
  40f3dc:	ldr	x8, [sp, #120]
  40f3e0:	ldr	w9, [x8]
  40f3e4:	add	w9, w9, #0x1
  40f3e8:	str	w9, [x8]
  40f3ec:	stur	wzr, [x29, #-80]
  40f3f0:	b	40f3fc <sqrt@plt+0xd66c>
  40f3f4:	mov	w8, #0x1                   	// #1
  40f3f8:	stur	w8, [x29, #-80]
  40f3fc:	b	40f764 <sqrt@plt+0xd9d4>
  40f400:	ldur	w0, [x29, #-84]
  40f404:	bl	401b10 <putchar@plt>
  40f408:	b	40f40c <sqrt@plt+0xd67c>
  40f40c:	ldur	w8, [x29, #-84]
  40f410:	cmp	w8, #0xa
  40f414:	b.ne	40f42c <sqrt@plt+0xd69c>  // b.any
  40f418:	ldr	x8, [sp, #120]
  40f41c:	ldr	w9, [x8]
  40f420:	add	w9, w9, #0x1
  40f424:	str	w9, [x8]
  40f428:	stur	wzr, [x29, #-80]
  40f42c:	b	40f764 <sqrt@plt+0xd9d4>
  40f430:	ldur	w8, [x29, #-84]
  40f434:	cmp	w8, #0x50
  40f438:	b.ne	40f448 <sqrt@plt+0xd6b8>  // b.any
  40f43c:	mov	w8, #0x3                   	// #3
  40f440:	stur	w8, [x29, #-80]
  40f444:	b	40f4b4 <sqrt@plt+0xd724>
  40f448:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  40f44c:	add	x8, x8, #0xa98
  40f450:	ldr	w9, [x8]
  40f454:	cbz	w9, 40f470 <sqrt@plt+0xd6e0>
  40f458:	ldur	w8, [x29, #-84]
  40f45c:	cmp	w8, #0x6c
  40f460:	b.ne	40f470 <sqrt@plt+0xd6e0>  // b.any
  40f464:	mov	w8, #0x5                   	// #5
  40f468:	stur	w8, [x29, #-80]
  40f46c:	b	40f4b4 <sqrt@plt+0xd724>
  40f470:	mov	w0, #0x2e                  	// #46
  40f474:	bl	401b10 <putchar@plt>
  40f478:	b	40f47c <sqrt@plt+0xd6ec>
  40f47c:	ldur	w0, [x29, #-84]
  40f480:	bl	401b10 <putchar@plt>
  40f484:	b	40f488 <sqrt@plt+0xd6f8>
  40f488:	ldur	w8, [x29, #-84]
  40f48c:	cmp	w8, #0xa
  40f490:	b.ne	40f4ac <sqrt@plt+0xd71c>  // b.any
  40f494:	ldr	x8, [sp, #120]
  40f498:	ldr	w9, [x8]
  40f49c:	add	w9, w9, #0x1
  40f4a0:	str	w9, [x8]
  40f4a4:	stur	wzr, [x29, #-80]
  40f4a8:	b	40f4b4 <sqrt@plt+0xd724>
  40f4ac:	mov	w8, #0x1                   	// #1
  40f4b0:	stur	w8, [x29, #-80]
  40f4b4:	b	40f764 <sqrt@plt+0xd9d4>
  40f4b8:	ldur	w8, [x29, #-84]
  40f4bc:	cmp	w8, #0x53
  40f4c0:	b.ne	40f4d0 <sqrt@plt+0xd740>  // b.any
  40f4c4:	mov	w8, #0x4                   	// #4
  40f4c8:	stur	w8, [x29, #-80]
  40f4cc:	b	40f520 <sqrt@plt+0xd790>
  40f4d0:	mov	w0, #0x2e                  	// #46
  40f4d4:	bl	401b10 <putchar@plt>
  40f4d8:	b	40f4dc <sqrt@plt+0xd74c>
  40f4dc:	mov	w0, #0x50                  	// #80
  40f4e0:	bl	401b10 <putchar@plt>
  40f4e4:	b	40f4e8 <sqrt@plt+0xd758>
  40f4e8:	ldur	w0, [x29, #-84]
  40f4ec:	bl	401b10 <putchar@plt>
  40f4f0:	b	40f4f4 <sqrt@plt+0xd764>
  40f4f4:	ldur	w8, [x29, #-84]
  40f4f8:	cmp	w8, #0xa
  40f4fc:	b.ne	40f518 <sqrt@plt+0xd788>  // b.any
  40f500:	ldr	x8, [sp, #120]
  40f504:	ldr	w9, [x8]
  40f508:	add	w9, w9, #0x1
  40f50c:	str	w9, [x8]
  40f510:	stur	wzr, [x29, #-80]
  40f514:	b	40f520 <sqrt@plt+0xd790>
  40f518:	mov	w8, #0x1                   	// #1
  40f51c:	stur	w8, [x29, #-80]
  40f520:	b	40f764 <sqrt@plt+0xd9d4>
  40f524:	ldur	w8, [x29, #-84]
  40f528:	cmp	w8, #0x20
  40f52c:	b.eq	40f54c <sqrt@plt+0xd7bc>  // b.none
  40f530:	ldur	w8, [x29, #-84]
  40f534:	cmp	w8, #0xa
  40f538:	b.eq	40f54c <sqrt@plt+0xd7bc>  // b.none
  40f53c:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  40f540:	add	x8, x8, #0xd0
  40f544:	ldr	w9, [x8]
  40f548:	cbz	w9, 40f570 <sqrt@plt+0xd7e0>
  40f54c:	ldur	w0, [x29, #-84]
  40f550:	ldur	x1, [x29, #-16]
  40f554:	bl	401970 <ungetc@plt>
  40f558:	b	40f55c <sqrt@plt+0xd7cc>
  40f55c:	ldur	x0, [x29, #-16]
  40f560:	bl	40ebb4 <sqrt@plt+0xce24>
  40f564:	b	40f568 <sqrt@plt+0xd7d8>
  40f568:	stur	wzr, [x29, #-80]
  40f56c:	b	40f59c <sqrt@plt+0xd80c>
  40f570:	ldr	x8, [sp, #112]
  40f574:	ldr	x1, [x8]
  40f578:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40f57c:	add	x0, x0, #0x36f
  40f580:	bl	401930 <fputs@plt>
  40f584:	b	40f588 <sqrt@plt+0xd7f8>
  40f588:	ldur	w0, [x29, #-84]
  40f58c:	bl	401b10 <putchar@plt>
  40f590:	b	40f594 <sqrt@plt+0xd804>
  40f594:	mov	w8, #0x1                   	// #1
  40f598:	stur	w8, [x29, #-80]
  40f59c:	b	40f764 <sqrt@plt+0xd9d4>
  40f5a0:	ldur	w8, [x29, #-84]
  40f5a4:	cmp	w8, #0x66
  40f5a8:	b.ne	40f5b8 <sqrt@plt+0xd828>  // b.any
  40f5ac:	mov	w8, #0x6                   	// #6
  40f5b0:	stur	w8, [x29, #-80]
  40f5b4:	b	40f608 <sqrt@plt+0xd878>
  40f5b8:	mov	w0, #0x2e                  	// #46
  40f5bc:	bl	401b10 <putchar@plt>
  40f5c0:	b	40f5c4 <sqrt@plt+0xd834>
  40f5c4:	mov	w0, #0x6c                  	// #108
  40f5c8:	bl	401b10 <putchar@plt>
  40f5cc:	b	40f5d0 <sqrt@plt+0xd840>
  40f5d0:	ldur	w0, [x29, #-84]
  40f5d4:	bl	401b10 <putchar@plt>
  40f5d8:	b	40f5dc <sqrt@plt+0xd84c>
  40f5dc:	ldur	w8, [x29, #-84]
  40f5e0:	cmp	w8, #0xa
  40f5e4:	b.ne	40f600 <sqrt@plt+0xd870>  // b.any
  40f5e8:	ldr	x8, [sp, #120]
  40f5ec:	ldr	w9, [x8]
  40f5f0:	add	w9, w9, #0x1
  40f5f4:	str	w9, [x8]
  40f5f8:	stur	wzr, [x29, #-80]
  40f5fc:	b	40f608 <sqrt@plt+0xd878>
  40f600:	mov	w8, #0x1                   	// #1
  40f604:	stur	w8, [x29, #-80]
  40f608:	b	40f764 <sqrt@plt+0xd9d4>
  40f60c:	ldur	w8, [x29, #-84]
  40f610:	cmp	w8, #0x20
  40f614:	b.eq	40f634 <sqrt@plt+0xd8a4>  // b.none
  40f618:	ldur	w8, [x29, #-84]
  40f61c:	cmp	w8, #0xa
  40f620:	b.eq	40f634 <sqrt@plt+0xd8a4>  // b.none
  40f624:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  40f628:	add	x8, x8, #0xd0
  40f62c:	ldr	w9, [x8]
  40f630:	cbz	w9, 40f718 <sqrt@plt+0xd988>
  40f634:	sub	x0, x29, #0x78
  40f638:	bl	42281c <_ZdlPvm@@Base+0x164>
  40f63c:	b	40f640 <sqrt@plt+0xd8b0>
  40f640:	ldur	w8, [x29, #-84]
  40f644:	mov	w9, #0xffffffff            	// #-1
  40f648:	cmp	w8, w9
  40f64c:	b.eq	40f6b4 <sqrt@plt+0xd924>  // b.none
  40f650:	ldur	w8, [x29, #-84]
  40f654:	sub	x0, x29, #0x78
  40f658:	mov	w1, w8
  40f65c:	bl	407fb0 <sqrt@plt+0x6220>
  40f660:	b	40f664 <sqrt@plt+0xd8d4>
  40f664:	ldur	w8, [x29, #-84]
  40f668:	cmp	w8, #0xa
  40f66c:	b.ne	40f698 <sqrt@plt+0xd908>  // b.any
  40f670:	ldr	x8, [sp, #120]
  40f674:	ldr	w9, [x8]
  40f678:	add	w9, w9, #0x1
  40f67c:	str	w9, [x8]
  40f680:	b	40f6b4 <sqrt@plt+0xd924>
  40f684:	stur	x0, [x29, #-72]
  40f688:	stur	w1, [x29, #-76]
  40f68c:	sub	x0, x29, #0x78
  40f690:	bl	422a74 <_ZdlPvm@@Base+0x3bc>
  40f694:	b	40f874 <sqrt@plt+0xdae4>
  40f698:	ldur	x0, [x29, #-16]
  40f69c:	bl	401b70 <getc@plt>
  40f6a0:	str	w0, [sp, #36]
  40f6a4:	b	40f6a8 <sqrt@plt+0xd918>
  40f6a8:	ldr	w8, [sp, #36]
  40f6ac:	stur	w8, [x29, #-84]
  40f6b0:	b	40f640 <sqrt@plt+0xd8b0>
  40f6b4:	sub	x0, x29, #0x78
  40f6b8:	mov	w8, wzr
  40f6bc:	mov	w1, w8
  40f6c0:	bl	407fb0 <sqrt@plt+0x6220>
  40f6c4:	b	40f6c8 <sqrt@plt+0xd938>
  40f6c8:	sub	x0, x29, #0x78
  40f6cc:	bl	408018 <sqrt@plt+0x6288>
  40f6d0:	str	x0, [sp, #24]
  40f6d4:	b	40f6d8 <sqrt@plt+0xd948>
  40f6d8:	ldr	x0, [sp, #24]
  40f6dc:	bl	422320 <sqrt@plt+0x20590>
  40f6e0:	b	40f6e4 <sqrt@plt+0xd954>
  40f6e4:	sub	x0, x29, #0x78
  40f6e8:	bl	408018 <sqrt@plt+0x6288>
  40f6ec:	str	x0, [sp, #16]
  40f6f0:	b	40f6f4 <sqrt@plt+0xd964>
  40f6f4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40f6f8:	add	x0, x0, #0x3e1
  40f6fc:	ldr	x1, [sp, #16]
  40f700:	bl	401d80 <printf@plt>
  40f704:	b	40f708 <sqrt@plt+0xd978>
  40f708:	stur	wzr, [x29, #-80]
  40f70c:	sub	x0, x29, #0x78
  40f710:	bl	422a74 <_ZdlPvm@@Base+0x3bc>
  40f714:	b	40f744 <sqrt@plt+0xd9b4>
  40f718:	ldr	x8, [sp, #112]
  40f71c:	ldr	x1, [x8]
  40f720:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40f724:	add	x0, x0, #0x3e7
  40f728:	bl	401930 <fputs@plt>
  40f72c:	b	40f730 <sqrt@plt+0xd9a0>
  40f730:	ldur	w0, [x29, #-84]
  40f734:	bl	401b10 <putchar@plt>
  40f738:	b	40f73c <sqrt@plt+0xd9ac>
  40f73c:	mov	w8, #0x1                   	// #1
  40f740:	stur	w8, [x29, #-80]
  40f744:	b	40f764 <sqrt@plt+0xd9d4>
  40f748:	mov	w8, wzr
  40f74c:	mov	w0, w8
  40f750:	mov	w1, #0x1ae                 	// #430
  40f754:	adrp	x2, 428000 <_ZdlPvm@@Base+0x5948>
  40f758:	add	x2, x2, #0x3eb
  40f75c:	bl	407f78 <sqrt@plt+0x61e8>
  40f760:	b	40f764 <sqrt@plt+0xd9d4>
  40f764:	b	40f2e0 <sqrt@plt+0xd550>
  40f768:	ldur	w8, [x29, #-80]
  40f76c:	subs	w8, w8, #0x0
  40f770:	mov	w9, w8
  40f774:	ubfx	x9, x9, #0, #32
  40f778:	cmp	x9, #0x6
  40f77c:	str	x9, [sp, #8]
  40f780:	b.hi	40f838 <sqrt@plt+0xdaa8>  // b.pmore
  40f784:	adrp	x8, 428000 <_ZdlPvm@@Base+0x5948>
  40f788:	add	x8, x8, #0x28c
  40f78c:	ldr	x11, [sp, #8]
  40f790:	ldrsw	x10, [x8, x11, lsl #2]
  40f794:	add	x9, x8, x10
  40f798:	br	x9
  40f79c:	b	40f838 <sqrt@plt+0xdaa8>
  40f7a0:	mov	w0, #0xa                   	// #10
  40f7a4:	bl	401b10 <putchar@plt>
  40f7a8:	b	40f7ac <sqrt@plt+0xda1c>
  40f7ac:	b	40f838 <sqrt@plt+0xdaa8>
  40f7b0:	ldr	x8, [sp, #112]
  40f7b4:	ldr	x1, [x8]
  40f7b8:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7948>
  40f7bc:	add	x0, x0, #0x675
  40f7c0:	bl	401930 <fputs@plt>
  40f7c4:	b	40f7c8 <sqrt@plt+0xda38>
  40f7c8:	b	40f838 <sqrt@plt+0xdaa8>
  40f7cc:	ldr	x8, [sp, #112]
  40f7d0:	ldr	x1, [x8]
  40f7d4:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40f7d8:	add	x0, x0, #0x404
  40f7dc:	bl	401930 <fputs@plt>
  40f7e0:	b	40f7e4 <sqrt@plt+0xda54>
  40f7e4:	b	40f838 <sqrt@plt+0xdaa8>
  40f7e8:	ldr	x8, [sp, #112]
  40f7ec:	ldr	x1, [x8]
  40f7f0:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40f7f4:	add	x0, x0, #0x408
  40f7f8:	bl	401930 <fputs@plt>
  40f7fc:	b	40f800 <sqrt@plt+0xda70>
  40f800:	b	40f838 <sqrt@plt+0xdaa8>
  40f804:	ldr	x8, [sp, #112]
  40f808:	ldr	x1, [x8]
  40f80c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40f810:	add	x0, x0, #0x40d
  40f814:	bl	401930 <fputs@plt>
  40f818:	b	40f81c <sqrt@plt+0xda8c>
  40f81c:	b	40f838 <sqrt@plt+0xdaa8>
  40f820:	ldr	x8, [sp, #112]
  40f824:	ldr	x1, [x8]
  40f828:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40f82c:	add	x0, x0, #0x411
  40f830:	bl	401930 <fputs@plt>
  40f834:	b	40f838 <sqrt@plt+0xdaa8>
  40f838:	ldur	x8, [x29, #-16]
  40f83c:	adrp	x9, 43f000 <_Znam@GLIBCXX_3.4>
  40f840:	add	x9, x9, #0xbc0
  40f844:	ldr	x9, [x9]
  40f848:	cmp	x8, x9
  40f84c:	b.eq	40f85c <sqrt@plt+0xdacc>  // b.none
  40f850:	ldur	x0, [x29, #-16]
  40f854:	bl	4019f0 <fclose@plt>
  40f858:	b	40f85c <sqrt@plt+0xdacc>
  40f85c:	sub	x0, x29, #0x40
  40f860:	bl	422a74 <_ZdlPvm@@Base+0x3bc>
  40f864:	ldr	x28, [sp, #272]
  40f868:	ldp	x29, x30, [sp, #256]
  40f86c:	add	sp, sp, #0x120
  40f870:	ret
  40f874:	sub	x0, x29, #0x40
  40f878:	bl	422a74 <_ZdlPvm@@Base+0x3bc>
  40f87c:	ldur	x0, [x29, #-72]
  40f880:	bl	401d10 <_Unwind_Resume@plt>
  40f884:	sub	sp, sp, #0x30
  40f888:	stp	x29, x30, [sp, #32]
  40f88c:	add	x29, sp, #0x20
  40f890:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  40f894:	add	x8, x8, #0xcf8
  40f898:	adrp	x1, 428000 <_ZdlPvm@@Base+0x5948>
  40f89c:	add	x1, x1, #0x416
  40f8a0:	adrp	x9, 428000 <_ZdlPvm@@Base+0x5948>
  40f8a4:	add	x9, x9, #0x43d
  40f8a8:	stur	x0, [x29, #-8]
  40f8ac:	ldur	x0, [x29, #-8]
  40f8b0:	ldr	x2, [x8]
  40f8b4:	str	x8, [sp, #16]
  40f8b8:	str	x9, [sp, #8]
  40f8bc:	bl	4019b0 <fprintf@plt>
  40f8c0:	ldur	x8, [x29, #-8]
  40f8c4:	ldr	x9, [sp, #16]
  40f8c8:	ldr	x2, [x9]
  40f8cc:	mov	x0, x8
  40f8d0:	ldr	x1, [sp, #8]
  40f8d4:	bl	4019b0 <fprintf@plt>
  40f8d8:	ldp	x29, x30, [sp, #32]
  40f8dc:	add	sp, sp, #0x30
  40f8e0:	ret
  40f8e4:	sub	sp, sp, #0x90
  40f8e8:	stp	x29, x30, [sp, #128]
  40f8ec:	add	x29, sp, #0x80
  40f8f0:	mov	w8, #0x1                   	// #1
  40f8f4:	adrp	x9, 428000 <_ZdlPvm@@Base+0x5948>
  40f8f8:	add	x9, x9, #0x468
  40f8fc:	adrp	x10, 442000 <stderr@@GLIBC_2.17+0x2430>
  40f900:	add	x10, x10, #0xcf8
  40f904:	adrp	x11, 43f000 <_Znam@GLIBCXX_3.4>
  40f908:	add	x11, x11, #0xbd0
  40f90c:	adrp	x12, 440000 <stderr@@GLIBC_2.17+0x430>
  40f910:	add	x12, x12, #0xd8
  40f914:	adrp	x13, 440000 <stderr@@GLIBC_2.17+0x430>
  40f918:	add	x13, x13, #0xb8
  40f91c:	adrp	x14, 43f000 <_Znam@GLIBCXX_3.4>
  40f920:	add	x14, x14, #0xbc8
  40f924:	adrp	x15, 442000 <stderr@@GLIBC_2.17+0x2430>
  40f928:	add	x15, x15, #0xc70
  40f92c:	stur	wzr, [x29, #-4]
  40f930:	stur	w0, [x29, #-8]
  40f934:	stur	x1, [x29, #-16]
  40f938:	mov	w0, w8
  40f93c:	mov	x1, x9
  40f940:	str	x10, [sp, #64]
  40f944:	str	x11, [sp, #56]
  40f948:	str	x12, [sp, #48]
  40f94c:	str	x13, [sp, #40]
  40f950:	str	x14, [sp, #32]
  40f954:	str	x15, [sp, #24]
  40f958:	bl	401b60 <setlocale@plt>
  40f95c:	ldur	x9, [x29, #-16]
  40f960:	ldr	x9, [x9]
  40f964:	ldr	x10, [sp, #64]
  40f968:	str	x9, [x10]
  40f96c:	ldr	x9, [sp, #56]
  40f970:	ldr	x11, [x9]
  40f974:	mov	x0, x11
  40f978:	ldr	x1, [sp, #48]
  40f97c:	bl	401d60 <setbuf@plt>
  40f980:	stur	wzr, [x29, #-24]
  40f984:	stur	wzr, [x29, #-28]
  40f988:	ldur	w0, [x29, #-8]
  40f98c:	ldur	x1, [x29, #-16]
  40f990:	adrp	x2, 428000 <_ZdlPvm@@Base+0x5948>
  40f994:	add	x2, x2, #0x477
  40f998:	adrp	x3, 428000 <_ZdlPvm@@Base+0x5948>
  40f99c:	add	x3, x3, #0x2e0
  40f9a0:	mov	x8, xzr
  40f9a4:	mov	x4, x8
  40f9a8:	bl	422050 <sqrt@plt+0x202c0>
  40f9ac:	stur	w0, [x29, #-20]
  40f9b0:	mov	w9, #0xffffffff            	// #-1
  40f9b4:	cmp	w0, w9
  40f9b8:	b.eq	40fbf4 <sqrt@plt+0xde64>  // b.none
  40f9bc:	ldur	w8, [x29, #-20]
  40f9c0:	cmp	w8, #0x3f
  40f9c4:	str	w8, [sp, #20]
  40f9c8:	b.eq	40fbc0 <sqrt@plt+0xde30>  // b.none
  40f9cc:	b	40f9d0 <sqrt@plt+0xdc40>
  40f9d0:	ldr	w8, [sp, #20]
  40f9d4:	cmp	w8, #0x43
  40f9d8:	b.eq	40fab0 <sqrt@plt+0xdd20>  // b.none
  40f9dc:	b	40f9e0 <sqrt@plt+0xdc50>
  40f9e0:	ldr	w8, [sp, #20]
  40f9e4:	cmp	w8, #0x44
  40f9e8:	b.eq	40fac4 <sqrt@plt+0xdd34>  // b.none
  40f9ec:	b	40f9f0 <sqrt@plt+0xdc60>
  40f9f0:	ldr	w8, [sp, #20]
  40f9f4:	cmp	w8, #0x53
  40f9f8:	b.eq	40fac8 <sqrt@plt+0xdd38>  // b.none
  40f9fc:	b	40fa00 <sqrt@plt+0xdc70>
  40fa00:	ldr	w8, [sp, #20]
  40fa04:	cmp	w8, #0x54
  40fa08:	b.eq	40fac4 <sqrt@plt+0xdd34>  // b.none
  40fa0c:	b	40fa10 <sqrt@plt+0xdc80>
  40fa10:	ldr	w8, [sp, #20]
  40fa14:	cmp	w8, #0x55
  40fa18:	b.eq	40fadc <sqrt@plt+0xdd4c>  // b.none
  40fa1c:	b	40fa20 <sqrt@plt+0xdc90>
  40fa20:	ldr	w8, [sp, #20]
  40fa24:	cmp	w8, #0x63
  40fa28:	b.eq	40fb5c <sqrt@plt+0xddcc>  // b.none
  40fa2c:	b	40fa30 <sqrt@plt+0xdca0>
  40fa30:	ldr	w8, [sp, #20]
  40fa34:	cmp	w8, #0x66
  40fa38:	b.eq	40faec <sqrt@plt+0xdd5c>  // b.none
  40fa3c:	b	40fa40 <sqrt@plt+0xdcb0>
  40fa40:	ldr	w8, [sp, #20]
  40fa44:	cmp	w8, #0x6e
  40fa48:	b.eq	40fb08 <sqrt@plt+0xdd78>  // b.none
  40fa4c:	b	40fa50 <sqrt@plt+0xdcc0>
  40fa50:	ldr	w8, [sp, #20]
  40fa54:	cmp	w8, #0x70
  40fa58:	b.eq	40fb18 <sqrt@plt+0xdd88>  // b.none
  40fa5c:	b	40fa60 <sqrt@plt+0xdcd0>
  40fa60:	ldr	w8, [sp, #20]
  40fa64:	cmp	w8, #0x74
  40fa68:	b.eq	40fb4c <sqrt@plt+0xddbc>  // b.none
  40fa6c:	b	40fa70 <sqrt@plt+0xdce0>
  40fa70:	ldr	w8, [sp, #20]
  40fa74:	cmp	w8, #0x76
  40fa78:	b.eq	40fb6c <sqrt@plt+0xdddc>  // b.none
  40fa7c:	b	40fa80 <sqrt@plt+0xdcf0>
  40fa80:	ldr	w8, [sp, #20]
  40fa84:	cmp	w8, #0x78
  40fa88:	b.eq	40fb18 <sqrt@plt+0xdd88>  // b.none
  40fa8c:	b	40fa90 <sqrt@plt+0xdd00>
  40fa90:	ldr	w8, [sp, #20]
  40fa94:	cmp	w8, #0x7a
  40fa98:	b.eq	40fb90 <sqrt@plt+0xde00>  // b.none
  40fa9c:	b	40faa0 <sqrt@plt+0xdd10>
  40faa0:	ldr	w8, [sp, #20]
  40faa4:	cmp	w8, #0x100
  40faa8:	b.eq	40fba8 <sqrt@plt+0xde18>  // b.none
  40faac:	b	40fbd8 <sqrt@plt+0xde48>
  40fab0:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  40fab4:	add	x8, x8, #0xd0
  40fab8:	mov	w9, #0x1                   	// #1
  40fabc:	str	w9, [x8]
  40fac0:	b	40fbf0 <sqrt@plt+0xde60>
  40fac4:	b	40fbf0 <sqrt@plt+0xde60>
  40fac8:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  40facc:	add	x8, x8, #0xa90
  40fad0:	mov	w9, #0x1                   	// #1
  40fad4:	str	w9, [x8]
  40fad8:	b	40fbf0 <sqrt@plt+0xde60>
  40fadc:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  40fae0:	add	x8, x8, #0xa90
  40fae4:	str	wzr, [x8]
  40fae8:	b	40fbf0 <sqrt@plt+0xde60>
  40faec:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40faf0:	add	x0, x0, #0x486
  40faf4:	ldr	x1, [sp, #24]
  40faf8:	ldr	x2, [sp, #24]
  40fafc:	ldr	x3, [sp, #24]
  40fb00:	bl	420650 <sqrt@plt+0x1e8c0>
  40fb04:	b	40fbf0 <sqrt@plt+0xde60>
  40fb08:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  40fb0c:	add	x8, x8, #0xa8c
  40fb10:	str	wzr, [x8]
  40fb14:	b	40fbf0 <sqrt@plt+0xde60>
  40fb18:	ldur	w8, [x29, #-20]
  40fb1c:	sub	x9, x29, #0x30
  40fb20:	mov	x0, x9
  40fb24:	mov	w1, w8
  40fb28:	str	x9, [sp, #8]
  40fb2c:	bl	420240 <sqrt@plt+0x1e4b0>
  40fb30:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40fb34:	add	x0, x0, #0x49f
  40fb38:	ldr	x1, [sp, #8]
  40fb3c:	ldr	x2, [sp, #24]
  40fb40:	ldr	x3, [sp, #24]
  40fb44:	bl	42060c <sqrt@plt+0x1e87c>
  40fb48:	b	40fbf0 <sqrt@plt+0xde60>
  40fb4c:	ldur	w8, [x29, #-24]
  40fb50:	add	w8, w8, #0x1
  40fb54:	stur	w8, [x29, #-24]
  40fb58:	b	40fbf0 <sqrt@plt+0xde60>
  40fb5c:	ldur	w8, [x29, #-28]
  40fb60:	add	w8, w8, #0x1
  40fb64:	stur	w8, [x29, #-28]
  40fb68:	b	40fbf0 <sqrt@plt+0xde60>
  40fb6c:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  40fb70:	add	x8, x8, #0xbb8
  40fb74:	ldr	x1, [x8]
  40fb78:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40fb7c:	add	x0, x0, #0x4b6
  40fb80:	bl	401d80 <printf@plt>
  40fb84:	mov	w9, wzr
  40fb88:	mov	w0, w9
  40fb8c:	bl	401cf0 <exit@plt>
  40fb90:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  40fb94:	add	x8, x8, #0xcc
  40fb98:	ldr	w9, [x8]
  40fb9c:	add	w9, w9, #0x1
  40fba0:	str	w9, [x8]
  40fba4:	b	40fbf0 <sqrt@plt+0xde60>
  40fba8:	ldr	x8, [sp, #32]
  40fbac:	ldr	x0, [x8]
  40fbb0:	bl	40f884 <sqrt@plt+0xdaf4>
  40fbb4:	mov	w9, wzr
  40fbb8:	mov	w0, w9
  40fbbc:	bl	401cf0 <exit@plt>
  40fbc0:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  40fbc4:	add	x8, x8, #0xbd0
  40fbc8:	ldr	x0, [x8]
  40fbcc:	bl	40f884 <sqrt@plt+0xdaf4>
  40fbd0:	mov	w0, #0x1                   	// #1
  40fbd4:	bl	401cf0 <exit@plt>
  40fbd8:	mov	w8, wzr
  40fbdc:	mov	w0, w8
  40fbe0:	mov	w1, #0x25a                 	// #602
  40fbe4:	adrp	x2, 428000 <_ZdlPvm@@Base+0x5948>
  40fbe8:	add	x2, x2, #0x3eb
  40fbec:	bl	407f78 <sqrt@plt+0x61e8>
  40fbf0:	b	40f988 <sqrt@plt+0xdbf8>
  40fbf4:	bl	407cc8 <sqrt@plt+0x5f38>
  40fbf8:	ldur	w8, [x29, #-28]
  40fbfc:	cbz	w8, 40fc1c <sqrt@plt+0xde8c>
  40fc00:	bl	41fac0 <sqrt@plt+0x1dd30>
  40fc04:	ldr	x8, [sp, #40]
  40fc08:	str	x0, [x8]
  40fc0c:	adrp	x9, 43f000 <_Znam@GLIBCXX_3.4>
  40fc10:	add	x9, x9, #0xa98
  40fc14:	str	wzr, [x9]
  40fc18:	b	40fc68 <sqrt@plt+0xded8>
  40fc1c:	ldur	w8, [x29, #-24]
  40fc20:	cbz	w8, 40fc50 <sqrt@plt+0xdec0>
  40fc24:	bl	41e638 <sqrt@plt+0x1c8a8>
  40fc28:	ldr	x8, [sp, #40]
  40fc2c:	str	x0, [x8]
  40fc30:	adrp	x9, 43f000 <_Znam@GLIBCXX_3.4>
  40fc34:	add	x9, x9, #0xa94
  40fc38:	mov	w10, #0x5c                  	// #92
  40fc3c:	str	w10, [x9]
  40fc40:	adrp	x9, 43f000 <_Znam@GLIBCXX_3.4>
  40fc44:	add	x9, x9, #0xa98
  40fc48:	str	wzr, [x9]
  40fc4c:	b	40fc68 <sqrt@plt+0xded8>
  40fc50:	bl	41d3c0 <sqrt@plt+0x1b630>
  40fc54:	ldr	x8, [sp, #40]
  40fc58:	str	x0, [x8]
  40fc5c:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40fc60:	add	x0, x0, #0x4d2
  40fc64:	bl	401d80 <printf@plt>
  40fc68:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  40fc6c:	add	x8, x8, #0xa9c
  40fc70:	ldr	w9, [x8]
  40fc74:	ldur	w10, [x29, #-8]
  40fc78:	cmp	w9, w10
  40fc7c:	b.lt	40fc90 <sqrt@plt+0xdf00>  // b.tstop
  40fc80:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7948>
  40fc84:	add	x0, x0, #0x72f
  40fc88:	bl	40f158 <sqrt@plt+0xd3c8>
  40fc8c:	b	40fcdc <sqrt@plt+0xdf4c>
  40fc90:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  40fc94:	add	x8, x8, #0xa9c
  40fc98:	ldr	w9, [x8]
  40fc9c:	stur	w9, [x29, #-52]
  40fca0:	ldur	w8, [x29, #-52]
  40fca4:	ldur	w9, [x29, #-8]
  40fca8:	cmp	w8, w9
  40fcac:	b.ge	40fcdc <sqrt@plt+0xdf4c>  // b.tcont
  40fcb0:	ldur	x8, [x29, #-16]
  40fcb4:	ldursw	x9, [x29, #-52]
  40fcb8:	mov	x10, #0x8                   	// #8
  40fcbc:	mul	x9, x10, x9
  40fcc0:	add	x8, x8, x9
  40fcc4:	ldr	x0, [x8]
  40fcc8:	bl	40f158 <sqrt@plt+0xd3c8>
  40fccc:	ldur	w8, [x29, #-52]
  40fcd0:	add	w8, w8, #0x1
  40fcd4:	stur	w8, [x29, #-52]
  40fcd8:	b	40fca0 <sqrt@plt+0xdf10>
  40fcdc:	ldr	x8, [sp, #40]
  40fce0:	ldr	x9, [x8]
  40fce4:	str	x9, [sp]
  40fce8:	cbz	x9, 40fd00 <sqrt@plt+0xdf70>
  40fcec:	ldr	x8, [sp]
  40fcf0:	ldr	x9, [x8]
  40fcf4:	ldr	x9, [x9, #8]
  40fcf8:	mov	x0, x8
  40fcfc:	blr	x9
  40fd00:	ldr	x8, [sp, #32]
  40fd04:	ldr	x0, [x8]
  40fd08:	bl	401d30 <ferror@plt>
  40fd0c:	cbnz	w0, 40fd28 <sqrt@plt+0xdf98>
  40fd10:	ldr	x8, [sp, #32]
  40fd14:	ldr	x0, [x8]
  40fd18:	bl	401bf0 <fflush@plt>
  40fd1c:	cmp	w0, #0x0
  40fd20:	cset	w9, ge  // ge = tcont
  40fd24:	tbnz	w9, #0, 40fd40 <sqrt@plt+0xdfb0>
  40fd28:	adrp	x0, 428000 <_ZdlPvm@@Base+0x5948>
  40fd2c:	add	x0, x0, #0x4f3
  40fd30:	ldr	x1, [sp, #24]
  40fd34:	ldr	x2, [sp, #24]
  40fd38:	ldr	x3, [sp, #24]
  40fd3c:	bl	420650 <sqrt@plt+0x1e8c0>
  40fd40:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  40fd44:	add	x8, x8, #0xd4
  40fd48:	ldr	w0, [x8]
  40fd4c:	ldp	x29, x30, [sp, #128]
  40fd50:	add	sp, sp, #0x90
  40fd54:	ret
  40fd58:	sub	sp, sp, #0x20
  40fd5c:	stp	x29, x30, [sp, #16]
  40fd60:	add	x29, sp, #0x10
  40fd64:	str	x0, [sp, #8]
  40fd68:	ldr	x0, [sp, #8]
  40fd6c:	bl	408a10 <sqrt@plt+0x6c80>
  40fd70:	ldp	x29, x30, [sp, #16]
  40fd74:	add	sp, sp, #0x20
  40fd78:	ret
  40fd7c:	sub	sp, sp, #0x20
  40fd80:	stp	x29, x30, [sp, #16]
  40fd84:	add	x29, sp, #0x10
  40fd88:	str	x0, [sp, #8]
  40fd8c:	ldr	x8, [sp, #8]
  40fd90:	mov	x0, x8
  40fd94:	str	x8, [sp]
  40fd98:	bl	40fd58 <sqrt@plt+0xdfc8>
  40fd9c:	ldr	x0, [sp]
  40fda0:	bl	42268c <_ZdlPv@@Base>
  40fda4:	ldp	x29, x30, [sp, #16]
  40fda8:	add	sp, sp, #0x20
  40fdac:	ret
  40fdb0:	sub	sp, sp, #0x10
  40fdb4:	mov	w8, #0x1                   	// #1
  40fdb8:	fmov	d0, #1.000000000000000000e+00
  40fdbc:	str	x0, [sp, #8]
  40fdc0:	ldr	x9, [sp, #8]
  40fdc4:	str	w8, [x9]
  40fdc8:	str	d0, [x9, #16]
  40fdcc:	add	sp, sp, #0x10
  40fdd0:	ret
  40fdd4:	sub	sp, sp, #0x10
  40fdd8:	adrp	x8, 428000 <_ZdlPvm@@Base+0x5948>
  40fddc:	add	x8, x8, #0x570
  40fde0:	add	x8, x8, #0x10
  40fde4:	mov	x9, xzr
  40fde8:	fmov	d0, xzr
  40fdec:	str	x0, [sp, #8]
  40fdf0:	ldr	x10, [sp, #8]
  40fdf4:	str	x8, [x10]
  40fdf8:	str	x9, [x10, #8]
  40fdfc:	str	d0, [x10, #16]
  40fe00:	str	d0, [x10, #24]
  40fe04:	add	sp, sp, #0x10
  40fe08:	ret
  40fe0c:	sub	sp, sp, #0x20
  40fe10:	stp	x29, x30, [sp, #16]
  40fe14:	add	x29, sp, #0x10
  40fe18:	adrp	x8, 428000 <_ZdlPvm@@Base+0x5948>
  40fe1c:	add	x8, x8, #0x570
  40fe20:	add	x8, x8, #0x10
  40fe24:	str	x0, [sp, #8]
  40fe28:	ldr	x9, [sp, #8]
  40fe2c:	str	x8, [x9]
  40fe30:	ldr	x8, [x9, #8]
  40fe34:	str	x8, [sp]
  40fe38:	cbz	x8, 40fe44 <sqrt@plt+0xe0b4>
  40fe3c:	ldr	x0, [sp]
  40fe40:	bl	401c10 <_ZdaPv@plt>
  40fe44:	ldp	x29, x30, [sp, #16]
  40fe48:	add	sp, sp, #0x20
  40fe4c:	ret
  40fe50:	sub	sp, sp, #0x10
  40fe54:	str	x0, [sp, #8]
  40fe58:	brk	#0x1
  40fe5c:	sub	sp, sp, #0x20
  40fe60:	str	x0, [sp, #24]
  40fe64:	str	d0, [sp, #16]
  40fe68:	str	d1, [sp, #8]
  40fe6c:	ldr	x8, [sp, #24]
  40fe70:	ldr	x9, [sp, #16]
  40fe74:	str	x9, [x8, #24]
  40fe78:	ldr	x9, [sp, #8]
  40fe7c:	str	x9, [x8, #16]
  40fe80:	add	sp, sp, #0x20
  40fe84:	ret
  40fe88:	sub	sp, sp, #0x30
  40fe8c:	stp	x29, x30, [sp, #32]
  40fe90:	add	x29, sp, #0x20
  40fe94:	stur	x0, [x29, #-8]
  40fe98:	str	x1, [sp, #16]
  40fe9c:	ldur	x8, [x29, #-8]
  40fea0:	ldr	x9, [x8, #8]
  40fea4:	str	x8, [sp, #8]
  40fea8:	str	x9, [sp]
  40feac:	cbz	x9, 40feb8 <sqrt@plt+0xe128>
  40feb0:	ldr	x0, [sp]
  40feb4:	bl	401c10 <_ZdaPv@plt>
  40feb8:	ldr	x8, [sp, #16]
  40febc:	cbz	x8, 40fecc <sqrt@plt+0xe13c>
  40fec0:	ldr	x8, [sp, #16]
  40fec4:	ldrb	w9, [x8]
  40fec8:	cbnz	w9, 40fedc <sqrt@plt+0xe14c>
  40fecc:	mov	x8, xzr
  40fed0:	ldr	x9, [sp, #8]
  40fed4:	str	x8, [x9, #8]
  40fed8:	b	40feec <sqrt@plt+0xe15c>
  40fedc:	ldr	x0, [sp, #16]
  40fee0:	bl	4239a0 <_ZdlPvm@@Base+0x12e8>
  40fee4:	ldr	x8, [sp, #8]
  40fee8:	str	x0, [x8, #8]
  40feec:	ldp	x29, x30, [sp, #32]
  40fef0:	add	sp, sp, #0x30
  40fef4:	ret
  40fef8:	sub	sp, sp, #0x10
  40fefc:	mov	w8, wzr
  40ff00:	str	x0, [sp, #8]
  40ff04:	mov	w0, w8
  40ff08:	add	sp, sp, #0x10
  40ff0c:	ret
  40ff10:	sub	sp, sp, #0x20
  40ff14:	str	x0, [sp, #24]
  40ff18:	str	x1, [sp, #16]
  40ff1c:	str	x2, [sp, #8]
  40ff20:	add	sp, sp, #0x20
  40ff24:	ret
  40ff28:	sub	sp, sp, #0x10
  40ff2c:	str	x0, [sp, #8]
  40ff30:	add	sp, sp, #0x10
  40ff34:	ret
  40ff38:	sub	sp, sp, #0xb0
  40ff3c:	stp	x29, x30, [sp, #160]
  40ff40:	add	x29, sp, #0xa0
  40ff44:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  40ff48:	add	x8, x8, #0xc70
  40ff4c:	stur	x0, [x29, #-16]
  40ff50:	stur	d0, [x29, #-24]
  40ff54:	stur	x1, [x29, #-32]
  40ff58:	stur	x2, [x29, #-40]
  40ff5c:	ldur	x9, [x29, #-16]
  40ff60:	ldur	x0, [x29, #-40]
  40ff64:	ldur	x1, [x29, #-32]
  40ff68:	str	x8, [sp, #40]
  40ff6c:	str	x9, [sp, #32]
  40ff70:	bl	4101ec <sqrt@plt+0xe45c>
  40ff74:	stur	d0, [x29, #-56]
  40ff78:	stur	d1, [x29, #-48]
  40ff7c:	ldr	x8, [sp, #32]
  40ff80:	ldr	d0, [x8, #24]
  40ff84:	fcmp	d0, #0.0
  40ff88:	cset	w10, ne  // ne = any
  40ff8c:	tbnz	w10, #0, 40ffa8 <sqrt@plt+0xe218>
  40ff90:	ldr	x8, [sp, #32]
  40ff94:	ldr	d0, [x8, #16]
  40ff98:	fcmp	d0, #0.0
  40ff9c:	cset	w9, ne  // ne = any
  40ffa0:	tbnz	w9, #0, 40ffa8 <sqrt@plt+0xe218>
  40ffa4:	b	4100c0 <sqrt@plt+0xe330>
  40ffa8:	fmov	d0, xzr
  40ffac:	stur	d0, [x29, #-24]
  40ffb0:	ldr	x8, [sp, #32]
  40ffb4:	ldr	d0, [x8, #24]
  40ffb8:	fcmp	d0, #0.0
  40ffbc:	cset	w9, ne  // ne = any
  40ffc0:	tbnz	w9, #0, 40ffc8 <sqrt@plt+0xe238>
  40ffc4:	b	41000c <sqrt@plt+0xe27c>
  40ffc8:	ldur	d0, [x29, #-56]
  40ffcc:	fcmp	d0, #0.0
  40ffd0:	cset	w8, eq  // eq = none
  40ffd4:	tbnz	w8, #0, 40ffdc <sqrt@plt+0xe24c>
  40ffd8:	b	40fff8 <sqrt@plt+0xe268>
  40ffdc:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6948>
  40ffe0:	add	x0, x0, #0x658
  40ffe4:	ldr	x1, [sp, #40]
  40ffe8:	ldr	x2, [sp, #40]
  40ffec:	ldr	x3, [sp, #40]
  40fff0:	bl	420560 <sqrt@plt+0x1e7d0>
  40fff4:	b	41000c <sqrt@plt+0xe27c>
  40fff8:	ldur	d0, [x29, #-56]
  40fffc:	ldr	x8, [sp, #32]
  410000:	ldr	d1, [x8, #24]
  410004:	fdiv	d0, d0, d1
  410008:	stur	d0, [x29, #-24]
  41000c:	ldr	x8, [sp, #32]
  410010:	ldr	d0, [x8, #16]
  410014:	fcmp	d0, #0.0
  410018:	cset	w9, ne  // ne = any
  41001c:	tbnz	w9, #0, 410024 <sqrt@plt+0xe294>
  410020:	b	410088 <sqrt@plt+0xe2f8>
  410024:	ldur	d0, [x29, #-48]
  410028:	fcmp	d0, #0.0
  41002c:	cset	w8, eq  // eq = none
  410030:	tbnz	w8, #0, 410038 <sqrt@plt+0xe2a8>
  410034:	b	410054 <sqrt@plt+0xe2c4>
  410038:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6948>
  41003c:	add	x0, x0, #0x684
  410040:	ldr	x1, [sp, #40]
  410044:	ldr	x2, [sp, #40]
  410048:	ldr	x3, [sp, #40]
  41004c:	bl	420560 <sqrt@plt+0x1e7d0>
  410050:	b	410088 <sqrt@plt+0xe2f8>
  410054:	ldur	d0, [x29, #-48]
  410058:	ldr	x8, [sp, #32]
  41005c:	ldr	d1, [x8, #16]
  410060:	fdiv	d0, d0, d1
  410064:	stur	d0, [x29, #-64]
  410068:	ldur	d0, [x29, #-64]
  41006c:	ldur	d1, [x29, #-24]
  410070:	fcmp	d0, d1
  410074:	cset	w9, gt
  410078:	tbnz	w9, #0, 410080 <sqrt@plt+0xe2f0>
  41007c:	b	410088 <sqrt@plt+0xe2f8>
  410080:	ldur	x8, [x29, #-64]
  410084:	stur	x8, [x29, #-24]
  410088:	ldur	d0, [x29, #-24]
  41008c:	fcmp	d0, #0.0
  410090:	cset	w8, eq  // eq = none
  410094:	tbnz	w8, #0, 41009c <sqrt@plt+0xe30c>
  410098:	b	4100a8 <sqrt@plt+0xe318>
  41009c:	fmov	d0, #1.000000000000000000e+00
  4100a0:	str	d0, [sp, #24]
  4100a4:	b	4100b4 <sqrt@plt+0xe324>
  4100a8:	ldur	x8, [x29, #-24]
  4100ac:	fmov	d0, x8
  4100b0:	str	d0, [sp, #24]
  4100b4:	ldr	d0, [sp, #24]
  4100b8:	stur	d0, [x29, #-8]
  4100bc:	b	4101dc <sqrt@plt+0xe44c>
  4100c0:	ldur	d0, [x29, #-24]
  4100c4:	fcmp	d0, #0.0
  4100c8:	cset	w8, ls  // ls = plast
  4100cc:	tbnz	w8, #0, 4100d4 <sqrt@plt+0xe344>
  4100d0:	b	4100dc <sqrt@plt+0xe34c>
  4100d4:	fmov	d0, #1.000000000000000000e+00
  4100d8:	stur	d0, [x29, #-24]
  4100dc:	ldur	d0, [x29, #-24]
  4100e0:	sub	x0, x29, #0x38
  4100e4:	bl	410250 <sqrt@plt+0xe4c0>
  4100e8:	str	d0, [sp, #80]
  4100ec:	str	d1, [sp, #88]
  4100f0:	add	x1, sp, #0x48
  4100f4:	fmov	d0, xzr
  4100f8:	str	d0, [sp, #72]
  4100fc:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  410100:	add	x0, x0, #0x6f1
  410104:	str	d0, [sp, #16]
  410108:	bl	407724 <sqrt@plt+0x5994>
  41010c:	add	x1, sp, #0x40
  410110:	ldr	d0, [sp, #16]
  410114:	str	d0, [sp, #64]
  410118:	adrp	x8, 427000 <_ZdlPvm@@Base+0x4948>
  41011c:	add	x8, x8, #0x6fa
  410120:	mov	x0, x8
  410124:	bl	407724 <sqrt@plt+0x5994>
  410128:	ldr	d0, [sp, #72]
  41012c:	fcmp	d0, #0.0
  410130:	cset	w9, gt
  410134:	tbnz	w9, #0, 41013c <sqrt@plt+0xe3ac>
  410138:	b	410150 <sqrt@plt+0xe3c0>
  41013c:	ldr	d0, [sp, #80]
  410140:	ldr	d1, [sp, #72]
  410144:	fcmp	d0, d1
  410148:	cset	w8, gt
  41014c:	tbnz	w8, #0, 41017c <sqrt@plt+0xe3ec>
  410150:	ldr	d0, [sp, #64]
  410154:	fcmp	d0, #0.0
  410158:	cset	w8, gt
  41015c:	tbnz	w8, #0, 410164 <sqrt@plt+0xe3d4>
  410160:	b	4101d4 <sqrt@plt+0xe444>
  410164:	ldr	d0, [sp, #88]
  410168:	ldr	d1, [sp, #64]
  41016c:	fcmp	d0, d1
  410170:	cset	w8, gt
  410174:	tbnz	w8, #0, 41017c <sqrt@plt+0xe3ec>
  410178:	b	4101d4 <sqrt@plt+0xe444>
  41017c:	ldur	d0, [x29, #-56]
  410180:	ldr	d1, [sp, #72]
  410184:	fdiv	d0, d0, d1
  410188:	str	d0, [sp, #56]
  41018c:	ldur	d0, [x29, #-48]
  410190:	ldr	d1, [sp, #64]
  410194:	fdiv	d0, d0, d1
  410198:	str	d0, [sp, #48]
  41019c:	ldr	d0, [sp, #56]
  4101a0:	ldr	d1, [sp, #48]
  4101a4:	fcmp	d0, d1
  4101a8:	cset	w8, gt
  4101ac:	tbnz	w8, #0, 4101b4 <sqrt@plt+0xe424>
  4101b0:	b	4101c0 <sqrt@plt+0xe430>
  4101b4:	ldr	x8, [sp, #56]
  4101b8:	str	x8, [sp, #8]
  4101bc:	b	4101c8 <sqrt@plt+0xe438>
  4101c0:	ldr	x8, [sp, #48]
  4101c4:	str	x8, [sp, #8]
  4101c8:	ldr	x8, [sp, #8]
  4101cc:	stur	x8, [x29, #-8]
  4101d0:	b	4101dc <sqrt@plt+0xe44c>
  4101d4:	ldur	x8, [x29, #-24]
  4101d8:	stur	x8, [x29, #-8]
  4101dc:	ldur	d0, [x29, #-8]
  4101e0:	ldp	x29, x30, [sp, #160]
  4101e4:	add	sp, sp, #0xb0
  4101e8:	ret
  4101ec:	sub	sp, sp, #0x30
  4101f0:	stp	x29, x30, [sp, #32]
  4101f4:	add	x29, sp, #0x20
  4101f8:	adrp	x8, 410000 <sqrt@plt+0xe270>
  4101fc:	add	x8, x8, #0x354
  410200:	add	x9, sp, #0x10
  410204:	str	x0, [sp, #8]
  410208:	str	x1, [sp]
  41020c:	ldr	x10, [sp, #8]
  410210:	ldr	d0, [x10]
  410214:	ldr	x10, [sp]
  410218:	ldr	d1, [x10]
  41021c:	fsub	d0, d0, d1
  410220:	ldr	x10, [sp, #8]
  410224:	ldr	d1, [x10, #8]
  410228:	ldr	x10, [sp]
  41022c:	ldr	d2, [x10, #8]
  410230:	fsub	d1, d1, d2
  410234:	mov	x0, x9
  410238:	blr	x8
  41023c:	ldr	d0, [sp, #16]
  410240:	ldr	d1, [sp, #24]
  410244:	ldp	x29, x30, [sp, #32]
  410248:	add	sp, sp, #0x30
  41024c:	ret
  410250:	sub	sp, sp, #0x30
  410254:	stp	x29, x30, [sp, #32]
  410258:	add	x29, sp, #0x20
  41025c:	adrp	x8, 410000 <sqrt@plt+0xe270>
  410260:	add	x8, x8, #0x354
  410264:	add	x9, sp, #0x10
  410268:	str	x0, [sp, #8]
  41026c:	str	d0, [sp]
  410270:	ldr	x10, [sp, #8]
  410274:	ldr	d0, [x10]
  410278:	ldr	d1, [sp]
  41027c:	fdiv	d0, d0, d1
  410280:	ldr	x10, [sp, #8]
  410284:	ldr	d1, [x10, #8]
  410288:	ldr	d2, [sp]
  41028c:	fdiv	d1, d1, d2
  410290:	mov	x0, x9
  410294:	blr	x8
  410298:	ldr	d0, [sp, #16]
  41029c:	ldr	d1, [sp, #24]
  4102a0:	ldp	x29, x30, [sp, #32]
  4102a4:	add	sp, sp, #0x30
  4102a8:	ret
  4102ac:	sub	sp, sp, #0x40
  4102b0:	stp	x29, x30, [sp, #48]
  4102b4:	add	x29, sp, #0x30
  4102b8:	stur	x0, [x29, #-8]
  4102bc:	stur	x1, [x29, #-16]
  4102c0:	ldur	x8, [x29, #-8]
  4102c4:	ldur	x9, [x29, #-16]
  4102c8:	ldr	x9, [x9]
  4102cc:	str	x8, [sp]
  4102d0:	cbz	x9, 41030c <sqrt@plt+0xe57c>
  4102d4:	ldur	x8, [x29, #-16]
  4102d8:	ldr	x8, [x8]
  4102dc:	str	x8, [sp, #24]
  4102e0:	ldr	x8, [sp, #24]
  4102e4:	ldr	x9, [x8]
  4102e8:	ldr	x9, [x9, #16]
  4102ec:	mov	x0, x8
  4102f0:	blr	x9
  4102f4:	str	d0, [sp, #8]
  4102f8:	str	d1, [sp, #16]
  4102fc:	ldur	q2, [sp, #8]
  410300:	ldr	x8, [sp]
  410304:	str	q2, [x8]
  410308:	b	410328 <sqrt@plt+0xe598>
  41030c:	ldur	x8, [x29, #-16]
  410310:	ldr	x8, [x8, #8]
  410314:	ldr	x9, [sp]
  410318:	str	x8, [x9]
  41031c:	ldur	x8, [x29, #-16]
  410320:	ldr	x8, [x8, #16]
  410324:	str	x8, [x9, #8]
  410328:	ldp	x29, x30, [sp, #48]
  41032c:	add	sp, sp, #0x40
  410330:	ret
  410334:	sub	sp, sp, #0x10
  410338:	fmov	d0, xzr
  41033c:	str	x0, [sp, #8]
  410340:	ldr	x8, [sp, #8]
  410344:	str	d0, [x8]
  410348:	str	d0, [x8, #8]
  41034c:	add	sp, sp, #0x10
  410350:	ret
  410354:	sub	sp, sp, #0x20
  410358:	str	x0, [sp, #24]
  41035c:	str	d0, [sp, #16]
  410360:	str	d1, [sp, #8]
  410364:	ldr	x8, [sp, #24]
  410368:	ldr	x9, [sp, #16]
  41036c:	str	x9, [x8]
  410370:	ldr	x9, [sp, #8]
  410374:	str	x9, [x8, #8]
  410378:	add	sp, sp, #0x20
  41037c:	ret
  410380:	sub	sp, sp, #0x20
  410384:	str	x0, [sp, #24]
  410388:	str	x1, [sp, #16]
  41038c:	ldr	x8, [sp, #24]
  410390:	ldr	d0, [x8]
  410394:	ldr	x8, [sp, #16]
  410398:	ldr	d1, [x8]
  41039c:	fcmp	d0, d1
  4103a0:	cset	w9, eq  // eq = none
  4103a4:	mov	w10, #0x0                   	// #0
  4103a8:	str	w10, [sp, #12]
  4103ac:	tbnz	w9, #0, 4103b4 <sqrt@plt+0xe624>
  4103b0:	b	4103d0 <sqrt@plt+0xe640>
  4103b4:	ldr	x8, [sp, #24]
  4103b8:	ldr	d0, [x8, #8]
  4103bc:	ldr	x8, [sp, #16]
  4103c0:	ldr	d1, [x8, #8]
  4103c4:	fcmp	d0, d1
  4103c8:	cset	w9, eq  // eq = none
  4103cc:	str	w9, [sp, #12]
  4103d0:	ldr	w8, [sp, #12]
  4103d4:	and	w0, w8, #0x1
  4103d8:	add	sp, sp, #0x20
  4103dc:	ret
  4103e0:	sub	sp, sp, #0x20
  4103e4:	str	x0, [sp, #24]
  4103e8:	str	x1, [sp, #16]
  4103ec:	ldr	x8, [sp, #24]
  4103f0:	ldr	d0, [x8]
  4103f4:	ldr	x8, [sp, #16]
  4103f8:	ldr	d1, [x8]
  4103fc:	fcmp	d0, d1
  410400:	cset	w9, ne  // ne = any
  410404:	mov	w10, #0x1                   	// #1
  410408:	str	w10, [sp, #12]
  41040c:	tbnz	w9, #0, 41042c <sqrt@plt+0xe69c>
  410410:	ldr	x8, [sp, #24]
  410414:	ldr	d0, [x8, #8]
  410418:	ldr	x8, [sp, #16]
  41041c:	ldr	d1, [x8, #8]
  410420:	fcmp	d0, d1
  410424:	cset	w9, ne  // ne = any
  410428:	str	w9, [sp, #12]
  41042c:	ldr	w8, [sp, #12]
  410430:	and	w0, w8, #0x1
  410434:	add	sp, sp, #0x20
  410438:	ret
  41043c:	sub	sp, sp, #0x10
  410440:	str	x0, [sp, #8]
  410444:	str	x1, [sp]
  410448:	ldr	x8, [sp, #8]
  41044c:	ldr	x9, [sp]
  410450:	ldr	d0, [x9]
  410454:	ldr	d1, [x8]
  410458:	fadd	d0, d1, d0
  41045c:	str	d0, [x8]
  410460:	ldr	x9, [sp]
  410464:	ldr	d0, [x9, #8]
  410468:	ldr	d1, [x8, #8]
  41046c:	fadd	d0, d1, d0
  410470:	str	d0, [x8, #8]
  410474:	mov	x0, x8
  410478:	add	sp, sp, #0x10
  41047c:	ret
  410480:	sub	sp, sp, #0x10
  410484:	str	x0, [sp, #8]
  410488:	str	x1, [sp]
  41048c:	ldr	x8, [sp, #8]
  410490:	ldr	x9, [sp]
  410494:	ldr	d0, [x9]
  410498:	ldr	d1, [x8]
  41049c:	fsub	d0, d1, d0
  4104a0:	str	d0, [x8]
  4104a4:	ldr	x9, [sp]
  4104a8:	ldr	d0, [x9, #8]
  4104ac:	ldr	d1, [x8, #8]
  4104b0:	fsub	d0, d1, d0
  4104b4:	str	d0, [x8, #8]
  4104b8:	mov	x0, x8
  4104bc:	add	sp, sp, #0x10
  4104c0:	ret
  4104c4:	sub	sp, sp, #0x10
  4104c8:	str	x0, [sp, #8]
  4104cc:	str	d0, [sp]
  4104d0:	ldr	x8, [sp, #8]
  4104d4:	ldr	d0, [sp]
  4104d8:	ldr	d1, [x8]
  4104dc:	fmul	d0, d1, d0
  4104e0:	str	d0, [x8]
  4104e4:	ldr	d0, [sp]
  4104e8:	ldr	d1, [x8, #8]
  4104ec:	fmul	d0, d1, d0
  4104f0:	str	d0, [x8, #8]
  4104f4:	mov	x0, x8
  4104f8:	add	sp, sp, #0x10
  4104fc:	ret
  410500:	sub	sp, sp, #0x10
  410504:	str	x0, [sp, #8]
  410508:	str	d0, [sp]
  41050c:	ldr	x8, [sp, #8]
  410510:	ldr	d0, [sp]
  410514:	ldr	d1, [x8]
  410518:	fdiv	d0, d1, d0
  41051c:	str	d0, [x8]
  410520:	ldr	d0, [sp]
  410524:	ldr	d1, [x8, #8]
  410528:	fdiv	d0, d1, d0
  41052c:	str	d0, [x8, #8]
  410530:	mov	x0, x8
  410534:	add	sp, sp, #0x10
  410538:	ret
  41053c:	sub	sp, sp, #0x30
  410540:	stp	x29, x30, [sp, #32]
  410544:	add	x29, sp, #0x20
  410548:	adrp	x8, 410000 <sqrt@plt+0xe270>
  41054c:	add	x8, x8, #0x354
  410550:	add	x9, sp, #0x10
  410554:	str	x0, [sp, #8]
  410558:	ldr	x10, [sp, #8]
  41055c:	ldr	d0, [x10]
  410560:	fneg	d0, d0
  410564:	ldr	x10, [sp, #8]
  410568:	ldr	d1, [x10, #8]
  41056c:	fneg	d1, d1
  410570:	mov	x0, x9
  410574:	blr	x8
  410578:	ldr	d0, [sp, #16]
  41057c:	ldr	d1, [sp, #24]
  410580:	ldp	x29, x30, [sp, #32]
  410584:	add	sp, sp, #0x30
  410588:	ret
  41058c:	sub	sp, sp, #0x30
  410590:	stp	x29, x30, [sp, #32]
  410594:	add	x29, sp, #0x20
  410598:	adrp	x8, 410000 <sqrt@plt+0xe270>
  41059c:	add	x8, x8, #0x354
  4105a0:	add	x9, sp, #0x10
  4105a4:	str	x0, [sp, #8]
  4105a8:	str	x1, [sp]
  4105ac:	ldr	x10, [sp, #8]
  4105b0:	ldr	d0, [x10]
  4105b4:	ldr	x10, [sp]
  4105b8:	ldr	d1, [x10]
  4105bc:	fadd	d0, d0, d1
  4105c0:	ldr	x10, [sp, #8]
  4105c4:	ldr	d1, [x10, #8]
  4105c8:	ldr	x10, [sp]
  4105cc:	ldr	d2, [x10, #8]
  4105d0:	fadd	d1, d1, d2
  4105d4:	mov	x0, x9
  4105d8:	blr	x8
  4105dc:	ldr	d0, [sp, #16]
  4105e0:	ldr	d1, [sp, #24]
  4105e4:	ldp	x29, x30, [sp, #32]
  4105e8:	add	sp, sp, #0x30
  4105ec:	ret
  4105f0:	sub	sp, sp, #0x30
  4105f4:	stp	x29, x30, [sp, #32]
  4105f8:	add	x29, sp, #0x20
  4105fc:	adrp	x8, 410000 <sqrt@plt+0xe270>
  410600:	add	x8, x8, #0x354
  410604:	add	x9, sp, #0x10
  410608:	str	x0, [sp, #8]
  41060c:	str	d0, [sp]
  410610:	ldr	x10, [sp, #8]
  410614:	ldr	d0, [x10]
  410618:	ldr	d1, [sp]
  41061c:	fmul	d0, d0, d1
  410620:	ldr	x10, [sp, #8]
  410624:	ldr	d1, [x10, #8]
  410628:	ldr	d2, [sp]
  41062c:	fmul	d1, d1, d2
  410630:	mov	x0, x9
  410634:	blr	x8
  410638:	ldr	d0, [sp, #16]
  41063c:	ldr	d1, [sp, #24]
  410640:	ldp	x29, x30, [sp, #32]
  410644:	add	sp, sp, #0x30
  410648:	ret
  41064c:	sub	sp, sp, #0x10
  410650:	str	x0, [sp, #8]
  410654:	str	x1, [sp]
  410658:	ldr	x8, [sp, #8]
  41065c:	ldr	d0, [x8]
  410660:	ldr	x8, [sp]
  410664:	ldr	d1, [x8]
  410668:	fmul	d0, d0, d1
  41066c:	ldr	x8, [sp, #8]
  410670:	ldr	d1, [x8, #8]
  410674:	ldr	x8, [sp]
  410678:	ldr	d2, [x8, #8]
  41067c:	fmul	d1, d1, d2
  410680:	fadd	d0, d0, d1
  410684:	add	sp, sp, #0x10
  410688:	ret
  41068c:	sub	sp, sp, #0x20
  410690:	stp	x29, x30, [sp, #16]
  410694:	add	x29, sp, #0x10
  410698:	str	x0, [sp, #8]
  41069c:	ldr	x8, [sp, #8]
  4106a0:	ldr	d0, [x8]
  4106a4:	ldr	x8, [sp, #8]
  4106a8:	ldr	d1, [x8, #8]
  4106ac:	bl	4221a4 <sqrt@plt+0x20414>
  4106b0:	ldp	x29, x30, [sp, #16]
  4106b4:	add	sp, sp, #0x20
  4106b8:	ret
  4106bc:	sub	sp, sp, #0x1c0
  4106c0:	stp	x29, x30, [sp, #416]
  4106c4:	str	x28, [sp, #432]
  4106c8:	add	x29, sp, #0x1a0
  4106cc:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  4106d0:	add	x8, x8, #0xb8
  4106d4:	adrp	x9, 442000 <stderr@@GLIBC_2.17+0x2430>
  4106d8:	add	x9, x9, #0xc70
  4106dc:	stur	x0, [x29, #-8]
  4106e0:	stur	x1, [x29, #-16]
  4106e4:	stur	x2, [x29, #-24]
  4106e8:	stur	x3, [x29, #-32]
  4106ec:	stur	x4, [x29, #-40]
  4106f0:	ldur	x0, [x29, #-16]
  4106f4:	str	x8, [sp, #120]
  4106f8:	str	x9, [sp, #112]
  4106fc:	bl	41068c <sqrt@plt+0xe8fc>
  410700:	stur	d0, [x29, #-48]
  410704:	ldur	d0, [x29, #-48]
  410708:	fcmp	d0, #0.0
  41070c:	cset	w10, eq  // eq = none
  410710:	tbnz	w10, #0, 410718 <sqrt@plt+0xe988>
  410714:	b	410734 <sqrt@plt+0xe9a4>
  410718:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6948>
  41071c:	add	x0, x0, #0x6b2
  410720:	ldr	x1, [sp, #112]
  410724:	ldr	x2, [sp, #112]
  410728:	ldr	x3, [sp, #112]
  41072c:	bl	420560 <sqrt@plt+0x1e7d0>
  410730:	b	4109e0 <sqrt@plt+0xec50>
  410734:	ldur	x0, [x29, #-16]
  410738:	bl	41053c <sqrt@plt+0xe7ac>
  41073c:	sub	x0, x29, #0x40
  410740:	stur	d0, [x29, #-64]
  410744:	stur	d1, [x29, #-56]
  410748:	ldur	x8, [x29, #-24]
  41074c:	ldr	d0, [x8]
  410750:	ldur	d1, [x29, #-48]
  410754:	fdiv	d0, d0, d1
  410758:	bl	4104c4 <sqrt@plt+0xe734>
  41075c:	ldur	x8, [x29, #-16]
  410760:	ldr	d0, [x8, #8]
  410764:	ldur	x8, [x29, #-16]
  410768:	ldr	d1, [x8]
  41076c:	fneg	d1, d1
  410770:	sub	x8, x29, #0x50
  410774:	mov	x0, x8
  410778:	adrp	x9, 410000 <sqrt@plt+0xe270>
  41077c:	add	x9, x9, #0x354
  410780:	str	x8, [sp, #104]
  410784:	blr	x9
  410788:	ldur	x8, [x29, #-24]
  41078c:	ldr	d0, [x8, #8]
  410790:	ldur	d1, [x29, #-48]
  410794:	fmov	d2, #2.000000000000000000e+00
  410798:	fmul	d1, d1, d2
  41079c:	fdiv	d0, d0, d1
  4107a0:	ldr	x0, [sp, #104]
  4107a4:	bl	4104c4 <sqrt@plt+0xe734>
  4107a8:	ldur	x8, [x29, #-32]
  4107ac:	ldr	q3, [x8]
  4107b0:	stur	q3, [x29, #-112]
  4107b4:	ldr	x8, [x8, #16]
  4107b8:	stur	x8, [x29, #-96]
  4107bc:	mov	w10, #0x1                   	// #1
  4107c0:	stur	w10, [x29, #-112]
  4107c4:	ldur	x8, [x29, #-24]
  4107c8:	ldr	w10, [x8, #16]
  4107cc:	cbz	w10, 410910 <sqrt@plt+0xeb80>
  4107d0:	ldr	x8, [sp, #120]
  4107d4:	ldr	x9, [x8]
  4107d8:	ldr	x10, [x9]
  4107dc:	ldr	x10, [x10, #144]
  4107e0:	mov	x0, x9
  4107e4:	blr	x10
  4107e8:	cbz	w0, 410910 <sqrt@plt+0xeb80>
  4107ec:	sub	x8, x29, #0xa0
  4107f0:	add	x9, x8, #0x30
  4107f4:	str	x9, [sp, #96]
  4107f8:	str	x8, [sp, #88]
  4107fc:	ldr	x8, [sp, #88]
  410800:	mov	x0, x8
  410804:	adrp	x9, 410000 <sqrt@plt+0xe270>
  410808:	add	x9, x9, #0x334
  41080c:	str	x8, [sp, #80]
  410810:	blr	x9
  410814:	ldr	x8, [sp, #80]
  410818:	add	x9, x8, #0x10
  41081c:	ldr	x10, [sp, #96]
  410820:	cmp	x9, x10
  410824:	str	x9, [sp, #88]
  410828:	b.ne	4107fc <sqrt@plt+0xea6c>  // b.any
  41082c:	ldur	x8, [x29, #-8]
  410830:	ldr	q0, [x8]
  410834:	sub	x1, x29, #0xa0
  410838:	stur	q0, [x29, #-160]
  41083c:	ldur	x0, [x29, #-8]
  410840:	sub	x8, x29, #0x40
  410844:	str	x1, [sp, #72]
  410848:	mov	x1, x8
  41084c:	str	x8, [sp, #64]
  410850:	bl	41058c <sqrt@plt+0xe7fc>
  410854:	sub	x0, x29, #0xc0
  410858:	stur	d0, [x29, #-192]
  41085c:	stur	d1, [x29, #-184]
  410860:	sub	x8, x29, #0x50
  410864:	mov	x1, x8
  410868:	str	x8, [sp, #56]
  41086c:	bl	41058c <sqrt@plt+0xe7fc>
  410870:	stur	d0, [x29, #-176]
  410874:	stur	d1, [x29, #-168]
  410878:	ldur	q2, [x29, #-176]
  41087c:	stur	q2, [x29, #-144]
  410880:	ldur	x0, [x29, #-8]
  410884:	ldr	x1, [sp, #64]
  410888:	bl	41058c <sqrt@plt+0xe7fc>
  41088c:	add	x0, sp, #0xc0
  410890:	str	d0, [sp, #192]
  410894:	str	d1, [sp, #200]
  410898:	ldr	x1, [sp, #56]
  41089c:	bl	4101ec <sqrt@plt+0xe45c>
  4108a0:	str	d0, [sp, #208]
  4108a4:	str	d1, [sp, #216]
  4108a8:	ldr	q2, [sp, #208]
  4108ac:	stur	q2, [x29, #-128]
  4108b0:	ldr	x8, [sp, #120]
  4108b4:	ldr	x9, [x8]
  4108b8:	ldur	x1, [x29, #-40]
  4108bc:	ldur	x2, [x29, #-40]
  4108c0:	ldr	x10, [x9]
  4108c4:	ldr	x10, [x10, #112]
  4108c8:	mov	x0, x9
  4108cc:	blr	x10
  4108d0:	sub	x3, x29, #0x70
  4108d4:	mov	x8, #0x9999999999999999    	// #-7378697629483820647
  4108d8:	movk	x8, #0x999a
  4108dc:	movk	x8, #0x3fb9, lsl #48
  4108e0:	fmov	d0, x8
  4108e4:	stur	d0, [x29, #-96]
  4108e8:	ldr	x8, [sp, #120]
  4108ec:	ldr	x9, [x8]
  4108f0:	ldr	x10, [x9]
  4108f4:	ldr	x10, [x10, #56]
  4108f8:	mov	x0, x9
  4108fc:	ldr	x1, [sp, #72]
  410900:	mov	w2, #0x3                   	// #3
  410904:	fmov	d0, #1.000000000000000000e+00
  410908:	blr	x10
  41090c:	b	4109e0 <sqrt@plt+0xec50>
  410910:	ldr	x8, [sp, #120]
  410914:	ldr	x9, [x8]
  410918:	ldur	x0, [x29, #-8]
  41091c:	sub	x10, x29, #0x40
  410920:	mov	x1, x10
  410924:	str	x9, [sp, #48]
  410928:	str	x10, [sp, #40]
  41092c:	bl	41058c <sqrt@plt+0xe7fc>
  410930:	add	x0, sp, #0xa0
  410934:	str	d0, [sp, #160]
  410938:	str	d1, [sp, #168]
  41093c:	sub	x8, x29, #0x50
  410940:	mov	x1, x8
  410944:	str	x8, [sp, #32]
  410948:	bl	4101ec <sqrt@plt+0xe45c>
  41094c:	add	x1, sp, #0xb0
  410950:	str	d0, [sp, #176]
  410954:	str	d1, [sp, #184]
  410958:	ldur	x2, [x29, #-8]
  41095c:	ldr	x8, [sp, #48]
  410960:	ldr	x9, [x8]
  410964:	ldr	x9, [x9, #48]
  410968:	mov	x0, x8
  41096c:	mov	w11, #0x1                   	// #1
  410970:	mov	w3, w11
  410974:	sub	x10, x29, #0x70
  410978:	mov	x4, x10
  41097c:	str	w11, [sp, #28]
  410980:	str	x10, [sp, #16]
  410984:	blr	x9
  410988:	ldr	x8, [sp, #120]
  41098c:	ldr	x9, [x8]
  410990:	ldur	x0, [x29, #-8]
  410994:	ldr	x1, [sp, #40]
  410998:	str	x9, [sp, #8]
  41099c:	bl	41058c <sqrt@plt+0xe7fc>
  4109a0:	add	x0, sp, #0x80
  4109a4:	str	d0, [sp, #128]
  4109a8:	str	d1, [sp, #136]
  4109ac:	ldr	x1, [sp, #32]
  4109b0:	bl	41058c <sqrt@plt+0xe7fc>
  4109b4:	add	x1, sp, #0x90
  4109b8:	str	d0, [sp, #144]
  4109bc:	str	d1, [sp, #152]
  4109c0:	ldur	x2, [x29, #-8]
  4109c4:	ldr	x8, [sp, #8]
  4109c8:	ldr	x9, [x8]
  4109cc:	ldr	x9, [x9, #48]
  4109d0:	mov	x0, x8
  4109d4:	ldr	w3, [sp, #28]
  4109d8:	ldr	x4, [sp, #16]
  4109dc:	blr	x9
  4109e0:	ldr	x28, [sp, #432]
  4109e4:	ldp	x29, x30, [sp, #416]
  4109e8:	add	sp, sp, #0x1c0
  4109ec:	ret
  4109f0:	sub	sp, sp, #0x10
  4109f4:	adrp	x8, 428000 <_ZdlPvm@@Base+0x5948>
  4109f8:	add	x8, x8, #0x628
  4109fc:	add	x8, x8, #0x10
  410a00:	mov	x9, xzr
  410a04:	str	x0, [sp, #8]
  410a08:	ldr	x10, [sp, #8]
  410a0c:	str	x8, [x10]
  410a10:	str	x9, [x10, #8]
  410a14:	str	x9, [x10, #16]
  410a18:	add	sp, sp, #0x10
  410a1c:	ret
  410a20:	sub	sp, sp, #0x10
  410a24:	str	x0, [sp, #8]
  410a28:	add	sp, sp, #0x10
  410a2c:	ret
  410a30:	sub	sp, sp, #0x10
  410a34:	str	x0, [sp, #8]
  410a38:	brk	#0x1
  410a3c:	sub	sp, sp, #0x10
  410a40:	str	x0, [sp, #8]
  410a44:	str	x1, [sp]
  410a48:	add	sp, sp, #0x10
  410a4c:	ret
  410a50:	sub	sp, sp, #0x10
  410a54:	str	x0, [sp, #8]
  410a58:	add	sp, sp, #0x10
  410a5c:	ret
  410a60:	sub	sp, sp, #0x10
  410a64:	str	x0, [sp, #8]
  410a68:	add	sp, sp, #0x10
  410a6c:	ret
  410a70:	sub	sp, sp, #0x10
  410a74:	mov	w8, wzr
  410a78:	str	x0, [sp, #8]
  410a7c:	mov	w0, w8
  410a80:	add	sp, sp, #0x10
  410a84:	ret
  410a88:	sub	sp, sp, #0x30
  410a8c:	stp	x29, x30, [sp, #32]
  410a90:	add	x29, sp, #0x20
  410a94:	mov	w8, #0x1                   	// #1
  410a98:	adrp	x9, 410000 <sqrt@plt+0xe270>
  410a9c:	add	x9, x9, #0x334
  410aa0:	stur	x0, [x29, #-8]
  410aa4:	ldur	x10, [x29, #-8]
  410aa8:	str	w8, [x10]
  410aac:	add	x0, x10, #0x8
  410ab0:	str	x9, [sp, #16]
  410ab4:	str	x10, [sp, #8]
  410ab8:	blr	x9
  410abc:	ldr	x9, [sp, #8]
  410ac0:	add	x0, x9, #0x18
  410ac4:	ldr	x10, [sp, #16]
  410ac8:	blr	x10
  410acc:	ldp	x29, x30, [sp, #32]
  410ad0:	add	sp, sp, #0x30
  410ad4:	ret
  410ad8:	sub	sp, sp, #0x20
  410adc:	str	x0, [sp, #24]
  410ae0:	str	x1, [sp, #16]
  410ae4:	ldr	x8, [sp, #24]
  410ae8:	ldr	w9, [x8]
  410aec:	str	x8, [sp, #8]
  410af0:	cbz	w9, 410b18 <sqrt@plt+0xed88>
  410af4:	ldr	x8, [sp, #16]
  410af8:	ldr	q0, [x8]
  410afc:	ldr	x8, [sp, #8]
  410b00:	stur	q0, [x8, #8]
  410b04:	ldr	x9, [sp, #16]
  410b08:	ldr	q0, [x9]
  410b0c:	stur	q0, [x8, #24]
  410b10:	str	wzr, [x8]
  410b14:	b	410bd8 <sqrt@plt+0xee48>
  410b18:	ldr	x8, [sp, #16]
  410b1c:	ldr	d0, [x8]
  410b20:	ldr	x8, [sp, #8]
  410b24:	ldr	d1, [x8, #8]
  410b28:	fcmp	d0, d1
  410b2c:	cset	w9, mi  // mi = first
  410b30:	tbnz	w9, #0, 410b38 <sqrt@plt+0xeda8>
  410b34:	b	410b48 <sqrt@plt+0xedb8>
  410b38:	ldr	x8, [sp, #16]
  410b3c:	ldr	x8, [x8]
  410b40:	ldr	x9, [sp, #8]
  410b44:	str	x8, [x9, #8]
  410b48:	ldr	x8, [sp, #16]
  410b4c:	ldr	d0, [x8, #8]
  410b50:	ldr	x8, [sp, #8]
  410b54:	ldr	d1, [x8, #16]
  410b58:	fcmp	d0, d1
  410b5c:	cset	w9, mi  // mi = first
  410b60:	tbnz	w9, #0, 410b68 <sqrt@plt+0xedd8>
  410b64:	b	410b78 <sqrt@plt+0xede8>
  410b68:	ldr	x8, [sp, #16]
  410b6c:	ldr	x8, [x8, #8]
  410b70:	ldr	x9, [sp, #8]
  410b74:	str	x8, [x9, #16]
  410b78:	ldr	x8, [sp, #16]
  410b7c:	ldr	d0, [x8]
  410b80:	ldr	x8, [sp, #8]
  410b84:	ldr	d1, [x8, #24]
  410b88:	fcmp	d0, d1
  410b8c:	cset	w9, gt
  410b90:	tbnz	w9, #0, 410b98 <sqrt@plt+0xee08>
  410b94:	b	410ba8 <sqrt@plt+0xee18>
  410b98:	ldr	x8, [sp, #16]
  410b9c:	ldr	x8, [x8]
  410ba0:	ldr	x9, [sp, #8]
  410ba4:	str	x8, [x9, #24]
  410ba8:	ldr	x8, [sp, #16]
  410bac:	ldr	d0, [x8, #8]
  410bb0:	ldr	x8, [sp, #8]
  410bb4:	ldr	d1, [x8, #32]
  410bb8:	fcmp	d0, d1
  410bbc:	cset	w9, gt
  410bc0:	tbnz	w9, #0, 410bc8 <sqrt@plt+0xee38>
  410bc4:	b	410bd8 <sqrt@plt+0xee48>
  410bc8:	ldr	x8, [sp, #16]
  410bcc:	ldr	x8, [x8, #8]
  410bd0:	ldr	x9, [sp, #8]
  410bd4:	str	x8, [x9, #32]
  410bd8:	add	sp, sp, #0x20
  410bdc:	ret
  410be0:	sub	sp, sp, #0x10
  410be4:	str	x0, [sp, #8]
  410be8:	str	x1, [sp]
  410bec:	add	sp, sp, #0x10
  410bf0:	ret
  410bf4:	sub	sp, sp, #0x30
  410bf8:	stp	x29, x30, [sp, #32]
  410bfc:	add	x29, sp, #0x20
  410c00:	fmov	d0, xzr
  410c04:	adrp	x8, 410000 <sqrt@plt+0xe270>
  410c08:	add	x8, x8, #0x354
  410c0c:	add	x9, sp, #0x10
  410c10:	str	x0, [sp, #8]
  410c14:	mov	x0, x9
  410c18:	str	d0, [sp]
  410c1c:	ldr	d1, [sp]
  410c20:	blr	x8
  410c24:	ldr	d0, [sp, #16]
  410c28:	ldr	d1, [sp, #24]
  410c2c:	ldp	x29, x30, [sp, #32]
  410c30:	add	sp, sp, #0x30
  410c34:	ret
  410c38:	sub	sp, sp, #0x30
  410c3c:	stp	x29, x30, [sp, #32]
  410c40:	add	x29, sp, #0x20
  410c44:	str	x0, [sp, #8]
  410c48:	ldr	x8, [sp, #8]
  410c4c:	ldr	x9, [x8]
  410c50:	ldr	x9, [x9, #16]
  410c54:	mov	x0, x8
  410c58:	blr	x9
  410c5c:	str	d0, [sp, #16]
  410c60:	str	d1, [sp, #24]
  410c64:	ldr	d0, [sp, #16]
  410c68:	ldr	d1, [sp, #24]
  410c6c:	ldp	x29, x30, [sp, #32]
  410c70:	add	sp, sp, #0x30
  410c74:	ret
  410c78:	sub	sp, sp, #0x30
  410c7c:	stp	x29, x30, [sp, #32]
  410c80:	add	x29, sp, #0x20
  410c84:	str	x0, [sp, #8]
  410c88:	ldr	x8, [sp, #8]
  410c8c:	ldr	x9, [x8]
  410c90:	ldr	x9, [x9, #16]
  410c94:	mov	x0, x8
  410c98:	blr	x9
  410c9c:	str	d0, [sp, #16]
  410ca0:	str	d1, [sp, #24]
  410ca4:	ldr	d0, [sp, #16]
  410ca8:	ldr	d1, [sp, #24]
  410cac:	ldp	x29, x30, [sp, #32]
  410cb0:	add	sp, sp, #0x30
  410cb4:	ret
  410cb8:	sub	sp, sp, #0x30
  410cbc:	stp	x29, x30, [sp, #32]
  410cc0:	add	x29, sp, #0x20
  410cc4:	str	x0, [sp, #8]
  410cc8:	ldr	x8, [sp, #8]
  410ccc:	ldr	x9, [x8]
  410cd0:	ldr	x9, [x9, #16]
  410cd4:	mov	x0, x8
  410cd8:	blr	x9
  410cdc:	str	d0, [sp, #16]
  410ce0:	str	d1, [sp, #24]
  410ce4:	ldr	d0, [sp, #16]
  410ce8:	ldr	d1, [sp, #24]
  410cec:	ldp	x29, x30, [sp, #32]
  410cf0:	add	sp, sp, #0x30
  410cf4:	ret
  410cf8:	sub	sp, sp, #0x30
  410cfc:	stp	x29, x30, [sp, #32]
  410d00:	add	x29, sp, #0x20
  410d04:	str	x0, [sp, #8]
  410d08:	ldr	x8, [sp, #8]
  410d0c:	ldr	x9, [x8]
  410d10:	ldr	x9, [x9, #16]
  410d14:	mov	x0, x8
  410d18:	blr	x9
  410d1c:	str	d0, [sp, #16]
  410d20:	str	d1, [sp, #24]
  410d24:	ldr	d0, [sp, #16]
  410d28:	ldr	d1, [sp, #24]
  410d2c:	ldp	x29, x30, [sp, #32]
  410d30:	add	sp, sp, #0x30
  410d34:	ret
  410d38:	sub	sp, sp, #0x30
  410d3c:	stp	x29, x30, [sp, #32]
  410d40:	add	x29, sp, #0x20
  410d44:	str	x0, [sp, #8]
  410d48:	ldr	x8, [sp, #8]
  410d4c:	ldr	x9, [x8]
  410d50:	ldr	x9, [x9, #16]
  410d54:	mov	x0, x8
  410d58:	blr	x9
  410d5c:	str	d0, [sp, #16]
  410d60:	str	d1, [sp, #24]
  410d64:	ldr	d0, [sp, #16]
  410d68:	ldr	d1, [sp, #24]
  410d6c:	ldp	x29, x30, [sp, #32]
  410d70:	add	sp, sp, #0x30
  410d74:	ret
  410d78:	sub	sp, sp, #0x30
  410d7c:	stp	x29, x30, [sp, #32]
  410d80:	add	x29, sp, #0x20
  410d84:	str	x0, [sp, #8]
  410d88:	ldr	x8, [sp, #8]
  410d8c:	ldr	x9, [x8]
  410d90:	ldr	x9, [x9, #16]
  410d94:	mov	x0, x8
  410d98:	blr	x9
  410d9c:	str	d0, [sp, #16]
  410da0:	str	d1, [sp, #24]
  410da4:	ldr	d0, [sp, #16]
  410da8:	ldr	d1, [sp, #24]
  410dac:	ldp	x29, x30, [sp, #32]
  410db0:	add	sp, sp, #0x30
  410db4:	ret
  410db8:	sub	sp, sp, #0x30
  410dbc:	stp	x29, x30, [sp, #32]
  410dc0:	add	x29, sp, #0x20
  410dc4:	str	x0, [sp, #8]
  410dc8:	ldr	x8, [sp, #8]
  410dcc:	ldr	x9, [x8]
  410dd0:	ldr	x9, [x9, #16]
  410dd4:	mov	x0, x8
  410dd8:	blr	x9
  410ddc:	str	d0, [sp, #16]
  410de0:	str	d1, [sp, #24]
  410de4:	ldr	d0, [sp, #16]
  410de8:	ldr	d1, [sp, #24]
  410dec:	ldp	x29, x30, [sp, #32]
  410df0:	add	sp, sp, #0x30
  410df4:	ret
  410df8:	sub	sp, sp, #0x30
  410dfc:	stp	x29, x30, [sp, #32]
  410e00:	add	x29, sp, #0x20
  410e04:	str	x0, [sp, #8]
  410e08:	ldr	x8, [sp, #8]
  410e0c:	ldr	x9, [x8]
  410e10:	ldr	x9, [x9, #16]
  410e14:	mov	x0, x8
  410e18:	blr	x9
  410e1c:	str	d0, [sp, #16]
  410e20:	str	d1, [sp, #24]
  410e24:	ldr	d0, [sp, #16]
  410e28:	ldr	d1, [sp, #24]
  410e2c:	ldp	x29, x30, [sp, #32]
  410e30:	add	sp, sp, #0x30
  410e34:	ret
  410e38:	sub	sp, sp, #0x30
  410e3c:	stp	x29, x30, [sp, #32]
  410e40:	add	x29, sp, #0x20
  410e44:	str	x0, [sp, #8]
  410e48:	ldr	x8, [sp, #8]
  410e4c:	ldr	x9, [x8]
  410e50:	ldr	x9, [x9, #16]
  410e54:	mov	x0, x8
  410e58:	blr	x9
  410e5c:	str	d0, [sp, #16]
  410e60:	str	d1, [sp, #24]
  410e64:	ldr	d0, [sp, #16]
  410e68:	ldr	d1, [sp, #24]
  410e6c:	ldp	x29, x30, [sp, #32]
  410e70:	add	sp, sp, #0x30
  410e74:	ret
  410e78:	sub	sp, sp, #0x30
  410e7c:	stp	x29, x30, [sp, #32]
  410e80:	add	x29, sp, #0x20
  410e84:	str	x0, [sp, #8]
  410e88:	ldr	x8, [sp, #8]
  410e8c:	ldr	x9, [x8]
  410e90:	ldr	x9, [x9, #16]
  410e94:	mov	x0, x8
  410e98:	blr	x9
  410e9c:	str	d0, [sp, #16]
  410ea0:	str	d1, [sp, #24]
  410ea4:	ldr	d0, [sp, #16]
  410ea8:	ldr	d1, [sp, #24]
  410eac:	ldp	x29, x30, [sp, #32]
  410eb0:	add	sp, sp, #0x30
  410eb4:	ret
  410eb8:	sub	sp, sp, #0x30
  410ebc:	stp	x29, x30, [sp, #32]
  410ec0:	add	x29, sp, #0x20
  410ec4:	str	x0, [sp, #8]
  410ec8:	ldr	x8, [sp, #8]
  410ecc:	ldr	x9, [x8]
  410ed0:	ldr	x9, [x9, #16]
  410ed4:	mov	x0, x8
  410ed8:	blr	x9
  410edc:	str	d0, [sp, #16]
  410ee0:	str	d1, [sp, #24]
  410ee4:	ldr	d0, [sp, #16]
  410ee8:	ldr	d1, [sp, #24]
  410eec:	ldp	x29, x30, [sp, #32]
  410ef0:	add	sp, sp, #0x30
  410ef4:	ret
  410ef8:	sub	sp, sp, #0x10
  410efc:	fmov	d0, xzr
  410f00:	str	x0, [sp, #8]
  410f04:	add	sp, sp, #0x10
  410f08:	ret
  410f0c:	sub	sp, sp, #0x10
  410f10:	fmov	d0, xzr
  410f14:	str	x0, [sp, #8]
  410f18:	add	sp, sp, #0x10
  410f1c:	ret
  410f20:	sub	sp, sp, #0x10
  410f24:	fmov	d0, xzr
  410f28:	str	x0, [sp, #8]
  410f2c:	add	sp, sp, #0x10
  410f30:	ret
  410f34:	sub	sp, sp, #0x10
  410f38:	mov	x8, xzr
  410f3c:	str	x0, [sp, #8]
  410f40:	str	x1, [sp]
  410f44:	mov	x0, x8
  410f48:	add	sp, sp, #0x10
  410f4c:	ret
  410f50:	sub	sp, sp, #0x20
  410f54:	str	x0, [sp, #24]
  410f58:	str	x1, [sp, #16]
  410f5c:	str	w2, [sp, #12]
  410f60:	str	x3, [sp]
  410f64:	ldr	x8, [sp, #24]
  410f68:	ldr	w9, [sp, #12]
  410f6c:	str	w9, [x8]
  410f70:	ldr	x10, [sp, #16]
  410f74:	ldr	q0, [x10]
  410f78:	stur	q0, [x8, #8]
  410f7c:	ldr	x10, [sp]
  410f80:	str	x10, [x8, #24]
  410f84:	add	sp, sp, #0x20
  410f88:	ret
  410f8c:	sub	sp, sp, #0x20
  410f90:	mov	x8, xzr
  410f94:	str	x0, [sp, #24]
  410f98:	str	x1, [sp, #16]
  410f9c:	str	x2, [sp, #8]
  410fa0:	str	w3, [sp, #4]
  410fa4:	ldr	x9, [sp, #24]
  410fa8:	str	x8, [x9]
  410fac:	ldr	x8, [sp, #16]
  410fb0:	str	x8, [x9, #8]
  410fb4:	ldr	x8, [sp, #8]
  410fb8:	str	x8, [x9, #24]
  410fbc:	ldr	w10, [sp, #4]
  410fc0:	str	w10, [x9, #32]
  410fc4:	str	wzr, [x9, #16]
  410fc8:	str	wzr, [x9, #20]
  410fcc:	add	sp, sp, #0x20
  410fd0:	ret
  410fd4:	sub	sp, sp, #0x20
  410fd8:	stp	x29, x30, [sp, #16]
  410fdc:	add	x29, sp, #0x10
  410fe0:	str	x0, [sp, #8]
  410fe4:	ldr	x8, [sp, #8]
  410fe8:	ldr	x8, [x8, #8]
  410fec:	str	x8, [sp]
  410ff0:	cbz	x8, 410ffc <sqrt@plt+0xf26c>
  410ff4:	ldr	x0, [sp]
  410ff8:	bl	401c10 <_ZdaPv@plt>
  410ffc:	ldp	x29, x30, [sp, #16]
  411000:	add	sp, sp, #0x20
  411004:	ret
  411008:	sub	sp, sp, #0x40
  41100c:	stp	x29, x30, [sp, #48]
  411010:	add	x29, sp, #0x30
  411014:	adrp	x8, 411000 <sqrt@plt+0xf270>
  411018:	add	x8, x8, #0x4cc
  41101c:	adrp	x9, 410000 <sqrt@plt+0xe270>
  411020:	add	x9, x9, #0x334
  411024:	mov	x10, xzr
  411028:	fmov	d0, xzr
  41102c:	stur	x0, [x29, #-8]
  411030:	stur	w1, [x29, #-12]
  411034:	ldur	x11, [x29, #-8]
  411038:	ldur	w12, [x29, #-12]
  41103c:	str	w12, [x11, #8]
  411040:	add	x0, x11, #0x10
  411044:	str	x9, [sp, #24]
  411048:	str	x10, [sp, #16]
  41104c:	str	d0, [sp, #8]
  411050:	str	x11, [sp]
  411054:	blr	x8
  411058:	ldr	x8, [sp]
  41105c:	add	x0, x8, #0x30
  411060:	ldr	x9, [sp, #24]
  411064:	blr	x9
  411068:	ldr	x8, [sp]
  41106c:	add	x0, x8, #0x40
  411070:	ldr	x9, [sp, #24]
  411074:	blr	x9
  411078:	ldr	x8, [sp]
  41107c:	add	x0, x8, #0x50
  411080:	ldr	x9, [sp, #24]
  411084:	blr	x9
  411088:	ldr	x8, [sp]
  41108c:	add	x0, x8, #0x60
  411090:	ldr	x9, [sp, #24]
  411094:	blr	x9
  411098:	ldr	x8, [sp]
  41109c:	add	x0, x8, #0xf8
  4110a0:	ldr	x9, [sp, #24]
  4110a4:	blr	x9
  4110a8:	ldr	x8, [sp]
  4110ac:	str	xzr, [x8]
  4110b0:	ldr	x9, [sp, #16]
  4110b4:	str	x9, [x8, #32]
  4110b8:	str	x9, [x8, #240]
  4110bc:	ldr	d0, [sp, #8]
  4110c0:	str	d0, [x8, #160]
  4110c4:	str	d0, [x8, #152]
  4110c8:	str	wzr, [x8, #264]
  4110cc:	str	x9, [x8, #120]
  4110d0:	str	x9, [x8, #216]
  4110d4:	str	d0, [x8, #200]
  4110d8:	str	d0, [x8, #208]
  4110dc:	str	x9, [x8, #224]
  4110e0:	str	x9, [x8, #112]
  4110e4:	str	wzr, [x8, #232]
  4110e8:	ldp	x29, x30, [sp, #48]
  4110ec:	add	sp, sp, #0x40
  4110f0:	ret
  4110f4:	sub	sp, sp, #0x80
  4110f8:	stp	x29, x30, [sp, #112]
  4110fc:	add	x29, sp, #0x70
  411100:	stur	x0, [x29, #-8]
  411104:	ldur	x8, [x29, #-8]
  411108:	ldr	x9, [x8, #32]
  41110c:	stur	x8, [x29, #-48]
  411110:	str	x9, [sp, #56]
  411114:	cbz	x9, 411128 <sqrt@plt+0xf398>
  411118:	ldr	x0, [sp, #56]
  41111c:	bl	40257c <sqrt@plt+0x7ec>
  411120:	ldr	x0, [sp, #56]
  411124:	bl	42268c <_ZdlPv@@Base>
  411128:	ldur	x8, [x29, #-48]
  41112c:	ldr	x9, [x8, #240]
  411130:	cbz	x9, 411164 <sqrt@plt+0xf3d4>
  411134:	ldur	x8, [x29, #-48]
  411138:	ldr	x9, [x8, #240]
  41113c:	stur	x9, [x29, #-16]
  411140:	ldr	x9, [x8, #240]
  411144:	ldr	x9, [x9, #24]
  411148:	str	x9, [x8, #240]
  41114c:	ldur	x9, [x29, #-16]
  411150:	str	x9, [sp, #48]
  411154:	cbz	x9, 411160 <sqrt@plt+0xf3d0>
  411158:	ldr	x0, [sp, #48]
  41115c:	bl	42268c <_ZdlPv@@Base>
  411160:	b	411128 <sqrt@plt+0xf398>
  411164:	ldur	x8, [x29, #-48]
  411168:	ldr	x9, [x8, #16]
  41116c:	stur	x9, [x29, #-24]
  411170:	ldur	x8, [x29, #-24]
  411174:	cbz	x8, 4111b0 <sqrt@plt+0xf420>
  411178:	ldur	x8, [x29, #-24]
  41117c:	stur	x8, [x29, #-32]
  411180:	ldur	x8, [x29, #-24]
  411184:	ldr	x8, [x8, #16]
  411188:	stur	x8, [x29, #-24]
  41118c:	ldur	x8, [x29, #-32]
  411190:	str	x8, [sp, #40]
  411194:	cbz	x8, 4111ac <sqrt@plt+0xf41c>
  411198:	ldr	x8, [sp, #40]
  41119c:	ldr	x9, [x8]
  4111a0:	ldr	x9, [x9, #8]
  4111a4:	mov	x0, x8
  4111a8:	blr	x9
  4111ac:	b	411170 <sqrt@plt+0xf3e0>
  4111b0:	ldur	x8, [x29, #-48]
  4111b4:	ldr	x9, [x8, #120]
  4111b8:	cbz	x9, 4111fc <sqrt@plt+0xf46c>
  4111bc:	ldur	x8, [x29, #-48]
  4111c0:	ldr	x9, [x8, #120]
  4111c4:	stur	x9, [x29, #-40]
  4111c8:	ldr	x9, [x8, #120]
  4111cc:	ldr	x9, [x9]
  4111d0:	str	x9, [x8, #120]
  4111d4:	ldur	x9, [x29, #-40]
  4111d8:	str	x9, [sp, #32]
  4111dc:	cbz	x9, 4111f8 <sqrt@plt+0xf468>
  4111e0:	ldr	x0, [sp, #32]
  4111e4:	adrp	x8, 410000 <sqrt@plt+0xe270>
  4111e8:	add	x8, x8, #0xfd4
  4111ec:	blr	x8
  4111f0:	ldr	x0, [sp, #32]
  4111f4:	bl	42268c <_ZdlPv@@Base>
  4111f8:	b	4111b0 <sqrt@plt+0xf420>
  4111fc:	ldur	x8, [x29, #-48]
  411200:	ldr	x9, [x8, #112]
  411204:	str	x9, [sp, #24]
  411208:	cbz	x9, 411224 <sqrt@plt+0xf494>
  41120c:	ldr	x0, [sp, #24]
  411210:	adrp	x8, 417000 <sqrt@plt+0x15270>
  411214:	add	x8, x8, #0x3b8
  411218:	blr	x8
  41121c:	ldr	x0, [sp, #24]
  411220:	bl	42268c <_ZdlPv@@Base>
  411224:	ldur	x8, [x29, #-48]
  411228:	ldr	x9, [x8, #216]
  41122c:	str	x9, [sp, #16]
  411230:	cbz	x9, 41123c <sqrt@plt+0xf4ac>
  411234:	ldr	x0, [sp, #16]
  411238:	bl	401c10 <_ZdaPv@plt>
  41123c:	ldur	x8, [x29, #-48]
  411240:	ldr	x9, [x8, #224]
  411244:	str	x9, [sp, #8]
  411248:	cbz	x9, 411254 <sqrt@plt+0xf4c4>
  41124c:	ldr	x0, [sp, #8]
  411250:	bl	401c10 <_ZdaPv@plt>
  411254:	ldp	x29, x30, [sp, #112]
  411258:	add	sp, sp, #0x80
  41125c:	ret
  411260:	sub	sp, sp, #0x40
  411264:	stp	x29, x30, [sp, #48]
  411268:	add	x29, sp, #0x30
  41126c:	adrp	x8, 428000 <_ZdlPvm@@Base+0x5948>
  411270:	add	x8, x8, #0x6f8
  411274:	add	x8, x8, #0x10
  411278:	stur	x0, [x29, #-8]
  41127c:	stur	x1, [x29, #-16]
  411280:	str	x2, [sp, #24]
  411284:	str	w3, [sp, #20]
  411288:	ldur	x9, [x29, #-8]
  41128c:	mov	x0, x9
  411290:	str	x8, [sp, #8]
  411294:	str	x9, [sp]
  411298:	bl	4109f0 <sqrt@plt+0xec60>
  41129c:	ldr	x8, [sp, #8]
  4112a0:	ldr	x9, [sp]
  4112a4:	str	x8, [x9]
  4112a8:	ldur	x10, [x29, #-16]
  4112ac:	str	x10, [x9, #24]
  4112b0:	ldr	x10, [sp, #24]
  4112b4:	str	x10, [x9, #32]
  4112b8:	ldr	w11, [sp, #20]
  4112bc:	str	w11, [x9, #40]
  4112c0:	ldp	x29, x30, [sp, #48]
  4112c4:	add	sp, sp, #0x40
  4112c8:	ret
  4112cc:	sub	sp, sp, #0x30
  4112d0:	stp	x29, x30, [sp, #32]
  4112d4:	add	x29, sp, #0x20
  4112d8:	adrp	x8, 428000 <_ZdlPvm@@Base+0x5948>
  4112dc:	add	x8, x8, #0x6f8
  4112e0:	add	x8, x8, #0x10
  4112e4:	stur	x0, [x29, #-8]
  4112e8:	ldur	x9, [x29, #-8]
  4112ec:	str	x8, [x9]
  4112f0:	ldr	x8, [x9, #24]
  4112f4:	str	x9, [sp, #16]
  4112f8:	str	x8, [sp, #8]
  4112fc:	cbz	x8, 411308 <sqrt@plt+0xf578>
  411300:	ldr	x0, [sp, #8]
  411304:	bl	401c10 <_ZdaPv@plt>
  411308:	ldr	x0, [sp, #16]
  41130c:	bl	410a20 <sqrt@plt+0xec90>
  411310:	ldp	x29, x30, [sp, #32]
  411314:	add	sp, sp, #0x30
  411318:	ret
  41131c:	sub	sp, sp, #0x20
  411320:	stp	x29, x30, [sp, #16]
  411324:	add	x29, sp, #0x10
  411328:	adrp	x8, 411000 <sqrt@plt+0xf270>
  41132c:	add	x8, x8, #0x2cc
  411330:	str	x0, [sp, #8]
  411334:	ldr	x9, [sp, #8]
  411338:	mov	x0, x9
  41133c:	str	x9, [sp]
  411340:	blr	x8
  411344:	ldr	x0, [sp]
  411348:	bl	42268c <_ZdlPv@@Base>
  41134c:	ldp	x29, x30, [sp, #16]
  411350:	add	sp, sp, #0x20
  411354:	ret
  411358:	sub	sp, sp, #0x20
  41135c:	stp	x29, x30, [sp, #16]
  411360:	add	x29, sp, #0x10
  411364:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  411368:	add	x8, x8, #0xb8
  41136c:	str	x0, [sp, #8]
  411370:	ldr	x9, [sp, #8]
  411374:	ldr	x8, [x8]
  411378:	ldr	x1, [x9, #24]
  41137c:	ldr	x2, [x9, #32]
  411380:	ldr	w3, [x9, #40]
  411384:	ldr	x9, [x8]
  411388:	ldr	x9, [x9, #96]
  41138c:	mov	x0, x8
  411390:	blr	x9
  411394:	ldp	x29, x30, [sp, #16]
  411398:	add	sp, sp, #0x20
  41139c:	ret
  4113a0:	sub	sp, sp, #0x50
  4113a4:	stp	x29, x30, [sp, #64]
  4113a8:	add	x29, sp, #0x40
  4113ac:	mov	x8, #0x30                  	// #48
  4113b0:	adrp	x9, 411000 <sqrt@plt+0xf270>
  4113b4:	add	x9, x9, #0x260
  4113b8:	stur	x0, [x29, #-8]
  4113bc:	stur	x1, [x29, #-16]
  4113c0:	stur	w2, [x29, #-20]
  4113c4:	mov	x0, x8
  4113c8:	str	x9, [sp, #16]
  4113cc:	bl	4225b4 <_Znwm@@Base>
  4113d0:	ldur	x1, [x29, #-8]
  4113d4:	ldur	x2, [x29, #-16]
  4113d8:	ldur	w3, [x29, #-20]
  4113dc:	str	x0, [sp, #8]
  4113e0:	ldr	x8, [sp, #16]
  4113e4:	blr	x8
  4113e8:	b	4113ec <sqrt@plt+0xf65c>
  4113ec:	ldr	x0, [sp, #8]
  4113f0:	ldp	x29, x30, [sp, #64]
  4113f4:	add	sp, sp, #0x50
  4113f8:	ret
  4113fc:	str	x0, [sp, #32]
  411400:	str	w1, [sp, #28]
  411404:	ldr	x0, [sp, #8]
  411408:	bl	42268c <_ZdlPv@@Base>
  41140c:	ldr	x0, [sp, #32]
  411410:	bl	401d10 <_Unwind_Resume@plt>
  411414:	sub	sp, sp, #0x30
  411418:	stp	x29, x30, [sp, #32]
  41141c:	add	x29, sp, #0x20
  411420:	mov	x0, #0x18                  	// #24
  411424:	adrp	x8, 411000 <sqrt@plt+0xf270>
  411428:	add	x8, x8, #0x46c
  41142c:	str	x8, [sp, #8]
  411430:	bl	4225b4 <_Znwm@@Base>
  411434:	str	x0, [sp]
  411438:	ldr	x8, [sp, #8]
  41143c:	blr	x8
  411440:	b	411444 <sqrt@plt+0xf6b4>
  411444:	ldr	x0, [sp]
  411448:	ldp	x29, x30, [sp, #32]
  41144c:	add	sp, sp, #0x30
  411450:	ret
  411454:	stur	x0, [x29, #-8]
  411458:	stur	w1, [x29, #-12]
  41145c:	ldr	x0, [sp]
  411460:	bl	42268c <_ZdlPv@@Base>
  411464:	ldur	x0, [x29, #-8]
  411468:	bl	401d10 <_Unwind_Resume@plt>
  41146c:	sub	sp, sp, #0x30
  411470:	stp	x29, x30, [sp, #32]
  411474:	add	x29, sp, #0x20
  411478:	adrp	x8, 428000 <_ZdlPvm@@Base+0x5948>
  41147c:	add	x8, x8, #0x7c8
  411480:	add	x8, x8, #0x10
  411484:	stur	x0, [x29, #-8]
  411488:	ldur	x9, [x29, #-8]
  41148c:	mov	x0, x9
  411490:	str	x8, [sp, #16]
  411494:	str	x9, [sp, #8]
  411498:	bl	4109f0 <sqrt@plt+0xec60>
  41149c:	ldr	x8, [sp, #16]
  4114a0:	ldr	x9, [sp, #8]
  4114a4:	str	x8, [x9]
  4114a8:	ldp	x29, x30, [sp, #32]
  4114ac:	add	sp, sp, #0x30
  4114b0:	ret
  4114b4:	sub	sp, sp, #0x10
  4114b8:	mov	w8, #0xb                   	// #11
  4114bc:	str	x0, [sp, #8]
  4114c0:	mov	w0, w8
  4114c4:	add	sp, sp, #0x10
  4114c8:	ret
  4114cc:	sub	sp, sp, #0x10
  4114d0:	mov	x8, xzr
  4114d4:	str	x0, [sp, #8]
  4114d8:	ldr	x9, [sp, #8]
  4114dc:	str	x8, [x9]
  4114e0:	str	x8, [x9, #8]
  4114e4:	add	sp, sp, #0x10
  4114e8:	ret
  4114ec:	sub	sp, sp, #0x20
  4114f0:	str	x0, [sp, #24]
  4114f4:	str	x1, [sp, #16]
  4114f8:	ldr	x8, [sp, #24]
  4114fc:	ldr	x9, [x8, #8]
  411500:	str	x8, [sp, #8]
  411504:	cbnz	x9, 411530 <sqrt@plt+0xf7a0>
  411508:	ldr	x8, [sp, #16]
  41150c:	mov	x9, xzr
  411510:	str	x9, [x8, #8]
  411514:	ldr	x8, [sp, #16]
  411518:	str	x9, [x8, #16]
  41151c:	ldr	x8, [sp, #16]
  411520:	ldr	x9, [sp, #8]
  411524:	str	x8, [x9, #8]
  411528:	str	x8, [x9]
  41152c:	b	411560 <sqrt@plt+0xf7d0>
  411530:	ldr	x8, [sp, #8]
  411534:	ldr	x9, [x8, #8]
  411538:	ldr	x10, [sp, #16]
  41153c:	str	x9, [x10, #8]
  411540:	ldr	x9, [sp, #16]
  411544:	mov	x10, xzr
  411548:	str	x10, [x9, #16]
  41154c:	ldr	x9, [sp, #16]
  411550:	ldr	x10, [x8, #8]
  411554:	str	x9, [x10, #16]
  411558:	ldr	x9, [sp, #16]
  41155c:	str	x9, [x8, #8]
  411560:	add	sp, sp, #0x20
  411564:	ret
  411568:	sub	sp, sp, #0x40
  41156c:	stp	x29, x30, [sp, #48]
  411570:	add	x29, sp, #0x30
  411574:	stur	x0, [x29, #-8]
  411578:	stur	x1, [x29, #-16]
  41157c:	ldur	x8, [x29, #-8]
  411580:	ldr	x9, [x8, #8]
  411584:	str	x9, [sp, #24]
  411588:	str	x8, [sp, #16]
  41158c:	ldr	x8, [sp, #24]
  411590:	mov	w9, #0x0                   	// #0
  411594:	str	w9, [sp, #12]
  411598:	cbz	x8, 4115bc <sqrt@plt+0xf82c>
  41159c:	ldr	x8, [sp, #24]
  4115a0:	ldr	x9, [x8]
  4115a4:	ldr	x9, [x9, #168]
  4115a8:	mov	x0, x8
  4115ac:	blr	x9
  4115b0:	cmp	w0, #0xb
  4115b4:	cset	w10, ne  // ne = any
  4115b8:	str	w10, [sp, #12]
  4115bc:	ldr	w8, [sp, #12]
  4115c0:	tbnz	w8, #0, 4115c8 <sqrt@plt+0xf838>
  4115c4:	b	4115d8 <sqrt@plt+0xf848>
  4115c8:	ldr	x8, [sp, #24]
  4115cc:	ldr	x8, [x8, #8]
  4115d0:	str	x8, [sp, #24]
  4115d4:	b	41158c <sqrt@plt+0xf7fc>
  4115d8:	ldr	x8, [sp, #24]
  4115dc:	cmp	x8, #0x0
  4115e0:	cset	w9, ne  // ne = any
  4115e4:	and	w0, w9, #0x1
  4115e8:	mov	w1, #0x208                 	// #520
  4115ec:	adrp	x2, 429000 <_ZdlPvm@@Base+0x6948>
  4115f0:	add	x2, x2, #0x6df
  4115f4:	bl	407f78 <sqrt@plt+0x61e8>
  4115f8:	ldr	x8, [sp, #24]
  4115fc:	ldr	x8, [x8, #16]
  411600:	ldur	x10, [x29, #-16]
  411604:	str	x8, [x10]
  411608:	ldur	x8, [x29, #-16]
  41160c:	ldr	x8, [x8]
  411610:	cbz	x8, 411638 <sqrt@plt+0xf8a8>
  411614:	ldr	x8, [sp, #16]
  411618:	ldr	x9, [x8, #8]
  41161c:	ldur	x10, [x29, #-16]
  411620:	str	x9, [x10, #8]
  411624:	ldur	x9, [x29, #-16]
  411628:	ldr	x9, [x9]
  41162c:	mov	x10, xzr
  411630:	str	x10, [x9, #8]
  411634:	b	411644 <sqrt@plt+0xf8b4>
  411638:	ldur	x8, [x29, #-16]
  41163c:	mov	x9, xzr
  411640:	str	x9, [x8, #8]
  411644:	ldr	x8, [sp, #24]
  411648:	ldr	x8, [x8, #8]
  41164c:	ldr	x9, [sp, #16]
  411650:	str	x8, [x9, #8]
  411654:	ldr	x8, [x9, #8]
  411658:	cbz	x8, 411670 <sqrt@plt+0xf8e0>
  41165c:	ldr	x8, [sp, #16]
  411660:	ldr	x9, [x8, #8]
  411664:	mov	x10, xzr
  411668:	str	x10, [x9, #16]
  41166c:	b	41167c <sqrt@plt+0xf8ec>
  411670:	mov	x8, xzr
  411674:	ldr	x9, [sp, #16]
  411678:	str	x8, [x9]
  41167c:	ldr	x8, [sp, #24]
  411680:	str	x8, [sp]
  411684:	cbz	x8, 41169c <sqrt@plt+0xf90c>
  411688:	ldr	x8, [sp]
  41168c:	ldr	x9, [x8]
  411690:	ldr	x9, [x9, #8]
  411694:	mov	x0, x8
  411698:	blr	x9
  41169c:	ldp	x29, x30, [sp, #48]
  4116a0:	add	sp, sp, #0x40
  4116a4:	ret
  4116a8:	sub	sp, sp, #0x10
  4116ac:	mov	x8, xzr
  4116b0:	mov	w9, #0xffffffff            	// #-1
  4116b4:	str	x0, [sp, #8]
  4116b8:	ldr	x10, [sp, #8]
  4116bc:	str	x8, [x10]
  4116c0:	str	x8, [x10, #16]
  4116c4:	str	w9, [x10, #24]
  4116c8:	str	wzr, [x10, #8]
  4116cc:	str	wzr, [x10, #12]
  4116d0:	add	sp, sp, #0x10
  4116d4:	ret
  4116d8:	sub	sp, sp, #0x20
  4116dc:	stp	x29, x30, [sp, #16]
  4116e0:	add	x29, sp, #0x10
  4116e4:	str	x0, [sp, #8]
  4116e8:	ldr	x8, [sp, #8]
  4116ec:	ldr	x0, [x8]
  4116f0:	bl	401a30 <free@plt>
  4116f4:	ldp	x29, x30, [sp, #16]
  4116f8:	add	sp, sp, #0x20
  4116fc:	ret
  411700:	sub	sp, sp, #0x50
  411704:	stp	x29, x30, [sp, #64]
  411708:	add	x29, sp, #0x40
  41170c:	adrp	x8, 428000 <_ZdlPvm@@Base+0x5948>
  411710:	add	x8, x8, #0x898
  411714:	add	x8, x8, #0x10
  411718:	mov	x9, xzr
  41171c:	adrp	x10, 40f000 <sqrt@plt+0xd270>
  411720:	add	x10, x10, #0xdb0
  411724:	stur	x0, [x29, #-8]
  411728:	ldur	x11, [x29, #-8]
  41172c:	mov	x0, x11
  411730:	str	x8, [sp, #32]
  411734:	str	x9, [sp, #24]
  411738:	str	x10, [sp, #16]
  41173c:	str	x11, [sp, #8]
  411740:	bl	4109f0 <sqrt@plt+0xec60>
  411744:	ldr	x8, [sp, #32]
  411748:	ldr	x9, [sp, #8]
  41174c:	str	x8, [x9]
  411750:	str	wzr, [x9, #24]
  411754:	ldr	x10, [sp, #24]
  411758:	str	x10, [x9, #32]
  41175c:	str	wzr, [x9, #40]
  411760:	add	x0, x9, #0x30
  411764:	ldr	x11, [sp, #16]
  411768:	blr	x11
  41176c:	b	411770 <sqrt@plt+0xf9e0>
  411770:	mov	x8, xzr
  411774:	ldr	x9, [sp, #8]
  411778:	str	x8, [x9, #72]
  41177c:	str	x8, [x9, #80]
  411780:	ldp	x29, x30, [sp, #64]
  411784:	add	sp, sp, #0x50
  411788:	ret
  41178c:	stur	x0, [x29, #-16]
  411790:	stur	w1, [x29, #-20]
  411794:	ldr	x0, [sp, #8]
  411798:	bl	410a20 <sqrt@plt+0xec90>
  41179c:	ldur	x0, [x29, #-16]
  4117a0:	bl	401d10 <_Unwind_Resume@plt>
  4117a4:	sub	sp, sp, #0x10
  4117a8:	mov	w8, #0x2                   	// #2
  4117ac:	str	x0, [sp, #8]
  4117b0:	str	d0, [sp]
  4117b4:	ldr	x9, [sp, #8]
  4117b8:	str	w8, [x9, #48]
  4117bc:	ldr	x10, [sp]
  4117c0:	str	x10, [x9, #56]
  4117c4:	add	sp, sp, #0x10
  4117c8:	ret
  4117cc:	sub	sp, sp, #0x10
  4117d0:	mov	w8, #0x3                   	// #3
  4117d4:	str	x0, [sp, #8]
  4117d8:	str	d0, [sp]
  4117dc:	ldr	x9, [sp, #8]
  4117e0:	str	w8, [x9, #48]
  4117e4:	ldr	x10, [sp]
  4117e8:	str	x10, [x9, #56]
  4117ec:	add	sp, sp, #0x10
  4117f0:	ret
  4117f4:	sub	sp, sp, #0x10
  4117f8:	str	x0, [sp, #8]
  4117fc:	str	d0, [sp]
  411800:	ldr	x8, [sp, #8]
  411804:	ldr	x9, [sp]
  411808:	str	x9, [x8, #64]
  41180c:	add	sp, sp, #0x10
  411810:	ret
  411814:	sub	sp, sp, #0x10
  411818:	str	x0, [sp, #8]
  41181c:	str	d0, [sp]
  411820:	add	sp, sp, #0x10
  411824:	ret
  411828:	sub	sp, sp, #0x10
  41182c:	str	x0, [sp, #8]
  411830:	str	d0, [sp]
  411834:	add	sp, sp, #0x10
  411838:	ret
  41183c:	sub	sp, sp, #0x10
  411840:	str	x0, [sp, #8]
  411844:	str	d0, [sp]
  411848:	add	sp, sp, #0x10
  41184c:	ret
  411850:	sub	sp, sp, #0x30
  411854:	stp	x29, x30, [sp, #32]
  411858:	add	x29, sp, #0x20
  41185c:	stur	x0, [x29, #-8]
  411860:	str	x1, [sp, #16]
  411864:	ldur	x8, [x29, #-8]
  411868:	ldr	x0, [sp, #16]
  41186c:	str	x8, [sp, #8]
  411870:	bl	4239a0 <_ZdlPvm@@Base+0x12e8>
  411874:	ldr	x8, [sp, #8]
  411878:	str	x0, [x8, #80]
  41187c:	ldp	x29, x30, [sp, #32]
  411880:	add	sp, sp, #0x30
  411884:	ret
  411888:	sub	sp, sp, #0x30
  41188c:	stp	x29, x30, [sp, #32]
  411890:	add	x29, sp, #0x20
  411894:	stur	x0, [x29, #-8]
  411898:	str	x1, [sp, #16]
  41189c:	ldur	x8, [x29, #-8]
  4118a0:	ldr	x0, [sp, #16]
  4118a4:	str	x8, [sp, #8]
  4118a8:	bl	4239a0 <_ZdlPvm@@Base+0x12e8>
  4118ac:	ldr	x8, [sp, #8]
  4118b0:	str	x0, [x8, #72]
  4118b4:	ldp	x29, x30, [sp, #32]
  4118b8:	add	sp, sp, #0x30
  4118bc:	ret
  4118c0:	sub	sp, sp, #0x10
  4118c4:	str	x0, [sp, #8]
  4118c8:	ldr	x8, [sp, #8]
  4118cc:	ldr	x0, [x8, #72]
  4118d0:	add	sp, sp, #0x10
  4118d4:	ret
  4118d8:	sub	sp, sp, #0x10
  4118dc:	str	x0, [sp, #8]
  4118e0:	ldr	x8, [sp, #8]
  4118e4:	str	wzr, [x8, #48]
  4118e8:	add	sp, sp, #0x10
  4118ec:	ret
  4118f0:	sub	sp, sp, #0x90
  4118f4:	stp	x29, x30, [sp, #128]
  4118f8:	add	x29, sp, #0x80
  4118fc:	stur	x0, [x29, #-8]
  411900:	stur	x1, [x29, #-16]
  411904:	stur	w2, [x29, #-20]
  411908:	ldur	x8, [x29, #-8]
  41190c:	ldur	w9, [x29, #-20]
  411910:	str	w9, [x8, #40]
  411914:	stur	wzr, [x29, #-24]
  411918:	ldur	x10, [x29, #-16]
  41191c:	stur	x10, [x29, #-32]
  411920:	stur	x8, [x29, #-56]
  411924:	ldur	x8, [x29, #-32]
  411928:	cbz	x8, 411948 <sqrt@plt+0xfbb8>
  41192c:	ldur	w8, [x29, #-24]
  411930:	add	w8, w8, #0x1
  411934:	stur	w8, [x29, #-24]
  411938:	ldur	x8, [x29, #-32]
  41193c:	ldr	x8, [x8]
  411940:	stur	x8, [x29, #-32]
  411944:	b	411924 <sqrt@plt+0xfb94>
  411948:	ldur	w8, [x29, #-24]
  41194c:	cbnz	w8, 411960 <sqrt@plt+0xfbd0>
  411950:	mov	x8, xzr
  411954:	ldur	x9, [x29, #-56]
  411958:	str	x8, [x9, #32]
  41195c:	b	411b20 <sqrt@plt+0xfd90>
  411960:	ldursw	x8, [x29, #-24]
  411964:	mov	x9, #0x20                  	// #32
  411968:	mul	x10, x8, x9
  41196c:	umulh	x9, x8, x9
  411970:	cmp	x9, #0x0
  411974:	cset	w11, ne  // ne = any
  411978:	mov	x9, #0x8                   	// #8
  41197c:	adds	x9, x10, x9
  411980:	cset	w12, cs  // cs = hs, nlast
  411984:	orr	w11, w11, w12
  411988:	mov	x10, #0xffffffffffffffff    	// #-1
  41198c:	tst	w11, #0x1
  411990:	csel	x0, x10, x9, ne  // ne = any
  411994:	str	x8, [sp, #64]
  411998:	bl	401920 <_Znam@plt>
  41199c:	ldr	x8, [sp, #64]
  4119a0:	str	x8, [x0]
  4119a4:	add	x9, x0, #0x8
  4119a8:	str	x0, [sp, #56]
  4119ac:	str	x9, [sp, #48]
  4119b0:	cbz	x8, 411a04 <sqrt@plt+0xfc74>
  4119b4:	mov	x8, #0x20                  	// #32
  4119b8:	ldr	x9, [sp, #64]
  4119bc:	mul	x8, x8, x9
  4119c0:	ldr	x10, [sp, #48]
  4119c4:	add	x8, x10, x8
  4119c8:	str	x8, [sp, #40]
  4119cc:	str	x10, [sp, #32]
  4119d0:	ldr	x8, [sp, #32]
  4119d4:	mov	x0, x8
  4119d8:	adrp	x9, 411000 <sqrt@plt+0xf270>
  4119dc:	add	x9, x9, #0x6a8
  4119e0:	str	x8, [sp, #24]
  4119e4:	blr	x9
  4119e8:	b	4119ec <sqrt@plt+0xfc5c>
  4119ec:	ldr	x8, [sp, #24]
  4119f0:	add	x9, x8, #0x20
  4119f4:	ldr	x10, [sp, #40]
  4119f8:	cmp	x9, x10
  4119fc:	str	x9, [sp, #32]
  411a00:	b.ne	4119d0 <sqrt@plt+0xfc40>  // b.any
  411a04:	ldr	x8, [sp, #48]
  411a08:	ldur	x9, [x29, #-56]
  411a0c:	str	x8, [x9, #32]
  411a10:	ldur	x10, [x29, #-16]
  411a14:	stur	x10, [x29, #-32]
  411a18:	stur	wzr, [x29, #-24]
  411a1c:	ldur	x8, [x29, #-32]
  411a20:	cbz	x8, 411b20 <sqrt@plt+0xfd90>
  411a24:	ldur	x8, [x29, #-32]
  411a28:	ldr	x8, [x8, #8]
  411a2c:	mov	x9, #0x20                  	// #32
  411a30:	ldur	x10, [x29, #-56]
  411a34:	ldr	x11, [x10, #32]
  411a38:	ldursw	x12, [x29, #-24]
  411a3c:	mul	x12, x9, x12
  411a40:	add	x11, x11, x12
  411a44:	str	x8, [x11]
  411a48:	ldur	x8, [x29, #-32]
  411a4c:	mov	x11, xzr
  411a50:	str	x11, [x8, #8]
  411a54:	ldur	x8, [x29, #-32]
  411a58:	ldr	x11, [x10, #32]
  411a5c:	ldursw	x12, [x29, #-24]
  411a60:	mul	x12, x9, x12
  411a64:	add	x11, x11, x12
  411a68:	ldr	x8, [x8, #16]
  411a6c:	str	x8, [x11, #8]
  411a70:	ldur	x8, [x29, #-32]
  411a74:	ldr	x8, [x8, #24]
  411a78:	ldr	x11, [x10, #32]
  411a7c:	ldursw	x12, [x29, #-24]
  411a80:	mul	x12, x9, x12
  411a84:	add	x11, x11, x12
  411a88:	str	x8, [x11, #16]
  411a8c:	ldur	x8, [x29, #-32]
  411a90:	ldr	w13, [x8, #32]
  411a94:	ldr	x8, [x10, #32]
  411a98:	ldursw	x11, [x29, #-24]
  411a9c:	mul	x9, x9, x11
  411aa0:	add	x8, x8, x9
  411aa4:	str	w13, [x8, #24]
  411aa8:	ldur	x8, [x29, #-32]
  411aac:	ldr	x8, [x8]
  411ab0:	stur	x8, [x29, #-32]
  411ab4:	ldur	w9, [x29, #-24]
  411ab8:	add	w9, w9, #0x1
  411abc:	stur	w9, [x29, #-24]
  411ac0:	b	411a1c <sqrt@plt+0xfc8c>
  411ac4:	stur	x0, [x29, #-40]
  411ac8:	stur	w1, [x29, #-44]
  411acc:	ldr	x8, [sp, #48]
  411ad0:	ldr	x9, [sp, #24]
  411ad4:	cmp	x8, x9
  411ad8:	str	x9, [sp, #16]
  411adc:	b.eq	411b14 <sqrt@plt+0xfd84>  // b.none
  411ae0:	ldr	x8, [sp, #16]
  411ae4:	mov	x9, #0xffffffffffffffe0    	// #-32
  411ae8:	add	x8, x8, x9
  411aec:	mov	x0, x8
  411af0:	adrp	x9, 411000 <sqrt@plt+0xf270>
  411af4:	add	x9, x9, #0x6d8
  411af8:	str	x8, [sp, #8]
  411afc:	blr	x9
  411b00:	ldr	x8, [sp, #8]
  411b04:	ldr	x9, [sp, #48]
  411b08:	cmp	x8, x9
  411b0c:	str	x8, [sp, #16]
  411b10:	b.ne	411ae0 <sqrt@plt+0xfd50>  // b.any
  411b14:	ldr	x0, [sp, #56]
  411b18:	bl	401c10 <_ZdaPv@plt>
  411b1c:	b	411b38 <sqrt@plt+0xfda8>
  411b20:	ldur	w8, [x29, #-24]
  411b24:	ldur	x9, [x29, #-56]
  411b28:	str	w8, [x9, #24]
  411b2c:	ldp	x29, x30, [sp, #128]
  411b30:	add	sp, sp, #0x90
  411b34:	ret
  411b38:	ldur	x0, [x29, #-40]
  411b3c:	bl	401d10 <_Unwind_Resume@plt>
  411b40:	sub	sp, sp, #0xa0
  411b44:	stp	x29, x30, [sp, #144]
  411b48:	add	x29, sp, #0x90
  411b4c:	fmov	d0, xzr
  411b50:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  411b54:	add	x8, x8, #0xb8
  411b58:	stur	x0, [x29, #-8]
  411b5c:	ldur	x9, [x29, #-8]
  411b60:	stur	d0, [x29, #-16]
  411b64:	ldr	w10, [x9, #40]
  411b68:	str	x8, [sp, #56]
  411b6c:	str	x9, [sp, #48]
  411b70:	cbz	w10, 411bfc <sqrt@plt+0xfe6c>
  411b74:	ldr	x8, [sp, #48]
  411b78:	ldr	x9, [x8]
  411b7c:	ldr	x9, [x9, #120]
  411b80:	mov	x0, x8
  411b84:	blr	x9
  411b88:	sub	x0, x29, #0x30
  411b8c:	stur	d0, [x29, #-48]
  411b90:	stur	d1, [x29, #-40]
  411b94:	ldr	x8, [sp, #48]
  411b98:	ldr	x9, [x8]
  411b9c:	ldr	x9, [x9, #112]
  411ba0:	str	x0, [sp, #40]
  411ba4:	mov	x0, x8
  411ba8:	blr	x9
  411bac:	sub	x1, x29, #0x40
  411bb0:	stur	d0, [x29, #-64]
  411bb4:	stur	d1, [x29, #-56]
  411bb8:	ldr	x0, [sp, #40]
  411bbc:	bl	4101ec <sqrt@plt+0xe45c>
  411bc0:	stur	d0, [x29, #-32]
  411bc4:	stur	d1, [x29, #-24]
  411bc8:	ldur	d0, [x29, #-32]
  411bcc:	fcmp	d0, #0.0
  411bd0:	cset	w10, ne  // ne = any
  411bd4:	tbnz	w10, #0, 411bec <sqrt@plt+0xfe5c>
  411bd8:	ldur	d0, [x29, #-24]
  411bdc:	fcmp	d0, #0.0
  411be0:	cset	w8, ne  // ne = any
  411be4:	tbnz	w8, #0, 411bec <sqrt@plt+0xfe5c>
  411be8:	b	411bfc <sqrt@plt+0xfe6c>
  411bec:	ldur	d0, [x29, #-24]
  411bf0:	ldur	d1, [x29, #-32]
  411bf4:	bl	401b20 <atan2@plt>
  411bf8:	stur	d0, [x29, #-16]
  411bfc:	ldr	x8, [sp, #48]
  411c00:	ldr	x9, [x8, #32]
  411c04:	cbz	x9, 411cb0 <sqrt@plt+0xff20>
  411c08:	ldr	x8, [sp, #56]
  411c0c:	ldr	x9, [x8]
  411c10:	ldr	x10, [sp, #48]
  411c14:	ldr	x1, [x10, #80]
  411c18:	mov	x0, x10
  411c1c:	str	x9, [sp, #32]
  411c20:	str	x1, [sp, #24]
  411c24:	bl	4118c0 <sqrt@plt+0xfb30>
  411c28:	ldr	x8, [sp, #32]
  411c2c:	ldr	x9, [x8]
  411c30:	ldr	x9, [x9, #112]
  411c34:	str	x0, [sp, #16]
  411c38:	mov	x0, x8
  411c3c:	ldr	x1, [sp, #24]
  411c40:	ldr	x2, [sp, #16]
  411c44:	blr	x9
  411c48:	ldr	x8, [sp, #56]
  411c4c:	ldr	x9, [x8]
  411c50:	ldr	x10, [sp, #48]
  411c54:	ldr	x11, [x10]
  411c58:	ldr	x11, [x11, #128]
  411c5c:	mov	x0, x10
  411c60:	str	x9, [sp, #8]
  411c64:	blr	x11
  411c68:	add	x1, sp, #0x40
  411c6c:	str	d0, [sp, #64]
  411c70:	str	d1, [sp, #72]
  411c74:	ldr	x8, [sp, #48]
  411c78:	ldr	x2, [x8, #32]
  411c7c:	ldr	w3, [x8, #24]
  411c80:	ldur	d0, [x29, #-16]
  411c84:	ldr	x9, [sp, #8]
  411c88:	ldr	x10, [x9]
  411c8c:	ldr	x10, [x10, #40]
  411c90:	mov	x0, x9
  411c94:	blr	x10
  411c98:	ldr	x8, [sp, #56]
  411c9c:	ldr	x9, [x8]
  411ca0:	ldr	x10, [x9]
  411ca4:	ldr	x10, [x10, #120]
  411ca8:	mov	x0, x9
  411cac:	blr	x10
  411cb0:	ldp	x29, x30, [sp, #144]
  411cb4:	add	sp, sp, #0xa0
  411cb8:	ret
  411cbc:	sub	sp, sp, #0x40
  411cc0:	stp	x29, x30, [sp, #48]
  411cc4:	add	x29, sp, #0x30
  411cc8:	adrp	x8, 428000 <_ZdlPvm@@Base+0x5948>
  411ccc:	add	x8, x8, #0x898
  411cd0:	add	x8, x8, #0x10
  411cd4:	stur	x0, [x29, #-8]
  411cd8:	ldur	x9, [x29, #-8]
  411cdc:	str	x8, [x9]
  411ce0:	ldr	x8, [x9, #32]
  411ce4:	stur	x9, [x29, #-16]
  411ce8:	cbz	x8, 411d64 <sqrt@plt+0xffd4>
  411cec:	ldur	x8, [x29, #-16]
  411cf0:	ldr	x9, [x8, #32]
  411cf4:	str	x9, [sp, #24]
  411cf8:	cbz	x9, 411d64 <sqrt@plt+0xffd4>
  411cfc:	mov	x8, #0xfffffffffffffff8    	// #-8
  411d00:	ldr	x9, [sp, #24]
  411d04:	add	x0, x9, x8
  411d08:	ldur	x8, [x9, #-8]
  411d0c:	mov	x10, #0x20                  	// #32
  411d10:	mul	x8, x10, x8
  411d14:	add	x8, x9, x8
  411d18:	cmp	x9, x8
  411d1c:	str	x0, [sp, #16]
  411d20:	str	x8, [sp, #8]
  411d24:	b.eq	411d5c <sqrt@plt+0xffcc>  // b.none
  411d28:	ldr	x8, [sp, #8]
  411d2c:	mov	x9, #0xffffffffffffffe0    	// #-32
  411d30:	add	x8, x8, x9
  411d34:	mov	x0, x8
  411d38:	adrp	x9, 411000 <sqrt@plt+0xf270>
  411d3c:	add	x9, x9, #0x6d8
  411d40:	str	x8, [sp]
  411d44:	blr	x9
  411d48:	ldr	x8, [sp]
  411d4c:	ldr	x9, [sp, #24]
  411d50:	cmp	x8, x9
  411d54:	str	x8, [sp, #8]
  411d58:	b.ne	411d28 <sqrt@plt+0xff98>  // b.any
  411d5c:	ldr	x0, [sp, #16]
  411d60:	bl	401c10 <_ZdaPv@plt>
  411d64:	ldur	x0, [x29, #-16]
  411d68:	bl	410a20 <sqrt@plt+0xec90>
  411d6c:	ldp	x29, x30, [sp, #48]
  411d70:	add	sp, sp, #0x40
  411d74:	ret
  411d78:	sub	sp, sp, #0x10
  411d7c:	str	x0, [sp, #8]
  411d80:	brk	#0x1
  411d84:	sub	sp, sp, #0x50
  411d88:	stp	x29, x30, [sp, #64]
  411d8c:	add	x29, sp, #0x40
  411d90:	adrp	x8, 428000 <_ZdlPvm@@Base+0x5948>
  411d94:	add	x8, x8, #0x988
  411d98:	add	x8, x8, #0x10
  411d9c:	adrp	x9, 410000 <sqrt@plt+0xe270>
  411da0:	add	x9, x9, #0x334
  411da4:	stur	x0, [x29, #-8]
  411da8:	stur	x1, [x29, #-16]
  411dac:	ldur	x10, [x29, #-8]
  411db0:	mov	x0, x10
  411db4:	str	x8, [sp, #24]
  411db8:	str	x9, [sp, #16]
  411dbc:	str	x10, [sp, #8]
  411dc0:	bl	411700 <sqrt@plt+0xf970>
  411dc4:	ldr	x8, [sp, #24]
  411dc8:	ldr	x9, [sp, #8]
  411dcc:	str	x8, [x9]
  411dd0:	add	x0, x9, #0x58
  411dd4:	ldr	x10, [sp, #16]
  411dd8:	blr	x10
  411ddc:	b	411de0 <sqrt@plt+0x10050>
  411de0:	ldur	x8, [x29, #-16]
  411de4:	ldr	q0, [x8]
  411de8:	ldr	x8, [sp, #8]
  411dec:	stur	q0, [x8, #104]
  411df0:	ldp	x29, x30, [sp, #64]
  411df4:	add	sp, sp, #0x50
  411df8:	ret
  411dfc:	stur	x0, [x29, #-24]
  411e00:	stur	w1, [x29, #-28]
  411e04:	ldr	x0, [sp, #8]
  411e08:	bl	411cbc <sqrt@plt+0xff2c>
  411e0c:	ldur	x0, [x29, #-24]
  411e10:	bl	401d10 <_Unwind_Resume@plt>
  411e14:	sub	sp, sp, #0xb0
  411e18:	stp	x29, x30, [sp, #160]
  411e1c:	add	x29, sp, #0xa0
  411e20:	fmov	d0, #2.000000000000000000e+00
  411e24:	sub	x8, x29, #0x20
  411e28:	sub	x9, x29, #0x30
  411e2c:	sub	x10, x29, #0x40
  411e30:	add	x11, sp, #0x50
  411e34:	stur	x0, [x29, #-8]
  411e38:	stur	x1, [x29, #-16]
  411e3c:	ldur	x12, [x29, #-8]
  411e40:	ldur	x0, [x29, #-16]
  411e44:	add	x13, x12, #0x58
  411e48:	add	x14, x12, #0x68
  411e4c:	str	x0, [sp, #72]
  411e50:	mov	x0, x14
  411e54:	str	d0, [sp, #64]
  411e58:	str	x8, [sp, #56]
  411e5c:	str	x9, [sp, #48]
  411e60:	str	x10, [sp, #40]
  411e64:	str	x11, [sp, #32]
  411e68:	str	x12, [sp, #24]
  411e6c:	str	x13, [sp, #16]
  411e70:	bl	410250 <sqrt@plt+0xe4c0>
  411e74:	stur	d0, [x29, #-48]
  411e78:	stur	d1, [x29, #-40]
  411e7c:	ldr	x0, [sp, #16]
  411e80:	ldr	x1, [sp, #48]
  411e84:	bl	4101ec <sqrt@plt+0xe45c>
  411e88:	stur	d0, [x29, #-32]
  411e8c:	stur	d1, [x29, #-24]
  411e90:	ldr	x0, [sp, #72]
  411e94:	ldr	x1, [sp, #56]
  411e98:	bl	410ad8 <sqrt@plt+0xed48>
  411e9c:	ldur	x0, [x29, #-16]
  411ea0:	ldr	x8, [sp, #24]
  411ea4:	add	x9, x8, #0x58
  411ea8:	add	x10, x8, #0x68
  411eac:	str	x0, [sp, #8]
  411eb0:	mov	x0, x10
  411eb4:	ldr	d0, [sp, #64]
  411eb8:	str	x9, [sp]
  411ebc:	bl	410250 <sqrt@plt+0xe4c0>
  411ec0:	str	d0, [sp, #80]
  411ec4:	str	d1, [sp, #88]
  411ec8:	ldr	x0, [sp]
  411ecc:	ldr	x1, [sp, #32]
  411ed0:	bl	41058c <sqrt@plt+0xe7fc>
  411ed4:	stur	d0, [x29, #-64]
  411ed8:	stur	d1, [x29, #-56]
  411edc:	ldr	x0, [sp, #8]
  411ee0:	ldr	x1, [sp, #40]
  411ee4:	bl	410ad8 <sqrt@plt+0xed48>
  411ee8:	ldp	x29, x30, [sp, #160]
  411eec:	add	sp, sp, #0xb0
  411ef0:	ret
  411ef4:	sub	sp, sp, #0x20
  411ef8:	stp	x29, x30, [sp, #16]
  411efc:	add	x29, sp, #0x10
  411f00:	str	x0, [sp, #8]
  411f04:	str	x1, [sp]
  411f08:	ldr	x8, [sp, #8]
  411f0c:	ldr	x1, [sp]
  411f10:	add	x0, x8, #0x58
  411f14:	bl	41043c <sqrt@plt+0xe6ac>
  411f18:	ldp	x29, x30, [sp, #16]
  411f1c:	add	sp, sp, #0x20
  411f20:	ret
  411f24:	sub	sp, sp, #0x50
  411f28:	stp	x29, x30, [sp, #64]
  411f2c:	add	x29, sp, #0x40
  411f30:	adrp	x8, 428000 <_ZdlPvm@@Base+0x5948>
  411f34:	add	x8, x8, #0xa78
  411f38:	add	x8, x8, #0x10
  411f3c:	fmov	d0, #-1.000000000000000000e+00
  411f40:	fmov	d1, xzr
  411f44:	mov	x9, xzr
  411f48:	stur	x0, [x29, #-8]
  411f4c:	stur	x1, [x29, #-16]
  411f50:	ldur	x10, [x29, #-8]
  411f54:	ldur	x1, [x29, #-16]
  411f58:	mov	x0, x10
  411f5c:	stur	x8, [x29, #-24]
  411f60:	str	d0, [sp, #32]
  411f64:	str	d1, [sp, #24]
  411f68:	str	x9, [sp, #16]
  411f6c:	str	x10, [sp, #8]
  411f70:	bl	411d84 <sqrt@plt+0xfff4>
  411f74:	ldur	x8, [x29, #-24]
  411f78:	ldr	x9, [sp, #8]
  411f7c:	str	x8, [x9]
  411f80:	ldr	d0, [sp, #32]
  411f84:	str	d0, [x9, #120]
  411f88:	ldr	d1, [sp, #24]
  411f8c:	str	d1, [x9, #128]
  411f90:	str	d1, [x9, #136]
  411f94:	ldr	x10, [sp, #16]
  411f98:	str	x10, [x9, #144]
  411f9c:	ldp	x29, x30, [sp, #64]
  411fa0:	add	sp, sp, #0x50
  411fa4:	ret
  411fa8:	sub	sp, sp, #0x30
  411fac:	stp	x29, x30, [sp, #32]
  411fb0:	add	x29, sp, #0x20
  411fb4:	mov	w1, #0x2dc                 	// #732
  411fb8:	adrp	x2, 429000 <_ZdlPvm@@Base+0x6948>
  411fbc:	add	x2, x2, #0x6df
  411fc0:	stur	x0, [x29, #-8]
  411fc4:	str	d0, [sp, #16]
  411fc8:	ldur	x8, [x29, #-8]
  411fcc:	ldr	d0, [sp, #16]
  411fd0:	fcmp	d0, #0.0
  411fd4:	cset	w9, ge  // ge = tcont
  411fd8:	and	w0, w9, #0x1
  411fdc:	str	x8, [sp, #8]
  411fe0:	bl	407f78 <sqrt@plt+0x61e8>
  411fe4:	ldr	x8, [sp, #16]
  411fe8:	ldr	x10, [sp, #8]
  411fec:	str	x8, [x10, #120]
  411ff0:	ldp	x29, x30, [sp, #32]
  411ff4:	add	sp, sp, #0x30
  411ff8:	ret
  411ffc:	sub	sp, sp, #0x10
  412000:	str	x0, [sp, #8]
  412004:	str	d0, [sp]
  412008:	ldr	x8, [sp, #8]
  41200c:	ldr	x9, [sp]
  412010:	str	x9, [x8, #128]
  412014:	add	sp, sp, #0x10
  412018:	ret
  41201c:	sub	sp, sp, #0x10
  412020:	str	x0, [sp, #8]
  412024:	str	d0, [sp]
  412028:	ldr	x8, [sp, #8]
  41202c:	ldr	x9, [sp]
  412030:	str	x9, [x8, #136]
  412034:	add	sp, sp, #0x10
  412038:	ret
  41203c:	sub	sp, sp, #0x30
  412040:	stp	x29, x30, [sp, #32]
  412044:	add	x29, sp, #0x20
  412048:	stur	x0, [x29, #-8]
  41204c:	str	x1, [sp, #16]
  412050:	ldur	x8, [x29, #-8]
  412054:	ldr	x0, [sp, #16]
  412058:	str	x8, [sp, #8]
  41205c:	bl	4239a0 <_ZdlPvm@@Base+0x12e8>
  412060:	ldr	x8, [sp, #8]
  412064:	str	x0, [x8, #144]
  412068:	ldp	x29, x30, [sp, #32]
  41206c:	add	sp, sp, #0x30
  412070:	ret
  412074:	sub	sp, sp, #0x50
  412078:	stp	x29, x30, [sp, #64]
  41207c:	add	x29, sp, #0x40
  412080:	adrp	x8, 428000 <_ZdlPvm@@Base+0x5948>
  412084:	add	x8, x8, #0xb68
  412088:	add	x8, x8, #0x10
  41208c:	stur	x0, [x29, #-8]
  412090:	stur	x1, [x29, #-16]
  412094:	stur	d0, [x29, #-24]
  412098:	ldur	x9, [x29, #-8]
  41209c:	ldur	x1, [x29, #-16]
  4120a0:	mov	x0, x9
  4120a4:	str	x8, [sp, #32]
  4120a8:	str	x9, [sp, #24]
  4120ac:	bl	411f24 <sqrt@plt+0x10194>
  4120b0:	ldr	x8, [sp, #32]
  4120b4:	ldr	x9, [sp, #24]
  4120b8:	str	x8, [x9]
  4120bc:	ldr	d0, [x9, #104]
  4120c0:	fcmp	d0, #0.0
  4120c4:	cset	w10, gt
  4120c8:	tbnz	w10, #0, 4120d0 <sqrt@plt+0x10340>
  4120cc:	b	4120dc <sqrt@plt+0x1034c>
  4120d0:	ldur	x8, [x29, #-24]
  4120d4:	str	x8, [sp, #16]
  4120d8:	b	4120ec <sqrt@plt+0x1035c>
  4120dc:	ldur	d0, [x29, #-24]
  4120e0:	fneg	d0, d0
  4120e4:	fmov	x8, d0
  4120e8:	str	x8, [sp, #16]
  4120ec:	ldr	x8, [sp, #16]
  4120f0:	ldr	x9, [sp, #24]
  4120f4:	str	x8, [x9, #152]
  4120f8:	ldr	d0, [x9, #112]
  4120fc:	fcmp	d0, #0.0
  412100:	cset	w10, gt
  412104:	tbnz	w10, #0, 41210c <sqrt@plt+0x1037c>
  412108:	b	412118 <sqrt@plt+0x10388>
  41210c:	ldur	x8, [x29, #-24]
  412110:	str	x8, [sp, #8]
  412114:	b	412128 <sqrt@plt+0x10398>
  412118:	ldur	d0, [x29, #-24]
  41211c:	fneg	d0, d0
  412120:	fmov	x8, d0
  412124:	str	x8, [sp, #8]
  412128:	ldr	x8, [sp, #8]
  41212c:	ldr	x9, [sp, #24]
  412130:	str	x8, [x9, #160]
  412134:	ldp	x29, x30, [sp, #64]
  412138:	add	sp, sp, #0x50
  41213c:	ret
  412140:	sub	sp, sp, #0x30
  412144:	stp	x29, x30, [sp, #32]
  412148:	add	x29, sp, #0x20
  41214c:	fmov	d0, #2.000000000000000000e+00
  412150:	mov	x8, #0x8868                	// #34920
  412154:	movk	x8, #0x3301, lsl #16
  412158:	movk	x8, #0xbec3, lsl #32
  41215c:	movk	x8, #0x3fd2, lsl #48
  412160:	fmov	d1, x8
  412164:	adrp	x8, 410000 <sqrt@plt+0xe270>
  412168:	add	x8, x8, #0x354
  41216c:	add	x9, sp, #0x10
  412170:	str	x0, [sp, #8]
  412174:	ldr	x10, [sp, #8]
  412178:	ldr	d2, [x10, #88]
  41217c:	ldr	d3, [x10, #104]
  412180:	fdiv	d3, d3, d0
  412184:	fadd	d2, d2, d3
  412188:	ldr	d3, [x10, #152]
  41218c:	fmul	d3, d1, d3
  412190:	fsub	d2, d2, d3
  412194:	ldr	d3, [x10, #96]
  412198:	ldr	d4, [x10, #112]
  41219c:	fdiv	d0, d4, d0
  4121a0:	fadd	d0, d3, d0
  4121a4:	ldr	d3, [x10, #160]
  4121a8:	fmul	d1, d1, d3
  4121ac:	fsub	d1, d0, d1
  4121b0:	mov	x0, x9
  4121b4:	mov	v0.16b, v2.16b
  4121b8:	blr	x8
  4121bc:	ldr	d0, [sp, #16]
  4121c0:	ldr	d1, [sp, #24]
  4121c4:	ldp	x29, x30, [sp, #32]
  4121c8:	add	sp, sp, #0x30
  4121cc:	ret
  4121d0:	sub	sp, sp, #0x30
  4121d4:	stp	x29, x30, [sp, #32]
  4121d8:	add	x29, sp, #0x20
  4121dc:	fmov	d0, #2.000000000000000000e+00
  4121e0:	mov	x8, #0x8868                	// #34920
  4121e4:	movk	x8, #0x3301, lsl #16
  4121e8:	movk	x8, #0xbec3, lsl #32
  4121ec:	movk	x8, #0x3fd2, lsl #48
  4121f0:	fmov	d1, x8
  4121f4:	adrp	x8, 410000 <sqrt@plt+0xe270>
  4121f8:	add	x8, x8, #0x354
  4121fc:	add	x9, sp, #0x10
  412200:	str	x0, [sp, #8]
  412204:	ldr	x10, [sp, #8]
  412208:	ldr	d2, [x10, #88]
  41220c:	ldr	d3, [x10, #104]
  412210:	fdiv	d3, d3, d0
  412214:	fsub	d2, d2, d3
  412218:	ldr	d3, [x10, #152]
  41221c:	fmul	d3, d1, d3
  412220:	fadd	d2, d2, d3
  412224:	ldr	d3, [x10, #96]
  412228:	ldr	d4, [x10, #112]
  41222c:	fdiv	d0, d4, d0
  412230:	fadd	d0, d3, d0
  412234:	ldr	d3, [x10, #160]
  412238:	fmul	d1, d1, d3
  41223c:	fsub	d1, d0, d1
  412240:	mov	x0, x9
  412244:	mov	v0.16b, v2.16b
  412248:	blr	x8
  41224c:	ldr	d0, [sp, #16]
  412250:	ldr	d1, [sp, #24]
  412254:	ldp	x29, x30, [sp, #32]
  412258:	add	sp, sp, #0x30
  41225c:	ret
  412260:	sub	sp, sp, #0x30
  412264:	stp	x29, x30, [sp, #32]
  412268:	add	x29, sp, #0x20
  41226c:	fmov	d0, #2.000000000000000000e+00
  412270:	mov	x8, #0x8868                	// #34920
  412274:	movk	x8, #0x3301, lsl #16
  412278:	movk	x8, #0xbec3, lsl #32
  41227c:	movk	x8, #0x3fd2, lsl #48
  412280:	fmov	d1, x8
  412284:	adrp	x8, 410000 <sqrt@plt+0xe270>
  412288:	add	x8, x8, #0x354
  41228c:	add	x9, sp, #0x10
  412290:	str	x0, [sp, #8]
  412294:	ldr	x10, [sp, #8]
  412298:	ldr	d2, [x10, #88]
  41229c:	ldr	d3, [x10, #104]
  4122a0:	fdiv	d3, d3, d0
  4122a4:	fadd	d2, d2, d3
  4122a8:	ldr	d3, [x10, #152]
  4122ac:	fmul	d3, d1, d3
  4122b0:	fsub	d2, d2, d3
  4122b4:	ldr	d3, [x10, #96]
  4122b8:	ldr	d4, [x10, #112]
  4122bc:	fdiv	d0, d4, d0
  4122c0:	fsub	d0, d3, d0
  4122c4:	ldr	d3, [x10, #160]
  4122c8:	fmul	d1, d1, d3
  4122cc:	fadd	d1, d0, d1
  4122d0:	mov	x0, x9
  4122d4:	mov	v0.16b, v2.16b
  4122d8:	blr	x8
  4122dc:	ldr	d0, [sp, #16]
  4122e0:	ldr	d1, [sp, #24]
  4122e4:	ldp	x29, x30, [sp, #32]
  4122e8:	add	sp, sp, #0x30
  4122ec:	ret
  4122f0:	sub	sp, sp, #0x30
  4122f4:	stp	x29, x30, [sp, #32]
  4122f8:	add	x29, sp, #0x20
  4122fc:	fmov	d0, #2.000000000000000000e+00
  412300:	mov	x8, #0x8868                	// #34920
  412304:	movk	x8, #0x3301, lsl #16
  412308:	movk	x8, #0xbec3, lsl #32
  41230c:	movk	x8, #0x3fd2, lsl #48
  412310:	fmov	d1, x8
  412314:	adrp	x8, 410000 <sqrt@plt+0xe270>
  412318:	add	x8, x8, #0x354
  41231c:	add	x9, sp, #0x10
  412320:	str	x0, [sp, #8]
  412324:	ldr	x10, [sp, #8]
  412328:	ldr	d2, [x10, #88]
  41232c:	ldr	d3, [x10, #104]
  412330:	fdiv	d3, d3, d0
  412334:	fsub	d2, d2, d3
  412338:	ldr	d3, [x10, #152]
  41233c:	fmul	d3, d1, d3
  412340:	fadd	d2, d2, d3
  412344:	ldr	d3, [x10, #96]
  412348:	ldr	d4, [x10, #112]
  41234c:	fdiv	d0, d4, d0
  412350:	fsub	d0, d3, d0
  412354:	ldr	d3, [x10, #160]
  412358:	fmul	d1, d1, d3
  41235c:	fadd	d1, d0, d1
  412360:	mov	x0, x9
  412364:	mov	v0.16b, v2.16b
  412368:	blr	x8
  41236c:	ldr	d0, [sp, #16]
  412370:	ldr	d1, [sp, #24]
  412374:	ldp	x29, x30, [sp, #32]
  412378:	add	sp, sp, #0x30
  41237c:	ret
  412380:	sub	sp, sp, #0x1b0
  412384:	stp	x29, x30, [sp, #400]
  412388:	str	x28, [sp, #416]
  41238c:	add	x29, sp, #0x190
  412390:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  412394:	add	x8, x8, #0xb8
  412398:	adrp	x9, 410000 <sqrt@plt+0xe270>
  41239c:	add	x9, x9, #0x354
  4123a0:	stur	x0, [x29, #-8]
  4123a4:	ldur	x10, [x29, #-8]
  4123a8:	ldr	w11, [x10, #48]
  4123ac:	str	x8, [sp, #152]
  4123b0:	str	x9, [sp, #144]
  4123b4:	str	x10, [sp, #136]
  4123b8:	cbnz	w11, 4123e4 <sqrt@plt+0x10654>
  4123bc:	ldr	x8, [sp, #136]
  4123c0:	ldr	d0, [x8, #120]
  4123c4:	fcmp	d0, #0.0
  4123c8:	cset	w9, mi  // mi = first
  4123cc:	tbnz	w9, #0, 4123d4 <sqrt@plt+0x10644>
  4123d0:	b	4123e4 <sqrt@plt+0x10654>
  4123d4:	ldr	x8, [sp, #136]
  4123d8:	ldr	x9, [x8, #144]
  4123dc:	cbnz	x9, 4123e4 <sqrt@plt+0x10654>
  4123e0:	b	412684 <sqrt@plt+0x108f4>
  4123e4:	ldr	x8, [sp, #152]
  4123e8:	ldr	x9, [x8]
  4123ec:	ldr	x10, [sp, #136]
  4123f0:	ldr	x1, [x10, #144]
  4123f4:	mov	x0, x10
  4123f8:	str	x9, [sp, #128]
  4123fc:	str	x1, [sp, #120]
  412400:	bl	4118c0 <sqrt@plt+0xfb30>
  412404:	ldr	x8, [sp, #128]
  412408:	ldr	x9, [x8]
  41240c:	ldr	x9, [x9, #112]
  412410:	str	x0, [sp, #112]
  412414:	mov	x0, x8
  412418:	ldr	x1, [sp, #120]
  41241c:	ldr	x2, [sp, #112]
  412420:	blr	x9
  412424:	ldr	x8, [sp, #136]
  412428:	ldr	d0, [x8, #152]
  41242c:	fcmp	d0, #0.0
  412430:	cset	w11, eq  // eq = none
  412434:	tbnz	w11, #0, 41243c <sqrt@plt+0x106ac>
  412438:	b	41260c <sqrt@plt+0x1087c>
  41243c:	ldr	x8, [sp, #136]
  412440:	add	x0, x8, #0x68
  412444:	fmov	d0, #2.000000000000000000e+00
  412448:	bl	410250 <sqrt@plt+0xe4c0>
  41244c:	stur	d0, [x29, #-24]
  412450:	stur	d1, [x29, #-16]
  412454:	sub	x8, x29, #0x60
  412458:	add	x9, x8, #0x40
  41245c:	str	x9, [sp, #104]
  412460:	str	x8, [sp, #96]
  412464:	ldr	x8, [sp, #96]
  412468:	mov	x0, x8
  41246c:	adrp	x9, 410000 <sqrt@plt+0xe270>
  412470:	add	x9, x9, #0x334
  412474:	str	x8, [sp, #88]
  412478:	blr	x9
  41247c:	ldr	x8, [sp, #88]
  412480:	add	x9, x8, #0x10
  412484:	ldr	x10, [sp, #104]
  412488:	cmp	x9, x10
  41248c:	str	x9, [sp, #96]
  412490:	b.ne	412464 <sqrt@plt+0x106d4>  // b.any
  412494:	ldr	x8, [sp, #136]
  412498:	add	x0, x8, #0x58
  41249c:	ldur	d0, [x29, #-24]
  4124a0:	ldur	d1, [x29, #-16]
  4124a4:	ldr	d2, [x8, #136]
  4124a8:	fsub	d1, d1, d2
  4124ac:	fneg	d1, d1
  4124b0:	sub	x9, x29, #0x80
  4124b4:	str	x0, [sp, #80]
  4124b8:	mov	x0, x9
  4124bc:	ldr	x10, [sp, #144]
  4124c0:	str	x9, [sp, #72]
  4124c4:	blr	x10
  4124c8:	ldr	x0, [sp, #80]
  4124cc:	ldr	x1, [sp, #72]
  4124d0:	bl	41058c <sqrt@plt+0xe7fc>
  4124d4:	stur	d0, [x29, #-112]
  4124d8:	stur	d1, [x29, #-104]
  4124dc:	ldur	q3, [x29, #-112]
  4124e0:	sub	x1, x29, #0x60
  4124e4:	stur	q3, [x29, #-96]
  4124e8:	ldr	x8, [sp, #136]
  4124ec:	add	x0, x8, #0x58
  4124f0:	ldur	d0, [x29, #-24]
  4124f4:	ldr	d1, [x8, #128]
  4124f8:	fadd	d0, d0, d1
  4124fc:	ldur	d1, [x29, #-16]
  412500:	ldr	d2, [x8, #136]
  412504:	fadd	d1, d1, d2
  412508:	sub	x9, x29, #0xa0
  41250c:	str	x0, [sp, #64]
  412510:	mov	x0, x9
  412514:	ldr	x10, [sp, #144]
  412518:	str	x1, [sp, #56]
  41251c:	str	x9, [sp, #48]
  412520:	blr	x10
  412524:	ldr	x0, [sp, #64]
  412528:	ldr	x1, [sp, #48]
  41252c:	bl	41058c <sqrt@plt+0xe7fc>
  412530:	stur	d0, [x29, #-144]
  412534:	stur	d1, [x29, #-136]
  412538:	ldur	q3, [x29, #-144]
  41253c:	stur	q3, [x29, #-80]
  412540:	ldr	x8, [sp, #136]
  412544:	add	x0, x8, #0x58
  412548:	ldur	d0, [x29, #-24]
  41254c:	ldr	d1, [x8, #128]
  412550:	fsub	d0, d0, d1
  412554:	fneg	d0, d0
  412558:	ldur	d1, [x29, #-16]
  41255c:	sub	x9, x29, #0xc0
  412560:	str	x0, [sp, #40]
  412564:	mov	x0, x9
  412568:	ldr	x10, [sp, #144]
  41256c:	str	x9, [sp, #32]
  412570:	blr	x10
  412574:	ldr	x0, [sp, #40]
  412578:	ldr	x1, [sp, #32]
  41257c:	bl	41058c <sqrt@plt+0xe7fc>
  412580:	stur	d0, [x29, #-176]
  412584:	stur	d1, [x29, #-168]
  412588:	ldur	q3, [x29, #-176]
  41258c:	stur	q3, [x29, #-64]
  412590:	ldr	x8, [sp, #136]
  412594:	add	x0, x8, #0x58
  412598:	ldur	d0, [x29, #-24]
  41259c:	fneg	d0, d0
  4125a0:	ldur	d1, [x29, #-16]
  4125a4:	fneg	d1, d1
  4125a8:	add	x9, sp, #0xb0
  4125ac:	str	x0, [sp, #24]
  4125b0:	mov	x0, x9
  4125b4:	ldr	x10, [sp, #144]
  4125b8:	str	x9, [sp, #16]
  4125bc:	blr	x10
  4125c0:	ldr	x0, [sp, #24]
  4125c4:	ldr	x1, [sp, #16]
  4125c8:	bl	41058c <sqrt@plt+0xe7fc>
  4125cc:	str	d0, [sp, #192]
  4125d0:	str	d1, [sp, #200]
  4125d4:	ldr	q3, [sp, #192]
  4125d8:	stur	q3, [x29, #-48]
  4125dc:	ldr	x8, [sp, #152]
  4125e0:	ldr	x9, [x8]
  4125e4:	ldr	x10, [sp, #136]
  4125e8:	add	x3, x10, #0x30
  4125ec:	ldr	d0, [x10, #120]
  4125f0:	ldr	x11, [x9]
  4125f4:	ldr	x11, [x11, #56]
  4125f8:	mov	x0, x9
  4125fc:	ldr	x1, [sp, #56]
  412600:	mov	w2, #0x4                   	// #4
  412604:	blr	x11
  412608:	b	41266c <sqrt@plt+0x108dc>
  41260c:	ldr	x8, [sp, #136]
  412610:	ldr	d0, [x8, #104]
  412614:	fabs	d0, d0
  412618:	ldr	d1, [x8, #112]
  41261c:	fabs	d1, d1
  412620:	add	x9, sp, #0xa0
  412624:	mov	x0, x9
  412628:	ldr	x10, [sp, #144]
  41262c:	str	x9, [sp, #8]
  412630:	blr	x10
  412634:	ldr	x8, [sp, #152]
  412638:	ldr	x9, [x8]
  41263c:	ldr	x10, [sp, #136]
  412640:	add	x1, x10, #0x58
  412644:	ldr	d0, [x10, #152]
  412648:	fabs	d0, d0
  41264c:	add	x3, x10, #0x30
  412650:	ldr	d1, [x10, #120]
  412654:	ldr	x4, [x10, #144]
  412658:	ldr	x11, [x9]
  41265c:	ldr	x11, [x11, #88]
  412660:	mov	x0, x9
  412664:	ldr	x2, [sp, #8]
  412668:	blr	x11
  41266c:	ldr	x8, [sp, #152]
  412670:	ldr	x9, [x8]
  412674:	ldr	x10, [x9]
  412678:	ldr	x10, [x10, #120]
  41267c:	mov	x0, x9
  412680:	blr	x10
  412684:	ldr	x28, [sp, #416]
  412688:	ldp	x29, x30, [sp, #400]
  41268c:	add	sp, sp, #0x1b0
  412690:	ret
  412694:	sub	sp, sp, #0x70
  412698:	stp	x29, x30, [sp, #96]
  41269c:	add	x29, sp, #0x60
  4126a0:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  4126a4:	add	x8, x8, #0xf8
  4126a8:	stur	x0, [x29, #-8]
  4126ac:	stur	x1, [x29, #-16]
  4126b0:	stur	x2, [x29, #-24]
  4126b4:	ldur	x9, [x29, #-8]
  4126b8:	ldr	x10, [x9]
  4126bc:	and	x10, x10, #0x1000
  4126c0:	str	x8, [sp, #24]
  4126c4:	str	x9, [sp, #16]
  4126c8:	cbnz	x10, 412714 <sqrt@plt+0x10984>
  4126cc:	ldr	x8, [sp, #16]
  4126d0:	ldr	x9, [x8]
  4126d4:	and	x9, x9, #0x100
  4126d8:	cbz	x9, 412700 <sqrt@plt+0x10970>
  4126dc:	ldr	x8, [sp, #24]
  4126e0:	ldr	w9, [x8]
  4126e4:	cbz	w9, 412700 <sqrt@plt+0x10970>
  4126e8:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  4126ec:	add	x8, x8, #0xe0
  4126f0:	ldr	x8, [x8]
  4126f4:	ldr	x9, [sp, #16]
  4126f8:	str	x8, [x9, #128]
  4126fc:	b	412714 <sqrt@plt+0x10984>
  412700:	ldr	x8, [sp, #16]
  412704:	add	x1, x8, #0x80
  412708:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  41270c:	add	x0, x0, #0x69d
  412710:	bl	407724 <sqrt@plt+0x5994>
  412714:	ldr	x8, [sp, #16]
  412718:	ldr	x9, [x8]
  41271c:	and	x9, x9, #0x2000
  412720:	cbnz	x9, 41276c <sqrt@plt+0x109dc>
  412724:	ldr	x8, [sp, #16]
  412728:	ldr	x9, [x8]
  41272c:	and	x9, x9, #0x100
  412730:	cbz	x9, 412758 <sqrt@plt+0x109c8>
  412734:	ldr	x8, [sp, #24]
  412738:	ldr	w9, [x8]
  41273c:	cbz	w9, 412758 <sqrt@plt+0x109c8>
  412740:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  412744:	add	x8, x8, #0xe8
  412748:	ldr	x8, [x8]
  41274c:	ldr	x9, [sp, #16]
  412750:	str	x8, [x9, #144]
  412754:	b	41276c <sqrt@plt+0x109dc>
  412758:	ldr	x8, [sp, #16]
  41275c:	add	x1, x8, #0x90
  412760:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  412764:	add	x0, x0, #0x6a3
  412768:	bl	407724 <sqrt@plt+0x5994>
  41276c:	ldr	x8, [sp, #16]
  412770:	ldr	x9, [x8]
  412774:	and	x9, x9, #0x4000
  412778:	cbnz	x9, 4127c4 <sqrt@plt+0x10a34>
  41277c:	ldr	x8, [sp, #16]
  412780:	ldr	x9, [x8]
  412784:	and	x9, x9, #0x100
  412788:	cbz	x9, 4127b0 <sqrt@plt+0x10a20>
  41278c:	ldr	x8, [sp, #24]
  412790:	ldr	w9, [x8]
  412794:	cbz	w9, 4127b0 <sqrt@plt+0x10a20>
  412798:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  41279c:	add	x8, x8, #0xf0
  4127a0:	ldr	x8, [x8]
  4127a4:	ldr	x9, [sp, #16]
  4127a8:	str	x8, [x9, #136]
  4127ac:	b	4127c4 <sqrt@plt+0x10a34>
  4127b0:	ldr	x8, [sp, #16]
  4127b4:	add	x1, x8, #0x88
  4127b8:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  4127bc:	add	x0, x0, #0x6aa
  4127c0:	bl	407724 <sqrt@plt+0x5994>
  4127c4:	ldr	x8, [sp, #16]
  4127c8:	ldr	x9, [x8, #144]
  4127cc:	adrp	x10, 442000 <stderr@@GLIBC_2.17+0x2430>
  4127d0:	add	x10, x10, #0xe8
  4127d4:	str	x9, [x10]
  4127d8:	ldr	x9, [x8, #128]
  4127dc:	adrp	x10, 442000 <stderr@@GLIBC_2.17+0x2430>
  4127e0:	add	x10, x10, #0xe0
  4127e4:	str	x9, [x10]
  4127e8:	ldr	x9, [x8, #136]
  4127ec:	adrp	x10, 442000 <stderr@@GLIBC_2.17+0x2430>
  4127f0:	add	x10, x10, #0xf0
  4127f4:	str	x9, [x10]
  4127f8:	mov	w11, #0x1                   	// #1
  4127fc:	ldr	x9, [sp, #24]
  412800:	str	w11, [x9]
  412804:	ldr	d0, [x8, #136]
  412808:	fabs	d0, d0
  41280c:	str	d0, [x8, #136]
  412810:	ldr	d0, [x8, #136]
  412814:	fmov	d1, #2.000000000000000000e+00
  412818:	fmul	d0, d0, d1
  41281c:	ldr	d1, [x8, #144]
  412820:	fabs	d1, d1
  412824:	fcmp	d0, d1
  412828:	cset	w11, gt
  41282c:	tbnz	w11, #0, 412834 <sqrt@plt+0x10aa4>
  412830:	b	41284c <sqrt@plt+0x10abc>
  412834:	ldr	x8, [sp, #16]
  412838:	ldr	d0, [x8, #144]
  41283c:	fmov	d1, #2.000000000000000000e+00
  412840:	fdiv	d0, d0, d1
  412844:	fabs	d0, d0
  412848:	str	d0, [x8, #136]
  41284c:	ldr	x8, [sp, #16]
  412850:	ldr	d0, [x8, #136]
  412854:	fmov	d1, #2.000000000000000000e+00
  412858:	fmul	d0, d0, d1
  41285c:	ldr	d1, [x8, #128]
  412860:	fabs	d1, d1
  412864:	fcmp	d0, d1
  412868:	cset	w9, gt
  41286c:	tbnz	w9, #0, 412874 <sqrt@plt+0x10ae4>
  412870:	b	41288c <sqrt@plt+0x10afc>
  412874:	ldr	x8, [sp, #16]
  412878:	ldr	d0, [x8, #128]
  41287c:	fmov	d1, #2.000000000000000000e+00
  412880:	fdiv	d0, d0, d1
  412884:	fabs	d0, d0
  412888:	str	d0, [x8, #136]
  41288c:	mov	x0, #0xa8                  	// #168
  412890:	bl	4225b4 <_Znwm@@Base>
  412894:	ldr	x8, [sp, #16]
  412898:	ldr	d0, [x8, #144]
  41289c:	ldr	d1, [x8, #128]
  4128a0:	add	x9, sp, #0x30
  4128a4:	str	x0, [sp, #8]
  4128a8:	mov	x0, x9
  4128ac:	adrp	x9, 410000 <sqrt@plt+0xe270>
  4128b0:	add	x9, x9, #0x354
  4128b4:	blr	x9
  4128b8:	b	4128bc <sqrt@plt+0x10b2c>
  4128bc:	ldr	x8, [sp, #16]
  4128c0:	ldr	d0, [x8, #136]
  4128c4:	ldr	x0, [sp, #8]
  4128c8:	add	x1, sp, #0x30
  4128cc:	adrp	x9, 412000 <sqrt@plt+0x10270>
  4128d0:	add	x9, x9, #0x74
  4128d4:	blr	x9
  4128d8:	b	4128dc <sqrt@plt+0x10b4c>
  4128dc:	ldr	x8, [sp, #8]
  4128e0:	stur	x8, [x29, #-32]
  4128e4:	ldur	x1, [x29, #-32]
  4128e8:	ldur	x2, [x29, #-16]
  4128ec:	ldur	x3, [x29, #-24]
  4128f0:	ldr	x0, [sp, #16]
  4128f4:	bl	412954 <sqrt@plt+0x10bc4>
  4128f8:	cbnz	w0, 41293c <sqrt@plt+0x10bac>
  4128fc:	ldur	x8, [x29, #-32]
  412900:	str	x8, [sp]
  412904:	cbz	x8, 41291c <sqrt@plt+0x10b8c>
  412908:	ldr	x8, [sp]
  41290c:	ldr	x9, [x8]
  412910:	ldr	x9, [x9, #8]
  412914:	mov	x0, x8
  412918:	blr	x9
  41291c:	mov	x8, xzr
  412920:	stur	x8, [x29, #-32]
  412924:	b	41293c <sqrt@plt+0x10bac>
  412928:	str	x0, [sp, #40]
  41292c:	str	w1, [sp, #36]
  412930:	ldr	x0, [sp, #8]
  412934:	bl	42268c <_ZdlPv@@Base>
  412938:	b	41294c <sqrt@plt+0x10bbc>
  41293c:	ldur	x0, [x29, #-32]
  412940:	ldp	x29, x30, [sp, #96]
  412944:	add	sp, sp, #0x70
  412948:	ret
  41294c:	ldr	x0, [sp, #40]
  412950:	bl	401d10 <_Unwind_Resume@plt>
  412954:	sub	sp, sp, #0xd0
  412958:	stp	x29, x30, [sp, #192]
  41295c:	add	x29, sp, #0xc0
  412960:	adrp	x8, 410000 <sqrt@plt+0xe270>
  412964:	add	x8, x8, #0x334
  412968:	sub	x9, x29, #0x40
  41296c:	sub	x10, x29, #0x50
  412970:	stur	x0, [x29, #-16]
  412974:	stur	x1, [x29, #-24]
  412978:	stur	x2, [x29, #-32]
  41297c:	stur	x3, [x29, #-40]
  412980:	ldur	x11, [x29, #-16]
  412984:	mov	x0, x9
  412988:	str	x8, [sp, #40]
  41298c:	str	x10, [sp, #32]
  412990:	str	x11, [sp, #24]
  412994:	blr	x8
  412998:	ldur	x8, [x29, #-40]
  41299c:	ldr	w12, [x8]
  4129a0:	ldr	x8, [sp, #24]
  4129a4:	str	w12, [x8, #232]
  4129a8:	ldr	x0, [sp, #32]
  4129ac:	ldr	x9, [sp, #40]
  4129b0:	blr	x9
  4129b4:	ldr	x8, [sp, #24]
  4129b8:	ldr	w12, [x8, #232]
  4129bc:	subs	w12, w12, #0x0
  4129c0:	mov	w9, w12
  4129c4:	ubfx	x9, x9, #0, #32
  4129c8:	cmp	x9, #0x3
  4129cc:	str	x9, [sp, #16]
  4129d0:	b.hi	412a84 <sqrt@plt+0x10cf4>  // b.pmore
  4129d4:	adrp	x8, 428000 <_ZdlPvm@@Base+0x5948>
  4129d8:	add	x8, x8, #0x500
  4129dc:	ldr	x11, [sp, #16]
  4129e0:	ldrsw	x10, [x8, x11, lsl #2]
  4129e4:	add	x9, x8, x10
  4129e8:	br	x9
  4129ec:	ldur	x8, [x29, #-24]
  4129f0:	ldr	x9, [x8]
  4129f4:	ldr	x9, [x9, #40]
  4129f8:	mov	x0, x8
  4129fc:	blr	x9
  412a00:	fmov	d1, #2.000000000000000000e+00
  412a04:	fdiv	d0, d0, d1
  412a08:	stur	d0, [x29, #-72]
  412a0c:	b	412a9c <sqrt@plt+0x10d0c>
  412a10:	ldur	x8, [x29, #-24]
  412a14:	ldr	x9, [x8]
  412a18:	ldr	x9, [x9, #40]
  412a1c:	mov	x0, x8
  412a20:	blr	x9
  412a24:	fneg	d0, d0
  412a28:	fmov	d1, #2.000000000000000000e+00
  412a2c:	fdiv	d0, d0, d1
  412a30:	stur	d0, [x29, #-72]
  412a34:	b	412a9c <sqrt@plt+0x10d0c>
  412a38:	ldur	x8, [x29, #-24]
  412a3c:	ldr	x9, [x8]
  412a40:	ldr	x9, [x9, #24]
  412a44:	mov	x0, x8
  412a48:	blr	x9
  412a4c:	fneg	d0, d0
  412a50:	fmov	d1, #2.000000000000000000e+00
  412a54:	fdiv	d0, d0, d1
  412a58:	stur	d0, [x29, #-80]
  412a5c:	b	412a9c <sqrt@plt+0x10d0c>
  412a60:	ldur	x8, [x29, #-24]
  412a64:	ldr	x9, [x8]
  412a68:	ldr	x9, [x9, #24]
  412a6c:	mov	x0, x8
  412a70:	blr	x9
  412a74:	fmov	d1, #2.000000000000000000e+00
  412a78:	fdiv	d0, d0, d1
  412a7c:	stur	d0, [x29, #-80]
  412a80:	b	412a9c <sqrt@plt+0x10d0c>
  412a84:	mov	w8, wzr
  412a88:	mov	w0, w8
  412a8c:	mov	w1, #0x374                 	// #884
  412a90:	adrp	x2, 429000 <_ZdlPvm@@Base+0x6948>
  412a94:	add	x2, x2, #0x6df
  412a98:	bl	407f78 <sqrt@plt+0x61e8>
  412a9c:	ldr	x8, [sp, #24]
  412aa0:	ldr	x9, [x8]
  412aa4:	and	x9, x9, #0x400
  412aa8:	cbz	x9, 412b18 <sqrt@plt+0x10d88>
  412aac:	ldr	x8, [sp, #24]
  412ab0:	ldr	q0, [x8, #80]
  412ab4:	stur	q0, [x29, #-64]
  412ab8:	ldr	x9, [x8]
  412abc:	and	x9, x9, #0x800
  412ac0:	cbz	x9, 412b14 <sqrt@plt+0x10d84>
  412ac4:	ldur	x8, [x29, #-24]
  412ac8:	add	x1, sp, #0x40
  412acc:	str	x8, [sp, #64]
  412ad0:	ldr	x8, [sp, #24]
  412ad4:	ldr	x0, [x8, #112]
  412ad8:	add	x2, sp, #0x58
  412adc:	bl	412b80 <sqrt@plt+0x10df0>
  412ae0:	cbnz	w0, 412aec <sqrt@plt+0x10d5c>
  412ae4:	stur	wzr, [x29, #-4]
  412ae8:	b	412b70 <sqrt@plt+0x10de0>
  412aec:	add	x8, sp, #0x30
  412af0:	mov	x0, x8
  412af4:	add	x1, sp, #0x58
  412af8:	adrp	x9, 410000 <sqrt@plt+0xe270>
  412afc:	add	x9, x9, #0x2ac
  412b00:	str	x8, [sp, #8]
  412b04:	blr	x9
  412b08:	sub	x0, x29, #0x40
  412b0c:	ldr	x1, [sp, #8]
  412b10:	bl	410480 <sqrt@plt+0xe6f0>
  412b14:	b	412b30 <sqrt@plt+0x10da0>
  412b18:	ldur	x8, [x29, #-32]
  412b1c:	ldr	q0, [x8]
  412b20:	sub	x0, x29, #0x40
  412b24:	stur	q0, [x29, #-64]
  412b28:	sub	x1, x29, #0x50
  412b2c:	bl	41043c <sqrt@plt+0xe6ac>
  412b30:	ldur	x8, [x29, #-24]
  412b34:	ldr	x9, [x8]
  412b38:	ldr	x9, [x9, #144]
  412b3c:	mov	x0, x8
  412b40:	sub	x8, x29, #0x40
  412b44:	mov	x1, x8
  412b48:	str	x8, [sp]
  412b4c:	blr	x9
  412b50:	ldr	x0, [sp]
  412b54:	sub	x1, x29, #0x50
  412b58:	bl	41043c <sqrt@plt+0xe6ac>
  412b5c:	ldur	x8, [x29, #-32]
  412b60:	ldur	q0, [x29, #-64]
  412b64:	str	q0, [x8]
  412b68:	mov	w10, #0x1                   	// #1
  412b6c:	stur	w10, [x29, #-4]
  412b70:	ldur	w0, [x29, #-4]
  412b74:	ldp	x29, x30, [sp, #192]
  412b78:	add	sp, sp, #0xd0
  412b7c:	ret
  412b80:	sub	sp, sp, #0xa0
  412b84:	stp	x29, x30, [sp, #144]
  412b88:	add	x29, sp, #0x90
  412b8c:	stur	x0, [x29, #-16]
  412b90:	stur	x1, [x29, #-24]
  412b94:	stur	x2, [x29, #-32]
  412b98:	ldur	x8, [x29, #-16]
  412b9c:	ldr	w9, [x8, #48]
  412ba0:	str	x8, [sp, #32]
  412ba4:	cbz	w9, 412bdc <sqrt@plt+0x10e4c>
  412ba8:	ldr	x8, [sp, #32]
  412bac:	ldr	x9, [x8]
  412bb0:	ldur	x10, [x29, #-32]
  412bb4:	str	x9, [x10, #8]
  412bb8:	ldr	x9, [x8, #8]
  412bbc:	ldur	x10, [x29, #-32]
  412bc0:	str	x9, [x10, #16]
  412bc4:	ldur	x9, [x29, #-32]
  412bc8:	mov	x10, xzr
  412bcc:	str	x10, [x9]
  412bd0:	mov	w11, #0x1                   	// #1
  412bd4:	stur	w11, [x29, #-4]
  412bd8:	b	412dc8 <sqrt@plt+0x11038>
  412bdc:	ldur	x8, [x29, #-24]
  412be0:	stur	x8, [x29, #-40]
  412be4:	ldr	x8, [sp, #32]
  412be8:	ldr	x9, [x8, #32]
  412bec:	stur	x9, [x29, #-48]
  412bf0:	ldur	x8, [x29, #-48]
  412bf4:	cbz	x8, 412c7c <sqrt@plt+0x10eec>
  412bf8:	ldur	x8, [x29, #-40]
  412bfc:	ldr	x8, [x8]
  412c00:	cbz	x8, 412c2c <sqrt@plt+0x10e9c>
  412c04:	ldur	x8, [x29, #-40]
  412c08:	ldr	x8, [x8]
  412c0c:	ldur	x9, [x29, #-48]
  412c10:	ldr	x1, [x9, #8]
  412c14:	ldr	x9, [x8]
  412c18:	ldr	x9, [x9, #136]
  412c1c:	mov	x0, x8
  412c20:	blr	x9
  412c24:	stur	x0, [x29, #-40]
  412c28:	cbnz	x0, 412c6c <sqrt@plt+0x10edc>
  412c2c:	ldur	x8, [x29, #-48]
  412c30:	ldr	x1, [x8, #8]
  412c34:	sub	x8, x29, #0x40
  412c38:	mov	x0, x8
  412c3c:	str	x8, [sp, #24]
  412c40:	bl	420188 <sqrt@plt+0x1e3f8>
  412c44:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6948>
  412c48:	add	x0, x0, #0x70c
  412c4c:	ldr	x1, [sp, #24]
  412c50:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  412c54:	add	x8, x8, #0xc70
  412c58:	mov	x2, x8
  412c5c:	mov	x3, x8
  412c60:	bl	408e18 <sqrt@plt+0x7088>
  412c64:	stur	wzr, [x29, #-4]
  412c68:	b	412dc8 <sqrt@plt+0x11038>
  412c6c:	ldur	x8, [x29, #-48]
  412c70:	ldr	x8, [x8]
  412c74:	stur	x8, [x29, #-48]
  412c78:	b	412bf0 <sqrt@plt+0x10e60>
  412c7c:	ldr	x8, [sp, #32]
  412c80:	ldr	x9, [x8, #16]
  412c84:	ldr	x10, [x8, #24]
  412c88:	cmp	x9, #0x0
  412c8c:	cset	w11, eq  // eq = none
  412c90:	cmp	x9, #0x0
  412c94:	cset	w12, eq  // eq = none
  412c98:	cmp	x10, #0x0
  412c9c:	cset	w13, eq  // eq = none
  412ca0:	tst	x10, #0x1
  412ca4:	cset	w14, eq  // eq = none
  412ca8:	and	w12, w12, w14
  412cac:	orr	w12, w12, w13
  412cb0:	and	w11, w11, w12
  412cb4:	tbnz	w11, #0, 412cc4 <sqrt@plt+0x10f34>
  412cb8:	ldur	x8, [x29, #-40]
  412cbc:	ldr	x8, [x8]
  412cc0:	cbnz	x8, 412ce0 <sqrt@plt+0x10f50>
  412cc4:	ldur	x8, [x29, #-40]
  412cc8:	ldur	x9, [x29, #-32]
  412ccc:	ldr	q0, [x8]
  412cd0:	str	q0, [x9]
  412cd4:	ldr	x8, [x8, #16]
  412cd8:	str	x8, [x9, #16]
  412cdc:	b	412d68 <sqrt@plt+0x10fd8>
  412ce0:	ldur	x8, [x29, #-40]
  412ce4:	ldr	x8, [x8]
  412ce8:	ldr	x9, [sp, #32]
  412cec:	ldr	x10, [x9, #16]
  412cf0:	ldr	x11, [x9, #24]
  412cf4:	asr	x12, x11, #1
  412cf8:	add	x8, x8, x12
  412cfc:	and	x11, x11, #0x1
  412d00:	str	x10, [sp, #16]
  412d04:	str	x8, [sp, #8]
  412d08:	cbz	x11, 412d28 <sqrt@plt+0x10f98>
  412d0c:	ldr	x8, [sp, #8]
  412d10:	ldr	x9, [x8]
  412d14:	ldr	x10, [sp, #16]
  412d18:	add	x9, x9, x10
  412d1c:	ldr	x9, [x9]
  412d20:	str	x9, [sp]
  412d24:	b	412d30 <sqrt@plt+0x10fa0>
  412d28:	ldr	x8, [sp, #16]
  412d2c:	str	x8, [sp]
  412d30:	ldr	x8, [sp]
  412d34:	ldr	x0, [sp, #8]
  412d38:	blr	x8
  412d3c:	str	d0, [sp, #64]
  412d40:	str	d1, [sp, #72]
  412d44:	ldr	x8, [sp, #64]
  412d48:	ldur	x9, [x29, #-32]
  412d4c:	str	x8, [x9, #8]
  412d50:	ldr	x8, [sp, #72]
  412d54:	ldur	x9, [x29, #-32]
  412d58:	str	x8, [x9, #16]
  412d5c:	ldur	x8, [x29, #-32]
  412d60:	mov	x9, xzr
  412d64:	str	x9, [x8]
  412d68:	ldr	x8, [sp, #32]
  412d6c:	ldr	x9, [x8, #40]
  412d70:	cbz	x9, 412dc0 <sqrt@plt+0x11030>
  412d74:	ldr	x8, [sp, #32]
  412d78:	ldr	x0, [x8, #40]
  412d7c:	ldur	x1, [x29, #-24]
  412d80:	add	x2, sp, #0x28
  412d84:	bl	412b80 <sqrt@plt+0x10df0>
  412d88:	cbnz	w0, 412d94 <sqrt@plt+0x11004>
  412d8c:	stur	wzr, [x29, #-4]
  412d90:	b	412dc8 <sqrt@plt+0x11038>
  412d94:	ldr	x8, [sp, #56]
  412d98:	ldur	x9, [x29, #-32]
  412d9c:	str	x8, [x9, #16]
  412da0:	ldur	x8, [x29, #-32]
  412da4:	ldr	x8, [x8]
  412da8:	ldr	x9, [sp, #40]
  412dac:	cmp	x8, x9
  412db0:	b.eq	412dc0 <sqrt@plt+0x11030>  // b.none
  412db4:	ldur	x8, [x29, #-32]
  412db8:	mov	x9, xzr
  412dbc:	str	x9, [x8]
  412dc0:	mov	w8, #0x1                   	// #1
  412dc4:	stur	w8, [x29, #-4]
  412dc8:	ldur	w0, [x29, #-4]
  412dcc:	ldp	x29, x30, [sp, #144]
  412dd0:	add	sp, sp, #0xa0
  412dd4:	ret
  412dd8:	sub	sp, sp, #0x40
  412ddc:	stp	x29, x30, [sp, #48]
  412de0:	add	x29, sp, #0x30
  412de4:	adrp	x8, 428000 <_ZdlPvm@@Base+0x5948>
  412de8:	add	x8, x8, #0xc58
  412dec:	add	x8, x8, #0x10
  412df0:	stur	x0, [x29, #-8]
  412df4:	stur	x1, [x29, #-16]
  412df8:	str	x2, [sp, #24]
  412dfc:	str	x3, [sp, #16]
  412e00:	ldur	x9, [x29, #-8]
  412e04:	ldur	x1, [x29, #-16]
  412e08:	mov	x0, x9
  412e0c:	str	x8, [sp, #8]
  412e10:	str	x9, [sp]
  412e14:	bl	411d84 <sqrt@plt+0xfff4>
  412e18:	ldr	x8, [sp, #8]
  412e1c:	ldr	x9, [sp]
  412e20:	str	x8, [x9]
  412e24:	ldr	x10, [sp, #24]
  412e28:	ldr	q0, [x10]
  412e2c:	stur	q0, [x9, #120]
  412e30:	ldr	x10, [sp, #16]
  412e34:	str	x10, [x9, #136]
  412e38:	ldp	x29, x30, [sp, #48]
  412e3c:	add	sp, sp, #0x40
  412e40:	ret
  412e44:	sub	sp, sp, #0x40
  412e48:	stp	x29, x30, [sp, #48]
  412e4c:	add	x29, sp, #0x30
  412e50:	adrp	x8, 428000 <_ZdlPvm@@Base+0x5948>
  412e54:	add	x8, x8, #0xc58
  412e58:	add	x8, x8, #0x10
  412e5c:	stur	x0, [x29, #-8]
  412e60:	ldur	x9, [x29, #-8]
  412e64:	str	x8, [x9]
  412e68:	ldr	x8, [x9, #136]
  412e6c:	str	x9, [sp, #16]
  412e70:	str	x8, [sp, #8]
  412e74:	cbz	x8, 412e88 <sqrt@plt+0x110f8>
  412e78:	ldr	x0, [sp, #8]
  412e7c:	bl	40257c <sqrt@plt+0x7ec>
  412e80:	ldr	x0, [sp, #8]
  412e84:	bl	42268c <_ZdlPv@@Base>
  412e88:	ldr	x8, [sp, #16]
  412e8c:	ldr	x9, [x8, #120]
  412e90:	stur	x9, [x29, #-16]
  412e94:	ldur	x8, [x29, #-16]
  412e98:	cbz	x8, 412ed4 <sqrt@plt+0x11144>
  412e9c:	ldur	x8, [x29, #-16]
  412ea0:	str	x8, [sp, #24]
  412ea4:	ldur	x8, [x29, #-16]
  412ea8:	ldr	x8, [x8, #16]
  412eac:	stur	x8, [x29, #-16]
  412eb0:	ldr	x8, [sp, #24]
  412eb4:	str	x8, [sp]
  412eb8:	cbz	x8, 412ed0 <sqrt@plt+0x11140>
  412ebc:	ldr	x8, [sp]
  412ec0:	ldr	x9, [x8]
  412ec4:	ldr	x9, [x9, #8]
  412ec8:	mov	x0, x8
  412ecc:	blr	x9
  412ed0:	b	412e94 <sqrt@plt+0x11104>
  412ed4:	ldr	x0, [sp, #16]
  412ed8:	bl	417734 <sqrt@plt+0x159a4>
  412edc:	ldp	x29, x30, [sp, #48]
  412ee0:	add	sp, sp, #0x40
  412ee4:	ret
  412ee8:	sub	sp, sp, #0x20
  412eec:	stp	x29, x30, [sp, #16]
  412ef0:	add	x29, sp, #0x10
  412ef4:	adrp	x8, 412000 <sqrt@plt+0x10270>
  412ef8:	add	x8, x8, #0xe44
  412efc:	str	x0, [sp, #8]
  412f00:	ldr	x9, [sp, #8]
  412f04:	mov	x0, x9
  412f08:	str	x9, [sp]
  412f0c:	blr	x8
  412f10:	ldr	x0, [sp]
  412f14:	bl	42268c <_ZdlPv@@Base>
  412f18:	ldp	x29, x30, [sp, #16]
  412f1c:	add	sp, sp, #0x20
  412f20:	ret
  412f24:	sub	sp, sp, #0x60
  412f28:	stp	x29, x30, [sp, #80]
  412f2c:	add	x29, sp, #0x50
  412f30:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  412f34:	add	x8, x8, #0xb8
  412f38:	sub	x1, x29, #0x18
  412f3c:	add	x2, sp, #0x28
  412f40:	stur	x0, [x29, #-8]
  412f44:	ldur	x9, [x29, #-8]
  412f48:	ldr	x10, [x8]
  412f4c:	ldr	x11, [x9]
  412f50:	ldr	x11, [x11, #104]
  412f54:	mov	x0, x9
  412f58:	str	x8, [sp, #32]
  412f5c:	str	x1, [sp, #24]
  412f60:	str	x2, [sp, #16]
  412f64:	str	x9, [sp, #8]
  412f68:	str	x10, [sp]
  412f6c:	blr	x11
  412f70:	stur	d0, [x29, #-24]
  412f74:	stur	d1, [x29, #-16]
  412f78:	ldr	x8, [sp, #8]
  412f7c:	ldr	x9, [x8]
  412f80:	ldr	x9, [x9, #80]
  412f84:	mov	x0, x8
  412f88:	blr	x9
  412f8c:	str	d0, [sp, #40]
  412f90:	str	d1, [sp, #48]
  412f94:	ldr	x8, [sp]
  412f98:	ldr	x9, [x8]
  412f9c:	ldr	x9, [x9, #152]
  412fa0:	mov	x0, x8
  412fa4:	ldr	x1, [sp, #24]
  412fa8:	ldr	x2, [sp, #16]
  412fac:	blr	x9
  412fb0:	ldr	x8, [sp, #8]
  412fb4:	ldr	x0, [x8, #120]
  412fb8:	bl	412fe0 <sqrt@plt+0x11250>
  412fbc:	ldr	x8, [sp, #32]
  412fc0:	ldr	x9, [x8]
  412fc4:	ldr	x10, [x9]
  412fc8:	ldr	x10, [x10, #160]
  412fcc:	mov	x0, x9
  412fd0:	blr	x10
  412fd4:	ldp	x29, x30, [sp, #80]
  412fd8:	add	sp, sp, #0x60
  412fdc:	ret
  412fe0:	sub	sp, sp, #0x20
  412fe4:	stp	x29, x30, [sp, #16]
  412fe8:	add	x29, sp, #0x10
  412fec:	str	x0, [sp, #8]
  412ff0:	ldr	x8, [sp, #8]
  412ff4:	cbz	x8, 413030 <sqrt@plt+0x112a0>
  412ff8:	ldr	x8, [sp, #8]
  412ffc:	ldr	x9, [x8]
  413000:	ldr	x9, [x9, #176]
  413004:	mov	x0, x8
  413008:	blr	x9
  41300c:	ldr	x8, [sp, #8]
  413010:	ldr	x9, [x8]
  413014:	ldr	x9, [x9, #184]
  413018:	mov	x0, x8
  41301c:	blr	x9
  413020:	ldr	x8, [sp, #8]
  413024:	ldr	x8, [x8, #16]
  413028:	str	x8, [sp, #8]
  41302c:	b	412ff0 <sqrt@plt+0x11260>
  413030:	ldp	x29, x30, [sp, #16]
  413034:	add	sp, sp, #0x20
  413038:	ret
  41303c:	sub	sp, sp, #0x30
  413040:	stp	x29, x30, [sp, #32]
  413044:	add	x29, sp, #0x20
  413048:	stur	x0, [x29, #-8]
  41304c:	str	x1, [sp, #16]
  413050:	ldur	x8, [x29, #-8]
  413054:	ldr	x1, [sp, #16]
  413058:	add	x0, x8, #0x58
  41305c:	str	x8, [sp]
  413060:	bl	41043c <sqrt@plt+0xe6ac>
  413064:	ldr	x8, [sp]
  413068:	ldr	x9, [x8, #120]
  41306c:	str	x9, [sp, #8]
  413070:	ldr	x8, [sp, #8]
  413074:	cbz	x8, 4130a0 <sqrt@plt+0x11310>
  413078:	ldr	x8, [sp, #8]
  41307c:	ldr	x1, [sp, #16]
  413080:	ldr	x9, [x8]
  413084:	ldr	x9, [x9, #144]
  413088:	mov	x0, x8
  41308c:	blr	x9
  413090:	ldr	x8, [sp, #8]
  413094:	ldr	x8, [x8, #16]
  413098:	str	x8, [sp, #8]
  41309c:	b	413070 <sqrt@plt+0x112e0>
  4130a0:	ldr	x8, [sp]
  4130a4:	ldr	x0, [x8, #136]
  4130a8:	ldr	x1, [sp, #16]
  4130ac:	bl	4130bc <sqrt@plt+0x1132c>
  4130b0:	ldp	x29, x30, [sp, #32]
  4130b4:	add	sp, sp, #0x30
  4130b8:	ret
  4130bc:	sub	sp, sp, #0x40
  4130c0:	stp	x29, x30, [sp, #48]
  4130c4:	add	x29, sp, #0x30
  4130c8:	add	x8, sp, #0x10
  4130cc:	stur	x0, [x29, #-8]
  4130d0:	stur	x1, [x29, #-16]
  4130d4:	ldur	x1, [x29, #-8]
  4130d8:	mov	x0, x8
  4130dc:	bl	402d58 <sqrt@plt+0xfc8>
  4130e0:	add	x0, sp, #0x10
  4130e4:	add	x1, sp, #0x8
  4130e8:	mov	x2, sp
  4130ec:	bl	402d7c <sqrt@plt+0xfec>
  4130f0:	cbz	w0, 413154 <sqrt@plt+0x113c4>
  4130f4:	ldr	x8, [sp, #8]
  4130f8:	cbz	x8, 413150 <sqrt@plt+0x113c0>
  4130fc:	ldr	x8, [sp, #8]
  413100:	ldrb	w1, [x8]
  413104:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x2430>
  413108:	add	x0, x0, #0x269
  41310c:	bl	40e1e0 <sqrt@plt+0xc450>
  413110:	cbz	w0, 413150 <sqrt@plt+0x113c0>
  413114:	ldr	x8, [sp]
  413118:	ldr	x8, [x8]
  41311c:	cbnz	x8, 413150 <sqrt@plt+0x113c0>
  413120:	ldur	x8, [x29, #-16]
  413124:	ldr	d0, [x8]
  413128:	ldr	x8, [sp]
  41312c:	ldr	d1, [x8, #8]
  413130:	fadd	d0, d1, d0
  413134:	str	d0, [x8, #8]
  413138:	ldur	x8, [x29, #-16]
  41313c:	ldr	d0, [x8, #8]
  413140:	ldr	x8, [sp]
  413144:	ldr	d1, [x8, #16]
  413148:	fadd	d0, d1, d0
  41314c:	str	d0, [x8, #16]
  413150:	b	4130e0 <sqrt@plt+0x11350>
  413154:	ldp	x29, x30, [sp, #48]
  413158:	add	sp, sp, #0x40
  41315c:	ret
  413160:	sub	sp, sp, #0x20
  413164:	stp	x29, x30, [sp, #16]
  413168:	add	x29, sp, #0x10
  41316c:	str	x0, [sp, #8]
  413170:	str	x1, [sp]
  413174:	ldr	x8, [sp, #8]
  413178:	ldr	x0, [x8, #136]
  41317c:	ldr	x1, [sp]
  413180:	bl	402adc <sqrt@plt+0xd4c>
  413184:	ldp	x29, x30, [sp, #16]
  413188:	add	sp, sp, #0x20
  41318c:	ret
  413190:	sub	sp, sp, #0x10
  413194:	mov	w8, #0xa                   	// #10
  413198:	str	x0, [sp, #8]
  41319c:	mov	w0, w8
  4131a0:	add	sp, sp, #0x10
  4131a4:	ret
  4131a8:	sub	sp, sp, #0xf0
  4131ac:	stp	x29, x30, [sp, #224]
  4131b0:	add	x29, sp, #0xe0
  4131b4:	sub	x8, x29, #0x18
  4131b8:	adrp	x9, 410000 <sqrt@plt+0xe270>
  4131bc:	add	x9, x9, #0xa88
  4131c0:	sub	x10, x29, #0x40
  4131c4:	str	x0, [x8, #16]
  4131c8:	str	x1, [x8, #8]
  4131cc:	str	x2, [x8]
  4131d0:	ldr	x11, [x8, #16]
  4131d4:	mov	x0, x10
  4131d8:	str	x8, [sp, #24]
  4131dc:	str	x11, [sp, #16]
  4131e0:	blr	x9
  4131e4:	ldr	x8, [sp, #16]
  4131e8:	ldr	x9, [x8, #16]
  4131ec:	stur	x9, [x29, #-72]
  4131f0:	ldur	x8, [x29, #-72]
  4131f4:	cbz	x8, 413220 <sqrt@plt+0x11490>
  4131f8:	ldur	x8, [x29, #-72]
  4131fc:	ldr	x9, [x8]
  413200:	ldr	x9, [x9, #160]
  413204:	mov	x0, x8
  413208:	sub	x1, x29, #0x40
  41320c:	blr	x9
  413210:	ldur	x8, [x29, #-72]
  413214:	ldr	x8, [x8, #16]
  413218:	stur	x8, [x29, #-72]
  41321c:	b	4131f0 <sqrt@plt+0x11460>
  413220:	sub	x0, x29, #0x60
  413224:	adrp	x8, 410000 <sqrt@plt+0xe270>
  413228:	add	x8, x8, #0x334
  41322c:	blr	x8
  413230:	ldur	w9, [x29, #-64]
  413234:	cbnz	w9, 4132e0 <sqrt@plt+0x11550>
  413238:	sub	x8, x29, #0x40
  41323c:	add	x0, x8, #0x8
  413240:	add	x1, x8, #0x18
  413244:	bl	41058c <sqrt@plt+0xe7fc>
  413248:	add	x0, sp, #0x50
  41324c:	str	d0, [sp, #80]
  413250:	str	d1, [sp, #88]
  413254:	bl	41053c <sqrt@plt+0xe7ac>
  413258:	add	x0, sp, #0x60
  41325c:	str	d0, [sp, #96]
  413260:	str	d1, [sp, #104]
  413264:	fmov	d0, #2.000000000000000000e+00
  413268:	bl	410250 <sqrt@plt+0xe4c0>
  41326c:	str	d0, [sp, #112]
  413270:	str	d1, [sp, #120]
  413274:	ldr	x8, [sp, #16]
  413278:	ldr	x9, [x8, #16]
  41327c:	str	x9, [sp, #72]
  413280:	ldr	x8, [sp, #72]
  413284:	cbz	x8, 4132b0 <sqrt@plt+0x11520>
  413288:	ldr	x8, [sp, #72]
  41328c:	ldr	x9, [x8]
  413290:	ldr	x9, [x9, #144]
  413294:	mov	x0, x8
  413298:	add	x1, sp, #0x70
  41329c:	blr	x9
  4132a0:	ldr	x8, [sp, #72]
  4132a4:	ldr	x8, [x8, #16]
  4132a8:	str	x8, [sp, #72]
  4132ac:	b	413280 <sqrt@plt+0x114f0>
  4132b0:	ldr	x8, [sp, #16]
  4132b4:	ldr	x0, [x8, #32]
  4132b8:	add	x1, sp, #0x70
  4132bc:	bl	4130bc <sqrt@plt+0x1132c>
  4132c0:	sub	x8, x29, #0x40
  4132c4:	add	x0, x8, #0x18
  4132c8:	add	x1, x8, #0x8
  4132cc:	bl	4101ec <sqrt@plt+0xe45c>
  4132d0:	str	d0, [sp, #56]
  4132d4:	str	d1, [sp, #64]
  4132d8:	ldur	q2, [sp, #56]
  4132dc:	stur	q2, [x29, #-96]
  4132e0:	ldr	x8, [sp, #16]
  4132e4:	ldr	x9, [x8]
  4132e8:	and	x9, x9, #0x2000
  4132ec:	cbz	x9, 4132fc <sqrt@plt+0x1156c>
  4132f0:	ldr	x8, [sp, #16]
  4132f4:	ldr	x9, [x8, #144]
  4132f8:	stur	x9, [x29, #-96]
  4132fc:	ldr	x8, [sp, #16]
  413300:	ldr	x9, [x8]
  413304:	and	x9, x9, #0x1000
  413308:	cbz	x9, 413318 <sqrt@plt+0x11588>
  41330c:	ldr	x8, [sp, #16]
  413310:	ldr	x9, [x8, #128]
  413314:	stur	x9, [x29, #-88]
  413318:	mov	x0, #0x90                  	// #144
  41331c:	bl	4225b4 <_Znwm@@Base>
  413320:	ldr	x8, [sp, #16]
  413324:	add	x2, x8, #0x10
  413328:	ldr	x3, [x8, #32]
  41332c:	str	x0, [sp, #8]
  413330:	sub	x1, x29, #0x60
  413334:	adrp	x9, 412000 <sqrt@plt+0x10270>
  413338:	add	x9, x9, #0xdd8
  41333c:	blr	x9
  413340:	b	413344 <sqrt@plt+0x115b4>
  413344:	ldr	x8, [sp, #8]
  413348:	str	x8, [sp, #48]
  41334c:	ldr	x1, [sp, #48]
  413350:	ldr	x9, [sp, #24]
  413354:	ldr	x2, [x9, #8]
  413358:	ldr	x3, [x9]
  41335c:	ldr	x0, [sp, #16]
  413360:	bl	412954 <sqrt@plt+0x10bc4>
  413364:	cbnz	w0, 4133a8 <sqrt@plt+0x11618>
  413368:	ldr	x8, [sp, #48]
  41336c:	str	x8, [sp]
  413370:	cbz	x8, 413388 <sqrt@plt+0x115f8>
  413374:	ldr	x8, [sp]
  413378:	ldr	x9, [x8]
  41337c:	ldr	x9, [x9, #8]
  413380:	mov	x0, x8
  413384:	blr	x9
  413388:	mov	x8, xzr
  41338c:	str	x8, [sp, #48]
  413390:	b	4133a8 <sqrt@plt+0x11618>
  413394:	str	x0, [sp, #40]
  413398:	str	w1, [sp, #36]
  41339c:	ldr	x0, [sp, #8]
  4133a0:	bl	42268c <_ZdlPv@@Base>
  4133a4:	b	4133cc <sqrt@plt+0x1163c>
  4133a8:	mov	x8, xzr
  4133ac:	ldr	x9, [sp, #16]
  4133b0:	str	x8, [x9, #32]
  4133b4:	str	x8, [x9, #24]
  4133b8:	str	x8, [x9, #16]
  4133bc:	ldr	x0, [sp, #48]
  4133c0:	ldp	x29, x30, [sp, #224]
  4133c4:	add	sp, sp, #0xf0
  4133c8:	ret
  4133cc:	ldr	x0, [sp, #40]
  4133d0:	bl	401d10 <_Unwind_Resume@plt>
  4133d4:	sub	sp, sp, #0x30
  4133d8:	stp	x29, x30, [sp, #32]
  4133dc:	add	x29, sp, #0x20
  4133e0:	adrp	x8, 429000 <_ZdlPvm@@Base+0x6948>
  4133e4:	add	x8, x8, #0x738
  4133e8:	add	x8, x8, #0x10
  4133ec:	stur	x0, [x29, #-8]
  4133f0:	str	x1, [sp, #16]
  4133f4:	ldur	x9, [x29, #-8]
  4133f8:	ldr	x1, [sp, #16]
  4133fc:	mov	x0, x9
  413400:	str	x8, [sp, #8]
  413404:	str	x9, [sp]
  413408:	bl	411d84 <sqrt@plt+0xfff4>
  41340c:	ldr	x8, [sp, #8]
  413410:	ldr	x9, [sp]
  413414:	str	x8, [x9]
  413418:	ldp	x29, x30, [sp, #32]
  41341c:	add	sp, sp, #0x30
  413420:	ret
  413424:	sub	sp, sp, #0x80
  413428:	stp	x29, x30, [sp, #112]
  41342c:	add	x29, sp, #0x70
  413430:	stur	x0, [x29, #-8]
  413434:	stur	x1, [x29, #-16]
  413438:	stur	x2, [x29, #-24]
  41343c:	ldur	x8, [x29, #-8]
  413440:	ldr	x9, [x8]
  413444:	and	x9, x9, #0x1000
  413448:	str	x8, [sp, #24]
  41344c:	cbnz	x9, 4134b0 <sqrt@plt+0x11720>
  413450:	ldr	x8, [sp, #24]
  413454:	add	x1, x8, #0x80
  413458:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  41345c:	add	x0, x0, #0x6c6
  413460:	bl	407724 <sqrt@plt+0x5994>
  413464:	stur	wzr, [x29, #-28]
  413468:	ldr	x8, [sp, #24]
  41346c:	ldr	x9, [x8, #120]
  413470:	stur	x9, [x29, #-40]
  413474:	ldur	x8, [x29, #-40]
  413478:	cbz	x8, 413498 <sqrt@plt+0x11708>
  41347c:	ldur	w8, [x29, #-28]
  413480:	add	w8, w8, #0x1
  413484:	stur	w8, [x29, #-28]
  413488:	ldur	x8, [x29, #-40]
  41348c:	ldr	x8, [x8]
  413490:	stur	x8, [x29, #-40]
  413494:	b	413474 <sqrt@plt+0x116e4>
  413498:	ldur	w8, [x29, #-28]
  41349c:	scvtf	d0, w8
  4134a0:	ldr	x9, [sp, #24]
  4134a4:	ldr	d1, [x9, #128]
  4134a8:	fmul	d0, d1, d0
  4134ac:	str	d0, [x9, #128]
  4134b0:	ldr	x8, [sp, #24]
  4134b4:	ldr	x9, [x8]
  4134b8:	and	x9, x9, #0x2000
  4134bc:	cbnz	x9, 4134d4 <sqrt@plt+0x11744>
  4134c0:	ldr	x8, [sp, #24]
  4134c4:	add	x1, x8, #0x90
  4134c8:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  4134cc:	add	x0, x0, #0x6cd
  4134d0:	bl	407724 <sqrt@plt+0x5994>
  4134d4:	mov	x0, #0x78                  	// #120
  4134d8:	bl	4225b4 <_Znwm@@Base>
  4134dc:	ldr	x8, [sp, #24]
  4134e0:	ldr	d0, [x8, #144]
  4134e4:	ldr	d1, [x8, #128]
  4134e8:	add	x9, sp, #0x30
  4134ec:	str	x0, [sp, #16]
  4134f0:	mov	x0, x9
  4134f4:	adrp	x9, 410000 <sqrt@plt+0xe270>
  4134f8:	add	x9, x9, #0x354
  4134fc:	blr	x9
  413500:	b	413504 <sqrt@plt+0x11774>
  413504:	ldr	x0, [sp, #16]
  413508:	add	x1, sp, #0x30
  41350c:	adrp	x8, 413000 <sqrt@plt+0x11270>
  413510:	add	x8, x8, #0x3d4
  413514:	blr	x8
  413518:	b	41351c <sqrt@plt+0x1178c>
  41351c:	ldr	x8, [sp, #16]
  413520:	stur	x8, [x29, #-48]
  413524:	ldur	x1, [x29, #-48]
  413528:	ldur	x2, [x29, #-16]
  41352c:	ldur	x3, [x29, #-24]
  413530:	ldr	x0, [sp, #24]
  413534:	bl	412954 <sqrt@plt+0x10bc4>
  413538:	cbnz	w0, 41357c <sqrt@plt+0x117ec>
  41353c:	ldur	x8, [x29, #-48]
  413540:	str	x8, [sp, #8]
  413544:	cbz	x8, 41355c <sqrt@plt+0x117cc>
  413548:	ldr	x8, [sp, #8]
  41354c:	ldr	x9, [x8]
  413550:	ldr	x9, [x9, #8]
  413554:	mov	x0, x8
  413558:	blr	x9
  41355c:	mov	x8, xzr
  413560:	stur	x8, [x29, #-48]
  413564:	b	41357c <sqrt@plt+0x117ec>
  413568:	str	x0, [sp, #40]
  41356c:	str	w1, [sp, #36]
  413570:	ldr	x0, [sp, #16]
  413574:	bl	42268c <_ZdlPv@@Base>
  413578:	b	41358c <sqrt@plt+0x117fc>
  41357c:	ldur	x0, [x29, #-48]
  413580:	ldp	x29, x30, [sp, #112]
  413584:	add	sp, sp, #0x80
  413588:	ret
  41358c:	ldr	x0, [sp, #40]
  413590:	bl	401d10 <_Unwind_Resume@plt>
  413594:	sub	sp, sp, #0x30
  413598:	stp	x29, x30, [sp, #32]
  41359c:	add	x29, sp, #0x20
  4135a0:	adrp	x8, 428000 <_ZdlPvm@@Base+0x5948>
  4135a4:	add	x8, x8, #0xd48
  4135a8:	add	x8, x8, #0x10
  4135ac:	stur	x0, [x29, #-8]
  4135b0:	str	x1, [sp, #16]
  4135b4:	ldur	x9, [x29, #-8]
  4135b8:	ldr	x1, [sp, #16]
  4135bc:	mov	x0, x9
  4135c0:	str	x8, [sp, #8]
  4135c4:	str	x9, [sp]
  4135c8:	bl	411f24 <sqrt@plt+0x10194>
  4135cc:	ldr	x8, [sp, #8]
  4135d0:	ldr	x9, [sp]
  4135d4:	str	x8, [x9]
  4135d8:	ldp	x29, x30, [sp, #32]
  4135dc:	add	sp, sp, #0x30
  4135e0:	ret
  4135e4:	sub	sp, sp, #0x40
  4135e8:	stp	x29, x30, [sp, #48]
  4135ec:	add	x29, sp, #0x30
  4135f0:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  4135f4:	add	x8, x8, #0xb8
  4135f8:	stur	x0, [x29, #-8]
  4135fc:	ldur	x9, [x29, #-8]
  413600:	ldr	w10, [x9, #48]
  413604:	stur	x8, [x29, #-16]
  413608:	str	x9, [sp, #24]
  41360c:	cbnz	w10, 413638 <sqrt@plt+0x118a8>
  413610:	ldr	x8, [sp, #24]
  413614:	ldr	d0, [x8, #120]
  413618:	fcmp	d0, #0.0
  41361c:	cset	w9, mi  // mi = first
  413620:	tbnz	w9, #0, 413628 <sqrt@plt+0x11898>
  413624:	b	413638 <sqrt@plt+0x118a8>
  413628:	ldr	x8, [sp, #24]
  41362c:	ldr	x9, [x8, #144]
  413630:	cbnz	x9, 413638 <sqrt@plt+0x118a8>
  413634:	b	4136bc <sqrt@plt+0x1192c>
  413638:	ldur	x8, [x29, #-16]
  41363c:	ldr	x9, [x8]
  413640:	ldr	x10, [sp, #24]
  413644:	ldr	x1, [x10, #144]
  413648:	mov	x0, x10
  41364c:	str	x9, [sp, #16]
  413650:	str	x1, [sp, #8]
  413654:	bl	4118c0 <sqrt@plt+0xfb30>
  413658:	ldr	x8, [sp, #16]
  41365c:	ldr	x9, [x8]
  413660:	ldr	x9, [x9, #112]
  413664:	str	x0, [sp]
  413668:	mov	x0, x8
  41366c:	ldr	x1, [sp, #8]
  413670:	ldr	x2, [sp]
  413674:	blr	x9
  413678:	ldur	x8, [x29, #-16]
  41367c:	ldr	x9, [x8]
  413680:	ldr	x10, [sp, #24]
  413684:	add	x1, x10, #0x58
  413688:	add	x2, x10, #0x68
  41368c:	add	x3, x10, #0x30
  413690:	ldr	d0, [x10, #120]
  413694:	ldr	x11, [x9]
  413698:	ldr	x11, [x11, #80]
  41369c:	mov	x0, x9
  4136a0:	blr	x11
  4136a4:	ldur	x8, [x29, #-16]
  4136a8:	ldr	x9, [x8]
  4136ac:	ldr	x10, [x9]
  4136b0:	ldr	x10, [x10, #120]
  4136b4:	mov	x0, x9
  4136b8:	blr	x10
  4136bc:	ldp	x29, x30, [sp, #48]
  4136c0:	add	sp, sp, #0x40
  4136c4:	ret
  4136c8:	sub	sp, sp, #0x80
  4136cc:	stp	x29, x30, [sp, #112]
  4136d0:	add	x29, sp, #0x70
  4136d4:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  4136d8:	add	x8, x8, #0x110
  4136dc:	stur	x0, [x29, #-16]
  4136e0:	stur	x1, [x29, #-24]
  4136e4:	stur	x2, [x29, #-32]
  4136e8:	ldur	x9, [x29, #-16]
  4136ec:	ldr	x10, [x9]
  4136f0:	and	x10, x10, #0x1000
  4136f4:	str	x8, [sp, #32]
  4136f8:	str	x9, [sp, #24]
  4136fc:	cbnz	x10, 413748 <sqrt@plt+0x119b8>
  413700:	ldr	x8, [sp, #24]
  413704:	ldr	x9, [x8]
  413708:	and	x9, x9, #0x100
  41370c:	cbz	x9, 413734 <sqrt@plt+0x119a4>
  413710:	ldr	x8, [sp, #32]
  413714:	ldr	w9, [x8]
  413718:	cbz	w9, 413734 <sqrt@plt+0x119a4>
  41371c:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  413720:	add	x8, x8, #0x100
  413724:	ldr	x8, [x8]
  413728:	ldr	x9, [sp, #24]
  41372c:	str	x8, [x9, #128]
  413730:	b	413748 <sqrt@plt+0x119b8>
  413734:	ldr	x8, [sp, #24]
  413738:	add	x1, x8, #0x80
  41373c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  413740:	add	x0, x0, #0x6b1
  413744:	bl	407724 <sqrt@plt+0x5994>
  413748:	ldr	x8, [sp, #24]
  41374c:	ldr	x9, [x8]
  413750:	and	x9, x9, #0x2000
  413754:	cbnz	x9, 4137a0 <sqrt@plt+0x11a10>
  413758:	ldr	x8, [sp, #24]
  41375c:	ldr	x9, [x8]
  413760:	and	x9, x9, #0x100
  413764:	cbz	x9, 41378c <sqrt@plt+0x119fc>
  413768:	ldr	x8, [sp, #32]
  41376c:	ldr	w9, [x8]
  413770:	cbz	w9, 41378c <sqrt@plt+0x119fc>
  413774:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  413778:	add	x8, x8, #0x108
  41377c:	ldr	x8, [x8]
  413780:	ldr	x9, [sp, #24]
  413784:	str	x8, [x9, #144]
  413788:	b	4137a0 <sqrt@plt+0x11a10>
  41378c:	ldr	x8, [sp, #24]
  413790:	add	x1, x8, #0x90
  413794:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  413798:	add	x0, x0, #0x6bb
  41379c:	bl	407724 <sqrt@plt+0x5994>
  4137a0:	ldr	x8, [sp, #24]
  4137a4:	ldr	x9, [x8, #144]
  4137a8:	adrp	x10, 442000 <stderr@@GLIBC_2.17+0x2430>
  4137ac:	add	x10, x10, #0x108
  4137b0:	str	x9, [x10]
  4137b4:	ldr	x9, [x8, #128]
  4137b8:	adrp	x10, 442000 <stderr@@GLIBC_2.17+0x2430>
  4137bc:	add	x10, x10, #0x100
  4137c0:	str	x9, [x10]
  4137c4:	mov	w11, #0x1                   	// #1
  4137c8:	ldr	x9, [sp, #32]
  4137cc:	str	w11, [x9]
  4137d0:	mov	x0, #0x98                  	// #152
  4137d4:	bl	4225b4 <_Znwm@@Base>
  4137d8:	ldr	x8, [sp, #24]
  4137dc:	ldr	d0, [x8, #144]
  4137e0:	ldr	d1, [x8, #128]
  4137e4:	add	x9, sp, #0x38
  4137e8:	str	x0, [sp, #16]
  4137ec:	mov	x0, x9
  4137f0:	adrp	x9, 410000 <sqrt@plt+0xe270>
  4137f4:	add	x9, x9, #0x354
  4137f8:	blr	x9
  4137fc:	b	413800 <sqrt@plt+0x11a70>
  413800:	ldr	x0, [sp, #16]
  413804:	add	x1, sp, #0x38
  413808:	adrp	x8, 413000 <sqrt@plt+0x11270>
  41380c:	add	x8, x8, #0x594
  413810:	blr	x8
  413814:	b	413818 <sqrt@plt+0x11a88>
  413818:	ldr	x8, [sp, #16]
  41381c:	stur	x8, [x29, #-40]
  413820:	ldur	x1, [x29, #-40]
  413824:	ldur	x2, [x29, #-24]
  413828:	ldur	x3, [x29, #-32]
  41382c:	ldr	x0, [sp, #24]
  413830:	bl	412954 <sqrt@plt+0x10bc4>
  413834:	cbnz	w0, 413878 <sqrt@plt+0x11ae8>
  413838:	ldur	x8, [x29, #-40]
  41383c:	str	x8, [sp, #8]
  413840:	cbz	x8, 413858 <sqrt@plt+0x11ac8>
  413844:	ldr	x8, [sp, #8]
  413848:	ldr	x9, [x8]
  41384c:	ldr	x9, [x9, #8]
  413850:	mov	x0, x8
  413854:	blr	x9
  413858:	mov	x8, xzr
  41385c:	stur	x8, [x29, #-8]
  413860:	b	413880 <sqrt@plt+0x11af0>
  413864:	str	x0, [sp, #48]
  413868:	str	w1, [sp, #44]
  41386c:	ldr	x0, [sp, #16]
  413870:	bl	42268c <_ZdlPv@@Base>
  413874:	b	413890 <sqrt@plt+0x11b00>
  413878:	ldur	x8, [x29, #-40]
  41387c:	stur	x8, [x29, #-8]
  413880:	ldur	x0, [x29, #-8]
  413884:	ldp	x29, x30, [sp, #112]
  413888:	add	sp, sp, #0x80
  41388c:	ret
  413890:	ldr	x0, [sp, #48]
  413894:	bl	401d10 <_Unwind_Resume@plt>
  413898:	sub	sp, sp, #0x50
  41389c:	stp	x29, x30, [sp, #64]
  4138a0:	add	x29, sp, #0x40
  4138a4:	adrp	x8, 410000 <sqrt@plt+0xe270>
  4138a8:	add	x8, x8, #0x354
  4138ac:	adrp	x9, 428000 <_ZdlPvm@@Base+0x5948>
  4138b0:	add	x9, x9, #0xe38
  4138b4:	add	x9, x9, #0x10
  4138b8:	add	x10, sp, #0x20
  4138bc:	stur	x0, [x29, #-8]
  4138c0:	stur	d0, [x29, #-16]
  4138c4:	ldur	x11, [x29, #-8]
  4138c8:	ldur	d0, [x29, #-16]
  4138cc:	ldur	d1, [x29, #-16]
  4138d0:	mov	x0, x10
  4138d4:	str	x9, [sp, #24]
  4138d8:	str	x10, [sp, #16]
  4138dc:	str	x11, [sp, #8]
  4138e0:	blr	x8
  4138e4:	ldr	x0, [sp, #8]
  4138e8:	ldr	x1, [sp, #16]
  4138ec:	bl	413594 <sqrt@plt+0x11804>
  4138f0:	ldr	x8, [sp, #24]
  4138f4:	ldr	x9, [sp, #8]
  4138f8:	str	x8, [x9]
  4138fc:	ldp	x29, x30, [sp, #64]
  413900:	add	sp, sp, #0x50
  413904:	ret
  413908:	sub	sp, sp, #0x40
  41390c:	stp	x29, x30, [sp, #48]
  413910:	add	x29, sp, #0x30
  413914:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  413918:	add	x8, x8, #0xb8
  41391c:	stur	x0, [x29, #-8]
  413920:	ldur	x9, [x29, #-8]
  413924:	ldr	w10, [x9, #48]
  413928:	stur	x8, [x29, #-16]
  41392c:	str	x9, [sp, #24]
  413930:	cbnz	w10, 41395c <sqrt@plt+0x11bcc>
  413934:	ldr	x8, [sp, #24]
  413938:	ldr	d0, [x8, #120]
  41393c:	fcmp	d0, #0.0
  413940:	cset	w9, mi  // mi = first
  413944:	tbnz	w9, #0, 41394c <sqrt@plt+0x11bbc>
  413948:	b	41395c <sqrt@plt+0x11bcc>
  41394c:	ldr	x8, [sp, #24]
  413950:	ldr	x9, [x8, #144]
  413954:	cbnz	x9, 41395c <sqrt@plt+0x11bcc>
  413958:	b	4139e8 <sqrt@plt+0x11c58>
  41395c:	ldur	x8, [x29, #-16]
  413960:	ldr	x9, [x8]
  413964:	ldr	x10, [sp, #24]
  413968:	ldr	x1, [x10, #144]
  41396c:	mov	x0, x10
  413970:	str	x9, [sp, #16]
  413974:	str	x1, [sp, #8]
  413978:	bl	4118c0 <sqrt@plt+0xfb30>
  41397c:	ldr	x8, [sp, #16]
  413980:	ldr	x9, [x8]
  413984:	ldr	x9, [x9, #112]
  413988:	str	x0, [sp]
  41398c:	mov	x0, x8
  413990:	ldr	x1, [sp, #8]
  413994:	ldr	x2, [sp]
  413998:	blr	x9
  41399c:	ldur	x8, [x29, #-16]
  4139a0:	ldr	x9, [x8]
  4139a4:	ldr	x10, [sp, #24]
  4139a8:	add	x1, x10, #0x58
  4139ac:	ldr	d0, [x10, #104]
  4139b0:	fmov	d1, #2.000000000000000000e+00
  4139b4:	fdiv	d0, d0, d1
  4139b8:	add	x2, x10, #0x30
  4139bc:	ldr	d1, [x10, #120]
  4139c0:	ldr	x11, [x9]
  4139c4:	ldr	x11, [x11, #32]
  4139c8:	mov	x0, x9
  4139cc:	blr	x11
  4139d0:	ldur	x8, [x29, #-16]
  4139d4:	ldr	x9, [x8]
  4139d8:	ldr	x10, [x9]
  4139dc:	ldr	x10, [x10, #120]
  4139e0:	mov	x0, x9
  4139e4:	blr	x10
  4139e8:	ldp	x29, x30, [sp, #48]
  4139ec:	add	sp, sp, #0x40
  4139f0:	ret
  4139f4:	sub	sp, sp, #0x60
  4139f8:	stp	x29, x30, [sp, #80]
  4139fc:	add	x29, sp, #0x50
  413a00:	stur	x0, [x29, #-16]
  413a04:	stur	x1, [x29, #-24]
  413a08:	stur	x2, [x29, #-32]
  413a0c:	ldur	x8, [x29, #-16]
  413a10:	ldr	x9, [x8]
  413a14:	and	x9, x9, #0x4000
  413a18:	str	x8, [sp, #16]
  413a1c:	cbnz	x9, 413a6c <sqrt@plt+0x11cdc>
  413a20:	ldr	x8, [sp, #16]
  413a24:	ldr	x9, [x8]
  413a28:	and	x9, x9, #0x100
  413a2c:	cbz	x9, 413a58 <sqrt@plt+0x11cc8>
  413a30:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  413a34:	add	x8, x8, #0x120
  413a38:	ldr	w9, [x8]
  413a3c:	cbz	w9, 413a58 <sqrt@plt+0x11cc8>
  413a40:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  413a44:	add	x8, x8, #0x118
  413a48:	ldr	x8, [x8]
  413a4c:	ldr	x9, [sp, #16]
  413a50:	str	x8, [x9, #136]
  413a54:	b	413a6c <sqrt@plt+0x11cdc>
  413a58:	ldr	x8, [sp, #16]
  413a5c:	add	x1, x8, #0x88
  413a60:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  413a64:	add	x0, x0, #0x693
  413a68:	bl	407724 <sqrt@plt+0x5994>
  413a6c:	ldr	x8, [sp, #16]
  413a70:	ldr	x9, [x8, #136]
  413a74:	adrp	x10, 442000 <stderr@@GLIBC_2.17+0x2430>
  413a78:	add	x10, x10, #0x118
  413a7c:	str	x9, [x10]
  413a80:	mov	w11, #0x1                   	// #1
  413a84:	adrp	x9, 442000 <stderr@@GLIBC_2.17+0x2430>
  413a88:	add	x9, x9, #0x120
  413a8c:	str	w11, [x9]
  413a90:	mov	x0, #0x98                  	// #152
  413a94:	bl	4225b4 <_Znwm@@Base>
  413a98:	ldr	x8, [sp, #16]
  413a9c:	ldr	d0, [x8, #136]
  413aa0:	fmov	d1, #2.000000000000000000e+00
  413aa4:	fmul	d0, d0, d1
  413aa8:	str	x0, [sp, #8]
  413aac:	adrp	x9, 413000 <sqrt@plt+0x11270>
  413ab0:	add	x9, x9, #0x898
  413ab4:	blr	x9
  413ab8:	b	413abc <sqrt@plt+0x11d2c>
  413abc:	ldr	x8, [sp, #8]
  413ac0:	str	x8, [sp, #40]
  413ac4:	ldr	x1, [sp, #40]
  413ac8:	ldur	x2, [x29, #-24]
  413acc:	ldur	x3, [x29, #-32]
  413ad0:	ldr	x0, [sp, #16]
  413ad4:	bl	412954 <sqrt@plt+0x10bc4>
  413ad8:	cbnz	w0, 413b1c <sqrt@plt+0x11d8c>
  413adc:	ldr	x8, [sp, #40]
  413ae0:	str	x8, [sp]
  413ae4:	cbz	x8, 413afc <sqrt@plt+0x11d6c>
  413ae8:	ldr	x8, [sp]
  413aec:	ldr	x9, [x8]
  413af0:	ldr	x9, [x9, #8]
  413af4:	mov	x0, x8
  413af8:	blr	x9
  413afc:	mov	x8, xzr
  413b00:	stur	x8, [x29, #-8]
  413b04:	b	413b24 <sqrt@plt+0x11d94>
  413b08:	str	x0, [sp, #32]
  413b0c:	str	w1, [sp, #28]
  413b10:	ldr	x0, [sp, #8]
  413b14:	bl	42268c <_ZdlPv@@Base>
  413b18:	b	413b34 <sqrt@plt+0x11da4>
  413b1c:	ldr	x8, [sp, #40]
  413b20:	stur	x8, [x29, #-8]
  413b24:	ldur	x0, [x29, #-8]
  413b28:	ldp	x29, x30, [sp, #80]
  413b2c:	add	sp, sp, #0x60
  413b30:	ret
  413b34:	ldr	x0, [sp, #32]
  413b38:	bl	401d10 <_Unwind_Resume@plt>
  413b3c:	sub	sp, sp, #0x40
  413b40:	stp	x29, x30, [sp, #48]
  413b44:	add	x29, sp, #0x30
  413b48:	adrp	x8, 428000 <_ZdlPvm@@Base+0x5948>
  413b4c:	add	x8, x8, #0xf28
  413b50:	add	x8, x8, #0x10
  413b54:	stur	x0, [x29, #-8]
  413b58:	stur	x1, [x29, #-16]
  413b5c:	str	x2, [sp, #24]
  413b60:	ldur	x9, [x29, #-8]
  413b64:	mov	x0, x9
  413b68:	str	x8, [sp, #16]
  413b6c:	str	x9, [sp, #8]
  413b70:	bl	411700 <sqrt@plt+0xf970>
  413b74:	ldr	x8, [sp, #16]
  413b78:	ldr	x9, [sp, #8]
  413b7c:	str	x8, [x9]
  413b80:	ldur	x10, [x29, #-16]
  413b84:	ldr	q0, [x10]
  413b88:	stur	q0, [x9, #88]
  413b8c:	ldr	x10, [sp, #24]
  413b90:	ldr	q0, [x10]
  413b94:	stur	q0, [x9, #104]
  413b98:	ldp	x29, x30, [sp, #48]
  413b9c:	add	sp, sp, #0x40
  413ba0:	ret
  413ba4:	sub	sp, sp, #0x30
  413ba8:	stp	x29, x30, [sp, #32]
  413bac:	add	x29, sp, #0x20
  413bb0:	stur	x0, [x29, #-8]
  413bb4:	str	x1, [sp, #16]
  413bb8:	ldur	x8, [x29, #-8]
  413bbc:	ldr	x0, [sp, #16]
  413bc0:	add	x1, x8, #0x58
  413bc4:	str	x8, [sp, #8]
  413bc8:	bl	410ad8 <sqrt@plt+0xed48>
  413bcc:	ldr	x0, [sp, #16]
  413bd0:	ldr	x8, [sp, #8]
  413bd4:	add	x1, x8, #0x68
  413bd8:	bl	410ad8 <sqrt@plt+0xed48>
  413bdc:	ldp	x29, x30, [sp, #32]
  413be0:	add	sp, sp, #0x30
  413be4:	ret
  413be8:	sub	sp, sp, #0x30
  413bec:	stp	x29, x30, [sp, #32]
  413bf0:	add	x29, sp, #0x20
  413bf4:	stur	x0, [x29, #-8]
  413bf8:	str	x1, [sp, #16]
  413bfc:	ldur	x8, [x29, #-8]
  413c00:	ldr	x1, [sp, #16]
  413c04:	add	x0, x8, #0x58
  413c08:	str	x8, [sp, #8]
  413c0c:	bl	41043c <sqrt@plt+0xe6ac>
  413c10:	ldr	x1, [sp, #16]
  413c14:	ldr	x8, [sp, #8]
  413c18:	add	x9, x8, #0x68
  413c1c:	mov	x0, x9
  413c20:	bl	41043c <sqrt@plt+0xe6ac>
  413c24:	ldp	x29, x30, [sp, #32]
  413c28:	add	sp, sp, #0x30
  413c2c:	ret
  413c30:	sub	sp, sp, #0xe0
  413c34:	stp	x29, x30, [sp, #208]
  413c38:	add	x29, sp, #0xd0
  413c3c:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  413c40:	add	x8, x8, #0x138
  413c44:	adrp	x9, 442000 <stderr@@GLIBC_2.17+0x2430>
  413c48:	add	x9, x9, #0x128
  413c4c:	mov	w10, #0x1                   	// #1
  413c50:	stur	x0, [x29, #-8]
  413c54:	stur	x1, [x29, #-16]
  413c58:	stur	x2, [x29, #-24]
  413c5c:	ldur	x11, [x29, #-8]
  413c60:	ldarb	w12, [x8]
  413c64:	and	w10, w12, w10
  413c68:	and	w10, w10, #0xff
  413c6c:	str	x8, [sp, #72]
  413c70:	str	x9, [sp, #64]
  413c74:	str	x11, [sp, #56]
  413c78:	cbnz	w10, 413ca4 <sqrt@plt+0x11f14>
  413c7c:	ldr	x0, [sp, #72]
  413c80:	bl	401d20 <__cxa_guard_acquire@plt>
  413c84:	cbz	w0, 413ca4 <sqrt@plt+0x11f14>
  413c88:	ldr	x0, [sp, #64]
  413c8c:	adrp	x8, 410000 <sqrt@plt+0xe270>
  413c90:	add	x8, x8, #0x334
  413c94:	blr	x8
  413c98:	b	413c9c <sqrt@plt+0x11f0c>
  413c9c:	ldr	x0, [sp, #72]
  413ca0:	bl	401ab0 <__cxa_guard_release@plt>
  413ca4:	ldr	x8, [sp, #56]
  413ca8:	ldr	w9, [x8, #232]
  413cac:	ldur	x10, [x29, #-24]
  413cb0:	str	w9, [x10]
  413cb4:	ldr	x10, [x8]
  413cb8:	and	x10, x10, #0x200
  413cbc:	cbz	x10, 413cd0 <sqrt@plt+0x11f40>
  413cc0:	ldr	x8, [sp, #56]
  413cc4:	add	x9, x8, #0x30
  413cc8:	str	x9, [sp, #48]
  413ccc:	b	413cd8 <sqrt@plt+0x11f48>
  413cd0:	ldur	x8, [x29, #-16]
  413cd4:	str	x8, [sp, #48]
  413cd8:	ldr	x8, [sp, #48]
  413cdc:	ldr	q0, [x8]
  413ce0:	stur	q0, [x29, #-64]
  413ce4:	ldr	x8, [sp, #56]
  413ce8:	ldr	x9, [x8]
  413cec:	and	x9, x9, #0x80
  413cf0:	cbnz	x9, 413dd4 <sqrt@plt+0x12044>
  413cf4:	ldr	x8, [sp, #56]
  413cf8:	ldr	x9, [x8]
  413cfc:	and	x9, x9, #0x100
  413d00:	cbz	x9, 413d3c <sqrt@plt+0x11fac>
  413d04:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  413d08:	add	x8, x8, #0x140
  413d0c:	ldr	w9, [x8]
  413d10:	cbz	w9, 413d3c <sqrt@plt+0x11fac>
  413d14:	ldr	x8, [sp, #64]
  413d18:	ldr	q0, [x8]
  413d1c:	ldr	x9, [sp, #56]
  413d20:	stur	q0, [x9, #248]
  413d24:	b	413dd4 <sqrt@plt+0x12044>
  413d28:	stur	x0, [x29, #-32]
  413d2c:	stur	w1, [x29, #-36]
  413d30:	ldr	x0, [sp, #72]
  413d34:	bl	401a90 <__cxa_guard_abort@plt>
  413d38:	b	413f58 <sqrt@plt+0x121c8>
  413d3c:	ldr	x8, [sp, #56]
  413d40:	ldr	w9, [x8, #232]
  413d44:	subs	w9, w9, #0x0
  413d48:	mov	w10, w9
  413d4c:	ubfx	x10, x10, #0, #32
  413d50:	cmp	x10, #0x3
  413d54:	str	x10, [sp, #40]
  413d58:	b.hi	413dbc <sqrt@plt+0x1202c>  // b.pmore
  413d5c:	adrp	x8, 428000 <_ZdlPvm@@Base+0x5948>
  413d60:	add	x8, x8, #0x510
  413d64:	ldr	x11, [sp, #40]
  413d68:	ldrsw	x10, [x8, x11, lsl #2]
  413d6c:	add	x9, x8, x10
  413d70:	br	x9
  413d74:	ldr	x8, [sp, #56]
  413d78:	ldr	x9, [x8, #160]
  413d7c:	str	x9, [x8, #256]
  413d80:	b	413dd4 <sqrt@plt+0x12044>
  413d84:	ldr	x8, [sp, #56]
  413d88:	ldr	d0, [x8, #160]
  413d8c:	fneg	d0, d0
  413d90:	str	d0, [x8, #256]
  413d94:	b	413dd4 <sqrt@plt+0x12044>
  413d98:	ldr	x8, [sp, #56]
  413d9c:	ldr	d0, [x8, #152]
  413da0:	fneg	d0, d0
  413da4:	str	d0, [x8, #248]
  413da8:	b	413dd4 <sqrt@plt+0x12044>
  413dac:	ldr	x8, [sp, #56]
  413db0:	ldr	x9, [x8, #152]
  413db4:	str	x9, [x8, #248]
  413db8:	b	413dd4 <sqrt@plt+0x12044>
  413dbc:	mov	w8, wzr
  413dc0:	mov	w0, w8
  413dc4:	mov	w1, #0x4a1                 	// #1185
  413dc8:	adrp	x2, 429000 <_ZdlPvm@@Base+0x6948>
  413dcc:	add	x2, x2, #0x6df
  413dd0:	bl	407f78 <sqrt@plt+0x61e8>
  413dd4:	mov	x0, #0x20                  	// #32
  413dd8:	bl	4225b4 <_Znwm@@Base>
  413ddc:	ldr	x8, [sp, #56]
  413de0:	add	x1, x8, #0xf8
  413de4:	ldr	w2, [x8, #264]
  413de8:	ldr	x3, [x8, #240]
  413dec:	str	x0, [sp, #32]
  413df0:	adrp	x9, 410000 <sqrt@plt+0xe270>
  413df4:	add	x9, x9, #0xf50
  413df8:	blr	x9
  413dfc:	b	413e00 <sqrt@plt+0x12070>
  413e00:	ldr	x8, [sp, #32]
  413e04:	ldr	x9, [sp, #56]
  413e08:	str	x8, [x9, #240]
  413e0c:	ldr	x10, [x9, #240]
  413e10:	stur	x10, [x29, #-72]
  413e14:	mov	x10, xzr
  413e18:	str	x10, [x9, #240]
  413e1c:	ldur	x8, [x29, #-72]
  413e20:	cbz	x8, 413e68 <sqrt@plt+0x120d8>
  413e24:	ldur	x8, [x29, #-72]
  413e28:	ldr	x8, [x8, #24]
  413e2c:	stur	x8, [x29, #-80]
  413e30:	ldr	x8, [sp, #56]
  413e34:	ldr	x9, [x8, #240]
  413e38:	ldur	x10, [x29, #-72]
  413e3c:	str	x9, [x10, #24]
  413e40:	ldur	x9, [x29, #-72]
  413e44:	str	x9, [x8, #240]
  413e48:	ldur	x9, [x29, #-80]
  413e4c:	stur	x9, [x29, #-72]
  413e50:	b	413e1c <sqrt@plt+0x1208c>
  413e54:	stur	x0, [x29, #-32]
  413e58:	stur	w1, [x29, #-36]
  413e5c:	ldr	x0, [sp, #32]
  413e60:	bl	42268c <_ZdlPv@@Base>
  413e64:	b	413f58 <sqrt@plt+0x121c8>
  413e68:	ldur	q0, [x29, #-64]
  413e6c:	stur	q0, [x29, #-96]
  413e70:	ldr	x8, [sp, #56]
  413e74:	ldr	x9, [x8, #240]
  413e78:	str	x9, [sp, #104]
  413e7c:	ldr	x8, [sp, #104]
  413e80:	cbz	x8, 413ec0 <sqrt@plt+0x12130>
  413e84:	ldr	x8, [sp, #104]
  413e88:	ldr	w9, [x8]
  413e8c:	cbz	w9, 413ea0 <sqrt@plt+0x12110>
  413e90:	ldr	x8, [sp, #104]
  413e94:	ldur	q0, [x8, #8]
  413e98:	stur	q0, [x29, #-96]
  413e9c:	b	413eb0 <sqrt@plt+0x12120>
  413ea0:	ldr	x8, [sp, #104]
  413ea4:	add	x1, x8, #0x8
  413ea8:	sub	x0, x29, #0x60
  413eac:	bl	41043c <sqrt@plt+0xe6ac>
  413eb0:	ldr	x8, [sp, #104]
  413eb4:	ldr	x8, [x8, #24]
  413eb8:	str	x8, [sp, #104]
  413ebc:	b	413e7c <sqrt@plt+0x120ec>
  413ec0:	mov	w8, #0x1                   	// #1
  413ec4:	adrp	x9, 442000 <stderr@@GLIBC_2.17+0x2430>
  413ec8:	add	x9, x9, #0x140
  413ecc:	str	w8, [x9]
  413ed0:	sub	x9, x29, #0x60
  413ed4:	mov	x0, x9
  413ed8:	sub	x10, x29, #0x40
  413edc:	mov	x1, x10
  413ee0:	str	x9, [sp, #24]
  413ee4:	str	x10, [sp, #16]
  413ee8:	bl	4101ec <sqrt@plt+0xe45c>
  413eec:	str	d0, [sp, #88]
  413ef0:	str	d1, [sp, #96]
  413ef4:	ldur	q2, [sp, #88]
  413ef8:	ldr	x9, [sp, #64]
  413efc:	str	q2, [x9]
  413f00:	mov	x0, #0x78                  	// #120
  413f04:	bl	4225b4 <_Znwm@@Base>
  413f08:	str	x0, [sp, #8]
  413f0c:	ldr	x1, [sp, #16]
  413f10:	ldr	x2, [sp, #24]
  413f14:	adrp	x9, 413000 <sqrt@plt+0x11270>
  413f18:	add	x9, x9, #0xb3c
  413f1c:	blr	x9
  413f20:	b	413f24 <sqrt@plt+0x12194>
  413f24:	ldr	x8, [sp, #8]
  413f28:	str	x8, [sp, #80]
  413f2c:	ldur	x9, [x29, #-16]
  413f30:	ldur	q0, [x29, #-96]
  413f34:	str	q0, [x9]
  413f38:	ldr	x0, [sp, #80]
  413f3c:	ldp	x29, x30, [sp, #208]
  413f40:	add	sp, sp, #0xe0
  413f44:	ret
  413f48:	stur	x0, [x29, #-32]
  413f4c:	stur	w1, [x29, #-36]
  413f50:	ldr	x0, [sp, #8]
  413f54:	bl	42268c <_ZdlPv@@Base>
  413f58:	ldur	x0, [x29, #-32]
  413f5c:	bl	401d10 <_Unwind_Resume@plt>
  413f60:	sub	sp, sp, #0x40
  413f64:	stp	x29, x30, [sp, #48]
  413f68:	add	x29, sp, #0x30
  413f6c:	adrp	x8, 429000 <_ZdlPvm@@Base+0x6948>
  413f70:	add	x8, x8, #0x18
  413f74:	add	x8, x8, #0x10
  413f78:	mov	w9, #0x0                   	// #0
  413f7c:	stur	x0, [x29, #-8]
  413f80:	stur	x1, [x29, #-16]
  413f84:	str	x2, [sp, #24]
  413f88:	ldur	x10, [x29, #-8]
  413f8c:	mov	x0, x10
  413f90:	str	x8, [sp, #16]
  413f94:	str	w9, [sp, #12]
  413f98:	str	x10, [sp]
  413f9c:	bl	411700 <sqrt@plt+0xf970>
  413fa0:	ldr	x8, [sp, #16]
  413fa4:	ldr	x10, [sp]
  413fa8:	str	x8, [x10]
  413fac:	ldr	w9, [sp, #12]
  413fb0:	strb	w9, [x10, #88]
  413fb4:	strb	w9, [x10, #89]
  413fb8:	ldur	x11, [x29, #-16]
  413fbc:	ldr	q0, [x11]
  413fc0:	stur	q0, [x10, #120]
  413fc4:	ldr	x11, [sp, #24]
  413fc8:	ldr	q0, [x11]
  413fcc:	stur	q0, [x10, #136]
  413fd0:	ldp	x29, x30, [sp, #48]
  413fd4:	add	sp, sp, #0x40
  413fd8:	ret
  413fdc:	sub	sp, sp, #0x30
  413fe0:	stp	x29, x30, [sp, #32]
  413fe4:	add	x29, sp, #0x20
  413fe8:	stur	x0, [x29, #-8]
  413fec:	str	x1, [sp, #16]
  413ff0:	ldur	x8, [x29, #-8]
  413ff4:	ldr	x1, [sp, #16]
  413ff8:	add	x0, x8, #0x78
  413ffc:	str	x8, [sp, #8]
  414000:	bl	41043c <sqrt@plt+0xe6ac>
  414004:	ldr	x1, [sp, #16]
  414008:	ldr	x8, [sp, #8]
  41400c:	add	x9, x8, #0x88
  414010:	mov	x0, x9
  414014:	bl	41043c <sqrt@plt+0xe6ac>
  414018:	ldp	x29, x30, [sp, #32]
  41401c:	add	sp, sp, #0x30
  414020:	ret
  414024:	sub	sp, sp, #0x20
  414028:	str	x0, [sp, #24]
  41402c:	str	w1, [sp, #20]
  414030:	str	w2, [sp, #16]
  414034:	str	x3, [sp, #8]
  414038:	ldr	x8, [sp, #24]
  41403c:	ldr	w9, [sp, #20]
  414040:	strb	w9, [x8, #88]
  414044:	ldr	w9, [sp, #16]
  414048:	strb	w9, [x8, #89]
  41404c:	ldr	x10, [sp, #8]
  414050:	ldr	q0, [x10]
  414054:	str	q0, [x8, #96]
  414058:	ldr	x10, [x10, #16]
  41405c:	str	x10, [x8, #112]
  414060:	add	sp, sp, #0x20
  414064:	ret
  414068:	sub	sp, sp, #0x50
  41406c:	stp	x29, x30, [sp, #64]
  414070:	add	x29, sp, #0x40
  414074:	adrp	x8, 429000 <_ZdlPvm@@Base+0x6948>
  414078:	add	x8, x8, #0x108
  41407c:	add	x8, x8, #0x10
  414080:	stur	x0, [x29, #-8]
  414084:	stur	x1, [x29, #-16]
  414088:	stur	x2, [x29, #-24]
  41408c:	str	x3, [sp, #32]
  414090:	str	w4, [sp, #28]
  414094:	ldur	x9, [x29, #-8]
  414098:	ldur	x1, [x29, #-16]
  41409c:	ldur	x2, [x29, #-24]
  4140a0:	mov	x0, x9
  4140a4:	str	x8, [sp, #16]
  4140a8:	str	x9, [sp, #8]
  4140ac:	bl	413f60 <sqrt@plt+0x121d0>
  4140b0:	ldr	x8, [sp, #16]
  4140b4:	ldr	x9, [sp, #8]
  4140b8:	str	x8, [x9]
  4140bc:	ldr	x10, [sp, #32]
  4140c0:	str	x10, [x9, #152]
  4140c4:	ldr	w11, [sp, #28]
  4140c8:	str	w11, [x9, #160]
  4140cc:	ldp	x29, x30, [sp, #64]
  4140d0:	add	sp, sp, #0x50
  4140d4:	ret
  4140d8:	stp	x29, x30, [sp, #-32]!
  4140dc:	str	x28, [sp, #16]
  4140e0:	mov	x29, sp
  4140e4:	sub	sp, sp, #0x1f0
  4140e8:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  4140ec:	add	x8, x8, #0xb8
  4140f0:	adrp	x9, 442000 <stderr@@GLIBC_2.17+0x2430>
  4140f4:	add	x9, x9, #0xc70
  4140f8:	stur	x0, [x29, #-8]
  4140fc:	ldur	x10, [x29, #-8]
  414100:	ldr	w11, [x10, #48]
  414104:	stur	x8, [x29, #-216]
  414108:	stur	x9, [x29, #-224]
  41410c:	stur	x10, [x29, #-232]
  414110:	cbnz	w11, 414118 <sqrt@plt+0x12388>
  414114:	b	4146f8 <sqrt@plt+0x12968>
  414118:	ldur	x8, [x29, #-216]
  41411c:	ldr	x9, [x8]
  414120:	ldur	x0, [x29, #-232]
  414124:	stur	x9, [x29, #-240]
  414128:	bl	4118c0 <sqrt@plt+0xfb30>
  41412c:	ldur	x8, [x29, #-240]
  414130:	ldr	x9, [x8]
  414134:	ldr	x9, [x9, #112]
  414138:	str	x0, [sp, #248]
  41413c:	mov	x0, x8
  414140:	mov	x10, xzr
  414144:	mov	x1, x10
  414148:	ldr	x2, [sp, #248]
  41414c:	blr	x9
  414150:	ldur	x8, [x29, #-232]
  414154:	ldur	q0, [x8, #120]
  414158:	stur	q0, [x29, #-32]
  41415c:	ldrb	w11, [x8, #88]
  414160:	cbz	w11, 41434c <sqrt@plt+0x125bc>
  414164:	ldur	x8, [x29, #-232]
  414168:	ldr	x0, [x8, #152]
  41416c:	add	x1, x8, #0x78
  414170:	bl	4101ec <sqrt@plt+0xe45c>
  414174:	sub	x0, x29, #0x30
  414178:	stur	d0, [x29, #-48]
  41417c:	stur	d1, [x29, #-40]
  414180:	bl	41068c <sqrt@plt+0xe8fc>
  414184:	stur	d0, [x29, #-56]
  414188:	ldur	d0, [x29, #-56]
  41418c:	fcmp	d0, #0.0
  414190:	cset	w9, eq  // eq = none
  414194:	tbnz	w9, #0, 41419c <sqrt@plt+0x1240c>
  414198:	b	4141b8 <sqrt@plt+0x12428>
  41419c:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6948>
  4141a0:	add	x0, x0, #0x6b2
  4141a4:	ldur	x1, [x29, #-224]
  4141a8:	ldur	x2, [x29, #-224]
  4141ac:	ldur	x3, [x29, #-224]
  4141b0:	bl	420560 <sqrt@plt+0x1e7d0>
  4141b4:	b	4146f8 <sqrt@plt+0x12968>
  4141b8:	ldur	x8, [x29, #-232]
  4141bc:	ldr	w9, [x8, #112]
  4141c0:	cbz	w9, 41428c <sqrt@plt+0x124fc>
  4141c4:	ldur	x8, [x29, #-216]
  4141c8:	ldr	x9, [x8]
  4141cc:	ldr	x10, [x9]
  4141d0:	ldr	x10, [x10, #144]
  4141d4:	mov	x0, x9
  4141d8:	blr	x10
  4141dc:	cbz	w0, 41428c <sqrt@plt+0x124fc>
  4141e0:	ldur	x8, [x29, #-232]
  4141e4:	ldr	d0, [x8, #96]
  4141e8:	ldur	d1, [x29, #-56]
  4141ec:	fdiv	d0, d0, d1
  4141f0:	sub	x9, x29, #0x30
  4141f4:	mov	x0, x9
  4141f8:	str	x9, [sp, #240]
  4141fc:	bl	4104c4 <sqrt@plt+0xe734>
  414200:	ldur	x8, [x29, #-232]
  414204:	add	x9, x8, #0x78
  414208:	add	x10, x8, #0x78
  41420c:	ldr	x1, [x8, #152]
  414210:	mov	x0, x10
  414214:	str	x9, [sp, #232]
  414218:	bl	4101ec <sqrt@plt+0xe45c>
  41421c:	sub	x1, x29, #0x48
  414220:	stur	d0, [x29, #-72]
  414224:	stur	d1, [x29, #-64]
  414228:	ldur	x8, [x29, #-232]
  41422c:	add	x2, x8, #0x60
  414230:	add	x3, x8, #0x30
  414234:	mov	x0, x8
  414238:	str	x1, [sp, #224]
  41423c:	str	x2, [sp, #216]
  414240:	str	x3, [sp, #208]
  414244:	bl	4118c0 <sqrt@plt+0xfb30>
  414248:	ldr	x8, [sp, #232]
  41424c:	str	x0, [sp, #200]
  414250:	mov	x0, x8
  414254:	ldr	x1, [sp, #224]
  414258:	ldr	x2, [sp, #216]
  41425c:	ldr	x3, [sp, #208]
  414260:	ldr	x4, [sp, #200]
  414264:	bl	4106bc <sqrt@plt+0xe92c>
  414268:	ldur	x8, [x29, #-232]
  41426c:	add	x0, x8, #0x78
  414270:	ldr	x1, [sp, #240]
  414274:	bl	41058c <sqrt@plt+0xe7fc>
  414278:	stur	d0, [x29, #-88]
  41427c:	stur	d1, [x29, #-80]
  414280:	ldur	q2, [x29, #-88]
  414284:	stur	q2, [x29, #-32]
  414288:	b	41434c <sqrt@plt+0x125bc>
  41428c:	ldur	x8, [x29, #-232]
  414290:	ldr	d0, [x8, #64]
  414294:	fabs	d0, d0
  414298:	ldur	d1, [x29, #-56]
  41429c:	fdiv	d0, d0, d1
  4142a0:	mov	x9, #0x4052000000000000    	// #4634766966517661696
  4142a4:	fmov	d1, x9
  4142a8:	fdiv	d0, d0, d1
  4142ac:	fmov	d1, #4.000000000000000000e+00
  4142b0:	fdiv	d0, d0, d1
  4142b4:	sub	x9, x29, #0x30
  4142b8:	mov	x0, x9
  4142bc:	str	x9, [sp, #192]
  4142c0:	bl	4104c4 <sqrt@plt+0xe734>
  4142c4:	ldur	x8, [x29, #-232]
  4142c8:	add	x9, x8, #0x78
  4142cc:	mov	x0, x9
  4142d0:	ldr	x1, [sp, #192]
  4142d4:	bl	41058c <sqrt@plt+0xe7fc>
  4142d8:	stur	d0, [x29, #-104]
  4142dc:	stur	d1, [x29, #-96]
  4142e0:	ldur	q2, [x29, #-104]
  4142e4:	sub	x8, x29, #0x20
  4142e8:	stur	q2, [x29, #-32]
  4142ec:	ldur	x9, [x29, #-232]
  4142f0:	ldr	x1, [x9, #152]
  4142f4:	mov	x0, x8
  4142f8:	str	x8, [sp, #184]
  4142fc:	bl	4101ec <sqrt@plt+0xe45c>
  414300:	sub	x1, x29, #0x78
  414304:	stur	d0, [x29, #-120]
  414308:	stur	d1, [x29, #-112]
  41430c:	ldur	x8, [x29, #-232]
  414310:	add	x2, x8, #0x60
  414314:	add	x3, x8, #0x30
  414318:	mov	x0, x8
  41431c:	str	x1, [sp, #176]
  414320:	str	x2, [sp, #168]
  414324:	str	x3, [sp, #160]
  414328:	bl	4118c0 <sqrt@plt+0xfb30>
  41432c:	ldr	x8, [sp, #184]
  414330:	str	x0, [sp, #152]
  414334:	mov	x0, x8
  414338:	ldr	x1, [sp, #176]
  41433c:	ldr	x2, [sp, #168]
  414340:	ldr	x3, [sp, #160]
  414344:	ldr	x4, [sp, #152]
  414348:	bl	4106bc <sqrt@plt+0xe92c>
  41434c:	ldur	x8, [x29, #-232]
  414350:	ldrb	w9, [x8, #89]
  414354:	cbz	w9, 4146b4 <sqrt@plt+0x12924>
  414358:	ldur	x8, [x29, #-232]
  41435c:	ldr	x9, [x8, #152]
  414360:	ldr	w10, [x8, #160]
  414364:	subs	w10, w10, #0x1
  414368:	mov	w0, w10
  41436c:	sxtw	x11, w0
  414370:	mov	x12, #0x10                  	// #16
  414374:	mul	x11, x12, x11
  414378:	add	x0, x9, x11
  41437c:	ldr	w10, [x8, #160]
  414380:	cmp	w10, #0x1
  414384:	str	x0, [sp, #144]
  414388:	b.le	4143b8 <sqrt@plt+0x12628>
  41438c:	ldur	x8, [x29, #-232]
  414390:	ldr	x9, [x8, #152]
  414394:	ldr	w10, [x8, #160]
  414398:	subs	w10, w10, #0x2
  41439c:	mov	w0, w10
  4143a0:	sxtw	x11, w0
  4143a4:	mov	x12, #0x10                  	// #16
  4143a8:	mul	x11, x12, x11
  4143ac:	add	x9, x9, x11
  4143b0:	str	x9, [sp, #136]
  4143b4:	b	4143c4 <sqrt@plt+0x12634>
  4143b8:	ldur	x8, [x29, #-232]
  4143bc:	add	x9, x8, #0x78
  4143c0:	str	x9, [sp, #136]
  4143c4:	ldr	x8, [sp, #136]
  4143c8:	ldr	x0, [sp, #144]
  4143cc:	mov	x1, x8
  4143d0:	bl	4101ec <sqrt@plt+0xe45c>
  4143d4:	sub	x0, x29, #0x88
  4143d8:	stur	d0, [x29, #-136]
  4143dc:	stur	d1, [x29, #-128]
  4143e0:	bl	41068c <sqrt@plt+0xe8fc>
  4143e4:	stur	d0, [x29, #-144]
  4143e8:	ldur	d0, [x29, #-144]
  4143ec:	fcmp	d0, #0.0
  4143f0:	cset	w9, eq  // eq = none
  4143f4:	tbnz	w9, #0, 4143fc <sqrt@plt+0x1266c>
  4143f8:	b	414418 <sqrt@plt+0x12688>
  4143fc:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6948>
  414400:	add	x0, x0, #0x6b2
  414404:	ldur	x1, [x29, #-224]
  414408:	ldur	x2, [x29, #-224]
  41440c:	ldur	x3, [x29, #-224]
  414410:	bl	420560 <sqrt@plt+0x1e7d0>
  414414:	b	4146f8 <sqrt@plt+0x12968>
  414418:	ldur	x8, [x29, #-232]
  41441c:	ldr	w9, [x8, #112]
  414420:	cbz	w9, 41455c <sqrt@plt+0x127cc>
  414424:	ldur	x8, [x29, #-216]
  414428:	ldr	x9, [x8]
  41442c:	ldr	x10, [x9]
  414430:	ldr	x10, [x10, #144]
  414434:	mov	x0, x9
  414438:	blr	x10
  41443c:	cbz	w0, 41455c <sqrt@plt+0x127cc>
  414440:	ldur	x8, [x29, #-232]
  414444:	ldr	d0, [x8, #96]
  414448:	ldur	d1, [x29, #-144]
  41444c:	fdiv	d0, d0, d1
  414450:	sub	x0, x29, #0x88
  414454:	bl	4104c4 <sqrt@plt+0xe734>
  414458:	ldur	x8, [x29, #-232]
  41445c:	add	x9, x8, #0x88
  414460:	ldr	x10, [x8, #152]
  414464:	ldr	w11, [x8, #160]
  414468:	subs	w11, w11, #0x1
  41446c:	mov	w1, w11
  414470:	sxtw	x12, w1
  414474:	mov	x13, #0x10                  	// #16
  414478:	mul	x12, x13, x12
  41447c:	add	x10, x10, x12
  414480:	ldr	w11, [x8, #160]
  414484:	cmp	w11, #0x1
  414488:	str	x9, [sp, #128]
  41448c:	str	x10, [sp, #120]
  414490:	b.le	4144c0 <sqrt@plt+0x12730>
  414494:	ldur	x8, [x29, #-232]
  414498:	ldr	x9, [x8, #152]
  41449c:	ldr	w10, [x8, #160]
  4144a0:	subs	w10, w10, #0x2
  4144a4:	mov	w0, w10
  4144a8:	sxtw	x11, w0
  4144ac:	mov	x12, #0x10                  	// #16
  4144b0:	mul	x11, x12, x11
  4144b4:	add	x9, x9, x11
  4144b8:	str	x9, [sp, #112]
  4144bc:	b	4144cc <sqrt@plt+0x1273c>
  4144c0:	ldur	x8, [x29, #-232]
  4144c4:	add	x9, x8, #0x78
  4144c8:	str	x9, [sp, #112]
  4144cc:	ldr	x8, [sp, #112]
  4144d0:	ldr	x0, [sp, #120]
  4144d4:	mov	x1, x8
  4144d8:	bl	4101ec <sqrt@plt+0xe45c>
  4144dc:	sub	x1, x29, #0xa0
  4144e0:	stur	d0, [x29, #-160]
  4144e4:	stur	d1, [x29, #-152]
  4144e8:	ldur	x8, [x29, #-232]
  4144ec:	add	x2, x8, #0x60
  4144f0:	add	x3, x8, #0x30
  4144f4:	mov	x0, x8
  4144f8:	str	x1, [sp, #104]
  4144fc:	str	x2, [sp, #96]
  414500:	str	x3, [sp, #88]
  414504:	bl	4118c0 <sqrt@plt+0xfb30>
  414508:	ldr	x8, [sp, #128]
  41450c:	str	x0, [sp, #80]
  414510:	mov	x0, x8
  414514:	ldr	x1, [sp, #104]
  414518:	ldr	x2, [sp, #96]
  41451c:	ldr	x3, [sp, #88]
  414520:	ldr	x4, [sp, #80]
  414524:	bl	4106bc <sqrt@plt+0xe92c>
  414528:	ldur	x8, [x29, #-232]
  41452c:	add	x0, x8, #0x88
  414530:	sub	x1, x29, #0x88
  414534:	bl	4101ec <sqrt@plt+0xe45c>
  414538:	stur	d0, [x29, #-176]
  41453c:	stur	d1, [x29, #-168]
  414540:	ldur	x8, [x29, #-232]
  414544:	ldr	x9, [x8, #152]
  414548:	ldr	w10, [x8, #160]
  41454c:	subs	w10, w10, #0x1
  414550:	ldur	q2, [x29, #-176]
  414554:	str	q2, [x9, w10, sxtw #4]
  414558:	b	4146b4 <sqrt@plt+0x12924>
  41455c:	mov	x8, #0x10                  	// #16
  414560:	ldur	x9, [x29, #-232]
  414564:	ldr	d0, [x9, #64]
  414568:	fabs	d0, d0
  41456c:	ldur	d1, [x29, #-144]
  414570:	fdiv	d0, d0, d1
  414574:	mov	x10, #0x4052000000000000    	// #4634766966517661696
  414578:	fmov	d1, x10
  41457c:	fdiv	d0, d0, d1
  414580:	fmov	d1, #4.000000000000000000e+00
  414584:	fdiv	d0, d0, d1
  414588:	sub	x10, x29, #0x88
  41458c:	mov	x0, x10
  414590:	str	x8, [sp, #72]
  414594:	str	x10, [sp, #64]
  414598:	bl	4104c4 <sqrt@plt+0xe734>
  41459c:	ldur	x8, [x29, #-232]
  4145a0:	add	x9, x8, #0x88
  4145a4:	mov	x0, x9
  4145a8:	ldr	x1, [sp, #64]
  4145ac:	bl	4101ec <sqrt@plt+0xe45c>
  4145b0:	stur	d0, [x29, #-192]
  4145b4:	stur	d1, [x29, #-184]
  4145b8:	ldur	x8, [x29, #-232]
  4145bc:	ldr	x9, [x8, #152]
  4145c0:	ldr	w11, [x8, #160]
  4145c4:	subs	w11, w11, #0x1
  4145c8:	ldur	q2, [x29, #-192]
  4145cc:	str	q2, [x9, w11, sxtw #4]
  4145d0:	ldr	x9, [x8, #152]
  4145d4:	ldr	w11, [x8, #160]
  4145d8:	subs	w11, w11, #0x1
  4145dc:	mov	w0, w11
  4145e0:	sxtw	x10, w0
  4145e4:	ldr	x12, [sp, #72]
  4145e8:	mul	x10, x12, x10
  4145ec:	add	x0, x9, x10
  4145f0:	ldr	x9, [x8, #152]
  4145f4:	ldr	w11, [x8, #160]
  4145f8:	subs	w11, w11, #0x1
  4145fc:	mov	w1, w11
  414600:	sxtw	x10, w1
  414604:	mul	x10, x12, x10
  414608:	add	x9, x9, x10
  41460c:	ldr	w11, [x8, #160]
  414610:	cmp	w11, #0x1
  414614:	str	x0, [sp, #56]
  414618:	str	x9, [sp, #48]
  41461c:	b.le	41464c <sqrt@plt+0x128bc>
  414620:	ldur	x8, [x29, #-232]
  414624:	ldr	x9, [x8, #152]
  414628:	ldr	w10, [x8, #160]
  41462c:	subs	w10, w10, #0x2
  414630:	mov	w0, w10
  414634:	sxtw	x11, w0
  414638:	mov	x12, #0x10                  	// #16
  41463c:	mul	x11, x12, x11
  414640:	add	x9, x9, x11
  414644:	str	x9, [sp, #40]
  414648:	b	414658 <sqrt@plt+0x128c8>
  41464c:	ldur	x8, [x29, #-232]
  414650:	add	x9, x8, #0x78
  414654:	str	x9, [sp, #40]
  414658:	ldr	x8, [sp, #40]
  41465c:	ldr	x0, [sp, #48]
  414660:	mov	x1, x8
  414664:	bl	4101ec <sqrt@plt+0xe45c>
  414668:	sub	x1, x29, #0xd0
  41466c:	stur	d0, [x29, #-208]
  414670:	stur	d1, [x29, #-200]
  414674:	ldur	x8, [x29, #-232]
  414678:	add	x2, x8, #0x60
  41467c:	add	x3, x8, #0x30
  414680:	mov	x0, x8
  414684:	str	x1, [sp, #32]
  414688:	str	x2, [sp, #24]
  41468c:	str	x3, [sp, #16]
  414690:	bl	4118c0 <sqrt@plt+0xfb30>
  414694:	ldr	x8, [sp, #56]
  414698:	str	x0, [sp, #8]
  41469c:	mov	x0, x8
  4146a0:	ldr	x1, [sp, #32]
  4146a4:	ldr	x2, [sp, #24]
  4146a8:	ldr	x3, [sp, #16]
  4146ac:	ldr	x4, [sp, #8]
  4146b0:	bl	4106bc <sqrt@plt+0xe92c>
  4146b4:	ldur	x8, [x29, #-216]
  4146b8:	ldr	x9, [x8]
  4146bc:	ldur	x10, [x29, #-232]
  4146c0:	ldr	x2, [x10, #152]
  4146c4:	ldr	w3, [x10, #160]
  4146c8:	add	x4, x10, #0x30
  4146cc:	ldr	x11, [x9]
  4146d0:	ldr	x11, [x11, #48]
  4146d4:	mov	x0, x9
  4146d8:	sub	x1, x29, #0x20
  4146dc:	blr	x11
  4146e0:	ldur	x8, [x29, #-216]
  4146e4:	ldr	x9, [x8]
  4146e8:	ldr	x10, [x9]
  4146ec:	ldr	x10, [x10, #120]
  4146f0:	mov	x0, x9
  4146f4:	blr	x10
  4146f8:	add	sp, sp, #0x1f0
  4146fc:	ldr	x28, [sp, #16]
  414700:	ldp	x29, x30, [sp], #32
  414704:	ret
  414708:	sub	sp, sp, #0x30
  41470c:	stp	x29, x30, [sp, #32]
  414710:	add	x29, sp, #0x20
  414714:	stur	x0, [x29, #-8]
  414718:	str	x1, [sp, #16]
  41471c:	ldur	x8, [x29, #-8]
  414720:	ldr	x0, [sp, #16]
  414724:	add	x1, x8, #0x78
  414728:	str	x8, [sp]
  41472c:	bl	410ad8 <sqrt@plt+0xed48>
  414730:	str	wzr, [sp, #12]
  414734:	ldr	w8, [sp, #12]
  414738:	ldr	x9, [sp]
  41473c:	ldr	w10, [x9, #160]
  414740:	cmp	w8, w10
  414744:	b.ge	414778 <sqrt@plt+0x129e8>  // b.tcont
  414748:	ldr	x0, [sp, #16]
  41474c:	ldr	x8, [sp]
  414750:	ldr	x9, [x8, #152]
  414754:	ldrsw	x10, [sp, #12]
  414758:	mov	x11, #0x10                  	// #16
  41475c:	mul	x10, x11, x10
  414760:	add	x1, x9, x10
  414764:	bl	410ad8 <sqrt@plt+0xed48>
  414768:	ldr	w8, [sp, #12]
  41476c:	add	w8, w8, #0x1
  414770:	str	w8, [sp, #12]
  414774:	b	414734 <sqrt@plt+0x129a4>
  414778:	ldp	x29, x30, [sp, #32]
  41477c:	add	sp, sp, #0x30
  414780:	ret
  414784:	sub	sp, sp, #0x30
  414788:	stp	x29, x30, [sp, #32]
  41478c:	add	x29, sp, #0x20
  414790:	stur	x0, [x29, #-8]
  414794:	str	x1, [sp, #16]
  414798:	ldur	x8, [x29, #-8]
  41479c:	ldr	x1, [sp, #16]
  4147a0:	mov	x0, x8
  4147a4:	str	x8, [sp]
  4147a8:	bl	413fdc <sqrt@plt+0x1224c>
  4147ac:	str	wzr, [sp, #12]
  4147b0:	ldr	w8, [sp, #12]
  4147b4:	ldr	x9, [sp]
  4147b8:	ldr	w10, [x9, #160]
  4147bc:	cmp	w8, w10
  4147c0:	b.ge	4147f4 <sqrt@plt+0x12a64>  // b.tcont
  4147c4:	ldr	x1, [sp, #16]
  4147c8:	ldr	x8, [sp]
  4147cc:	ldr	x9, [x8, #152]
  4147d0:	ldrsw	x10, [sp, #12]
  4147d4:	mov	x11, #0x10                  	// #16
  4147d8:	mul	x10, x11, x10
  4147dc:	add	x0, x9, x10
  4147e0:	bl	41043c <sqrt@plt+0xe6ac>
  4147e4:	ldr	w8, [sp, #12]
  4147e8:	add	w8, w8, #0x1
  4147ec:	str	w8, [sp, #12]
  4147f0:	b	4147b0 <sqrt@plt+0x12a20>
  4147f4:	ldp	x29, x30, [sp, #32]
  4147f8:	add	sp, sp, #0x30
  4147fc:	ret
  414800:	sub	sp, sp, #0xc0
  414804:	stp	x29, x30, [sp, #176]
  414808:	add	x29, sp, #0xb0
  41480c:	mov	w8, #0x1                   	// #1
  414810:	stur	x0, [x29, #-8]
  414814:	stur	x1, [x29, #-16]
  414818:	ldur	x9, [x29, #-8]
  41481c:	ldur	x0, [x29, #-16]
  414820:	add	x1, x9, #0x78
  414824:	str	w8, [sp, #68]
  414828:	str	x9, [sp, #56]
  41482c:	bl	410ad8 <sqrt@plt+0xed48>
  414830:	ldur	x0, [x29, #-16]
  414834:	ldr	x9, [sp, #56]
  414838:	add	x1, x9, #0x88
  41483c:	bl	410ad8 <sqrt@plt+0xed48>
  414840:	ldr	w8, [sp, #68]
  414844:	stur	w8, [x29, #-20]
  414848:	ldur	w8, [x29, #-20]
  41484c:	ldr	x9, [sp, #56]
  414850:	ldr	w10, [x9, #160]
  414854:	cmp	w8, w10
  414858:	b.ge	414980 <sqrt@plt+0x12bf0>  // b.tcont
  41485c:	ldur	x0, [x29, #-16]
  414860:	ldur	w8, [x29, #-20]
  414864:	cmp	w8, #0x1
  414868:	str	x0, [sp, #48]
  41486c:	b.ne	414880 <sqrt@plt+0x12af0>  // b.any
  414870:	ldr	x8, [sp, #56]
  414874:	add	x9, x8, #0x78
  414878:	str	x9, [sp, #40]
  41487c:	b	4148a8 <sqrt@plt+0x12b18>
  414880:	ldr	x8, [sp, #56]
  414884:	ldr	x9, [x8, #152]
  414888:	ldur	w10, [x29, #-20]
  41488c:	subs	w10, w10, #0x2
  414890:	mov	w0, w10
  414894:	sxtw	x11, w0
  414898:	mov	x12, #0x10                  	// #16
  41489c:	mul	x11, x12, x11
  4148a0:	add	x9, x9, x11
  4148a4:	str	x9, [sp, #40]
  4148a8:	ldr	x8, [sp, #40]
  4148ac:	mov	x0, x8
  4148b0:	fmov	d0, #1.250000000000000000e-01
  4148b4:	str	d0, [sp, #32]
  4148b8:	bl	4105f0 <sqrt@plt+0xe860>
  4148bc:	sub	x0, x29, #0x48
  4148c0:	stur	d0, [x29, #-72]
  4148c4:	stur	d1, [x29, #-64]
  4148c8:	ldr	x8, [sp, #56]
  4148cc:	ldr	x9, [x8, #152]
  4148d0:	ldur	w10, [x29, #-20]
  4148d4:	subs	w10, w10, #0x1
  4148d8:	mov	w1, w10
  4148dc:	sxtw	x11, w1
  4148e0:	mov	x12, #0x10                  	// #16
  4148e4:	mul	x11, x12, x11
  4148e8:	add	x9, x9, x11
  4148ec:	str	x0, [sp, #24]
  4148f0:	mov	x0, x9
  4148f4:	fmov	d0, #7.500000000000000000e-01
  4148f8:	str	x12, [sp, #16]
  4148fc:	bl	4105f0 <sqrt@plt+0xe860>
  414900:	add	x1, sp, #0x58
  414904:	str	d0, [sp, #88]
  414908:	str	d1, [sp, #96]
  41490c:	ldr	x0, [sp, #24]
  414910:	bl	41058c <sqrt@plt+0xe7fc>
  414914:	sub	x0, x29, #0x38
  414918:	stur	d0, [x29, #-56]
  41491c:	stur	d1, [x29, #-48]
  414920:	ldr	x8, [sp, #56]
  414924:	ldr	x9, [x8, #152]
  414928:	ldursw	x11, [x29, #-20]
  41492c:	ldr	x12, [sp, #16]
  414930:	mul	x11, x12, x11
  414934:	add	x9, x9, x11
  414938:	str	x0, [sp, #8]
  41493c:	mov	x0, x9
  414940:	ldr	d0, [sp, #32]
  414944:	bl	4105f0 <sqrt@plt+0xe860>
  414948:	add	x1, sp, #0x48
  41494c:	str	d0, [sp, #72]
  414950:	str	d1, [sp, #80]
  414954:	ldr	x0, [sp, #8]
  414958:	bl	41058c <sqrt@plt+0xe7fc>
  41495c:	sub	x1, x29, #0x28
  414960:	stur	d0, [x29, #-40]
  414964:	stur	d1, [x29, #-32]
  414968:	ldr	x0, [sp, #48]
  41496c:	bl	410ad8 <sqrt@plt+0xed48>
  414970:	ldur	w8, [x29, #-20]
  414974:	add	w8, w8, #0x1
  414978:	stur	w8, [x29, #-20]
  41497c:	b	414848 <sqrt@plt+0x12ab8>
  414980:	ldp	x29, x30, [sp, #176]
  414984:	add	sp, sp, #0xc0
  414988:	ret
  41498c:	sub	sp, sp, #0x50
  414990:	stp	x29, x30, [sp, #64]
  414994:	add	x29, sp, #0x40
  414998:	adrp	x8, 429000 <_ZdlPvm@@Base+0x6948>
  41499c:	add	x8, x8, #0x828
  4149a0:	add	x8, x8, #0x10
  4149a4:	stur	x0, [x29, #-8]
  4149a8:	stur	x1, [x29, #-16]
  4149ac:	stur	x2, [x29, #-24]
  4149b0:	str	x3, [sp, #32]
  4149b4:	str	w4, [sp, #28]
  4149b8:	ldur	x9, [x29, #-8]
  4149bc:	ldur	x1, [x29, #-16]
  4149c0:	ldur	x2, [x29, #-24]
  4149c4:	ldr	x3, [sp, #32]
  4149c8:	ldr	w4, [sp, #28]
  4149cc:	mov	x0, x9
  4149d0:	str	x8, [sp, #16]
  4149d4:	str	x9, [sp, #8]
  4149d8:	bl	414068 <sqrt@plt+0x122d8>
  4149dc:	ldr	x8, [sp, #16]
  4149e0:	ldr	x9, [sp, #8]
  4149e4:	str	x8, [x9]
  4149e8:	ldp	x29, x30, [sp, #64]
  4149ec:	add	sp, sp, #0x50
  4149f0:	ret
  4149f4:	sub	sp, sp, #0x50
  4149f8:	stp	x29, x30, [sp, #64]
  4149fc:	add	x29, sp, #0x40
  414a00:	adrp	x8, 429000 <_ZdlPvm@@Base+0x6948>
  414a04:	add	x8, x8, #0x1f8
  414a08:	add	x8, x8, #0x10
  414a0c:	stur	x0, [x29, #-8]
  414a10:	stur	x1, [x29, #-16]
  414a14:	stur	x2, [x29, #-24]
  414a18:	str	x3, [sp, #32]
  414a1c:	str	w4, [sp, #28]
  414a20:	ldur	x9, [x29, #-8]
  414a24:	ldur	x1, [x29, #-16]
  414a28:	ldur	x2, [x29, #-24]
  414a2c:	ldr	x3, [sp, #32]
  414a30:	ldr	w4, [sp, #28]
  414a34:	mov	x0, x9
  414a38:	str	x8, [sp, #16]
  414a3c:	str	x9, [sp, #8]
  414a40:	bl	414068 <sqrt@plt+0x122d8>
  414a44:	ldr	x8, [sp, #16]
  414a48:	ldr	x9, [sp, #8]
  414a4c:	str	x8, [x9]
  414a50:	ldp	x29, x30, [sp, #64]
  414a54:	add	sp, sp, #0x50
  414a58:	ret
  414a5c:	stp	x29, x30, [sp, #-32]!
  414a60:	str	x28, [sp, #16]
  414a64:	mov	x29, sp
  414a68:	sub	sp, sp, #0x220
  414a6c:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  414a70:	add	x8, x8, #0xb8
  414a74:	adrp	x9, 442000 <stderr@@GLIBC_2.17+0x2430>
  414a78:	add	x9, x9, #0xc70
  414a7c:	stur	x0, [x29, #-8]
  414a80:	ldur	x10, [x29, #-8]
  414a84:	ldr	w11, [x10, #48]
  414a88:	stur	x8, [x29, #-248]
  414a8c:	stur	x9, [x29, #-256]
  414a90:	str	x10, [sp, #280]
  414a94:	cbnz	w11, 414a9c <sqrt@plt+0x12d0c>
  414a98:	b	4150d4 <sqrt@plt+0x13344>
  414a9c:	ldur	x8, [x29, #-248]
  414aa0:	ldr	x9, [x8]
  414aa4:	ldr	x0, [sp, #280]
  414aa8:	str	x9, [sp, #272]
  414aac:	bl	4118c0 <sqrt@plt+0xfb30>
  414ab0:	ldr	x8, [sp, #272]
  414ab4:	ldr	x9, [x8]
  414ab8:	ldr	x9, [x9, #112]
  414abc:	str	x0, [sp, #264]
  414ac0:	mov	x0, x8
  414ac4:	mov	x10, xzr
  414ac8:	mov	x1, x10
  414acc:	ldr	x2, [sp, #264]
  414ad0:	blr	x9
  414ad4:	ldr	x8, [sp, #280]
  414ad8:	ldur	q0, [x8, #120]
  414adc:	stur	q0, [x29, #-32]
  414ae0:	ldrb	w11, [x8, #88]
  414ae4:	cbz	w11, 414cfc <sqrt@plt+0x12f6c>
  414ae8:	ldr	x8, [sp, #280]
  414aec:	ldr	x0, [x8, #152]
  414af0:	add	x1, x8, #0x78
  414af4:	bl	4101ec <sqrt@plt+0xe45c>
  414af8:	sub	x0, x29, #0x30
  414afc:	stur	d0, [x29, #-48]
  414b00:	stur	d1, [x29, #-40]
  414b04:	bl	41068c <sqrt@plt+0xe8fc>
  414b08:	stur	d0, [x29, #-56]
  414b0c:	ldur	d0, [x29, #-56]
  414b10:	fcmp	d0, #0.0
  414b14:	cset	w9, eq  // eq = none
  414b18:	tbnz	w9, #0, 414b20 <sqrt@plt+0x12d90>
  414b1c:	b	414b3c <sqrt@plt+0x12dac>
  414b20:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6948>
  414b24:	add	x0, x0, #0x6b2
  414b28:	ldur	x1, [x29, #-256]
  414b2c:	ldur	x2, [x29, #-256]
  414b30:	ldur	x3, [x29, #-256]
  414b34:	bl	420560 <sqrt@plt+0x1e7d0>
  414b38:	b	4150d4 <sqrt@plt+0x13344>
  414b3c:	ldr	x8, [sp, #280]
  414b40:	ldr	w9, [x8, #112]
  414b44:	cbz	w9, 414c3c <sqrt@plt+0x12eac>
  414b48:	ldur	x8, [x29, #-248]
  414b4c:	ldr	x9, [x8]
  414b50:	ldr	x10, [x9]
  414b54:	ldr	x10, [x10, #144]
  414b58:	mov	x0, x9
  414b5c:	blr	x10
  414b60:	cbz	w0, 414c3c <sqrt@plt+0x12eac>
  414b64:	ldr	x8, [sp, #280]
  414b68:	ldr	d0, [x8, #96]
  414b6c:	ldur	d1, [x29, #-56]
  414b70:	fdiv	d0, d0, d1
  414b74:	sub	x9, x29, #0x30
  414b78:	mov	x0, x9
  414b7c:	str	x9, [sp, #256]
  414b80:	bl	4104c4 <sqrt@plt+0xe734>
  414b84:	ldr	x8, [sp, #280]
  414b88:	add	x9, x8, #0x78
  414b8c:	add	x10, x8, #0x78
  414b90:	ldr	x1, [x8, #152]
  414b94:	mov	x0, x10
  414b98:	str	x9, [sp, #248]
  414b9c:	bl	4101ec <sqrt@plt+0xe45c>
  414ba0:	sub	x1, x29, #0x48
  414ba4:	stur	d0, [x29, #-72]
  414ba8:	stur	d1, [x29, #-64]
  414bac:	ldr	x8, [sp, #280]
  414bb0:	add	x2, x8, #0x60
  414bb4:	add	x3, x8, #0x30
  414bb8:	mov	x0, x8
  414bbc:	str	x1, [sp, #240]
  414bc0:	str	x2, [sp, #232]
  414bc4:	str	x3, [sp, #224]
  414bc8:	bl	4118c0 <sqrt@plt+0xfb30>
  414bcc:	ldr	x8, [sp, #248]
  414bd0:	str	x0, [sp, #216]
  414bd4:	mov	x0, x8
  414bd8:	ldr	x1, [sp, #240]
  414bdc:	ldr	x2, [sp, #232]
  414be0:	ldr	x3, [sp, #224]
  414be4:	ldr	x4, [sp, #216]
  414be8:	bl	4106bc <sqrt@plt+0xe92c>
  414bec:	ldr	x8, [sp, #280]
  414bf0:	add	x0, x8, #0x78
  414bf4:	ldr	x9, [sp, #256]
  414bf8:	str	x0, [sp, #208]
  414bfc:	mov	x0, x9
  414c00:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  414c04:	movk	x10, #0x999a
  414c08:	movk	x10, #0x3fb9, lsl #48
  414c0c:	fmov	d0, x10
  414c10:	bl	4105f0 <sqrt@plt+0xe860>
  414c14:	sub	x1, x29, #0x68
  414c18:	stur	d0, [x29, #-104]
  414c1c:	stur	d1, [x29, #-96]
  414c20:	ldr	x0, [sp, #208]
  414c24:	bl	41058c <sqrt@plt+0xe7fc>
  414c28:	stur	d0, [x29, #-88]
  414c2c:	stur	d1, [x29, #-80]
  414c30:	ldur	q2, [x29, #-88]
  414c34:	stur	q2, [x29, #-32]
  414c38:	b	414cfc <sqrt@plt+0x12f6c>
  414c3c:	ldr	x8, [sp, #280]
  414c40:	ldr	d0, [x8, #64]
  414c44:	fabs	d0, d0
  414c48:	ldur	d1, [x29, #-56]
  414c4c:	fdiv	d0, d0, d1
  414c50:	mov	x9, #0x4052000000000000    	// #4634766966517661696
  414c54:	fmov	d1, x9
  414c58:	fdiv	d0, d0, d1
  414c5c:	fmov	d1, #4.000000000000000000e+00
  414c60:	fdiv	d0, d0, d1
  414c64:	sub	x9, x29, #0x30
  414c68:	mov	x0, x9
  414c6c:	str	x9, [sp, #200]
  414c70:	bl	4104c4 <sqrt@plt+0xe734>
  414c74:	ldr	x8, [sp, #280]
  414c78:	add	x9, x8, #0x78
  414c7c:	mov	x0, x9
  414c80:	ldr	x1, [sp, #200]
  414c84:	bl	41058c <sqrt@plt+0xe7fc>
  414c88:	stur	d0, [x29, #-120]
  414c8c:	stur	d1, [x29, #-112]
  414c90:	ldur	q2, [x29, #-120]
  414c94:	sub	x8, x29, #0x20
  414c98:	stur	q2, [x29, #-32]
  414c9c:	ldr	x9, [sp, #280]
  414ca0:	ldr	x1, [x9, #152]
  414ca4:	mov	x0, x8
  414ca8:	str	x8, [sp, #192]
  414cac:	bl	4101ec <sqrt@plt+0xe45c>
  414cb0:	sub	x1, x29, #0x88
  414cb4:	stur	d0, [x29, #-136]
  414cb8:	stur	d1, [x29, #-128]
  414cbc:	ldr	x8, [sp, #280]
  414cc0:	add	x2, x8, #0x60
  414cc4:	add	x3, x8, #0x30
  414cc8:	mov	x0, x8
  414ccc:	str	x1, [sp, #184]
  414cd0:	str	x2, [sp, #176]
  414cd4:	str	x3, [sp, #168]
  414cd8:	bl	4118c0 <sqrt@plt+0xfb30>
  414cdc:	ldr	x8, [sp, #192]
  414ce0:	str	x0, [sp, #160]
  414ce4:	mov	x0, x8
  414ce8:	ldr	x1, [sp, #184]
  414cec:	ldr	x2, [sp, #176]
  414cf0:	ldr	x3, [sp, #168]
  414cf4:	ldr	x4, [sp, #160]
  414cf8:	bl	4106bc <sqrt@plt+0xe92c>
  414cfc:	ldr	x8, [sp, #280]
  414d00:	ldrb	w9, [x8, #89]
  414d04:	cbz	w9, 415090 <sqrt@plt+0x13300>
  414d08:	ldr	x8, [sp, #280]
  414d0c:	ldr	x9, [x8, #152]
  414d10:	ldr	w10, [x8, #160]
  414d14:	subs	w10, w10, #0x1
  414d18:	mov	w0, w10
  414d1c:	sxtw	x11, w0
  414d20:	mov	x12, #0x10                  	// #16
  414d24:	mul	x11, x12, x11
  414d28:	add	x0, x9, x11
  414d2c:	ldr	w10, [x8, #160]
  414d30:	cmp	w10, #0x1
  414d34:	str	x0, [sp, #152]
  414d38:	b.le	414d68 <sqrt@plt+0x12fd8>
  414d3c:	ldr	x8, [sp, #280]
  414d40:	ldr	x9, [x8, #152]
  414d44:	ldr	w10, [x8, #160]
  414d48:	subs	w10, w10, #0x2
  414d4c:	mov	w0, w10
  414d50:	sxtw	x11, w0
  414d54:	mov	x12, #0x10                  	// #16
  414d58:	mul	x11, x12, x11
  414d5c:	add	x9, x9, x11
  414d60:	str	x9, [sp, #144]
  414d64:	b	414d74 <sqrt@plt+0x12fe4>
  414d68:	ldr	x8, [sp, #280]
  414d6c:	add	x9, x8, #0x78
  414d70:	str	x9, [sp, #144]
  414d74:	ldr	x8, [sp, #144]
  414d78:	ldr	x0, [sp, #152]
  414d7c:	mov	x1, x8
  414d80:	bl	4101ec <sqrt@plt+0xe45c>
  414d84:	sub	x0, x29, #0x98
  414d88:	stur	d0, [x29, #-152]
  414d8c:	stur	d1, [x29, #-144]
  414d90:	bl	41068c <sqrt@plt+0xe8fc>
  414d94:	stur	d0, [x29, #-160]
  414d98:	ldur	d0, [x29, #-160]
  414d9c:	fcmp	d0, #0.0
  414da0:	cset	w9, eq  // eq = none
  414da4:	tbnz	w9, #0, 414dac <sqrt@plt+0x1301c>
  414da8:	b	414dc8 <sqrt@plt+0x13038>
  414dac:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6948>
  414db0:	add	x0, x0, #0x6b2
  414db4:	ldur	x1, [x29, #-256]
  414db8:	ldur	x2, [x29, #-256]
  414dbc:	ldur	x3, [x29, #-256]
  414dc0:	bl	420560 <sqrt@plt+0x1e7d0>
  414dc4:	b	4150d4 <sqrt@plt+0x13344>
  414dc8:	ldr	x8, [sp, #280]
  414dcc:	ldr	w9, [x8, #112]
  414dd0:	cbz	w9, 414f38 <sqrt@plt+0x131a8>
  414dd4:	ldur	x8, [x29, #-248]
  414dd8:	ldr	x9, [x8]
  414ddc:	ldr	x10, [x9]
  414de0:	ldr	x10, [x10, #144]
  414de4:	mov	x0, x9
  414de8:	blr	x10
  414dec:	cbz	w0, 414f38 <sqrt@plt+0x131a8>
  414df0:	ldr	x8, [sp, #280]
  414df4:	ldr	d0, [x8, #96]
  414df8:	ldur	d1, [x29, #-160]
  414dfc:	fdiv	d0, d0, d1
  414e00:	sub	x0, x29, #0x98
  414e04:	bl	4104c4 <sqrt@plt+0xe734>
  414e08:	ldr	x8, [sp, #280]
  414e0c:	add	x9, x8, #0x88
  414e10:	ldr	x10, [x8, #152]
  414e14:	ldr	w11, [x8, #160]
  414e18:	subs	w11, w11, #0x1
  414e1c:	mov	w1, w11
  414e20:	sxtw	x12, w1
  414e24:	mov	x13, #0x10                  	// #16
  414e28:	mul	x12, x13, x12
  414e2c:	add	x10, x10, x12
  414e30:	ldr	w11, [x8, #160]
  414e34:	cmp	w11, #0x1
  414e38:	str	x9, [sp, #136]
  414e3c:	str	x10, [sp, #128]
  414e40:	b.le	414e70 <sqrt@plt+0x130e0>
  414e44:	ldr	x8, [sp, #280]
  414e48:	ldr	x9, [x8, #152]
  414e4c:	ldr	w10, [x8, #160]
  414e50:	subs	w10, w10, #0x2
  414e54:	mov	w0, w10
  414e58:	sxtw	x11, w0
  414e5c:	mov	x12, #0x10                  	// #16
  414e60:	mul	x11, x12, x11
  414e64:	add	x9, x9, x11
  414e68:	str	x9, [sp, #120]
  414e6c:	b	414e7c <sqrt@plt+0x130ec>
  414e70:	ldr	x8, [sp, #280]
  414e74:	add	x9, x8, #0x78
  414e78:	str	x9, [sp, #120]
  414e7c:	ldr	x8, [sp, #120]
  414e80:	ldr	x0, [sp, #128]
  414e84:	mov	x1, x8
  414e88:	bl	4101ec <sqrt@plt+0xe45c>
  414e8c:	sub	x1, x29, #0xb0
  414e90:	stur	d0, [x29, #-176]
  414e94:	stur	d1, [x29, #-168]
  414e98:	ldr	x8, [sp, #280]
  414e9c:	add	x2, x8, #0x60
  414ea0:	add	x3, x8, #0x30
  414ea4:	mov	x0, x8
  414ea8:	str	x1, [sp, #112]
  414eac:	str	x2, [sp, #104]
  414eb0:	str	x3, [sp, #96]
  414eb4:	bl	4118c0 <sqrt@plt+0xfb30>
  414eb8:	ldr	x8, [sp, #136]
  414ebc:	str	x0, [sp, #88]
  414ec0:	mov	x0, x8
  414ec4:	ldr	x1, [sp, #112]
  414ec8:	ldr	x2, [sp, #104]
  414ecc:	ldr	x3, [sp, #96]
  414ed0:	ldr	x4, [sp, #88]
  414ed4:	bl	4106bc <sqrt@plt+0xe92c>
  414ed8:	ldr	x8, [sp, #280]
  414edc:	add	x0, x8, #0x88
  414ee0:	sub	x9, x29, #0x98
  414ee4:	str	x0, [sp, #80]
  414ee8:	mov	x0, x9
  414eec:	mov	x9, #0x9999999999999999    	// #-7378697629483820647
  414ef0:	movk	x9, #0x999a
  414ef4:	movk	x9, #0x3fb9, lsl #48
  414ef8:	fmov	d0, x9
  414efc:	bl	4105f0 <sqrt@plt+0xe860>
  414f00:	sub	x1, x29, #0xd0
  414f04:	stur	d0, [x29, #-208]
  414f08:	stur	d1, [x29, #-200]
  414f0c:	ldr	x0, [sp, #80]
  414f10:	bl	4101ec <sqrt@plt+0xe45c>
  414f14:	stur	d0, [x29, #-192]
  414f18:	stur	d1, [x29, #-184]
  414f1c:	ldr	x8, [sp, #280]
  414f20:	ldr	x9, [x8, #152]
  414f24:	ldr	w10, [x8, #160]
  414f28:	subs	w10, w10, #0x1
  414f2c:	ldur	q2, [x29, #-192]
  414f30:	str	q2, [x9, w10, sxtw #4]
  414f34:	b	415090 <sqrt@plt+0x13300>
  414f38:	mov	x8, #0x10                  	// #16
  414f3c:	ldr	x9, [sp, #280]
  414f40:	ldr	d0, [x9, #64]
  414f44:	fabs	d0, d0
  414f48:	ldur	d1, [x29, #-160]
  414f4c:	fdiv	d0, d0, d1
  414f50:	mov	x10, #0x4052000000000000    	// #4634766966517661696
  414f54:	fmov	d1, x10
  414f58:	fdiv	d0, d0, d1
  414f5c:	fmov	d1, #4.000000000000000000e+00
  414f60:	fdiv	d0, d0, d1
  414f64:	sub	x10, x29, #0x98
  414f68:	mov	x0, x10
  414f6c:	str	x8, [sp, #72]
  414f70:	str	x10, [sp, #64]
  414f74:	bl	4104c4 <sqrt@plt+0xe734>
  414f78:	ldr	x8, [sp, #280]
  414f7c:	add	x9, x8, #0x88
  414f80:	mov	x0, x9
  414f84:	ldr	x1, [sp, #64]
  414f88:	bl	4101ec <sqrt@plt+0xe45c>
  414f8c:	stur	d0, [x29, #-224]
  414f90:	stur	d1, [x29, #-216]
  414f94:	ldr	x8, [sp, #280]
  414f98:	ldr	x9, [x8, #152]
  414f9c:	ldr	w11, [x8, #160]
  414fa0:	subs	w11, w11, #0x1
  414fa4:	ldur	q2, [x29, #-224]
  414fa8:	str	q2, [x9, w11, sxtw #4]
  414fac:	ldr	x9, [x8, #152]
  414fb0:	ldr	w11, [x8, #160]
  414fb4:	subs	w11, w11, #0x1
  414fb8:	mov	w0, w11
  414fbc:	sxtw	x10, w0
  414fc0:	ldr	x12, [sp, #72]
  414fc4:	mul	x10, x12, x10
  414fc8:	add	x0, x9, x10
  414fcc:	ldr	x9, [x8, #152]
  414fd0:	ldr	w11, [x8, #160]
  414fd4:	subs	w11, w11, #0x1
  414fd8:	mov	w1, w11
  414fdc:	sxtw	x10, w1
  414fe0:	mul	x10, x12, x10
  414fe4:	add	x9, x9, x10
  414fe8:	ldr	w11, [x8, #160]
  414fec:	cmp	w11, #0x1
  414ff0:	str	x0, [sp, #56]
  414ff4:	str	x9, [sp, #48]
  414ff8:	b.le	415028 <sqrt@plt+0x13298>
  414ffc:	ldr	x8, [sp, #280]
  415000:	ldr	x9, [x8, #152]
  415004:	ldr	w10, [x8, #160]
  415008:	subs	w10, w10, #0x2
  41500c:	mov	w0, w10
  415010:	sxtw	x11, w0
  415014:	mov	x12, #0x10                  	// #16
  415018:	mul	x11, x12, x11
  41501c:	add	x9, x9, x11
  415020:	str	x9, [sp, #40]
  415024:	b	415034 <sqrt@plt+0x132a4>
  415028:	ldr	x8, [sp, #280]
  41502c:	add	x9, x8, #0x78
  415030:	str	x9, [sp, #40]
  415034:	ldr	x8, [sp, #40]
  415038:	ldr	x0, [sp, #48]
  41503c:	mov	x1, x8
  415040:	bl	4101ec <sqrt@plt+0xe45c>
  415044:	sub	x1, x29, #0xf0
  415048:	stur	d0, [x29, #-240]
  41504c:	stur	d1, [x29, #-232]
  415050:	ldr	x8, [sp, #280]
  415054:	add	x2, x8, #0x60
  415058:	add	x3, x8, #0x30
  41505c:	mov	x0, x8
  415060:	str	x1, [sp, #32]
  415064:	str	x2, [sp, #24]
  415068:	str	x3, [sp, #16]
  41506c:	bl	4118c0 <sqrt@plt+0xfb30>
  415070:	ldr	x8, [sp, #56]
  415074:	str	x0, [sp, #8]
  415078:	mov	x0, x8
  41507c:	ldr	x1, [sp, #32]
  415080:	ldr	x2, [sp, #24]
  415084:	ldr	x3, [sp, #16]
  415088:	ldr	x4, [sp, #8]
  41508c:	bl	4106bc <sqrt@plt+0xe92c>
  415090:	ldur	x8, [x29, #-248]
  415094:	ldr	x9, [x8]
  415098:	ldr	x10, [sp, #280]
  41509c:	ldr	x2, [x10, #152]
  4150a0:	ldr	w3, [x10, #160]
  4150a4:	add	x4, x10, #0x30
  4150a8:	ldr	x11, [x9]
  4150ac:	ldr	x11, [x11, #64]
  4150b0:	mov	x0, x9
  4150b4:	sub	x1, x29, #0x20
  4150b8:	blr	x11
  4150bc:	ldur	x8, [x29, #-248]
  4150c0:	ldr	x9, [x8]
  4150c4:	ldr	x10, [x9]
  4150c8:	ldr	x10, [x10, #120]
  4150cc:	mov	x0, x9
  4150d0:	blr	x10
  4150d4:	add	sp, sp, #0x220
  4150d8:	ldr	x28, [sp, #16]
  4150dc:	ldp	x29, x30, [sp], #32
  4150e0:	ret
  4150e4:	sub	sp, sp, #0x30
  4150e8:	stp	x29, x30, [sp, #32]
  4150ec:	add	x29, sp, #0x20
  4150f0:	adrp	x8, 429000 <_ZdlPvm@@Base+0x6948>
  4150f4:	add	x8, x8, #0x108
  4150f8:	add	x8, x8, #0x10
  4150fc:	stur	x0, [x29, #-8]
  415100:	ldur	x9, [x29, #-8]
  415104:	str	x8, [x9]
  415108:	ldr	x8, [x9, #152]
  41510c:	str	x9, [sp, #16]
  415110:	str	x8, [sp, #8]
  415114:	cbz	x8, 415120 <sqrt@plt+0x13390>
  415118:	ldr	x0, [sp, #8]
  41511c:	bl	401c10 <_ZdaPv@plt>
  415120:	ldr	x0, [sp, #16]
  415124:	bl	417f18 <sqrt@plt+0x16188>
  415128:	ldp	x29, x30, [sp, #32]
  41512c:	add	sp, sp, #0x30
  415130:	ret
  415134:	sub	sp, sp, #0x20
  415138:	stp	x29, x30, [sp, #16]
  41513c:	add	x29, sp, #0x10
  415140:	adrp	x8, 415000 <sqrt@plt+0x13270>
  415144:	add	x8, x8, #0xe4
  415148:	str	x0, [sp, #8]
  41514c:	ldr	x9, [sp, #8]
  415150:	mov	x0, x9
  415154:	str	x9, [sp]
  415158:	blr	x8
  41515c:	ldr	x0, [sp]
  415160:	bl	42268c <_ZdlPv@@Base>
  415164:	ldp	x29, x30, [sp, #16]
  415168:	add	sp, sp, #0x20
  41516c:	ret
  415170:	stp	x29, x30, [sp, #-32]!
  415174:	str	x28, [sp, #16]
  415178:	mov	x29, sp
  41517c:	sub	sp, sp, #0x2a0
  415180:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  415184:	add	x8, x8, #0x158
  415188:	adrp	x9, 442000 <stderr@@GLIBC_2.17+0x2430>
  41518c:	add	x9, x9, #0x148
  415190:	adrp	x10, 410000 <sqrt@plt+0xe270>
  415194:	add	x10, x10, #0x334
  415198:	mov	w11, #0x1                   	// #1
  41519c:	stur	x0, [x29, #-16]
  4151a0:	stur	x1, [x29, #-24]
  4151a4:	stur	x2, [x29, #-32]
  4151a8:	ldur	x12, [x29, #-16]
  4151ac:	ldarb	w13, [x8]
  4151b0:	and	w11, w13, w11
  4151b4:	and	w11, w11, #0xff
  4151b8:	str	x8, [sp, #184]
  4151bc:	str	x9, [sp, #176]
  4151c0:	str	x10, [sp, #168]
  4151c4:	str	x12, [sp, #160]
  4151c8:	cbnz	w11, 4151f0 <sqrt@plt+0x13460>
  4151cc:	ldr	x0, [sp, #184]
  4151d0:	bl	401d20 <__cxa_guard_acquire@plt>
  4151d4:	cbz	w0, 4151f0 <sqrt@plt+0x13460>
  4151d8:	ldr	x0, [sp, #176]
  4151dc:	ldr	x8, [sp, #168]
  4151e0:	blr	x8
  4151e4:	b	4151e8 <sqrt@plt+0x13458>
  4151e8:	ldr	x0, [sp, #184]
  4151ec:	bl	401ab0 <__cxa_guard_release@plt>
  4151f0:	ldr	x8, [sp, #160]
  4151f4:	ldr	w9, [x8, #232]
  4151f8:	ldur	x10, [x29, #-32]
  4151fc:	str	w9, [x10]
  415200:	sub	x0, x29, #0x40
  415204:	ldr	x10, [sp, #168]
  415208:	blr	x10
  41520c:	ldr	x8, [sp, #160]
  415210:	ldr	x10, [x8]
  415214:	and	x10, x10, #0x400
  415218:	cbz	x10, 415250 <sqrt@plt+0x134c0>
  41521c:	ldr	x8, [sp, #160]
  415220:	ldr	x9, [x8]
  415224:	and	x9, x9, #0x800
  415228:	cbz	x9, 415250 <sqrt@plt+0x134c0>
  41522c:	ldur	x8, [x29, #-24]
  415230:	ldr	q0, [x8]
  415234:	stur	q0, [x29, #-64]
  415238:	b	41527c <sqrt@plt+0x134ec>
  41523c:	stur	x0, [x29, #-40]
  415240:	stur	w1, [x29, #-44]
  415244:	ldr	x0, [sp, #184]
  415248:	bl	401a90 <__cxa_guard_abort@plt>
  41524c:	b	415a30 <sqrt@plt+0x13ca0>
  415250:	ldr	x8, [sp, #160]
  415254:	ldr	x9, [x8]
  415258:	and	x9, x9, #0x200
  41525c:	cbz	x9, 415270 <sqrt@plt+0x134e0>
  415260:	ldr	x8, [sp, #160]
  415264:	ldr	q0, [x8, #48]
  415268:	stur	q0, [x29, #-64]
  41526c:	b	41527c <sqrt@plt+0x134ec>
  415270:	ldur	x8, [x29, #-24]
  415274:	ldr	q0, [x8]
  415278:	stur	q0, [x29, #-64]
  41527c:	ldr	x8, [sp, #160]
  415280:	ldr	x9, [x8]
  415284:	and	x9, x9, #0x80
  415288:	cbnz	x9, 415378 <sqrt@plt+0x135e8>
  41528c:	ldr	x8, [sp, #160]
  415290:	ldr	x9, [x8]
  415294:	and	x9, x9, #0x100
  415298:	cbz	x9, 4152e0 <sqrt@plt+0x13550>
  41529c:	ldr	x8, [sp, #160]
  4152a0:	ldr	w9, [x8, #8]
  4152a4:	cmp	w9, #0x6
  4152a8:	b.eq	4152bc <sqrt@plt+0x1352c>  // b.none
  4152ac:	ldr	x8, [sp, #160]
  4152b0:	ldr	w9, [x8, #8]
  4152b4:	cmp	w9, #0x7
  4152b8:	b.ne	4152e0 <sqrt@plt+0x13550>  // b.any
  4152bc:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  4152c0:	add	x8, x8, #0x160
  4152c4:	ldr	w9, [x8]
  4152c8:	cbz	w9, 4152e0 <sqrt@plt+0x13550>
  4152cc:	ldr	x8, [sp, #176]
  4152d0:	ldr	q0, [x8]
  4152d4:	ldr	x9, [sp, #160]
  4152d8:	stur	q0, [x9, #248]
  4152dc:	b	415378 <sqrt@plt+0x135e8>
  4152e0:	ldr	x8, [sp, #160]
  4152e4:	ldr	w9, [x8, #232]
  4152e8:	subs	w9, w9, #0x0
  4152ec:	mov	w10, w9
  4152f0:	ubfx	x10, x10, #0, #32
  4152f4:	cmp	x10, #0x3
  4152f8:	str	x10, [sp, #152]
  4152fc:	b.hi	415360 <sqrt@plt+0x135d0>  // b.pmore
  415300:	adrp	x8, 428000 <_ZdlPvm@@Base+0x5948>
  415304:	add	x8, x8, #0x520
  415308:	ldr	x11, [sp, #152]
  41530c:	ldrsw	x10, [x8, x11, lsl #2]
  415310:	add	x9, x8, x10
  415314:	br	x9
  415318:	ldr	x8, [sp, #160]
  41531c:	ldr	x9, [x8, #160]
  415320:	str	x9, [x8, #256]
  415324:	b	415378 <sqrt@plt+0x135e8>
  415328:	ldr	x8, [sp, #160]
  41532c:	ldr	d0, [x8, #160]
  415330:	fneg	d0, d0
  415334:	str	d0, [x8, #256]
  415338:	b	415378 <sqrt@plt+0x135e8>
  41533c:	ldr	x8, [sp, #160]
  415340:	ldr	d0, [x8, #152]
  415344:	fneg	d0, d0
  415348:	str	d0, [x8, #248]
  41534c:	b	415378 <sqrt@plt+0x135e8>
  415350:	ldr	x8, [sp, #160]
  415354:	ldr	x9, [x8, #152]
  415358:	str	x9, [x8, #248]
  41535c:	b	415378 <sqrt@plt+0x135e8>
  415360:	mov	w8, wzr
  415364:	mov	w0, w8
  415368:	mov	w1, #0x5c9                 	// #1481
  41536c:	adrp	x2, 429000 <_ZdlPvm@@Base+0x6948>
  415370:	add	x2, x2, #0x6df
  415374:	bl	407f78 <sqrt@plt+0x61e8>
  415378:	mov	x0, #0x20                  	// #32
  41537c:	bl	4225b4 <_Znwm@@Base>
  415380:	ldr	x8, [sp, #160]
  415384:	add	x1, x8, #0xf8
  415388:	ldr	w2, [x8, #264]
  41538c:	ldr	x3, [x8, #240]
  415390:	str	x0, [sp, #144]
  415394:	adrp	x9, 410000 <sqrt@plt+0xe270>
  415398:	add	x9, x9, #0xf50
  41539c:	blr	x9
  4153a0:	b	4153a4 <sqrt@plt+0x13614>
  4153a4:	ldr	x8, [sp, #144]
  4153a8:	ldr	x9, [sp, #160]
  4153ac:	str	x8, [x9, #240]
  4153b0:	ldr	x10, [x9, #240]
  4153b4:	stur	x10, [x29, #-72]
  4153b8:	mov	x10, xzr
  4153bc:	str	x10, [x9, #240]
  4153c0:	ldur	x8, [x29, #-72]
  4153c4:	cbz	x8, 41540c <sqrt@plt+0x1367c>
  4153c8:	ldur	x8, [x29, #-72]
  4153cc:	ldr	x8, [x8, #24]
  4153d0:	stur	x8, [x29, #-80]
  4153d4:	ldr	x8, [sp, #160]
  4153d8:	ldr	x9, [x8, #240]
  4153dc:	ldur	x10, [x29, #-72]
  4153e0:	str	x9, [x10, #24]
  4153e4:	ldur	x9, [x29, #-72]
  4153e8:	str	x9, [x8, #240]
  4153ec:	ldur	x9, [x29, #-80]
  4153f0:	stur	x9, [x29, #-72]
  4153f4:	b	4153c0 <sqrt@plt+0x13630>
  4153f8:	stur	x0, [x29, #-40]
  4153fc:	stur	w1, [x29, #-44]
  415400:	ldr	x0, [sp, #144]
  415404:	bl	42268c <_ZdlPv@@Base>
  415408:	b	415a30 <sqrt@plt+0x13ca0>
  41540c:	ldur	q0, [x29, #-64]
  415410:	stur	q0, [x29, #-96]
  415414:	stur	wzr, [x29, #-100]
  415418:	ldr	x8, [sp, #160]
  41541c:	ldr	x9, [x8, #240]
  415420:	stur	x9, [x29, #-112]
  415424:	ldur	x8, [x29, #-112]
  415428:	cbz	x8, 41548c <sqrt@plt+0x136fc>
  41542c:	ldur	x8, [x29, #-112]
  415430:	ldr	w9, [x8]
  415434:	cbz	w9, 415448 <sqrt@plt+0x136b8>
  415438:	ldur	x8, [x29, #-112]
  41543c:	ldur	q0, [x8, #8]
  415440:	stur	q0, [x29, #-96]
  415444:	b	415470 <sqrt@plt+0x136e0>
  415448:	ldur	x8, [x29, #-112]
  41544c:	add	x1, x8, #0x8
  415450:	sub	x0, x29, #0x60
  415454:	bl	41043c <sqrt@plt+0xe6ac>
  415458:	ldur	x8, [x29, #-112]
  41545c:	ldur	q0, [x29, #-96]
  415460:	stur	q0, [x8, #8]
  415464:	ldur	x8, [x29, #-112]
  415468:	mov	w9, #0x1                   	// #1
  41546c:	str	w9, [x8]
  415470:	ldur	x8, [x29, #-112]
  415474:	ldr	x8, [x8, #24]
  415478:	stur	x8, [x29, #-112]
  41547c:	ldur	w9, [x29, #-100]
  415480:	add	w9, w9, #0x1
  415484:	stur	w9, [x29, #-100]
  415488:	b	415424 <sqrt@plt+0x13694>
  41548c:	ldr	x8, [sp, #160]
  415490:	ldr	x9, [x8]
  415494:	and	x9, x9, #0x400
  415498:	cbz	x9, 4155e4 <sqrt@plt+0x13854>
  41549c:	ldr	x8, [sp, #160]
  4154a0:	ldr	x9, [x8]
  4154a4:	and	x9, x9, #0x800
  4154a8:	cbz	x9, 4155e4 <sqrt@plt+0x13854>
  4154ac:	add	x8, sp, #0x188
  4154b0:	mov	x0, x8
  4154b4:	sub	x1, x29, #0x40
  4154b8:	sub	x2, x29, #0x60
  4154bc:	mov	x9, xzr
  4154c0:	mov	x3, x9
  4154c4:	mov	w10, wzr
  4154c8:	mov	w4, w10
  4154cc:	adrp	x9, 414000 <sqrt@plt+0x12270>
  4154d0:	add	x9, x9, #0x68
  4154d4:	str	x8, [sp, #136]
  4154d8:	blr	x9
  4154dc:	ldr	x8, [sp, #160]
  4154e0:	ldr	q0, [x8, #80]
  4154e4:	str	q0, [sp, #368]
  4154e8:	add	x1, sp, #0x140
  4154ec:	ldr	x9, [sp, #136]
  4154f0:	str	x9, [sp, #320]
  4154f4:	ldr	x0, [x8, #112]
  4154f8:	add	x2, sp, #0x158
  4154fc:	bl	412b80 <sqrt@plt+0x10df0>
  415500:	str	w0, [sp, #132]
  415504:	b	415508 <sqrt@plt+0x13778>
  415508:	ldr	w8, [sp, #132]
  41550c:	cbnz	w8, 415540 <sqrt@plt+0x137b0>
  415510:	mov	x8, xzr
  415514:	stur	x8, [x29, #-8]
  415518:	mov	w9, #0x1                   	// #1
  41551c:	str	w9, [sp, #316]
  415520:	b	4155c4 <sqrt@plt+0x13834>
  415524:	stur	x0, [x29, #-40]
  415528:	stur	w1, [x29, #-44]
  41552c:	add	x0, sp, #0x188
  415530:	adrp	x8, 415000 <sqrt@plt+0x13270>
  415534:	add	x8, x8, #0xe4
  415538:	blr	x8
  41553c:	b	415a30 <sqrt@plt+0x13ca0>
  415540:	add	x0, sp, #0x128
  415544:	add	x1, sp, #0x158
  415548:	adrp	x8, 410000 <sqrt@plt+0xe270>
  41554c:	add	x8, x8, #0x2ac
  415550:	blr	x8
  415554:	b	415558 <sqrt@plt+0x137c8>
  415558:	add	x0, sp, #0x170
  41555c:	add	x1, sp, #0x128
  415560:	bl	410480 <sqrt@plt+0xe6f0>
  415564:	b	415568 <sqrt@plt+0x137d8>
  415568:	ldr	x8, [sp, #160]
  41556c:	ldr	x9, [x8, #240]
  415570:	stur	x9, [x29, #-112]
  415574:	ldur	x8, [x29, #-112]
  415578:	cbz	x8, 4155a0 <sqrt@plt+0x13810>
  41557c:	ldur	x8, [x29, #-112]
  415580:	add	x0, x8, #0x8
  415584:	add	x1, sp, #0x170
  415588:	bl	41043c <sqrt@plt+0xe6ac>
  41558c:	b	415590 <sqrt@plt+0x13800>
  415590:	ldur	x8, [x29, #-112]
  415594:	ldr	x8, [x8, #24]
  415598:	stur	x8, [x29, #-112]
  41559c:	b	415574 <sqrt@plt+0x137e4>
  4155a0:	sub	x0, x29, #0x40
  4155a4:	add	x1, sp, #0x170
  4155a8:	bl	41043c <sqrt@plt+0xe6ac>
  4155ac:	b	4155b0 <sqrt@plt+0x13820>
  4155b0:	sub	x0, x29, #0x60
  4155b4:	add	x1, sp, #0x170
  4155b8:	bl	41043c <sqrt@plt+0xe6ac>
  4155bc:	b	4155c0 <sqrt@plt+0x13830>
  4155c0:	str	wzr, [sp, #316]
  4155c4:	add	x0, sp, #0x188
  4155c8:	adrp	x8, 415000 <sqrt@plt+0x13270>
  4155cc:	add	x8, x8, #0xe4
  4155d0:	blr	x8
  4155d4:	ldr	w9, [sp, #316]
  4155d8:	cbz	w9, 4155e4 <sqrt@plt+0x13854>
  4155dc:	b	4155e0 <sqrt@plt+0x13850>
  4155e0:	b	415a1c <sqrt@plt+0x13c8c>
  4155e4:	mov	x8, xzr
  4155e8:	str	x8, [sp, #288]
  4155ec:	ldursw	x8, [x29, #-100]
  4155f0:	mov	x9, #0x10                  	// #16
  4155f4:	mul	x10, x8, x9
  4155f8:	umulh	x9, x8, x9
  4155fc:	mov	x11, #0xffffffffffffffff    	// #-1
  415600:	cmp	x9, #0x0
  415604:	csel	x0, x11, x10, ne  // ne = any
  415608:	str	x8, [sp, #120]
  41560c:	bl	401920 <_Znam@plt>
  415610:	ldr	x8, [sp, #120]
  415614:	str	x0, [sp, #112]
  415618:	cbz	x8, 415668 <sqrt@plt+0x138d8>
  41561c:	mov	x8, #0x10                  	// #16
  415620:	ldr	x9, [sp, #120]
  415624:	mul	x8, x8, x9
  415628:	ldr	x10, [sp, #112]
  41562c:	add	x8, x10, x8
  415630:	str	x8, [sp, #104]
  415634:	str	x10, [sp, #96]
  415638:	ldr	x8, [sp, #96]
  41563c:	mov	x0, x8
  415640:	ldr	x9, [sp, #168]
  415644:	str	x8, [sp, #88]
  415648:	blr	x9
  41564c:	b	415650 <sqrt@plt+0x138c0>
  415650:	ldr	x8, [sp, #88]
  415654:	add	x9, x8, #0x10
  415658:	ldr	x10, [sp, #104]
  41565c:	cmp	x9, x10
  415660:	str	x9, [sp, #96]
  415664:	b.ne	415638 <sqrt@plt+0x138a8>  // b.any
  415668:	ldr	x8, [sp, #112]
  41566c:	str	x8, [sp, #280]
  415670:	str	wzr, [sp, #276]
  415674:	ldr	x9, [sp, #160]
  415678:	ldr	x10, [x9, #240]
  41567c:	stur	x10, [x29, #-112]
  415680:	ldur	x8, [x29, #-112]
  415684:	cbz	x8, 4156cc <sqrt@plt+0x1393c>
  415688:	ldur	x8, [x29, #-112]
  41568c:	ldr	x9, [sp, #280]
  415690:	ldrsw	x10, [sp, #276]
  415694:	ldur	q0, [x8, #8]
  415698:	str	q0, [x9, x10, lsl #4]
  41569c:	ldur	x8, [x29, #-112]
  4156a0:	ldr	x8, [x8, #24]
  4156a4:	stur	x8, [x29, #-112]
  4156a8:	ldr	w9, [sp, #276]
  4156ac:	add	w9, w9, #0x1
  4156b0:	str	w9, [sp, #276]
  4156b4:	b	415680 <sqrt@plt+0x138f0>
  4156b8:	stur	x0, [x29, #-40]
  4156bc:	stur	w1, [x29, #-44]
  4156c0:	ldr	x0, [sp, #112]
  4156c4:	bl	401c10 <_ZdaPv@plt>
  4156c8:	b	415a30 <sqrt@plt+0x13ca0>
  4156cc:	ldr	x8, [sp, #160]
  4156d0:	ldr	x9, [x8]
  4156d4:	and	x9, x9, #0x20000
  4156d8:	cbz	x9, 415708 <sqrt@plt+0x13978>
  4156dc:	ldr	x8, [sp, #160]
  4156e0:	add	x1, x8, #0xa8
  4156e4:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  4156e8:	add	x0, x0, #0x693
  4156ec:	bl	407724 <sqrt@plt+0x5994>
  4156f0:	ldr	x8, [sp, #160]
  4156f4:	ldr	x9, [x8, #168]
  4156f8:	str	x9, [x8, #176]
  4156fc:	ldr	x9, [x8]
  415700:	orr	x9, x9, #0x10000
  415704:	str	x9, [x8]
  415708:	ldr	x8, [sp, #160]
  41570c:	ldr	x9, [x8]
  415710:	and	x9, x9, #0x10000
  415714:	cbz	x9, 4158a4 <sqrt@plt+0x13b14>
  415718:	add	x0, sp, #0x100
  41571c:	ldr	x8, [sp, #168]
  415720:	blr	x8
  415724:	add	x0, sp, #0xf0
  415728:	ldr	x8, [sp, #168]
  41572c:	blr	x8
  415730:	ldr	x8, [sp, #160]
  415734:	ldr	d0, [x8, #168]
  415738:	fcmp	d0, #0.0
  41573c:	cset	w9, ne  // ne = any
  415740:	tbnz	w9, #0, 415748 <sqrt@plt+0x139b8>
  415744:	b	415790 <sqrt@plt+0x13a00>
  415748:	ldr	x0, [sp, #280]
  41574c:	sub	x1, x29, #0x40
  415750:	bl	4101ec <sqrt@plt+0xe45c>
  415754:	str	d0, [sp, #224]
  415758:	str	d1, [sp, #232]
  41575c:	ldr	q2, [sp, #224]
  415760:	add	x8, sp, #0x100
  415764:	str	q2, [sp, #256]
  415768:	ldr	x9, [sp, #160]
  41576c:	ldr	d0, [x9, #168]
  415770:	mov	x0, x8
  415774:	str	x8, [sp, #80]
  415778:	str	d0, [sp, #72]
  41577c:	bl	41068c <sqrt@plt+0xe8fc>
  415780:	ldr	d1, [sp, #72]
  415784:	fdiv	d0, d1, d0
  415788:	ldr	x0, [sp, #80]
  41578c:	bl	4104c4 <sqrt@plt+0xe734>
  415790:	ldr	x8, [sp, #160]
  415794:	ldr	d0, [x8, #176]
  415798:	fcmp	d0, #0.0
  41579c:	cset	w9, ne  // ne = any
  4157a0:	tbnz	w9, #0, 4157a8 <sqrt@plt+0x13a18>
  4157a4:	b	415854 <sqrt@plt+0x13ac4>
  4157a8:	ldr	x8, [sp, #280]
  4157ac:	ldur	w9, [x29, #-100]
  4157b0:	subs	w9, w9, #0x1
  4157b4:	mov	w0, w9
  4157b8:	sxtw	x10, w0
  4157bc:	mov	x11, #0x10                  	// #16
  4157c0:	mul	x10, x11, x10
  4157c4:	add	x0, x8, x10
  4157c8:	ldur	w9, [x29, #-100]
  4157cc:	cmp	w9, #0x1
  4157d0:	str	x0, [sp, #64]
  4157d4:	b.le	415800 <sqrt@plt+0x13a70>
  4157d8:	ldr	x8, [sp, #280]
  4157dc:	ldur	w9, [x29, #-100]
  4157e0:	subs	w9, w9, #0x2
  4157e4:	mov	w0, w9
  4157e8:	sxtw	x10, w0
  4157ec:	mov	x11, #0x10                  	// #16
  4157f0:	mul	x10, x11, x10
  4157f4:	add	x8, x8, x10
  4157f8:	str	x8, [sp, #56]
  4157fc:	b	415808 <sqrt@plt+0x13a78>
  415800:	sub	x8, x29, #0x40
  415804:	str	x8, [sp, #56]
  415808:	ldr	x8, [sp, #56]
  41580c:	ldr	x0, [sp, #64]
  415810:	mov	x1, x8
  415814:	bl	4101ec <sqrt@plt+0xe45c>
  415818:	str	d0, [sp, #208]
  41581c:	str	d1, [sp, #216]
  415820:	ldr	q2, [sp, #208]
  415824:	add	x8, sp, #0xf0
  415828:	str	q2, [sp, #240]
  41582c:	ldr	x9, [sp, #160]
  415830:	ldr	d0, [x9, #176]
  415834:	mov	x0, x8
  415838:	str	x8, [sp, #48]
  41583c:	str	d0, [sp, #40]
  415840:	bl	41068c <sqrt@plt+0xe8fc>
  415844:	ldr	d1, [sp, #40]
  415848:	fdiv	d0, d1, d0
  41584c:	ldr	x0, [sp, #48]
  415850:	bl	4104c4 <sqrt@plt+0xe734>
  415854:	sub	x0, x29, #0x40
  415858:	add	x1, sp, #0x100
  41585c:	bl	41043c <sqrt@plt+0xe6ac>
  415860:	ldr	x8, [sp, #280]
  415864:	ldur	w9, [x29, #-100]
  415868:	subs	w9, w9, #0x1
  41586c:	mov	w1, w9
  415870:	sxtw	x10, w1
  415874:	mov	x11, #0x10                  	// #16
  415878:	mul	x10, x11, x10
  41587c:	add	x8, x8, x10
  415880:	mov	x0, x8
  415884:	add	x8, sp, #0xf0
  415888:	mov	x1, x8
  41588c:	str	x8, [sp, #32]
  415890:	bl	410480 <sqrt@plt+0xe6f0>
  415894:	sub	x8, x29, #0x60
  415898:	mov	x0, x8
  41589c:	ldr	x1, [sp, #32]
  4158a0:	bl	410480 <sqrt@plt+0xe6f0>
  4158a4:	ldr	x8, [sp, #160]
  4158a8:	ldr	w9, [x8, #8]
  4158ac:	cmp	w9, #0x5
  4158b0:	str	w9, [sp, #28]
  4158b4:	b.eq	4158dc <sqrt@plt+0x13b4c>  // b.none
  4158b8:	b	4158bc <sqrt@plt+0x13b2c>
  4158bc:	ldr	w8, [sp, #28]
  4158c0:	cmp	w8, #0x6
  4158c4:	b.eq	415974 <sqrt@plt+0x13be4>  // b.none
  4158c8:	b	4158cc <sqrt@plt+0x13b3c>
  4158cc:	ldr	w8, [sp, #28]
  4158d0:	cmp	w8, #0x7
  4158d4:	b.eq	415928 <sqrt@plt+0x13b98>  // b.none
  4158d8:	b	4159c0 <sqrt@plt+0x13c30>
  4158dc:	mov	x0, #0xa8                  	// #168
  4158e0:	bl	4225b4 <_Znwm@@Base>
  4158e4:	ldr	x3, [sp, #280]
  4158e8:	ldur	w4, [x29, #-100]
  4158ec:	str	x0, [sp, #16]
  4158f0:	sub	x1, x29, #0x40
  4158f4:	sub	x2, x29, #0x60
  4158f8:	adrp	x8, 414000 <sqrt@plt+0x12270>
  4158fc:	add	x8, x8, #0x9f4
  415900:	blr	x8
  415904:	b	415908 <sqrt@plt+0x13b78>
  415908:	ldr	x8, [sp, #16]
  41590c:	str	x8, [sp, #288]
  415910:	b	4159d8 <sqrt@plt+0x13c48>
  415914:	stur	x0, [x29, #-40]
  415918:	stur	w1, [x29, #-44]
  41591c:	ldr	x0, [sp, #16]
  415920:	bl	42268c <_ZdlPv@@Base>
  415924:	b	415a30 <sqrt@plt+0x13ca0>
  415928:	mov	x0, #0xa8                  	// #168
  41592c:	bl	4225b4 <_Znwm@@Base>
  415930:	ldr	x3, [sp, #280]
  415934:	ldur	w4, [x29, #-100]
  415938:	str	x0, [sp, #8]
  41593c:	sub	x1, x29, #0x40
  415940:	sub	x2, x29, #0x60
  415944:	adrp	x8, 414000 <sqrt@plt+0x12270>
  415948:	add	x8, x8, #0x98c
  41594c:	blr	x8
  415950:	b	415954 <sqrt@plt+0x13bc4>
  415954:	ldr	x8, [sp, #8]
  415958:	str	x8, [sp, #288]
  41595c:	b	4159d8 <sqrt@plt+0x13c48>
  415960:	stur	x0, [x29, #-40]
  415964:	stur	w1, [x29, #-44]
  415968:	ldr	x0, [sp, #8]
  41596c:	bl	42268c <_ZdlPv@@Base>
  415970:	b	415a30 <sqrt@plt+0x13ca0>
  415974:	mov	x0, #0xa8                  	// #168
  415978:	bl	4225b4 <_Znwm@@Base>
  41597c:	ldr	x3, [sp, #280]
  415980:	ldur	w4, [x29, #-100]
  415984:	str	x0, [sp]
  415988:	sub	x1, x29, #0x40
  41598c:	sub	x2, x29, #0x60
  415990:	adrp	x8, 414000 <sqrt@plt+0x12270>
  415994:	add	x8, x8, #0x68
  415998:	blr	x8
  41599c:	b	4159a0 <sqrt@plt+0x13c10>
  4159a0:	ldr	x8, [sp]
  4159a4:	str	x8, [sp, #288]
  4159a8:	b	4159d8 <sqrt@plt+0x13c48>
  4159ac:	stur	x0, [x29, #-40]
  4159b0:	stur	w1, [x29, #-44]
  4159b4:	ldr	x0, [sp]
  4159b8:	bl	42268c <_ZdlPv@@Base>
  4159bc:	b	415a30 <sqrt@plt+0x13ca0>
  4159c0:	mov	w8, wzr
  4159c4:	mov	w0, w8
  4159c8:	mov	w1, #0x616                 	// #1558
  4159cc:	adrp	x2, 429000 <_ZdlPvm@@Base+0x6948>
  4159d0:	add	x2, x2, #0x6df
  4159d4:	bl	407f78 <sqrt@plt+0x61e8>
  4159d8:	mov	w8, #0x1                   	// #1
  4159dc:	adrp	x9, 442000 <stderr@@GLIBC_2.17+0x2430>
  4159e0:	add	x9, x9, #0x160
  4159e4:	str	w8, [x9]
  4159e8:	sub	x0, x29, #0x60
  4159ec:	sub	x1, x29, #0x40
  4159f0:	bl	4101ec <sqrt@plt+0xe45c>
  4159f4:	str	d0, [sp, #192]
  4159f8:	str	d1, [sp, #200]
  4159fc:	ldr	q2, [sp, #192]
  415a00:	ldr	x9, [sp, #176]
  415a04:	str	q2, [x9]
  415a08:	ldur	x10, [x29, #-24]
  415a0c:	ldur	q2, [x29, #-96]
  415a10:	str	q2, [x10]
  415a14:	ldr	x10, [sp, #288]
  415a18:	stur	x10, [x29, #-8]
  415a1c:	ldur	x0, [x29, #-8]
  415a20:	add	sp, sp, #0x2a0
  415a24:	ldr	x28, [sp, #16]
  415a28:	ldp	x29, x30, [sp], #32
  415a2c:	ret
  415a30:	ldur	x0, [x29, #-40]
  415a34:	bl	401d10 <_Unwind_Resume@plt>
  415a38:	sub	sp, sp, #0x80
  415a3c:	stp	x29, x30, [sp, #112]
  415a40:	add	x29, sp, #0x70
  415a44:	adrp	x8, 429000 <_ZdlPvm@@Base+0x6948>
  415a48:	add	x8, x8, #0x2e8
  415a4c:	add	x8, x8, #0x10
  415a50:	stur	x0, [x29, #-8]
  415a54:	stur	w1, [x29, #-12]
  415a58:	stur	x2, [x29, #-24]
  415a5c:	stur	x3, [x29, #-32]
  415a60:	stur	x4, [x29, #-40]
  415a64:	ldur	x9, [x29, #-8]
  415a68:	ldur	x1, [x29, #-24]
  415a6c:	ldur	x2, [x29, #-32]
  415a70:	mov	x0, x9
  415a74:	str	x8, [sp, #32]
  415a78:	str	x9, [sp, #24]
  415a7c:	bl	413f60 <sqrt@plt+0x121d0>
  415a80:	ldr	x8, [sp, #32]
  415a84:	ldr	x9, [sp, #24]
  415a88:	str	x8, [x9]
  415a8c:	ldur	w10, [x29, #-12]
  415a90:	str	w10, [x9, #152]
  415a94:	ldur	x11, [x29, #-40]
  415a98:	ldr	q0, [x11]
  415a9c:	str	q0, [x9, #160]
  415aa0:	ldur	x0, [x29, #-40]
  415aa4:	ldur	x1, [x29, #-24]
  415aa8:	bl	4101ec <sqrt@plt+0xe45c>
  415aac:	str	d0, [sp, #16]
  415ab0:	str	d1, [sp, #8]
  415ab4:	b	415ab8 <sqrt@plt+0x13d28>
  415ab8:	add	x0, sp, #0x38
  415abc:	ldr	d0, [sp, #16]
  415ac0:	str	d0, [sp, #56]
  415ac4:	ldr	d1, [sp, #8]
  415ac8:	str	d1, [sp, #64]
  415acc:	bl	41068c <sqrt@plt+0xe8fc>
  415ad0:	str	d0, [sp]
  415ad4:	b	415ad8 <sqrt@plt+0x13d48>
  415ad8:	ldr	d0, [sp]
  415adc:	ldr	x8, [sp, #24]
  415ae0:	str	d0, [x8, #176]
  415ae4:	ldp	x29, x30, [sp, #112]
  415ae8:	add	sp, sp, #0x80
  415aec:	ret
  415af0:	str	x0, [sp, #48]
  415af4:	str	w1, [sp, #44]
  415af8:	ldr	x0, [sp, #24]
  415afc:	bl	417f18 <sqrt@plt+0x16188>
  415b00:	ldr	x0, [sp, #48]
  415b04:	bl	401d10 <_Unwind_Resume@plt>
  415b08:	sub	sp, sp, #0x30
  415b0c:	stp	x29, x30, [sp, #32]
  415b10:	add	x29, sp, #0x20
  415b14:	stur	x0, [x29, #-8]
  415b18:	str	x1, [sp, #16]
  415b1c:	ldur	x8, [x29, #-8]
  415b20:	ldr	x1, [sp, #16]
  415b24:	mov	x0, x8
  415b28:	str	x8, [sp, #8]
  415b2c:	bl	413fdc <sqrt@plt+0x1224c>
  415b30:	ldr	x1, [sp, #16]
  415b34:	ldr	x8, [sp, #8]
  415b38:	add	x0, x8, #0xa0
  415b3c:	bl	41043c <sqrt@plt+0xe6ac>
  415b40:	ldp	x29, x30, [sp, #32]
  415b44:	add	sp, sp, #0x30
  415b48:	ret
  415b4c:	sub	sp, sp, #0x20
  415b50:	str	x0, [sp, #8]
  415b54:	ldr	x8, [sp, #8]
  415b58:	ldr	q0, [x8, #160]
  415b5c:	str	q0, [sp, #16]
  415b60:	ldr	d1, [x8, #176]
  415b64:	ldr	d2, [sp, #24]
  415b68:	fadd	d1, d2, d1
  415b6c:	str	d1, [sp, #24]
  415b70:	ldr	d0, [sp, #16]
  415b74:	ldr	d1, [sp, #24]
  415b78:	add	sp, sp, #0x20
  415b7c:	ret
  415b80:	sub	sp, sp, #0x20
  415b84:	str	x0, [sp, #8]
  415b88:	ldr	x8, [sp, #8]
  415b8c:	ldr	q0, [x8, #160]
  415b90:	str	q0, [sp, #16]
  415b94:	ldr	d1, [x8, #176]
  415b98:	ldr	d2, [sp, #24]
  415b9c:	fsub	d1, d2, d1
  415ba0:	str	d1, [sp, #24]
  415ba4:	ldr	d0, [sp, #16]
  415ba8:	ldr	d1, [sp, #24]
  415bac:	add	sp, sp, #0x20
  415bb0:	ret
  415bb4:	sub	sp, sp, #0x20
  415bb8:	str	x0, [sp, #8]
  415bbc:	ldr	x8, [sp, #8]
  415bc0:	ldr	q0, [x8, #160]
  415bc4:	str	q0, [sp, #16]
  415bc8:	ldr	d1, [x8, #176]
  415bcc:	ldr	d2, [sp, #16]
  415bd0:	fadd	d1, d2, d1
  415bd4:	str	d1, [sp, #16]
  415bd8:	ldr	d0, [sp, #16]
  415bdc:	ldr	d1, [sp, #24]
  415be0:	add	sp, sp, #0x20
  415be4:	ret
  415be8:	sub	sp, sp, #0x20
  415bec:	str	x0, [sp, #8]
  415bf0:	ldr	x8, [sp, #8]
  415bf4:	ldr	q0, [x8, #160]
  415bf8:	str	q0, [sp, #16]
  415bfc:	ldr	d1, [x8, #176]
  415c00:	ldr	d2, [sp, #16]
  415c04:	fsub	d1, d2, d1
  415c08:	str	d1, [sp, #16]
  415c0c:	ldr	d0, [sp, #16]
  415c10:	ldr	d1, [sp, #24]
  415c14:	add	sp, sp, #0x20
  415c18:	ret
  415c1c:	sub	sp, sp, #0x20
  415c20:	mov	x8, #0x3bcd                	// #15309
  415c24:	movk	x8, #0x667f, lsl #16
  415c28:	movk	x8, #0xa09e, lsl #32
  415c2c:	movk	x8, #0x3ff6, lsl #48
  415c30:	fmov	d0, x8
  415c34:	str	x0, [sp, #8]
  415c38:	ldr	x8, [sp, #8]
  415c3c:	ldr	q1, [x8, #160]
  415c40:	str	q1, [sp, #16]
  415c44:	ldr	d2, [x8, #176]
  415c48:	fdiv	d2, d2, d0
  415c4c:	ldr	d3, [sp, #16]
  415c50:	fadd	d2, d3, d2
  415c54:	str	d2, [sp, #16]
  415c58:	ldr	d2, [x8, #176]
  415c5c:	fdiv	d0, d2, d0
  415c60:	ldr	d2, [sp, #24]
  415c64:	fadd	d0, d2, d0
  415c68:	str	d0, [sp, #24]
  415c6c:	ldr	d0, [sp, #16]
  415c70:	ldr	d1, [sp, #24]
  415c74:	add	sp, sp, #0x20
  415c78:	ret
  415c7c:	sub	sp, sp, #0x20
  415c80:	mov	x8, #0x3bcd                	// #15309
  415c84:	movk	x8, #0x667f, lsl #16
  415c88:	movk	x8, #0xa09e, lsl #32
  415c8c:	movk	x8, #0x3ff6, lsl #48
  415c90:	fmov	d0, x8
  415c94:	str	x0, [sp, #8]
  415c98:	ldr	x8, [sp, #8]
  415c9c:	ldr	q1, [x8, #160]
  415ca0:	str	q1, [sp, #16]
  415ca4:	ldr	d2, [x8, #176]
  415ca8:	fdiv	d2, d2, d0
  415cac:	ldr	d3, [sp, #16]
  415cb0:	fsub	d2, d3, d2
  415cb4:	str	d2, [sp, #16]
  415cb8:	ldr	d2, [x8, #176]
  415cbc:	fdiv	d0, d2, d0
  415cc0:	ldr	d2, [sp, #24]
  415cc4:	fadd	d0, d2, d0
  415cc8:	str	d0, [sp, #24]
  415ccc:	ldr	d0, [sp, #16]
  415cd0:	ldr	d1, [sp, #24]
  415cd4:	add	sp, sp, #0x20
  415cd8:	ret
  415cdc:	sub	sp, sp, #0x20
  415ce0:	mov	x8, #0x3bcd                	// #15309
  415ce4:	movk	x8, #0x667f, lsl #16
  415ce8:	movk	x8, #0xa09e, lsl #32
  415cec:	movk	x8, #0x3ff6, lsl #48
  415cf0:	fmov	d0, x8
  415cf4:	str	x0, [sp, #8]
  415cf8:	ldr	x8, [sp, #8]
  415cfc:	ldr	q1, [x8, #160]
  415d00:	str	q1, [sp, #16]
  415d04:	ldr	d2, [x8, #176]
  415d08:	fdiv	d2, d2, d0
  415d0c:	ldr	d3, [sp, #16]
  415d10:	fadd	d2, d3, d2
  415d14:	str	d2, [sp, #16]
  415d18:	ldr	d2, [x8, #176]
  415d1c:	fdiv	d0, d2, d0
  415d20:	ldr	d2, [sp, #24]
  415d24:	fsub	d0, d2, d0
  415d28:	str	d0, [sp, #24]
  415d2c:	ldr	d0, [sp, #16]
  415d30:	ldr	d1, [sp, #24]
  415d34:	add	sp, sp, #0x20
  415d38:	ret
  415d3c:	sub	sp, sp, #0x20
  415d40:	mov	x8, #0x3bcd                	// #15309
  415d44:	movk	x8, #0x667f, lsl #16
  415d48:	movk	x8, #0xa09e, lsl #32
  415d4c:	movk	x8, #0x3ff6, lsl #48
  415d50:	fmov	d0, x8
  415d54:	str	x0, [sp, #8]
  415d58:	ldr	x8, [sp, #8]
  415d5c:	ldr	q1, [x8, #160]
  415d60:	str	q1, [sp, #16]
  415d64:	ldr	d2, [x8, #176]
  415d68:	fdiv	d2, d2, d0
  415d6c:	ldr	d3, [sp, #16]
  415d70:	fsub	d2, d3, d2
  415d74:	str	d2, [sp, #16]
  415d78:	ldr	d2, [x8, #176]
  415d7c:	fdiv	d0, d2, d0
  415d80:	ldr	d2, [sp, #24]
  415d84:	fsub	d0, d2, d0
  415d88:	str	d0, [sp, #24]
  415d8c:	ldr	d0, [sp, #16]
  415d90:	ldr	d1, [sp, #24]
  415d94:	add	sp, sp, #0x20
  415d98:	ret
  415d9c:	stp	x29, x30, [sp, #-32]!
  415da0:	str	x28, [sp, #16]
  415da4:	mov	x29, sp
  415da8:	sub	sp, sp, #0x370
  415dac:	sub	x8, x29, #0xf8
  415db0:	adrp	x9, 440000 <stderr@@GLIBC_2.17+0x430>
  415db4:	add	x9, x9, #0xb8
  415db8:	adrp	x10, 410000 <sqrt@plt+0xe270>
  415dbc:	add	x10, x10, #0x334
  415dc0:	adrp	x11, 410000 <sqrt@plt+0xe270>
  415dc4:	add	x11, x11, #0x354
  415dc8:	stur	x0, [x29, #-8]
  415dcc:	ldur	x12, [x29, #-8]
  415dd0:	ldr	w13, [x12, #48]
  415dd4:	str	x8, [sp, #488]
  415dd8:	str	x9, [sp, #480]
  415ddc:	str	x10, [sp, #472]
  415de0:	str	x11, [sp, #464]
  415de4:	str	x12, [sp, #456]
  415de8:	cbnz	w13, 415df0 <sqrt@plt+0x14060>
  415dec:	b	4165f0 <sqrt@plt+0x14860>
  415df0:	ldr	x8, [sp, #480]
  415df4:	ldr	x9, [x8]
  415df8:	ldr	x0, [sp, #456]
  415dfc:	str	x9, [sp, #448]
  415e00:	bl	4118c0 <sqrt@plt+0xfb30>
  415e04:	ldr	x8, [sp, #448]
  415e08:	ldr	x9, [x8]
  415e0c:	ldr	x9, [x9, #112]
  415e10:	str	x0, [sp, #440]
  415e14:	mov	x0, x8
  415e18:	mov	x10, xzr
  415e1c:	mov	x1, x10
  415e20:	ldr	x2, [sp, #440]
  415e24:	blr	x9
  415e28:	sub	x0, x29, #0x20
  415e2c:	ldr	x8, [sp, #472]
  415e30:	blr	x8
  415e34:	sub	x0, x29, #0x30
  415e38:	ldr	x8, [sp, #472]
  415e3c:	blr	x8
  415e40:	sub	x0, x29, #0x40
  415e44:	ldr	x8, [sp, #472]
  415e48:	blr	x8
  415e4c:	ldr	x8, [sp, #456]
  415e50:	ldr	w11, [x8, #152]
  415e54:	cbz	w11, 415e70 <sqrt@plt+0x140e0>
  415e58:	ldr	x8, [sp, #456]
  415e5c:	ldur	q0, [x8, #136]
  415e60:	stur	q0, [x29, #-32]
  415e64:	ldur	q0, [x8, #120]
  415e68:	stur	q0, [x29, #-48]
  415e6c:	b	415e84 <sqrt@plt+0x140f4>
  415e70:	ldr	x8, [sp, #456]
  415e74:	ldur	q0, [x8, #120]
  415e78:	stur	q0, [x29, #-32]
  415e7c:	ldur	q0, [x8, #136]
  415e80:	stur	q0, [x29, #-48]
  415e84:	ldr	x8, [sp, #456]
  415e88:	ldrb	w9, [x8, #88]
  415e8c:	cbz	w9, 416218 <sqrt@plt+0x14488>
  415e90:	ldr	x8, [sp, #456]
  415e94:	ldr	d0, [x8, #96]
  415e98:	ldr	d1, [x8, #176]
  415e9c:	fdiv	d0, d0, d1
  415ea0:	stur	d0, [x29, #-72]
  415ea4:	ldr	w9, [x8, #152]
  415ea8:	cbz	w9, 415eb8 <sqrt@plt+0x14128>
  415eac:	ldur	d0, [x29, #-72]
  415eb0:	fneg	d0, d0
  415eb4:	stur	d0, [x29, #-72]
  415eb8:	ldr	x8, [sp, #456]
  415ebc:	add	x0, x8, #0x78
  415ec0:	add	x1, x8, #0xa0
  415ec4:	bl	4101ec <sqrt@plt+0xe45c>
  415ec8:	stur	d0, [x29, #-88]
  415ecc:	stur	d1, [x29, #-80]
  415ed0:	ldr	x8, [sp, #488]
  415ed4:	ldr	q2, [x8, #160]
  415ed8:	stur	q2, [x29, #-64]
  415edc:	ldur	d0, [x29, #-64]
  415ee0:	ldur	d1, [x29, #-72]
  415ee4:	str	d0, [sp, #432]
  415ee8:	mov	v0.16b, v1.16b
  415eec:	bl	401960 <cos@plt>
  415ef0:	ldr	d1, [sp, #432]
  415ef4:	fmul	d0, d1, d0
  415ef8:	ldur	d3, [x29, #-56]
  415efc:	ldur	d4, [x29, #-72]
  415f00:	str	d0, [sp, #424]
  415f04:	mov	v0.16b, v4.16b
  415f08:	str	d3, [sp, #416]
  415f0c:	bl	401c40 <sin@plt>
  415f10:	ldr	d1, [sp, #416]
  415f14:	fmul	d0, d1, d0
  415f18:	ldr	d3, [sp, #424]
  415f1c:	fsub	d0, d3, d0
  415f20:	ldur	d4, [x29, #-64]
  415f24:	ldur	d5, [x29, #-72]
  415f28:	str	d0, [sp, #408]
  415f2c:	mov	v0.16b, v5.16b
  415f30:	str	d4, [sp, #400]
  415f34:	bl	401c40 <sin@plt>
  415f38:	ldr	d1, [sp, #400]
  415f3c:	fmul	d0, d1, d0
  415f40:	ldur	d3, [x29, #-56]
  415f44:	ldur	d4, [x29, #-72]
  415f48:	str	d0, [sp, #392]
  415f4c:	mov	v0.16b, v4.16b
  415f50:	str	d3, [sp, #384]
  415f54:	bl	401960 <cos@plt>
  415f58:	ldr	d1, [sp, #384]
  415f5c:	fmul	d0, d1, d0
  415f60:	ldr	d3, [sp, #392]
  415f64:	fadd	d1, d3, d0
  415f68:	sub	x8, x29, #0x78
  415f6c:	mov	x0, x8
  415f70:	ldr	d0, [sp, #408]
  415f74:	ldr	x9, [sp, #464]
  415f78:	str	x8, [sp, #376]
  415f7c:	blr	x9
  415f80:	ldr	x8, [sp, #456]
  415f84:	add	x1, x8, #0xa0
  415f88:	ldr	x0, [sp, #376]
  415f8c:	bl	41058c <sqrt@plt+0xe7fc>
  415f90:	stur	d0, [x29, #-104]
  415f94:	stur	d1, [x29, #-96]
  415f98:	ldr	x8, [sp, #488]
  415f9c:	ldr	q2, [x8, #144]
  415fa0:	stur	q2, [x29, #-64]
  415fa4:	ldr	x9, [sp, #456]
  415fa8:	ldr	w10, [x9, #152]
  415fac:	cbz	w10, 415fbc <sqrt@plt+0x1422c>
  415fb0:	ldur	q0, [x29, #-64]
  415fb4:	stur	q0, [x29, #-48]
  415fb8:	b	415fc4 <sqrt@plt+0x14234>
  415fbc:	ldur	q0, [x29, #-64]
  415fc0:	stur	q0, [x29, #-32]
  415fc4:	ldr	x8, [sp, #456]
  415fc8:	ldr	w9, [x8, #112]
  415fcc:	cbz	w9, 416058 <sqrt@plt+0x142c8>
  415fd0:	ldr	x8, [sp, #480]
  415fd4:	ldr	x9, [x8]
  415fd8:	ldr	x10, [x9]
  415fdc:	ldr	x10, [x10, #144]
  415fe0:	mov	x0, x9
  415fe4:	blr	x10
  415fe8:	cbz	w0, 416058 <sqrt@plt+0x142c8>
  415fec:	ldr	x8, [sp, #456]
  415ff0:	add	x0, x8, #0x78
  415ff4:	add	x9, x8, #0x78
  415ff8:	str	x0, [sp, #368]
  415ffc:	mov	x0, x9
  416000:	sub	x1, x29, #0x40
  416004:	bl	4101ec <sqrt@plt+0xe45c>
  416008:	sub	x1, x29, #0x88
  41600c:	stur	d0, [x29, #-136]
  416010:	stur	d1, [x29, #-128]
  416014:	ldr	x8, [sp, #456]
  416018:	add	x2, x8, #0x60
  41601c:	add	x3, x8, #0x30
  416020:	mov	x0, x8
  416024:	str	x1, [sp, #360]
  416028:	str	x2, [sp, #352]
  41602c:	str	x3, [sp, #344]
  416030:	bl	4118c0 <sqrt@plt+0xfb30>
  416034:	ldr	x8, [sp, #368]
  416038:	str	x0, [sp, #336]
  41603c:	mov	x0, x8
  416040:	ldr	x1, [sp, #360]
  416044:	ldr	x2, [sp, #352]
  416048:	ldr	x3, [sp, #344]
  41604c:	ldr	x4, [sp, #336]
  416050:	bl	4106bc <sqrt@plt+0xe92c>
  416054:	b	416218 <sqrt@plt+0x14488>
  416058:	ldur	q0, [x29, #-64]
  41605c:	stur	q0, [x29, #-160]
  416060:	ldr	x8, [sp, #456]
  416064:	ldr	d1, [x8, #64]
  416068:	fabs	d1, d1
  41606c:	mov	x9, #0x4052000000000000    	// #4634766966517661696
  416070:	fmov	d2, x9
  416074:	fdiv	d1, d1, d2
  416078:	fmov	d2, #4.000000000000000000e+00
  41607c:	fdiv	d1, d1, d2
  416080:	ldr	d2, [x8, #176]
  416084:	fdiv	d1, d1, d2
  416088:	stur	d1, [x29, #-72]
  41608c:	ldr	w10, [x8, #152]
  416090:	cbz	w10, 4160a0 <sqrt@plt+0x14310>
  416094:	ldur	d0, [x29, #-72]
  416098:	fneg	d0, d0
  41609c:	stur	d0, [x29, #-72]
  4160a0:	ldr	x8, [sp, #456]
  4160a4:	add	x0, x8, #0x78
  4160a8:	add	x1, x8, #0xa0
  4160ac:	bl	4101ec <sqrt@plt+0xe45c>
  4160b0:	stur	d0, [x29, #-176]
  4160b4:	stur	d1, [x29, #-168]
  4160b8:	ldur	q2, [x29, #-176]
  4160bc:	sub	x8, x29, #0x40
  4160c0:	stur	q2, [x29, #-64]
  4160c4:	ldur	d0, [x29, #-64]
  4160c8:	ldur	d1, [x29, #-72]
  4160cc:	str	d0, [sp, #328]
  4160d0:	mov	v0.16b, v1.16b
  4160d4:	str	x8, [sp, #320]
  4160d8:	bl	401960 <cos@plt>
  4160dc:	ldr	d1, [sp, #328]
  4160e0:	fmul	d0, d1, d0
  4160e4:	ldur	d3, [x29, #-56]
  4160e8:	ldur	d4, [x29, #-72]
  4160ec:	str	d0, [sp, #312]
  4160f0:	mov	v0.16b, v4.16b
  4160f4:	str	d3, [sp, #304]
  4160f8:	bl	401c40 <sin@plt>
  4160fc:	ldr	d1, [sp, #304]
  416100:	fmul	d0, d1, d0
  416104:	ldr	d3, [sp, #312]
  416108:	fsub	d0, d3, d0
  41610c:	ldur	d4, [x29, #-64]
  416110:	ldur	d5, [x29, #-72]
  416114:	str	d0, [sp, #296]
  416118:	mov	v0.16b, v5.16b
  41611c:	str	d4, [sp, #288]
  416120:	bl	401c40 <sin@plt>
  416124:	ldr	d1, [sp, #288]
  416128:	fmul	d0, d1, d0
  41612c:	ldur	d3, [x29, #-56]
  416130:	ldur	d4, [x29, #-72]
  416134:	str	d0, [sp, #280]
  416138:	mov	v0.16b, v4.16b
  41613c:	str	d3, [sp, #272]
  416140:	bl	401960 <cos@plt>
  416144:	ldr	d1, [sp, #272]
  416148:	fmul	d0, d1, d0
  41614c:	ldr	d3, [sp, #280]
  416150:	fadd	d1, d3, d0
  416154:	sub	x8, x29, #0xd0
  416158:	mov	x0, x8
  41615c:	ldr	d0, [sp, #296]
  416160:	ldr	x9, [sp, #464]
  416164:	str	x8, [sp, #264]
  416168:	blr	x9
  41616c:	ldr	x8, [sp, #456]
  416170:	add	x1, x8, #0xa0
  416174:	ldr	x0, [sp, #264]
  416178:	bl	41058c <sqrt@plt+0xe7fc>
  41617c:	stur	d0, [x29, #-192]
  416180:	stur	d1, [x29, #-184]
  416184:	ldur	q2, [x29, #-192]
  416188:	stur	q2, [x29, #-64]
  41618c:	ldr	x0, [sp, #320]
  416190:	sub	x8, x29, #0xa0
  416194:	mov	x1, x8
  416198:	str	x8, [sp, #256]
  41619c:	bl	4101ec <sqrt@plt+0xe45c>
  4161a0:	sub	x1, x29, #0xe0
  4161a4:	stur	d0, [x29, #-224]
  4161a8:	stur	d1, [x29, #-216]
  4161ac:	ldr	x8, [sp, #456]
  4161b0:	add	x2, x8, #0x60
  4161b4:	add	x3, x8, #0x30
  4161b8:	mov	x0, x8
  4161bc:	str	x1, [sp, #248]
  4161c0:	str	x2, [sp, #240]
  4161c4:	str	x3, [sp, #232]
  4161c8:	bl	4118c0 <sqrt@plt+0xfb30>
  4161cc:	ldr	x8, [sp, #320]
  4161d0:	str	x0, [sp, #224]
  4161d4:	mov	x0, x8
  4161d8:	ldr	x1, [sp, #248]
  4161dc:	ldr	x2, [sp, #240]
  4161e0:	ldr	x3, [sp, #232]
  4161e4:	ldr	x4, [sp, #224]
  4161e8:	bl	4106bc <sqrt@plt+0xe92c>
  4161ec:	ldr	x8, [sp, #480]
  4161f0:	ldr	x9, [x8]
  4161f4:	ldr	x10, [sp, #456]
  4161f8:	add	x4, x10, #0x30
  4161fc:	ldr	x11, [x9]
  416200:	ldr	x11, [x11, #48]
  416204:	mov	x0, x9
  416208:	ldr	x1, [sp, #320]
  41620c:	ldr	x2, [sp, #256]
  416210:	mov	w3, #0x1                   	// #1
  416214:	blr	x11
  416218:	ldr	x8, [sp, #456]
  41621c:	ldrb	w9, [x8, #89]
  416220:	cbz	w9, 4165ac <sqrt@plt+0x1481c>
  416224:	ldr	x8, [sp, #456]
  416228:	ldr	d0, [x8, #96]
  41622c:	ldr	d1, [x8, #176]
  416230:	fdiv	d0, d0, d1
  416234:	stur	d0, [x29, #-232]
  416238:	ldr	w9, [x8, #152]
  41623c:	cbnz	w9, 41624c <sqrt@plt+0x144bc>
  416240:	ldur	d0, [x29, #-232]
  416244:	fneg	d0, d0
  416248:	stur	d0, [x29, #-232]
  41624c:	ldr	x8, [sp, #456]
  416250:	add	x0, x8, #0x88
  416254:	add	x1, x8, #0xa0
  416258:	bl	4101ec <sqrt@plt+0xe45c>
  41625c:	stur	d0, [x29, #-248]
  416260:	stur	d1, [x29, #-240]
  416264:	ldr	x8, [sp, #488]
  416268:	ldr	q2, [x8]
  41626c:	stur	q2, [x29, #-64]
  416270:	ldur	d0, [x29, #-64]
  416274:	ldur	d1, [x29, #-232]
  416278:	str	d0, [sp, #216]
  41627c:	mov	v0.16b, v1.16b
  416280:	bl	401960 <cos@plt>
  416284:	ldr	d1, [sp, #216]
  416288:	fmul	d0, d1, d0
  41628c:	ldur	d3, [x29, #-56]
  416290:	ldur	d4, [x29, #-232]
  416294:	str	d0, [sp, #208]
  416298:	mov	v0.16b, v4.16b
  41629c:	str	d3, [sp, #200]
  4162a0:	bl	401c40 <sin@plt>
  4162a4:	ldr	d1, [sp, #200]
  4162a8:	fmul	d0, d1, d0
  4162ac:	ldr	d3, [sp, #208]
  4162b0:	fsub	d0, d3, d0
  4162b4:	ldur	d4, [x29, #-64]
  4162b8:	ldur	d5, [x29, #-232]
  4162bc:	str	d0, [sp, #192]
  4162c0:	mov	v0.16b, v5.16b
  4162c4:	str	d4, [sp, #184]
  4162c8:	bl	401c40 <sin@plt>
  4162cc:	ldr	d1, [sp, #184]
  4162d0:	fmul	d0, d1, d0
  4162d4:	ldur	d3, [x29, #-56]
  4162d8:	ldur	d4, [x29, #-232]
  4162dc:	str	d0, [sp, #176]
  4162e0:	mov	v0.16b, v4.16b
  4162e4:	str	d3, [sp, #168]
  4162e8:	bl	401960 <cos@plt>
  4162ec:	ldr	d1, [sp, #168]
  4162f0:	fmul	d0, d1, d0
  4162f4:	ldr	d3, [sp, #176]
  4162f8:	fadd	d1, d3, d0
  4162fc:	add	x8, sp, #0x258
  416300:	mov	x0, x8
  416304:	ldr	d0, [sp, #192]
  416308:	ldr	x9, [sp, #464]
  41630c:	str	x8, [sp, #160]
  416310:	blr	x9
  416314:	ldr	x8, [sp, #456]
  416318:	add	x1, x8, #0xa0
  41631c:	ldr	x0, [sp, #160]
  416320:	bl	41058c <sqrt@plt+0xe7fc>
  416324:	str	d0, [sp, #616]
  416328:	str	d1, [sp, #624]
  41632c:	add	x8, sp, #0x169
  416330:	ldur	q2, [x8, #255]
  416334:	stur	q2, [x29, #-64]
  416338:	ldr	x8, [sp, #456]
  41633c:	ldr	w10, [x8, #152]
  416340:	cbz	w10, 416350 <sqrt@plt+0x145c0>
  416344:	ldur	q0, [x29, #-64]
  416348:	stur	q0, [x29, #-32]
  41634c:	b	416358 <sqrt@plt+0x145c8>
  416350:	ldur	q0, [x29, #-64]
  416354:	stur	q0, [x29, #-48]
  416358:	ldr	x8, [sp, #456]
  41635c:	ldr	w9, [x8, #112]
  416360:	cbz	w9, 4163ec <sqrt@plt+0x1465c>
  416364:	ldr	x8, [sp, #480]
  416368:	ldr	x9, [x8]
  41636c:	ldr	x10, [x9]
  416370:	ldr	x10, [x10, #144]
  416374:	mov	x0, x9
  416378:	blr	x10
  41637c:	cbz	w0, 4163ec <sqrt@plt+0x1465c>
  416380:	ldr	x8, [sp, #456]
  416384:	add	x0, x8, #0x88
  416388:	add	x9, x8, #0x88
  41638c:	str	x0, [sp, #152]
  416390:	mov	x0, x9
  416394:	sub	x1, x29, #0x40
  416398:	bl	4101ec <sqrt@plt+0xe45c>
  41639c:	add	x1, sp, #0x248
  4163a0:	str	d0, [sp, #584]
  4163a4:	str	d1, [sp, #592]
  4163a8:	ldr	x8, [sp, #456]
  4163ac:	add	x2, x8, #0x60
  4163b0:	add	x3, x8, #0x30
  4163b4:	mov	x0, x8
  4163b8:	str	x1, [sp, #144]
  4163bc:	str	x2, [sp, #136]
  4163c0:	str	x3, [sp, #128]
  4163c4:	bl	4118c0 <sqrt@plt+0xfb30>
  4163c8:	ldr	x8, [sp, #152]
  4163cc:	str	x0, [sp, #120]
  4163d0:	mov	x0, x8
  4163d4:	ldr	x1, [sp, #144]
  4163d8:	ldr	x2, [sp, #136]
  4163dc:	ldr	x3, [sp, #128]
  4163e0:	ldr	x4, [sp, #120]
  4163e4:	bl	4106bc <sqrt@plt+0xe92c>
  4163e8:	b	4165ac <sqrt@plt+0x1481c>
  4163ec:	ldur	q0, [x29, #-64]
  4163f0:	str	q0, [sp, #560]
  4163f4:	ldr	x8, [sp, #456]
  4163f8:	ldr	d1, [x8, #64]
  4163fc:	fabs	d1, d1
  416400:	mov	x9, #0x4052000000000000    	// #4634766966517661696
  416404:	fmov	d2, x9
  416408:	fdiv	d1, d1, d2
  41640c:	fmov	d2, #4.000000000000000000e+00
  416410:	fdiv	d1, d1, d2
  416414:	ldr	d2, [x8, #176]
  416418:	fdiv	d1, d1, d2
  41641c:	stur	d1, [x29, #-232]
  416420:	ldr	w10, [x8, #152]
  416424:	cbnz	w10, 416434 <sqrt@plt+0x146a4>
  416428:	ldur	d0, [x29, #-232]
  41642c:	fneg	d0, d0
  416430:	stur	d0, [x29, #-232]
  416434:	ldr	x8, [sp, #456]
  416438:	add	x0, x8, #0x88
  41643c:	add	x1, x8, #0xa0
  416440:	bl	4101ec <sqrt@plt+0xe45c>
  416444:	str	d0, [sp, #544]
  416448:	str	d1, [sp, #552]
  41644c:	ldr	q2, [sp, #544]
  416450:	sub	x8, x29, #0x40
  416454:	stur	q2, [x29, #-64]
  416458:	ldur	d0, [x29, #-64]
  41645c:	ldur	d1, [x29, #-232]
  416460:	str	d0, [sp, #112]
  416464:	mov	v0.16b, v1.16b
  416468:	str	x8, [sp, #104]
  41646c:	bl	401960 <cos@plt>
  416470:	ldr	d1, [sp, #112]
  416474:	fmul	d0, d1, d0
  416478:	ldur	d3, [x29, #-56]
  41647c:	ldur	d4, [x29, #-232]
  416480:	str	d0, [sp, #96]
  416484:	mov	v0.16b, v4.16b
  416488:	str	d3, [sp, #88]
  41648c:	bl	401c40 <sin@plt>
  416490:	ldr	d1, [sp, #88]
  416494:	fmul	d0, d1, d0
  416498:	ldr	d3, [sp, #96]
  41649c:	fsub	d0, d3, d0
  4164a0:	ldur	d4, [x29, #-64]
  4164a4:	ldur	d5, [x29, #-232]
  4164a8:	str	d0, [sp, #80]
  4164ac:	mov	v0.16b, v5.16b
  4164b0:	str	d4, [sp, #72]
  4164b4:	bl	401c40 <sin@plt>
  4164b8:	ldr	d1, [sp, #72]
  4164bc:	fmul	d0, d1, d0
  4164c0:	ldur	d3, [x29, #-56]
  4164c4:	ldur	d4, [x29, #-232]
  4164c8:	str	d0, [sp, #64]
  4164cc:	mov	v0.16b, v4.16b
  4164d0:	str	d3, [sp, #56]
  4164d4:	bl	401960 <cos@plt>
  4164d8:	ldr	d1, [sp, #56]
  4164dc:	fmul	d0, d1, d0
  4164e0:	ldr	d3, [sp, #64]
  4164e4:	fadd	d1, d3, d0
  4164e8:	add	x8, sp, #0x200
  4164ec:	mov	x0, x8
  4164f0:	ldr	d0, [sp, #80]
  4164f4:	ldr	x9, [sp, #464]
  4164f8:	str	x8, [sp, #48]
  4164fc:	blr	x9
  416500:	ldr	x8, [sp, #456]
  416504:	add	x1, x8, #0xa0
  416508:	ldr	x0, [sp, #48]
  41650c:	bl	41058c <sqrt@plt+0xe7fc>
  416510:	str	d0, [sp, #528]
  416514:	str	d1, [sp, #536]
  416518:	ldr	q2, [sp, #528]
  41651c:	stur	q2, [x29, #-64]
  416520:	ldr	x0, [sp, #104]
  416524:	add	x8, sp, #0x230
  416528:	mov	x1, x8
  41652c:	str	x8, [sp, #40]
  416530:	bl	4101ec <sqrt@plt+0xe45c>
  416534:	add	x1, sp, #0x1f0
  416538:	str	d0, [sp, #496]
  41653c:	str	d1, [sp, #504]
  416540:	ldr	x8, [sp, #456]
  416544:	add	x2, x8, #0x60
  416548:	add	x3, x8, #0x30
  41654c:	mov	x0, x8
  416550:	str	x1, [sp, #32]
  416554:	str	x2, [sp, #24]
  416558:	str	x3, [sp, #16]
  41655c:	bl	4118c0 <sqrt@plt+0xfb30>
  416560:	ldr	x8, [sp, #104]
  416564:	str	x0, [sp, #8]
  416568:	mov	x0, x8
  41656c:	ldr	x1, [sp, #32]
  416570:	ldr	x2, [sp, #24]
  416574:	ldr	x3, [sp, #16]
  416578:	ldr	x4, [sp, #8]
  41657c:	bl	4106bc <sqrt@plt+0xe92c>
  416580:	ldr	x8, [sp, #480]
  416584:	ldr	x9, [x8]
  416588:	ldr	x10, [sp, #456]
  41658c:	add	x4, x10, #0x30
  416590:	ldr	x11, [x9]
  416594:	ldr	x11, [x11, #48]
  416598:	mov	x0, x9
  41659c:	ldr	x1, [sp, #104]
  4165a0:	ldr	x2, [sp, #40]
  4165a4:	mov	w3, #0x1                   	// #1
  4165a8:	blr	x11
  4165ac:	ldr	x8, [sp, #480]
  4165b0:	ldr	x9, [x8]
  4165b4:	ldr	x10, [sp, #456]
  4165b8:	add	x2, x10, #0xa0
  4165bc:	add	x4, x10, #0x30
  4165c0:	ldr	x11, [x9]
  4165c4:	ldr	x11, [x11, #72]
  4165c8:	mov	x0, x9
  4165cc:	sub	x1, x29, #0x20
  4165d0:	sub	x3, x29, #0x30
  4165d4:	blr	x11
  4165d8:	ldr	x8, [sp, #480]
  4165dc:	ldr	x9, [x8]
  4165e0:	ldr	x10, [x9]
  4165e4:	ldr	x10, [x10, #120]
  4165e8:	mov	x0, x9
  4165ec:	blr	x10
  4165f0:	add	sp, sp, #0x370
  4165f4:	ldr	x28, [sp, #16]
  4165f8:	ldp	x29, x30, [sp], #32
  4165fc:	ret
  416600:	sub	sp, sp, #0xc0
  416604:	stp	x29, x30, [sp, #176]
  416608:	add	x29, sp, #0xb0
  41660c:	stur	x0, [x29, #-8]
  416610:	stur	x1, [x29, #-16]
  416614:	ldur	x8, [x29, #-8]
  416618:	ldur	x0, [x29, #-16]
  41661c:	add	x1, x8, #0x78
  416620:	str	x8, [sp, #48]
  416624:	bl	410ad8 <sqrt@plt+0xed48>
  416628:	ldur	x0, [x29, #-16]
  41662c:	ldr	x8, [sp, #48]
  416630:	add	x1, x8, #0x88
  416634:	bl	410ad8 <sqrt@plt+0xed48>
  416638:	ldr	x8, [sp, #48]
  41663c:	add	x0, x8, #0x78
  416640:	add	x1, x8, #0xa0
  416644:	bl	4101ec <sqrt@plt+0xe45c>
  416648:	stur	d0, [x29, #-32]
  41664c:	stur	d1, [x29, #-24]
  416650:	ldur	d0, [x29, #-32]
  416654:	fcmp	d0, #0.0
  416658:	cset	w9, eq  // eq = none
  41665c:	tbnz	w9, #0, 416664 <sqrt@plt+0x148d4>
  416660:	b	41667c <sqrt@plt+0x148ec>
  416664:	ldur	d0, [x29, #-24]
  416668:	fcmp	d0, #0.0
  41666c:	cset	w8, eq  // eq = none
  416670:	tbnz	w8, #0, 416678 <sqrt@plt+0x148e8>
  416674:	b	41667c <sqrt@plt+0x148ec>
  416678:	b	41689c <sqrt@plt+0x14b0c>
  41667c:	ldr	x8, [sp, #48]
  416680:	add	x0, x8, #0x88
  416684:	add	x1, x8, #0xa0
  416688:	bl	4101ec <sqrt@plt+0xe45c>
  41668c:	stur	d0, [x29, #-48]
  416690:	stur	d1, [x29, #-40]
  416694:	ldur	d0, [x29, #-48]
  416698:	fcmp	d0, #0.0
  41669c:	cset	w9, eq  // eq = none
  4166a0:	tbnz	w9, #0, 4166a8 <sqrt@plt+0x14918>
  4166a4:	b	4166c0 <sqrt@plt+0x14930>
  4166a8:	ldur	d0, [x29, #-40]
  4166ac:	fcmp	d0, #0.0
  4166b0:	cset	w8, eq  // eq = none
  4166b4:	tbnz	w8, #0, 4166bc <sqrt@plt+0x1492c>
  4166b8:	b	4166c0 <sqrt@plt+0x14930>
  4166bc:	b	41689c <sqrt@plt+0x14b0c>
  4166c0:	ldur	d0, [x29, #-24]
  4166c4:	ldur	d1, [x29, #-32]
  4166c8:	bl	401b20 <atan2@plt>
  4166cc:	mov	x8, #0x2d18                	// #11544
  4166d0:	movk	x8, #0x5444, lsl #16
  4166d4:	movk	x8, #0x21fb, lsl #32
  4166d8:	movk	x8, #0x3ff9, lsl #48
  4166dc:	fmov	d1, x8
  4166e0:	fdiv	d0, d0, d1
  4166e4:	stur	d0, [x29, #-56]
  4166e8:	ldur	d0, [x29, #-40]
  4166ec:	ldur	d2, [x29, #-48]
  4166f0:	str	d1, [sp, #40]
  4166f4:	mov	v1.16b, v2.16b
  4166f8:	bl	401b20 <atan2@plt>
  4166fc:	ldr	d1, [sp, #40]
  416700:	fdiv	d0, d0, d1
  416704:	stur	d0, [x29, #-64]
  416708:	ldr	x8, [sp, #48]
  41670c:	ldr	w9, [x8, #152]
  416710:	cbz	w9, 41672c <sqrt@plt+0x1499c>
  416714:	ldur	x8, [x29, #-56]
  416718:	stur	x8, [x29, #-72]
  41671c:	ldur	x8, [x29, #-64]
  416720:	stur	x8, [x29, #-56]
  416724:	ldur	x8, [x29, #-72]
  416728:	stur	x8, [x29, #-64]
  41672c:	ldur	d0, [x29, #-56]
  416730:	fcmp	d0, #0.0
  416734:	cset	w8, mi  // mi = first
  416738:	tbnz	w8, #0, 416740 <sqrt@plt+0x149b0>
  41673c:	b	416750 <sqrt@plt+0x149c0>
  416740:	ldur	d0, [x29, #-56]
  416744:	fmov	d1, #4.000000000000000000e+00
  416748:	fadd	d0, d0, d1
  41674c:	stur	d0, [x29, #-56]
  416750:	ldur	d0, [x29, #-64]
  416754:	ldur	d1, [x29, #-56]
  416758:	fcmp	d0, d1
  41675c:	cset	w8, ls  // ls = plast
  416760:	tbnz	w8, #0, 416768 <sqrt@plt+0x149d8>
  416764:	b	41677c <sqrt@plt+0x149ec>
  416768:	ldur	d0, [x29, #-64]
  41676c:	fmov	d1, #4.000000000000000000e+00
  416770:	fadd	d0, d0, d1
  416774:	stur	d0, [x29, #-64]
  416778:	b	416750 <sqrt@plt+0x149c0>
  41677c:	sub	x0, x29, #0x20
  416780:	bl	41068c <sqrt@plt+0xe8fc>
  416784:	sub	x0, x29, #0x30
  416788:	str	d0, [sp, #32]
  41678c:	bl	41068c <sqrt@plt+0xe8fc>
  416790:	ldr	d1, [sp, #32]
  416794:	str	d0, [sp, #24]
  416798:	mov	v0.16b, v1.16b
  41679c:	ldr	d1, [sp, #24]
  4167a0:	bl	417664 <sqrt@plt+0x158d4>
  4167a4:	stur	d0, [x29, #-80]
  4167a8:	ldur	d0, [x29, #-56]
  4167ac:	fcvtzs	w8, d0
  4167b0:	add	w8, w8, #0x1
  4167b4:	stur	w8, [x29, #-84]
  4167b8:	ldur	w8, [x29, #-84]
  4167bc:	scvtf	d0, w8
  4167c0:	ldur	d1, [x29, #-64]
  4167c4:	fcmp	d0, d1
  4167c8:	cset	w8, mi  // mi = first
  4167cc:	tbnz	w8, #0, 4167d4 <sqrt@plt+0x14a44>
  4167d0:	b	41689c <sqrt@plt+0x14b0c>
  4167d4:	add	x0, sp, #0x48
  4167d8:	adrp	x8, 410000 <sqrt@plt+0xe270>
  4167dc:	add	x8, x8, #0x334
  4167e0:	blr	x8
  4167e4:	ldur	w9, [x29, #-84]
  4167e8:	mov	w10, #0x4                   	// #4
  4167ec:	sdiv	w11, w9, w10
  4167f0:	mul	w10, w11, w10
  4167f4:	subs	w9, w9, w10
  4167f8:	subs	w9, w9, #0x0
  4167fc:	mov	w8, w9
  416800:	ubfx	x8, x8, #0, #32
  416804:	cmp	x8, #0x3
  416808:	str	x8, [sp, #16]
  41680c:	b.hi	41685c <sqrt@plt+0x14acc>  // b.pmore
  416810:	adrp	x8, 428000 <_ZdlPvm@@Base+0x5948>
  416814:	add	x8, x8, #0x530
  416818:	ldr	x11, [sp, #16]
  41681c:	ldrsw	x10, [x8, x11, lsl #2]
  416820:	add	x9, x8, x10
  416824:	br	x9
  416828:	ldur	x8, [x29, #-80]
  41682c:	str	x8, [sp, #72]
  416830:	b	41685c <sqrt@plt+0x14acc>
  416834:	ldur	x8, [x29, #-80]
  416838:	str	x8, [sp, #80]
  41683c:	b	41685c <sqrt@plt+0x14acc>
  416840:	ldur	d0, [x29, #-80]
  416844:	fneg	d0, d0
  416848:	str	d0, [sp, #72]
  41684c:	b	41685c <sqrt@plt+0x14acc>
  416850:	ldur	d0, [x29, #-80]
  416854:	fneg	d0, d0
  416858:	str	d0, [sp, #80]
  41685c:	ldur	x0, [x29, #-16]
  416860:	ldr	x8, [sp, #48]
  416864:	add	x9, x8, #0xa0
  416868:	str	x0, [sp, #8]
  41686c:	mov	x0, x9
  416870:	add	x1, sp, #0x48
  416874:	bl	41058c <sqrt@plt+0xe7fc>
  416878:	add	x1, sp, #0x38
  41687c:	str	d0, [sp, #56]
  416880:	str	d1, [sp, #64]
  416884:	ldr	x0, [sp, #8]
  416888:	bl	410ad8 <sqrt@plt+0xed48>
  41688c:	ldur	w8, [x29, #-84]
  416890:	add	w8, w8, #0x1
  416894:	stur	w8, [x29, #-84]
  416898:	b	4167b8 <sqrt@plt+0x14a28>
  41689c:	ldp	x29, x30, [sp, #176]
  4168a0:	add	sp, sp, #0xc0
  4168a4:	ret
  4168a8:	sub	sp, sp, #0x150
  4168ac:	stp	x29, x30, [sp, #304]
  4168b0:	str	x28, [sp, #320]
  4168b4:	add	x29, sp, #0x130
  4168b8:	sub	x8, x29, #0x60
  4168bc:	adrp	x9, 410000 <sqrt@plt+0xe270>
  4168c0:	add	x9, x9, #0x334
  4168c4:	sub	x10, x29, #0x30
  4168c8:	str	x0, [x8, #88]
  4168cc:	str	x1, [x8, #80]
  4168d0:	str	x2, [x8, #72]
  4168d4:	ldr	x11, [x8, #88]
  4168d8:	ldr	w12, [x11, #232]
  4168dc:	ldr	x13, [x8, #72]
  4168e0:	str	w12, [x13]
  4168e4:	ldr	x13, [x11]
  4168e8:	tst	x13, #0x4
  4168ec:	cset	w12, ne  // ne = any
  4168f0:	and	w12, w12, #0x1
  4168f4:	stur	w12, [x29, #-28]
  4168f8:	mov	x0, x10
  4168fc:	str	x8, [sp, #56]
  416900:	str	x9, [sp, #48]
  416904:	str	x11, [sp, #40]
  416908:	blr	x9
  41690c:	ldr	x8, [sp, #40]
  416910:	ldr	x9, [x8]
  416914:	and	x9, x9, #0x200
  416918:	cbz	x9, 416930 <sqrt@plt+0x14ba0>
  41691c:	ldr	x8, [sp, #40]
  416920:	ldr	q0, [x8, #48]
  416924:	ldr	x9, [sp, #56]
  416928:	str	q0, [x9, #48]
  41692c:	b	416940 <sqrt@plt+0x14bb0>
  416930:	ldr	x8, [sp, #56]
  416934:	ldr	x9, [x8, #80]
  416938:	ldr	q0, [x9]
  41693c:	str	q0, [x8, #48]
  416940:	ldr	x8, [sp, #40]
  416944:	ldr	x9, [x8]
  416948:	and	x9, x9, #0x4000
  41694c:	cbnz	x9, 416964 <sqrt@plt+0x14bd4>
  416950:	ldr	x8, [sp, #40]
  416954:	add	x1, x8, #0x88
  416958:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  41695c:	add	x0, x0, #0x67b
  416960:	bl	407724 <sqrt@plt+0x5994>
  416964:	sub	x0, x29, #0x40
  416968:	ldr	x8, [sp, #48]
  41696c:	blr	x8
  416970:	ldr	x8, [sp, #40]
  416974:	ldr	x9, [x8]
  416978:	and	x9, x9, #0x8000
  41697c:	cbz	x9, 416994 <sqrt@plt+0x14c04>
  416980:	ldr	x8, [sp, #40]
  416984:	ldr	q0, [x8, #64]
  416988:	ldr	x9, [sp, #56]
  41698c:	str	q0, [x9, #32]
  416990:	b	416ae8 <sqrt@plt+0x14d58>
  416994:	ldr	x8, [sp, #40]
  416998:	ldr	d0, [x8, #136]
  41699c:	ldr	d1, [x8, #136]
  4169a0:	sub	x0, x29, #0x50
  4169a4:	adrp	x9, 410000 <sqrt@plt+0xe270>
  4169a8:	add	x9, x9, #0x354
  4169ac:	blr	x9
  4169b0:	ldur	w10, [x29, #-28]
  4169b4:	cbz	w10, 416a40 <sqrt@plt+0x14cb0>
  4169b8:	ldr	x8, [sp, #40]
  4169bc:	ldr	w9, [x8, #232]
  4169c0:	cmp	w9, #0x3
  4169c4:	b.eq	4169d8 <sqrt@plt+0x14c48>  // b.none
  4169c8:	ldr	x8, [sp, #40]
  4169cc:	ldr	w9, [x8, #232]
  4169d0:	cmp	w9, #0x2
  4169d4:	b.ne	4169e8 <sqrt@plt+0x14c58>  // b.any
  4169d8:	ldr	x8, [sp, #56]
  4169dc:	ldr	d0, [x8, #16]
  4169e0:	fneg	d0, d0
  4169e4:	str	d0, [x8, #16]
  4169e8:	ldr	x8, [sp, #40]
  4169ec:	ldr	w9, [x8, #232]
  4169f0:	cmp	w9, #0x3
  4169f4:	b.eq	416a04 <sqrt@plt+0x14c74>  // b.none
  4169f8:	ldr	x8, [sp, #40]
  4169fc:	ldr	w9, [x8, #232]
  416a00:	cbnz	w9, 416a14 <sqrt@plt+0x14c84>
  416a04:	ldr	x8, [sp, #56]
  416a08:	ldr	d0, [x8, #24]
  416a0c:	fneg	d0, d0
  416a10:	str	d0, [x8, #24]
  416a14:	ldr	x8, [sp, #40]
  416a18:	ldr	w9, [x8, #232]
  416a1c:	add	w9, w9, #0x3
  416a20:	mov	w10, #0x4                   	// #4
  416a24:	sdiv	w11, w9, w10
  416a28:	mul	w10, w11, w10
  416a2c:	subs	w9, w9, w10
  416a30:	ldr	x12, [sp, #56]
  416a34:	ldr	x13, [x12, #72]
  416a38:	str	w9, [x13]
  416a3c:	b	416ac8 <sqrt@plt+0x14d38>
  416a40:	ldr	x8, [sp, #40]
  416a44:	ldr	w9, [x8, #232]
  416a48:	cmp	w9, #0x1
  416a4c:	b.eq	416a60 <sqrt@plt+0x14cd0>  // b.none
  416a50:	ldr	x8, [sp, #40]
  416a54:	ldr	w9, [x8, #232]
  416a58:	cmp	w9, #0x2
  416a5c:	b.ne	416a70 <sqrt@plt+0x14ce0>  // b.any
  416a60:	ldr	x8, [sp, #56]
  416a64:	ldr	d0, [x8, #16]
  416a68:	fneg	d0, d0
  416a6c:	str	d0, [x8, #16]
  416a70:	ldr	x8, [sp, #40]
  416a74:	ldr	w9, [x8, #232]
  416a78:	cmp	w9, #0x3
  416a7c:	b.eq	416a90 <sqrt@plt+0x14d00>  // b.none
  416a80:	ldr	x8, [sp, #40]
  416a84:	ldr	w9, [x8, #232]
  416a88:	cmp	w9, #0x2
  416a8c:	b.ne	416aa0 <sqrt@plt+0x14d10>  // b.any
  416a90:	ldr	x8, [sp, #56]
  416a94:	ldr	d0, [x8, #24]
  416a98:	fneg	d0, d0
  416a9c:	str	d0, [x8, #24]
  416aa0:	ldr	x8, [sp, #40]
  416aa4:	ldr	w9, [x8, #232]
  416aa8:	add	w9, w9, #0x1
  416aac:	mov	w10, #0x4                   	// #4
  416ab0:	sdiv	w11, w9, w10
  416ab4:	mul	w10, w11, w10
  416ab8:	subs	w9, w9, w10
  416abc:	ldr	x12, [sp, #56]
  416ac0:	ldr	x13, [x12, #72]
  416ac4:	str	w9, [x13]
  416ac8:	sub	x0, x29, #0x30
  416acc:	sub	x1, x29, #0x50
  416ad0:	bl	41058c <sqrt@plt+0xe7fc>
  416ad4:	ldr	x8, [sp, #56]
  416ad8:	str	d0, [x8]
  416adc:	str	d1, [x8, #8]
  416ae0:	ldr	q2, [x8]
  416ae4:	str	q2, [x8, #32]
  416ae8:	sub	x0, x29, #0x70
  416aec:	ldr	x8, [sp, #48]
  416af0:	blr	x8
  416af4:	ldr	x8, [sp, #40]
  416af8:	ldr	x9, [x8]
  416afc:	and	x9, x9, #0x400
  416b00:	cbz	x9, 416b14 <sqrt@plt+0x14d84>
  416b04:	ldr	x8, [sp, #40]
  416b08:	ldr	q0, [x8, #80]
  416b0c:	stur	q0, [x29, #-112]
  416b10:	b	416c7c <sqrt@plt+0x14eec>
  416b14:	sub	x0, x29, #0x30
  416b18:	sub	x1, x29, #0x40
  416b1c:	bl	410380 <sqrt@plt+0xe5f0>
  416b20:	cbz	w0, 416b34 <sqrt@plt+0x14da4>
  416b24:	ldr	x8, [sp, #56]
  416b28:	ldr	q0, [x8, #48]
  416b2c:	stur	q0, [x29, #-112]
  416b30:	b	416c7c <sqrt@plt+0x14eec>
  416b34:	sub	x0, x29, #0x40
  416b38:	sub	x1, x29, #0x30
  416b3c:	bl	4101ec <sqrt@plt+0xe45c>
  416b40:	sub	x0, x29, #0x90
  416b44:	stur	d0, [x29, #-144]
  416b48:	stur	d1, [x29, #-136]
  416b4c:	fmov	d0, #2.000000000000000000e+00
  416b50:	bl	410250 <sqrt@plt+0xe4c0>
  416b54:	sub	x0, x29, #0x80
  416b58:	stur	d0, [x29, #-128]
  416b5c:	stur	d1, [x29, #-120]
  416b60:	bl	41068c <sqrt@plt+0xe8fc>
  416b64:	str	d0, [sp, #152]
  416b68:	ldr	x8, [sp, #40]
  416b6c:	ldr	d0, [x8, #136]
  416b70:	fcmp	d0, #0.0
  416b74:	cset	w9, ls  // ls = plast
  416b78:	tbnz	w9, #0, 416b80 <sqrt@plt+0x14df0>
  416b7c:	b	416b8c <sqrt@plt+0x14dfc>
  416b80:	fmov	d0, #2.500000000000000000e-01
  416b84:	ldr	x8, [sp, #40]
  416b88:	str	d0, [x8, #136]
  416b8c:	ldr	x8, [sp, #40]
  416b90:	ldr	d0, [x8, #136]
  416b94:	ldr	d1, [sp, #152]
  416b98:	fcmp	d0, d1
  416b9c:	cset	w9, mi  // mi = first
  416ba0:	tbnz	w9, #0, 416ba8 <sqrt@plt+0x14e18>
  416ba4:	b	416bb4 <sqrt@plt+0x14e24>
  416ba8:	ldr	x8, [sp, #152]
  416bac:	ldr	x9, [sp, #40]
  416bb0:	str	x8, [x9, #136]
  416bb4:	ldr	d0, [sp, #152]
  416bb8:	ldr	x8, [sp, #40]
  416bbc:	ldr	d1, [x8, #136]
  416bc0:	fdiv	d0, d0, d1
  416bc4:	bl	401a50 <acos@plt>
  416bc8:	str	d0, [sp, #144]
  416bcc:	ldur	d0, [x29, #-120]
  416bd0:	ldur	d1, [x29, #-128]
  416bd4:	bl	401b20 <atan2@plt>
  416bd8:	str	d0, [sp, #136]
  416bdc:	ldur	w9, [x29, #-28]
  416be0:	cbz	w9, 416bf8 <sqrt@plt+0x14e68>
  416be4:	ldr	d0, [sp, #144]
  416be8:	ldr	d1, [sp, #136]
  416bec:	fsub	d0, d1, d0
  416bf0:	str	d0, [sp, #136]
  416bf4:	b	416c08 <sqrt@plt+0x14e78>
  416bf8:	ldr	d0, [sp, #144]
  416bfc:	ldr	d1, [sp, #136]
  416c00:	fadd	d0, d1, d0
  416c04:	str	d0, [sp, #136]
  416c08:	ldr	d0, [sp, #136]
  416c0c:	bl	401960 <cos@plt>
  416c10:	ldr	d1, [sp, #136]
  416c14:	str	d0, [sp, #32]
  416c18:	mov	v0.16b, v1.16b
  416c1c:	bl	401c40 <sin@plt>
  416c20:	add	x8, sp, #0x58
  416c24:	mov	x0, x8
  416c28:	ldr	d1, [sp, #32]
  416c2c:	str	d0, [sp, #24]
  416c30:	mov	v0.16b, v1.16b
  416c34:	ldr	d1, [sp, #24]
  416c38:	adrp	x9, 410000 <sqrt@plt+0xe270>
  416c3c:	add	x9, x9, #0x354
  416c40:	str	x8, [sp, #16]
  416c44:	blr	x9
  416c48:	ldr	x8, [sp, #40]
  416c4c:	ldr	d0, [x8, #136]
  416c50:	ldr	x0, [sp, #16]
  416c54:	bl	4105f0 <sqrt@plt+0xe860>
  416c58:	add	x0, sp, #0x68
  416c5c:	str	d0, [sp, #104]
  416c60:	str	d1, [sp, #112]
  416c64:	sub	x1, x29, #0x30
  416c68:	bl	41058c <sqrt@plt+0xe7fc>
  416c6c:	str	d0, [sp, #120]
  416c70:	str	d1, [sp, #128]
  416c74:	ldur	q2, [sp, #120]
  416c78:	stur	q2, [x29, #-112]
  416c7c:	mov	x0, #0xb8                  	// #184
  416c80:	bl	4225b4 <_Znwm@@Base>
  416c84:	ldur	w1, [x29, #-28]
  416c88:	str	x0, [sp, #8]
  416c8c:	sub	x2, x29, #0x30
  416c90:	sub	x3, x29, #0x40
  416c94:	sub	x4, x29, #0x70
  416c98:	adrp	x8, 415000 <sqrt@plt+0x13270>
  416c9c:	add	x8, x8, #0xa38
  416ca0:	blr	x8
  416ca4:	b	416ca8 <sqrt@plt+0x14f18>
  416ca8:	ldr	x8, [sp, #8]
  416cac:	str	x8, [sp, #80]
  416cb0:	ldr	x9, [sp, #56]
  416cb4:	ldr	x10, [x9, #80]
  416cb8:	ldr	q0, [x9, #32]
  416cbc:	str	q0, [x10]
  416cc0:	ldr	x0, [sp, #80]
  416cc4:	ldr	x28, [sp, #320]
  416cc8:	ldp	x29, x30, [sp, #304]
  416ccc:	add	sp, sp, #0x150
  416cd0:	ret
  416cd4:	str	x0, [sp, #72]
  416cd8:	str	w1, [sp, #68]
  416cdc:	ldr	x0, [sp, #8]
  416ce0:	bl	42268c <_ZdlPv@@Base>
  416ce4:	ldr	x0, [sp, #72]
  416ce8:	bl	401d10 <_Unwind_Resume@plt>
  416cec:	sub	sp, sp, #0x60
  416cf0:	stp	x29, x30, [sp, #80]
  416cf4:	add	x29, sp, #0x50
  416cf8:	stur	x0, [x29, #-8]
  416cfc:	stur	x1, [x29, #-16]
  416d00:	stur	x2, [x29, #-24]
  416d04:	ldur	x8, [x29, #-8]
  416d08:	ldr	w9, [x8, #8]
  416d0c:	cmp	w9, #0x4
  416d10:	str	x8, [sp]
  416d14:	b.ne	416d30 <sqrt@plt+0x14fa0>  // b.any
  416d18:	ldur	x1, [x29, #-16]
  416d1c:	ldur	x2, [x29, #-24]
  416d20:	ldr	x0, [sp]
  416d24:	bl	4168a8 <sqrt@plt+0x14b18>
  416d28:	stur	x0, [x29, #-32]
  416d2c:	b	416d44 <sqrt@plt+0x14fb4>
  416d30:	ldur	x1, [x29, #-16]
  416d34:	ldur	x2, [x29, #-24]
  416d38:	ldr	x0, [sp]
  416d3c:	bl	415170 <sqrt@plt+0x133e0>
  416d40:	stur	x0, [x29, #-32]
  416d44:	ldr	x8, [sp]
  416d48:	ldr	w9, [x8, #8]
  416d4c:	cmp	w9, #0x7
  416d50:	b.ne	416d74 <sqrt@plt+0x14fe4>  // b.any
  416d54:	ldr	x8, [sp]
  416d58:	ldr	x9, [x8]
  416d5c:	and	x9, x9, #0x60
  416d60:	cbnz	x9, 416d74 <sqrt@plt+0x14fe4>
  416d64:	ldr	x8, [sp]
  416d68:	ldr	x9, [x8]
  416d6c:	orr	x9, x9, #0x40
  416d70:	str	x9, [x8]
  416d74:	ldur	x8, [x29, #-32]
  416d78:	cbz	x8, 416e54 <sqrt@plt+0x150c4>
  416d7c:	ldr	x8, [sp]
  416d80:	ldr	x9, [x8]
  416d84:	and	x9, x9, #0x60
  416d88:	cbz	x9, 416e54 <sqrt@plt+0x150c4>
  416d8c:	ldr	x8, [sp]
  416d90:	ldr	x9, [x8]
  416d94:	tst	x9, #0x20
  416d98:	cset	w10, ne  // ne = any
  416d9c:	and	w10, w10, #0x1
  416da0:	str	w10, [sp, #20]
  416da4:	ldr	x9, [x8]
  416da8:	tst	x9, #0x40
  416dac:	cset	w10, ne  // ne = any
  416db0:	and	w10, w10, #0x1
  416db4:	str	w10, [sp, #16]
  416db8:	ldr	x9, [x8]
  416dbc:	and	x9, x9, #0x1000
  416dc0:	cbz	x9, 416dd4 <sqrt@plt+0x15044>
  416dc4:	ldr	x8, [sp]
  416dc8:	ldr	x9, [x8, #128]
  416dcc:	str	x9, [sp, #24]
  416dd0:	b	416de4 <sqrt@plt+0x15054>
  416dd4:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  416dd8:	add	x0, x0, #0x682
  416ddc:	add	x1, sp, #0x18
  416de0:	bl	407724 <sqrt@plt+0x5994>
  416de4:	ldr	x8, [sp]
  416de8:	ldr	x9, [x8]
  416dec:	and	x9, x9, #0x2000
  416df0:	cbz	x9, 416e04 <sqrt@plt+0x15074>
  416df4:	ldr	x8, [sp]
  416df8:	ldr	x9, [x8, #144]
  416dfc:	str	x9, [sp, #32]
  416e00:	b	416e18 <sqrt@plt+0x15088>
  416e04:	add	x8, sp, #0x18
  416e08:	add	x1, x8, #0x8
  416e0c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  416e10:	add	x0, x0, #0x68a
  416e14:	bl	407724 <sqrt@plt+0x5994>
  416e18:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  416e1c:	add	x0, x0, #0x6e7
  416e20:	add	x1, sp, #0x8
  416e24:	bl	407724 <sqrt@plt+0x5994>
  416e28:	ldr	d0, [sp, #8]
  416e2c:	fcmp	d0, #0.0
  416e30:	cset	w8, ne  // ne = any
  416e34:	and	w8, w8, #0x1
  416e38:	add	x3, sp, #0x18
  416e3c:	str	w8, [sp, #40]
  416e40:	ldur	x9, [x29, #-32]
  416e44:	ldr	w1, [sp, #20]
  416e48:	ldr	w2, [sp, #16]
  416e4c:	mov	x0, x9
  416e50:	bl	414024 <sqrt@plt+0x12294>
  416e54:	ldur	x0, [x29, #-32]
  416e58:	ldp	x29, x30, [sp, #80]
  416e5c:	add	sp, sp, #0x60
  416e60:	ret
  416e64:	sub	sp, sp, #0x60
  416e68:	stp	x29, x30, [sp, #80]
  416e6c:	add	x29, sp, #0x50
  416e70:	mov	x8, xzr
  416e74:	stur	x0, [x29, #-8]
  416e78:	stur	x1, [x29, #-16]
  416e7c:	stur	x2, [x29, #-24]
  416e80:	ldur	x9, [x29, #-8]
  416e84:	stur	x8, [x29, #-32]
  416e88:	ldr	w10, [x9, #8]
  416e8c:	subs	w10, w10, #0x0
  416e90:	mov	w8, w10
  416e94:	ubfx	x8, x8, #0, #32
  416e98:	cmp	x8, #0xb
  416e9c:	str	x9, [sp, #16]
  416ea0:	str	x8, [sp, #8]
  416ea4:	b.hi	416f68 <sqrt@plt+0x151d8>  // b.pmore
  416ea8:	adrp	x8, 428000 <_ZdlPvm@@Base+0x5948>
  416eac:	add	x8, x8, #0x540
  416eb0:	ldr	x11, [sp, #8]
  416eb4:	ldrsw	x10, [x8, x11, lsl #2]
  416eb8:	add	x9, x8, x10
  416ebc:	br	x9
  416ec0:	ldur	x1, [x29, #-16]
  416ec4:	ldur	x2, [x29, #-24]
  416ec8:	ldr	x0, [sp, #16]
  416ecc:	bl	4131a8 <sqrt@plt+0x11418>
  416ed0:	stur	x0, [x29, #-32]
  416ed4:	b	416f80 <sqrt@plt+0x151f0>
  416ed8:	ldur	x1, [x29, #-16]
  416edc:	ldur	x2, [x29, #-24]
  416ee0:	ldr	x0, [sp, #16]
  416ee4:	bl	412694 <sqrt@plt+0x10904>
  416ee8:	stur	x0, [x29, #-32]
  416eec:	b	416f80 <sqrt@plt+0x151f0>
  416ef0:	ldur	x1, [x29, #-16]
  416ef4:	ldur	x2, [x29, #-24]
  416ef8:	ldr	x0, [sp, #16]
  416efc:	bl	413424 <sqrt@plt+0x11694>
  416f00:	stur	x0, [x29, #-32]
  416f04:	b	416f80 <sqrt@plt+0x151f0>
  416f08:	ldur	x1, [x29, #-16]
  416f0c:	ldur	x2, [x29, #-24]
  416f10:	ldr	x0, [sp, #16]
  416f14:	bl	4136c8 <sqrt@plt+0x11938>
  416f18:	stur	x0, [x29, #-32]
  416f1c:	b	416f80 <sqrt@plt+0x151f0>
  416f20:	ldur	x1, [x29, #-16]
  416f24:	ldur	x2, [x29, #-24]
  416f28:	ldr	x0, [sp, #16]
  416f2c:	bl	4139f4 <sqrt@plt+0x11c64>
  416f30:	stur	x0, [x29, #-32]
  416f34:	b	416f80 <sqrt@plt+0x151f0>
  416f38:	ldur	x1, [x29, #-16]
  416f3c:	ldur	x2, [x29, #-24]
  416f40:	ldr	x0, [sp, #16]
  416f44:	bl	413c30 <sqrt@plt+0x11ea0>
  416f48:	stur	x0, [x29, #-32]
  416f4c:	b	416f80 <sqrt@plt+0x151f0>
  416f50:	ldur	x1, [x29, #-16]
  416f54:	ldur	x2, [x29, #-24]
  416f58:	ldr	x0, [sp, #16]
  416f5c:	bl	416cec <sqrt@plt+0x14f5c>
  416f60:	stur	x0, [x29, #-32]
  416f64:	b	416f80 <sqrt@plt+0x151f0>
  416f68:	mov	w8, wzr
  416f6c:	mov	w0, w8
  416f70:	mov	w1, #0x775                 	// #1909
  416f74:	adrp	x2, 429000 <_ZdlPvm@@Base+0x6948>
  416f78:	add	x2, x2, #0x6df
  416f7c:	bl	407f78 <sqrt@plt+0x61e8>
  416f80:	ldur	x8, [x29, #-32]
  416f84:	cbz	x8, 417198 <sqrt@plt+0x15408>
  416f88:	ldr	x8, [sp, #16]
  416f8c:	ldr	x9, [x8]
  416f90:	and	x9, x9, #0x10
  416f94:	cbz	x9, 416fa0 <sqrt@plt+0x15210>
  416f98:	ldur	x0, [x29, #-32]
  416f9c:	bl	4118d8 <sqrt@plt+0xfb48>
  416fa0:	ldr	x8, [sp, #16]
  416fa4:	ldr	x9, [x8, #120]
  416fa8:	cbz	x9, 416fcc <sqrt@plt+0x1523c>
  416fac:	ldur	x0, [x29, #-32]
  416fb0:	ldr	x8, [sp, #16]
  416fb4:	ldr	x1, [x8, #120]
  416fb8:	ldr	x9, [x8]
  416fbc:	tst	x9, #0x200000
  416fc0:	cset	w10, ne  // ne = any
  416fc4:	and	w2, w10, #0x1
  416fc8:	bl	4118f0 <sqrt@plt+0xfb60>
  416fcc:	ldr	x8, [sp, #16]
  416fd0:	ldr	x9, [x8]
  416fd4:	and	x9, x9, #0x1
  416fd8:	cbz	x9, 416ff0 <sqrt@plt+0x15260>
  416fdc:	ldur	x0, [x29, #-32]
  416fe0:	ldr	x8, [sp, #16]
  416fe4:	ldr	d0, [x8, #40]
  416fe8:	bl	4117a4 <sqrt@plt+0xfa14>
  416fec:	b	417010 <sqrt@plt+0x15280>
  416ff0:	ldr	x8, [sp, #16]
  416ff4:	ldr	x9, [x8]
  416ff8:	and	x9, x9, #0x2
  416ffc:	cbz	x9, 417010 <sqrt@plt+0x15280>
  417000:	ldur	x0, [x29, #-32]
  417004:	ldr	x8, [sp, #16]
  417008:	ldr	d0, [x8, #40]
  41700c:	bl	4117cc <sqrt@plt+0xfa3c>
  417010:	ldr	x8, [sp, #16]
  417014:	ldr	x9, [x8]
  417018:	and	x9, x9, #0x40000
  41701c:	cbz	x9, 417030 <sqrt@plt+0x152a0>
  417020:	ldr	x8, [sp, #16]
  417024:	ldr	x9, [x8, #184]
  417028:	str	x9, [sp, #40]
  41702c:	b	417040 <sqrt@plt+0x152b0>
  417030:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  417034:	add	x0, x0, #0x6d5
  417038:	add	x1, sp, #0x28
  41703c:	bl	407724 <sqrt@plt+0x5994>
  417040:	ldur	x0, [x29, #-32]
  417044:	ldr	d0, [sp, #40]
  417048:	bl	4117f4 <sqrt@plt+0xfa64>
  41704c:	ldr	x8, [sp, #16]
  417050:	ldr	x9, [x8]
  417054:	and	x9, x9, #0x800000
  417058:	cbz	x9, 41706c <sqrt@plt+0x152dc>
  41705c:	ldur	x0, [x29, #-32]
  417060:	ldr	x8, [sp, #16]
  417064:	ldr	x1, [x8, #224]
  417068:	bl	411888 <sqrt@plt+0xfaf8>
  41706c:	ldr	x8, [sp, #16]
  417070:	ldr	x9, [x8]
  417074:	and	x9, x9, #0x1000000
  417078:	cbz	x9, 417098 <sqrt@plt+0x15308>
  41707c:	ldur	x8, [x29, #-32]
  417080:	ldr	x9, [sp, #16]
  417084:	ldr	d0, [x9, #200]
  417088:	ldr	x10, [x8]
  41708c:	ldr	x10, [x10, #200]
  417090:	mov	x0, x8
  417094:	blr	x10
  417098:	ldr	x8, [sp, #16]
  41709c:	ldr	x9, [x8]
  4170a0:	and	x9, x9, #0x2000000
  4170a4:	cbz	x9, 4170c4 <sqrt@plt+0x15334>
  4170a8:	ldur	x8, [x29, #-32]
  4170ac:	ldr	x9, [sp, #16]
  4170b0:	ldr	d0, [x9, #208]
  4170b4:	ldr	x10, [x8]
  4170b8:	ldr	x10, [x10, #208]
  4170bc:	mov	x0, x8
  4170c0:	blr	x10
  4170c4:	ldr	x8, [sp, #16]
  4170c8:	ldr	x9, [x8]
  4170cc:	and	x9, x9, #0x180000
  4170d0:	cbz	x9, 417198 <sqrt@plt+0x15408>
  4170d4:	ldr	x8, [sp, #16]
  4170d8:	ldr	x9, [x8]
  4170dc:	and	x9, x9, #0x400000
  4170e0:	cbz	x9, 417104 <sqrt@plt+0x15374>
  4170e4:	ldur	x8, [x29, #-32]
  4170e8:	ldr	x9, [sp, #16]
  4170ec:	ldr	x1, [x9, #216]
  4170f0:	ldr	x10, [x8]
  4170f4:	ldr	x10, [x10, #216]
  4170f8:	mov	x0, x8
  4170fc:	blr	x10
  417100:	b	417198 <sqrt@plt+0x15408>
  417104:	ldr	x8, [sp, #16]
  417108:	ldr	x9, [x8]
  41710c:	and	x9, x9, #0x100000
  417110:	cbz	x9, 417128 <sqrt@plt+0x15398>
  417114:	ldr	x8, [sp, #16]
  417118:	add	x1, x8, #0xc0
  41711c:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  417120:	add	x0, x0, #0x6df
  417124:	bl	407724 <sqrt@plt+0x5994>
  417128:	ldr	x8, [sp, #16]
  41712c:	ldr	d0, [x8, #192]
  417130:	fcmp	d0, #0.0
  417134:	cset	w9, mi  // mi = first
  417138:	tbnz	w9, #0, 417140 <sqrt@plt+0x153b0>
  41713c:	b	41717c <sqrt@plt+0x153ec>
  417140:	ldr	x8, [sp, #16]
  417144:	ldr	d0, [x8, #192]
  417148:	add	x9, sp, #0x18
  41714c:	mov	x0, x9
  417150:	str	x9, [sp]
  417154:	bl	420290 <sqrt@plt+0x1e500>
  417158:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6948>
  41715c:	add	x0, x0, #0x6fa
  417160:	ldr	x1, [sp]
  417164:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  417168:	add	x8, x8, #0xc70
  41716c:	mov	x2, x8
  417170:	mov	x3, x8
  417174:	bl	420560 <sqrt@plt+0x1e7d0>
  417178:	b	417198 <sqrt@plt+0x15408>
  41717c:	ldur	x8, [x29, #-32]
  417180:	ldr	x9, [sp, #16]
  417184:	ldr	d0, [x9, #192]
  417188:	ldr	x10, [x8]
  41718c:	ldr	x10, [x10, #192]
  417190:	mov	x0, x8
  417194:	blr	x10
  417198:	ldur	x0, [x29, #-32]
  41719c:	ldp	x29, x30, [sp, #80]
  4171a0:	add	sp, sp, #0x60
  4171a4:	ret
  4171a8:	sub	sp, sp, #0x10
  4171ac:	mov	x8, xzr
  4171b0:	str	x0, [sp, #8]
  4171b4:	str	x1, [sp]
  4171b8:	ldr	x9, [sp, #8]
  4171bc:	str	x8, [x9]
  4171c0:	ldr	x8, [sp]
  4171c4:	str	x8, [x9, #8]
  4171c8:	add	sp, sp, #0x10
  4171cc:	ret
  4171d0:	sub	sp, sp, #0x20
  4171d4:	stp	x29, x30, [sp, #16]
  4171d8:	add	x29, sp, #0x10
  4171dc:	str	x0, [sp, #8]
  4171e0:	ldr	x8, [sp, #8]
  4171e4:	ldr	x0, [x8, #8]
  4171e8:	bl	401a30 <free@plt>
  4171ec:	ldp	x29, x30, [sp, #16]
  4171f0:	add	sp, sp, #0x20
  4171f4:	ret
  4171f8:	sub	sp, sp, #0x50
  4171fc:	stp	x29, x30, [sp, #64]
  417200:	add	x29, sp, #0x40
  417204:	adrp	x8, 410000 <sqrt@plt+0xe270>
  417208:	add	x8, x8, #0x334
  41720c:	mov	x9, xzr
  417210:	stur	x1, [x29, #-16]
  417214:	stur	x2, [x29, #-8]
  417218:	ldur	x10, [x29, #-16]
  41721c:	ldur	x11, [x29, #-8]
  417220:	stur	x0, [x29, #-24]
  417224:	str	x10, [sp, #24]
  417228:	str	x11, [sp, #32]
  41722c:	ldur	x10, [x29, #-24]
  417230:	mov	x0, x10
  417234:	str	x9, [sp, #16]
  417238:	str	x10, [sp, #8]
  41723c:	blr	x8
  417240:	ldr	x8, [sp, #24]
  417244:	ldr	x9, [sp, #32]
  417248:	ldr	x10, [sp, #8]
  41724c:	str	x8, [x10, #16]
  417250:	str	x9, [x10, #24]
  417254:	ldr	x8, [sp, #16]
  417258:	str	x8, [x10, #32]
  41725c:	str	x8, [x10, #40]
  417260:	str	wzr, [x10, #48]
  417264:	ldp	x29, x30, [sp, #64]
  417268:	add	sp, sp, #0x50
  41726c:	ret
  417270:	sub	sp, sp, #0x40
  417274:	stp	x29, x30, [sp, #48]
  417278:	add	x29, sp, #0x30
  41727c:	adrp	x8, 410000 <sqrt@plt+0xe270>
  417280:	add	x8, x8, #0x334
  417284:	mov	x9, xzr
  417288:	mov	w10, #0x1                   	// #1
  41728c:	stur	d0, [x29, #-16]
  417290:	stur	d1, [x29, #-8]
  417294:	str	x0, [sp, #24]
  417298:	ldr	x11, [sp, #24]
  41729c:	mov	x0, x11
  4172a0:	str	x9, [sp, #16]
  4172a4:	str	w10, [sp, #12]
  4172a8:	str	x11, [sp]
  4172ac:	blr	x8
  4172b0:	ldr	x8, [sp]
  4172b4:	str	xzr, [x8, #16]
  4172b8:	str	xzr, [x8, #24]
  4172bc:	ldr	x9, [sp, #16]
  4172c0:	str	x9, [x8, #32]
  4172c4:	str	x9, [x8, #40]
  4172c8:	ldr	w10, [sp, #12]
  4172cc:	str	w10, [x8, #48]
  4172d0:	ldur	x11, [x29, #-16]
  4172d4:	str	x11, [x8]
  4172d8:	ldur	x11, [x29, #-8]
  4172dc:	str	x11, [x8, #8]
  4172e0:	ldp	x29, x30, [sp, #48]
  4172e4:	add	sp, sp, #0x40
  4172e8:	ret
  4172ec:	sub	sp, sp, #0x80
  4172f0:	stp	x29, x30, [sp, #112]
  4172f4:	add	x29, sp, #0x70
  4172f8:	adrp	x8, 410000 <sqrt@plt+0xe270>
  4172fc:	add	x8, x8, #0x334
  417300:	mov	x9, xzr
  417304:	mov	x10, #0x10                  	// #16
  417308:	adrp	x11, 417000 <sqrt@plt+0x15270>
  41730c:	add	x11, x11, #0x1a8
  417310:	stur	x2, [x29, #-16]
  417314:	stur	x3, [x29, #-8]
  417318:	ldur	x12, [x29, #-16]
  41731c:	ldur	x13, [x29, #-8]
  417320:	stur	x0, [x29, #-24]
  417324:	stur	x1, [x29, #-32]
  417328:	stur	x12, [x29, #-48]
  41732c:	stur	x13, [x29, #-40]
  417330:	ldur	x12, [x29, #-24]
  417334:	mov	x0, x12
  417338:	str	x9, [sp, #40]
  41733c:	str	x10, [sp, #32]
  417340:	str	x11, [sp, #24]
  417344:	str	x12, [sp, #16]
  417348:	blr	x8
  41734c:	ldur	x8, [x29, #-48]
  417350:	ldur	x9, [x29, #-40]
  417354:	ldr	x10, [sp, #16]
  417358:	str	x8, [x10, #16]
  41735c:	str	x9, [x10, #24]
  417360:	ldr	x8, [sp, #40]
  417364:	str	x8, [x10, #40]
  417368:	str	wzr, [x10, #48]
  41736c:	ldr	x0, [sp, #32]
  417370:	bl	4225b4 <_Znwm@@Base>
  417374:	ldur	x1, [x29, #-32]
  417378:	str	x0, [sp, #8]
  41737c:	ldr	x8, [sp, #24]
  417380:	blr	x8
  417384:	b	417388 <sqrt@plt+0x155f8>
  417388:	ldr	x8, [sp, #8]
  41738c:	ldr	x9, [sp, #16]
  417390:	str	x8, [x9, #32]
  417394:	ldp	x29, x30, [sp, #112]
  417398:	add	sp, sp, #0x80
  41739c:	ret
  4173a0:	str	x0, [sp, #56]
  4173a4:	str	w1, [sp, #52]
  4173a8:	ldr	x0, [sp, #8]
  4173ac:	bl	42268c <_ZdlPv@@Base>
  4173b0:	ldr	x0, [sp, #56]
  4173b4:	bl	401d10 <_Unwind_Resume@plt>
  4173b8:	sub	sp, sp, #0x40
  4173bc:	stp	x29, x30, [sp, #48]
  4173c0:	add	x29, sp, #0x30
  4173c4:	stur	x0, [x29, #-8]
  4173c8:	ldur	x8, [x29, #-8]
  4173cc:	str	x8, [sp, #24]
  4173d0:	ldr	x8, [sp, #24]
  4173d4:	ldr	x9, [x8, #32]
  4173d8:	cbz	x9, 41741c <sqrt@plt+0x1568c>
  4173dc:	ldr	x8, [sp, #24]
  4173e0:	ldr	x9, [x8, #32]
  4173e4:	stur	x9, [x29, #-16]
  4173e8:	ldr	x9, [x8, #32]
  4173ec:	ldr	x9, [x9]
  4173f0:	str	x9, [x8, #32]
  4173f4:	ldur	x9, [x29, #-16]
  4173f8:	str	x9, [sp, #16]
  4173fc:	cbz	x9, 417418 <sqrt@plt+0x15688>
  417400:	ldr	x0, [sp, #16]
  417404:	adrp	x8, 417000 <sqrt@plt+0x15270>
  417408:	add	x8, x8, #0x1d0
  41740c:	blr	x8
  417410:	ldr	x0, [sp, #16]
  417414:	bl	42268c <_ZdlPv@@Base>
  417418:	b	4173d0 <sqrt@plt+0x15640>
  41741c:	ldr	x8, [sp, #24]
  417420:	ldr	x9, [x8, #40]
  417424:	str	x9, [sp, #8]
  417428:	cbz	x9, 417444 <sqrt@plt+0x156b4>
  41742c:	ldr	x0, [sp, #8]
  417430:	adrp	x8, 417000 <sqrt@plt+0x15270>
  417434:	add	x8, x8, #0x3b8
  417438:	blr	x8
  41743c:	ldr	x0, [sp, #8]
  417440:	bl	42268c <_ZdlPv@@Base>
  417444:	ldp	x29, x30, [sp, #48]
  417448:	add	sp, sp, #0x40
  41744c:	ret
  417450:	sub	sp, sp, #0x40
  417454:	stp	x29, x30, [sp, #48]
  417458:	add	x29, sp, #0x30
  41745c:	mov	w8, #0x7d4                 	// #2004
  417460:	adrp	x9, 429000 <_ZdlPvm@@Base+0x6948>
  417464:	add	x9, x9, #0x6df
  417468:	stur	x1, [x29, #-16]
  41746c:	stur	x2, [x29, #-8]
  417470:	ldur	x10, [x29, #-16]
  417474:	ldur	x11, [x29, #-8]
  417478:	str	x0, [sp, #24]
  41747c:	str	x10, [sp, #8]
  417480:	str	x11, [sp, #16]
  417484:	ldr	x10, [sp, #24]
  417488:	ldr	x11, [x10, #16]
  41748c:	ldr	x12, [x10, #24]
  417490:	cmp	x11, #0x0
  417494:	cset	w13, eq  // eq = none
  417498:	cmp	x11, #0x0
  41749c:	cset	w14, eq  // eq = none
  4174a0:	cmp	x12, #0x0
  4174a4:	cset	w15, eq  // eq = none
  4174a8:	tst	x12, #0x1
  4174ac:	cset	w16, eq  // eq = none
  4174b0:	and	w14, w14, w16
  4174b4:	orr	w14, w14, w15
  4174b8:	and	w13, w13, w14
  4174bc:	and	w0, w13, #0x1
  4174c0:	mov	w1, w8
  4174c4:	mov	x2, x9
  4174c8:	str	x10, [sp]
  4174cc:	bl	407f78 <sqrt@plt+0x61e8>
  4174d0:	ldr	x9, [sp, #8]
  4174d4:	ldr	x10, [sp, #16]
  4174d8:	ldr	x11, [sp]
  4174dc:	str	x9, [x11, #16]
  4174e0:	str	x10, [x11, #24]
  4174e4:	ldp	x29, x30, [sp, #48]
  4174e8:	add	sp, sp, #0x40
  4174ec:	ret
  4174f0:	sub	sp, sp, #0x40
  4174f4:	stp	x29, x30, [sp, #48]
  4174f8:	add	x29, sp, #0x30
  4174fc:	stur	x0, [x29, #-8]
  417500:	stur	x1, [x29, #-16]
  417504:	ldur	x8, [x29, #-8]
  417508:	add	x8, x8, #0x20
  41750c:	str	x8, [sp, #24]
  417510:	ldr	x8, [sp, #24]
  417514:	ldr	x8, [x8]
  417518:	cbz	x8, 41752c <sqrt@plt+0x1579c>
  41751c:	ldr	x8, [sp, #24]
  417520:	ldr	x8, [x8]
  417524:	str	x8, [sp, #24]
  417528:	b	417510 <sqrt@plt+0x15780>
  41752c:	mov	x0, #0x10                  	// #16
  417530:	bl	4225b4 <_Znwm@@Base>
  417534:	ldur	x1, [x29, #-16]
  417538:	str	x0, [sp]
  41753c:	adrp	x8, 417000 <sqrt@plt+0x15270>
  417540:	add	x8, x8, #0x1a8
  417544:	blr	x8
  417548:	b	41754c <sqrt@plt+0x157bc>
  41754c:	ldr	x8, [sp, #24]
  417550:	ldr	x9, [sp]
  417554:	str	x9, [x8]
  417558:	ldp	x29, x30, [sp, #48]
  41755c:	add	sp, sp, #0x40
  417560:	ret
  417564:	str	x0, [sp, #16]
  417568:	str	w1, [sp, #12]
  41756c:	ldr	x0, [sp]
  417570:	bl	42268c <_ZdlPv@@Base>
  417574:	ldr	x0, [sp, #16]
  417578:	bl	401d10 <_Unwind_Resume@plt>
  41757c:	sub	sp, sp, #0x10
  417580:	str	x0, [sp, #8]
  417584:	str	x1, [sp]
  417588:	ldr	x8, [sp, #8]
  41758c:	ldr	x9, [sp]
  417590:	str	x9, [x8, #40]
  417594:	add	sp, sp, #0x10
  417598:	ret
  41759c:	sub	sp, sp, #0x60
  4175a0:	stp	x29, x30, [sp, #80]
  4175a4:	add	x29, sp, #0x50
  4175a8:	adrp	x8, 410000 <sqrt@plt+0xe270>
  4175ac:	add	x8, x8, #0xa88
  4175b0:	add	x9, sp, #0x20
  4175b4:	stur	x0, [x29, #-8]
  4175b8:	mov	x0, x9
  4175bc:	blr	x8
  4175c0:	ldur	x8, [x29, #-8]
  4175c4:	str	x8, [sp, #24]
  4175c8:	ldr	x8, [sp, #24]
  4175cc:	cbz	x8, 4175f8 <sqrt@plt+0x15868>
  4175d0:	ldr	x8, [sp, #24]
  4175d4:	ldr	x9, [x8]
  4175d8:	ldr	x9, [x9, #160]
  4175dc:	mov	x0, x8
  4175e0:	add	x1, sp, #0x20
  4175e4:	blr	x9
  4175e8:	ldr	x8, [sp, #24]
  4175ec:	ldr	x8, [x8, #16]
  4175f0:	str	x8, [sp, #24]
  4175f4:	b	4175c8 <sqrt@plt+0x15838>
  4175f8:	adrp	x0, 427000 <_ZdlPvm@@Base+0x4948>
  4175fc:	add	x0, x0, #0x314
  417600:	add	x1, sp, #0x10
  417604:	bl	407724 <sqrt@plt+0x5994>
  417608:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  41760c:	add	x8, x8, #0xb8
  417610:	ldr	x9, [x8]
  417614:	ldr	d0, [sp, #16]
  417618:	add	x10, sp, #0x20
  41761c:	add	x1, x10, #0x8
  417620:	add	x2, x10, #0x18
  417624:	ldr	x10, [x9]
  417628:	ldr	x10, [x10, #16]
  41762c:	mov	x0, x9
  417630:	str	x8, [sp, #8]
  417634:	blr	x10
  417638:	ldur	x0, [x29, #-8]
  41763c:	bl	412fe0 <sqrt@plt+0x11250>
  417640:	ldr	x8, [sp, #8]
  417644:	ldr	x9, [x8]
  417648:	ldr	x10, [x9]
  41764c:	ldr	x10, [x10, #24]
  417650:	mov	x0, x9
  417654:	blr	x10
  417658:	ldp	x29, x30, [sp, #80]
  41765c:	add	sp, sp, #0x60
  417660:	ret
  417664:	sub	sp, sp, #0x20
  417668:	str	d0, [sp, #24]
  41766c:	str	d1, [sp, #16]
  417670:	ldr	d0, [sp, #24]
  417674:	ldr	d1, [sp, #16]
  417678:	fcmp	d0, d1
  41767c:	cset	w8, gt
  417680:	tbnz	w8, #0, 417688 <sqrt@plt+0x158f8>
  417684:	b	417694 <sqrt@plt+0x15904>
  417688:	ldr	x8, [sp, #24]
  41768c:	str	x8, [sp, #8]
  417690:	b	41769c <sqrt@plt+0x1590c>
  417694:	ldr	x8, [sp, #16]
  417698:	str	x8, [sp, #8]
  41769c:	ldr	x8, [sp, #8]
  4176a0:	fmov	d0, x8
  4176a4:	add	sp, sp, #0x20
  4176a8:	ret
  4176ac:	sub	sp, sp, #0x20
  4176b0:	str	x0, [sp, #24]
  4176b4:	str	x1, [sp, #16]
  4176b8:	str	w2, [sp, #12]
  4176bc:	add	sp, sp, #0x20
  4176c0:	ret
  4176c4:	sub	sp, sp, #0x10
  4176c8:	mov	w8, wzr
  4176cc:	str	x0, [sp, #8]
  4176d0:	mov	w0, w8
  4176d4:	add	sp, sp, #0x10
  4176d8:	ret
  4176dc:	sub	sp, sp, #0x20
  4176e0:	stp	x29, x30, [sp, #16]
  4176e4:	add	x29, sp, #0x10
  4176e8:	str	x0, [sp, #8]
  4176ec:	ldr	x0, [sp, #8]
  4176f0:	bl	410a20 <sqrt@plt+0xec90>
  4176f4:	ldp	x29, x30, [sp, #16]
  4176f8:	add	sp, sp, #0x20
  4176fc:	ret
  417700:	sub	sp, sp, #0x20
  417704:	stp	x29, x30, [sp, #16]
  417708:	add	x29, sp, #0x10
  41770c:	str	x0, [sp, #8]
  417710:	ldr	x8, [sp, #8]
  417714:	mov	x0, x8
  417718:	str	x8, [sp]
  41771c:	bl	4176dc <sqrt@plt+0x1594c>
  417720:	ldr	x0, [sp]
  417724:	bl	42268c <_ZdlPv@@Base>
  417728:	ldp	x29, x30, [sp, #16]
  41772c:	add	sp, sp, #0x20
  417730:	ret
  417734:	sub	sp, sp, #0x20
  417738:	stp	x29, x30, [sp, #16]
  41773c:	add	x29, sp, #0x10
  417740:	str	x0, [sp, #8]
  417744:	ldr	x0, [sp, #8]
  417748:	bl	411cbc <sqrt@plt+0xff2c>
  41774c:	ldp	x29, x30, [sp, #16]
  417750:	add	sp, sp, #0x20
  417754:	ret
  417758:	sub	sp, sp, #0x10
  41775c:	str	x0, [sp, #8]
  417760:	brk	#0x1
  417764:	sub	sp, sp, #0x20
  417768:	str	x0, [sp, #8]
  41776c:	ldr	x8, [sp, #8]
  417770:	ldur	q0, [x8, #88]
  417774:	str	q0, [sp, #16]
  417778:	ldr	d0, [sp, #16]
  41777c:	ldr	d1, [sp, #24]
  417780:	add	sp, sp, #0x20
  417784:	ret
  417788:	sub	sp, sp, #0x10
  41778c:	str	x0, [sp, #8]
  417790:	ldr	x8, [sp, #8]
  417794:	ldr	d0, [x8, #104]
  417798:	add	sp, sp, #0x10
  41779c:	ret
  4177a0:	sub	sp, sp, #0x10
  4177a4:	str	x0, [sp, #8]
  4177a8:	ldr	x8, [sp, #8]
  4177ac:	ldr	d0, [x8, #112]
  4177b0:	add	sp, sp, #0x10
  4177b4:	ret
  4177b8:	sub	sp, sp, #0x30
  4177bc:	stp	x29, x30, [sp, #32]
  4177c0:	add	x29, sp, #0x20
  4177c4:	fmov	d0, #2.000000000000000000e+00
  4177c8:	adrp	x8, 410000 <sqrt@plt+0xe270>
  4177cc:	add	x8, x8, #0x354
  4177d0:	add	x9, sp, #0x10
  4177d4:	str	x0, [sp, #8]
  4177d8:	ldr	x10, [sp, #8]
  4177dc:	ldr	d1, [x10, #88]
  4177e0:	ldr	d2, [x10, #96]
  4177e4:	ldr	d3, [x10, #112]
  4177e8:	fdiv	d0, d3, d0
  4177ec:	fadd	d0, d2, d0
  4177f0:	mov	x0, x9
  4177f4:	str	d0, [sp]
  4177f8:	mov	v0.16b, v1.16b
  4177fc:	ldr	d1, [sp]
  417800:	blr	x8
  417804:	ldr	d0, [sp, #16]
  417808:	ldr	d1, [sp, #24]
  41780c:	ldp	x29, x30, [sp, #32]
  417810:	add	sp, sp, #0x30
  417814:	ret
  417818:	sub	sp, sp, #0x30
  41781c:	stp	x29, x30, [sp, #32]
  417820:	add	x29, sp, #0x20
  417824:	fmov	d0, #2.000000000000000000e+00
  417828:	adrp	x8, 410000 <sqrt@plt+0xe270>
  41782c:	add	x8, x8, #0x354
  417830:	add	x9, sp, #0x10
  417834:	str	x0, [sp, #8]
  417838:	ldr	x10, [sp, #8]
  41783c:	ldr	d1, [x10, #88]
  417840:	ldr	d2, [x10, #96]
  417844:	ldr	d3, [x10, #112]
  417848:	fdiv	d0, d3, d0
  41784c:	fsub	d0, d2, d0
  417850:	mov	x0, x9
  417854:	str	d0, [sp]
  417858:	mov	v0.16b, v1.16b
  41785c:	ldr	d1, [sp]
  417860:	blr	x8
  417864:	ldr	d0, [sp, #16]
  417868:	ldr	d1, [sp, #24]
  41786c:	ldp	x29, x30, [sp, #32]
  417870:	add	sp, sp, #0x30
  417874:	ret
  417878:	sub	sp, sp, #0x30
  41787c:	stp	x29, x30, [sp, #32]
  417880:	add	x29, sp, #0x20
  417884:	fmov	d0, #2.000000000000000000e+00
  417888:	adrp	x8, 410000 <sqrt@plt+0xe270>
  41788c:	add	x8, x8, #0x354
  417890:	add	x9, sp, #0x10
  417894:	str	x0, [sp, #8]
  417898:	ldr	x10, [sp, #8]
  41789c:	ldr	d1, [x10, #88]
  4178a0:	ldr	d2, [x10, #104]
  4178a4:	fdiv	d0, d2, d0
  4178a8:	fadd	d0, d1, d0
  4178ac:	ldr	d1, [x10, #96]
  4178b0:	mov	x0, x9
  4178b4:	blr	x8
  4178b8:	ldr	d0, [sp, #16]
  4178bc:	ldr	d1, [sp, #24]
  4178c0:	ldp	x29, x30, [sp, #32]
  4178c4:	add	sp, sp, #0x30
  4178c8:	ret
  4178cc:	sub	sp, sp, #0x30
  4178d0:	stp	x29, x30, [sp, #32]
  4178d4:	add	x29, sp, #0x20
  4178d8:	fmov	d0, #2.000000000000000000e+00
  4178dc:	adrp	x8, 410000 <sqrt@plt+0xe270>
  4178e0:	add	x8, x8, #0x354
  4178e4:	add	x9, sp, #0x10
  4178e8:	str	x0, [sp, #8]
  4178ec:	ldr	x10, [sp, #8]
  4178f0:	ldr	d1, [x10, #88]
  4178f4:	ldr	d2, [x10, #104]
  4178f8:	fdiv	d0, d2, d0
  4178fc:	fsub	d0, d1, d0
  417900:	ldr	d1, [x10, #96]
  417904:	mov	x0, x9
  417908:	blr	x8
  41790c:	ldr	d0, [sp, #16]
  417910:	ldr	d1, [sp, #24]
  417914:	ldp	x29, x30, [sp, #32]
  417918:	add	sp, sp, #0x30
  41791c:	ret
  417920:	sub	sp, sp, #0x30
  417924:	stp	x29, x30, [sp, #32]
  417928:	add	x29, sp, #0x20
  41792c:	fmov	d0, #2.000000000000000000e+00
  417930:	adrp	x8, 410000 <sqrt@plt+0xe270>
  417934:	add	x8, x8, #0x354
  417938:	add	x9, sp, #0x10
  41793c:	str	x0, [sp, #8]
  417940:	ldr	x10, [sp, #8]
  417944:	ldr	d1, [x10, #88]
  417948:	ldr	d2, [x10, #104]
  41794c:	fdiv	d2, d2, d0
  417950:	fadd	d1, d1, d2
  417954:	ldr	d2, [x10, #96]
  417958:	ldr	d3, [x10, #112]
  41795c:	fdiv	d0, d3, d0
  417960:	fadd	d0, d2, d0
  417964:	mov	x0, x9
  417968:	str	d0, [sp]
  41796c:	mov	v0.16b, v1.16b
  417970:	ldr	d1, [sp]
  417974:	blr	x8
  417978:	ldr	d0, [sp, #16]
  41797c:	ldr	d1, [sp, #24]
  417980:	ldp	x29, x30, [sp, #32]
  417984:	add	sp, sp, #0x30
  417988:	ret
  41798c:	sub	sp, sp, #0x30
  417990:	stp	x29, x30, [sp, #32]
  417994:	add	x29, sp, #0x20
  417998:	fmov	d0, #2.000000000000000000e+00
  41799c:	adrp	x8, 410000 <sqrt@plt+0xe270>
  4179a0:	add	x8, x8, #0x354
  4179a4:	add	x9, sp, #0x10
  4179a8:	str	x0, [sp, #8]
  4179ac:	ldr	x10, [sp, #8]
  4179b0:	ldr	d1, [x10, #88]
  4179b4:	ldr	d2, [x10, #104]
  4179b8:	fdiv	d2, d2, d0
  4179bc:	fsub	d1, d1, d2
  4179c0:	ldr	d2, [x10, #96]
  4179c4:	ldr	d3, [x10, #112]
  4179c8:	fdiv	d0, d3, d0
  4179cc:	fadd	d0, d2, d0
  4179d0:	mov	x0, x9
  4179d4:	str	d0, [sp]
  4179d8:	mov	v0.16b, v1.16b
  4179dc:	ldr	d1, [sp]
  4179e0:	blr	x8
  4179e4:	ldr	d0, [sp, #16]
  4179e8:	ldr	d1, [sp, #24]
  4179ec:	ldp	x29, x30, [sp, #32]
  4179f0:	add	sp, sp, #0x30
  4179f4:	ret
  4179f8:	sub	sp, sp, #0x30
  4179fc:	stp	x29, x30, [sp, #32]
  417a00:	add	x29, sp, #0x20
  417a04:	fmov	d0, #2.000000000000000000e+00
  417a08:	adrp	x8, 410000 <sqrt@plt+0xe270>
  417a0c:	add	x8, x8, #0x354
  417a10:	add	x9, sp, #0x10
  417a14:	str	x0, [sp, #8]
  417a18:	ldr	x10, [sp, #8]
  417a1c:	ldr	d1, [x10, #88]
  417a20:	ldr	d2, [x10, #104]
  417a24:	fdiv	d2, d2, d0
  417a28:	fadd	d1, d1, d2
  417a2c:	ldr	d2, [x10, #96]
  417a30:	ldr	d3, [x10, #112]
  417a34:	fdiv	d0, d3, d0
  417a38:	fsub	d0, d2, d0
  417a3c:	mov	x0, x9
  417a40:	str	d0, [sp]
  417a44:	mov	v0.16b, v1.16b
  417a48:	ldr	d1, [sp]
  417a4c:	blr	x8
  417a50:	ldr	d0, [sp, #16]
  417a54:	ldr	d1, [sp, #24]
  417a58:	ldp	x29, x30, [sp, #32]
  417a5c:	add	sp, sp, #0x30
  417a60:	ret
  417a64:	sub	sp, sp, #0x30
  417a68:	stp	x29, x30, [sp, #32]
  417a6c:	add	x29, sp, #0x20
  417a70:	fmov	d0, #2.000000000000000000e+00
  417a74:	adrp	x8, 410000 <sqrt@plt+0xe270>
  417a78:	add	x8, x8, #0x354
  417a7c:	add	x9, sp, #0x10
  417a80:	str	x0, [sp, #8]
  417a84:	ldr	x10, [sp, #8]
  417a88:	ldr	d1, [x10, #88]
  417a8c:	ldr	d2, [x10, #104]
  417a90:	fdiv	d2, d2, d0
  417a94:	fsub	d1, d1, d2
  417a98:	ldr	d2, [x10, #96]
  417a9c:	ldr	d3, [x10, #112]
  417aa0:	fdiv	d0, d3, d0
  417aa4:	fsub	d0, d2, d0
  417aa8:	mov	x0, x9
  417aac:	str	d0, [sp]
  417ab0:	mov	v0.16b, v1.16b
  417ab4:	ldr	d1, [sp]
  417ab8:	blr	x8
  417abc:	ldr	d0, [sp, #16]
  417ac0:	ldr	d1, [sp, #24]
  417ac4:	ldp	x29, x30, [sp, #32]
  417ac8:	add	sp, sp, #0x30
  417acc:	ret
  417ad0:	sub	sp, sp, #0x20
  417ad4:	str	x0, [sp, #8]
  417ad8:	ldr	x8, [sp, #8]
  417adc:	ldur	q0, [x8, #88]
  417ae0:	str	q0, [sp, #16]
  417ae4:	ldr	d0, [sp, #16]
  417ae8:	ldr	d1, [sp, #24]
  417aec:	add	sp, sp, #0x20
  417af0:	ret
  417af4:	sub	sp, sp, #0x20
  417af8:	stp	x29, x30, [sp, #16]
  417afc:	add	x29, sp, #0x10
  417b00:	str	x0, [sp, #8]
  417b04:	ldr	x0, [sp, #8]
  417b08:	bl	417734 <sqrt@plt+0x159a4>
  417b0c:	ldp	x29, x30, [sp, #16]
  417b10:	add	sp, sp, #0x20
  417b14:	ret
  417b18:	sub	sp, sp, #0x10
  417b1c:	str	x0, [sp, #8]
  417b20:	brk	#0x1
  417b24:	sub	sp, sp, #0x20
  417b28:	stp	x29, x30, [sp, #16]
  417b2c:	add	x29, sp, #0x10
  417b30:	str	x0, [sp, #8]
  417b34:	ldr	x0, [sp, #8]
  417b38:	bl	417af4 <sqrt@plt+0x15d64>
  417b3c:	ldp	x29, x30, [sp, #16]
  417b40:	add	sp, sp, #0x20
  417b44:	ret
  417b48:	sub	sp, sp, #0x20
  417b4c:	stp	x29, x30, [sp, #16]
  417b50:	add	x29, sp, #0x10
  417b54:	str	x0, [sp, #8]
  417b58:	ldr	x8, [sp, #8]
  417b5c:	mov	x0, x8
  417b60:	str	x8, [sp]
  417b64:	bl	417b24 <sqrt@plt+0x15d94>
  417b68:	ldr	x0, [sp]
  417b6c:	bl	42268c <_ZdlPv@@Base>
  417b70:	ldp	x29, x30, [sp, #16]
  417b74:	add	sp, sp, #0x20
  417b78:	ret
  417b7c:	sub	sp, sp, #0x10
  417b80:	mov	w8, #0x1                   	// #1
  417b84:	str	x0, [sp, #8]
  417b88:	mov	w0, w8
  417b8c:	add	sp, sp, #0x10
  417b90:	ret
  417b94:	sub	sp, sp, #0x20
  417b98:	stp	x29, x30, [sp, #16]
  417b9c:	add	x29, sp, #0x10
  417ba0:	str	x0, [sp, #8]
  417ba4:	ldr	x0, [sp, #8]
  417ba8:	bl	417af4 <sqrt@plt+0x15d64>
  417bac:	ldp	x29, x30, [sp, #16]
  417bb0:	add	sp, sp, #0x20
  417bb4:	ret
  417bb8:	sub	sp, sp, #0x20
  417bbc:	stp	x29, x30, [sp, #16]
  417bc0:	add	x29, sp, #0x10
  417bc4:	str	x0, [sp, #8]
  417bc8:	ldr	x8, [sp, #8]
  417bcc:	mov	x0, x8
  417bd0:	str	x8, [sp]
  417bd4:	bl	417b94 <sqrt@plt+0x15e04>
  417bd8:	ldr	x0, [sp]
  417bdc:	bl	42268c <_ZdlPv@@Base>
  417be0:	ldp	x29, x30, [sp, #16]
  417be4:	add	sp, sp, #0x20
  417be8:	ret
  417bec:	sub	sp, sp, #0x10
  417bf0:	fmov	d0, #2.000000000000000000e+00
  417bf4:	str	x0, [sp, #8]
  417bf8:	ldr	x8, [sp, #8]
  417bfc:	ldr	d1, [x8, #104]
  417c00:	fdiv	d0, d1, d0
  417c04:	add	sp, sp, #0x10
  417c08:	ret
  417c0c:	sub	sp, sp, #0x30
  417c10:	stp	x29, x30, [sp, #32]
  417c14:	add	x29, sp, #0x20
  417c18:	mov	x8, #0x3bcd                	// #15309
  417c1c:	movk	x8, #0x667f, lsl #16
  417c20:	movk	x8, #0xa09e, lsl #32
  417c24:	movk	x8, #0x4006, lsl #48
  417c28:	fmov	d0, x8
  417c2c:	adrp	x8, 410000 <sqrt@plt+0xe270>
  417c30:	add	x8, x8, #0x354
  417c34:	add	x9, sp, #0x10
  417c38:	str	x0, [sp, #8]
  417c3c:	ldr	x10, [sp, #8]
  417c40:	ldr	d1, [x10, #88]
  417c44:	ldr	d2, [x10, #104]
  417c48:	fdiv	d2, d2, d0
  417c4c:	fadd	d1, d1, d2
  417c50:	ldr	d2, [x10, #96]
  417c54:	ldr	d3, [x10, #112]
  417c58:	fdiv	d0, d3, d0
  417c5c:	fadd	d0, d2, d0
  417c60:	mov	x0, x9
  417c64:	str	d0, [sp]
  417c68:	mov	v0.16b, v1.16b
  417c6c:	ldr	d1, [sp]
  417c70:	blr	x8
  417c74:	ldr	d0, [sp, #16]
  417c78:	ldr	d1, [sp, #24]
  417c7c:	ldp	x29, x30, [sp, #32]
  417c80:	add	sp, sp, #0x30
  417c84:	ret
  417c88:	sub	sp, sp, #0x30
  417c8c:	stp	x29, x30, [sp, #32]
  417c90:	add	x29, sp, #0x20
  417c94:	mov	x8, #0x3bcd                	// #15309
  417c98:	movk	x8, #0x667f, lsl #16
  417c9c:	movk	x8, #0xa09e, lsl #32
  417ca0:	movk	x8, #0x4006, lsl #48
  417ca4:	fmov	d0, x8
  417ca8:	adrp	x8, 410000 <sqrt@plt+0xe270>
  417cac:	add	x8, x8, #0x354
  417cb0:	add	x9, sp, #0x10
  417cb4:	str	x0, [sp, #8]
  417cb8:	ldr	x10, [sp, #8]
  417cbc:	ldr	d1, [x10, #88]
  417cc0:	ldr	d2, [x10, #104]
  417cc4:	fdiv	d2, d2, d0
  417cc8:	fsub	d1, d1, d2
  417ccc:	ldr	d2, [x10, #96]
  417cd0:	ldr	d3, [x10, #112]
  417cd4:	fdiv	d0, d3, d0
  417cd8:	fadd	d0, d2, d0
  417cdc:	mov	x0, x9
  417ce0:	str	d0, [sp]
  417ce4:	mov	v0.16b, v1.16b
  417ce8:	ldr	d1, [sp]
  417cec:	blr	x8
  417cf0:	ldr	d0, [sp, #16]
  417cf4:	ldr	d1, [sp, #24]
  417cf8:	ldp	x29, x30, [sp, #32]
  417cfc:	add	sp, sp, #0x30
  417d00:	ret
  417d04:	sub	sp, sp, #0x30
  417d08:	stp	x29, x30, [sp, #32]
  417d0c:	add	x29, sp, #0x20
  417d10:	mov	x8, #0x3bcd                	// #15309
  417d14:	movk	x8, #0x667f, lsl #16
  417d18:	movk	x8, #0xa09e, lsl #32
  417d1c:	movk	x8, #0x4006, lsl #48
  417d20:	fmov	d0, x8
  417d24:	adrp	x8, 410000 <sqrt@plt+0xe270>
  417d28:	add	x8, x8, #0x354
  417d2c:	add	x9, sp, #0x10
  417d30:	str	x0, [sp, #8]
  417d34:	ldr	x10, [sp, #8]
  417d38:	ldr	d1, [x10, #88]
  417d3c:	ldr	d2, [x10, #104]
  417d40:	fdiv	d2, d2, d0
  417d44:	fadd	d1, d1, d2
  417d48:	ldr	d2, [x10, #96]
  417d4c:	ldr	d3, [x10, #112]
  417d50:	fdiv	d0, d3, d0
  417d54:	fsub	d0, d2, d0
  417d58:	mov	x0, x9
  417d5c:	str	d0, [sp]
  417d60:	mov	v0.16b, v1.16b
  417d64:	ldr	d1, [sp]
  417d68:	blr	x8
  417d6c:	ldr	d0, [sp, #16]
  417d70:	ldr	d1, [sp, #24]
  417d74:	ldp	x29, x30, [sp, #32]
  417d78:	add	sp, sp, #0x30
  417d7c:	ret
  417d80:	sub	sp, sp, #0x30
  417d84:	stp	x29, x30, [sp, #32]
  417d88:	add	x29, sp, #0x20
  417d8c:	mov	x8, #0x3bcd                	// #15309
  417d90:	movk	x8, #0x667f, lsl #16
  417d94:	movk	x8, #0xa09e, lsl #32
  417d98:	movk	x8, #0x4006, lsl #48
  417d9c:	fmov	d0, x8
  417da0:	adrp	x8, 410000 <sqrt@plt+0xe270>
  417da4:	add	x8, x8, #0x354
  417da8:	add	x9, sp, #0x10
  417dac:	str	x0, [sp, #8]
  417db0:	ldr	x10, [sp, #8]
  417db4:	ldr	d1, [x10, #88]
  417db8:	ldr	d2, [x10, #104]
  417dbc:	fdiv	d2, d2, d0
  417dc0:	fsub	d1, d1, d2
  417dc4:	ldr	d2, [x10, #96]
  417dc8:	ldr	d3, [x10, #112]
  417dcc:	fdiv	d0, d3, d0
  417dd0:	fsub	d0, d2, d0
  417dd4:	mov	x0, x9
  417dd8:	str	d0, [sp]
  417ddc:	mov	v0.16b, v1.16b
  417de0:	ldr	d1, [sp]
  417de4:	blr	x8
  417de8:	ldr	d0, [sp, #16]
  417dec:	ldr	d1, [sp, #24]
  417df0:	ldp	x29, x30, [sp, #32]
  417df4:	add	sp, sp, #0x30
  417df8:	ret
  417dfc:	sub	sp, sp, #0x10
  417e00:	mov	w8, #0x3                   	// #3
  417e04:	str	x0, [sp, #8]
  417e08:	mov	w0, w8
  417e0c:	add	sp, sp, #0x10
  417e10:	ret
  417e14:	sub	sp, sp, #0x20
  417e18:	stp	x29, x30, [sp, #16]
  417e1c:	add	x29, sp, #0x10
  417e20:	str	x0, [sp, #8]
  417e24:	ldr	x0, [sp, #8]
  417e28:	bl	417b94 <sqrt@plt+0x15e04>
  417e2c:	ldp	x29, x30, [sp, #16]
  417e30:	add	sp, sp, #0x20
  417e34:	ret
  417e38:	sub	sp, sp, #0x20
  417e3c:	stp	x29, x30, [sp, #16]
  417e40:	add	x29, sp, #0x10
  417e44:	str	x0, [sp, #8]
  417e48:	ldr	x8, [sp, #8]
  417e4c:	mov	x0, x8
  417e50:	str	x8, [sp]
  417e54:	bl	417e14 <sqrt@plt+0x16084>
  417e58:	ldr	x0, [sp]
  417e5c:	bl	42268c <_ZdlPv@@Base>
  417e60:	ldp	x29, x30, [sp, #16]
  417e64:	add	sp, sp, #0x20
  417e68:	ret
  417e6c:	sub	sp, sp, #0x10
  417e70:	mov	w8, #0x2                   	// #2
  417e74:	str	x0, [sp, #8]
  417e78:	mov	w0, w8
  417e7c:	add	sp, sp, #0x10
  417e80:	ret
  417e84:	sub	sp, sp, #0x20
  417e88:	stp	x29, x30, [sp, #16]
  417e8c:	add	x29, sp, #0x10
  417e90:	str	x0, [sp, #8]
  417e94:	ldr	x0, [sp, #8]
  417e98:	bl	411cbc <sqrt@plt+0xff2c>
  417e9c:	ldp	x29, x30, [sp, #16]
  417ea0:	add	sp, sp, #0x20
  417ea4:	ret
  417ea8:	sub	sp, sp, #0x20
  417eac:	stp	x29, x30, [sp, #16]
  417eb0:	add	x29, sp, #0x10
  417eb4:	str	x0, [sp, #8]
  417eb8:	ldr	x8, [sp, #8]
  417ebc:	mov	x0, x8
  417ec0:	str	x8, [sp]
  417ec4:	bl	417e84 <sqrt@plt+0x160f4>
  417ec8:	ldr	x0, [sp]
  417ecc:	bl	42268c <_ZdlPv@@Base>
  417ed0:	ldp	x29, x30, [sp, #16]
  417ed4:	add	sp, sp, #0x20
  417ed8:	ret
  417edc:	sub	sp, sp, #0x20
  417ee0:	str	x0, [sp, #8]
  417ee4:	ldr	x8, [sp, #8]
  417ee8:	ldur	q0, [x8, #104]
  417eec:	str	q0, [sp, #16]
  417ef0:	ldr	d0, [sp, #16]
  417ef4:	ldr	d1, [sp, #24]
  417ef8:	add	sp, sp, #0x20
  417efc:	ret
  417f00:	sub	sp, sp, #0x10
  417f04:	mov	w8, #0x8                   	// #8
  417f08:	str	x0, [sp, #8]
  417f0c:	mov	w0, w8
  417f10:	add	sp, sp, #0x10
  417f14:	ret
  417f18:	sub	sp, sp, #0x20
  417f1c:	stp	x29, x30, [sp, #16]
  417f20:	add	x29, sp, #0x10
  417f24:	str	x0, [sp, #8]
  417f28:	ldr	x0, [sp, #8]
  417f2c:	bl	411cbc <sqrt@plt+0xff2c>
  417f30:	ldp	x29, x30, [sp, #16]
  417f34:	add	sp, sp, #0x20
  417f38:	ret
  417f3c:	sub	sp, sp, #0x10
  417f40:	str	x0, [sp, #8]
  417f44:	brk	#0x1
  417f48:	sub	sp, sp, #0x20
  417f4c:	str	x0, [sp, #8]
  417f50:	ldr	x8, [sp, #8]
  417f54:	ldur	q0, [x8, #120]
  417f58:	str	q0, [sp, #16]
  417f5c:	ldr	d0, [sp, #16]
  417f60:	ldr	d1, [sp, #24]
  417f64:	add	sp, sp, #0x20
  417f68:	ret
  417f6c:	sub	sp, sp, #0x20
  417f70:	str	x0, [sp, #8]
  417f74:	ldr	x8, [sp, #8]
  417f78:	ldur	q0, [x8, #136]
  417f7c:	str	q0, [sp, #16]
  417f80:	ldr	d0, [sp, #16]
  417f84:	ldr	d1, [sp, #24]
  417f88:	add	sp, sp, #0x20
  417f8c:	ret
  417f90:	sub	sp, sp, #0x20
  417f94:	str	x0, [sp, #8]
  417f98:	ldr	x8, [sp, #8]
  417f9c:	ldur	q0, [x8, #120]
  417fa0:	str	q0, [sp, #16]
  417fa4:	ldr	d0, [sp, #16]
  417fa8:	ldr	d1, [sp, #24]
  417fac:	add	sp, sp, #0x20
  417fb0:	ret
  417fb4:	sub	sp, sp, #0x30
  417fb8:	str	x0, [sp, #24]
  417fbc:	ldr	x8, [sp, #24]
  417fc0:	ldr	d0, [x8, #144]
  417fc4:	ldr	d1, [x8, #128]
  417fc8:	fsub	d0, d0, d1
  417fcc:	fcmp	d0, #0.0
  417fd0:	cset	w9, gt
  417fd4:	str	x8, [sp, #16]
  417fd8:	tbnz	w9, #0, 417fe0 <sqrt@plt+0x16250>
  417fdc:	b	417ff0 <sqrt@plt+0x16260>
  417fe0:	ldr	x8, [sp, #16]
  417fe4:	add	x9, x8, #0x88
  417fe8:	str	x9, [sp, #8]
  417fec:	b	417ffc <sqrt@plt+0x1626c>
  417ff0:	ldr	x8, [sp, #16]
  417ff4:	add	x9, x8, #0x78
  417ff8:	str	x9, [sp, #8]
  417ffc:	ldr	x8, [sp, #8]
  418000:	ldr	q0, [x8]
  418004:	str	q0, [sp, #32]
  418008:	ldr	d0, [sp, #32]
  41800c:	ldr	d1, [sp, #40]
  418010:	add	sp, sp, #0x30
  418014:	ret
  418018:	sub	sp, sp, #0x30
  41801c:	str	x0, [sp, #24]
  418020:	ldr	x8, [sp, #24]
  418024:	ldr	d0, [x8, #144]
  418028:	ldr	d1, [x8, #128]
  41802c:	fsub	d0, d0, d1
  418030:	fcmp	d0, #0.0
  418034:	cset	w9, mi  // mi = first
  418038:	str	x8, [sp, #16]
  41803c:	tbnz	w9, #0, 418044 <sqrt@plt+0x162b4>
  418040:	b	418054 <sqrt@plt+0x162c4>
  418044:	ldr	x8, [sp, #16]
  418048:	add	x9, x8, #0x88
  41804c:	str	x9, [sp, #8]
  418050:	b	418060 <sqrt@plt+0x162d0>
  418054:	ldr	x8, [sp, #16]
  418058:	add	x9, x8, #0x78
  41805c:	str	x9, [sp, #8]
  418060:	ldr	x8, [sp, #8]
  418064:	ldr	q0, [x8]
  418068:	str	q0, [sp, #32]
  41806c:	ldr	d0, [sp, #32]
  418070:	ldr	d1, [sp, #40]
  418074:	add	sp, sp, #0x30
  418078:	ret
  41807c:	sub	sp, sp, #0x30
  418080:	str	x0, [sp, #24]
  418084:	ldr	x8, [sp, #24]
  418088:	ldr	d0, [x8, #136]
  41808c:	ldr	d1, [x8, #120]
  418090:	fsub	d0, d0, d1
  418094:	fcmp	d0, #0.0
  418098:	cset	w9, gt
  41809c:	str	x8, [sp, #16]
  4180a0:	tbnz	w9, #0, 4180a8 <sqrt@plt+0x16318>
  4180a4:	b	4180b8 <sqrt@plt+0x16328>
  4180a8:	ldr	x8, [sp, #16]
  4180ac:	add	x9, x8, #0x88
  4180b0:	str	x9, [sp, #8]
  4180b4:	b	4180c4 <sqrt@plt+0x16334>
  4180b8:	ldr	x8, [sp, #16]
  4180bc:	add	x9, x8, #0x78
  4180c0:	str	x9, [sp, #8]
  4180c4:	ldr	x8, [sp, #8]
  4180c8:	ldr	q0, [x8]
  4180cc:	str	q0, [sp, #32]
  4180d0:	ldr	d0, [sp, #32]
  4180d4:	ldr	d1, [sp, #40]
  4180d8:	add	sp, sp, #0x30
  4180dc:	ret
  4180e0:	sub	sp, sp, #0x30
  4180e4:	str	x0, [sp, #24]
  4180e8:	ldr	x8, [sp, #24]
  4180ec:	ldr	d0, [x8, #136]
  4180f0:	ldr	d1, [x8, #120]
  4180f4:	fsub	d0, d0, d1
  4180f8:	fcmp	d0, #0.0
  4180fc:	cset	w9, mi  // mi = first
  418100:	str	x8, [sp, #16]
  418104:	tbnz	w9, #0, 41810c <sqrt@plt+0x1637c>
  418108:	b	41811c <sqrt@plt+0x1638c>
  41810c:	ldr	x8, [sp, #16]
  418110:	add	x9, x8, #0x88
  418114:	str	x9, [sp, #8]
  418118:	b	418128 <sqrt@plt+0x16398>
  41811c:	ldr	x8, [sp, #16]
  418120:	add	x9, x8, #0x78
  418124:	str	x9, [sp, #8]
  418128:	ldr	x8, [sp, #8]
  41812c:	ldr	q0, [x8]
  418130:	str	q0, [sp, #32]
  418134:	ldr	d0, [sp, #32]
  418138:	ldr	d1, [sp, #40]
  41813c:	add	sp, sp, #0x30
  418140:	ret
  418144:	sub	sp, sp, #0x50
  418148:	stp	x29, x30, [sp, #64]
  41814c:	add	x29, sp, #0x40
  418150:	fmov	d0, #2.000000000000000000e+00
  418154:	add	x8, sp, #0x18
  418158:	stur	x0, [x29, #-24]
  41815c:	ldur	x9, [x29, #-24]
  418160:	add	x0, x9, #0x78
  418164:	add	x1, x9, #0x88
  418168:	str	d0, [sp, #16]
  41816c:	str	x8, [sp, #8]
  418170:	bl	41058c <sqrt@plt+0xe7fc>
  418174:	str	d0, [sp, #24]
  418178:	str	d1, [sp, #32]
  41817c:	ldr	x0, [sp, #8]
  418180:	ldr	d0, [sp, #16]
  418184:	bl	410250 <sqrt@plt+0xe4c0>
  418188:	stur	d0, [x29, #-16]
  41818c:	stur	d1, [x29, #-8]
  418190:	ldur	d0, [x29, #-16]
  418194:	ldur	d1, [x29, #-8]
  418198:	ldp	x29, x30, [sp, #64]
  41819c:	add	sp, sp, #0x50
  4181a0:	ret
  4181a4:	sub	sp, sp, #0x10
  4181a8:	mov	w8, #0x6                   	// #6
  4181ac:	str	x0, [sp, #8]
  4181b0:	mov	w0, w8
  4181b4:	add	sp, sp, #0x10
  4181b8:	ret
  4181bc:	sub	sp, sp, #0x20
  4181c0:	stp	x29, x30, [sp, #16]
  4181c4:	add	x29, sp, #0x10
  4181c8:	str	x0, [sp, #8]
  4181cc:	ldr	x0, [sp, #8]
  4181d0:	bl	4150e4 <sqrt@plt+0x13354>
  4181d4:	ldp	x29, x30, [sp, #16]
  4181d8:	add	sp, sp, #0x20
  4181dc:	ret
  4181e0:	sub	sp, sp, #0x20
  4181e4:	stp	x29, x30, [sp, #16]
  4181e8:	add	x29, sp, #0x10
  4181ec:	str	x0, [sp, #8]
  4181f0:	ldr	x8, [sp, #8]
  4181f4:	mov	x0, x8
  4181f8:	str	x8, [sp]
  4181fc:	bl	4181bc <sqrt@plt+0x1642c>
  418200:	ldr	x0, [sp]
  418204:	bl	42268c <_ZdlPv@@Base>
  418208:	ldp	x29, x30, [sp, #16]
  41820c:	add	sp, sp, #0x20
  418210:	ret
  418214:	sub	sp, sp, #0x10
  418218:	mov	w8, #0x5                   	// #5
  41821c:	str	x0, [sp, #8]
  418220:	mov	w0, w8
  418224:	add	sp, sp, #0x10
  418228:	ret
  41822c:	sub	sp, sp, #0x20
  418230:	stp	x29, x30, [sp, #16]
  418234:	add	x29, sp, #0x10
  418238:	str	x0, [sp, #8]
  41823c:	ldr	x0, [sp, #8]
  418240:	bl	417f18 <sqrt@plt+0x16188>
  418244:	ldp	x29, x30, [sp, #16]
  418248:	add	sp, sp, #0x20
  41824c:	ret
  418250:	sub	sp, sp, #0x20
  418254:	stp	x29, x30, [sp, #16]
  418258:	add	x29, sp, #0x10
  41825c:	str	x0, [sp, #8]
  418260:	ldr	x8, [sp, #8]
  418264:	mov	x0, x8
  418268:	str	x8, [sp]
  41826c:	bl	41822c <sqrt@plt+0x1649c>
  418270:	ldr	x0, [sp]
  418274:	bl	42268c <_ZdlPv@@Base>
  418278:	ldp	x29, x30, [sp, #16]
  41827c:	add	sp, sp, #0x20
  418280:	ret
  418284:	sub	sp, sp, #0x20
  418288:	str	x0, [sp, #8]
  41828c:	ldr	x8, [sp, #8]
  418290:	ldr	q0, [x8, #160]
  418294:	str	q0, [sp, #16]
  418298:	ldr	d0, [sp, #16]
  41829c:	ldr	d1, [sp, #24]
  4182a0:	add	sp, sp, #0x20
  4182a4:	ret
  4182a8:	sub	sp, sp, #0x10
  4182ac:	str	x0, [sp, #8]
  4182b0:	ldr	x8, [sp, #8]
  4182b4:	ldr	d0, [x8, #176]
  4182b8:	add	sp, sp, #0x10
  4182bc:	ret
  4182c0:	sub	sp, sp, #0x20
  4182c4:	str	x0, [sp, #8]
  4182c8:	ldr	x8, [sp, #8]
  4182cc:	ldr	q0, [x8, #160]
  4182d0:	str	q0, [sp, #16]
  4182d4:	ldr	d0, [sp, #16]
  4182d8:	ldr	d1, [sp, #24]
  4182dc:	add	sp, sp, #0x20
  4182e0:	ret
  4182e4:	sub	sp, sp, #0x10
  4182e8:	mov	w8, #0x4                   	// #4
  4182ec:	str	x0, [sp, #8]
  4182f0:	mov	w0, w8
  4182f4:	add	sp, sp, #0x10
  4182f8:	ret
  4182fc:	sub	sp, sp, #0x20
  418300:	stp	x29, x30, [sp, #16]
  418304:	add	x29, sp, #0x10
  418308:	str	x0, [sp, #8]
  41830c:	ldr	x0, [sp, #8]
  418310:	bl	417734 <sqrt@plt+0x159a4>
  418314:	ldp	x29, x30, [sp, #16]
  418318:	add	sp, sp, #0x20
  41831c:	ret
  418320:	sub	sp, sp, #0x20
  418324:	stp	x29, x30, [sp, #16]
  418328:	add	x29, sp, #0x10
  41832c:	str	x0, [sp, #8]
  418330:	ldr	x8, [sp, #8]
  418334:	mov	x0, x8
  418338:	str	x8, [sp]
  41833c:	bl	4182fc <sqrt@plt+0x1656c>
  418340:	ldr	x0, [sp]
  418344:	bl	42268c <_ZdlPv@@Base>
  418348:	ldp	x29, x30, [sp, #16]
  41834c:	add	sp, sp, #0x20
  418350:	ret
  418354:	sub	sp, sp, #0x10
  418358:	mov	w8, #0x9                   	// #9
  41835c:	str	x0, [sp, #8]
  418360:	mov	w0, w8
  418364:	add	sp, sp, #0x10
  418368:	ret
  41836c:	sub	sp, sp, #0x20
  418370:	stp	x29, x30, [sp, #16]
  418374:	add	x29, sp, #0x10
  418378:	str	x0, [sp, #8]
  41837c:	ldr	x0, [sp, #8]
  418380:	bl	4150e4 <sqrt@plt+0x13354>
  418384:	ldp	x29, x30, [sp, #16]
  418388:	add	sp, sp, #0x20
  41838c:	ret
  418390:	sub	sp, sp, #0x20
  418394:	stp	x29, x30, [sp, #16]
  418398:	add	x29, sp, #0x10
  41839c:	str	x0, [sp, #8]
  4183a0:	ldr	x8, [sp, #8]
  4183a4:	mov	x0, x8
  4183a8:	str	x8, [sp]
  4183ac:	bl	41836c <sqrt@plt+0x165dc>
  4183b0:	ldr	x0, [sp]
  4183b4:	bl	42268c <_ZdlPv@@Base>
  4183b8:	ldp	x29, x30, [sp, #16]
  4183bc:	add	sp, sp, #0x20
  4183c0:	ret
  4183c4:	sub	sp, sp, #0x10
  4183c8:	mov	w8, #0x7                   	// #7
  4183cc:	str	x0, [sp, #8]
  4183d0:	mov	w0, w8
  4183d4:	add	sp, sp, #0x10
  4183d8:	ret
  4183dc:	sub	sp, sp, #0x90
  4183e0:	stp	x29, x30, [sp, #128]
  4183e4:	add	x29, sp, #0x80
  4183e8:	mov	w8, #0x1c                  	// #28
  4183ec:	adrp	x9, 429000 <_ZdlPvm@@Base+0x6948>
  4183f0:	add	x9, x9, #0xa68
  4183f4:	mov	w10, #0x1                   	// #1
  4183f8:	mov	x11, #0x2d18                	// #11544
  4183fc:	movk	x11, #0x5444, lsl #16
  418400:	movk	x11, #0x21fb, lsl #32
  418404:	movk	x11, #0x3fe9, lsl #48
  418408:	fmov	d1, x11
  41840c:	stur	x0, [x29, #-8]
  418410:	stur	x1, [x29, #-16]
  418414:	stur	d0, [x29, #-24]
  418418:	stur	x2, [x29, #-32]
  41841c:	ldur	x11, [x29, #-8]
  418420:	ldur	x12, [x29, #-32]
  418424:	ldr	w13, [x12]
  418428:	cmp	w13, #0x3
  41842c:	cset	w13, eq  // eq = none
  418430:	and	w0, w13, #0x1
  418434:	mov	w1, w8
  418438:	mov	x2, x9
  41843c:	str	w10, [sp, #20]
  418440:	str	d1, [sp, #8]
  418444:	str	x11, [sp]
  418448:	bl	407f78 <sqrt@plt+0x61e8>
  41844c:	ldur	x9, [x29, #-32]
  418450:	ldr	q2, [x9]
  418454:	str	q2, [sp, #64]
  418458:	ldr	x9, [x9, #16]
  41845c:	str	x9, [sp, #80]
  418460:	ldr	w8, [sp, #20]
  418464:	str	w8, [sp, #64]
  418468:	ldur	x9, [x29, #-32]
  41846c:	ldr	d0, [x9, #8]
  418470:	ldur	d1, [x29, #-24]
  418474:	fdiv	d0, d0, d1
  418478:	str	d0, [sp, #56]
  41847c:	ldr	d0, [sp, #56]
  418480:	ldr	d1, [sp, #8]
  418484:	fcmp	d0, d1
  418488:	cset	w10, ge  // ge = tcont
  41848c:	tbnz	w10, #0, 418494 <sqrt@plt+0x16704>
  418490:	b	418568 <sqrt@plt+0x167d8>
  418494:	ldr	d0, [sp, #56]
  418498:	mov	x8, #0x2d18                	// #11544
  41849c:	movk	x8, #0x5444, lsl #16
  4184a0:	movk	x8, #0x21fb, lsl #32
  4184a4:	movk	x8, #0x3ff9, lsl #48
  4184a8:	fmov	d1, x8
  4184ac:	fcmp	d0, d1
  4184b0:	cset	w9, mi  // mi = first
  4184b4:	tbnz	w9, #0, 4184bc <sqrt@plt+0x1672c>
  4184b8:	b	4184e8 <sqrt@plt+0x16758>
  4184bc:	ldr	d0, [sp, #56]
  4184c0:	mov	x8, #0x2d18                	// #11544
  4184c4:	movk	x8, #0x5444, lsl #16
  4184c8:	movk	x8, #0x21fb, lsl #32
  4184cc:	movk	x8, #0x3ff9, lsl #48
  4184d0:	fmov	d1, x8
  4184d4:	fsub	d0, d1, d0
  4184d8:	str	d0, [sp, #40]
  4184dc:	mov	w9, #0x4                   	// #4
  4184e0:	str	w9, [sp, #52]
  4184e4:	b	418564 <sqrt@plt+0x167d4>
  4184e8:	ldr	d0, [sp, #56]
  4184ec:	mov	x8, #0x2d18                	// #11544
  4184f0:	movk	x8, #0x5444, lsl #16
  4184f4:	movk	x8, #0x21fb, lsl #32
  4184f8:	movk	x8, #0x4009, lsl #48
  4184fc:	fmov	d1, x8
  418500:	fcmp	d0, d1
  418504:	cset	w9, mi  // mi = first
  418508:	tbnz	w9, #0, 418510 <sqrt@plt+0x16780>
  41850c:	b	41853c <sqrt@plt+0x167ac>
  418510:	ldr	d0, [sp, #56]
  418514:	mov	x8, #0x2d18                	// #11544
  418518:	movk	x8, #0x5444, lsl #16
  41851c:	movk	x8, #0x21fb, lsl #32
  418520:	movk	x8, #0x4009, lsl #48
  418524:	fmov	d1, x8
  418528:	fsub	d0, d1, d0
  41852c:	str	d0, [sp, #40]
  418530:	mov	w9, #0x2                   	// #2
  418534:	str	w9, [sp, #52]
  418538:	b	418564 <sqrt@plt+0x167d4>
  41853c:	ldur	x1, [x29, #-16]
  418540:	ldur	d0, [x29, #-24]
  418544:	ldr	x8, [sp]
  418548:	ldr	x9, [x8]
  41854c:	ldr	x9, [x9, #32]
  418550:	mov	x0, x8
  418554:	add	x2, sp, #0x40
  418558:	fmov	d1, #-1.000000000000000000e+00
  41855c:	blr	x9
  418560:	b	418648 <sqrt@plt+0x168b8>
  418564:	b	4185c8 <sqrt@plt+0x16838>
  418568:	ldr	d0, [sp, #56]
  41856c:	fmov	d1, #4.000000000000000000e+00
  418570:	fmul	d0, d1, d0
  418574:	mov	x8, #0x2d18                	// #11544
  418578:	movk	x8, #0x5444, lsl #16
  41857c:	movk	x8, #0x21fb, lsl #32
  418580:	movk	x8, #0x4009, lsl #48
  418584:	fmov	d1, x8
  418588:	fdiv	d0, d1, d0
  41858c:	fcvtps	w9, d0
  418590:	mov	w10, #0x4                   	// #4
  418594:	mul	w9, w10, w9
  418598:	str	w9, [sp, #52]
  41859c:	ldr	w9, [sp, #52]
  4185a0:	scvtf	d0, w9
  4185a4:	mov	x8, #0x2d18                	// #11544
  4185a8:	movk	x8, #0x5444, lsl #16
  4185ac:	movk	x8, #0x21fb, lsl #32
  4185b0:	movk	x8, #0x4019, lsl #48
  4185b4:	fmov	d1, x8
  4185b8:	fdiv	d0, d1, d0
  4185bc:	ldr	d1, [sp, #56]
  4185c0:	fsub	d0, d0, d1
  4185c4:	str	d0, [sp, #40]
  4185c8:	str	wzr, [sp, #36]
  4185cc:	ldr	w8, [sp, #36]
  4185d0:	ldr	w9, [sp, #52]
  4185d4:	cmp	w8, w9
  4185d8:	b.ge	418648 <sqrt@plt+0x168b8>  // b.tcont
  4185dc:	ldr	w8, [sp, #36]
  4185e0:	scvtf	d0, w8
  4185e4:	ldr	d1, [sp, #56]
  4185e8:	ldr	d2, [sp, #40]
  4185ec:	fadd	d1, d1, d2
  4185f0:	fmul	d0, d0, d1
  4185f4:	ldr	d1, [sp, #56]
  4185f8:	fmov	d2, #2.000000000000000000e+00
  4185fc:	fdiv	d1, d1, d2
  418600:	fsub	d0, d0, d1
  418604:	str	d0, [sp, #24]
  418608:	ldur	x1, [x29, #-16]
  41860c:	ldur	d0, [x29, #-24]
  418610:	ldr	d1, [sp, #24]
  418614:	ldr	d2, [sp, #24]
  418618:	ldr	d3, [sp, #56]
  41861c:	fadd	d2, d2, d3
  418620:	ldur	x2, [x29, #-32]
  418624:	ldr	x9, [sp]
  418628:	ldr	x10, [x9]
  41862c:	ldr	x10, [x10, #176]
  418630:	mov	x0, x9
  418634:	blr	x10
  418638:	ldr	w8, [sp, #36]
  41863c:	add	w8, w8, #0x1
  418640:	str	w8, [sp, #36]
  418644:	b	4185cc <sqrt@plt+0x1683c>
  418648:	ldp	x29, x30, [sp, #128]
  41864c:	add	sp, sp, #0x90
  418650:	ret
  418654:	sub	sp, sp, #0xb0
  418658:	stp	x29, x30, [sp, #160]
  41865c:	add	x29, sp, #0xa0
  418660:	mov	w8, #0x3f                  	// #63
  418664:	adrp	x9, 429000 <_ZdlPvm@@Base+0x6948>
  418668:	add	x9, x9, #0xa68
  41866c:	mov	x10, #0x2d18                	// #11544
  418670:	movk	x10, #0x5444, lsl #16
  418674:	movk	x10, #0x21fb, lsl #32
  418678:	movk	x10, #0x3ff9, lsl #48
  41867c:	fmov	d1, x10
  418680:	stur	x0, [x29, #-8]
  418684:	stur	x1, [x29, #-16]
  418688:	stur	d0, [x29, #-24]
  41868c:	stur	x2, [x29, #-32]
  418690:	ldur	x10, [x29, #-8]
  418694:	ldur	x11, [x29, #-32]
  418698:	ldr	w12, [x11]
  41869c:	cmp	w12, #0x2
  4186a0:	cset	w12, eq  // eq = none
  4186a4:	and	w0, w12, #0x1
  4186a8:	mov	w1, w8
  4186ac:	mov	x2, x9
  4186b0:	str	d1, [sp, #40]
  4186b4:	str	x10, [sp, #32]
  4186b8:	bl	407f78 <sqrt@plt+0x61e8>
  4186bc:	ldur	x9, [x29, #-32]
  4186c0:	ldr	d0, [x9, #8]
  4186c4:	ldur	d1, [x29, #-24]
  4186c8:	fdiv	d0, d0, d1
  4186cc:	stur	d0, [x29, #-40]
  4186d0:	ldur	d0, [x29, #-40]
  4186d4:	ldr	d1, [sp, #40]
  4186d8:	fcmp	d0, d1
  4186dc:	cset	w8, ge  // ge = tcont
  4186e0:	tbnz	w8, #0, 4186e8 <sqrt@plt+0x16958>
  4186e4:	b	41870c <sqrt@plt+0x1697c>
  4186e8:	mov	x8, #0x2d18                	// #11544
  4186ec:	movk	x8, #0x5444, lsl #16
  4186f0:	movk	x8, #0x21fb, lsl #32
  4186f4:	movk	x8, #0x4009, lsl #48
  4186f8:	fmov	d0, x8
  4186fc:	stur	d0, [x29, #-40]
  418700:	mov	w9, #0x2                   	// #2
  418704:	stur	w9, [x29, #-44]
  418708:	b	418764 <sqrt@plt+0x169d4>
  41870c:	ldur	d0, [x29, #-40]
  418710:	fmov	d1, #2.000000000000000000e+00
  418714:	fmul	d0, d1, d0
  418718:	mov	x8, #0x2d18                	// #11544
  41871c:	movk	x8, #0x5444, lsl #16
  418720:	movk	x8, #0x21fb, lsl #32
  418724:	movk	x8, #0x4009, lsl #48
  418728:	fmov	d1, x8
  41872c:	fdiv	d0, d1, d0
  418730:	fcvtzs	w9, d0
  418734:	mov	w10, #0x4                   	// #4
  418738:	mul	w9, w10, w9
  41873c:	stur	w9, [x29, #-44]
  418740:	ldur	w9, [x29, #-44]
  418744:	scvtf	d0, w9
  418748:	mov	x8, #0x2d18                	// #11544
  41874c:	movk	x8, #0x5444, lsl #16
  418750:	movk	x8, #0x21fb, lsl #32
  418754:	movk	x8, #0x4019, lsl #48
  418758:	fmov	d1, x8
  41875c:	fdiv	d0, d1, d0
  418760:	stur	d0, [x29, #-40]
  418764:	fmov	d0, xzr
  418768:	stur	d0, [x29, #-56]
  41876c:	stur	wzr, [x29, #-60]
  418770:	ldur	w8, [x29, #-60]
  418774:	ldur	w9, [x29, #-44]
  418778:	cmp	w8, w9
  41877c:	b.ge	418824 <sqrt@plt+0x16a94>  // b.tcont
  418780:	ldur	x0, [x29, #-16]
  418784:	ldur	d0, [x29, #-56]
  418788:	str	x0, [sp, #24]
  41878c:	bl	401960 <cos@plt>
  418790:	ldur	d1, [x29, #-56]
  418794:	str	d0, [sp, #16]
  418798:	mov	v0.16b, v1.16b
  41879c:	bl	401c40 <sin@plt>
  4187a0:	add	x8, sp, #0x30
  4187a4:	mov	x0, x8
  4187a8:	ldr	d1, [sp, #16]
  4187ac:	str	d0, [sp, #8]
  4187b0:	mov	v0.16b, v1.16b
  4187b4:	ldr	d1, [sp, #8]
  4187b8:	str	x8, [sp]
  4187bc:	bl	410354 <sqrt@plt+0xe5c4>
  4187c0:	ldur	d0, [x29, #-24]
  4187c4:	ldr	x0, [sp]
  4187c8:	bl	4105f0 <sqrt@plt+0xe860>
  4187cc:	add	x1, sp, #0x40
  4187d0:	str	d0, [sp, #64]
  4187d4:	str	d1, [sp, #72]
  4187d8:	ldr	x0, [sp, #24]
  4187dc:	bl	41058c <sqrt@plt+0xe7fc>
  4187e0:	add	x1, sp, #0x50
  4187e4:	str	d0, [sp, #80]
  4187e8:	str	d1, [sp, #88]
  4187ec:	ldur	x2, [x29, #-32]
  4187f0:	ldr	x8, [sp, #32]
  4187f4:	ldr	x9, [x8]
  4187f8:	ldr	x9, [x9, #168]
  4187fc:	mov	x0, x8
  418800:	blr	x9
  418804:	ldur	w8, [x29, #-60]
  418808:	add	w8, w8, #0x1
  41880c:	stur	w8, [x29, #-60]
  418810:	ldur	d0, [x29, #-40]
  418814:	ldur	d1, [x29, #-56]
  418818:	fadd	d0, d1, d0
  41881c:	stur	d0, [x29, #-56]
  418820:	b	418770 <sqrt@plt+0x169e0>
  418824:	ldp	x29, x30, [sp, #160]
  418828:	add	sp, sp, #0xb0
  41882c:	ret
  418830:	stp	x29, x30, [sp, #-32]!
  418834:	str	x28, [sp, #16]
  418838:	mov	x29, sp
  41883c:	sub	sp, sp, #0x1e0
  418840:	mov	w8, #0x56                  	// #86
  418844:	adrp	x9, 429000 <_ZdlPvm@@Base+0x6948>
  418848:	add	x9, x9, #0xa68
  41884c:	stur	x0, [x29, #-8]
  418850:	stur	x1, [x29, #-16]
  418854:	stur	x2, [x29, #-24]
  418858:	stur	x3, [x29, #-32]
  41885c:	stur	x4, [x29, #-40]
  418860:	stur	x5, [x29, #-48]
  418864:	ldur	x10, [x29, #-8]
  418868:	ldur	x11, [x29, #-48]
  41886c:	ldr	w12, [x11]
  418870:	cmp	w12, #0x1
  418874:	cset	w12, eq  // eq = none
  418878:	and	w0, w12, #0x1
  41887c:	mov	w1, w8
  418880:	mov	x2, x9
  418884:	str	x10, [sp, #144]
  418888:	bl	407f78 <sqrt@plt+0x61e8>
  41888c:	ldur	x9, [x29, #-40]
  418890:	ldr	d0, [x9]
  418894:	fcmp	d0, #0.0
  418898:	cset	w8, ne  // ne = any
  41889c:	mov	w12, #0x0                   	// #0
  4188a0:	str	w12, [sp, #140]
  4188a4:	tbnz	w8, #0, 4188ac <sqrt@plt+0x16b1c>
  4188a8:	b	4188c0 <sqrt@plt+0x16b30>
  4188ac:	ldur	x8, [x29, #-40]
  4188b0:	ldr	d0, [x8, #8]
  4188b4:	fcmp	d0, #0.0
  4188b8:	cset	w9, ne  // ne = any
  4188bc:	str	w9, [sp, #140]
  4188c0:	ldr	w8, [sp, #140]
  4188c4:	and	w0, w8, #0x1
  4188c8:	mov	w1, #0x57                  	// #87
  4188cc:	adrp	x2, 429000 <_ZdlPvm@@Base+0x6948>
  4188d0:	add	x2, x2, #0xa68
  4188d4:	bl	407f78 <sqrt@plt+0x61e8>
  4188d8:	mov	x9, #0x432d                	// #17197
  4188dc:	movk	x9, #0xeb1c, lsl #16
  4188e0:	movk	x9, #0x36e2, lsl #32
  4188e4:	movk	x9, #0x3f1a, lsl #48
  4188e8:	fmov	d0, x9
  4188ec:	stur	d0, [x29, #-56]
  4188f0:	ldur	x0, [x29, #-24]
  4188f4:	ldur	x1, [x29, #-32]
  4188f8:	bl	41058c <sqrt@plt+0xe7fc>
  4188fc:	sub	x0, x29, #0x58
  418900:	stur	d0, [x29, #-88]
  418904:	stur	d1, [x29, #-80]
  418908:	fmov	d0, #2.000000000000000000e+00
  41890c:	bl	410250 <sqrt@plt+0xe4c0>
  418910:	stur	d0, [x29, #-72]
  418914:	stur	d1, [x29, #-64]
  418918:	ldur	d0, [x29, #-64]
  41891c:	ldur	x9, [x29, #-40]
  418920:	ldr	d1, [x9, #8]
  418924:	fdiv	d0, d0, d1
  418928:	ldur	d1, [x29, #-72]
  41892c:	ldur	x9, [x29, #-40]
  418930:	ldr	d2, [x9]
  418934:	fdiv	d1, d1, d2
  418938:	bl	401b20 <atan2@plt>
  41893c:	stur	d0, [x29, #-96]
  418940:	ldur	x9, [x29, #-40]
  418944:	ldr	d0, [x9]
  418948:	ldur	d1, [x29, #-96]
  41894c:	str	d0, [sp, #128]
  418950:	mov	v0.16b, v1.16b
  418954:	bl	401960 <cos@plt>
  418958:	ldr	d1, [sp, #128]
  41895c:	fmul	d0, d1, d0
  418960:	ldur	x9, [x29, #-40]
  418964:	ldr	d2, [x9, #8]
  418968:	ldur	d3, [x29, #-96]
  41896c:	str	d0, [sp, #120]
  418970:	mov	v0.16b, v3.16b
  418974:	str	d2, [sp, #112]
  418978:	bl	401c40 <sin@plt>
  41897c:	ldr	d1, [sp, #112]
  418980:	fmul	d1, d1, d0
  418984:	sub	x0, x29, #0x70
  418988:	ldr	d0, [sp, #120]
  41898c:	bl	410354 <sqrt@plt+0xe5c4>
  418990:	ldur	x9, [x29, #-40]
  418994:	ldr	d0, [x9]
  418998:	ldur	x9, [x29, #-40]
  41899c:	ldr	d1, [x9]
  4189a0:	fmul	d0, d0, d1
  4189a4:	stur	d0, [x29, #-120]
  4189a8:	ldur	d0, [x29, #-120]
  4189ac:	ldur	d1, [x29, #-120]
  4189b0:	fmul	d0, d0, d1
  4189b4:	stur	d0, [x29, #-128]
  4189b8:	ldur	x9, [x29, #-40]
  4189bc:	ldr	d0, [x9, #8]
  4189c0:	ldur	x9, [x29, #-40]
  4189c4:	ldr	d1, [x9, #8]
  4189c8:	fmul	d0, d0, d1
  4189cc:	stur	d0, [x29, #-136]
  4189d0:	ldur	d0, [x29, #-136]
  4189d4:	ldur	d1, [x29, #-136]
  4189d8:	fmul	d0, d0, d1
  4189dc:	stur	d0, [x29, #-144]
  4189e0:	ldur	d0, [x29, #-120]
  4189e4:	ldur	d1, [x29, #-136]
  4189e8:	fsub	d0, d0, d1
  4189ec:	stur	d0, [x29, #-152]
  4189f0:	ldur	d0, [x29, #-128]
  4189f4:	ldur	d1, [x29, #-104]
  4189f8:	fmul	d0, d0, d1
  4189fc:	ldur	d1, [x29, #-104]
  418a00:	fmul	d0, d0, d1
  418a04:	ldur	d1, [x29, #-144]
  418a08:	ldur	d2, [x29, #-112]
  418a0c:	fmul	d1, d1, d2
  418a10:	ldur	d2, [x29, #-112]
  418a14:	fmul	d1, d1, d2
  418a18:	fadd	d0, d0, d1
  418a1c:	stur	d0, [x29, #-160]
  418a20:	ldur	d0, [x29, #-160]
  418a24:	ldur	d1, [x29, #-128]
  418a28:	fdiv	d0, d0, d1
  418a2c:	ldur	d1, [x29, #-144]
  418a30:	fdiv	d0, d0, d1
  418a34:	ldur	d1, [x29, #-160]
  418a38:	fmul	d0, d0, d1
  418a3c:	ldur	d1, [x29, #-128]
  418a40:	fdiv	d0, d0, d1
  418a44:	ldur	d1, [x29, #-144]
  418a48:	fdiv	d0, d0, d1
  418a4c:	ldur	d1, [x29, #-160]
  418a50:	fmul	d0, d0, d1
  418a54:	bl	401d90 <sqrt@plt>
  418a58:	stur	d0, [x29, #-168]
  418a5c:	ldur	d0, [x29, #-152]
  418a60:	ldur	d1, [x29, #-112]
  418a64:	fmul	d0, d0, d1
  418a68:	ldur	d1, [x29, #-120]
  418a6c:	fdiv	d0, d0, d1
  418a70:	ldur	d1, [x29, #-112]
  418a74:	fmul	d0, d0, d1
  418a78:	ldur	d1, [x29, #-120]
  418a7c:	fdiv	d0, d0, d1
  418a80:	ldur	d1, [x29, #-112]
  418a84:	fmul	d0, d0, d1
  418a88:	ldur	d1, [x29, #-152]
  418a8c:	fneg	d1, d1
  418a90:	ldur	d2, [x29, #-104]
  418a94:	fmul	d1, d1, d2
  418a98:	ldur	d2, [x29, #-136]
  418a9c:	fdiv	d1, d1, d2
  418aa0:	ldur	d2, [x29, #-104]
  418aa4:	fmul	d1, d1, d2
  418aa8:	ldur	d2, [x29, #-136]
  418aac:	fdiv	d1, d1, d2
  418ab0:	ldur	d2, [x29, #-104]
  418ab4:	fmul	d1, d1, d2
  418ab8:	sub	x9, x29, #0xb8
  418abc:	mov	x0, x9
  418ac0:	str	x9, [sp, #104]
  418ac4:	bl	410354 <sqrt@plt+0xe5c4>
  418ac8:	ldur	x9, [x29, #-24]
  418acc:	ldr	d0, [x9, #8]
  418ad0:	ldur	d1, [x29, #-176]
  418ad4:	fsub	d0, d0, d1
  418ad8:	ldur	x9, [x29, #-24]
  418adc:	ldr	d1, [x9]
  418ae0:	ldur	d2, [x29, #-184]
  418ae4:	fsub	d1, d1, d2
  418ae8:	bl	401b20 <atan2@plt>
  418aec:	stur	d0, [x29, #-192]
  418af0:	ldur	x9, [x29, #-32]
  418af4:	ldr	d0, [x9, #8]
  418af8:	ldur	d1, [x29, #-176]
  418afc:	fsub	d0, d0, d1
  418b00:	ldur	x9, [x29, #-32]
  418b04:	ldr	d1, [x9]
  418b08:	ldur	d2, [x29, #-184]
  418b0c:	fsub	d1, d1, d2
  418b10:	bl	401b20 <atan2@plt>
  418b14:	stur	d0, [x29, #-200]
  418b18:	ldur	d0, [x29, #-168]
  418b1c:	ldur	d1, [x29, #-192]
  418b20:	str	d0, [sp, #96]
  418b24:	mov	v0.16b, v1.16b
  418b28:	bl	401960 <cos@plt>
  418b2c:	ldr	d1, [sp, #96]
  418b30:	fmul	d0, d1, d0
  418b34:	ldur	d2, [x29, #-168]
  418b38:	ldur	d3, [x29, #-192]
  418b3c:	str	d0, [sp, #88]
  418b40:	mov	v0.16b, v3.16b
  418b44:	str	d2, [sp, #80]
  418b48:	bl	401c40 <sin@plt>
  418b4c:	ldr	d1, [sp, #80]
  418b50:	fmul	d1, d1, d0
  418b54:	sub	x9, x29, #0xe8
  418b58:	mov	x0, x9
  418b5c:	ldr	d0, [sp, #88]
  418b60:	str	x9, [sp, #72]
  418b64:	bl	410354 <sqrt@plt+0xe5c4>
  418b68:	ldr	x0, [sp, #72]
  418b6c:	ldr	x1, [sp, #104]
  418b70:	bl	41058c <sqrt@plt+0xe7fc>
  418b74:	sub	x1, x29, #0xd8
  418b78:	stur	d0, [x29, #-216]
  418b7c:	stur	d1, [x29, #-208]
  418b80:	ldur	d0, [x29, #-168]
  418b84:	ldur	d1, [x29, #-200]
  418b88:	str	d0, [sp, #64]
  418b8c:	mov	v0.16b, v1.16b
  418b90:	str	x1, [sp, #56]
  418b94:	bl	401960 <cos@plt>
  418b98:	ldr	d1, [sp, #64]
  418b9c:	fmul	d0, d1, d0
  418ba0:	ldur	d2, [x29, #-168]
  418ba4:	ldur	d3, [x29, #-200]
  418ba8:	str	d0, [sp, #48]
  418bac:	mov	v0.16b, v3.16b
  418bb0:	str	d2, [sp, #40]
  418bb4:	bl	401c40 <sin@plt>
  418bb8:	ldr	d1, [sp, #40]
  418bbc:	fmul	d1, d1, d0
  418bc0:	add	x9, sp, #0xd8
  418bc4:	mov	x0, x9
  418bc8:	ldr	d0, [sp, #48]
  418bcc:	str	x9, [sp, #32]
  418bd0:	bl	410354 <sqrt@plt+0xe5c4>
  418bd4:	ldr	x0, [sp, #32]
  418bd8:	ldr	x1, [sp, #104]
  418bdc:	bl	41058c <sqrt@plt+0xe7fc>
  418be0:	add	x1, sp, #0xe8
  418be4:	str	d0, [sp, #232]
  418be8:	str	d1, [sp, #240]
  418bec:	ldur	x0, [x29, #-24]
  418bf0:	ldr	x9, [sp, #56]
  418bf4:	str	x1, [sp, #24]
  418bf8:	mov	x1, x9
  418bfc:	bl	4101ec <sqrt@plt+0xe45c>
  418c00:	add	x0, sp, #0xc0
  418c04:	str	d0, [sp, #192]
  418c08:	str	d1, [sp, #200]
  418c0c:	bl	41068c <sqrt@plt+0xe8fc>
  418c10:	ldur	x0, [x29, #-24]
  418c14:	ldur	x1, [x29, #-24]
  418c18:	str	d0, [sp, #16]
  418c1c:	bl	41064c <sqrt@plt+0xe8bc>
  418c20:	bl	401d90 <sqrt@plt>
  418c24:	ldr	d1, [sp, #16]
  418c28:	fdiv	d0, d1, d0
  418c2c:	str	d0, [sp, #208]
  418c30:	ldur	x0, [x29, #-32]
  418c34:	ldr	x1, [sp, #24]
  418c38:	bl	4101ec <sqrt@plt+0xe45c>
  418c3c:	add	x0, sp, #0xa8
  418c40:	str	d0, [sp, #168]
  418c44:	str	d1, [sp, #176]
  418c48:	bl	41068c <sqrt@plt+0xe8fc>
  418c4c:	ldur	x0, [x29, #-32]
  418c50:	ldur	x1, [x29, #-32]
  418c54:	str	d0, [sp, #8]
  418c58:	bl	41064c <sqrt@plt+0xe8bc>
  418c5c:	bl	401d90 <sqrt@plt>
  418c60:	ldr	d1, [sp, #8]
  418c64:	fdiv	d0, d1, d0
  418c68:	str	d0, [sp, #184]
  418c6c:	ldr	d0, [sp, #208]
  418c70:	ldur	d2, [x29, #-56]
  418c74:	fcmp	d0, d2
  418c78:	cset	w8, mi  // mi = first
  418c7c:	tbnz	w8, #0, 418c84 <sqrt@plt+0x16ef4>
  418c80:	b	418cdc <sqrt@plt+0x16f4c>
  418c84:	ldr	d0, [sp, #184]
  418c88:	ldur	d1, [x29, #-56]
  418c8c:	fcmp	d0, d1
  418c90:	cset	w8, mi  // mi = first
  418c94:	tbnz	w8, #0, 418c9c <sqrt@plt+0x16f0c>
  418c98:	b	418cdc <sqrt@plt+0x16f4c>
  418c9c:	ldur	x1, [x29, #-16]
  418ca0:	sub	x0, x29, #0xb8
  418ca4:	bl	41058c <sqrt@plt+0xe7fc>
  418ca8:	add	x1, sp, #0x98
  418cac:	str	d0, [sp, #152]
  418cb0:	str	d1, [sp, #160]
  418cb4:	ldur	d0, [x29, #-168]
  418cb8:	ldur	d1, [x29, #-192]
  418cbc:	ldur	d2, [x29, #-200]
  418cc0:	ldur	x2, [x29, #-48]
  418cc4:	ldr	x8, [sp, #144]
  418cc8:	ldr	x9, [x8]
  418ccc:	ldr	x9, [x9, #176]
  418cd0:	mov	x0, x8
  418cd4:	blr	x9
  418cd8:	b	418d1c <sqrt@plt+0x16f8c>
  418cdc:	ldur	x1, [x29, #-16]
  418ce0:	ldur	x2, [x29, #-24]
  418ce4:	ldur	x4, [x29, #-40]
  418ce8:	ldur	x5, [x29, #-48]
  418cec:	ldr	x0, [sp, #144]
  418cf0:	sub	x8, x29, #0x70
  418cf4:	mov	x3, x8
  418cf8:	str	x8, [sp]
  418cfc:	bl	418830 <sqrt@plt+0x16aa0>
  418d00:	ldur	x1, [x29, #-16]
  418d04:	ldur	x3, [x29, #-32]
  418d08:	ldur	x4, [x29, #-40]
  418d0c:	ldur	x5, [x29, #-48]
  418d10:	ldr	x0, [sp, #144]
  418d14:	ldr	x2, [sp]
  418d18:	bl	418830 <sqrt@plt+0x16aa0>
  418d1c:	add	sp, sp, #0x1e0
  418d20:	ldr	x28, [sp, #16]
  418d24:	ldp	x29, x30, [sp], #32
  418d28:	ret
  418d2c:	stp	x29, x30, [sp, #-32]!
  418d30:	str	x28, [sp, #16]
  418d34:	mov	x29, sp
  418d38:	sub	sp, sp, #0x220
  418d3c:	mov	w8, #0x7e                  	// #126
  418d40:	adrp	x9, 429000 <_ZdlPvm@@Base+0x6948>
  418d44:	add	x9, x9, #0xa68
  418d48:	fmov	d0, #2.000000000000000000e+00
  418d4c:	mov	w10, #0x1                   	// #1
  418d50:	mov	x11, #0x2d18                	// #11544
  418d54:	movk	x11, #0x5444, lsl #16
  418d58:	movk	x11, #0x21fb, lsl #32
  418d5c:	movk	x11, #0x3ff9, lsl #48
  418d60:	fmov	d1, x11
  418d64:	fmov	d2, #3.000000000000000000e+00
  418d68:	mov	x11, #0x4050000000000000    	// #4634204016564240384
  418d6c:	fmov	d3, x11
  418d70:	fmov	d4, #1.600000000000000000e+01
  418d74:	fmov	d5, #8.000000000000000000e+00
  418d78:	fmov	d6, #5.000000000000000000e-01
  418d7c:	mov	w12, #0x8                   	// #8
  418d80:	stur	x0, [x29, #-8]
  418d84:	stur	x1, [x29, #-16]
  418d88:	stur	x2, [x29, #-24]
  418d8c:	stur	x3, [x29, #-32]
  418d90:	ldur	x0, [x29, #-8]
  418d94:	ldur	x11, [x29, #-32]
  418d98:	ldr	w13, [x11]
  418d9c:	cmp	w13, #0x3
  418da0:	cset	w13, eq  // eq = none
  418da4:	and	w13, w13, #0x1
  418da8:	str	x0, [sp, #168]
  418dac:	mov	w0, w13
  418db0:	mov	w1, w8
  418db4:	mov	x2, x9
  418db8:	str	d0, [sp, #160]
  418dbc:	str	w10, [sp, #156]
  418dc0:	str	d1, [sp, #144]
  418dc4:	str	d2, [sp, #136]
  418dc8:	str	d3, [sp, #128]
  418dcc:	str	d4, [sp, #120]
  418dd0:	str	d5, [sp, #112]
  418dd4:	str	d6, [sp, #104]
  418dd8:	str	w12, [sp, #100]
  418ddc:	bl	407f78 <sqrt@plt+0x61e8>
  418de0:	ldur	x9, [x29, #-24]
  418de4:	ldr	d0, [x9]
  418de8:	ldr	d1, [sp, #160]
  418dec:	fdiv	d0, d0, d1
  418df0:	stur	d0, [x29, #-40]
  418df4:	ldur	x9, [x29, #-24]
  418df8:	ldr	d0, [x9, #8]
  418dfc:	fdiv	d0, d0, d1
  418e00:	stur	d0, [x29, #-48]
  418e04:	ldur	x9, [x29, #-32]
  418e08:	ldr	q7, [x9]
  418e0c:	stur	q7, [x29, #-80]
  418e10:	ldr	x9, [x9, #16]
  418e14:	stur	x9, [x29, #-64]
  418e18:	ldr	w8, [sp, #156]
  418e1c:	stur	w8, [x29, #-80]
  418e20:	ldur	x9, [x29, #-32]
  418e24:	ldr	x9, [x9, #8]
  418e28:	stur	x9, [x29, #-88]
  418e2c:	ldur	x9, [x29, #-24]
  418e30:	ldr	d0, [x9]
  418e34:	ldur	x9, [x29, #-24]
  418e38:	ldr	d2, [x9, #8]
  418e3c:	fsub	d0, d0, d2
  418e40:	ldur	x9, [x29, #-24]
  418e44:	ldr	d2, [x9]
  418e48:	ldur	x9, [x29, #-24]
  418e4c:	ldr	d3, [x9, #8]
  418e50:	fadd	d2, d2, d3
  418e54:	fdiv	d0, d0, d2
  418e58:	stur	d0, [x29, #-96]
  418e5c:	ldur	x9, [x29, #-24]
  418e60:	ldr	d0, [x9]
  418e64:	ldur	x9, [x29, #-24]
  418e68:	ldr	d2, [x9, #8]
  418e6c:	fadd	d0, d0, d2
  418e70:	ldr	d2, [sp, #144]
  418e74:	fmul	d0, d2, d0
  418e78:	ldur	d3, [x29, #-96]
  418e7c:	ldr	d4, [sp, #136]
  418e80:	fmul	d3, d4, d3
  418e84:	ldur	d5, [x29, #-96]
  418e88:	fmul	d3, d3, d5
  418e8c:	ldur	d5, [x29, #-96]
  418e90:	fmul	d3, d3, d5
  418e94:	ldur	d5, [x29, #-96]
  418e98:	fmul	d3, d3, d5
  418e9c:	ldr	d5, [sp, #128]
  418ea0:	fsub	d3, d5, d3
  418ea4:	ldur	d6, [x29, #-96]
  418ea8:	ldr	d16, [sp, #120]
  418eac:	fmul	d6, d16, d6
  418eb0:	ldur	d17, [x29, #-96]
  418eb4:	fmul	d6, d6, d17
  418eb8:	fsub	d6, d5, d6
  418ebc:	fdiv	d3, d3, d6
  418ec0:	fmul	d0, d0, d3
  418ec4:	stur	d0, [x29, #-104]
  418ec8:	ldur	d0, [x29, #-104]
  418ecc:	ldur	d3, [x29, #-88]
  418ed0:	fdiv	d0, d0, d3
  418ed4:	ldr	d3, [sp, #112]
  418ed8:	fdiv	d0, d0, d3
  418edc:	ldr	d6, [sp, #104]
  418ee0:	fadd	d0, d0, d6
  418ee4:	fcvtzs	w10, d0
  418ee8:	ldr	w12, [sp, #100]
  418eec:	mul	w10, w12, w10
  418ef0:	stur	w10, [x29, #-108]
  418ef4:	ldur	w10, [x29, #-108]
  418ef8:	cmp	w10, #0x8
  418efc:	b.ge	418f18 <sqrt@plt+0x17188>  // b.tcont
  418f00:	mov	w8, #0x8                   	// #8
  418f04:	stur	w8, [x29, #-108]
  418f08:	ldur	d0, [x29, #-104]
  418f0c:	fmov	d1, #8.000000000000000000e+00
  418f10:	fdiv	d0, d0, d1
  418f14:	stur	d0, [x29, #-88]
  418f18:	ldur	w8, [x29, #-108]
  418f1c:	mov	w9, #0x2                   	// #2
  418f20:	sdiv	w8, w8, w9
  418f24:	stur	w8, [x29, #-112]
  418f28:	ldur	d0, [x29, #-104]
  418f2c:	ldur	d1, [x29, #-88]
  418f30:	ldur	w8, [x29, #-112]
  418f34:	scvtf	d2, w8
  418f38:	fmul	d1, d1, d2
  418f3c:	fsub	d0, d0, d1
  418f40:	ldur	w8, [x29, #-112]
  418f44:	scvtf	d1, w8
  418f48:	fdiv	d0, d0, d1
  418f4c:	stur	d0, [x29, #-120]
  418f50:	fmov	d0, xzr
  418f54:	stur	d0, [x29, #-128]
  418f58:	ldur	d1, [x29, #-40]
  418f5c:	sub	x0, x29, #0x90
  418f60:	str	d0, [sp, #88]
  418f64:	mov	v0.16b, v1.16b
  418f68:	ldr	d1, [sp, #88]
  418f6c:	bl	410354 <sqrt@plt+0xe5c4>
  418f70:	ldur	q3, [x29, #-144]
  418f74:	stur	q3, [x29, #-160]
  418f78:	stur	wzr, [x29, #-164]
  418f7c:	ldur	x10, [x29, #-32]
  418f80:	ldr	d0, [x10, #8]
  418f84:	fmov	d1, #1.000000000000000000e+01
  418f88:	fdiv	d0, d1, d0
  418f8c:	fcvtzs	w8, d0
  418f90:	stur	w8, [x29, #-168]
  418f94:	stur	wzr, [x29, #-172]
  418f98:	ldur	w8, [x29, #-172]
  418f9c:	ldur	w9, [x29, #-108]
  418fa0:	cmp	w8, w9
  418fa4:	b.gt	419244 <sqrt@plt+0x174b4>
  418fa8:	ldur	q0, [x29, #-144]
  418fac:	stur	q0, [x29, #-192]
  418fb0:	ldur	q0, [x29, #-160]
  418fb4:	stur	q0, [x29, #-208]
  418fb8:	ldur	w8, [x29, #-172]
  418fbc:	mov	w9, #0x2                   	// #2
  418fc0:	sdiv	w8, w8, w9
  418fc4:	scvtf	d1, w8
  418fc8:	fmov	d2, #5.000000000000000000e-01
  418fcc:	fadd	d1, d1, d2
  418fd0:	ldur	d2, [x29, #-88]
  418fd4:	fmul	d1, d1, d2
  418fd8:	ldur	w8, [x29, #-172]
  418fdc:	add	w8, w8, #0x1
  418fe0:	sdiv	w8, w8, w9
  418fe4:	scvtf	d2, w8
  418fe8:	ldur	d3, [x29, #-120]
  418fec:	fmul	d2, d2, d3
  418ff0:	fadd	d1, d1, d2
  418ff4:	stur	d1, [x29, #-216]
  418ff8:	fmov	d1, xzr
  418ffc:	stur	d1, [x29, #-224]
  419000:	fmov	d1, #1.000000000000000000e+00
  419004:	stur	d1, [x29, #-232]
  419008:	ldur	d0, [x29, #-128]
  41900c:	ldur	d1, [x29, #-216]
  419010:	fcmp	d0, d1
  419014:	cset	w8, mi  // mi = first
  419018:	tbnz	w8, #0, 419020 <sqrt@plt+0x17290>
  41901c:	b	419104 <sqrt@plt+0x17374>
  419020:	ldur	w8, [x29, #-164]
  419024:	add	w8, w8, #0x1
  419028:	stur	w8, [x29, #-164]
  41902c:	ldur	x9, [x29, #-128]
  419030:	stur	x9, [x29, #-224]
  419034:	sub	x0, x29, #0x90
  419038:	ldur	q0, [x29, #-144]
  41903c:	sub	x1, x29, #0xc0
  419040:	stur	q0, [x29, #-192]
  419044:	ldur	w8, [x29, #-164]
  419048:	mov	w10, #0x2                   	// #2
  41904c:	mul	w8, w8, w10
  419050:	scvtf	d1, w8
  419054:	mov	x9, #0x2d18                	// #11544
  419058:	movk	x9, #0x5444, lsl #16
  41905c:	movk	x9, #0x21fb, lsl #32
  419060:	movk	x9, #0x4009, lsl #48
  419064:	fmov	d2, x9
  419068:	fmul	d1, d1, d2
  41906c:	ldur	w8, [x29, #-168]
  419070:	scvtf	d2, w8
  419074:	fdiv	d1, d1, d2
  419078:	stur	d1, [x29, #-240]
  41907c:	ldur	d1, [x29, #-40]
  419080:	ldur	d0, [x29, #-240]
  419084:	str	x0, [sp, #80]
  419088:	str	x1, [sp, #72]
  41908c:	str	d1, [sp, #64]
  419090:	bl	401960 <cos@plt>
  419094:	ldr	d1, [sp, #64]
  419098:	fmul	d0, d1, d0
  41909c:	ldur	d2, [x29, #-48]
  4190a0:	ldur	d3, [x29, #-240]
  4190a4:	str	d0, [sp, #56]
  4190a8:	mov	v0.16b, v3.16b
  4190ac:	str	d2, [sp, #48]
  4190b0:	bl	401c40 <sin@plt>
  4190b4:	ldr	d1, [sp, #48]
  4190b8:	fmul	d1, d1, d0
  4190bc:	sub	x0, x29, #0x100
  4190c0:	ldr	d0, [sp, #56]
  4190c4:	bl	410354 <sqrt@plt+0xe5c4>
  4190c8:	ldur	q4, [x29, #-256]
  4190cc:	stur	q4, [x29, #-144]
  4190d0:	ldr	x0, [sp, #80]
  4190d4:	ldr	x1, [sp, #72]
  4190d8:	bl	4101ec <sqrt@plt+0xe45c>
  4190dc:	add	x0, sp, #0x110
  4190e0:	str	d0, [sp, #272]
  4190e4:	str	d1, [sp, #280]
  4190e8:	bl	41068c <sqrt@plt+0xe8fc>
  4190ec:	stur	d0, [x29, #-232]
  4190f0:	ldur	d0, [x29, #-232]
  4190f4:	ldur	d1, [x29, #-128]
  4190f8:	fadd	d0, d1, d0
  4190fc:	stur	d0, [x29, #-128]
  419100:	b	419008 <sqrt@plt+0x17278>
  419104:	ldur	d0, [x29, #-216]
  419108:	ldur	d1, [x29, #-224]
  41910c:	fsub	d0, d0, d1
  419110:	ldur	d1, [x29, #-232]
  419114:	fdiv	d0, d0, d1
  419118:	str	d0, [sp, #264]
  41911c:	sub	x0, x29, #0x90
  419120:	sub	x8, x29, #0xc0
  419124:	mov	x1, x8
  419128:	str	x8, [sp, #40]
  41912c:	bl	4101ec <sqrt@plt+0xe45c>
  419130:	add	x0, sp, #0xd8
  419134:	str	d0, [sp, #216]
  419138:	str	d1, [sp, #224]
  41913c:	ldr	d0, [sp, #264]
  419140:	bl	4105f0 <sqrt@plt+0xe860>
  419144:	add	x1, sp, #0xe8
  419148:	str	d0, [sp, #232]
  41914c:	str	d1, [sp, #240]
  419150:	ldr	x0, [sp, #40]
  419154:	bl	41058c <sqrt@plt+0xe7fc>
  419158:	str	d0, [sp, #248]
  41915c:	str	d1, [sp, #256]
  419160:	ldur	q2, [sp, #248]
  419164:	stur	q2, [x29, #-160]
  419168:	ldur	d0, [x29, #-152]
  41916c:	ldur	d1, [x29, #-48]
  419170:	fdiv	d0, d0, d1
  419174:	ldur	d1, [x29, #-160]
  419178:	ldur	d3, [x29, #-40]
  41917c:	fdiv	d1, d1, d3
  419180:	bl	401b20 <atan2@plt>
  419184:	str	d0, [sp, #208]
  419188:	ldur	d0, [x29, #-40]
  41918c:	ldr	d1, [sp, #208]
  419190:	str	d0, [sp, #32]
  419194:	mov	v0.16b, v1.16b
  419198:	bl	401960 <cos@plt>
  41919c:	ldr	d1, [sp, #32]
  4191a0:	fmul	d0, d1, d0
  4191a4:	ldur	d3, [x29, #-48]
  4191a8:	ldr	d4, [sp, #208]
  4191ac:	str	d0, [sp, #24]
  4191b0:	mov	v0.16b, v4.16b
  4191b4:	str	d3, [sp, #16]
  4191b8:	bl	401c40 <sin@plt>
  4191bc:	ldr	d1, [sp, #16]
  4191c0:	fmul	d1, d1, d0
  4191c4:	add	x0, sp, #0xc0
  4191c8:	ldr	d0, [sp, #24]
  4191cc:	bl	410354 <sqrt@plt+0xe5c4>
  4191d0:	ldr	q2, [sp, #192]
  4191d4:	stur	q2, [x29, #-160]
  4191d8:	ldur	w9, [x29, #-172]
  4191dc:	mov	w10, #0x2                   	// #2
  4191e0:	sdiv	w11, w9, w10
  4191e4:	mul	w10, w11, w10
  4191e8:	subs	w9, w9, w10
  4191ec:	cbnz	w9, 419234 <sqrt@plt+0x174a4>
  4191f0:	ldur	w8, [x29, #-172]
  4191f4:	cmp	w8, #0x1
  4191f8:	b.le	419234 <sqrt@plt+0x174a4>
  4191fc:	ldur	x1, [x29, #-16]
  419200:	ldur	x0, [x29, #-24]
  419204:	fmov	d0, #2.000000000000000000e+00
  419208:	str	x1, [sp, #8]
  41920c:	bl	410250 <sqrt@plt+0xe4c0>
  419210:	add	x4, sp, #0xb0
  419214:	str	d0, [sp, #176]
  419218:	str	d1, [sp, #184]
  41921c:	ldr	x0, [sp, #168]
  419220:	ldr	x1, [sp, #8]
  419224:	sub	x2, x29, #0xd0
  419228:	sub	x3, x29, #0xa0
  41922c:	sub	x5, x29, #0x50
  419230:	bl	418830 <sqrt@plt+0x16aa0>
  419234:	ldur	w8, [x29, #-172]
  419238:	add	w8, w8, #0x1
  41923c:	stur	w8, [x29, #-172]
  419240:	b	418f98 <sqrt@plt+0x17208>
  419244:	add	sp, sp, #0x220
  419248:	ldr	x28, [sp, #16]
  41924c:	ldp	x29, x30, [sp], #32
  419250:	ret
  419254:	stp	x29, x30, [sp, #-32]!
  419258:	str	x28, [sp, #16]
  41925c:	mov	x29, sp
  419260:	sub	sp, sp, #0x200
  419264:	sub	x8, x29, #0xa0
  419268:	mov	w9, #0xb9                  	// #185
  41926c:	adrp	x10, 429000 <_ZdlPvm@@Base+0x6948>
  419270:	add	x10, x10, #0xa68
  419274:	fmov	d0, #2.000000000000000000e+00
  419278:	mov	w11, #0x1                   	// #1
  41927c:	mov	x12, #0x2d18                	// #11544
  419280:	movk	x12, #0x5444, lsl #16
  419284:	movk	x12, #0x21fb, lsl #32
  419288:	movk	x12, #0x3ff9, lsl #48
  41928c:	fmov	d1, x12
  419290:	fmov	d2, #3.000000000000000000e+00
  419294:	mov	x12, #0x4050000000000000    	// #4634204016564240384
  419298:	fmov	d3, x12
  41929c:	fmov	d4, #1.600000000000000000e+01
  4192a0:	fmov	d5, #4.000000000000000000e+00
  4192a4:	fmov	d6, #5.000000000000000000e-01
  4192a8:	mov	w13, #0x4                   	// #4
  4192ac:	stur	x0, [x29, #-8]
  4192b0:	stur	x1, [x29, #-16]
  4192b4:	stur	x2, [x29, #-24]
  4192b8:	stur	x3, [x29, #-32]
  4192bc:	ldur	x12, [x29, #-8]
  4192c0:	ldur	x14, [x29, #-32]
  4192c4:	ldr	w15, [x14]
  4192c8:	cmp	w15, #0x2
  4192cc:	cset	w15, eq  // eq = none
  4192d0:	and	w0, w15, #0x1
  4192d4:	mov	w1, w9
  4192d8:	mov	x2, x10
  4192dc:	str	x8, [sp, #176]
  4192e0:	str	d0, [sp, #168]
  4192e4:	str	w11, [sp, #164]
  4192e8:	str	d1, [sp, #152]
  4192ec:	str	d2, [sp, #144]
  4192f0:	str	d3, [sp, #136]
  4192f4:	str	d4, [sp, #128]
  4192f8:	str	d5, [sp, #120]
  4192fc:	str	d6, [sp, #112]
  419300:	str	w13, [sp, #108]
  419304:	str	x12, [sp, #96]
  419308:	bl	407f78 <sqrt@plt+0x61e8>
  41930c:	ldur	x8, [x29, #-24]
  419310:	ldr	d0, [x8]
  419314:	ldr	d1, [sp, #168]
  419318:	fdiv	d0, d0, d1
  41931c:	stur	d0, [x29, #-40]
  419320:	ldur	x8, [x29, #-24]
  419324:	ldr	d0, [x8, #8]
  419328:	fdiv	d0, d0, d1
  41932c:	stur	d0, [x29, #-48]
  419330:	ldur	x8, [x29, #-32]
  419334:	ldr	q7, [x8]
  419338:	ldr	x10, [sp, #176]
  41933c:	str	q7, [x10, #80]
  419340:	ldr	x8, [x8, #16]
  419344:	stur	x8, [x29, #-64]
  419348:	ldr	w9, [sp, #164]
  41934c:	stur	w9, [x29, #-80]
  419350:	ldur	x8, [x29, #-24]
  419354:	ldr	d0, [x8]
  419358:	ldur	x8, [x29, #-24]
  41935c:	ldr	d2, [x8, #8]
  419360:	fsub	d0, d0, d2
  419364:	ldur	x8, [x29, #-24]
  419368:	ldr	d2, [x8]
  41936c:	ldur	x8, [x29, #-24]
  419370:	ldr	d3, [x8, #8]
  419374:	fadd	d2, d2, d3
  419378:	fdiv	d0, d0, d2
  41937c:	stur	d0, [x29, #-88]
  419380:	ldur	x8, [x29, #-24]
  419384:	ldr	d0, [x8]
  419388:	ldur	x8, [x29, #-24]
  41938c:	ldr	d2, [x8, #8]
  419390:	fadd	d0, d0, d2
  419394:	ldr	d2, [sp, #152]
  419398:	fmul	d0, d2, d0
  41939c:	ldur	d3, [x29, #-88]
  4193a0:	ldr	d4, [sp, #144]
  4193a4:	fmul	d3, d4, d3
  4193a8:	ldur	d5, [x29, #-88]
  4193ac:	fmul	d3, d3, d5
  4193b0:	ldur	d5, [x29, #-88]
  4193b4:	fmul	d3, d3, d5
  4193b8:	ldur	d5, [x29, #-88]
  4193bc:	fmul	d3, d3, d5
  4193c0:	ldr	d5, [sp, #136]
  4193c4:	fsub	d3, d5, d3
  4193c8:	ldur	d6, [x29, #-88]
  4193cc:	ldr	d16, [sp, #128]
  4193d0:	fmul	d6, d16, d6
  4193d4:	ldur	d17, [x29, #-88]
  4193d8:	fmul	d6, d6, d17
  4193dc:	fsub	d6, d5, d6
  4193e0:	fdiv	d3, d3, d6
  4193e4:	fmul	d0, d0, d3
  4193e8:	stur	d0, [x29, #-96]
  4193ec:	ldur	d0, [x29, #-96]
  4193f0:	ldur	x8, [x29, #-32]
  4193f4:	ldr	d3, [x8, #8]
  4193f8:	fdiv	d0, d0, d3
  4193fc:	ldr	d3, [sp, #120]
  419400:	fdiv	d0, d0, d3
  419404:	ldr	d6, [sp, #112]
  419408:	fadd	d0, d0, d6
  41940c:	fcvtzs	w11, d0
  419410:	ldr	w13, [sp, #108]
  419414:	mul	w11, w13, w11
  419418:	stur	w11, [x29, #-100]
  41941c:	ldur	w11, [x29, #-100]
  419420:	cmp	w11, #0x4
  419424:	b.ge	419430 <sqrt@plt+0x176a0>  // b.tcont
  419428:	mov	w8, #0x4                   	// #4
  41942c:	stur	w8, [x29, #-100]
  419430:	fmov	d0, xzr
  419434:	stur	d0, [x29, #-112]
  419438:	ldur	d1, [x29, #-40]
  41943c:	sub	x0, x29, #0x80
  419440:	str	d0, [sp, #88]
  419444:	mov	v0.16b, v1.16b
  419448:	ldr	d1, [sp, #88]
  41944c:	bl	410354 <sqrt@plt+0xe5c4>
  419450:	stur	wzr, [x29, #-132]
  419454:	ldur	x8, [x29, #-32]
  419458:	ldr	d0, [x8, #8]
  41945c:	fmov	d1, #1.000000000000000000e+01
  419460:	fdiv	d0, d1, d0
  419464:	fcvtzs	w9, d0
  419468:	stur	w9, [x29, #-136]
  41946c:	mov	w9, #0x1                   	// #1
  419470:	stur	w9, [x29, #-140]
  419474:	ldur	w8, [x29, #-140]
  419478:	ldur	w9, [x29, #-100]
  41947c:	cmp	w8, w9
  419480:	b.gt	4196d8 <sqrt@plt+0x17948>
  419484:	ldr	x8, [sp, #176]
  419488:	ldr	q0, [x8, #32]
  41948c:	str	q0, [x8]
  419490:	ldur	x9, [x29, #-112]
  419494:	stur	x9, [x29, #-168]
  419498:	ldur	w10, [x29, #-140]
  41949c:	scvtf	d1, w10
  4194a0:	ldur	d2, [x29, #-96]
  4194a4:	fmul	d1, d1, d2
  4194a8:	ldur	w10, [x29, #-100]
  4194ac:	scvtf	d2, w10
  4194b0:	fdiv	d1, d1, d2
  4194b4:	stur	d1, [x29, #-176]
  4194b8:	fmov	d1, #1.000000000000000000e+00
  4194bc:	stur	d1, [x29, #-184]
  4194c0:	ldur	d0, [x29, #-112]
  4194c4:	ldur	d1, [x29, #-176]
  4194c8:	fcmp	d0, d1
  4194cc:	cset	w8, mi  // mi = first
  4194d0:	tbnz	w8, #0, 4194d8 <sqrt@plt+0x17748>
  4194d4:	b	4195c4 <sqrt@plt+0x17834>
  4194d8:	ldur	w8, [x29, #-132]
  4194dc:	add	w8, w8, #0x1
  4194e0:	stur	w8, [x29, #-132]
  4194e4:	ldur	x9, [x29, #-112]
  4194e8:	stur	x9, [x29, #-168]
  4194ec:	sub	x0, x29, #0x80
  4194f0:	ldr	x9, [sp, #176]
  4194f4:	ldr	q0, [x9, #32]
  4194f8:	sub	x1, x29, #0xa0
  4194fc:	str	q0, [x9]
  419500:	ldur	w8, [x29, #-132]
  419504:	mov	w10, #0x2                   	// #2
  419508:	mul	w8, w8, w10
  41950c:	scvtf	d1, w8
  419510:	mov	x11, #0x2d18                	// #11544
  419514:	movk	x11, #0x5444, lsl #16
  419518:	movk	x11, #0x21fb, lsl #32
  41951c:	movk	x11, #0x4009, lsl #48
  419520:	fmov	d2, x11
  419524:	fmul	d1, d1, d2
  419528:	ldur	w8, [x29, #-136]
  41952c:	scvtf	d2, w8
  419530:	fdiv	d1, d1, d2
  419534:	stur	d1, [x29, #-192]
  419538:	ldur	d1, [x29, #-40]
  41953c:	ldur	d0, [x29, #-192]
  419540:	str	x0, [sp, #80]
  419544:	str	x1, [sp, #72]
  419548:	str	d1, [sp, #64]
  41954c:	bl	401960 <cos@plt>
  419550:	ldr	d1, [sp, #64]
  419554:	fmul	d0, d1, d0
  419558:	ldur	d2, [x29, #-48]
  41955c:	ldur	d3, [x29, #-192]
  419560:	str	d0, [sp, #56]
  419564:	mov	v0.16b, v3.16b
  419568:	str	d2, [sp, #48]
  41956c:	bl	401c40 <sin@plt>
  419570:	ldr	d1, [sp, #48]
  419574:	fmul	d1, d1, d0
  419578:	sub	x0, x29, #0xd0
  41957c:	ldr	d0, [sp, #56]
  419580:	bl	410354 <sqrt@plt+0xe5c4>
  419584:	ldur	q4, [x29, #-208]
  419588:	ldr	x9, [sp, #176]
  41958c:	str	q4, [x9, #32]
  419590:	ldr	x0, [sp, #80]
  419594:	ldr	x1, [sp, #72]
  419598:	bl	4101ec <sqrt@plt+0xe45c>
  41959c:	sub	x0, x29, #0xe0
  4195a0:	stur	d0, [x29, #-224]
  4195a4:	stur	d1, [x29, #-216]
  4195a8:	bl	41068c <sqrt@plt+0xe8fc>
  4195ac:	stur	d0, [x29, #-184]
  4195b0:	ldur	d0, [x29, #-184]
  4195b4:	ldur	d1, [x29, #-112]
  4195b8:	fadd	d0, d1, d0
  4195bc:	stur	d0, [x29, #-112]
  4195c0:	b	4194c0 <sqrt@plt+0x17730>
  4195c4:	ldur	d0, [x29, #-176]
  4195c8:	ldur	d1, [x29, #-168]
  4195cc:	fsub	d0, d0, d1
  4195d0:	ldur	d1, [x29, #-184]
  4195d4:	fdiv	d0, d0, d1
  4195d8:	stur	d0, [x29, #-232]
  4195dc:	sub	x0, x29, #0x80
  4195e0:	sub	x8, x29, #0xa0
  4195e4:	mov	x1, x8
  4195e8:	str	x8, [sp, #40]
  4195ec:	bl	4101ec <sqrt@plt+0xe45c>
  4195f0:	add	x0, sp, #0xe0
  4195f4:	str	d0, [sp, #224]
  4195f8:	str	d1, [sp, #232]
  4195fc:	ldur	d0, [x29, #-232]
  419600:	bl	4105f0 <sqrt@plt+0xe860>
  419604:	add	x1, sp, #0xf0
  419608:	str	d0, [sp, #240]
  41960c:	str	d1, [sp, #248]
  419610:	ldr	x0, [sp, #40]
  419614:	bl	41058c <sqrt@plt+0xe7fc>
  419618:	add	x1, sp, #0x100
  41961c:	str	d0, [sp, #256]
  419620:	str	d1, [sp, #264]
  419624:	ldr	d0, [sp, #264]
  419628:	ldur	d1, [x29, #-48]
  41962c:	fdiv	d0, d0, d1
  419630:	ldr	d1, [sp, #256]
  419634:	ldur	d2, [x29, #-40]
  419638:	fdiv	d1, d1, d2
  41963c:	str	x1, [sp, #32]
  419640:	bl	401b20 <atan2@plt>
  419644:	str	d0, [sp, #216]
  419648:	ldur	d0, [x29, #-40]
  41964c:	ldr	d1, [sp, #216]
  419650:	str	d0, [sp, #24]
  419654:	mov	v0.16b, v1.16b
  419658:	bl	401960 <cos@plt>
  41965c:	ldr	d1, [sp, #24]
  419660:	fmul	d0, d1, d0
  419664:	ldur	d2, [x29, #-48]
  419668:	ldr	d3, [sp, #216]
  41966c:	str	d0, [sp, #16]
  419670:	mov	v0.16b, v3.16b
  419674:	str	d2, [sp, #8]
  419678:	bl	401c40 <sin@plt>
  41967c:	ldr	d1, [sp, #8]
  419680:	fmul	d1, d1, d0
  419684:	add	x0, sp, #0xc8
  419688:	ldr	d0, [sp, #16]
  41968c:	bl	410354 <sqrt@plt+0xe5c4>
  419690:	ldur	q4, [sp, #200]
  419694:	str	q4, [sp, #256]
  419698:	ldur	x0, [x29, #-16]
  41969c:	ldr	x1, [sp, #32]
  4196a0:	bl	41058c <sqrt@plt+0xe7fc>
  4196a4:	add	x1, sp, #0xb8
  4196a8:	str	d0, [sp, #184]
  4196ac:	str	d1, [sp, #192]
  4196b0:	ldr	x8, [sp, #96]
  4196b4:	ldr	x9, [x8]
  4196b8:	ldr	x9, [x9, #168]
  4196bc:	mov	x0, x8
  4196c0:	sub	x2, x29, #0x50
  4196c4:	blr	x9
  4196c8:	ldur	w8, [x29, #-140]
  4196cc:	add	w8, w8, #0x1
  4196d0:	stur	w8, [x29, #-140]
  4196d4:	b	419474 <sqrt@plt+0x176e4>
  4196d8:	add	sp, sp, #0x200
  4196dc:	ldr	x28, [sp, #16]
  4196e0:	ldp	x29, x30, [sp], #32
  4196e4:	ret
  4196e8:	sub	sp, sp, #0xa0
  4196ec:	stp	x29, x30, [sp, #144]
  4196f0:	add	x29, sp, #0x90
  4196f4:	sub	x8, x29, #0x38
  4196f8:	add	x9, sp, #0x48
  4196fc:	stur	x0, [x29, #-16]
  419700:	stur	x1, [x29, #-24]
  419704:	stur	x2, [x29, #-32]
  419708:	stur	x3, [x29, #-40]
  41970c:	ldur	x0, [x29, #-24]
  419710:	ldur	x1, [x29, #-16]
  419714:	str	x8, [sp, #24]
  419718:	str	x9, [sp, #16]
  41971c:	bl	4101ec <sqrt@plt+0xe45c>
  419720:	stur	d0, [x29, #-56]
  419724:	stur	d1, [x29, #-48]
  419728:	ldur	x0, [x29, #-32]
  41972c:	ldur	x1, [x29, #-16]
  419730:	bl	4101ec <sqrt@plt+0xe45c>
  419734:	str	d0, [sp, #72]
  419738:	str	d1, [sp, #80]
  41973c:	ldr	x0, [sp, #24]
  419740:	ldr	x1, [sp, #16]
  419744:	bl	41064c <sqrt@plt+0xe8bc>
  419748:	str	d0, [sp, #64]
  41974c:	ldr	d0, [sp, #64]
  419750:	fcmp	d0, #0.0
  419754:	cset	w10, eq  // eq = none
  419758:	tbnz	w10, #0, 419760 <sqrt@plt+0x179d0>
  41975c:	b	419768 <sqrt@plt+0x179d8>
  419760:	stur	wzr, [x29, #-4]
  419764:	b	4197c8 <sqrt@plt+0x17a38>
  419768:	ldur	x0, [x29, #-16]
  41976c:	add	x8, sp, #0x48
  419770:	str	x0, [sp, #8]
  419774:	mov	x0, x8
  419778:	mov	x1, x8
  41977c:	bl	41064c <sqrt@plt+0xe8bc>
  419780:	ldr	d1, [sp, #64]
  419784:	fmov	d2, #2.000000000000000000e+00
  419788:	fmul	d1, d2, d1
  41978c:	fdiv	d0, d0, d1
  419790:	sub	x0, x29, #0x38
  419794:	bl	4105f0 <sqrt@plt+0xe860>
  419798:	add	x1, sp, #0x20
  41979c:	str	d0, [sp, #32]
  4197a0:	str	d1, [sp, #40]
  4197a4:	ldr	x0, [sp, #8]
  4197a8:	bl	41058c <sqrt@plt+0xe7fc>
  4197ac:	str	d0, [sp, #48]
  4197b0:	str	d1, [sp, #56]
  4197b4:	ldur	x8, [x29, #-40]
  4197b8:	ldr	q3, [sp, #48]
  4197bc:	str	q3, [x8]
  4197c0:	mov	w9, #0x1                   	// #1
  4197c4:	stur	w9, [x29, #-4]
  4197c8:	ldur	w0, [x29, #-4]
  4197cc:	ldp	x29, x30, [sp, #144]
  4197d0:	add	sp, sp, #0xa0
  4197d4:	ret
  4197d8:	sub	sp, sp, #0xe0
  4197dc:	stp	x29, x30, [sp, #208]
  4197e0:	add	x29, sp, #0xd0
  4197e4:	sub	x8, x29, #0x20
  4197e8:	mov	w9, #0xfc                  	// #252
  4197ec:	adrp	x10, 429000 <_ZdlPvm@@Base+0x6948>
  4197f0:	add	x10, x10, #0xa68
  4197f4:	sub	x11, x29, #0x38
  4197f8:	str	x0, [x8, #24]
  4197fc:	str	x1, [x8, #16]
  419800:	str	x2, [x8, #8]
  419804:	str	x3, [x8]
  419808:	stur	x4, [x29, #-40]
  41980c:	ldr	x12, [x8, #24]
  419810:	ldur	x13, [x29, #-40]
  419814:	ldr	w14, [x13]
  419818:	cmp	w14, #0x3
  41981c:	cset	w14, eq  // eq = none
  419820:	and	w0, w14, #0x1
  419824:	mov	w1, w9
  419828:	mov	x2, x10
  41982c:	str	x8, [sp, #32]
  419830:	str	x11, [sp, #24]
  419834:	str	x12, [sp, #16]
  419838:	bl	407f78 <sqrt@plt+0x61e8>
  41983c:	ldr	x0, [sp, #24]
  419840:	bl	410334 <sqrt@plt+0xe5a4>
  419844:	ldr	x8, [sp, #32]
  419848:	ldr	x0, [x8, #16]
  41984c:	ldr	x1, [x8, #8]
  419850:	ldr	x2, [x8]
  419854:	ldr	x3, [sp, #24]
  419858:	bl	4196e8 <sqrt@plt+0x17958>
  41985c:	cbnz	w0, 41988c <sqrt@plt+0x17afc>
  419860:	ldr	x8, [sp, #32]
  419864:	ldr	x1, [x8, #16]
  419868:	ldr	x2, [x8]
  41986c:	ldur	x4, [x29, #-40]
  419870:	ldr	x9, [sp, #16]
  419874:	ldr	x10, [x9]
  419878:	ldr	x10, [x10, #48]
  41987c:	mov	x0, x9
  419880:	mov	w3, #0x1                   	// #1
  419884:	blr	x10
  419888:	b	419a7c <sqrt@plt+0x17cec>
  41988c:	ldr	x8, [sp, #32]
  419890:	ldr	x0, [x8, #16]
  419894:	sub	x9, x29, #0x38
  419898:	mov	x1, x9
  41989c:	str	x9, [sp, #8]
  4198a0:	bl	4101ec <sqrt@plt+0xe45c>
  4198a4:	stur	d0, [x29, #-72]
  4198a8:	stur	d1, [x29, #-64]
  4198ac:	ldr	x8, [sp, #32]
  4198b0:	ldr	x0, [x8]
  4198b4:	ldr	x1, [sp, #8]
  4198b8:	bl	4101ec <sqrt@plt+0xe45c>
  4198bc:	stur	d0, [x29, #-88]
  4198c0:	stur	d1, [x29, #-80]
  4198c4:	ldur	d0, [x29, #-64]
  4198c8:	ldur	d1, [x29, #-72]
  4198cc:	bl	401b20 <atan2@plt>
  4198d0:	stur	d0, [x29, #-96]
  4198d4:	ldur	d0, [x29, #-80]
  4198d8:	ldur	d1, [x29, #-88]
  4198dc:	bl	401b20 <atan2@plt>
  4198e0:	str	d0, [sp, #104]
  4198e4:	ldr	x8, [sp, #32]
  4198e8:	ldr	x1, [x8, #16]
  4198ec:	ldr	x0, [sp, #8]
  4198f0:	bl	4101ec <sqrt@plt+0xe45c>
  4198f4:	add	x0, sp, #0x50
  4198f8:	str	d0, [sp, #80]
  4198fc:	str	d1, [sp, #88]
  419900:	bl	41068c <sqrt@plt+0xe8fc>
  419904:	str	d0, [sp, #96]
  419908:	ldur	x8, [x29, #-40]
  41990c:	ldr	d0, [x8, #8]
  419910:	ldr	d1, [sp, #96]
  419914:	fdiv	d0, d0, d1
  419918:	str	d0, [sp, #72]
  41991c:	ldr	d0, [sp, #104]
  419920:	ldur	d1, [x29, #-96]
  419924:	fsub	d0, d0, d1
  419928:	str	d0, [sp, #64]
  41992c:	ldr	d0, [sp, #64]
  419930:	fcmp	d0, #0.0
  419934:	cset	w8, mi  // mi = first
  419938:	tbnz	w8, #0, 419940 <sqrt@plt+0x17bb0>
  41993c:	b	419964 <sqrt@plt+0x17bd4>
  419940:	ldr	d0, [sp, #64]
  419944:	mov	x8, #0x2d18                	// #11544
  419948:	movk	x8, #0x5444, lsl #16
  41994c:	movk	x8, #0x21fb, lsl #32
  419950:	movk	x8, #0x4019, lsl #48
  419954:	fmov	d1, x8
  419958:	fadd	d0, d0, d1
  41995c:	str	d0, [sp, #64]
  419960:	b	41992c <sqrt@plt+0x17b9c>
  419964:	ldr	d0, [sp, #64]
  419968:	ldr	d1, [sp, #72]
  41996c:	fmov	d2, #2.000000000000000000e+00
  419970:	fmul	d1, d1, d2
  419974:	fcmp	d0, d1
  419978:	cset	w8, ls  // ls = plast
  41997c:	tbnz	w8, #0, 419984 <sqrt@plt+0x17bf4>
  419980:	b	4199b4 <sqrt@plt+0x17c24>
  419984:	ldr	x8, [sp, #32]
  419988:	ldr	x1, [x8, #8]
  41998c:	ldr	d0, [sp, #96]
  419990:	ldur	d1, [x29, #-96]
  419994:	ldr	d2, [sp, #104]
  419998:	ldur	x2, [x29, #-40]
  41999c:	ldr	x9, [sp, #16]
  4199a0:	ldr	x10, [x9]
  4199a4:	ldr	x10, [x10, #176]
  4199a8:	mov	x0, x9
  4199ac:	blr	x10
  4199b0:	b	419a7c <sqrt@plt+0x17cec>
  4199b4:	ldr	d0, [sp, #64]
  4199b8:	ldr	d1, [sp, #72]
  4199bc:	fsub	d0, d0, d1
  4199c0:	ldr	d1, [sp, #72]
  4199c4:	fmov	d2, #2.000000000000000000e+00
  4199c8:	fmul	d1, d1, d2
  4199cc:	fdiv	d0, d0, d1
  4199d0:	fmov	d1, #5.000000000000000000e-01
  4199d4:	fadd	d0, d0, d1
  4199d8:	fcvtzs	w8, d0
  4199dc:	str	w8, [sp, #60]
  4199e0:	ldr	d0, [sp, #64]
  4199e4:	ldr	d1, [sp, #72]
  4199e8:	fsub	d0, d0, d1
  4199ec:	ldr	w8, [sp, #60]
  4199f0:	scvtf	d1, w8
  4199f4:	fdiv	d0, d0, d1
  4199f8:	str	d0, [sp, #48]
  4199fc:	str	wzr, [sp, #44]
  419a00:	ldr	w8, [sp, #44]
  419a04:	ldr	w9, [sp, #60]
  419a08:	cmp	w8, w9
  419a0c:	b.gt	419a7c <sqrt@plt+0x17cec>
  419a10:	ldr	x8, [sp, #32]
  419a14:	ldr	x1, [x8, #8]
  419a18:	ldr	d0, [sp, #96]
  419a1c:	ldur	d1, [x29, #-96]
  419a20:	ldr	w9, [sp, #44]
  419a24:	scvtf	d2, w9
  419a28:	ldr	d3, [sp, #48]
  419a2c:	fmul	d2, d2, d3
  419a30:	fadd	d1, d1, d2
  419a34:	ldur	d2, [x29, #-96]
  419a38:	ldr	w9, [sp, #44]
  419a3c:	scvtf	d3, w9
  419a40:	ldr	d4, [sp, #48]
  419a44:	fmul	d3, d3, d4
  419a48:	fadd	d2, d2, d3
  419a4c:	ldr	d3, [sp, #72]
  419a50:	fadd	d2, d2, d3
  419a54:	ldur	x2, [x29, #-40]
  419a58:	ldr	x10, [sp, #16]
  419a5c:	ldr	x11, [x10]
  419a60:	ldr	x11, [x11, #176]
  419a64:	mov	x0, x10
  419a68:	blr	x11
  419a6c:	ldr	w8, [sp, #44]
  419a70:	add	w8, w8, #0x1
  419a74:	str	w8, [sp, #44]
  419a78:	b	419a00 <sqrt@plt+0x17c70>
  419a7c:	ldp	x29, x30, [sp, #208]
  419a80:	add	sp, sp, #0xe0
  419a84:	ret
  419a88:	sub	sp, sp, #0x120
  419a8c:	stp	x29, x30, [sp, #256]
  419a90:	str	x28, [sp, #272]
  419a94:	add	x29, sp, #0x100
  419a98:	mov	w8, #0x11b                 	// #283
  419a9c:	adrp	x9, 429000 <_ZdlPvm@@Base+0x6948>
  419aa0:	add	x9, x9, #0xa68
  419aa4:	sub	x10, x29, #0x38
  419aa8:	stur	x0, [x29, #-8]
  419aac:	stur	x1, [x29, #-16]
  419ab0:	stur	x2, [x29, #-24]
  419ab4:	stur	x3, [x29, #-32]
  419ab8:	stur	x4, [x29, #-40]
  419abc:	ldur	x11, [x29, #-8]
  419ac0:	ldur	x12, [x29, #-40]
  419ac4:	ldr	w13, [x12]
  419ac8:	cmp	w13, #0x2
  419acc:	cset	w13, eq  // eq = none
  419ad0:	and	w0, w13, #0x1
  419ad4:	mov	w1, w8
  419ad8:	mov	x2, x9
  419adc:	str	x10, [sp, #56]
  419ae0:	str	x11, [sp, #48]
  419ae4:	bl	407f78 <sqrt@plt+0x61e8>
  419ae8:	ldr	x0, [sp, #56]
  419aec:	bl	410334 <sqrt@plt+0xe5a4>
  419af0:	ldur	x0, [x29, #-16]
  419af4:	ldur	x1, [x29, #-24]
  419af8:	ldur	x2, [x29, #-32]
  419afc:	ldr	x3, [sp, #56]
  419b00:	bl	4196e8 <sqrt@plt+0x17958>
  419b04:	cbnz	w0, 419b30 <sqrt@plt+0x17da0>
  419b08:	ldur	x1, [x29, #-16]
  419b0c:	ldur	x2, [x29, #-32]
  419b10:	ldur	x4, [x29, #-40]
  419b14:	ldr	x8, [sp, #48]
  419b18:	ldr	x9, [x8]
  419b1c:	ldr	x9, [x9, #48]
  419b20:	mov	x0, x8
  419b24:	mov	w3, #0x1                   	// #1
  419b28:	blr	x9
  419b2c:	b	419d00 <sqrt@plt+0x17f70>
  419b30:	ldur	x0, [x29, #-16]
  419b34:	sub	x8, x29, #0x38
  419b38:	mov	x1, x8
  419b3c:	str	x8, [sp, #40]
  419b40:	bl	4101ec <sqrt@plt+0xe45c>
  419b44:	stur	d0, [x29, #-72]
  419b48:	stur	d1, [x29, #-64]
  419b4c:	ldur	x0, [x29, #-32]
  419b50:	ldr	x1, [sp, #40]
  419b54:	bl	4101ec <sqrt@plt+0xe45c>
  419b58:	stur	d0, [x29, #-88]
  419b5c:	stur	d1, [x29, #-80]
  419b60:	ldur	d0, [x29, #-64]
  419b64:	ldur	d1, [x29, #-72]
  419b68:	bl	401b20 <atan2@plt>
  419b6c:	stur	d0, [x29, #-96]
  419b70:	ldur	d0, [x29, #-80]
  419b74:	ldur	d1, [x29, #-88]
  419b78:	bl	401b20 <atan2@plt>
  419b7c:	ldur	d1, [x29, #-96]
  419b80:	fsub	d0, d0, d1
  419b84:	stur	d0, [x29, #-104]
  419b88:	ldur	d0, [x29, #-104]
  419b8c:	fcmp	d0, #0.0
  419b90:	cset	w8, mi  // mi = first
  419b94:	tbnz	w8, #0, 419b9c <sqrt@plt+0x17e0c>
  419b98:	b	419bc0 <sqrt@plt+0x17e30>
  419b9c:	ldur	d0, [x29, #-104]
  419ba0:	mov	x8, #0x2d18                	// #11544
  419ba4:	movk	x8, #0x5444, lsl #16
  419ba8:	movk	x8, #0x21fb, lsl #32
  419bac:	movk	x8, #0x4019, lsl #48
  419bb0:	fmov	d1, x8
  419bb4:	fadd	d0, d0, d1
  419bb8:	stur	d0, [x29, #-104]
  419bbc:	b	419b88 <sqrt@plt+0x17df8>
  419bc0:	ldur	x1, [x29, #-16]
  419bc4:	sub	x0, x29, #0x38
  419bc8:	bl	4101ec <sqrt@plt+0xe45c>
  419bcc:	add	x0, sp, #0x80
  419bd0:	str	d0, [sp, #128]
  419bd4:	str	d1, [sp, #136]
  419bd8:	bl	41068c <sqrt@plt+0xe8fc>
  419bdc:	stur	d0, [x29, #-112]
  419be0:	ldur	d0, [x29, #-104]
  419be4:	ldur	x8, [x29, #-40]
  419be8:	ldr	d1, [x8, #8]
  419bec:	ldur	d2, [x29, #-112]
  419bf0:	fdiv	d1, d1, d2
  419bf4:	fdiv	d0, d0, d1
  419bf8:	fmov	d1, #5.000000000000000000e-01
  419bfc:	fadd	d0, d0, d1
  419c00:	fcvtzs	w9, d0
  419c04:	str	w9, [sp, #124]
  419c08:	ldr	w9, [sp, #124]
  419c0c:	cbnz	w9, 419c30 <sqrt@plt+0x17ea0>
  419c10:	ldur	x1, [x29, #-16]
  419c14:	ldur	x2, [x29, #-40]
  419c18:	ldr	x8, [sp, #48]
  419c1c:	ldr	x9, [x8]
  419c20:	ldr	x9, [x9, #168]
  419c24:	mov	x0, x8
  419c28:	blr	x9
  419c2c:	b	419d00 <sqrt@plt+0x17f70>
  419c30:	str	wzr, [sp, #120]
  419c34:	ldr	w8, [sp, #120]
  419c38:	ldr	w9, [sp, #124]
  419c3c:	cmp	w8, w9
  419c40:	b.gt	419d00 <sqrt@plt+0x17f70>
  419c44:	ldur	d0, [x29, #-96]
  419c48:	ldur	d1, [x29, #-104]
  419c4c:	ldr	w8, [sp, #120]
  419c50:	scvtf	d2, w8
  419c54:	fmul	d1, d1, d2
  419c58:	ldr	w8, [sp, #124]
  419c5c:	scvtf	d2, w8
  419c60:	fdiv	d1, d1, d2
  419c64:	fadd	d0, d0, d1
  419c68:	str	d0, [sp, #112]
  419c6c:	ldur	x0, [x29, #-24]
  419c70:	ldr	d0, [sp, #112]
  419c74:	str	x0, [sp, #32]
  419c78:	bl	401960 <cos@plt>
  419c7c:	ldr	d1, [sp, #112]
  419c80:	str	d0, [sp, #24]
  419c84:	mov	v0.16b, v1.16b
  419c88:	bl	401c40 <sin@plt>
  419c8c:	add	x9, sp, #0x40
  419c90:	mov	x0, x9
  419c94:	ldr	d1, [sp, #24]
  419c98:	str	d0, [sp, #16]
  419c9c:	mov	v0.16b, v1.16b
  419ca0:	ldr	d1, [sp, #16]
  419ca4:	str	x9, [sp, #8]
  419ca8:	bl	410354 <sqrt@plt+0xe5c4>
  419cac:	ldur	d0, [x29, #-112]
  419cb0:	ldr	x0, [sp, #8]
  419cb4:	bl	4105f0 <sqrt@plt+0xe860>
  419cb8:	add	x1, sp, #0x50
  419cbc:	str	d0, [sp, #80]
  419cc0:	str	d1, [sp, #88]
  419cc4:	ldr	x0, [sp, #32]
  419cc8:	bl	41058c <sqrt@plt+0xe7fc>
  419ccc:	add	x1, sp, #0x60
  419cd0:	str	d0, [sp, #96]
  419cd4:	str	d1, [sp, #104]
  419cd8:	ldur	x2, [x29, #-40]
  419cdc:	ldr	x9, [sp, #48]
  419ce0:	ldr	x10, [x9]
  419ce4:	ldr	x10, [x10, #168]
  419ce8:	mov	x0, x9
  419cec:	blr	x10
  419cf0:	ldr	w8, [sp, #120]
  419cf4:	add	w8, w8, #0x1
  419cf8:	str	w8, [sp, #120]
  419cfc:	b	419c34 <sqrt@plt+0x17ea4>
  419d00:	ldr	x28, [sp, #272]
  419d04:	ldp	x29, x30, [sp, #256]
  419d08:	add	sp, sp, #0x120
  419d0c:	ret
  419d10:	sub	sp, sp, #0x150
  419d14:	stp	x29, x30, [sp, #304]
  419d18:	str	x28, [sp, #320]
  419d1c:	add	x29, sp, #0x130
  419d20:	mov	w8, #0x1                   	// #1
  419d24:	sub	x4, x29, #0x50
  419d28:	sub	x9, x29, #0x60
  419d2c:	sub	x10, x29, #0x70
  419d30:	sub	x11, x29, #0x80
  419d34:	sub	x3, x29, #0x90
  419d38:	add	x12, sp, #0x90
  419d3c:	add	x13, sp, #0x80
  419d40:	stur	x0, [x29, #-8]
  419d44:	stur	x1, [x29, #-16]
  419d48:	stur	d0, [x29, #-24]
  419d4c:	stur	d1, [x29, #-32]
  419d50:	stur	d2, [x29, #-40]
  419d54:	stur	x2, [x29, #-48]
  419d58:	ldur	x14, [x29, #-8]
  419d5c:	ldur	x15, [x29, #-48]
  419d60:	ldr	q3, [x15]
  419d64:	stur	q3, [x29, #-80]
  419d68:	ldr	x15, [x15, #16]
  419d6c:	stur	x15, [x29, #-64]
  419d70:	stur	w8, [x29, #-80]
  419d74:	ldur	x0, [x29, #-16]
  419d78:	ldur	d0, [x29, #-32]
  419d7c:	str	x4, [sp, #120]
  419d80:	str	x9, [sp, #112]
  419d84:	str	x10, [sp, #104]
  419d88:	str	x11, [sp, #96]
  419d8c:	str	x3, [sp, #88]
  419d90:	str	x12, [sp, #80]
  419d94:	str	x13, [sp, #72]
  419d98:	str	x14, [sp, #64]
  419d9c:	str	x0, [sp, #56]
  419da0:	bl	401960 <cos@plt>
  419da4:	ldur	d1, [x29, #-32]
  419da8:	str	d0, [sp, #48]
  419dac:	mov	v0.16b, v1.16b
  419db0:	bl	401c40 <sin@plt>
  419db4:	ldr	x0, [sp, #96]
  419db8:	ldr	d1, [sp, #48]
  419dbc:	str	d0, [sp, #40]
  419dc0:	mov	v0.16b, v1.16b
  419dc4:	ldr	d1, [sp, #40]
  419dc8:	bl	410354 <sqrt@plt+0xe5c4>
  419dcc:	ldur	d0, [x29, #-24]
  419dd0:	ldr	x0, [sp, #96]
  419dd4:	bl	4105f0 <sqrt@plt+0xe860>
  419dd8:	stur	d0, [x29, #-112]
  419ddc:	stur	d1, [x29, #-104]
  419de0:	ldr	x0, [sp, #56]
  419de4:	ldr	x1, [sp, #104]
  419de8:	bl	41058c <sqrt@plt+0xe7fc>
  419dec:	stur	d0, [x29, #-96]
  419df0:	stur	d1, [x29, #-88]
  419df4:	ldur	x2, [x29, #-16]
  419df8:	ldur	x0, [x29, #-16]
  419dfc:	ldur	d0, [x29, #-40]
  419e00:	str	x2, [sp, #32]
  419e04:	str	x0, [sp, #24]
  419e08:	bl	401960 <cos@plt>
  419e0c:	ldur	d1, [x29, #-40]
  419e10:	str	d0, [sp, #16]
  419e14:	mov	v0.16b, v1.16b
  419e18:	bl	401c40 <sin@plt>
  419e1c:	ldr	x0, [sp, #72]
  419e20:	ldr	d1, [sp, #16]
  419e24:	str	d0, [sp, #8]
  419e28:	mov	v0.16b, v1.16b
  419e2c:	ldr	d1, [sp, #8]
  419e30:	bl	410354 <sqrt@plt+0xe5c4>
  419e34:	ldur	d0, [x29, #-24]
  419e38:	ldr	x0, [sp, #72]
  419e3c:	bl	4105f0 <sqrt@plt+0xe860>
  419e40:	str	d0, [sp, #144]
  419e44:	str	d1, [sp, #152]
  419e48:	ldr	x0, [sp, #24]
  419e4c:	ldr	x1, [sp, #80]
  419e50:	bl	41058c <sqrt@plt+0xe7fc>
  419e54:	stur	d0, [x29, #-144]
  419e58:	stur	d1, [x29, #-136]
  419e5c:	ldr	x9, [sp, #64]
  419e60:	ldr	x10, [x9]
  419e64:	ldr	x10, [x10, #72]
  419e68:	mov	x0, x9
  419e6c:	ldr	x1, [sp, #112]
  419e70:	ldr	x2, [sp, #32]
  419e74:	ldr	x3, [sp, #88]
  419e78:	ldr	x4, [sp, #120]
  419e7c:	blr	x10
  419e80:	ldr	x28, [sp, #320]
  419e84:	ldp	x29, x30, [sp, #304]
  419e88:	add	sp, sp, #0x150
  419e8c:	ret
  419e90:	sub	sp, sp, #0x60
  419e94:	stp	x29, x30, [sp, #80]
  419e98:	add	x29, sp, #0x50
  419e9c:	stur	x0, [x29, #-8]
  419ea0:	stur	x1, [x29, #-16]
  419ea4:	stur	x2, [x29, #-24]
  419ea8:	stur	d0, [x29, #-32]
  419eac:	str	x3, [sp, #40]
  419eb0:	str	d1, [sp, #32]
  419eb4:	str	x4, [sp, #24]
  419eb8:	ldur	x8, [x29, #-8]
  419ebc:	ldr	d0, [sp, #32]
  419ec0:	fcmp	d0, #0.0
  419ec4:	cset	w9, ge  // ge = tcont
  419ec8:	str	x8, [sp, #16]
  419ecc:	tbnz	w9, #0, 419ed8 <sqrt@plt+0x18148>
  419ed0:	ldr	x8, [sp, #24]
  419ed4:	cbz	x8, 419ef0 <sqrt@plt+0x18160>
  419ed8:	ldur	x1, [x29, #-16]
  419edc:	ldur	x2, [x29, #-24]
  419ee0:	ldur	d0, [x29, #-32]
  419ee4:	ldr	d1, [sp, #32]
  419ee8:	ldr	x0, [sp, #16]
  419eec:	bl	419fa4 <sqrt@plt+0x18214>
  419ef0:	ldr	x8, [sp, #40]
  419ef4:	ldr	w9, [x8]
  419ef8:	subs	w9, w9, #0x0
  419efc:	mov	w8, w9
  419f00:	ubfx	x8, x8, #0, #32
  419f04:	cmp	x8, #0x3
  419f08:	str	x8, [sp, #8]
  419f0c:	b.hi	419f80 <sqrt@plt+0x181f0>  // b.pmore
  419f10:	adrp	x8, 429000 <_ZdlPvm@@Base+0x6948>
  419f14:	add	x8, x8, #0x968
  419f18:	ldr	x11, [sp, #8]
  419f1c:	ldrsw	x10, [x8, x11, lsl #2]
  419f20:	add	x9, x8, x10
  419f24:	br	x9
  419f28:	b	419f98 <sqrt@plt+0x18208>
  419f2c:	ldur	x1, [x29, #-16]
  419f30:	ldur	x2, [x29, #-24]
  419f34:	ldur	d0, [x29, #-32]
  419f38:	ldr	x3, [sp, #40]
  419f3c:	ldr	x0, [sp, #16]
  419f40:	bl	41a5b4 <sqrt@plt+0x18824>
  419f44:	b	419f98 <sqrt@plt+0x18208>
  419f48:	ldur	x1, [x29, #-16]
  419f4c:	ldur	x2, [x29, #-24]
  419f50:	ldur	d0, [x29, #-32]
  419f54:	ldr	x3, [sp, #40]
  419f58:	ldr	x0, [sp, #16]
  419f5c:	bl	41afb0 <sqrt@plt+0x19220>
  419f60:	b	419f98 <sqrt@plt+0x18208>
  419f64:	ldur	x1, [x29, #-16]
  419f68:	ldur	x2, [x29, #-24]
  419f6c:	ldur	d0, [x29, #-32]
  419f70:	ldr	x3, [sp, #40]
  419f74:	ldr	x0, [sp, #16]
  419f78:	bl	41b988 <sqrt@plt+0x19bf8>
  419f7c:	b	419f98 <sqrt@plt+0x18208>
  419f80:	mov	w8, wzr
  419f84:	mov	w0, w8
  419f88:	mov	w1, #0x153                 	// #339
  419f8c:	adrp	x2, 429000 <_ZdlPvm@@Base+0x6948>
  419f90:	add	x2, x2, #0xa68
  419f94:	bl	407f78 <sqrt@plt+0x61e8>
  419f98:	ldp	x29, x30, [sp, #80]
  419f9c:	add	sp, sp, #0x60
  419fa0:	ret
  419fa4:	stp	x29, x30, [sp, #-32]!
  419fa8:	str	x28, [sp, #16]
  419fac:	mov	x29, sp
  419fb0:	sub	sp, sp, #0x340
  419fb4:	fmov	d2, #2.000000000000000000e+00
  419fb8:	sub	x8, x29, #0x40
  419fbc:	sub	x9, x29, #0x50
  419fc0:	sub	x10, x29, #0x60
  419fc4:	sub	x11, x29, #0x70
  419fc8:	sub	x12, x29, #0x80
  419fcc:	sub	x13, x29, #0x90
  419fd0:	sub	x14, x29, #0xa0
  419fd4:	sub	x15, x29, #0xb0
  419fd8:	sub	x16, x29, #0xc0
  419fdc:	sub	x17, x29, #0x100
  419fe0:	stur	x0, [x29, #-8]
  419fe4:	stur	x1, [x29, #-16]
  419fe8:	stur	x2, [x29, #-24]
  419fec:	stur	d0, [x29, #-32]
  419ff0:	stur	d1, [x29, #-40]
  419ff4:	ldur	x18, [x29, #-8]
  419ff8:	mov	x0, x8
  419ffc:	str	d2, [sp, #312]
  41a000:	str	x8, [sp, #304]
  41a004:	str	x9, [sp, #296]
  41a008:	str	x10, [sp, #288]
  41a00c:	str	x11, [sp, #280]
  41a010:	str	x12, [sp, #272]
  41a014:	str	x13, [sp, #264]
  41a018:	str	x14, [sp, #256]
  41a01c:	str	x15, [sp, #248]
  41a020:	str	x16, [sp, #240]
  41a024:	str	x17, [sp, #232]
  41a028:	str	x18, [sp, #224]
  41a02c:	bl	40fdb0 <sqrt@plt+0xe020>
  41a030:	stur	wzr, [x29, #-64]
  41a034:	ldur	x0, [x29, #-16]
  41a038:	ldur	x8, [x29, #-24]
  41a03c:	ldr	d0, [x8]
  41a040:	ldr	d1, [sp, #312]
  41a044:	fdiv	d0, d0, d1
  41a048:	ldur	d2, [x29, #-32]
  41a04c:	fsub	d0, d0, d2
  41a050:	ldur	x8, [x29, #-24]
  41a054:	ldr	d2, [x8, #8]
  41a058:	fdiv	d2, d2, d1
  41a05c:	ldur	d3, [x29, #-32]
  41a060:	fsub	d1, d2, d3
  41a064:	ldr	x8, [sp, #288]
  41a068:	str	x0, [sp, #216]
  41a06c:	mov	x0, x8
  41a070:	bl	410354 <sqrt@plt+0xe5c4>
  41a074:	ldr	x0, [sp, #216]
  41a078:	ldr	x1, [sp, #288]
  41a07c:	bl	41058c <sqrt@plt+0xe7fc>
  41a080:	stur	d0, [x29, #-80]
  41a084:	stur	d1, [x29, #-72]
  41a088:	ldur	d0, [x29, #-32]
  41a08c:	ldur	d1, [x29, #-40]
  41a090:	ldr	x8, [sp, #224]
  41a094:	ldr	x9, [x8]
  41a098:	ldr	x9, [x9, #32]
  41a09c:	mov	x0, x8
  41a0a0:	ldr	x1, [sp, #296]
  41a0a4:	ldr	x2, [sp, #304]
  41a0a8:	blr	x9
  41a0ac:	ldur	x0, [x29, #-16]
  41a0b0:	ldur	x8, [x29, #-24]
  41a0b4:	ldr	d0, [x8]
  41a0b8:	fneg	d0, d0
  41a0bc:	ldr	d1, [sp, #312]
  41a0c0:	fdiv	d0, d0, d1
  41a0c4:	ldur	d2, [x29, #-32]
  41a0c8:	fadd	d0, d0, d2
  41a0cc:	ldur	x8, [x29, #-24]
  41a0d0:	ldr	d2, [x8, #8]
  41a0d4:	fdiv	d2, d2, d1
  41a0d8:	ldur	d3, [x29, #-32]
  41a0dc:	fsub	d1, d2, d3
  41a0e0:	ldr	x8, [sp, #272]
  41a0e4:	str	x0, [sp, #208]
  41a0e8:	mov	x0, x8
  41a0ec:	bl	410354 <sqrt@plt+0xe5c4>
  41a0f0:	ldr	x0, [sp, #208]
  41a0f4:	ldr	x1, [sp, #272]
  41a0f8:	bl	41058c <sqrt@plt+0xe7fc>
  41a0fc:	stur	d0, [x29, #-112]
  41a100:	stur	d1, [x29, #-104]
  41a104:	ldur	d0, [x29, #-32]
  41a108:	ldur	d1, [x29, #-40]
  41a10c:	ldr	x8, [sp, #224]
  41a110:	ldr	x9, [x8]
  41a114:	ldr	x9, [x9, #32]
  41a118:	mov	x0, x8
  41a11c:	ldr	x1, [sp, #280]
  41a120:	ldr	x2, [sp, #304]
  41a124:	blr	x9
  41a128:	ldur	x0, [x29, #-16]
  41a12c:	ldur	x8, [x29, #-24]
  41a130:	ldr	d0, [x8]
  41a134:	fneg	d0, d0
  41a138:	ldr	d1, [sp, #312]
  41a13c:	fdiv	d0, d0, d1
  41a140:	ldur	d2, [x29, #-32]
  41a144:	fadd	d0, d0, d2
  41a148:	ldur	x8, [x29, #-24]
  41a14c:	ldr	d2, [x8, #8]
  41a150:	fneg	d2, d2
  41a154:	fdiv	d2, d2, d1
  41a158:	ldur	d3, [x29, #-32]
  41a15c:	fadd	d1, d2, d3
  41a160:	ldr	x8, [sp, #256]
  41a164:	str	x0, [sp, #200]
  41a168:	mov	x0, x8
  41a16c:	bl	410354 <sqrt@plt+0xe5c4>
  41a170:	ldr	x0, [sp, #200]
  41a174:	ldr	x1, [sp, #256]
  41a178:	bl	41058c <sqrt@plt+0xe7fc>
  41a17c:	stur	d0, [x29, #-144]
  41a180:	stur	d1, [x29, #-136]
  41a184:	ldur	d0, [x29, #-32]
  41a188:	ldur	d1, [x29, #-40]
  41a18c:	ldr	x8, [sp, #224]
  41a190:	ldr	x9, [x8]
  41a194:	ldr	x9, [x9, #32]
  41a198:	mov	x0, x8
  41a19c:	ldr	x1, [sp, #264]
  41a1a0:	ldr	x2, [sp, #304]
  41a1a4:	blr	x9
  41a1a8:	ldur	x0, [x29, #-16]
  41a1ac:	ldur	x8, [x29, #-24]
  41a1b0:	ldr	d0, [x8]
  41a1b4:	ldr	d1, [sp, #312]
  41a1b8:	fdiv	d0, d0, d1
  41a1bc:	ldur	d2, [x29, #-32]
  41a1c0:	fsub	d0, d0, d2
  41a1c4:	ldur	x8, [x29, #-24]
  41a1c8:	ldr	d2, [x8, #8]
  41a1cc:	fneg	d2, d2
  41a1d0:	fdiv	d2, d2, d1
  41a1d4:	ldur	d3, [x29, #-32]
  41a1d8:	fadd	d1, d2, d3
  41a1dc:	ldr	x8, [sp, #240]
  41a1e0:	str	x0, [sp, #192]
  41a1e4:	mov	x0, x8
  41a1e8:	bl	410354 <sqrt@plt+0xe5c4>
  41a1ec:	ldr	x0, [sp, #192]
  41a1f0:	ldr	x1, [sp, #240]
  41a1f4:	bl	41058c <sqrt@plt+0xe7fc>
  41a1f8:	stur	d0, [x29, #-176]
  41a1fc:	stur	d1, [x29, #-168]
  41a200:	ldur	d0, [x29, #-32]
  41a204:	ldur	d1, [x29, #-40]
  41a208:	ldr	x8, [sp, #224]
  41a20c:	ldr	x9, [x8]
  41a210:	ldr	x9, [x9, #32]
  41a214:	mov	x0, x8
  41a218:	ldr	x1, [sp, #248]
  41a21c:	ldr	x2, [sp, #304]
  41a220:	blr	x9
  41a224:	ldr	x8, [sp, #232]
  41a228:	add	x9, x8, #0x40
  41a22c:	str	x9, [sp, #184]
  41a230:	str	x8, [sp, #176]
  41a234:	ldr	x8, [sp, #176]
  41a238:	mov	x0, x8
  41a23c:	str	x8, [sp, #168]
  41a240:	bl	410334 <sqrt@plt+0xe5a4>
  41a244:	ldr	x8, [sp, #168]
  41a248:	add	x9, x8, #0x10
  41a24c:	ldr	x10, [sp, #184]
  41a250:	cmp	x9, x10
  41a254:	str	x9, [sp, #176]
  41a258:	b.ne	41a234 <sqrt@plt+0x184a4>  // b.any
  41a25c:	ldur	x0, [x29, #-16]
  41a260:	ldur	x8, [x29, #-24]
  41a264:	ldr	d0, [x8]
  41a268:	fmov	d1, #2.000000000000000000e+00
  41a26c:	fdiv	d0, d0, d1
  41a270:	ldur	x8, [x29, #-24]
  41a274:	ldr	d2, [x8, #8]
  41a278:	fdiv	d2, d2, d1
  41a27c:	ldur	d3, [x29, #-32]
  41a280:	fsub	d2, d2, d3
  41a284:	add	x8, sp, #0x220
  41a288:	str	x0, [sp, #160]
  41a28c:	mov	x0, x8
  41a290:	str	d1, [sp, #152]
  41a294:	mov	v1.16b, v2.16b
  41a298:	str	x8, [sp, #144]
  41a29c:	bl	410354 <sqrt@plt+0xe5c4>
  41a2a0:	ldr	x0, [sp, #160]
  41a2a4:	ldr	x1, [sp, #144]
  41a2a8:	bl	41058c <sqrt@plt+0xe7fc>
  41a2ac:	str	d0, [sp, #560]
  41a2b0:	str	d1, [sp, #568]
  41a2b4:	ldr	q4, [sp, #560]
  41a2b8:	sub	x8, x29, #0x100
  41a2bc:	stur	q4, [x29, #-256]
  41a2c0:	ldur	x0, [x29, #-16]
  41a2c4:	ldur	x9, [x29, #-24]
  41a2c8:	ldr	d0, [x9]
  41a2cc:	fneg	d0, d0
  41a2d0:	ldr	d1, [sp, #152]
  41a2d4:	fdiv	d0, d0, d1
  41a2d8:	ldur	x9, [x29, #-24]
  41a2dc:	ldr	d2, [x9, #8]
  41a2e0:	fdiv	d2, d2, d1
  41a2e4:	ldur	d3, [x29, #-32]
  41a2e8:	fsub	d1, d2, d3
  41a2ec:	add	x9, sp, #0x200
  41a2f0:	str	x0, [sp, #136]
  41a2f4:	mov	x0, x9
  41a2f8:	str	x8, [sp, #128]
  41a2fc:	str	x9, [sp, #120]
  41a300:	bl	410354 <sqrt@plt+0xe5c4>
  41a304:	ldr	x0, [sp, #136]
  41a308:	ldr	x1, [sp, #120]
  41a30c:	bl	41058c <sqrt@plt+0xe7fc>
  41a310:	str	d0, [sp, #528]
  41a314:	str	d1, [sp, #536]
  41a318:	ldr	q4, [sp, #528]
  41a31c:	stur	q4, [x29, #-240]
  41a320:	ldur	x0, [x29, #-16]
  41a324:	ldur	x8, [x29, #-24]
  41a328:	ldr	d0, [x8]
  41a32c:	fneg	d0, d0
  41a330:	ldr	d1, [sp, #152]
  41a334:	fdiv	d0, d0, d1
  41a338:	ldur	x8, [x29, #-24]
  41a33c:	ldr	d2, [x8, #8]
  41a340:	fneg	d2, d2
  41a344:	fdiv	d2, d2, d1
  41a348:	ldur	d3, [x29, #-32]
  41a34c:	fadd	d1, d2, d3
  41a350:	add	x8, sp, #0x1e0
  41a354:	str	x0, [sp, #112]
  41a358:	mov	x0, x8
  41a35c:	str	x8, [sp, #104]
  41a360:	bl	410354 <sqrt@plt+0xe5c4>
  41a364:	ldr	x0, [sp, #112]
  41a368:	ldr	x1, [sp, #104]
  41a36c:	bl	41058c <sqrt@plt+0xe7fc>
  41a370:	str	d0, [sp, #496]
  41a374:	str	d1, [sp, #504]
  41a378:	ldr	q4, [sp, #496]
  41a37c:	stur	q4, [x29, #-224]
  41a380:	ldur	x0, [x29, #-16]
  41a384:	ldur	x8, [x29, #-24]
  41a388:	ldr	d0, [x8]
  41a38c:	ldr	d1, [sp, #152]
  41a390:	fdiv	d0, d0, d1
  41a394:	ldur	x8, [x29, #-24]
  41a398:	ldr	d2, [x8, #8]
  41a39c:	fneg	d2, d2
  41a3a0:	fdiv	d2, d2, d1
  41a3a4:	ldur	d3, [x29, #-32]
  41a3a8:	fadd	d1, d2, d3
  41a3ac:	add	x8, sp, #0x1c0
  41a3b0:	str	x0, [sp, #96]
  41a3b4:	mov	x0, x8
  41a3b8:	str	x8, [sp, #88]
  41a3bc:	bl	410354 <sqrt@plt+0xe5c4>
  41a3c0:	ldr	x0, [sp, #96]
  41a3c4:	ldr	x1, [sp, #88]
  41a3c8:	bl	41058c <sqrt@plt+0xe7fc>
  41a3cc:	str	d0, [sp, #464]
  41a3d0:	str	d1, [sp, #472]
  41a3d4:	ldr	q4, [sp, #464]
  41a3d8:	stur	q4, [x29, #-208]
  41a3dc:	ldur	d0, [x29, #-40]
  41a3e0:	ldr	x8, [sp, #224]
  41a3e4:	ldr	x9, [x8]
  41a3e8:	ldr	x9, [x9, #56]
  41a3ec:	mov	x0, x8
  41a3f0:	ldr	x1, [sp, #128]
  41a3f4:	mov	w10, #0x4                   	// #4
  41a3f8:	mov	w2, w10
  41a3fc:	sub	x11, x29, #0x40
  41a400:	mov	x3, x11
  41a404:	str	w10, [sp, #84]
  41a408:	str	x11, [sp, #72]
  41a40c:	blr	x9
  41a410:	ldur	x0, [x29, #-16]
  41a414:	ldur	x8, [x29, #-24]
  41a418:	ldr	d0, [x8]
  41a41c:	ldr	d1, [sp, #152]
  41a420:	fdiv	d0, d0, d1
  41a424:	ldur	d2, [x29, #-32]
  41a428:	fsub	d0, d0, d2
  41a42c:	ldur	x8, [x29, #-24]
  41a430:	ldr	d2, [x8, #8]
  41a434:	fdiv	d1, d2, d1
  41a438:	add	x8, sp, #0x1a0
  41a43c:	str	x0, [sp, #64]
  41a440:	mov	x0, x8
  41a444:	str	x8, [sp, #56]
  41a448:	bl	410354 <sqrt@plt+0xe5c4>
  41a44c:	ldr	x0, [sp, #64]
  41a450:	ldr	x1, [sp, #56]
  41a454:	bl	41058c <sqrt@plt+0xe7fc>
  41a458:	str	d0, [sp, #432]
  41a45c:	str	d1, [sp, #440]
  41a460:	ldr	q4, [sp, #432]
  41a464:	stur	q4, [x29, #-256]
  41a468:	ldur	x0, [x29, #-16]
  41a46c:	ldur	x8, [x29, #-24]
  41a470:	ldr	d0, [x8]
  41a474:	fneg	d0, d0
  41a478:	ldr	d1, [sp, #152]
  41a47c:	fdiv	d0, d0, d1
  41a480:	ldur	d2, [x29, #-32]
  41a484:	fadd	d0, d0, d2
  41a488:	ldur	x8, [x29, #-24]
  41a48c:	ldr	d2, [x8, #8]
  41a490:	fdiv	d1, d2, d1
  41a494:	add	x8, sp, #0x180
  41a498:	str	x0, [sp, #48]
  41a49c:	mov	x0, x8
  41a4a0:	str	x8, [sp, #40]
  41a4a4:	bl	410354 <sqrt@plt+0xe5c4>
  41a4a8:	ldr	x0, [sp, #48]
  41a4ac:	ldr	x1, [sp, #40]
  41a4b0:	bl	41058c <sqrt@plt+0xe7fc>
  41a4b4:	str	d0, [sp, #400]
  41a4b8:	str	d1, [sp, #408]
  41a4bc:	ldr	q4, [sp, #400]
  41a4c0:	stur	q4, [x29, #-240]
  41a4c4:	ldur	x0, [x29, #-16]
  41a4c8:	ldur	x8, [x29, #-24]
  41a4cc:	ldr	d0, [x8]
  41a4d0:	fneg	d0, d0
  41a4d4:	ldr	d1, [sp, #152]
  41a4d8:	fdiv	d0, d0, d1
  41a4dc:	ldur	d2, [x29, #-32]
  41a4e0:	fadd	d0, d0, d2
  41a4e4:	ldur	x8, [x29, #-24]
  41a4e8:	ldr	d2, [x8, #8]
  41a4ec:	fneg	d2, d2
  41a4f0:	fdiv	d1, d2, d1
  41a4f4:	add	x8, sp, #0x160
  41a4f8:	str	x0, [sp, #32]
  41a4fc:	mov	x0, x8
  41a500:	str	x8, [sp, #24]
  41a504:	bl	410354 <sqrt@plt+0xe5c4>
  41a508:	ldr	x0, [sp, #32]
  41a50c:	ldr	x1, [sp, #24]
  41a510:	bl	41058c <sqrt@plt+0xe7fc>
  41a514:	str	d0, [sp, #368]
  41a518:	str	d1, [sp, #376]
  41a51c:	ldr	q4, [sp, #368]
  41a520:	stur	q4, [x29, #-224]
  41a524:	ldur	x0, [x29, #-16]
  41a528:	ldur	x8, [x29, #-24]
  41a52c:	ldr	d0, [x8]
  41a530:	ldr	d1, [sp, #152]
  41a534:	fdiv	d0, d0, d1
  41a538:	ldur	d2, [x29, #-32]
  41a53c:	fsub	d0, d0, d2
  41a540:	ldur	x8, [x29, #-24]
  41a544:	ldr	d2, [x8, #8]
  41a548:	fneg	d2, d2
  41a54c:	fdiv	d1, d2, d1
  41a550:	add	x8, sp, #0x140
  41a554:	str	x0, [sp, #16]
  41a558:	mov	x0, x8
  41a55c:	str	x8, [sp, #8]
  41a560:	bl	410354 <sqrt@plt+0xe5c4>
  41a564:	ldr	x0, [sp, #16]
  41a568:	ldr	x1, [sp, #8]
  41a56c:	bl	41058c <sqrt@plt+0xe7fc>
  41a570:	str	d0, [sp, #336]
  41a574:	str	d1, [sp, #344]
  41a578:	ldr	q4, [sp, #336]
  41a57c:	stur	q4, [x29, #-208]
  41a580:	ldur	d0, [x29, #-40]
  41a584:	ldr	x8, [sp, #224]
  41a588:	ldr	x9, [x8]
  41a58c:	ldr	x9, [x9, #56]
  41a590:	mov	x0, x8
  41a594:	ldr	x1, [sp, #128]
  41a598:	ldr	w2, [sp, #84]
  41a59c:	ldr	x3, [sp, #72]
  41a5a0:	blr	x9
  41a5a4:	add	sp, sp, #0x340
  41a5a8:	ldr	x28, [sp, #16]
  41a5ac:	ldp	x29, x30, [sp], #32
  41a5b0:	ret
  41a5b4:	stp	x29, x30, [sp, #-32]!
  41a5b8:	str	x28, [sp, #16]
  41a5bc:	mov	x29, sp
  41a5c0:	sub	sp, sp, #0x400
  41a5c4:	mov	w8, #0x1                   	// #1
  41a5c8:	mov	x9, #0x4ba0                	// #19360
  41a5cc:	movk	x9, #0xaeef, lsl #16
  41a5d0:	movk	x9, #0x7812, lsl #32
  41a5d4:	movk	x9, #0xbfdb, lsl #48
  41a5d8:	fmov	d1, x9
  41a5dc:	fmov	d2, #2.000000000000000000e+00
  41a5e0:	fmov	d3, #5.000000000000000000e-01
  41a5e4:	stur	x0, [x29, #-8]
  41a5e8:	stur	x1, [x29, #-16]
  41a5ec:	stur	x2, [x29, #-24]
  41a5f0:	stur	d0, [x29, #-32]
  41a5f4:	stur	x3, [x29, #-40]
  41a5f8:	ldur	x9, [x29, #-8]
  41a5fc:	ldur	x10, [x29, #-40]
  41a600:	ldr	q4, [x10]
  41a604:	stur	q4, [x29, #-64]
  41a608:	ldr	x10, [x10, #16]
  41a60c:	stur	x10, [x29, #-48]
  41a610:	stur	w8, [x29, #-64]
  41a614:	ldur	x10, [x29, #-24]
  41a618:	ldr	d0, [x10]
  41a61c:	ldur	d5, [x29, #-32]
  41a620:	fmul	d1, d1, d5
  41a624:	fadd	d0, d0, d1
  41a628:	stur	d0, [x29, #-72]
  41a62c:	ldur	d0, [x29, #-72]
  41a630:	ldur	x10, [x29, #-40]
  41a634:	ldr	d1, [x10, #8]
  41a638:	fmul	d1, d1, d2
  41a63c:	fdiv	d0, d0, d1
  41a640:	fadd	d0, d0, d3
  41a644:	fcvtzs	w8, d0
  41a648:	stur	w8, [x29, #-76]
  41a64c:	ldur	w8, [x29, #-76]
  41a650:	str	x9, [sp, #384]
  41a654:	cbz	w8, 41a67c <sqrt@plt+0x188ec>
  41a658:	ldur	d0, [x29, #-72]
  41a65c:	ldur	w8, [x29, #-76]
  41a660:	scvtf	d1, w8
  41a664:	fdiv	d0, d0, d1
  41a668:	ldur	x9, [x29, #-40]
  41a66c:	ldr	d1, [x9, #8]
  41a670:	fsub	d0, d0, d1
  41a674:	str	d0, [sp, #376]
  41a678:	b	41a684 <sqrt@plt+0x188f4>
  41a67c:	fmov	d0, xzr
  41a680:	str	d0, [sp, #376]
  41a684:	ldr	d0, [sp, #376]
  41a688:	stur	d0, [x29, #-88]
  41a68c:	ldur	x8, [x29, #-24]
  41a690:	ldr	d0, [x8, #8]
  41a694:	ldur	d1, [x29, #-32]
  41a698:	mov	x8, #0x4ba0                	// #19360
  41a69c:	movk	x8, #0xaeef, lsl #16
  41a6a0:	movk	x8, #0x7812, lsl #32
  41a6a4:	movk	x8, #0xbfdb, lsl #48
  41a6a8:	fmov	d2, x8
  41a6ac:	fmul	d1, d2, d1
  41a6b0:	fadd	d0, d0, d1
  41a6b4:	stur	d0, [x29, #-96]
  41a6b8:	ldur	d0, [x29, #-96]
  41a6bc:	ldur	x8, [x29, #-40]
  41a6c0:	ldr	d1, [x8, #8]
  41a6c4:	fmov	d2, #2.000000000000000000e+00
  41a6c8:	fmul	d1, d1, d2
  41a6cc:	fdiv	d0, d0, d1
  41a6d0:	fmov	d1, #5.000000000000000000e-01
  41a6d4:	fadd	d0, d0, d1
  41a6d8:	fcvtzs	w9, d0
  41a6dc:	stur	w9, [x29, #-100]
  41a6e0:	ldur	w9, [x29, #-100]
  41a6e4:	cbz	w9, 41a70c <sqrt@plt+0x1897c>
  41a6e8:	ldur	d0, [x29, #-96]
  41a6ec:	ldur	w8, [x29, #-100]
  41a6f0:	scvtf	d1, w8
  41a6f4:	fdiv	d0, d0, d1
  41a6f8:	ldur	x9, [x29, #-40]
  41a6fc:	ldr	d1, [x9, #8]
  41a700:	fsub	d0, d0, d1
  41a704:	str	d0, [sp, #368]
  41a708:	b	41a714 <sqrt@plt+0x18984>
  41a70c:	fmov	d0, xzr
  41a710:	str	d0, [sp, #368]
  41a714:	ldr	d0, [sp, #368]
  41a718:	stur	d0, [x29, #-112]
  41a71c:	ldur	x8, [x29, #-40]
  41a720:	ldr	d0, [x8, #8]
  41a724:	fmov	d1, #2.000000000000000000e+00
  41a728:	fdiv	d0, d0, d1
  41a72c:	sub	x8, x29, #0x78
  41a730:	stur	d0, [x29, #-120]
  41a734:	ldur	x0, [x29, #-16]
  41a738:	ldur	x9, [x29, #-24]
  41a73c:	ldr	d0, [x9]
  41a740:	fdiv	d0, d0, d1
  41a744:	ldur	d2, [x29, #-32]
  41a748:	fsub	d0, d0, d2
  41a74c:	ldur	x9, [x29, #-24]
  41a750:	ldr	d2, [x9, #8]
  41a754:	fneg	d2, d2
  41a758:	fdiv	d2, d2, d1
  41a75c:	ldur	d3, [x29, #-32]
  41a760:	fadd	d2, d2, d3
  41a764:	sub	x9, x29, #0x98
  41a768:	str	x0, [sp, #360]
  41a76c:	mov	x0, x9
  41a770:	str	d1, [sp, #352]
  41a774:	mov	v1.16b, v2.16b
  41a778:	str	x8, [sp, #344]
  41a77c:	str	x9, [sp, #336]
  41a780:	bl	410354 <sqrt@plt+0xe5c4>
  41a784:	ldr	x0, [sp, #360]
  41a788:	ldr	x1, [sp, #336]
  41a78c:	bl	41058c <sqrt@plt+0xe7fc>
  41a790:	sub	x1, x29, #0x88
  41a794:	stur	d0, [x29, #-136]
  41a798:	stur	d1, [x29, #-128]
  41a79c:	ldur	d0, [x29, #-32]
  41a7a0:	ldur	x8, [x29, #-40]
  41a7a4:	ldr	d3, [x8, #8]
  41a7a8:	ldur	d4, [x29, #-112]
  41a7ac:	ldr	x0, [sp, #384]
  41a7b0:	mov	x8, #0x2d18                	// #11544
  41a7b4:	movk	x8, #0x5444, lsl #16
  41a7b8:	movk	x8, #0x21fb, lsl #32
  41a7bc:	movk	x8, #0xbfe9, lsl #48
  41a7c0:	fmov	d1, x8
  41a7c4:	fmov	d2, xzr
  41a7c8:	str	d2, [sp, #328]
  41a7cc:	sub	x8, x29, #0x40
  41a7d0:	mov	x2, x8
  41a7d4:	ldr	x3, [sp, #344]
  41a7d8:	str	x8, [sp, #320]
  41a7dc:	bl	41c224 <sqrt@plt+0x1a494>
  41a7e0:	ldur	x0, [x29, #-16]
  41a7e4:	ldur	x8, [x29, #-24]
  41a7e8:	ldr	d0, [x8]
  41a7ec:	ldr	d1, [sp, #352]
  41a7f0:	fdiv	d0, d0, d1
  41a7f4:	ldur	x8, [x29, #-24]
  41a7f8:	ldr	d2, [x8, #8]
  41a7fc:	fneg	d2, d2
  41a800:	fdiv	d2, d2, d1
  41a804:	ldur	d3, [x29, #-32]
  41a808:	fadd	d1, d2, d3
  41a80c:	sub	x8, x29, #0xb8
  41a810:	str	x0, [sp, #312]
  41a814:	mov	x0, x8
  41a818:	str	x8, [sp, #304]
  41a81c:	bl	410354 <sqrt@plt+0xe5c4>
  41a820:	ldr	x0, [sp, #312]
  41a824:	ldr	x1, [sp, #304]
  41a828:	bl	41058c <sqrt@plt+0xe7fc>
  41a82c:	sub	x1, x29, #0xa8
  41a830:	stur	d0, [x29, #-168]
  41a834:	stur	d1, [x29, #-160]
  41a838:	ldur	x0, [x29, #-16]
  41a83c:	ldur	x8, [x29, #-24]
  41a840:	ldr	d0, [x8]
  41a844:	ldr	d1, [sp, #352]
  41a848:	fdiv	d0, d0, d1
  41a84c:	ldur	x8, [x29, #-24]
  41a850:	ldr	d2, [x8, #8]
  41a854:	fdiv	d2, d2, d1
  41a858:	ldur	d3, [x29, #-32]
  41a85c:	fsub	d1, d2, d3
  41a860:	sub	x8, x29, #0xd8
  41a864:	str	x0, [sp, #296]
  41a868:	mov	x0, x8
  41a86c:	str	x1, [sp, #288]
  41a870:	str	x8, [sp, #280]
  41a874:	bl	410354 <sqrt@plt+0xe5c4>
  41a878:	ldr	x0, [sp, #296]
  41a87c:	ldr	x1, [sp, #280]
  41a880:	bl	41058c <sqrt@plt+0xe7fc>
  41a884:	sub	x2, x29, #0xc8
  41a888:	stur	d0, [x29, #-200]
  41a88c:	stur	d1, [x29, #-192]
  41a890:	ldur	x8, [x29, #-40]
  41a894:	ldr	d0, [x8, #8]
  41a898:	ldur	d1, [x29, #-112]
  41a89c:	ldr	x0, [sp, #384]
  41a8a0:	ldr	x1, [sp, #288]
  41a8a4:	ldr	x3, [sp, #320]
  41a8a8:	ldr	x4, [sp, #344]
  41a8ac:	bl	41c41c <sqrt@plt+0x1a68c>
  41a8b0:	ldur	x0, [x29, #-16]
  41a8b4:	ldur	x8, [x29, #-24]
  41a8b8:	ldr	d0, [x8]
  41a8bc:	ldr	d1, [sp, #352]
  41a8c0:	fdiv	d0, d0, d1
  41a8c4:	ldur	d2, [x29, #-32]
  41a8c8:	fsub	d0, d0, d2
  41a8cc:	ldur	x8, [x29, #-24]
  41a8d0:	ldr	d2, [x8, #8]
  41a8d4:	fdiv	d2, d2, d1
  41a8d8:	ldur	d3, [x29, #-32]
  41a8dc:	fsub	d1, d2, d3
  41a8e0:	sub	x8, x29, #0xf8
  41a8e4:	str	x0, [sp, #272]
  41a8e8:	mov	x0, x8
  41a8ec:	str	x8, [sp, #264]
  41a8f0:	bl	410354 <sqrt@plt+0xe5c4>
  41a8f4:	ldr	x0, [sp, #272]
  41a8f8:	ldr	x1, [sp, #264]
  41a8fc:	bl	41058c <sqrt@plt+0xe7fc>
  41a900:	sub	x1, x29, #0xe8
  41a904:	stur	d0, [x29, #-232]
  41a908:	stur	d1, [x29, #-224]
  41a90c:	ldur	d0, [x29, #-32]
  41a910:	ldur	x8, [x29, #-40]
  41a914:	ldr	d3, [x8, #8]
  41a918:	ldur	d4, [x29, #-112]
  41a91c:	ldr	x0, [sp, #384]
  41a920:	ldr	d1, [sp, #328]
  41a924:	mov	x8, #0x2d18                	// #11544
  41a928:	movk	x8, #0x5444, lsl #16
  41a92c:	movk	x8, #0x21fb, lsl #32
  41a930:	movk	x8, #0x3fe9, lsl #48
  41a934:	fmov	d2, x8
  41a938:	str	d2, [sp, #256]
  41a93c:	ldr	x2, [sp, #320]
  41a940:	ldr	x3, [sp, #344]
  41a944:	bl	41c224 <sqrt@plt+0x1a494>
  41a948:	ldur	x8, [x29, #-40]
  41a94c:	ldr	d0, [x8, #8]
  41a950:	ldr	d1, [sp, #352]
  41a954:	fdiv	d0, d0, d1
  41a958:	stur	d0, [x29, #-120]
  41a95c:	ldur	x0, [x29, #-16]
  41a960:	ldur	x8, [x29, #-24]
  41a964:	ldr	d0, [x8]
  41a968:	fdiv	d0, d0, d1
  41a96c:	ldur	d2, [x29, #-32]
  41a970:	fsub	d0, d0, d2
  41a974:	ldur	x8, [x29, #-24]
  41a978:	ldr	d2, [x8, #8]
  41a97c:	fdiv	d2, d2, d1
  41a980:	ldur	d3, [x29, #-32]
  41a984:	fsub	d1, d2, d3
  41a988:	add	x8, sp, #0x2e8
  41a98c:	str	x0, [sp, #248]
  41a990:	mov	x0, x8
  41a994:	str	x8, [sp, #240]
  41a998:	bl	410354 <sqrt@plt+0xe5c4>
  41a99c:	ldr	x0, [sp, #248]
  41a9a0:	ldr	x1, [sp, #240]
  41a9a4:	bl	41058c <sqrt@plt+0xe7fc>
  41a9a8:	add	x1, sp, #0x2f8
  41a9ac:	str	d0, [sp, #760]
  41a9b0:	str	d1, [sp, #768]
  41a9b4:	ldur	d0, [x29, #-32]
  41a9b8:	ldur	x8, [x29, #-40]
  41a9bc:	ldr	d3, [x8, #8]
  41a9c0:	ldur	d4, [x29, #-88]
  41a9c4:	ldr	x0, [sp, #384]
  41a9c8:	ldr	d1, [sp, #256]
  41a9cc:	mov	x8, #0x2d18                	// #11544
  41a9d0:	movk	x8, #0x5444, lsl #16
  41a9d4:	movk	x8, #0x21fb, lsl #32
  41a9d8:	movk	x8, #0x3ff9, lsl #48
  41a9dc:	fmov	d2, x8
  41a9e0:	str	d2, [sp, #232]
  41a9e4:	ldr	x2, [sp, #320]
  41a9e8:	ldr	x3, [sp, #344]
  41a9ec:	bl	41c224 <sqrt@plt+0x1a494>
  41a9f0:	ldur	x0, [x29, #-16]
  41a9f4:	ldur	x8, [x29, #-24]
  41a9f8:	ldr	d0, [x8]
  41a9fc:	ldr	d1, [sp, #352]
  41aa00:	fdiv	d0, d0, d1
  41aa04:	ldur	d2, [x29, #-32]
  41aa08:	fsub	d0, d0, d2
  41aa0c:	ldur	x8, [x29, #-24]
  41aa10:	ldr	d2, [x8, #8]
  41aa14:	fdiv	d1, d2, d1
  41aa18:	add	x8, sp, #0x2c8
  41aa1c:	str	x0, [sp, #224]
  41aa20:	mov	x0, x8
  41aa24:	str	x8, [sp, #216]
  41aa28:	bl	410354 <sqrt@plt+0xe5c4>
  41aa2c:	ldr	x0, [sp, #224]
  41aa30:	ldr	x1, [sp, #216]
  41aa34:	bl	41058c <sqrt@plt+0xe7fc>
  41aa38:	add	x1, sp, #0x2d8
  41aa3c:	str	d0, [sp, #728]
  41aa40:	str	d1, [sp, #736]
  41aa44:	ldur	x0, [x29, #-16]
  41aa48:	ldur	x8, [x29, #-24]
  41aa4c:	ldr	d0, [x8]
  41aa50:	fneg	d0, d0
  41aa54:	ldr	d1, [sp, #352]
  41aa58:	fdiv	d0, d0, d1
  41aa5c:	ldur	d2, [x29, #-32]
  41aa60:	fadd	d0, d0, d2
  41aa64:	ldur	x8, [x29, #-24]
  41aa68:	ldr	d2, [x8, #8]
  41aa6c:	fdiv	d1, d2, d1
  41aa70:	add	x8, sp, #0x2a8
  41aa74:	str	x0, [sp, #208]
  41aa78:	mov	x0, x8
  41aa7c:	str	x1, [sp, #200]
  41aa80:	str	x8, [sp, #192]
  41aa84:	bl	410354 <sqrt@plt+0xe5c4>
  41aa88:	ldr	x0, [sp, #208]
  41aa8c:	ldr	x1, [sp, #192]
  41aa90:	bl	41058c <sqrt@plt+0xe7fc>
  41aa94:	add	x2, sp, #0x2b8
  41aa98:	str	d0, [sp, #696]
  41aa9c:	str	d1, [sp, #704]
  41aaa0:	ldur	x8, [x29, #-40]
  41aaa4:	ldr	d0, [x8, #8]
  41aaa8:	ldur	d1, [x29, #-88]
  41aaac:	ldr	x0, [sp, #384]
  41aab0:	ldr	x1, [sp, #200]
  41aab4:	ldr	x3, [sp, #320]
  41aab8:	ldr	x4, [sp, #344]
  41aabc:	bl	41c41c <sqrt@plt+0x1a68c>
  41aac0:	ldur	x0, [x29, #-16]
  41aac4:	ldur	x8, [x29, #-24]
  41aac8:	ldr	d0, [x8]
  41aacc:	fneg	d0, d0
  41aad0:	ldr	d1, [sp, #352]
  41aad4:	fdiv	d0, d0, d1
  41aad8:	ldur	d2, [x29, #-32]
  41aadc:	fadd	d0, d0, d2
  41aae0:	ldur	x8, [x29, #-24]
  41aae4:	ldr	d2, [x8, #8]
  41aae8:	fdiv	d2, d2, d1
  41aaec:	ldur	d3, [x29, #-32]
  41aaf0:	fsub	d1, d2, d3
  41aaf4:	add	x8, sp, #0x288
  41aaf8:	str	x0, [sp, #184]
  41aafc:	mov	x0, x8
  41ab00:	str	x8, [sp, #176]
  41ab04:	bl	410354 <sqrt@plt+0xe5c4>
  41ab08:	ldr	x0, [sp, #184]
  41ab0c:	ldr	x1, [sp, #176]
  41ab10:	bl	41058c <sqrt@plt+0xe7fc>
  41ab14:	add	x1, sp, #0x298
  41ab18:	str	d0, [sp, #664]
  41ab1c:	str	d1, [sp, #672]
  41ab20:	ldur	d0, [x29, #-32]
  41ab24:	ldur	x8, [x29, #-40]
  41ab28:	ldr	d3, [x8, #8]
  41ab2c:	ldur	d4, [x29, #-88]
  41ab30:	ldr	x0, [sp, #384]
  41ab34:	ldr	d1, [sp, #232]
  41ab38:	mov	x8, #0x21d2                	// #8658
  41ab3c:	movk	x8, #0x7f33, lsl #16
  41ab40:	movk	x8, #0xd97c, lsl #32
  41ab44:	movk	x8, #0x4002, lsl #48
  41ab48:	fmov	d2, x8
  41ab4c:	str	d2, [sp, #168]
  41ab50:	ldr	x2, [sp, #320]
  41ab54:	ldr	x3, [sp, #344]
  41ab58:	bl	41c224 <sqrt@plt+0x1a494>
  41ab5c:	ldur	x8, [x29, #-40]
  41ab60:	ldr	d0, [x8, #8]
  41ab64:	ldr	d1, [sp, #352]
  41ab68:	fdiv	d0, d0, d1
  41ab6c:	stur	d0, [x29, #-120]
  41ab70:	ldur	x0, [x29, #-16]
  41ab74:	ldur	x8, [x29, #-24]
  41ab78:	ldr	d0, [x8]
  41ab7c:	fneg	d0, d0
  41ab80:	fdiv	d0, d0, d1
  41ab84:	ldur	d2, [x29, #-32]
  41ab88:	fadd	d0, d0, d2
  41ab8c:	ldur	x8, [x29, #-24]
  41ab90:	ldr	d2, [x8, #8]
  41ab94:	fdiv	d2, d2, d1
  41ab98:	ldur	d3, [x29, #-32]
  41ab9c:	fsub	d1, d2, d3
  41aba0:	add	x8, sp, #0x268
  41aba4:	str	x0, [sp, #160]
  41aba8:	mov	x0, x8
  41abac:	str	x8, [sp, #152]
  41abb0:	bl	410354 <sqrt@plt+0xe5c4>
  41abb4:	ldr	x0, [sp, #160]
  41abb8:	ldr	x1, [sp, #152]
  41abbc:	bl	41058c <sqrt@plt+0xe7fc>
  41abc0:	add	x1, sp, #0x278
  41abc4:	str	d0, [sp, #632]
  41abc8:	str	d1, [sp, #640]
  41abcc:	ldur	d0, [x29, #-32]
  41abd0:	ldur	x8, [x29, #-40]
  41abd4:	ldr	d3, [x8, #8]
  41abd8:	ldur	d4, [x29, #-112]
  41abdc:	ldr	x0, [sp, #384]
  41abe0:	ldr	d1, [sp, #168]
  41abe4:	mov	x8, #0x2d18                	// #11544
  41abe8:	movk	x8, #0x5444, lsl #16
  41abec:	movk	x8, #0x21fb, lsl #32
  41abf0:	movk	x8, #0x4009, lsl #48
  41abf4:	fmov	d2, x8
  41abf8:	str	d2, [sp, #144]
  41abfc:	ldr	x2, [sp, #320]
  41ac00:	ldr	x3, [sp, #344]
  41ac04:	bl	41c224 <sqrt@plt+0x1a494>
  41ac08:	ldur	x0, [x29, #-16]
  41ac0c:	ldur	x8, [x29, #-24]
  41ac10:	ldr	d0, [x8]
  41ac14:	fneg	d0, d0
  41ac18:	ldr	d1, [sp, #352]
  41ac1c:	fdiv	d0, d0, d1
  41ac20:	ldur	x8, [x29, #-24]
  41ac24:	ldr	d2, [x8, #8]
  41ac28:	fdiv	d2, d2, d1
  41ac2c:	ldur	d3, [x29, #-32]
  41ac30:	fsub	d1, d2, d3
  41ac34:	add	x8, sp, #0x248
  41ac38:	str	x0, [sp, #136]
  41ac3c:	mov	x0, x8
  41ac40:	str	x8, [sp, #128]
  41ac44:	bl	410354 <sqrt@plt+0xe5c4>
  41ac48:	ldr	x0, [sp, #136]
  41ac4c:	ldr	x1, [sp, #128]
  41ac50:	bl	41058c <sqrt@plt+0xe7fc>
  41ac54:	add	x1, sp, #0x258
  41ac58:	str	d0, [sp, #600]
  41ac5c:	str	d1, [sp, #608]
  41ac60:	ldur	x0, [x29, #-16]
  41ac64:	ldur	x8, [x29, #-24]
  41ac68:	ldr	d0, [x8]
  41ac6c:	fneg	d0, d0
  41ac70:	ldr	d1, [sp, #352]
  41ac74:	fdiv	d0, d0, d1
  41ac78:	ldur	x8, [x29, #-24]
  41ac7c:	ldr	d2, [x8, #8]
  41ac80:	fneg	d2, d2
  41ac84:	fdiv	d2, d2, d1
  41ac88:	ldur	d3, [x29, #-32]
  41ac8c:	fadd	d1, d2, d3
  41ac90:	add	x8, sp, #0x228
  41ac94:	str	x0, [sp, #120]
  41ac98:	mov	x0, x8
  41ac9c:	str	x1, [sp, #112]
  41aca0:	str	x8, [sp, #104]
  41aca4:	bl	410354 <sqrt@plt+0xe5c4>
  41aca8:	ldr	x0, [sp, #120]
  41acac:	ldr	x1, [sp, #104]
  41acb0:	bl	41058c <sqrt@plt+0xe7fc>
  41acb4:	add	x2, sp, #0x238
  41acb8:	str	d0, [sp, #568]
  41acbc:	str	d1, [sp, #576]
  41acc0:	ldur	x8, [x29, #-40]
  41acc4:	ldr	d0, [x8, #8]
  41acc8:	ldur	d1, [x29, #-112]
  41accc:	ldr	x0, [sp, #384]
  41acd0:	ldr	x1, [sp, #112]
  41acd4:	ldr	x3, [sp, #320]
  41acd8:	ldr	x4, [sp, #344]
  41acdc:	bl	41c41c <sqrt@plt+0x1a68c>
  41ace0:	ldur	x0, [x29, #-16]
  41ace4:	ldur	x8, [x29, #-24]
  41ace8:	ldr	d0, [x8]
  41acec:	fneg	d0, d0
  41acf0:	ldr	d1, [sp, #352]
  41acf4:	fdiv	d0, d0, d1
  41acf8:	ldur	d2, [x29, #-32]
  41acfc:	fadd	d0, d0, d2
  41ad00:	ldur	x8, [x29, #-24]
  41ad04:	ldr	d2, [x8, #8]
  41ad08:	fneg	d2, d2
  41ad0c:	fdiv	d2, d2, d1
  41ad10:	ldur	d3, [x29, #-32]
  41ad14:	fadd	d1, d2, d3
  41ad18:	add	x8, sp, #0x208
  41ad1c:	str	x0, [sp, #96]
  41ad20:	mov	x0, x8
  41ad24:	str	x8, [sp, #88]
  41ad28:	bl	410354 <sqrt@plt+0xe5c4>
  41ad2c:	ldr	x0, [sp, #96]
  41ad30:	ldr	x1, [sp, #88]
  41ad34:	bl	41058c <sqrt@plt+0xe7fc>
  41ad38:	add	x1, sp, #0x218
  41ad3c:	str	d0, [sp, #536]
  41ad40:	str	d1, [sp, #544]
  41ad44:	ldur	d0, [x29, #-32]
  41ad48:	ldur	x8, [x29, #-40]
  41ad4c:	ldr	d3, [x8, #8]
  41ad50:	ldur	d4, [x29, #-112]
  41ad54:	ldr	x0, [sp, #384]
  41ad58:	ldr	d1, [sp, #144]
  41ad5c:	mov	x8, #0x385e                	// #14430
  41ad60:	movk	x8, #0x2955, lsl #16
  41ad64:	movk	x8, #0x6a7a, lsl #32
  41ad68:	movk	x8, #0x400f, lsl #48
  41ad6c:	fmov	d2, x8
  41ad70:	str	d2, [sp, #80]
  41ad74:	ldr	x2, [sp, #320]
  41ad78:	ldr	x3, [sp, #344]
  41ad7c:	bl	41c224 <sqrt@plt+0x1a494>
  41ad80:	ldur	x8, [x29, #-40]
  41ad84:	ldr	d0, [x8, #8]
  41ad88:	ldr	d1, [sp, #352]
  41ad8c:	fdiv	d0, d0, d1
  41ad90:	stur	d0, [x29, #-120]
  41ad94:	ldur	x0, [x29, #-16]
  41ad98:	ldur	x8, [x29, #-24]
  41ad9c:	ldr	d0, [x8]
  41ada0:	fneg	d0, d0
  41ada4:	fdiv	d0, d0, d1
  41ada8:	ldur	d2, [x29, #-32]
  41adac:	fadd	d0, d0, d2
  41adb0:	ldur	x8, [x29, #-24]
  41adb4:	ldr	d2, [x8, #8]
  41adb8:	fneg	d2, d2
  41adbc:	fdiv	d2, d2, d1
  41adc0:	ldur	d3, [x29, #-32]
  41adc4:	fadd	d1, d2, d3
  41adc8:	add	x8, sp, #0x1e8
  41adcc:	str	x0, [sp, #72]
  41add0:	mov	x0, x8
  41add4:	str	x8, [sp, #64]
  41add8:	bl	410354 <sqrt@plt+0xe5c4>
  41addc:	ldr	x0, [sp, #72]
  41ade0:	ldr	x1, [sp, #64]
  41ade4:	bl	41058c <sqrt@plt+0xe7fc>
  41ade8:	add	x1, sp, #0x1f8
  41adec:	str	d0, [sp, #504]
  41adf0:	str	d1, [sp, #512]
  41adf4:	ldur	d0, [x29, #-32]
  41adf8:	ldur	x8, [x29, #-40]
  41adfc:	ldr	d3, [x8, #8]
  41ae00:	ldur	d4, [x29, #-88]
  41ae04:	ldr	x0, [sp, #384]
  41ae08:	ldr	d1, [sp, #80]
  41ae0c:	mov	x8, #0x21d2                	// #8658
  41ae10:	movk	x8, #0x7f33, lsl #16
  41ae14:	movk	x8, #0xd97c, lsl #32
  41ae18:	movk	x8, #0x4012, lsl #48
  41ae1c:	fmov	d2, x8
  41ae20:	str	d2, [sp, #56]
  41ae24:	ldr	x2, [sp, #320]
  41ae28:	ldr	x3, [sp, #344]
  41ae2c:	bl	41c224 <sqrt@plt+0x1a494>
  41ae30:	ldur	x0, [x29, #-16]
  41ae34:	ldur	x8, [x29, #-24]
  41ae38:	ldr	d0, [x8]
  41ae3c:	fneg	d0, d0
  41ae40:	ldr	d1, [sp, #352]
  41ae44:	fdiv	d0, d0, d1
  41ae48:	ldur	d2, [x29, #-32]
  41ae4c:	fadd	d0, d0, d2
  41ae50:	ldur	x8, [x29, #-24]
  41ae54:	ldr	d2, [x8, #8]
  41ae58:	fneg	d2, d2
  41ae5c:	fdiv	d1, d2, d1
  41ae60:	add	x8, sp, #0x1c8
  41ae64:	str	x0, [sp, #48]
  41ae68:	mov	x0, x8
  41ae6c:	str	x8, [sp, #40]
  41ae70:	bl	410354 <sqrt@plt+0xe5c4>
  41ae74:	ldr	x0, [sp, #48]
  41ae78:	ldr	x1, [sp, #40]
  41ae7c:	bl	41058c <sqrt@plt+0xe7fc>
  41ae80:	add	x1, sp, #0x1d8
  41ae84:	str	d0, [sp, #472]
  41ae88:	str	d1, [sp, #480]
  41ae8c:	ldur	x0, [x29, #-16]
  41ae90:	ldur	x8, [x29, #-24]
  41ae94:	ldr	d0, [x8]
  41ae98:	ldr	d1, [sp, #352]
  41ae9c:	fdiv	d0, d0, d1
  41aea0:	ldur	d2, [x29, #-32]
  41aea4:	fsub	d0, d0, d2
  41aea8:	ldur	x8, [x29, #-24]
  41aeac:	ldr	d2, [x8, #8]
  41aeb0:	fneg	d2, d2
  41aeb4:	fdiv	d1, d2, d1
  41aeb8:	add	x8, sp, #0x1a8
  41aebc:	str	x0, [sp, #32]
  41aec0:	mov	x0, x8
  41aec4:	str	x1, [sp, #24]
  41aec8:	str	x8, [sp, #16]
  41aecc:	bl	410354 <sqrt@plt+0xe5c4>
  41aed0:	ldr	x0, [sp, #32]
  41aed4:	ldr	x1, [sp, #16]
  41aed8:	bl	41058c <sqrt@plt+0xe7fc>
  41aedc:	add	x2, sp, #0x1b8
  41aee0:	str	d0, [sp, #440]
  41aee4:	str	d1, [sp, #448]
  41aee8:	ldur	x8, [x29, #-40]
  41aeec:	ldr	d0, [x8, #8]
  41aef0:	ldur	d1, [x29, #-88]
  41aef4:	ldr	x0, [sp, #384]
  41aef8:	ldr	x1, [sp, #24]
  41aefc:	ldr	x3, [sp, #320]
  41af00:	ldr	x4, [sp, #344]
  41af04:	bl	41c41c <sqrt@plt+0x1a68c>
  41af08:	ldur	x0, [x29, #-16]
  41af0c:	ldur	x8, [x29, #-24]
  41af10:	ldr	d0, [x8]
  41af14:	ldr	d1, [sp, #352]
  41af18:	fdiv	d0, d0, d1
  41af1c:	ldur	d2, [x29, #-32]
  41af20:	fsub	d0, d0, d2
  41af24:	ldur	x8, [x29, #-24]
  41af28:	ldr	d2, [x8, #8]
  41af2c:	fneg	d2, d2
  41af30:	fdiv	d2, d2, d1
  41af34:	ldur	d3, [x29, #-32]
  41af38:	fadd	d1, d2, d3
  41af3c:	add	x8, sp, #0x188
  41af40:	str	x0, [sp, #8]
  41af44:	mov	x0, x8
  41af48:	str	x8, [sp]
  41af4c:	bl	410354 <sqrt@plt+0xe5c4>
  41af50:	ldr	x0, [sp, #8]
  41af54:	ldr	x1, [sp]
  41af58:	bl	41058c <sqrt@plt+0xe7fc>
  41af5c:	add	x1, sp, #0x198
  41af60:	str	d0, [sp, #408]
  41af64:	str	d1, [sp, #416]
  41af68:	ldur	d0, [x29, #-32]
  41af6c:	ldur	x8, [x29, #-40]
  41af70:	ldr	d3, [x8, #8]
  41af74:	ldur	d4, [x29, #-88]
  41af78:	ldr	x0, [sp, #384]
  41af7c:	ldr	d1, [sp, #56]
  41af80:	mov	x8, #0xa775                	// #42869
  41af84:	movk	x8, #0xe9bb, lsl #16
  41af88:	movk	x8, #0xfdbb, lsl #32
  41af8c:	movk	x8, #0x4015, lsl #48
  41af90:	fmov	d2, x8
  41af94:	ldr	x2, [sp, #320]
  41af98:	ldr	x3, [sp, #344]
  41af9c:	bl	41c224 <sqrt@plt+0x1a494>
  41afa0:	add	sp, sp, #0x400
  41afa4:	ldr	x28, [sp, #16]
  41afa8:	ldp	x29, x30, [sp], #32
  41afac:	ret
  41afb0:	stp	x29, x30, [sp, #-32]!
  41afb4:	str	x28, [sp, #16]
  41afb8:	mov	x29, sp
  41afbc:	sub	sp, sp, #0x420
  41afc0:	mov	w8, #0x1                   	// #1
  41afc4:	mov	x9, #0x4ba0                	// #19360
  41afc8:	movk	x9, #0xaeef, lsl #16
  41afcc:	movk	x9, #0x7812, lsl #32
  41afd0:	movk	x9, #0xbfdb, lsl #48
  41afd4:	fmov	d1, x9
  41afd8:	fmov	d2, #5.000000000000000000e-01
  41afdc:	stur	x0, [x29, #-8]
  41afe0:	stur	x1, [x29, #-16]
  41afe4:	stur	x2, [x29, #-24]
  41afe8:	stur	d0, [x29, #-32]
  41afec:	stur	x3, [x29, #-40]
  41aff0:	ldur	x9, [x29, #-8]
  41aff4:	ldur	x10, [x29, #-40]
  41aff8:	ldr	q3, [x10]
  41affc:	stur	q3, [x29, #-64]
  41b000:	ldr	x10, [x10, #16]
  41b004:	stur	x10, [x29, #-48]
  41b008:	stur	w8, [x29, #-64]
  41b00c:	ldur	x10, [x29, #-24]
  41b010:	ldr	d0, [x10]
  41b014:	ldur	d4, [x29, #-32]
  41b018:	fmul	d1, d1, d4
  41b01c:	fadd	d0, d0, d1
  41b020:	stur	d0, [x29, #-72]
  41b024:	ldur	d0, [x29, #-72]
  41b028:	ldur	x10, [x29, #-40]
  41b02c:	ldr	d1, [x10, #8]
  41b030:	fdiv	d0, d0, d1
  41b034:	fadd	d0, d0, d2
  41b038:	fcvtzs	w8, d0
  41b03c:	stur	w8, [x29, #-76]
  41b040:	ldur	w8, [x29, #-76]
  41b044:	str	x9, [sp, #408]
  41b048:	cbz	w8, 41b064 <sqrt@plt+0x192d4>
  41b04c:	ldur	d0, [x29, #-72]
  41b050:	ldur	w8, [x29, #-76]
  41b054:	scvtf	d1, w8
  41b058:	fdiv	d0, d0, d1
  41b05c:	str	d0, [sp, #400]
  41b060:	b	41b074 <sqrt@plt+0x192e4>
  41b064:	ldur	x8, [x29, #-40]
  41b068:	ldr	x8, [x8, #8]
  41b06c:	fmov	d0, x8
  41b070:	str	d0, [sp, #400]
  41b074:	ldr	d0, [sp, #400]
  41b078:	stur	d0, [x29, #-88]
  41b07c:	ldur	x8, [x29, #-24]
  41b080:	ldr	d0, [x8, #8]
  41b084:	ldur	d1, [x29, #-32]
  41b088:	mov	x8, #0x4ba0                	// #19360
  41b08c:	movk	x8, #0xaeef, lsl #16
  41b090:	movk	x8, #0x7812, lsl #32
  41b094:	movk	x8, #0xbfdb, lsl #48
  41b098:	fmov	d2, x8
  41b09c:	fmul	d1, d2, d1
  41b0a0:	fadd	d0, d0, d1
  41b0a4:	stur	d0, [x29, #-96]
  41b0a8:	ldur	d0, [x29, #-96]
  41b0ac:	ldur	x8, [x29, #-40]
  41b0b0:	ldr	d1, [x8, #8]
  41b0b4:	fdiv	d0, d0, d1
  41b0b8:	fmov	d1, #5.000000000000000000e-01
  41b0bc:	fadd	d0, d0, d1
  41b0c0:	fcvtzs	w9, d0
  41b0c4:	stur	w9, [x29, #-100]
  41b0c8:	ldur	w9, [x29, #-100]
  41b0cc:	cbz	w9, 41b0e8 <sqrt@plt+0x19358>
  41b0d0:	ldur	d0, [x29, #-96]
  41b0d4:	ldur	w8, [x29, #-100]
  41b0d8:	scvtf	d1, w8
  41b0dc:	fdiv	d0, d0, d1
  41b0e0:	str	d0, [sp, #392]
  41b0e4:	b	41b0f8 <sqrt@plt+0x19368>
  41b0e8:	ldur	x8, [x29, #-40]
  41b0ec:	ldr	x8, [x8, #8]
  41b0f0:	fmov	d0, x8
  41b0f4:	str	d0, [sp, #392]
  41b0f8:	ldr	d0, [sp, #392]
  41b0fc:	stur	d0, [x29, #-112]
  41b100:	ldur	x8, [x29, #-40]
  41b104:	ldr	d0, [x8, #8]
  41b108:	ldur	d1, [x29, #-32]
  41b10c:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  41b110:	fmov	d2, x8
  41b114:	fmul	d1, d1, d2
  41b118:	fdiv	d0, d0, d1
  41b11c:	stur	d0, [x29, #-120]
  41b120:	sub	x8, x29, #0x80
  41b124:	fmov	d0, xzr
  41b128:	stur	d0, [x29, #-128]
  41b12c:	ldur	x0, [x29, #-16]
  41b130:	ldur	x9, [x29, #-24]
  41b134:	ldr	d1, [x9]
  41b138:	fmov	d2, #2.000000000000000000e+00
  41b13c:	fdiv	d1, d1, d2
  41b140:	ldur	d3, [x29, #-32]
  41b144:	fsub	d1, d1, d3
  41b148:	ldur	x9, [x29, #-24]
  41b14c:	ldr	d3, [x9, #8]
  41b150:	fneg	d3, d3
  41b154:	fdiv	d3, d3, d2
  41b158:	ldur	d4, [x29, #-32]
  41b15c:	fadd	d3, d3, d4
  41b160:	sub	x9, x29, #0xa0
  41b164:	str	x0, [sp, #384]
  41b168:	mov	x0, x9
  41b16c:	str	d0, [sp, #376]
  41b170:	mov	v0.16b, v1.16b
  41b174:	mov	v1.16b, v3.16b
  41b178:	str	x8, [sp, #368]
  41b17c:	str	d2, [sp, #360]
  41b180:	str	x9, [sp, #352]
  41b184:	bl	410354 <sqrt@plt+0xe5c4>
  41b188:	ldr	x0, [sp, #384]
  41b18c:	ldr	x1, [sp, #352]
  41b190:	bl	41058c <sqrt@plt+0xe7fc>
  41b194:	sub	x1, x29, #0x90
  41b198:	stur	d0, [x29, #-144]
  41b19c:	stur	d1, [x29, #-136]
  41b1a0:	ldur	d0, [x29, #-32]
  41b1a4:	ldur	d3, [x29, #-112]
  41b1a8:	ldr	x0, [sp, #408]
  41b1ac:	mov	x8, #0x2d18                	// #11544
  41b1b0:	movk	x8, #0x5444, lsl #16
  41b1b4:	movk	x8, #0x21fb, lsl #32
  41b1b8:	movk	x8, #0xbfe9, lsl #48
  41b1bc:	fmov	d1, x8
  41b1c0:	ldr	d2, [sp, #376]
  41b1c4:	sub	x8, x29, #0x40
  41b1c8:	mov	x2, x8
  41b1cc:	ldr	x3, [sp, #368]
  41b1d0:	str	x8, [sp, #344]
  41b1d4:	bl	41c6c4 <sqrt@plt+0x1a934>
  41b1d8:	ldur	x0, [x29, #-16]
  41b1dc:	ldur	x8, [x29, #-24]
  41b1e0:	ldr	d0, [x8]
  41b1e4:	ldr	d1, [sp, #360]
  41b1e8:	fdiv	d0, d0, d1
  41b1ec:	ldur	x8, [x29, #-24]
  41b1f0:	ldr	d2, [x8, #8]
  41b1f4:	fneg	d2, d2
  41b1f8:	fdiv	d2, d2, d1
  41b1fc:	ldur	d3, [x29, #-32]
  41b200:	fadd	d1, d2, d3
  41b204:	sub	x8, x29, #0xc0
  41b208:	str	x0, [sp, #336]
  41b20c:	mov	x0, x8
  41b210:	str	x8, [sp, #328]
  41b214:	bl	410354 <sqrt@plt+0xe5c4>
  41b218:	ldr	x0, [sp, #336]
  41b21c:	ldr	x1, [sp, #328]
  41b220:	bl	41058c <sqrt@plt+0xe7fc>
  41b224:	sub	x1, x29, #0xb0
  41b228:	stur	d0, [x29, #-176]
  41b22c:	stur	d1, [x29, #-168]
  41b230:	ldur	x0, [x29, #-16]
  41b234:	ldur	x8, [x29, #-24]
  41b238:	ldr	d0, [x8]
  41b23c:	ldr	d1, [sp, #360]
  41b240:	fdiv	d0, d0, d1
  41b244:	ldur	x8, [x29, #-24]
  41b248:	ldr	d2, [x8, #8]
  41b24c:	fdiv	d2, d2, d1
  41b250:	ldur	d3, [x29, #-32]
  41b254:	fsub	d1, d2, d3
  41b258:	sub	x8, x29, #0xe0
  41b25c:	str	x0, [sp, #320]
  41b260:	mov	x0, x8
  41b264:	str	x1, [sp, #312]
  41b268:	str	x8, [sp, #304]
  41b26c:	bl	410354 <sqrt@plt+0xe5c4>
  41b270:	ldr	x0, [sp, #320]
  41b274:	ldr	x1, [sp, #304]
  41b278:	bl	41058c <sqrt@plt+0xe7fc>
  41b27c:	sub	x2, x29, #0xd0
  41b280:	stur	d0, [x29, #-208]
  41b284:	stur	d1, [x29, #-200]
  41b288:	ldur	d0, [x29, #-112]
  41b28c:	ldr	x0, [sp, #408]
  41b290:	ldr	x1, [sp, #312]
  41b294:	ldr	x3, [sp, #344]
  41b298:	ldr	x4, [sp, #368]
  41b29c:	bl	41c84c <sqrt@plt+0x1aabc>
  41b2a0:	ldur	x0, [x29, #-16]
  41b2a4:	ldur	x8, [x29, #-24]
  41b2a8:	ldr	d0, [x8]
  41b2ac:	ldr	d1, [sp, #360]
  41b2b0:	fdiv	d0, d0, d1
  41b2b4:	ldur	d2, [x29, #-32]
  41b2b8:	fsub	d0, d0, d2
  41b2bc:	ldur	x8, [x29, #-24]
  41b2c0:	ldr	d2, [x8, #8]
  41b2c4:	fdiv	d2, d2, d1
  41b2c8:	ldur	d3, [x29, #-32]
  41b2cc:	fsub	d1, d2, d3
  41b2d0:	sub	x8, x29, #0x100
  41b2d4:	str	x0, [sp, #296]
  41b2d8:	mov	x0, x8
  41b2dc:	str	x8, [sp, #288]
  41b2e0:	bl	410354 <sqrt@plt+0xe5c4>
  41b2e4:	ldr	x0, [sp, #296]
  41b2e8:	ldr	x1, [sp, #288]
  41b2ec:	bl	41058c <sqrt@plt+0xe7fc>
  41b2f0:	sub	x1, x29, #0xf0
  41b2f4:	stur	d0, [x29, #-240]
  41b2f8:	stur	d1, [x29, #-232]
  41b2fc:	ldur	d0, [x29, #-32]
  41b300:	ldur	d1, [x29, #-120]
  41b304:	mov	x8, #0x2d18                	// #11544
  41b308:	movk	x8, #0x5444, lsl #16
  41b30c:	movk	x8, #0x21fb, lsl #32
  41b310:	movk	x8, #0x3fe9, lsl #48
  41b314:	fmov	d2, x8
  41b318:	fsub	d1, d2, d1
  41b31c:	ldur	d3, [x29, #-112]
  41b320:	ldr	x0, [sp, #408]
  41b324:	ldr	d4, [sp, #376]
  41b328:	str	d1, [sp, #280]
  41b32c:	mov	v1.16b, v4.16b
  41b330:	ldr	d5, [sp, #280]
  41b334:	str	d2, [sp, #272]
  41b338:	mov	v2.16b, v5.16b
  41b33c:	ldr	x2, [sp, #344]
  41b340:	ldr	x3, [sp, #368]
  41b344:	bl	41c6c4 <sqrt@plt+0x1a934>
  41b348:	ldr	d0, [sp, #376]
  41b34c:	stur	d0, [x29, #-128]
  41b350:	ldur	x0, [x29, #-16]
  41b354:	ldur	x8, [x29, #-24]
  41b358:	ldr	d1, [x8]
  41b35c:	ldr	d2, [sp, #360]
  41b360:	fdiv	d1, d1, d2
  41b364:	ldur	d3, [x29, #-32]
  41b368:	fsub	d0, d1, d3
  41b36c:	ldur	x8, [x29, #-24]
  41b370:	ldr	d1, [x8, #8]
  41b374:	fdiv	d1, d1, d2
  41b378:	ldur	d3, [x29, #-32]
  41b37c:	fsub	d1, d1, d3
  41b380:	add	x8, sp, #0x300
  41b384:	str	x0, [sp, #264]
  41b388:	mov	x0, x8
  41b38c:	str	x8, [sp, #256]
  41b390:	bl	410354 <sqrt@plt+0xe5c4>
  41b394:	ldr	x0, [sp, #264]
  41b398:	ldr	x1, [sp, #256]
  41b39c:	bl	41058c <sqrt@plt+0xe7fc>
  41b3a0:	add	x1, sp, #0x310
  41b3a4:	str	d0, [sp, #784]
  41b3a8:	str	d1, [sp, #792]
  41b3ac:	ldur	d0, [x29, #-32]
  41b3b0:	ldur	d3, [x29, #-88]
  41b3b4:	ldr	x0, [sp, #408]
  41b3b8:	ldr	d1, [sp, #272]
  41b3bc:	mov	x8, #0x2d18                	// #11544
  41b3c0:	movk	x8, #0x5444, lsl #16
  41b3c4:	movk	x8, #0x21fb, lsl #32
  41b3c8:	movk	x8, #0x3ff9, lsl #48
  41b3cc:	fmov	d2, x8
  41b3d0:	str	d2, [sp, #248]
  41b3d4:	ldr	x2, [sp, #344]
  41b3d8:	ldr	x3, [sp, #368]
  41b3dc:	bl	41c6c4 <sqrt@plt+0x1a934>
  41b3e0:	ldur	x0, [x29, #-16]
  41b3e4:	ldur	x8, [x29, #-24]
  41b3e8:	ldr	d0, [x8]
  41b3ec:	ldr	d1, [sp, #360]
  41b3f0:	fdiv	d0, d0, d1
  41b3f4:	ldur	d2, [x29, #-32]
  41b3f8:	fsub	d0, d0, d2
  41b3fc:	ldur	x8, [x29, #-24]
  41b400:	ldr	d2, [x8, #8]
  41b404:	fdiv	d1, d2, d1
  41b408:	add	x8, sp, #0x2e0
  41b40c:	str	x0, [sp, #240]
  41b410:	mov	x0, x8
  41b414:	str	x8, [sp, #232]
  41b418:	bl	410354 <sqrt@plt+0xe5c4>
  41b41c:	ldr	x0, [sp, #240]
  41b420:	ldr	x1, [sp, #232]
  41b424:	bl	41058c <sqrt@plt+0xe7fc>
  41b428:	add	x1, sp, #0x2f0
  41b42c:	str	d0, [sp, #752]
  41b430:	str	d1, [sp, #760]
  41b434:	ldur	x0, [x29, #-16]
  41b438:	ldur	x8, [x29, #-24]
  41b43c:	ldr	d0, [x8]
  41b440:	fneg	d0, d0
  41b444:	ldr	d1, [sp, #360]
  41b448:	fdiv	d0, d0, d1
  41b44c:	ldur	d2, [x29, #-32]
  41b450:	fadd	d0, d0, d2
  41b454:	ldur	x8, [x29, #-24]
  41b458:	ldr	d2, [x8, #8]
  41b45c:	fdiv	d1, d2, d1
  41b460:	add	x8, sp, #0x2c0
  41b464:	str	x0, [sp, #224]
  41b468:	mov	x0, x8
  41b46c:	str	x1, [sp, #216]
  41b470:	str	x8, [sp, #208]
  41b474:	bl	410354 <sqrt@plt+0xe5c4>
  41b478:	ldr	x0, [sp, #224]
  41b47c:	ldr	x1, [sp, #208]
  41b480:	bl	41058c <sqrt@plt+0xe7fc>
  41b484:	add	x2, sp, #0x2d0
  41b488:	str	d0, [sp, #720]
  41b48c:	str	d1, [sp, #728]
  41b490:	ldur	d0, [x29, #-88]
  41b494:	ldr	x0, [sp, #408]
  41b498:	ldr	x1, [sp, #216]
  41b49c:	ldr	x3, [sp, #344]
  41b4a0:	ldr	x4, [sp, #368]
  41b4a4:	bl	41c84c <sqrt@plt+0x1aabc>
  41b4a8:	ldur	x0, [x29, #-16]
  41b4ac:	ldur	x8, [x29, #-24]
  41b4b0:	ldr	d0, [x8]
  41b4b4:	fneg	d0, d0
  41b4b8:	ldr	d1, [sp, #360]
  41b4bc:	fdiv	d0, d0, d1
  41b4c0:	ldur	d2, [x29, #-32]
  41b4c4:	fadd	d0, d0, d2
  41b4c8:	ldur	x8, [x29, #-24]
  41b4cc:	ldr	d2, [x8, #8]
  41b4d0:	fdiv	d2, d2, d1
  41b4d4:	ldur	d3, [x29, #-32]
  41b4d8:	fsub	d1, d2, d3
  41b4dc:	add	x8, sp, #0x2a0
  41b4e0:	str	x0, [sp, #200]
  41b4e4:	mov	x0, x8
  41b4e8:	str	x8, [sp, #192]
  41b4ec:	bl	410354 <sqrt@plt+0xe5c4>
  41b4f0:	ldr	x0, [sp, #200]
  41b4f4:	ldr	x1, [sp, #192]
  41b4f8:	bl	41058c <sqrt@plt+0xe7fc>
  41b4fc:	add	x1, sp, #0x2b0
  41b500:	str	d0, [sp, #688]
  41b504:	str	d1, [sp, #696]
  41b508:	ldur	d0, [x29, #-32]
  41b50c:	ldur	d1, [x29, #-120]
  41b510:	mov	x8, #0x21d2                	// #8658
  41b514:	movk	x8, #0x7f33, lsl #16
  41b518:	movk	x8, #0xd97c, lsl #32
  41b51c:	movk	x8, #0x4002, lsl #48
  41b520:	fmov	d2, x8
  41b524:	fsub	d1, d2, d1
  41b528:	ldur	d3, [x29, #-88]
  41b52c:	ldr	x0, [sp, #408]
  41b530:	ldr	d4, [sp, #248]
  41b534:	str	d1, [sp, #184]
  41b538:	mov	v1.16b, v4.16b
  41b53c:	ldr	d5, [sp, #184]
  41b540:	str	d2, [sp, #176]
  41b544:	mov	v2.16b, v5.16b
  41b548:	ldr	x2, [sp, #344]
  41b54c:	ldr	x3, [sp, #368]
  41b550:	bl	41c6c4 <sqrt@plt+0x1a934>
  41b554:	ldr	d0, [sp, #376]
  41b558:	stur	d0, [x29, #-128]
  41b55c:	ldur	x0, [x29, #-16]
  41b560:	ldur	x8, [x29, #-24]
  41b564:	ldr	d1, [x8]
  41b568:	fneg	d1, d1
  41b56c:	ldr	d2, [sp, #360]
  41b570:	fdiv	d1, d1, d2
  41b574:	ldur	d3, [x29, #-32]
  41b578:	fadd	d0, d1, d3
  41b57c:	ldur	x8, [x29, #-24]
  41b580:	ldr	d1, [x8, #8]
  41b584:	fdiv	d1, d1, d2
  41b588:	ldur	d3, [x29, #-32]
  41b58c:	fsub	d1, d1, d3
  41b590:	add	x8, sp, #0x280
  41b594:	str	x0, [sp, #168]
  41b598:	mov	x0, x8
  41b59c:	str	x8, [sp, #160]
  41b5a0:	bl	410354 <sqrt@plt+0xe5c4>
  41b5a4:	ldr	x0, [sp, #168]
  41b5a8:	ldr	x1, [sp, #160]
  41b5ac:	bl	41058c <sqrt@plt+0xe7fc>
  41b5b0:	add	x1, sp, #0x290
  41b5b4:	str	d0, [sp, #656]
  41b5b8:	str	d1, [sp, #664]
  41b5bc:	ldur	d0, [x29, #-32]
  41b5c0:	ldur	d3, [x29, #-112]
  41b5c4:	ldr	x0, [sp, #408]
  41b5c8:	ldr	d1, [sp, #176]
  41b5cc:	mov	x8, #0x2d18                	// #11544
  41b5d0:	movk	x8, #0x5444, lsl #16
  41b5d4:	movk	x8, #0x21fb, lsl #32
  41b5d8:	movk	x8, #0x4009, lsl #48
  41b5dc:	fmov	d2, x8
  41b5e0:	str	d2, [sp, #152]
  41b5e4:	ldr	x2, [sp, #344]
  41b5e8:	ldr	x3, [sp, #368]
  41b5ec:	bl	41c6c4 <sqrt@plt+0x1a934>
  41b5f0:	ldur	x0, [x29, #-16]
  41b5f4:	ldur	x8, [x29, #-24]
  41b5f8:	ldr	d0, [x8]
  41b5fc:	fneg	d0, d0
  41b600:	ldr	d1, [sp, #360]
  41b604:	fdiv	d0, d0, d1
  41b608:	ldur	x8, [x29, #-24]
  41b60c:	ldr	d2, [x8, #8]
  41b610:	fdiv	d2, d2, d1
  41b614:	ldur	d3, [x29, #-32]
  41b618:	fsub	d1, d2, d3
  41b61c:	add	x8, sp, #0x260
  41b620:	str	x0, [sp, #144]
  41b624:	mov	x0, x8
  41b628:	str	x8, [sp, #136]
  41b62c:	bl	410354 <sqrt@plt+0xe5c4>
  41b630:	ldr	x0, [sp, #144]
  41b634:	ldr	x1, [sp, #136]
  41b638:	bl	41058c <sqrt@plt+0xe7fc>
  41b63c:	add	x1, sp, #0x270
  41b640:	str	d0, [sp, #624]
  41b644:	str	d1, [sp, #632]
  41b648:	ldur	x0, [x29, #-16]
  41b64c:	ldur	x8, [x29, #-24]
  41b650:	ldr	d0, [x8]
  41b654:	fneg	d0, d0
  41b658:	ldr	d1, [sp, #360]
  41b65c:	fdiv	d0, d0, d1
  41b660:	ldur	x8, [x29, #-24]
  41b664:	ldr	d2, [x8, #8]
  41b668:	fneg	d2, d2
  41b66c:	fdiv	d2, d2, d1
  41b670:	ldur	d3, [x29, #-32]
  41b674:	fadd	d1, d2, d3
  41b678:	add	x8, sp, #0x240
  41b67c:	str	x0, [sp, #128]
  41b680:	mov	x0, x8
  41b684:	str	x1, [sp, #120]
  41b688:	str	x8, [sp, #112]
  41b68c:	bl	410354 <sqrt@plt+0xe5c4>
  41b690:	ldr	x0, [sp, #128]
  41b694:	ldr	x1, [sp, #112]
  41b698:	bl	41058c <sqrt@plt+0xe7fc>
  41b69c:	add	x2, sp, #0x250
  41b6a0:	str	d0, [sp, #592]
  41b6a4:	str	d1, [sp, #600]
  41b6a8:	ldur	d0, [x29, #-112]
  41b6ac:	ldr	x0, [sp, #408]
  41b6b0:	ldr	x1, [sp, #120]
  41b6b4:	ldr	x3, [sp, #344]
  41b6b8:	ldr	x4, [sp, #368]
  41b6bc:	bl	41c84c <sqrt@plt+0x1aabc>
  41b6c0:	ldur	x0, [x29, #-16]
  41b6c4:	ldur	x8, [x29, #-24]
  41b6c8:	ldr	d0, [x8]
  41b6cc:	fneg	d0, d0
  41b6d0:	ldr	d1, [sp, #360]
  41b6d4:	fdiv	d0, d0, d1
  41b6d8:	ldur	d2, [x29, #-32]
  41b6dc:	fadd	d0, d0, d2
  41b6e0:	ldur	x8, [x29, #-24]
  41b6e4:	ldr	d2, [x8, #8]
  41b6e8:	fneg	d2, d2
  41b6ec:	fdiv	d2, d2, d1
  41b6f0:	ldur	d3, [x29, #-32]
  41b6f4:	fadd	d1, d2, d3
  41b6f8:	add	x8, sp, #0x220
  41b6fc:	str	x0, [sp, #104]
  41b700:	mov	x0, x8
  41b704:	str	x8, [sp, #96]
  41b708:	bl	410354 <sqrt@plt+0xe5c4>
  41b70c:	ldr	x0, [sp, #104]
  41b710:	ldr	x1, [sp, #96]
  41b714:	bl	41058c <sqrt@plt+0xe7fc>
  41b718:	add	x1, sp, #0x230
  41b71c:	str	d0, [sp, #560]
  41b720:	str	d1, [sp, #568]
  41b724:	ldur	d0, [x29, #-32]
  41b728:	ldur	d1, [x29, #-120]
  41b72c:	mov	x8, #0x385e                	// #14430
  41b730:	movk	x8, #0x2955, lsl #16
  41b734:	movk	x8, #0x6a7a, lsl #32
  41b738:	movk	x8, #0x400f, lsl #48
  41b73c:	fmov	d2, x8
  41b740:	fsub	d1, d2, d1
  41b744:	ldur	d3, [x29, #-112]
  41b748:	ldr	x0, [sp, #408]
  41b74c:	ldr	d4, [sp, #152]
  41b750:	str	d1, [sp, #88]
  41b754:	mov	v1.16b, v4.16b
  41b758:	ldr	d5, [sp, #88]
  41b75c:	str	d2, [sp, #80]
  41b760:	mov	v2.16b, v5.16b
  41b764:	ldr	x2, [sp, #344]
  41b768:	ldr	x3, [sp, #368]
  41b76c:	bl	41c6c4 <sqrt@plt+0x1a934>
  41b770:	ldr	d0, [sp, #376]
  41b774:	stur	d0, [x29, #-128]
  41b778:	ldur	x0, [x29, #-16]
  41b77c:	ldur	x8, [x29, #-24]
  41b780:	ldr	d1, [x8]
  41b784:	fneg	d1, d1
  41b788:	ldr	d2, [sp, #360]
  41b78c:	fdiv	d1, d1, d2
  41b790:	ldur	d3, [x29, #-32]
  41b794:	fadd	d0, d1, d3
  41b798:	ldur	x8, [x29, #-24]
  41b79c:	ldr	d1, [x8, #8]
  41b7a0:	fneg	d1, d1
  41b7a4:	fdiv	d1, d1, d2
  41b7a8:	ldur	d3, [x29, #-32]
  41b7ac:	fadd	d1, d1, d3
  41b7b0:	add	x8, sp, #0x200
  41b7b4:	str	x0, [sp, #72]
  41b7b8:	mov	x0, x8
  41b7bc:	str	x8, [sp, #64]
  41b7c0:	bl	410354 <sqrt@plt+0xe5c4>
  41b7c4:	ldr	x0, [sp, #72]
  41b7c8:	ldr	x1, [sp, #64]
  41b7cc:	bl	41058c <sqrt@plt+0xe7fc>
  41b7d0:	add	x1, sp, #0x210
  41b7d4:	str	d0, [sp, #528]
  41b7d8:	str	d1, [sp, #536]
  41b7dc:	ldur	d0, [x29, #-32]
  41b7e0:	ldur	d3, [x29, #-88]
  41b7e4:	ldr	x0, [sp, #408]
  41b7e8:	ldr	d1, [sp, #80]
  41b7ec:	mov	x8, #0x21d2                	// #8658
  41b7f0:	movk	x8, #0x7f33, lsl #16
  41b7f4:	movk	x8, #0xd97c, lsl #32
  41b7f8:	movk	x8, #0x4012, lsl #48
  41b7fc:	fmov	d2, x8
  41b800:	str	d2, [sp, #56]
  41b804:	ldr	x2, [sp, #344]
  41b808:	ldr	x3, [sp, #368]
  41b80c:	bl	41c6c4 <sqrt@plt+0x1a934>
  41b810:	ldur	x0, [x29, #-16]
  41b814:	ldur	x8, [x29, #-24]
  41b818:	ldr	d0, [x8]
  41b81c:	fneg	d0, d0
  41b820:	ldr	d1, [sp, #360]
  41b824:	fdiv	d0, d0, d1
  41b828:	ldur	d2, [x29, #-32]
  41b82c:	fadd	d0, d0, d2
  41b830:	ldur	x8, [x29, #-24]
  41b834:	ldr	d2, [x8, #8]
  41b838:	fneg	d2, d2
  41b83c:	fdiv	d1, d2, d1
  41b840:	add	x8, sp, #0x1e0
  41b844:	str	x0, [sp, #48]
  41b848:	mov	x0, x8
  41b84c:	str	x8, [sp, #40]
  41b850:	bl	410354 <sqrt@plt+0xe5c4>
  41b854:	ldr	x0, [sp, #48]
  41b858:	ldr	x1, [sp, #40]
  41b85c:	bl	41058c <sqrt@plt+0xe7fc>
  41b860:	add	x1, sp, #0x1f0
  41b864:	str	d0, [sp, #496]
  41b868:	str	d1, [sp, #504]
  41b86c:	ldur	x0, [x29, #-16]
  41b870:	ldur	x8, [x29, #-24]
  41b874:	ldr	d0, [x8]
  41b878:	ldr	d1, [sp, #360]
  41b87c:	fdiv	d0, d0, d1
  41b880:	ldur	d2, [x29, #-32]
  41b884:	fsub	d0, d0, d2
  41b888:	ldur	x8, [x29, #-24]
  41b88c:	ldr	d2, [x8, #8]
  41b890:	fneg	d2, d2
  41b894:	fdiv	d1, d2, d1
  41b898:	add	x8, sp, #0x1c0
  41b89c:	str	x0, [sp, #32]
  41b8a0:	mov	x0, x8
  41b8a4:	str	x1, [sp, #24]
  41b8a8:	str	x8, [sp, #16]
  41b8ac:	bl	410354 <sqrt@plt+0xe5c4>
  41b8b0:	ldr	x0, [sp, #32]
  41b8b4:	ldr	x1, [sp, #16]
  41b8b8:	bl	41058c <sqrt@plt+0xe7fc>
  41b8bc:	add	x2, sp, #0x1d0
  41b8c0:	str	d0, [sp, #464]
  41b8c4:	str	d1, [sp, #472]
  41b8c8:	ldur	d0, [x29, #-88]
  41b8cc:	ldr	x0, [sp, #408]
  41b8d0:	ldr	x1, [sp, #24]
  41b8d4:	ldr	x3, [sp, #344]
  41b8d8:	ldr	x4, [sp, #368]
  41b8dc:	bl	41c84c <sqrt@plt+0x1aabc>
  41b8e0:	ldur	x0, [x29, #-16]
  41b8e4:	ldur	x8, [x29, #-24]
  41b8e8:	ldr	d0, [x8]
  41b8ec:	ldr	d1, [sp, #360]
  41b8f0:	fdiv	d0, d0, d1
  41b8f4:	ldur	d2, [x29, #-32]
  41b8f8:	fsub	d0, d0, d2
  41b8fc:	ldur	x8, [x29, #-24]
  41b900:	ldr	d2, [x8, #8]
  41b904:	fneg	d2, d2
  41b908:	fdiv	d2, d2, d1
  41b90c:	ldur	d3, [x29, #-32]
  41b910:	fadd	d1, d2, d3
  41b914:	add	x8, sp, #0x1a0
  41b918:	str	x0, [sp, #8]
  41b91c:	mov	x0, x8
  41b920:	str	x8, [sp]
  41b924:	bl	410354 <sqrt@plt+0xe5c4>
  41b928:	ldr	x0, [sp, #8]
  41b92c:	ldr	x1, [sp]
  41b930:	bl	41058c <sqrt@plt+0xe7fc>
  41b934:	add	x1, sp, #0x1b0
  41b938:	str	d0, [sp, #432]
  41b93c:	str	d1, [sp, #440]
  41b940:	ldur	d0, [x29, #-32]
  41b944:	ldur	d1, [x29, #-120]
  41b948:	mov	x8, #0xa775                	// #42869
  41b94c:	movk	x8, #0xe9bb, lsl #16
  41b950:	movk	x8, #0xfdbb, lsl #32
  41b954:	movk	x8, #0x4015, lsl #48
  41b958:	fmov	d2, x8
  41b95c:	fsub	d2, d2, d1
  41b960:	ldur	d3, [x29, #-88]
  41b964:	ldr	x0, [sp, #408]
  41b968:	ldr	d1, [sp, #56]
  41b96c:	ldr	x2, [sp, #344]
  41b970:	ldr	x3, [sp, #368]
  41b974:	bl	41c6c4 <sqrt@plt+0x1a934>
  41b978:	add	sp, sp, #0x420
  41b97c:	ldr	x28, [sp, #16]
  41b980:	ldp	x29, x30, [sp], #32
  41b984:	ret
  41b988:	stp	x29, x30, [sp, #-96]!
  41b98c:	stp	x28, x27, [sp, #16]
  41b990:	stp	x26, x25, [sp, #32]
  41b994:	stp	x24, x23, [sp, #48]
  41b998:	stp	x22, x21, [sp, #64]
  41b99c:	stp	x20, x19, [sp, #80]
  41b9a0:	mov	x29, sp
  41b9a4:	sub	sp, sp, #0x560
  41b9a8:	fmov	d1, #2.000000000000000000e+00
  41b9ac:	fmov	d2, xzr
  41b9b0:	mov	w8, #0x1                   	// #1
  41b9b4:	sub	x9, x29, #0x40
  41b9b8:	sub	x10, x29, #0x50
  41b9bc:	sub	x11, x29, #0x60
  41b9c0:	sub	x12, x29, #0x70
  41b9c4:	sub	x13, x29, #0x80
  41b9c8:	sub	x14, x29, #0x90
  41b9cc:	sub	x15, x29, #0xa0
  41b9d0:	sub	x16, x29, #0xb0
  41b9d4:	sub	x17, x29, #0xd0
  41b9d8:	sub	x18, x29, #0xe0
  41b9dc:	sub	x4, x29, #0xf0
  41b9e0:	sub	x5, x29, #0x100
  41b9e4:	add	x6, sp, #0x450
  41b9e8:	add	x7, sp, #0x440
  41b9ec:	add	x19, sp, #0x430
  41b9f0:	add	x20, sp, #0x410
  41b9f4:	add	x21, sp, #0x400
  41b9f8:	add	x22, sp, #0x3f0
  41b9fc:	add	x23, sp, #0x3e0
  41ba00:	add	x24, sp, #0x3d0
  41ba04:	add	x25, sp, #0x3c0
  41ba08:	add	x26, sp, #0x3b0
  41ba0c:	add	x27, sp, #0x390
  41ba10:	add	x28, sp, #0x380
  41ba14:	add	x30, sp, #0x370
  41ba18:	str	x2, [sp, #504]
  41ba1c:	add	x2, sp, #0x360
  41ba20:	str	w8, [sp, #500]
  41ba24:	add	x8, sp, #0x350
  41ba28:	str	x3, [sp, #488]
  41ba2c:	add	x3, sp, #0x340
  41ba30:	str	x8, [sp, #480]
  41ba34:	add	x8, sp, #0x330
  41ba38:	str	x8, [sp, #472]
  41ba3c:	add	x8, sp, #0x320
  41ba40:	str	x8, [sp, #464]
  41ba44:	add	x8, sp, #0x300
  41ba48:	str	x1, [sp, #456]
  41ba4c:	add	x1, sp, #0x2f0
  41ba50:	str	x0, [sp, #448]
  41ba54:	add	x0, sp, #0x2e0
  41ba58:	str	x1, [sp, #440]
  41ba5c:	add	x1, sp, #0x2d0
  41ba60:	str	x8, [sp, #432]
  41ba64:	add	x8, sp, #0x2c0
  41ba68:	str	x8, [sp, #424]
  41ba6c:	add	x8, sp, #0x2a0
  41ba70:	str	x1, [sp, #416]
  41ba74:	add	x1, sp, #0x290
  41ba78:	str	x8, [sp, #408]
  41ba7c:	add	x8, sp, #0x280
  41ba80:	str	x8, [sp, #400]
  41ba84:	add	x8, sp, #0x260
  41ba88:	str	x1, [sp, #392]
  41ba8c:	add	x1, sp, #0x250
  41ba90:	str	x8, [sp, #384]
  41ba94:	add	x8, sp, #0x240
  41ba98:	str	x8, [sp, #376]
  41ba9c:	add	x8, sp, #0x220
  41baa0:	str	x1, [sp, #368]
  41baa4:	add	x1, sp, #0x210
  41baa8:	str	x8, [sp, #360]
  41baac:	add	x8, sp, #0x200
  41bab0:	str	x8, [sp, #352]
  41bab4:	ldr	x8, [sp, #448]
  41bab8:	stur	x8, [x29, #-16]
  41babc:	ldr	x8, [sp, #456]
  41bac0:	stur	x8, [x29, #-24]
  41bac4:	ldr	x8, [sp, #504]
  41bac8:	stur	x8, [x29, #-32]
  41bacc:	stur	d0, [x29, #-40]
  41bad0:	ldr	x8, [sp, #488]
  41bad4:	stur	x8, [x29, #-48]
  41bad8:	ldur	x8, [x29, #-16]
  41badc:	str	x0, [sp, #344]
  41bae0:	ldur	x0, [x29, #-24]
  41bae4:	str	x0, [sp, #336]
  41bae8:	ldur	x0, [x29, #-32]
  41baec:	mov	v0.16b, v1.16b
  41baf0:	str	d1, [sp, #328]
  41baf4:	str	d2, [sp, #320]
  41baf8:	str	x9, [sp, #312]
  41bafc:	str	x10, [sp, #304]
  41bb00:	str	x11, [sp, #296]
  41bb04:	str	x12, [sp, #288]
  41bb08:	str	x13, [sp, #280]
  41bb0c:	str	x14, [sp, #272]
  41bb10:	str	x15, [sp, #264]
  41bb14:	str	x16, [sp, #256]
  41bb18:	str	x17, [sp, #248]
  41bb1c:	str	x18, [sp, #240]
  41bb20:	str	x4, [sp, #232]
  41bb24:	str	x5, [sp, #224]
  41bb28:	str	x6, [sp, #216]
  41bb2c:	str	x7, [sp, #208]
  41bb30:	str	x19, [sp, #200]
  41bb34:	str	x20, [sp, #192]
  41bb38:	str	x21, [sp, #184]
  41bb3c:	str	x22, [sp, #176]
  41bb40:	str	x23, [sp, #168]
  41bb44:	str	x24, [sp, #160]
  41bb48:	str	x25, [sp, #152]
  41bb4c:	str	x26, [sp, #144]
  41bb50:	str	x27, [sp, #136]
  41bb54:	str	x28, [sp, #128]
  41bb58:	str	x30, [sp, #120]
  41bb5c:	str	x2, [sp, #112]
  41bb60:	str	x3, [sp, #104]
  41bb64:	str	x1, [sp, #96]
  41bb68:	str	x8, [sp, #88]
  41bb6c:	bl	410250 <sqrt@plt+0xe4c0>
  41bb70:	stur	d0, [x29, #-80]
  41bb74:	stur	d1, [x29, #-72]
  41bb78:	ldr	x0, [sp, #336]
  41bb7c:	ldr	x1, [sp, #304]
  41bb80:	bl	4101ec <sqrt@plt+0xe45c>
  41bb84:	stur	d0, [x29, #-64]
  41bb88:	stur	d1, [x29, #-56]
  41bb8c:	ldur	d1, [x29, #-40]
  41bb90:	ldr	x0, [sp, #288]
  41bb94:	ldr	d0, [sp, #320]
  41bb98:	bl	410354 <sqrt@plt+0xe5c4>
  41bb9c:	ldr	x0, [sp, #312]
  41bba0:	ldr	x1, [sp, #288]
  41bba4:	bl	41058c <sqrt@plt+0xe7fc>
  41bba8:	stur	d0, [x29, #-96]
  41bbac:	stur	d1, [x29, #-88]
  41bbb0:	ldur	d0, [x29, #-40]
  41bbb4:	ldur	d1, [x29, #-40]
  41bbb8:	ldr	x0, [sp, #272]
  41bbbc:	bl	410354 <sqrt@plt+0xe5c4>
  41bbc0:	ldr	x0, [sp, #312]
  41bbc4:	ldr	x1, [sp, #272]
  41bbc8:	bl	41058c <sqrt@plt+0xe7fc>
  41bbcc:	stur	d0, [x29, #-128]
  41bbd0:	stur	d1, [x29, #-120]
  41bbd4:	ldur	d0, [x29, #-40]
  41bbd8:	ldr	x0, [sp, #256]
  41bbdc:	ldr	d1, [sp, #320]
  41bbe0:	bl	410354 <sqrt@plt+0xe5c4>
  41bbe4:	ldr	x0, [sp, #312]
  41bbe8:	ldr	x1, [sp, #256]
  41bbec:	bl	41058c <sqrt@plt+0xe7fc>
  41bbf0:	stur	d0, [x29, #-160]
  41bbf4:	stur	d1, [x29, #-152]
  41bbf8:	ldur	x4, [x29, #-48]
  41bbfc:	ldr	x8, [sp, #88]
  41bc00:	ldr	x9, [x8]
  41bc04:	ldr	x9, [x9, #72]
  41bc08:	mov	x0, x8
  41bc0c:	ldr	x1, [sp, #296]
  41bc10:	ldr	x2, [sp, #280]
  41bc14:	ldr	x3, [sp, #264]
  41bc18:	blr	x9
  41bc1c:	ldur	x0, [x29, #-24]
  41bc20:	ldur	x8, [x29, #-32]
  41bc24:	ldr	d0, [x8]
  41bc28:	fneg	d0, d0
  41bc2c:	ldr	d1, [sp, #328]
  41bc30:	fdiv	d0, d0, d1
  41bc34:	ldur	x8, [x29, #-32]
  41bc38:	ldr	d2, [x8, #8]
  41bc3c:	fdiv	d1, d2, d1
  41bc40:	ldr	x8, [sp, #248]
  41bc44:	str	x0, [sp, #80]
  41bc48:	mov	x0, x8
  41bc4c:	bl	410354 <sqrt@plt+0xe5c4>
  41bc50:	ldr	x0, [sp, #80]
  41bc54:	ldr	x1, [sp, #248]
  41bc58:	bl	41058c <sqrt@plt+0xe7fc>
  41bc5c:	stur	d0, [x29, #-192]
  41bc60:	stur	d1, [x29, #-184]
  41bc64:	ldur	q3, [x29, #-192]
  41bc68:	stur	q3, [x29, #-64]
  41bc6c:	ldur	d0, [x29, #-40]
  41bc70:	ldr	x0, [sp, #232]
  41bc74:	ldr	d1, [sp, #320]
  41bc78:	bl	410354 <sqrt@plt+0xe5c4>
  41bc7c:	ldr	x0, [sp, #312]
  41bc80:	ldr	x1, [sp, #232]
  41bc84:	bl	41058c <sqrt@plt+0xe7fc>
  41bc88:	stur	d0, [x29, #-224]
  41bc8c:	stur	d1, [x29, #-216]
  41bc90:	ldur	d0, [x29, #-40]
  41bc94:	ldur	d1, [x29, #-40]
  41bc98:	fneg	d1, d1
  41bc9c:	ldr	x0, [sp, #216]
  41bca0:	bl	410354 <sqrt@plt+0xe5c4>
  41bca4:	ldr	x0, [sp, #312]
  41bca8:	ldr	x1, [sp, #216]
  41bcac:	bl	41058c <sqrt@plt+0xe7fc>
  41bcb0:	stur	d0, [x29, #-256]
  41bcb4:	stur	d1, [x29, #-248]
  41bcb8:	ldur	d0, [x29, #-40]
  41bcbc:	fneg	d1, d0
  41bcc0:	ldr	x0, [sp, #200]
  41bcc4:	ldr	d0, [sp, #320]
  41bcc8:	bl	410354 <sqrt@plt+0xe5c4>
  41bccc:	ldr	x0, [sp, #312]
  41bcd0:	ldr	x1, [sp, #200]
  41bcd4:	bl	41058c <sqrt@plt+0xe7fc>
  41bcd8:	str	d0, [sp, #1088]
  41bcdc:	str	d1, [sp, #1096]
  41bce0:	ldur	x4, [x29, #-48]
  41bce4:	ldr	x8, [sp, #88]
  41bce8:	ldr	x9, [x8]
  41bcec:	ldr	x9, [x9, #72]
  41bcf0:	mov	x0, x8
  41bcf4:	ldr	x1, [sp, #240]
  41bcf8:	ldr	x2, [sp, #224]
  41bcfc:	ldr	x3, [sp, #208]
  41bd00:	blr	x9
  41bd04:	ldur	x0, [x29, #-24]
  41bd08:	ldur	x8, [x29, #-32]
  41bd0c:	str	x0, [sp, #72]
  41bd10:	mov	x0, x8
  41bd14:	ldr	d0, [sp, #328]
  41bd18:	bl	410250 <sqrt@plt+0xe4c0>
  41bd1c:	str	d0, [sp, #1040]
  41bd20:	str	d1, [sp, #1048]
  41bd24:	ldr	x0, [sp, #72]
  41bd28:	ldr	x1, [sp, #192]
  41bd2c:	bl	41058c <sqrt@plt+0xe7fc>
  41bd30:	str	d0, [sp, #1056]
  41bd34:	str	d1, [sp, #1064]
  41bd38:	ldr	q3, [sp, #1056]
  41bd3c:	stur	q3, [x29, #-64]
  41bd40:	ldur	d0, [x29, #-40]
  41bd44:	fneg	d1, d0
  41bd48:	ldr	x0, [sp, #176]
  41bd4c:	ldr	d0, [sp, #320]
  41bd50:	bl	410354 <sqrt@plt+0xe5c4>
  41bd54:	ldr	x0, [sp, #312]
  41bd58:	ldr	x1, [sp, #176]
  41bd5c:	bl	41058c <sqrt@plt+0xe7fc>
  41bd60:	str	d0, [sp, #1024]
  41bd64:	str	d1, [sp, #1032]
  41bd68:	ldur	d0, [x29, #-40]
  41bd6c:	fneg	d0, d0
  41bd70:	ldur	d1, [x29, #-40]
  41bd74:	fneg	d1, d1
  41bd78:	ldr	x0, [sp, #160]
  41bd7c:	bl	410354 <sqrt@plt+0xe5c4>
  41bd80:	ldr	x0, [sp, #312]
  41bd84:	ldr	x1, [sp, #160]
  41bd88:	bl	41058c <sqrt@plt+0xe7fc>
  41bd8c:	str	d0, [sp, #992]
  41bd90:	str	d1, [sp, #1000]
  41bd94:	ldur	d0, [x29, #-40]
  41bd98:	fneg	d0, d0
  41bd9c:	ldr	x0, [sp, #144]
  41bda0:	ldr	d1, [sp, #320]
  41bda4:	bl	410354 <sqrt@plt+0xe5c4>
  41bda8:	ldr	x0, [sp, #312]
  41bdac:	ldr	x1, [sp, #144]
  41bdb0:	bl	41058c <sqrt@plt+0xe7fc>
  41bdb4:	str	d0, [sp, #960]
  41bdb8:	str	d1, [sp, #968]
  41bdbc:	ldur	x4, [x29, #-48]
  41bdc0:	ldr	x8, [sp, #88]
  41bdc4:	ldr	x9, [x8]
  41bdc8:	ldr	x9, [x9, #72]
  41bdcc:	mov	x0, x8
  41bdd0:	ldr	x1, [sp, #184]
  41bdd4:	ldr	x2, [sp, #168]
  41bdd8:	ldr	x3, [sp, #152]
  41bddc:	blr	x9
  41bde0:	ldur	x0, [x29, #-24]
  41bde4:	ldur	x8, [x29, #-32]
  41bde8:	ldr	d0, [x8]
  41bdec:	ldr	d1, [sp, #328]
  41bdf0:	fdiv	d0, d0, d1
  41bdf4:	ldur	x8, [x29, #-32]
  41bdf8:	ldr	d2, [x8, #8]
  41bdfc:	fneg	d2, d2
  41be00:	fdiv	d1, d2, d1
  41be04:	ldr	x8, [sp, #136]
  41be08:	str	x0, [sp, #64]
  41be0c:	mov	x0, x8
  41be10:	bl	410354 <sqrt@plt+0xe5c4>
  41be14:	ldr	x0, [sp, #64]
  41be18:	ldr	x1, [sp, #136]
  41be1c:	bl	41058c <sqrt@plt+0xe7fc>
  41be20:	str	d0, [sp, #928]
  41be24:	str	d1, [sp, #936]
  41be28:	ldr	q3, [sp, #928]
  41be2c:	stur	q3, [x29, #-64]
  41be30:	ldur	d0, [x29, #-40]
  41be34:	fneg	d0, d0
  41be38:	ldr	x0, [sp, #120]
  41be3c:	ldr	d1, [sp, #320]
  41be40:	bl	410354 <sqrt@plt+0xe5c4>
  41be44:	ldr	x0, [sp, #312]
  41be48:	ldr	x1, [sp, #120]
  41be4c:	bl	41058c <sqrt@plt+0xe7fc>
  41be50:	str	d0, [sp, #896]
  41be54:	str	d1, [sp, #904]
  41be58:	ldur	d0, [x29, #-40]
  41be5c:	fneg	d0, d0
  41be60:	ldur	d1, [x29, #-40]
  41be64:	ldr	x0, [sp, #480]
  41be68:	bl	410354 <sqrt@plt+0xe5c4>
  41be6c:	ldr	x0, [sp, #312]
  41be70:	ldr	x1, [sp, #480]
  41be74:	bl	41058c <sqrt@plt+0xe7fc>
  41be78:	str	d0, [sp, #864]
  41be7c:	str	d1, [sp, #872]
  41be80:	ldur	d1, [x29, #-40]
  41be84:	ldr	x0, [sp, #472]
  41be88:	ldr	d0, [sp, #320]
  41be8c:	bl	410354 <sqrt@plt+0xe5c4>
  41be90:	ldr	x0, [sp, #312]
  41be94:	ldr	x1, [sp, #472]
  41be98:	bl	41058c <sqrt@plt+0xe7fc>
  41be9c:	str	d0, [sp, #832]
  41bea0:	str	d1, [sp, #840]
  41bea4:	ldur	x4, [x29, #-48]
  41bea8:	ldr	x8, [sp, #88]
  41beac:	ldr	x9, [x8]
  41beb0:	ldr	x9, [x9, #72]
  41beb4:	mov	x0, x8
  41beb8:	ldr	x1, [sp, #128]
  41bebc:	ldr	x2, [sp, #112]
  41bec0:	ldr	x3, [sp, #104]
  41bec4:	blr	x9
  41bec8:	ldr	x0, [sp, #464]
  41becc:	bl	410334 <sqrt@plt+0xe5a4>
  41bed0:	ldur	x0, [x29, #-24]
  41bed4:	ldur	x8, [x29, #-32]
  41bed8:	ldr	d0, [x8]
  41bedc:	fneg	d0, d0
  41bee0:	ldr	d1, [sp, #328]
  41bee4:	fdiv	d0, d0, d1
  41bee8:	ldur	x8, [x29, #-32]
  41beec:	ldr	d2, [x8, #8]
  41bef0:	fdiv	d2, d2, d1
  41bef4:	ldur	d4, [x29, #-40]
  41bef8:	fsub	d1, d2, d4
  41befc:	ldr	x8, [sp, #432]
  41bf00:	str	x0, [sp, #56]
  41bf04:	mov	x0, x8
  41bf08:	bl	410354 <sqrt@plt+0xe5c4>
  41bf0c:	ldr	x0, [sp, #56]
  41bf10:	ldr	x1, [sp, #432]
  41bf14:	bl	41058c <sqrt@plt+0xe7fc>
  41bf18:	str	d0, [sp, #784]
  41bf1c:	str	d1, [sp, #792]
  41bf20:	ldr	q3, [sp, #784]
  41bf24:	str	q3, [sp, #800]
  41bf28:	ldur	x0, [x29, #-24]
  41bf2c:	ldur	x8, [x29, #-32]
  41bf30:	str	x0, [sp, #48]
  41bf34:	mov	x0, x8
  41bf38:	ldr	d0, [sp, #328]
  41bf3c:	bl	410250 <sqrt@plt+0xe4c0>
  41bf40:	str	d0, [sp, #720]
  41bf44:	str	d1, [sp, #728]
  41bf48:	ldr	x0, [sp, #48]
  41bf4c:	ldr	x1, [sp, #416]
  41bf50:	bl	4101ec <sqrt@plt+0xe45c>
  41bf54:	str	d0, [sp, #736]
  41bf58:	str	d1, [sp, #744]
  41bf5c:	ldur	d1, [x29, #-40]
  41bf60:	ldr	x0, [sp, #424]
  41bf64:	ldr	d0, [sp, #320]
  41bf68:	bl	410354 <sqrt@plt+0xe5c4>
  41bf6c:	ldr	x0, [sp, #344]
  41bf70:	ldr	x1, [sp, #424]
  41bf74:	bl	41058c <sqrt@plt+0xe7fc>
  41bf78:	str	d0, [sp, #752]
  41bf7c:	str	d1, [sp, #760]
  41bf80:	ldur	x4, [x29, #-48]
  41bf84:	ldr	x8, [sp, #88]
  41bf88:	ldr	x9, [x8]
  41bf8c:	ldr	x9, [x9, #48]
  41bf90:	mov	x0, x8
  41bf94:	ldr	x1, [sp, #440]
  41bf98:	ldr	x2, [sp, #464]
  41bf9c:	ldr	w3, [sp, #500]
  41bfa0:	blr	x9
  41bfa4:	ldur	x0, [x29, #-24]
  41bfa8:	ldur	x8, [x29, #-32]
  41bfac:	ldr	d0, [x8]
  41bfb0:	ldr	d1, [sp, #328]
  41bfb4:	fdiv	d0, d0, d1
  41bfb8:	ldur	d2, [x29, #-40]
  41bfbc:	fsub	d0, d0, d2
  41bfc0:	ldur	x8, [x29, #-32]
  41bfc4:	ldr	d2, [x8, #8]
  41bfc8:	fdiv	d1, d2, d1
  41bfcc:	ldr	x8, [sp, #408]
  41bfd0:	str	x0, [sp, #40]
  41bfd4:	mov	x0, x8
  41bfd8:	bl	410354 <sqrt@plt+0xe5c4>
  41bfdc:	ldr	x0, [sp, #40]
  41bfe0:	ldr	x1, [sp, #408]
  41bfe4:	bl	41058c <sqrt@plt+0xe7fc>
  41bfe8:	str	d0, [sp, #688]
  41bfec:	str	d1, [sp, #696]
  41bff0:	ldr	q3, [sp, #688]
  41bff4:	str	q3, [sp, #800]
  41bff8:	ldur	x0, [x29, #-24]
  41bffc:	ldur	x8, [x29, #-32]
  41c000:	ldr	d0, [x8]
  41c004:	fneg	d0, d0
  41c008:	ldr	d1, [sp, #328]
  41c00c:	fdiv	d0, d0, d1
  41c010:	ldur	d2, [x29, #-40]
  41c014:	fadd	d0, d0, d2
  41c018:	ldur	x8, [x29, #-32]
  41c01c:	ldr	d2, [x8, #8]
  41c020:	fdiv	d1, d2, d1
  41c024:	ldr	x8, [sp, #400]
  41c028:	str	x0, [sp, #32]
  41c02c:	mov	x0, x8
  41c030:	bl	410354 <sqrt@plt+0xe5c4>
  41c034:	ldr	x0, [sp, #32]
  41c038:	ldr	x1, [sp, #400]
  41c03c:	bl	41058c <sqrt@plt+0xe7fc>
  41c040:	str	d0, [sp, #656]
  41c044:	str	d1, [sp, #664]
  41c048:	ldur	x4, [x29, #-48]
  41c04c:	ldr	x8, [sp, #88]
  41c050:	ldr	x9, [x8]
  41c054:	ldr	x9, [x9, #48]
  41c058:	mov	x0, x8
  41c05c:	ldr	x1, [sp, #392]
  41c060:	ldr	x2, [sp, #464]
  41c064:	ldr	w3, [sp, #500]
  41c068:	blr	x9
  41c06c:	ldur	x0, [x29, #-24]
  41c070:	ldur	x8, [x29, #-32]
  41c074:	ldr	d0, [x8]
  41c078:	ldr	d1, [sp, #328]
  41c07c:	fdiv	d0, d0, d1
  41c080:	ldur	x8, [x29, #-32]
  41c084:	ldr	d2, [x8, #8]
  41c088:	fneg	d2, d2
  41c08c:	fdiv	d2, d2, d1
  41c090:	ldur	d4, [x29, #-40]
  41c094:	fadd	d1, d2, d4
  41c098:	ldr	x8, [sp, #384]
  41c09c:	str	x0, [sp, #24]
  41c0a0:	mov	x0, x8
  41c0a4:	bl	410354 <sqrt@plt+0xe5c4>
  41c0a8:	ldr	x0, [sp, #24]
  41c0ac:	ldr	x1, [sp, #384]
  41c0b0:	bl	41058c <sqrt@plt+0xe7fc>
  41c0b4:	str	d0, [sp, #624]
  41c0b8:	str	d1, [sp, #632]
  41c0bc:	ldr	q3, [sp, #624]
  41c0c0:	str	q3, [sp, #800]
  41c0c4:	ldur	x0, [x29, #-24]
  41c0c8:	ldur	x8, [x29, #-32]
  41c0cc:	ldr	d0, [x8]
  41c0d0:	ldr	d1, [sp, #328]
  41c0d4:	fdiv	d0, d0, d1
  41c0d8:	ldur	x8, [x29, #-32]
  41c0dc:	ldr	d2, [x8, #8]
  41c0e0:	fdiv	d2, d2, d1
  41c0e4:	ldur	d4, [x29, #-40]
  41c0e8:	fsub	d1, d2, d4
  41c0ec:	ldr	x8, [sp, #376]
  41c0f0:	str	x0, [sp, #16]
  41c0f4:	mov	x0, x8
  41c0f8:	bl	410354 <sqrt@plt+0xe5c4>
  41c0fc:	ldr	x0, [sp, #16]
  41c100:	ldr	x1, [sp, #376]
  41c104:	bl	41058c <sqrt@plt+0xe7fc>
  41c108:	str	d0, [sp, #592]
  41c10c:	str	d1, [sp, #600]
  41c110:	ldur	x4, [x29, #-48]
  41c114:	ldr	x8, [sp, #88]
  41c118:	ldr	x9, [x8]
  41c11c:	ldr	x9, [x9, #48]
  41c120:	mov	x0, x8
  41c124:	ldr	x1, [sp, #368]
  41c128:	ldr	x2, [sp, #464]
  41c12c:	ldr	w3, [sp, #500]
  41c130:	blr	x9
  41c134:	ldur	x0, [x29, #-24]
  41c138:	ldur	x8, [x29, #-32]
  41c13c:	ldr	d0, [x8]
  41c140:	fneg	d0, d0
  41c144:	ldr	d1, [sp, #328]
  41c148:	fdiv	d0, d0, d1
  41c14c:	ldur	d2, [x29, #-40]
  41c150:	fadd	d0, d0, d2
  41c154:	ldur	x8, [x29, #-32]
  41c158:	ldr	d2, [x8, #8]
  41c15c:	fneg	d2, d2
  41c160:	fdiv	d1, d2, d1
  41c164:	ldr	x8, [sp, #360]
  41c168:	str	x0, [sp, #8]
  41c16c:	mov	x0, x8
  41c170:	bl	410354 <sqrt@plt+0xe5c4>
  41c174:	ldr	x0, [sp, #8]
  41c178:	ldr	x1, [sp, #360]
  41c17c:	bl	41058c <sqrt@plt+0xe7fc>
  41c180:	str	d0, [sp, #560]
  41c184:	str	d1, [sp, #568]
  41c188:	ldr	q3, [sp, #560]
  41c18c:	str	q3, [sp, #800]
  41c190:	ldur	x0, [x29, #-24]
  41c194:	ldur	x8, [x29, #-32]
  41c198:	ldr	d0, [x8]
  41c19c:	ldr	d1, [sp, #328]
  41c1a0:	fdiv	d0, d0, d1
  41c1a4:	ldur	d2, [x29, #-40]
  41c1a8:	fsub	d0, d0, d2
  41c1ac:	ldur	x8, [x29, #-32]
  41c1b0:	ldr	d2, [x8, #8]
  41c1b4:	fneg	d2, d2
  41c1b8:	fdiv	d1, d2, d1
  41c1bc:	ldr	x8, [sp, #352]
  41c1c0:	str	x0, [sp]
  41c1c4:	mov	x0, x8
  41c1c8:	bl	410354 <sqrt@plt+0xe5c4>
  41c1cc:	ldr	x0, [sp]
  41c1d0:	ldr	x1, [sp, #352]
  41c1d4:	bl	41058c <sqrt@plt+0xe7fc>
  41c1d8:	str	d0, [sp, #528]
  41c1dc:	str	d1, [sp, #536]
  41c1e0:	ldur	x4, [x29, #-48]
  41c1e4:	ldr	x8, [sp, #88]
  41c1e8:	ldr	x9, [x8]
  41c1ec:	ldr	x9, [x9, #48]
  41c1f0:	mov	x0, x8
  41c1f4:	ldr	x1, [sp, #96]
  41c1f8:	ldr	x2, [sp, #464]
  41c1fc:	ldr	w3, [sp, #500]
  41c200:	blr	x9
  41c204:	add	sp, sp, #0x560
  41c208:	ldp	x20, x19, [sp, #80]
  41c20c:	ldp	x22, x21, [sp, #64]
  41c210:	ldp	x24, x23, [sp, #48]
  41c214:	ldp	x26, x25, [sp, #32]
  41c218:	ldp	x28, x27, [sp, #16]
  41c21c:	ldp	x29, x30, [sp], #96
  41c220:	ret
  41c224:	sub	sp, sp, #0x80
  41c228:	stp	x29, x30, [sp, #112]
  41c22c:	add	x29, sp, #0x70
  41c230:	fmov	d5, xzr
  41c234:	stur	x0, [x29, #-8]
  41c238:	stur	x1, [x29, #-16]
  41c23c:	stur	d0, [x29, #-24]
  41c240:	stur	d1, [x29, #-32]
  41c244:	stur	d2, [x29, #-40]
  41c248:	stur	x2, [x29, #-48]
  41c24c:	str	d3, [sp, #56]
  41c250:	str	d4, [sp, #48]
  41c254:	str	x3, [sp, #40]
  41c258:	ldur	x8, [x29, #-8]
  41c25c:	ldur	d0, [x29, #-40]
  41c260:	ldur	d1, [x29, #-32]
  41c264:	fsub	d0, d0, d1
  41c268:	ldur	d1, [x29, #-24]
  41c26c:	fmul	d0, d0, d1
  41c270:	str	d0, [sp, #32]
  41c274:	str	d5, [sp, #24]
  41c278:	str	x8, [sp]
  41c27c:	ldr	x8, [sp, #40]
  41c280:	ldr	d0, [x8]
  41c284:	ldr	d1, [sp, #56]
  41c288:	fcmp	d0, d1
  41c28c:	cset	w9, ge  // ge = tcont
  41c290:	tbnz	w9, #0, 41c298 <sqrt@plt+0x1a508>
  41c294:	b	41c314 <sqrt@plt+0x1a584>
  41c298:	ldr	d0, [sp, #56]
  41c29c:	ldr	d1, [sp, #48]
  41c2a0:	fadd	d0, d0, d1
  41c2a4:	ldr	x8, [sp, #40]
  41c2a8:	ldr	d1, [x8]
  41c2ac:	fsub	d0, d0, d1
  41c2b0:	str	d0, [sp, #16]
  41c2b4:	ldr	d0, [sp, #24]
  41c2b8:	ldr	d1, [sp, #16]
  41c2bc:	fadd	d0, d0, d1
  41c2c0:	ldr	d1, [sp, #32]
  41c2c4:	fcmp	d0, d1
  41c2c8:	cset	w9, gt
  41c2cc:	tbnz	w9, #0, 41c2d4 <sqrt@plt+0x1a544>
  41c2d0:	b	41c2f4 <sqrt@plt+0x1a564>
  41c2d4:	ldr	d0, [sp, #32]
  41c2d8:	ldr	d1, [sp, #24]
  41c2dc:	fsub	d0, d0, d1
  41c2e0:	ldr	x8, [sp, #40]
  41c2e4:	ldr	d1, [x8]
  41c2e8:	fadd	d0, d1, d0
  41c2ec:	str	d0, [x8]
  41c2f0:	b	41c410 <sqrt@plt+0x1a680>
  41c2f4:	ldr	d0, [sp, #16]
  41c2f8:	ldr	d1, [sp, #24]
  41c2fc:	fadd	d0, d1, d0
  41c300:	str	d0, [sp, #24]
  41c304:	ldr	x8, [sp, #40]
  41c308:	fmov	d0, xzr
  41c30c:	str	d0, [x8]
  41c310:	b	41c40c <sqrt@plt+0x1a67c>
  41c314:	ldr	d0, [sp, #56]
  41c318:	ldr	x8, [sp, #40]
  41c31c:	ldr	d1, [x8]
  41c320:	fsub	d0, d0, d1
  41c324:	str	d0, [sp, #8]
  41c328:	ldr	d0, [sp, #24]
  41c32c:	ldr	d1, [sp, #8]
  41c330:	fadd	d0, d0, d1
  41c334:	ldr	d1, [sp, #32]
  41c338:	fcmp	d0, d1
  41c33c:	cset	w9, gt
  41c340:	tbnz	w9, #0, 41c348 <sqrt@plt+0x1a5b8>
  41c344:	b	41c3a0 <sqrt@plt+0x1a610>
  41c348:	ldur	x1, [x29, #-16]
  41c34c:	ldur	d0, [x29, #-24]
  41c350:	ldur	d1, [x29, #-32]
  41c354:	ldr	d2, [sp, #24]
  41c358:	ldur	d3, [x29, #-24]
  41c35c:	fdiv	d2, d2, d3
  41c360:	fadd	d1, d1, d2
  41c364:	ldur	d2, [x29, #-40]
  41c368:	ldur	x2, [x29, #-48]
  41c36c:	ldr	x8, [sp]
  41c370:	ldr	x9, [x8]
  41c374:	ldr	x9, [x9, #176]
  41c378:	mov	x0, x8
  41c37c:	blr	x9
  41c380:	ldr	d0, [sp, #32]
  41c384:	ldr	d1, [sp, #24]
  41c388:	fsub	d0, d0, d1
  41c38c:	ldr	x8, [sp, #40]
  41c390:	ldr	d1, [x8]
  41c394:	fadd	d0, d1, d0
  41c398:	str	d0, [x8]
  41c39c:	b	41c410 <sqrt@plt+0x1a680>
  41c3a0:	ldur	x1, [x29, #-16]
  41c3a4:	ldur	d0, [x29, #-24]
  41c3a8:	ldur	d1, [x29, #-32]
  41c3ac:	ldr	d2, [sp, #24]
  41c3b0:	ldur	d3, [x29, #-24]
  41c3b4:	fdiv	d2, d2, d3
  41c3b8:	fadd	d1, d1, d2
  41c3bc:	ldur	d2, [x29, #-32]
  41c3c0:	ldr	d3, [sp, #24]
  41c3c4:	ldr	d4, [sp, #8]
  41c3c8:	fadd	d3, d3, d4
  41c3cc:	ldur	d4, [x29, #-24]
  41c3d0:	fdiv	d3, d3, d4
  41c3d4:	fadd	d2, d2, d3
  41c3d8:	ldur	x2, [x29, #-48]
  41c3dc:	ldr	x8, [sp]
  41c3e0:	ldr	x9, [x8]
  41c3e4:	ldr	x9, [x9, #176]
  41c3e8:	mov	x0, x8
  41c3ec:	blr	x9
  41c3f0:	ldr	d0, [sp, #8]
  41c3f4:	ldr	d1, [sp, #24]
  41c3f8:	fadd	d0, d1, d0
  41c3fc:	str	d0, [sp, #24]
  41c400:	ldr	x8, [sp, #56]
  41c404:	ldr	x9, [sp, #40]
  41c408:	str	x8, [x9]
  41c40c:	b	41c27c <sqrt@plt+0x1a4ec>
  41c410:	ldp	x29, x30, [sp, #112]
  41c414:	add	sp, sp, #0x80
  41c418:	ret
  41c41c:	sub	sp, sp, #0x120
  41c420:	stp	x29, x30, [sp, #256]
  41c424:	str	x28, [sp, #272]
  41c428:	add	x29, sp, #0x100
  41c42c:	sub	x8, x29, #0x48
  41c430:	stur	x0, [x29, #-8]
  41c434:	stur	x1, [x29, #-16]
  41c438:	stur	x2, [x29, #-24]
  41c43c:	stur	x3, [x29, #-32]
  41c440:	stur	d0, [x29, #-40]
  41c444:	stur	d1, [x29, #-48]
  41c448:	stur	x4, [x29, #-56]
  41c44c:	ldur	x9, [x29, #-8]
  41c450:	ldur	x0, [x29, #-24]
  41c454:	ldur	x1, [x29, #-16]
  41c458:	str	x8, [sp, #48]
  41c45c:	str	x9, [sp, #40]
  41c460:	bl	4101ec <sqrt@plt+0xe45c>
  41c464:	stur	d0, [x29, #-72]
  41c468:	stur	d1, [x29, #-64]
  41c46c:	ldr	x0, [sp, #48]
  41c470:	bl	41068c <sqrt@plt+0xe8fc>
  41c474:	stur	d0, [x29, #-80]
  41c478:	ldur	d0, [x29, #-80]
  41c47c:	fcmp	d0, #0.0
  41c480:	cset	w10, eq  // eq = none
  41c484:	tbnz	w10, #0, 41c48c <sqrt@plt+0x1a6fc>
  41c488:	b	41c490 <sqrt@plt+0x1a700>
  41c48c:	b	41c6b4 <sqrt@plt+0x1a924>
  41c490:	fmov	d0, xzr
  41c494:	stur	d0, [x29, #-88]
  41c498:	ldur	x8, [x29, #-56]
  41c49c:	ldr	d0, [x8]
  41c4a0:	ldur	d1, [x29, #-40]
  41c4a4:	fcmp	d0, d1
  41c4a8:	cset	w9, ge  // ge = tcont
  41c4ac:	tbnz	w9, #0, 41c4b4 <sqrt@plt+0x1a724>
  41c4b0:	b	41c530 <sqrt@plt+0x1a7a0>
  41c4b4:	ldur	d0, [x29, #-40]
  41c4b8:	ldur	d1, [x29, #-48]
  41c4bc:	fadd	d0, d0, d1
  41c4c0:	ldur	x8, [x29, #-56]
  41c4c4:	ldr	d1, [x8]
  41c4c8:	fsub	d0, d0, d1
  41c4cc:	stur	d0, [x29, #-96]
  41c4d0:	ldur	d0, [x29, #-88]
  41c4d4:	ldur	d1, [x29, #-96]
  41c4d8:	fadd	d0, d0, d1
  41c4dc:	ldur	d1, [x29, #-80]
  41c4e0:	fcmp	d0, d1
  41c4e4:	cset	w9, gt
  41c4e8:	tbnz	w9, #0, 41c4f0 <sqrt@plt+0x1a760>
  41c4ec:	b	41c510 <sqrt@plt+0x1a780>
  41c4f0:	ldur	d0, [x29, #-80]
  41c4f4:	ldur	d1, [x29, #-88]
  41c4f8:	fsub	d0, d0, d1
  41c4fc:	ldur	x8, [x29, #-56]
  41c500:	ldr	d1, [x8]
  41c504:	fadd	d0, d1, d0
  41c508:	str	d0, [x8]
  41c50c:	b	41c6b4 <sqrt@plt+0x1a924>
  41c510:	ldur	d0, [x29, #-96]
  41c514:	ldur	d1, [x29, #-88]
  41c518:	fadd	d0, d1, d0
  41c51c:	stur	d0, [x29, #-88]
  41c520:	ldur	x8, [x29, #-56]
  41c524:	fmov	d0, xzr
  41c528:	str	d0, [x8]
  41c52c:	b	41c6b0 <sqrt@plt+0x1a920>
  41c530:	ldur	d0, [x29, #-40]
  41c534:	ldur	x8, [x29, #-56]
  41c538:	ldr	d1, [x8]
  41c53c:	fsub	d0, d0, d1
  41c540:	stur	d0, [x29, #-104]
  41c544:	ldur	d0, [x29, #-88]
  41c548:	ldur	d1, [x29, #-104]
  41c54c:	fadd	d0, d0, d1
  41c550:	ldur	d1, [x29, #-80]
  41c554:	fcmp	d0, d1
  41c558:	cset	w9, gt
  41c55c:	tbnz	w9, #0, 41c564 <sqrt@plt+0x1a7d4>
  41c560:	b	41c5e4 <sqrt@plt+0x1a854>
  41c564:	ldur	x0, [x29, #-16]
  41c568:	ldur	d0, [x29, #-88]
  41c56c:	ldur	d1, [x29, #-80]
  41c570:	fdiv	d0, d0, d1
  41c574:	sub	x8, x29, #0x48
  41c578:	str	x0, [sp, #32]
  41c57c:	mov	x0, x8
  41c580:	bl	4105f0 <sqrt@plt+0xe860>
  41c584:	add	x1, sp, #0x78
  41c588:	str	d0, [sp, #120]
  41c58c:	str	d1, [sp, #128]
  41c590:	ldr	x0, [sp, #32]
  41c594:	bl	41058c <sqrt@plt+0xe7fc>
  41c598:	sub	x1, x29, #0x78
  41c59c:	stur	d0, [x29, #-120]
  41c5a0:	stur	d1, [x29, #-112]
  41c5a4:	ldur	x2, [x29, #-24]
  41c5a8:	ldur	x4, [x29, #-32]
  41c5ac:	ldr	x8, [sp, #40]
  41c5b0:	ldr	x9, [x8]
  41c5b4:	ldr	x9, [x9, #48]
  41c5b8:	mov	x0, x8
  41c5bc:	mov	w3, #0x1                   	// #1
  41c5c0:	blr	x9
  41c5c4:	ldur	d0, [x29, #-80]
  41c5c8:	ldur	d1, [x29, #-88]
  41c5cc:	fsub	d0, d0, d1
  41c5d0:	ldur	x8, [x29, #-56]
  41c5d4:	ldr	d1, [x8]
  41c5d8:	fadd	d0, d1, d0
  41c5dc:	str	d0, [x8]
  41c5e0:	b	41c6b4 <sqrt@plt+0x1a924>
  41c5e4:	ldur	x0, [x29, #-16]
  41c5e8:	ldur	d0, [x29, #-88]
  41c5ec:	ldur	d1, [x29, #-104]
  41c5f0:	fadd	d0, d0, d1
  41c5f4:	ldur	d1, [x29, #-80]
  41c5f8:	fdiv	d0, d0, d1
  41c5fc:	sub	x8, x29, #0x48
  41c600:	str	x0, [sp, #24]
  41c604:	mov	x0, x8
  41c608:	str	x8, [sp, #16]
  41c60c:	bl	4105f0 <sqrt@plt+0xe860>
  41c610:	add	x1, sp, #0x58
  41c614:	str	d0, [sp, #88]
  41c618:	str	d1, [sp, #96]
  41c61c:	ldr	x0, [sp, #24]
  41c620:	bl	41058c <sqrt@plt+0xe7fc>
  41c624:	add	x2, sp, #0x68
  41c628:	str	d0, [sp, #104]
  41c62c:	str	d1, [sp, #112]
  41c630:	ldur	x0, [x29, #-16]
  41c634:	ldur	d0, [x29, #-88]
  41c638:	ldur	d1, [x29, #-80]
  41c63c:	fdiv	d0, d0, d1
  41c640:	ldr	x8, [sp, #16]
  41c644:	str	x0, [sp, #8]
  41c648:	mov	x0, x8
  41c64c:	str	x2, [sp]
  41c650:	bl	4105f0 <sqrt@plt+0xe860>
  41c654:	add	x1, sp, #0x38
  41c658:	str	d0, [sp, #56]
  41c65c:	str	d1, [sp, #64]
  41c660:	ldr	x0, [sp, #8]
  41c664:	bl	41058c <sqrt@plt+0xe7fc>
  41c668:	add	x1, sp, #0x48
  41c66c:	str	d0, [sp, #72]
  41c670:	str	d1, [sp, #80]
  41c674:	ldur	x4, [x29, #-32]
  41c678:	ldr	x8, [sp, #40]
  41c67c:	ldr	x9, [x8]
  41c680:	ldr	x9, [x9, #48]
  41c684:	mov	x0, x8
  41c688:	ldr	x2, [sp]
  41c68c:	mov	w3, #0x1                   	// #1
  41c690:	blr	x9
  41c694:	ldur	d0, [x29, #-104]
  41c698:	ldur	d1, [x29, #-88]
  41c69c:	fadd	d0, d1, d0
  41c6a0:	stur	d0, [x29, #-88]
  41c6a4:	ldur	x8, [x29, #-40]
  41c6a8:	ldur	x9, [x29, #-56]
  41c6ac:	str	x8, [x9]
  41c6b0:	b	41c498 <sqrt@plt+0x1a708>
  41c6b4:	ldr	x28, [sp, #272]
  41c6b8:	ldp	x29, x30, [sp, #256]
  41c6bc:	add	sp, sp, #0x120
  41c6c0:	ret
  41c6c4:	sub	sp, sp, #0xd0
  41c6c8:	stp	x29, x30, [sp, #192]
  41c6cc:	add	x29, sp, #0xc0
  41c6d0:	fmov	d4, xzr
  41c6d4:	stur	x0, [x29, #-8]
  41c6d8:	stur	x1, [x29, #-16]
  41c6dc:	stur	d0, [x29, #-24]
  41c6e0:	stur	d1, [x29, #-32]
  41c6e4:	stur	d2, [x29, #-40]
  41c6e8:	stur	x2, [x29, #-48]
  41c6ec:	stur	d3, [x29, #-56]
  41c6f0:	stur	x3, [x29, #-64]
  41c6f4:	ldur	x8, [x29, #-8]
  41c6f8:	ldur	d0, [x29, #-40]
  41c6fc:	ldur	d1, [x29, #-32]
  41c700:	fsub	d0, d0, d1
  41c704:	ldur	d1, [x29, #-24]
  41c708:	fmul	d0, d0, d1
  41c70c:	stur	d0, [x29, #-72]
  41c710:	stur	d4, [x29, #-80]
  41c714:	str	x8, [sp, #40]
  41c718:	ldur	x8, [x29, #-64]
  41c71c:	ldr	d0, [x8]
  41c720:	fcmp	d0, #0.0
  41c724:	cset	w9, eq  // eq = none
  41c728:	tbnz	w9, #0, 41c730 <sqrt@plt+0x1a9a0>
  41c72c:	b	41c7cc <sqrt@plt+0x1aa3c>
  41c730:	ldur	d0, [x29, #-32]
  41c734:	ldur	d1, [x29, #-80]
  41c738:	ldur	d2, [x29, #-24]
  41c73c:	fdiv	d1, d1, d2
  41c740:	fadd	d0, d0, d1
  41c744:	stur	d0, [x29, #-88]
  41c748:	ldur	x0, [x29, #-16]
  41c74c:	ldur	d0, [x29, #-88]
  41c750:	str	x0, [sp, #32]
  41c754:	bl	401960 <cos@plt>
  41c758:	ldur	d1, [x29, #-88]
  41c75c:	str	d0, [sp, #24]
  41c760:	mov	v0.16b, v1.16b
  41c764:	bl	401c40 <sin@plt>
  41c768:	add	x8, sp, #0x38
  41c76c:	mov	x0, x8
  41c770:	ldr	d1, [sp, #24]
  41c774:	str	d0, [sp, #16]
  41c778:	mov	v0.16b, v1.16b
  41c77c:	ldr	d1, [sp, #16]
  41c780:	str	x8, [sp, #8]
  41c784:	bl	410354 <sqrt@plt+0xe5c4>
  41c788:	ldur	d0, [x29, #-24]
  41c78c:	ldr	x0, [sp, #8]
  41c790:	bl	4105f0 <sqrt@plt+0xe860>
  41c794:	add	x1, sp, #0x48
  41c798:	str	d0, [sp, #72]
  41c79c:	str	d1, [sp, #80]
  41c7a0:	ldr	x0, [sp, #32]
  41c7a4:	bl	41058c <sqrt@plt+0xe7fc>
  41c7a8:	add	x1, sp, #0x58
  41c7ac:	str	d0, [sp, #88]
  41c7b0:	str	d1, [sp, #96]
  41c7b4:	ldur	x2, [x29, #-48]
  41c7b8:	ldr	x8, [sp, #40]
  41c7bc:	ldr	x9, [x8]
  41c7c0:	ldr	x9, [x9, #168]
  41c7c4:	mov	x0, x8
  41c7c8:	blr	x9
  41c7cc:	ldur	d0, [x29, #-56]
  41c7d0:	ldur	x8, [x29, #-64]
  41c7d4:	ldr	d1, [x8]
  41c7d8:	fsub	d0, d0, d1
  41c7dc:	str	d0, [sp, #48]
  41c7e0:	ldur	d0, [x29, #-80]
  41c7e4:	ldr	d1, [sp, #48]
  41c7e8:	fadd	d0, d0, d1
  41c7ec:	ldur	d1, [x29, #-72]
  41c7f0:	fcmp	d0, d1
  41c7f4:	cset	w9, gt
  41c7f8:	tbnz	w9, #0, 41c800 <sqrt@plt+0x1aa70>
  41c7fc:	b	41c820 <sqrt@plt+0x1aa90>
  41c800:	ldur	d0, [x29, #-72]
  41c804:	ldur	d1, [x29, #-80]
  41c808:	fsub	d0, d0, d1
  41c80c:	ldur	x8, [x29, #-64]
  41c810:	ldr	d1, [x8]
  41c814:	fadd	d0, d1, d0
  41c818:	str	d0, [x8]
  41c81c:	b	41c840 <sqrt@plt+0x1aab0>
  41c820:	ldr	d0, [sp, #48]
  41c824:	ldur	d1, [x29, #-80]
  41c828:	fadd	d0, d1, d0
  41c82c:	stur	d0, [x29, #-80]
  41c830:	ldur	x8, [x29, #-64]
  41c834:	fmov	d0, xzr
  41c838:	str	d0, [x8]
  41c83c:	b	41c718 <sqrt@plt+0x1a988>
  41c840:	ldp	x29, x30, [sp, #192]
  41c844:	add	sp, sp, #0xd0
  41c848:	ret
  41c84c:	sub	sp, sp, #0xa0
  41c850:	stp	x29, x30, [sp, #144]
  41c854:	add	x29, sp, #0x90
  41c858:	sub	x8, x29, #0x40
  41c85c:	stur	x0, [x29, #-8]
  41c860:	stur	x1, [x29, #-16]
  41c864:	stur	x2, [x29, #-24]
  41c868:	stur	x3, [x29, #-32]
  41c86c:	stur	d0, [x29, #-40]
  41c870:	stur	x4, [x29, #-48]
  41c874:	ldur	x9, [x29, #-8]
  41c878:	ldur	x0, [x29, #-24]
  41c87c:	ldur	x1, [x29, #-16]
  41c880:	str	x8, [sp, #16]
  41c884:	str	x9, [sp, #8]
  41c888:	bl	4101ec <sqrt@plt+0xe45c>
  41c88c:	stur	d0, [x29, #-64]
  41c890:	stur	d1, [x29, #-56]
  41c894:	ldr	x0, [sp, #16]
  41c898:	bl	41068c <sqrt@plt+0xe8fc>
  41c89c:	str	d0, [sp, #72]
  41c8a0:	ldr	d0, [sp, #72]
  41c8a4:	fcmp	d0, #0.0
  41c8a8:	cset	w10, eq  // eq = none
  41c8ac:	tbnz	w10, #0, 41c8b4 <sqrt@plt+0x1ab24>
  41c8b0:	b	41c8b8 <sqrt@plt+0x1ab28>
  41c8b4:	b	41c9a4 <sqrt@plt+0x1ac14>
  41c8b8:	fmov	d0, xzr
  41c8bc:	str	d0, [sp, #64]
  41c8c0:	ldur	x8, [x29, #-48]
  41c8c4:	ldr	d0, [x8]
  41c8c8:	fcmp	d0, #0.0
  41c8cc:	cset	w9, eq  // eq = none
  41c8d0:	tbnz	w9, #0, 41c8d8 <sqrt@plt+0x1ab48>
  41c8d4:	b	41c930 <sqrt@plt+0x1aba0>
  41c8d8:	ldur	x0, [x29, #-16]
  41c8dc:	ldr	d0, [sp, #64]
  41c8e0:	ldr	d1, [sp, #72]
  41c8e4:	fdiv	d0, d0, d1
  41c8e8:	sub	x8, x29, #0x40
  41c8ec:	str	x0, [sp]
  41c8f0:	mov	x0, x8
  41c8f4:	bl	4105f0 <sqrt@plt+0xe860>
  41c8f8:	add	x1, sp, #0x20
  41c8fc:	str	d0, [sp, #32]
  41c900:	str	d1, [sp, #40]
  41c904:	ldr	x0, [sp]
  41c908:	bl	41058c <sqrt@plt+0xe7fc>
  41c90c:	add	x1, sp, #0x30
  41c910:	str	d0, [sp, #48]
  41c914:	str	d1, [sp, #56]
  41c918:	ldur	x2, [x29, #-32]
  41c91c:	ldr	x8, [sp, #8]
  41c920:	ldr	x9, [x8]
  41c924:	ldr	x9, [x9, #168]
  41c928:	mov	x0, x8
  41c92c:	blr	x9
  41c930:	ldur	d0, [x29, #-40]
  41c934:	ldur	x8, [x29, #-48]
  41c938:	ldr	d1, [x8]
  41c93c:	fsub	d0, d0, d1
  41c940:	str	d0, [sp, #24]
  41c944:	ldr	d0, [sp, #64]
  41c948:	ldr	d1, [sp, #24]
  41c94c:	fadd	d0, d0, d1
  41c950:	ldr	d1, [sp, #72]
  41c954:	fcmp	d0, d1
  41c958:	cset	w9, gt
  41c95c:	tbnz	w9, #0, 41c964 <sqrt@plt+0x1abd4>
  41c960:	b	41c984 <sqrt@plt+0x1abf4>
  41c964:	ldr	d0, [sp, #72]
  41c968:	ldr	d1, [sp, #64]
  41c96c:	fsub	d0, d0, d1
  41c970:	ldur	x8, [x29, #-48]
  41c974:	ldr	d1, [x8]
  41c978:	fadd	d0, d1, d0
  41c97c:	str	d0, [x8]
  41c980:	b	41c9a4 <sqrt@plt+0x1ac14>
  41c984:	ldr	d0, [sp, #24]
  41c988:	ldr	d1, [sp, #64]
  41c98c:	fadd	d0, d1, d0
  41c990:	str	d0, [sp, #64]
  41c994:	ldur	x8, [x29, #-48]
  41c998:	fmov	d0, xzr
  41c99c:	str	d0, [x8]
  41c9a0:	b	41c8c0 <sqrt@plt+0x1ab30>
  41c9a4:	ldp	x29, x30, [sp, #144]
  41c9a8:	add	sp, sp, #0xa0
  41c9ac:	ret
  41c9b0:	sub	sp, sp, #0x20
  41c9b4:	stp	x29, x30, [sp, #16]
  41c9b8:	add	x29, sp, #0x10
  41c9bc:	str	x0, [sp, #8]
  41c9c0:	ldr	x0, [sp, #8]
  41c9c4:	bl	40fe0c <sqrt@plt+0xe07c>
  41c9c8:	ldp	x29, x30, [sp, #16]
  41c9cc:	add	sp, sp, #0x20
  41c9d0:	ret
  41c9d4:	sub	sp, sp, #0x10
  41c9d8:	str	x0, [sp, #8]
  41c9dc:	brk	#0x1
  41c9e0:	sub	sp, sp, #0x10
  41c9e4:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  41c9e8:	add	x8, x8, #0xa8c
  41c9ec:	str	x0, [sp, #8]
  41c9f0:	ldr	w9, [x8]
  41c9f4:	cmp	w9, #0x0
  41c9f8:	cset	w9, ne  // ne = any
  41c9fc:	and	w0, w9, #0x1
  41ca00:	add	sp, sp, #0x10
  41ca04:	ret
  41ca08:	sub	sp, sp, #0x50
  41ca0c:	stp	x29, x30, [sp, #64]
  41ca10:	add	x29, sp, #0x40
  41ca14:	stur	x0, [x29, #-8]
  41ca18:	stur	x1, [x29, #-16]
  41ca1c:	stur	x2, [x29, #-24]
  41ca20:	str	x3, [sp, #32]
  41ca24:	str	x4, [sp, #24]
  41ca28:	ldur	x8, [x29, #-8]
  41ca2c:	ldr	x9, [sp, #24]
  41ca30:	ldr	w10, [x9]
  41ca34:	subs	w10, w10, #0x0
  41ca38:	mov	w9, w10
  41ca3c:	ubfx	x9, x9, #0, #32
  41ca40:	cmp	x9, #0x3
  41ca44:	str	x8, [sp, #16]
  41ca48:	str	x9, [sp, #8]
  41ca4c:	b.hi	41cae0 <sqrt@plt+0x1ad50>  // b.pmore
  41ca50:	adrp	x8, 429000 <_ZdlPvm@@Base+0x6948>
  41ca54:	add	x8, x8, #0xa88
  41ca58:	ldr	x11, [sp, #8]
  41ca5c:	ldrsw	x10, [x8, x11, lsl #2]
  41ca60:	add	x9, x8, x10
  41ca64:	br	x9
  41ca68:	ldr	x8, [sp, #24]
  41ca6c:	ldr	d0, [x8, #16]
  41ca70:	ldr	x8, [sp, #16]
  41ca74:	ldr	x9, [x8]
  41ca78:	ldr	x9, [x9, #232]
  41ca7c:	mov	x0, x8
  41ca80:	blr	x9
  41ca84:	ldur	x1, [x29, #-16]
  41ca88:	ldur	x2, [x29, #-24]
  41ca8c:	ldr	x3, [sp, #32]
  41ca90:	ldr	x8, [sp, #16]
  41ca94:	ldr	x9, [x8]
  41ca98:	ldr	x9, [x9, #200]
  41ca9c:	mov	x0, x8
  41caa0:	blr	x9
  41caa4:	b	41cae0 <sqrt@plt+0x1ad50>
  41caa8:	b	41cae0 <sqrt@plt+0x1ad50>
  41caac:	ldur	x1, [x29, #-16]
  41cab0:	ldur	x2, [x29, #-24]
  41cab4:	ldr	x3, [sp, #32]
  41cab8:	ldr	x4, [sp, #24]
  41cabc:	ldr	x0, [sp, #16]
  41cac0:	bl	4197d8 <sqrt@plt+0x17a48>
  41cac4:	b	41cae0 <sqrt@plt+0x1ad50>
  41cac8:	ldur	x1, [x29, #-16]
  41cacc:	ldur	x2, [x29, #-24]
  41cad0:	ldr	x3, [sp, #32]
  41cad4:	ldr	x4, [sp, #24]
  41cad8:	ldr	x0, [sp, #16]
  41cadc:	bl	419a88 <sqrt@plt+0x17cf8>
  41cae0:	ldp	x29, x30, [sp, #64]
  41cae4:	add	sp, sp, #0x50
  41cae8:	ret
  41caec:	sub	sp, sp, #0x150
  41caf0:	stp	x29, x30, [sp, #304]
  41caf4:	str	x28, [sp, #320]
  41caf8:	add	x29, sp, #0x130
  41cafc:	sub	x8, x29, #0x40
  41cb00:	stur	x0, [x29, #-8]
  41cb04:	stur	x1, [x29, #-16]
  41cb08:	stur	x2, [x29, #-24]
  41cb0c:	stur	w3, [x29, #-28]
  41cb10:	stur	x4, [x29, #-40]
  41cb14:	ldur	x9, [x29, #-8]
  41cb18:	ldur	x10, [x29, #-16]
  41cb1c:	ldr	q0, [x10]
  41cb20:	str	q0, [x8]
  41cb24:	ldur	x10, [x29, #-40]
  41cb28:	ldr	d0, [x10, #16]
  41cb2c:	ldr	x10, [x9]
  41cb30:	ldr	x10, [x10, #232]
  41cb34:	mov	x0, x9
  41cb38:	str	x8, [sp, #32]
  41cb3c:	str	x9, [sp, #24]
  41cb40:	blr	x10
  41cb44:	stur	wzr, [x29, #-68]
  41cb48:	ldur	w8, [x29, #-68]
  41cb4c:	ldur	w9, [x29, #-28]
  41cb50:	cmp	w8, w9
  41cb54:	b.ge	41cea0 <sqrt@plt+0x1b110>  // b.tcont
  41cb58:	ldur	x8, [x29, #-40]
  41cb5c:	ldr	w9, [x8]
  41cb60:	subs	w9, w9, #0x0
  41cb64:	mov	w8, w9
  41cb68:	ubfx	x8, x8, #0, #32
  41cb6c:	cmp	x8, #0x3
  41cb70:	str	x8, [sp, #16]
  41cb74:	b.hi	41ce64 <sqrt@plt+0x1b0d4>  // b.pmore
  41cb78:	adrp	x8, 429000 <_ZdlPvm@@Base+0x6948>
  41cb7c:	add	x8, x8, #0xa98
  41cb80:	ldr	x11, [sp, #16]
  41cb84:	ldrsw	x10, [x8, x11, lsl #2]
  41cb88:	add	x9, x8, x10
  41cb8c:	br	x9
  41cb90:	ldur	x8, [x29, #-24]
  41cb94:	ldursw	x9, [x29, #-68]
  41cb98:	mov	x10, #0x10                  	// #16
  41cb9c:	mul	x9, x10, x9
  41cba0:	add	x2, x8, x9
  41cba4:	ldr	x8, [sp, #24]
  41cba8:	ldr	x9, [x8]
  41cbac:	ldr	x9, [x9, #184]
  41cbb0:	mov	x0, x8
  41cbb4:	sub	x1, x29, #0x40
  41cbb8:	blr	x9
  41cbbc:	b	41ce7c <sqrt@plt+0x1b0ec>
  41cbc0:	ldur	x8, [x29, #-24]
  41cbc4:	ldursw	x9, [x29, #-68]
  41cbc8:	mov	x10, #0x10                  	// #16
  41cbcc:	mul	x9, x10, x9
  41cbd0:	add	x0, x8, x9
  41cbd4:	sub	x1, x29, #0x40
  41cbd8:	bl	4101ec <sqrt@plt+0xe45c>
  41cbdc:	sub	x0, x29, #0x58
  41cbe0:	stur	d0, [x29, #-88]
  41cbe4:	stur	d1, [x29, #-80]
  41cbe8:	bl	41068c <sqrt@plt+0xe8fc>
  41cbec:	stur	d0, [x29, #-96]
  41cbf0:	ldur	d0, [x29, #-96]
  41cbf4:	ldur	x8, [x29, #-40]
  41cbf8:	ldr	d1, [x8, #8]
  41cbfc:	fdiv	d0, d0, d1
  41cc00:	fmov	d1, #5.000000000000000000e-01
  41cc04:	fadd	d0, d0, d1
  41cc08:	fcvtzs	w11, d0
  41cc0c:	stur	w11, [x29, #-100]
  41cc10:	ldur	w11, [x29, #-100]
  41cc14:	cbnz	w11, 41cc38 <sqrt@plt+0x1aea8>
  41cc18:	ldur	x2, [x29, #-40]
  41cc1c:	ldr	x8, [sp, #24]
  41cc20:	ldr	x9, [x8]
  41cc24:	ldr	x9, [x9, #168]
  41cc28:	mov	x0, x8
  41cc2c:	sub	x1, x29, #0x40
  41cc30:	blr	x9
  41cc34:	b	41ccb4 <sqrt@plt+0x1af24>
  41cc38:	ldur	w8, [x29, #-100]
  41cc3c:	scvtf	d0, w8
  41cc40:	sub	x0, x29, #0x58
  41cc44:	bl	410500 <sqrt@plt+0xe770>
  41cc48:	stur	wzr, [x29, #-104]
  41cc4c:	ldur	w8, [x29, #-104]
  41cc50:	ldur	w9, [x29, #-100]
  41cc54:	cmp	w8, w9
  41cc58:	b.gt	41ccb4 <sqrt@plt+0x1af24>
  41cc5c:	ldur	w8, [x29, #-104]
  41cc60:	scvtf	d0, w8
  41cc64:	sub	x0, x29, #0x58
  41cc68:	bl	4105f0 <sqrt@plt+0xe860>
  41cc6c:	sub	x1, x29, #0x88
  41cc70:	stur	d0, [x29, #-136]
  41cc74:	stur	d1, [x29, #-128]
  41cc78:	sub	x0, x29, #0x40
  41cc7c:	bl	41058c <sqrt@plt+0xe7fc>
  41cc80:	sub	x1, x29, #0x78
  41cc84:	stur	d0, [x29, #-120]
  41cc88:	stur	d1, [x29, #-112]
  41cc8c:	ldur	x2, [x29, #-40]
  41cc90:	ldr	x9, [sp, #24]
  41cc94:	ldr	x10, [x9]
  41cc98:	ldr	x10, [x10, #168]
  41cc9c:	mov	x0, x9
  41cca0:	blr	x10
  41cca4:	ldur	w8, [x29, #-104]
  41cca8:	add	w8, w8, #0x1
  41ccac:	stur	w8, [x29, #-104]
  41ccb0:	b	41cc4c <sqrt@plt+0x1aebc>
  41ccb4:	b	41ce7c <sqrt@plt+0x1b0ec>
  41ccb8:	ldur	x8, [x29, #-24]
  41ccbc:	ldursw	x9, [x29, #-68]
  41ccc0:	mov	x10, #0x10                  	// #16
  41ccc4:	mul	x9, x10, x9
  41ccc8:	add	x0, x8, x9
  41cccc:	sub	x1, x29, #0x40
  41ccd0:	bl	4101ec <sqrt@plt+0xe45c>
  41ccd4:	add	x0, sp, #0x98
  41ccd8:	str	d0, [sp, #152]
  41ccdc:	str	d1, [sp, #160]
  41cce0:	bl	41068c <sqrt@plt+0xe8fc>
  41cce4:	str	d0, [sp, #144]
  41cce8:	ldr	d0, [sp, #144]
  41ccec:	ldur	x8, [x29, #-40]
  41ccf0:	ldr	d1, [x8, #8]
  41ccf4:	fmov	d2, #2.000000000000000000e+00
  41ccf8:	fmul	d1, d1, d2
  41ccfc:	fcmp	d0, d1
  41cd00:	cset	w11, ls  // ls = plast
  41cd04:	tbnz	w11, #0, 41cd0c <sqrt@plt+0x1af7c>
  41cd08:	b	41cd3c <sqrt@plt+0x1afac>
  41cd0c:	ldur	x8, [x29, #-24]
  41cd10:	ldursw	x9, [x29, #-68]
  41cd14:	mov	x10, #0x10                  	// #16
  41cd18:	mul	x9, x10, x9
  41cd1c:	add	x2, x8, x9
  41cd20:	ldr	x8, [sp, #24]
  41cd24:	ldr	x9, [x8]
  41cd28:	ldr	x9, [x9, #184]
  41cd2c:	mov	x0, x8
  41cd30:	sub	x1, x29, #0x40
  41cd34:	blr	x9
  41cd38:	b	41ce5c <sqrt@plt+0x1b0cc>
  41cd3c:	ldr	d0, [sp, #144]
  41cd40:	ldur	x8, [x29, #-40]
  41cd44:	ldr	d1, [x8, #8]
  41cd48:	fsub	d0, d0, d1
  41cd4c:	ldur	x8, [x29, #-40]
  41cd50:	ldr	d1, [x8, #8]
  41cd54:	fmov	d2, #2.000000000000000000e+00
  41cd58:	fmul	d1, d1, d2
  41cd5c:	fdiv	d0, d0, d1
  41cd60:	fmov	d1, #5.000000000000000000e-01
  41cd64:	fadd	d0, d0, d1
  41cd68:	fcvtzs	w9, d0
  41cd6c:	str	w9, [sp, #140]
  41cd70:	ldur	x8, [x29, #-40]
  41cd74:	ldr	d0, [x8, #8]
  41cd78:	ldr	d1, [sp, #144]
  41cd7c:	fdiv	d0, d0, d1
  41cd80:	add	x8, sp, #0x98
  41cd84:	mov	x0, x8
  41cd88:	str	x8, [sp, #8]
  41cd8c:	bl	4105f0 <sqrt@plt+0xe860>
  41cd90:	str	d0, [sp, #120]
  41cd94:	str	d1, [sp, #128]
  41cd98:	ldr	d0, [sp, #144]
  41cd9c:	ldur	x8, [x29, #-40]
  41cda0:	ldr	d1, [x8, #8]
  41cda4:	fsub	d0, d0, d1
  41cda8:	ldr	w9, [sp, #140]
  41cdac:	scvtf	d1, w9
  41cdb0:	fdiv	d0, d0, d1
  41cdb4:	str	d0, [sp, #112]
  41cdb8:	ldr	d0, [sp, #112]
  41cdbc:	ldr	d1, [sp, #144]
  41cdc0:	fdiv	d0, d0, d1
  41cdc4:	ldr	x0, [sp, #8]
  41cdc8:	bl	4105f0 <sqrt@plt+0xe860>
  41cdcc:	str	d0, [sp, #96]
  41cdd0:	str	d1, [sp, #104]
  41cdd4:	str	wzr, [sp, #92]
  41cdd8:	ldr	w8, [sp, #92]
  41cddc:	ldr	w9, [sp, #140]
  41cde0:	cmp	w8, w9
  41cde4:	b.gt	41ce5c <sqrt@plt+0x1b0cc>
  41cde8:	ldr	w8, [sp, #92]
  41cdec:	scvtf	d0, w8
  41cdf0:	add	x0, sp, #0x60
  41cdf4:	bl	4105f0 <sqrt@plt+0xe860>
  41cdf8:	add	x1, sp, #0x38
  41cdfc:	str	d0, [sp, #56]
  41ce00:	str	d1, [sp, #64]
  41ce04:	sub	x0, x29, #0x40
  41ce08:	bl	41058c <sqrt@plt+0xe7fc>
  41ce0c:	add	x9, sp, #0x48
  41ce10:	str	d0, [sp, #72]
  41ce14:	str	d1, [sp, #80]
  41ce18:	mov	x0, x9
  41ce1c:	add	x1, sp, #0x78
  41ce20:	str	x9, [sp]
  41ce24:	bl	41058c <sqrt@plt+0xe7fc>
  41ce28:	add	x2, sp, #0x28
  41ce2c:	str	d0, [sp, #40]
  41ce30:	str	d1, [sp, #48]
  41ce34:	ldr	x9, [sp, #24]
  41ce38:	ldr	x10, [x9]
  41ce3c:	ldr	x10, [x10, #184]
  41ce40:	mov	x0, x9
  41ce44:	ldr	x1, [sp]
  41ce48:	blr	x10
  41ce4c:	ldr	w8, [sp, #92]
  41ce50:	add	w8, w8, #0x1
  41ce54:	str	w8, [sp, #92]
  41ce58:	b	41cdd8 <sqrt@plt+0x1b048>
  41ce5c:	b	41ce7c <sqrt@plt+0x1b0ec>
  41ce60:	b	41ce7c <sqrt@plt+0x1b0ec>
  41ce64:	mov	w8, wzr
  41ce68:	mov	w0, w8
  41ce6c:	mov	w1, #0x7f                  	// #127
  41ce70:	adrp	x2, 429000 <_ZdlPvm@@Base+0x6948>
  41ce74:	add	x2, x2, #0xd28
  41ce78:	bl	407f78 <sqrt@plt+0x61e8>
  41ce7c:	ldur	x8, [x29, #-24]
  41ce80:	ldursw	x9, [x29, #-68]
  41ce84:	ldr	q0, [x8, x9, lsl #4]
  41ce88:	ldr	x8, [sp, #32]
  41ce8c:	str	q0, [x8]
  41ce90:	ldur	w8, [x29, #-68]
  41ce94:	add	w8, w8, #0x1
  41ce98:	stur	w8, [x29, #-68]
  41ce9c:	b	41cb48 <sqrt@plt+0x1adb8>
  41cea0:	ldr	x28, [sp, #320]
  41cea4:	ldp	x29, x30, [sp, #304]
  41cea8:	add	sp, sp, #0x150
  41ceac:	ret
  41ceb0:	sub	sp, sp, #0x40
  41ceb4:	stp	x29, x30, [sp, #48]
  41ceb8:	add	x29, sp, #0x30
  41cebc:	stur	x0, [x29, #-8]
  41cec0:	stur	x1, [x29, #-16]
  41cec4:	str	x2, [sp, #24]
  41cec8:	str	w3, [sp, #20]
  41cecc:	str	x4, [sp, #8]
  41ced0:	ldur	x8, [x29, #-8]
  41ced4:	ldr	x9, [sp, #8]
  41ced8:	ldr	d0, [x9, #16]
  41cedc:	ldr	x9, [x8]
  41cee0:	ldr	x9, [x9, #232]
  41cee4:	mov	x0, x8
  41cee8:	str	x8, [sp]
  41ceec:	blr	x9
  41cef0:	ldur	x1, [x29, #-16]
  41cef4:	ldr	x2, [sp, #24]
  41cef8:	ldr	w3, [sp, #20]
  41cefc:	ldr	x8, [sp]
  41cf00:	ldr	x9, [x8]
  41cf04:	ldr	x9, [x9, #192]
  41cf08:	mov	x0, x8
  41cf0c:	blr	x9
  41cf10:	ldp	x29, x30, [sp, #48]
  41cf14:	add	sp, sp, #0x40
  41cf18:	ret
  41cf1c:	sub	sp, sp, #0x50
  41cf20:	stp	x29, x30, [sp, #64]
  41cf24:	add	x29, sp, #0x40
  41cf28:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  41cf2c:	add	x8, x8, #0xa8c
  41cf30:	stur	x0, [x29, #-8]
  41cf34:	stur	x1, [x29, #-16]
  41cf38:	stur	w2, [x29, #-20]
  41cf3c:	str	x3, [sp, #32]
  41cf40:	str	d0, [sp, #24]
  41cf44:	ldur	x9, [x29, #-8]
  41cf48:	ldr	w10, [x8]
  41cf4c:	str	x9, [sp, #16]
  41cf50:	cbz	w10, 41cfcc <sqrt@plt+0x1b23c>
  41cf54:	ldr	d0, [sp, #24]
  41cf58:	fcmp	d0, #0.0
  41cf5c:	cset	w8, ge  // ge = tcont
  41cf60:	tbnz	w8, #0, 41cf7c <sqrt@plt+0x1b1ec>
  41cf64:	ldr	x8, [sp, #16]
  41cf68:	ldr	x9, [x8]
  41cf6c:	ldr	x9, [x9, #128]
  41cf70:	mov	x0, x8
  41cf74:	blr	x9
  41cf78:	cbz	x0, 41cfcc <sqrt@plt+0x1b23c>
  41cf7c:	ldr	x8, [sp, #16]
  41cf80:	ldr	x9, [x8]
  41cf84:	ldr	x9, [x9, #128]
  41cf88:	mov	x0, x8
  41cf8c:	blr	x9
  41cf90:	cbnz	x0, 41cfac <sqrt@plt+0x1b21c>
  41cf94:	ldr	d0, [sp, #24]
  41cf98:	ldr	x8, [sp, #16]
  41cf9c:	ldr	x9, [x8]
  41cfa0:	ldr	x9, [x9, #240]
  41cfa4:	mov	x0, x8
  41cfa8:	blr	x9
  41cfac:	ldur	x2, [x29, #-16]
  41cfb0:	ldur	w3, [x29, #-20]
  41cfb4:	ldr	x8, [sp, #16]
  41cfb8:	ldr	x9, [x8]
  41cfbc:	ldr	x9, [x9, #224]
  41cfc0:	mov	x0, x8
  41cfc4:	mov	w1, #0x1                   	// #1
  41cfc8:	blr	x9
  41cfcc:	ldr	x8, [sp, #32]
  41cfd0:	ldr	w9, [x8]
  41cfd4:	cmp	w9, #0x1
  41cfd8:	b.ne	41d030 <sqrt@plt+0x1b2a0>  // b.any
  41cfdc:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  41cfe0:	add	x8, x8, #0xa8c
  41cfe4:	ldr	w9, [x8]
  41cfe8:	cbz	w9, 41d030 <sqrt@plt+0x1b2a0>
  41cfec:	ldr	x8, [sp, #32]
  41cff0:	ldr	d0, [x8, #16]
  41cff4:	ldr	x8, [sp, #16]
  41cff8:	ldr	x9, [x8]
  41cffc:	ldr	x9, [x9, #232]
  41d000:	mov	x0, x8
  41d004:	blr	x9
  41d008:	ldur	x2, [x29, #-16]
  41d00c:	ldur	w3, [x29, #-20]
  41d010:	ldr	x8, [sp, #16]
  41d014:	ldr	x9, [x8]
  41d018:	ldr	x9, [x9, #224]
  41d01c:	mov	x0, x8
  41d020:	mov	w10, wzr
  41d024:	mov	w1, w10
  41d028:	blr	x9
  41d02c:	b	41d0a0 <sqrt@plt+0x1b310>
  41d030:	ldr	x8, [sp, #32]
  41d034:	ldr	w9, [x8]
  41d038:	cbz	w9, 41d0a0 <sqrt@plt+0x1b310>
  41d03c:	ldr	x8, [sp, #32]
  41d040:	mov	x9, #0x10                  	// #16
  41d044:	ldr	d0, [x8, #16]
  41d048:	ldr	x8, [sp, #16]
  41d04c:	ldr	x10, [x8]
  41d050:	ldr	x10, [x10, #232]
  41d054:	mov	x0, x8
  41d058:	str	x9, [sp, #8]
  41d05c:	blr	x10
  41d060:	ldur	x8, [x29, #-16]
  41d064:	ldur	w11, [x29, #-20]
  41d068:	subs	w11, w11, #0x1
  41d06c:	mov	w0, w11
  41d070:	sxtw	x9, w0
  41d074:	ldr	x10, [sp, #8]
  41d078:	mul	x9, x10, x9
  41d07c:	add	x1, x8, x9
  41d080:	ldur	x2, [x29, #-16]
  41d084:	ldur	w3, [x29, #-20]
  41d088:	ldr	x4, [sp, #32]
  41d08c:	ldr	x8, [sp, #16]
  41d090:	ldr	x9, [x8]
  41d094:	ldr	x9, [x9, #48]
  41d098:	mov	x0, x8
  41d09c:	blr	x9
  41d0a0:	ldp	x29, x30, [sp, #64]
  41d0a4:	add	sp, sp, #0x50
  41d0a8:	ret
  41d0ac:	sub	sp, sp, #0x50
  41d0b0:	stp	x29, x30, [sp, #64]
  41d0b4:	add	x29, sp, #0x40
  41d0b8:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  41d0bc:	add	x8, x8, #0xa8c
  41d0c0:	stur	x0, [x29, #-8]
  41d0c4:	stur	x1, [x29, #-16]
  41d0c8:	stur	d0, [x29, #-24]
  41d0cc:	str	x2, [sp, #32]
  41d0d0:	str	d1, [sp, #24]
  41d0d4:	ldur	x9, [x29, #-8]
  41d0d8:	ldr	w10, [x8]
  41d0dc:	str	x9, [sp, #16]
  41d0e0:	cbz	w10, 41d15c <sqrt@plt+0x1b3cc>
  41d0e4:	ldr	d0, [sp, #24]
  41d0e8:	fcmp	d0, #0.0
  41d0ec:	cset	w8, ge  // ge = tcont
  41d0f0:	tbnz	w8, #0, 41d10c <sqrt@plt+0x1b37c>
  41d0f4:	ldr	x8, [sp, #16]
  41d0f8:	ldr	x9, [x8]
  41d0fc:	ldr	x9, [x9, #128]
  41d100:	mov	x0, x8
  41d104:	blr	x9
  41d108:	cbz	x0, 41d15c <sqrt@plt+0x1b3cc>
  41d10c:	ldr	x8, [sp, #16]
  41d110:	ldr	x9, [x8]
  41d114:	ldr	x9, [x9, #128]
  41d118:	mov	x0, x8
  41d11c:	blr	x9
  41d120:	cbnz	x0, 41d13c <sqrt@plt+0x1b3ac>
  41d124:	ldr	d0, [sp, #24]
  41d128:	ldr	x8, [sp, #16]
  41d12c:	ldr	x9, [x8]
  41d130:	ldr	x9, [x9, #240]
  41d134:	mov	x0, x8
  41d138:	blr	x9
  41d13c:	ldur	x2, [x29, #-16]
  41d140:	ldur	d0, [x29, #-24]
  41d144:	ldr	x8, [sp, #16]
  41d148:	ldr	x9, [x8]
  41d14c:	ldr	x9, [x9, #208]
  41d150:	mov	x0, x8
  41d154:	mov	w1, #0x1                   	// #1
  41d158:	blr	x9
  41d15c:	ldr	x8, [sp, #32]
  41d160:	ldr	d0, [x8, #16]
  41d164:	ldr	x8, [sp, #16]
  41d168:	ldr	x9, [x8]
  41d16c:	ldr	x9, [x9, #232]
  41d170:	mov	x0, x8
  41d174:	blr	x9
  41d178:	ldr	x8, [sp, #32]
  41d17c:	ldr	w10, [x8]
  41d180:	subs	w10, w10, #0x0
  41d184:	mov	w8, w10
  41d188:	ubfx	x8, x8, #0, #32
  41d18c:	cmp	x8, #0x3
  41d190:	str	x8, [sp, #8]
  41d194:	b.hi	41d20c <sqrt@plt+0x1b47c>  // b.pmore
  41d198:	adrp	x8, 429000 <_ZdlPvm@@Base+0x6948>
  41d19c:	add	x8, x8, #0xaa8
  41d1a0:	ldr	x11, [sp, #8]
  41d1a4:	ldrsw	x10, [x8, x11, lsl #2]
  41d1a8:	add	x9, x8, x10
  41d1ac:	br	x9
  41d1b0:	b	41d224 <sqrt@plt+0x1b494>
  41d1b4:	ldur	x1, [x29, #-16]
  41d1b8:	ldur	d0, [x29, #-24]
  41d1bc:	ldr	x2, [sp, #32]
  41d1c0:	ldr	x0, [sp, #16]
  41d1c4:	bl	4183dc <sqrt@plt+0x1664c>
  41d1c8:	b	41d224 <sqrt@plt+0x1b494>
  41d1cc:	ldur	x1, [x29, #-16]
  41d1d0:	ldur	d0, [x29, #-24]
  41d1d4:	ldr	x2, [sp, #32]
  41d1d8:	ldr	x0, [sp, #16]
  41d1dc:	bl	418654 <sqrt@plt+0x168c4>
  41d1e0:	b	41d224 <sqrt@plt+0x1b494>
  41d1e4:	ldur	x2, [x29, #-16]
  41d1e8:	ldur	d0, [x29, #-24]
  41d1ec:	ldr	x8, [sp, #16]
  41d1f0:	ldr	x9, [x8]
  41d1f4:	ldr	x9, [x9, #208]
  41d1f8:	mov	x0, x8
  41d1fc:	mov	w10, wzr
  41d200:	mov	w1, w10
  41d204:	blr	x9
  41d208:	b	41d224 <sqrt@plt+0x1b494>
  41d20c:	mov	w8, wzr
  41d210:	mov	w0, w8
  41d214:	mov	w1, #0xb4                  	// #180
  41d218:	adrp	x2, 429000 <_ZdlPvm@@Base+0x6948>
  41d21c:	add	x2, x2, #0xd28
  41d220:	bl	407f78 <sqrt@plt+0x61e8>
  41d224:	ldp	x29, x30, [sp, #64]
  41d228:	add	sp, sp, #0x50
  41d22c:	ret
  41d230:	sub	sp, sp, #0x50
  41d234:	stp	x29, x30, [sp, #64]
  41d238:	add	x29, sp, #0x40
  41d23c:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  41d240:	add	x8, x8, #0xa8c
  41d244:	stur	x0, [x29, #-8]
  41d248:	stur	x1, [x29, #-16]
  41d24c:	stur	x2, [x29, #-24]
  41d250:	str	x3, [sp, #32]
  41d254:	str	d0, [sp, #24]
  41d258:	ldur	x9, [x29, #-8]
  41d25c:	ldr	w10, [x8]
  41d260:	str	x9, [sp, #16]
  41d264:	cbz	w10, 41d2e0 <sqrt@plt+0x1b550>
  41d268:	ldr	d0, [sp, #24]
  41d26c:	fcmp	d0, #0.0
  41d270:	cset	w8, ge  // ge = tcont
  41d274:	tbnz	w8, #0, 41d290 <sqrt@plt+0x1b500>
  41d278:	ldr	x8, [sp, #16]
  41d27c:	ldr	x9, [x8]
  41d280:	ldr	x9, [x9, #128]
  41d284:	mov	x0, x8
  41d288:	blr	x9
  41d28c:	cbz	x0, 41d2e0 <sqrt@plt+0x1b550>
  41d290:	ldr	x8, [sp, #16]
  41d294:	ldr	x9, [x8]
  41d298:	ldr	x9, [x9, #128]
  41d29c:	mov	x0, x8
  41d2a0:	blr	x9
  41d2a4:	cbnz	x0, 41d2c0 <sqrt@plt+0x1b530>
  41d2a8:	ldr	d0, [sp, #24]
  41d2ac:	ldr	x8, [sp, #16]
  41d2b0:	ldr	x9, [x8]
  41d2b4:	ldr	x9, [x9, #240]
  41d2b8:	mov	x0, x8
  41d2bc:	blr	x9
  41d2c0:	ldur	x2, [x29, #-16]
  41d2c4:	ldur	x3, [x29, #-24]
  41d2c8:	ldr	x8, [sp, #16]
  41d2cc:	ldr	x9, [x8]
  41d2d0:	ldr	x9, [x9, #216]
  41d2d4:	mov	x0, x8
  41d2d8:	mov	w1, #0x1                   	// #1
  41d2dc:	blr	x9
  41d2e0:	ldr	x8, [sp, #32]
  41d2e4:	ldr	w9, [x8]
  41d2e8:	cbz	w9, 41d308 <sqrt@plt+0x1b578>
  41d2ec:	ldr	x8, [sp, #32]
  41d2f0:	ldr	d0, [x8, #16]
  41d2f4:	ldr	x8, [sp, #16]
  41d2f8:	ldr	x9, [x8]
  41d2fc:	ldr	x9, [x9, #232]
  41d300:	mov	x0, x8
  41d304:	blr	x9
  41d308:	ldr	x8, [sp, #32]
  41d30c:	ldr	w9, [x8]
  41d310:	subs	w9, w9, #0x0
  41d314:	mov	w8, w9
  41d318:	ubfx	x8, x8, #0, #32
  41d31c:	cmp	x8, #0x3
  41d320:	str	x8, [sp, #8]
  41d324:	b.hi	41d39c <sqrt@plt+0x1b60c>  // b.pmore
  41d328:	adrp	x8, 429000 <_ZdlPvm@@Base+0x6948>
  41d32c:	add	x8, x8, #0xab8
  41d330:	ldr	x11, [sp, #8]
  41d334:	ldrsw	x10, [x8, x11, lsl #2]
  41d338:	add	x9, x8, x10
  41d33c:	br	x9
  41d340:	b	41d3b4 <sqrt@plt+0x1b624>
  41d344:	ldur	x1, [x29, #-16]
  41d348:	ldur	x2, [x29, #-24]
  41d34c:	ldr	x3, [sp, #32]
  41d350:	ldr	x0, [sp, #16]
  41d354:	bl	419254 <sqrt@plt+0x174c4>
  41d358:	b	41d3b4 <sqrt@plt+0x1b624>
  41d35c:	ldur	x1, [x29, #-16]
  41d360:	ldur	x2, [x29, #-24]
  41d364:	ldr	x3, [sp, #32]
  41d368:	ldr	x0, [sp, #16]
  41d36c:	bl	418d2c <sqrt@plt+0x16f9c>
  41d370:	b	41d3b4 <sqrt@plt+0x1b624>
  41d374:	ldur	x2, [x29, #-16]
  41d378:	ldur	x3, [x29, #-24]
  41d37c:	ldr	x8, [sp, #16]
  41d380:	ldr	x9, [x8]
  41d384:	ldr	x9, [x9, #216]
  41d388:	mov	x0, x8
  41d38c:	mov	w10, wzr
  41d390:	mov	w1, w10
  41d394:	blr	x9
  41d398:	b	41d3b4 <sqrt@plt+0x1b624>
  41d39c:	mov	w8, wzr
  41d3a0:	mov	w0, w8
  41d3a4:	mov	w1, #0xcf                  	// #207
  41d3a8:	adrp	x2, 429000 <_ZdlPvm@@Base+0x6948>
  41d3ac:	add	x2, x2, #0xd28
  41d3b0:	bl	407f78 <sqrt@plt+0x61e8>
  41d3b4:	ldp	x29, x30, [sp, #64]
  41d3b8:	add	sp, sp, #0x50
  41d3bc:	ret
  41d3c0:	sub	sp, sp, #0x30
  41d3c4:	stp	x29, x30, [sp, #32]
  41d3c8:	add	x29, sp, #0x20
  41d3cc:	mov	x0, #0x68                  	// #104
  41d3d0:	adrp	x8, 41d000 <sqrt@plt+0x1b270>
  41d3d4:	add	x8, x8, #0x418
  41d3d8:	str	x8, [sp, #8]
  41d3dc:	bl	4225b4 <_Znwm@@Base>
  41d3e0:	str	x0, [sp]
  41d3e4:	ldr	x8, [sp, #8]
  41d3e8:	blr	x8
  41d3ec:	b	41d3f0 <sqrt@plt+0x1b660>
  41d3f0:	ldr	x0, [sp]
  41d3f4:	ldp	x29, x30, [sp, #32]
  41d3f8:	add	sp, sp, #0x30
  41d3fc:	ret
  41d400:	stur	x0, [x29, #-8]
  41d404:	stur	w1, [x29, #-12]
  41d408:	ldr	x0, [sp]
  41d40c:	bl	42268c <_ZdlPv@@Base>
  41d410:	ldur	x0, [x29, #-8]
  41d414:	bl	401d10 <_Unwind_Resume@plt>
  41d418:	sub	sp, sp, #0x40
  41d41c:	stp	x29, x30, [sp, #48]
  41d420:	add	x29, sp, #0x30
  41d424:	adrp	x8, 429000 <_ZdlPvm@@Base+0x6948>
  41d428:	add	x8, x8, #0xac8
  41d42c:	add	x8, x8, #0x10
  41d430:	mov	x9, xzr
  41d434:	stur	x0, [x29, #-8]
  41d438:	ldur	x10, [x29, #-8]
  41d43c:	mov	x0, x10
  41d440:	str	x8, [sp, #16]
  41d444:	str	x9, [sp, #8]
  41d448:	str	x10, [sp]
  41d44c:	bl	41e510 <sqrt@plt+0x1c780>
  41d450:	ldr	x8, [sp, #16]
  41d454:	ldr	x9, [sp]
  41d458:	str	x8, [x9]
  41d45c:	ldr	x10, [sp, #8]
  41d460:	str	x10, [x9, #32]
  41d464:	add	x0, x9, #0x28
  41d468:	bl	410334 <sqrt@plt+0xe5a4>
  41d46c:	b	41d470 <sqrt@plt+0x1b6e0>
  41d470:	fmov	d0, #-2.000000000000000000e+00
  41d474:	ldr	x8, [sp]
  41d478:	str	d0, [x8, #72]
  41d47c:	fmov	d0, #-1.000000000000000000e+00
  41d480:	str	d0, [x8, #80]
  41d484:	mov	x9, xzr
  41d488:	str	x9, [x8, #88]
  41d48c:	str	x9, [x8, #96]
  41d490:	ldp	x29, x30, [sp, #48]
  41d494:	add	sp, sp, #0x40
  41d498:	ret
  41d49c:	stur	x0, [x29, #-16]
  41d4a0:	stur	w1, [x29, #-20]
  41d4a4:	ldr	x0, [sp]
  41d4a8:	bl	41e5c0 <sqrt@plt+0x1c830>
  41d4ac:	ldur	x0, [x29, #-16]
  41d4b0:	bl	401d10 <_Unwind_Resume@plt>
  41d4b4:	sub	sp, sp, #0x20
  41d4b8:	stp	x29, x30, [sp, #16]
  41d4bc:	add	x29, sp, #0x10
  41d4c0:	str	x0, [sp, #8]
  41d4c4:	ldr	x0, [sp, #8]
  41d4c8:	bl	41e5c0 <sqrt@plt+0x1c830>
  41d4cc:	ldp	x29, x30, [sp, #16]
  41d4d0:	add	sp, sp, #0x20
  41d4d4:	ret
  41d4d8:	sub	sp, sp, #0x20
  41d4dc:	stp	x29, x30, [sp, #16]
  41d4e0:	add	x29, sp, #0x10
  41d4e4:	adrp	x8, 41d000 <sqrt@plt+0x1b270>
  41d4e8:	add	x8, x8, #0x4b4
  41d4ec:	str	x0, [sp, #8]
  41d4f0:	ldr	x9, [sp, #8]
  41d4f4:	mov	x0, x9
  41d4f8:	str	x9, [sp]
  41d4fc:	blr	x8
  41d500:	ldr	x0, [sp]
  41d504:	bl	42268c <_ZdlPv@@Base>
  41d508:	ldp	x29, x30, [sp, #16]
  41d50c:	add	sp, sp, #0x20
  41d510:	ret
  41d514:	sub	sp, sp, #0x50
  41d518:	stp	x29, x30, [sp, #64]
  41d51c:	add	x29, sp, #0x40
  41d520:	adrp	x8, 429000 <_ZdlPvm@@Base+0x6948>
  41d524:	add	x8, x8, #0xd42
  41d528:	stur	x0, [x29, #-8]
  41d52c:	stur	d0, [x29, #-16]
  41d530:	stur	x1, [x29, #-24]
  41d534:	str	x2, [sp, #32]
  41d538:	ldur	x9, [x29, #-8]
  41d53c:	ldur	x10, [x29, #-24]
  41d540:	ldr	x10, [x10]
  41d544:	str	x10, [x9, #40]
  41d548:	ldr	x10, [sp, #32]
  41d54c:	ldr	x10, [x10, #8]
  41d550:	str	x10, [x9, #48]
  41d554:	ldur	d0, [x29, #-16]
  41d558:	ldur	x1, [x29, #-24]
  41d55c:	ldr	x2, [sp, #32]
  41d560:	mov	x0, x9
  41d564:	str	x8, [sp, #16]
  41d568:	str	x9, [sp, #8]
  41d56c:	bl	40ff38 <sqrt@plt+0xe1a8>
  41d570:	ldr	x8, [sp, #8]
  41d574:	str	d0, [x8, #64]
  41d578:	ldr	x9, [sp, #32]
  41d57c:	ldr	d0, [x9, #8]
  41d580:	ldur	x9, [x29, #-24]
  41d584:	ldr	d1, [x9, #8]
  41d588:	fsub	d0, d0, d1
  41d58c:	ldr	d1, [x8, #64]
  41d590:	fdiv	d0, d0, d1
  41d594:	str	d0, [x8, #56]
  41d598:	ldr	x9, [sp, #32]
  41d59c:	ldr	d0, [x9]
  41d5a0:	ldur	x9, [x29, #-24]
  41d5a4:	ldr	d1, [x9]
  41d5a8:	fsub	d0, d0, d1
  41d5ac:	ldr	d1, [x8, #64]
  41d5b0:	fdiv	d0, d0, d1
  41d5b4:	str	d0, [sp, #24]
  41d5b8:	ldr	d0, [x8, #56]
  41d5bc:	ldr	d1, [sp, #24]
  41d5c0:	ldr	x0, [sp, #16]
  41d5c4:	bl	401d80 <printf@plt>
  41d5c8:	ldr	x8, [sp, #8]
  41d5cc:	ldr	x9, [x8, #8]
  41d5d0:	cbz	x9, 41d5ec <sqrt@plt+0x1b85c>
  41d5d4:	ldr	x8, [sp, #8]
  41d5d8:	ldr	x1, [x8, #8]
  41d5dc:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7948>
  41d5e0:	add	x0, x0, #0x53
  41d5e4:	bl	401d80 <printf@plt>
  41d5e8:	b	41d5f4 <sqrt@plt+0x1b864>
  41d5ec:	mov	w0, #0xa                   	// #10
  41d5f0:	bl	401b10 <putchar@plt>
  41d5f4:	ldur	x8, [x29, #-24]
  41d5f8:	ldr	d0, [x8]
  41d5fc:	ldur	x8, [x29, #-24]
  41d600:	ldr	d1, [x8, #8]
  41d604:	ldr	x8, [sp, #32]
  41d608:	ldr	d2, [x8]
  41d60c:	ldr	x8, [sp, #32]
  41d610:	ldr	d3, [x8, #8]
  41d614:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6948>
  41d618:	add	x0, x0, #0xd52
  41d61c:	bl	401d80 <printf@plt>
  41d620:	ldr	x8, [sp, #8]
  41d624:	ldr	d1, [x8, #56]
  41d628:	ldr	d2, [sp, #24]
  41d62c:	adrp	x9, 429000 <_ZdlPvm@@Base+0x6948>
  41d630:	add	x9, x9, #0xd63
  41d634:	mov	x0, x9
  41d638:	fmov	d0, xzr
  41d63c:	str	d0, [sp]
  41d640:	ldr	d3, [sp]
  41d644:	bl	401d80 <printf@plt>
  41d648:	adrp	x8, 429000 <_ZdlPvm@@Base+0x6948>
  41d64c:	add	x8, x8, #0xd80
  41d650:	mov	x0, x8
  41d654:	bl	401d80 <printf@plt>
  41d658:	adrp	x8, 429000 <_ZdlPvm@@Base+0x6948>
  41d65c:	add	x8, x8, #0xd92
  41d660:	mov	x0, x8
  41d664:	bl	401d80 <printf@plt>
  41d668:	ldr	d0, [sp, #24]
  41d66c:	adrp	x8, 429000 <_ZdlPvm@@Base+0x6948>
  41d670:	add	x8, x8, #0xd9c
  41d674:	mov	x0, x8
  41d678:	bl	401d80 <printf@plt>
  41d67c:	ldp	x29, x30, [sp, #64]
  41d680:	add	sp, sp, #0x50
  41d684:	ret
  41d688:	sub	sp, sp, #0x40
  41d68c:	stp	x29, x30, [sp, #48]
  41d690:	add	x29, sp, #0x30
  41d694:	fmov	d0, #-2.000000000000000000e+00
  41d698:	fmov	d1, #-1.000000000000000000e+00
  41d69c:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  41d6a0:	add	x8, x8, #0xc8
  41d6a4:	stur	x0, [x29, #-8]
  41d6a8:	ldur	x9, [x29, #-8]
  41d6ac:	ldr	x10, [x9]
  41d6b0:	ldr	x10, [x10, #232]
  41d6b4:	mov	x0, x9
  41d6b8:	stur	d1, [x29, #-16]
  41d6bc:	str	x8, [sp, #24]
  41d6c0:	str	x9, [sp, #16]
  41d6c4:	blr	x10
  41d6c8:	ldur	d0, [x29, #-16]
  41d6cc:	ldr	x8, [sp, #16]
  41d6d0:	str	d0, [x8, #80]
  41d6d4:	ldr	x9, [x8]
  41d6d8:	ldr	x9, [x9, #120]
  41d6dc:	mov	x0, x8
  41d6e0:	blr	x9
  41d6e4:	ldr	x8, [sp, #24]
  41d6e8:	ldr	w11, [x8]
  41d6ec:	cbnz	w11, 41d704 <sqrt@plt+0x1b974>
  41d6f0:	ldr	x8, [sp, #16]
  41d6f4:	ldr	d0, [x8, #56]
  41d6f8:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6948>
  41d6fc:	add	x0, x0, #0xdae
  41d700:	bl	401d80 <printf@plt>
  41d704:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6948>
  41d708:	add	x0, x0, #0xdbb
  41d70c:	bl	401d80 <printf@plt>
  41d710:	adrp	x8, 429000 <_ZdlPvm@@Base+0x6948>
  41d714:	add	x8, x8, #0xdca
  41d718:	mov	x0, x8
  41d71c:	bl	401d80 <printf@plt>
  41d720:	adrp	x8, 429000 <_ZdlPvm@@Base+0x6948>
  41d724:	add	x8, x8, #0xdcf
  41d728:	mov	x0, x8
  41d72c:	bl	401d80 <printf@plt>
  41d730:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  41d734:	add	x8, x8, #0xc80
  41d738:	ldr	x1, [x8]
  41d73c:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  41d740:	add	x8, x8, #0xcf4
  41d744:	ldr	w2, [x8]
  41d748:	ldr	x8, [sp, #16]
  41d74c:	ldr	x9, [x8]
  41d750:	ldr	x9, [x9, #104]
  41d754:	mov	x0, x8
  41d758:	blr	x9
  41d75c:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  41d760:	add	x8, x8, #0xc8
  41d764:	ldr	w10, [x8]
  41d768:	cbz	w10, 41d77c <sqrt@plt+0x1b9ec>
  41d76c:	adrp	x8, 429000 <_ZdlPvm@@Base+0x6948>
  41d770:	add	x8, x8, #0xdd9
  41d774:	str	x8, [sp, #8]
  41d778:	b	41d788 <sqrt@plt+0x1b9f8>
  41d77c:	adrp	x8, 429000 <_ZdlPvm@@Base+0x6948>
  41d780:	add	x8, x8, #0xdde
  41d784:	str	x8, [sp, #8]
  41d788:	ldr	x8, [sp, #8]
  41d78c:	adrp	x9, 43f000 <_Znam@GLIBCXX_3.4>
  41d790:	add	x9, x9, #0xbc8
  41d794:	ldr	x1, [x9]
  41d798:	mov	x0, x8
  41d79c:	bl	401930 <fputs@plt>
  41d7a0:	ldp	x29, x30, [sp, #48]
  41d7a4:	add	sp, sp, #0x40
  41d7a8:	ret
  41d7ac:	sub	sp, sp, #0x40
  41d7b0:	stp	x29, x30, [sp, #48]
  41d7b4:	add	x29, sp, #0x30
  41d7b8:	stur	x0, [x29, #-8]
  41d7bc:	stur	x1, [x29, #-16]
  41d7c0:	str	x2, [sp, #24]
  41d7c4:	str	w3, [sp, #20]
  41d7c8:	ldur	x8, [x29, #-8]
  41d7cc:	ldr	x9, [sp, #24]
  41d7d0:	str	x8, [sp, #8]
  41d7d4:	cbz	x9, 41d7f4 <sqrt@plt+0x1ba64>
  41d7d8:	ldr	x1, [sp, #24]
  41d7dc:	ldr	w2, [sp, #20]
  41d7e0:	ldr	x8, [sp, #8]
  41d7e4:	ldr	x9, [x8]
  41d7e8:	ldr	x9, [x9, #104]
  41d7ec:	mov	x0, x8
  41d7f0:	blr	x9
  41d7f4:	ldur	x0, [x29, #-16]
  41d7f8:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  41d7fc:	add	x8, x8, #0xbc8
  41d800:	ldr	x1, [x8]
  41d804:	bl	401930 <fputs@plt>
  41d808:	mov	w9, #0xa                   	// #10
  41d80c:	mov	w0, w9
  41d810:	bl	401b10 <putchar@plt>
  41d814:	ldp	x29, x30, [sp, #48]
  41d818:	add	sp, sp, #0x40
  41d81c:	ret
  41d820:	sub	sp, sp, #0x60
  41d824:	stp	x29, x30, [sp, #80]
  41d828:	add	x29, sp, #0x50
  41d82c:	fmov	d1, #2.000000000000000000e+00
  41d830:	adrp	x8, 429000 <_ZdlPvm@@Base+0x6948>
  41d834:	add	x8, x8, #0xde3
  41d838:	stur	x0, [x29, #-8]
  41d83c:	stur	w1, [x29, #-12]
  41d840:	stur	x2, [x29, #-24]
  41d844:	stur	d0, [x29, #-32]
  41d848:	ldur	x9, [x29, #-8]
  41d84c:	ldur	x1, [x29, #-24]
  41d850:	mov	x0, x9
  41d854:	str	d1, [sp, #24]
  41d858:	str	x8, [sp, #16]
  41d85c:	str	x9, [sp, #8]
  41d860:	bl	41e558 <sqrt@plt+0x1c7c8>
  41d864:	str	d0, [sp, #32]
  41d868:	str	d1, [sp, #40]
  41d86c:	ldr	d0, [sp, #32]
  41d870:	ldur	d1, [x29, #-32]
  41d874:	ldr	x8, [sp, #8]
  41d878:	ldr	d2, [x8, #64]
  41d87c:	fdiv	d1, d1, d2
  41d880:	fsub	d0, d0, d1
  41d884:	ldr	d1, [sp, #40]
  41d888:	ldur	w10, [x29, #-12]
  41d88c:	mov	w11, #0x43                  	// #67
  41d890:	mov	w12, #0x63                  	// #99
  41d894:	cmp	w10, #0x0
  41d898:	csel	w10, w11, w12, ne  // ne = any
  41d89c:	and	w1, w10, #0xff
  41d8a0:	ldur	d2, [x29, #-32]
  41d8a4:	ldr	d3, [sp, #24]
  41d8a8:	fmul	d2, d2, d3
  41d8ac:	ldr	d4, [x8, #64]
  41d8b0:	fdiv	d2, d2, d4
  41d8b4:	ldr	x0, [sp, #16]
  41d8b8:	bl	401d80 <printf@plt>
  41d8bc:	ldp	x29, x30, [sp, #80]
  41d8c0:	add	sp, sp, #0x60
  41d8c4:	ret
  41d8c8:	sub	sp, sp, #0x60
  41d8cc:	stp	x29, x30, [sp, #80]
  41d8d0:	add	x29, sp, #0x50
  41d8d4:	fmov	d0, #2.000000000000000000e+00
  41d8d8:	adrp	x8, 429000 <_ZdlPvm@@Base+0x6948>
  41d8dc:	add	x8, x8, #0xe0a
  41d8e0:	stur	x0, [x29, #-8]
  41d8e4:	stur	w1, [x29, #-12]
  41d8e8:	stur	x2, [x29, #-24]
  41d8ec:	stur	x3, [x29, #-32]
  41d8f0:	ldur	x9, [x29, #-8]
  41d8f4:	ldur	x1, [x29, #-24]
  41d8f8:	mov	x0, x9
  41d8fc:	str	d0, [sp, #24]
  41d900:	str	x8, [sp, #16]
  41d904:	str	x9, [sp, #8]
  41d908:	bl	41e558 <sqrt@plt+0x1c7c8>
  41d90c:	str	d0, [sp, #32]
  41d910:	str	d1, [sp, #40]
  41d914:	ldr	d0, [sp, #32]
  41d918:	ldur	x8, [x29, #-32]
  41d91c:	ldr	d1, [x8]
  41d920:	ldr	x8, [sp, #8]
  41d924:	ldr	d2, [x8, #64]
  41d928:	ldr	d3, [sp, #24]
  41d92c:	fmul	d2, d3, d2
  41d930:	fdiv	d1, d1, d2
  41d934:	fsub	d0, d0, d1
  41d938:	ldr	d1, [sp, #40]
  41d93c:	ldur	w10, [x29, #-12]
  41d940:	mov	w11, #0x45                  	// #69
  41d944:	mov	w12, #0x65                  	// #101
  41d948:	cmp	w10, #0x0
  41d94c:	csel	w10, w11, w12, ne  // ne = any
  41d950:	and	w1, w10, #0xff
  41d954:	ldur	x9, [x29, #-32]
  41d958:	ldr	d2, [x9]
  41d95c:	ldr	d4, [x8, #64]
  41d960:	fdiv	d2, d2, d4
  41d964:	ldur	x9, [x29, #-32]
  41d968:	ldr	d4, [x9, #8]
  41d96c:	ldr	d5, [x8, #64]
  41d970:	fdiv	d3, d4, d5
  41d974:	ldr	x0, [sp, #16]
  41d978:	bl	401d80 <printf@plt>
  41d97c:	ldp	x29, x30, [sp, #80]
  41d980:	add	sp, sp, #0x60
  41d984:	ret
  41d988:	sub	sp, sp, #0xb0
  41d98c:	stp	x29, x30, [sp, #160]
  41d990:	add	x29, sp, #0xa0
  41d994:	adrp	x8, 429000 <_ZdlPvm@@Base+0x6948>
  41d998:	add	x8, x8, #0xe37
  41d99c:	sub	x9, x29, #0x30
  41d9a0:	sub	x10, x29, #0x40
  41d9a4:	add	x11, sp, #0x30
  41d9a8:	stur	x0, [x29, #-8]
  41d9ac:	stur	x1, [x29, #-16]
  41d9b0:	stur	x2, [x29, #-24]
  41d9b4:	stur	x3, [x29, #-32]
  41d9b8:	ldur	x12, [x29, #-8]
  41d9bc:	ldur	x1, [x29, #-16]
  41d9c0:	mov	x0, x12
  41d9c4:	str	x8, [sp, #40]
  41d9c8:	str	x9, [sp, #32]
  41d9cc:	str	x10, [sp, #24]
  41d9d0:	str	x11, [sp, #16]
  41d9d4:	str	x12, [sp, #8]
  41d9d8:	bl	41e558 <sqrt@plt+0x1c7c8>
  41d9dc:	stur	d0, [x29, #-48]
  41d9e0:	stur	d1, [x29, #-40]
  41d9e4:	ldur	x1, [x29, #-24]
  41d9e8:	ldr	x0, [sp, #8]
  41d9ec:	bl	41e558 <sqrt@plt+0x1c7c8>
  41d9f0:	stur	d0, [x29, #-64]
  41d9f4:	stur	d1, [x29, #-56]
  41d9f8:	ldr	x0, [sp, #24]
  41d9fc:	ldr	x1, [sp, #32]
  41da00:	bl	4101ec <sqrt@plt+0xe45c>
  41da04:	str	d0, [sp, #80]
  41da08:	str	d1, [sp, #88]
  41da0c:	ldur	x1, [x29, #-32]
  41da10:	ldr	x0, [sp, #8]
  41da14:	bl	41e558 <sqrt@plt+0x1c7c8>
  41da18:	str	d0, [sp, #48]
  41da1c:	str	d1, [sp, #56]
  41da20:	ldr	x0, [sp, #16]
  41da24:	ldr	x1, [sp, #24]
  41da28:	bl	4101ec <sqrt@plt+0xe45c>
  41da2c:	str	d0, [sp, #64]
  41da30:	str	d1, [sp, #72]
  41da34:	ldur	d0, [x29, #-48]
  41da38:	ldur	d1, [x29, #-40]
  41da3c:	ldr	d2, [sp, #80]
  41da40:	ldr	d3, [sp, #88]
  41da44:	ldr	d4, [sp, #64]
  41da48:	ldr	d5, [sp, #72]
  41da4c:	ldr	x0, [sp, #40]
  41da50:	bl	401d80 <printf@plt>
  41da54:	ldp	x29, x30, [sp, #160]
  41da58:	add	sp, sp, #0xb0
  41da5c:	ret
  41da60:	sub	sp, sp, #0x80
  41da64:	stp	x29, x30, [sp, #112]
  41da68:	add	x29, sp, #0x70
  41da6c:	adrp	x8, 429000 <_ZdlPvm@@Base+0x6948>
  41da70:	add	x8, x8, #0xe6f
  41da74:	sub	x9, x29, #0x28
  41da78:	add	x10, sp, #0x28
  41da7c:	stur	x0, [x29, #-8]
  41da80:	stur	x1, [x29, #-16]
  41da84:	stur	x2, [x29, #-24]
  41da88:	ldur	x11, [x29, #-8]
  41da8c:	ldur	x1, [x29, #-16]
  41da90:	mov	x0, x11
  41da94:	str	x8, [sp, #32]
  41da98:	str	x9, [sp, #24]
  41da9c:	str	x10, [sp, #16]
  41daa0:	str	x11, [sp, #8]
  41daa4:	bl	41e558 <sqrt@plt+0x1c7c8>
  41daa8:	stur	d0, [x29, #-40]
  41daac:	stur	d1, [x29, #-32]
  41dab0:	ldur	x1, [x29, #-24]
  41dab4:	ldr	x0, [sp, #8]
  41dab8:	bl	41e558 <sqrt@plt+0x1c7c8>
  41dabc:	str	d0, [sp, #40]
  41dac0:	str	d1, [sp, #48]
  41dac4:	ldr	x0, [sp, #16]
  41dac8:	ldr	x1, [sp, #24]
  41dacc:	bl	4101ec <sqrt@plt+0xe45c>
  41dad0:	str	d0, [sp, #56]
  41dad4:	str	d1, [sp, #64]
  41dad8:	ldur	d0, [x29, #-40]
  41dadc:	ldur	d1, [x29, #-32]
  41dae0:	ldr	d2, [sp, #56]
  41dae4:	ldr	d3, [sp, #64]
  41dae8:	ldr	x0, [sp, #32]
  41daec:	bl	401d80 <printf@plt>
  41daf0:	ldp	x29, x30, [sp, #112]
  41daf4:	add	sp, sp, #0x80
  41daf8:	ret
  41dafc:	sub	sp, sp, #0x90
  41db00:	stp	x29, x30, [sp, #128]
  41db04:	add	x29, sp, #0x80
  41db08:	adrp	x8, 429000 <_ZdlPvm@@Base+0x6948>
  41db0c:	add	x8, x8, #0xe9b
  41db10:	adrp	x9, 43f000 <_Znam@GLIBCXX_3.4>
  41db14:	add	x9, x9, #0xbc8
  41db18:	adrp	x10, 429000 <_ZdlPvm@@Base+0x6948>
  41db1c:	add	x10, x10, #0xeae
  41db20:	stur	x0, [x29, #-8]
  41db24:	stur	x1, [x29, #-16]
  41db28:	stur	x2, [x29, #-24]
  41db2c:	stur	w3, [x29, #-28]
  41db30:	ldur	x11, [x29, #-8]
  41db34:	ldur	x1, [x29, #-16]
  41db38:	mov	x0, x11
  41db3c:	str	x8, [sp, #32]
  41db40:	str	x9, [sp, #24]
  41db44:	str	x10, [sp, #16]
  41db48:	str	x11, [sp, #8]
  41db4c:	bl	41e558 <sqrt@plt+0x1c7c8>
  41db50:	stur	d0, [x29, #-48]
  41db54:	stur	d1, [x29, #-40]
  41db58:	ldur	d0, [x29, #-48]
  41db5c:	ldur	d1, [x29, #-40]
  41db60:	ldr	x0, [sp, #32]
  41db64:	bl	401d80 <printf@plt>
  41db68:	ldr	x8, [sp, #24]
  41db6c:	ldr	x1, [x8]
  41db70:	ldr	x9, [sp, #16]
  41db74:	mov	x0, x9
  41db78:	bl	401930 <fputs@plt>
  41db7c:	stur	wzr, [x29, #-52]
  41db80:	ldur	w8, [x29, #-52]
  41db84:	ldur	w9, [x29, #-28]
  41db88:	cmp	w8, w9
  41db8c:	b.ge	41dc04 <sqrt@plt+0x1be74>  // b.tcont
  41db90:	ldur	x8, [x29, #-24]
  41db94:	ldursw	x9, [x29, #-52]
  41db98:	mov	x10, #0x10                  	// #16
  41db9c:	mul	x9, x10, x9
  41dba0:	add	x1, x8, x9
  41dba4:	ldr	x0, [sp, #8]
  41dba8:	bl	41e558 <sqrt@plt+0x1c7c8>
  41dbac:	add	x0, sp, #0x38
  41dbb0:	str	d0, [sp, #56]
  41dbb4:	str	d1, [sp, #64]
  41dbb8:	sub	x1, x29, #0x30
  41dbbc:	bl	4101ec <sqrt@plt+0xe45c>
  41dbc0:	str	d0, [sp, #40]
  41dbc4:	str	d1, [sp, #48]
  41dbc8:	ldur	q2, [sp, #56]
  41dbcc:	stur	q2, [x29, #-48]
  41dbd0:	ldur	w11, [x29, #-52]
  41dbd4:	cbz	w11, 41dbe0 <sqrt@plt+0x1be50>
  41dbd8:	mov	w0, #0x20                  	// #32
  41dbdc:	bl	401b10 <putchar@plt>
  41dbe0:	ldr	d0, [sp, #40]
  41dbe4:	ldr	d1, [sp, #48]
  41dbe8:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6948>
  41dbec:	add	x0, x0, #0xd46
  41dbf0:	bl	401d80 <printf@plt>
  41dbf4:	ldur	w8, [x29, #-52]
  41dbf8:	add	w8, w8, #0x1
  41dbfc:	stur	w8, [x29, #-52]
  41dc00:	b	41db80 <sqrt@plt+0x1bdf0>
  41dc04:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6948>
  41dc08:	add	x0, x0, #0xfe3
  41dc0c:	bl	401d80 <printf@plt>
  41dc10:	ldp	x29, x30, [sp, #128]
  41dc14:	add	sp, sp, #0x90
  41dc18:	ret
  41dc1c:	sub	sp, sp, #0x90
  41dc20:	stp	x29, x30, [sp, #128]
  41dc24:	add	x29, sp, #0x80
  41dc28:	adrp	x8, 429000 <_ZdlPvm@@Base+0x6948>
  41dc2c:	add	x8, x8, #0xe9b
  41dc30:	adrp	x9, 429000 <_ZdlPvm@@Base+0x6948>
  41dc34:	add	x9, x9, #0xeb4
  41dc38:	mov	w10, #0x1                   	// #1
  41dc3c:	stur	x0, [x29, #-8]
  41dc40:	stur	w1, [x29, #-12]
  41dc44:	stur	x2, [x29, #-24]
  41dc48:	stur	w3, [x29, #-28]
  41dc4c:	ldur	x11, [x29, #-8]
  41dc50:	ldur	x1, [x29, #-24]
  41dc54:	mov	x0, x11
  41dc58:	str	x8, [sp, #32]
  41dc5c:	str	x9, [sp, #24]
  41dc60:	str	w10, [sp, #20]
  41dc64:	str	x11, [sp, #8]
  41dc68:	bl	41e558 <sqrt@plt+0x1c7c8>
  41dc6c:	stur	d0, [x29, #-48]
  41dc70:	stur	d1, [x29, #-40]
  41dc74:	ldur	d0, [x29, #-48]
  41dc78:	ldur	d1, [x29, #-40]
  41dc7c:	ldr	x0, [sp, #32]
  41dc80:	bl	401d80 <printf@plt>
  41dc84:	ldur	w10, [x29, #-12]
  41dc88:	mov	w12, #0x50                  	// #80
  41dc8c:	mov	w13, #0x70                  	// #112
  41dc90:	cmp	w10, #0x0
  41dc94:	csel	w10, w12, w13, ne  // ne = any
  41dc98:	and	w1, w10, #0xff
  41dc9c:	ldr	x8, [sp, #24]
  41dca0:	mov	x0, x8
  41dca4:	bl	401d80 <printf@plt>
  41dca8:	ldr	w10, [sp, #20]
  41dcac:	stur	w10, [x29, #-52]
  41dcb0:	ldur	w8, [x29, #-52]
  41dcb4:	ldur	w9, [x29, #-28]
  41dcb8:	cmp	w8, w9
  41dcbc:	b.ge	41dd38 <sqrt@plt+0x1bfa8>  // b.tcont
  41dcc0:	ldur	x8, [x29, #-24]
  41dcc4:	ldursw	x9, [x29, #-52]
  41dcc8:	mov	x10, #0x10                  	// #16
  41dccc:	mul	x9, x10, x9
  41dcd0:	add	x1, x8, x9
  41dcd4:	ldr	x0, [sp, #8]
  41dcd8:	bl	41e558 <sqrt@plt+0x1c7c8>
  41dcdc:	add	x0, sp, #0x38
  41dce0:	str	d0, [sp, #56]
  41dce4:	str	d1, [sp, #64]
  41dce8:	sub	x1, x29, #0x30
  41dcec:	bl	4101ec <sqrt@plt+0xe45c>
  41dcf0:	str	d0, [sp, #40]
  41dcf4:	str	d1, [sp, #48]
  41dcf8:	ldur	q2, [sp, #56]
  41dcfc:	stur	q2, [x29, #-48]
  41dd00:	ldur	w11, [x29, #-52]
  41dd04:	cmp	w11, #0x1
  41dd08:	b.eq	41dd14 <sqrt@plt+0x1bf84>  // b.none
  41dd0c:	mov	w0, #0x20                  	// #32
  41dd10:	bl	401b10 <putchar@plt>
  41dd14:	ldr	d0, [sp, #40]
  41dd18:	ldr	d1, [sp, #48]
  41dd1c:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6948>
  41dd20:	add	x0, x0, #0xd46
  41dd24:	bl	401d80 <printf@plt>
  41dd28:	ldur	w8, [x29, #-52]
  41dd2c:	add	w8, w8, #0x1
  41dd30:	stur	w8, [x29, #-52]
  41dd34:	b	41dcb0 <sqrt@plt+0x1bf20>
  41dd38:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6948>
  41dd3c:	add	x0, x0, #0xfe3
  41dd40:	bl	401d80 <printf@plt>
  41dd44:	ldp	x29, x30, [sp, #128]
  41dd48:	add	sp, sp, #0x90
  41dd4c:	ret
  41dd50:	sub	sp, sp, #0x90
  41dd54:	stp	x29, x30, [sp, #128]
  41dd58:	add	x29, sp, #0x80
  41dd5c:	fmov	d1, #-2.000000000000000000e+00
  41dd60:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  41dd64:	add	x8, x8, #0xa8c
  41dd68:	stur	x0, [x29, #-8]
  41dd6c:	stur	x1, [x29, #-16]
  41dd70:	stur	x2, [x29, #-24]
  41dd74:	stur	w3, [x29, #-28]
  41dd78:	stur	d0, [x29, #-40]
  41dd7c:	ldur	x9, [x29, #-8]
  41dd80:	ldr	x10, [x9]
  41dd84:	ldr	x10, [x10, #232]
  41dd88:	mov	x0, x9
  41dd8c:	mov	v0.16b, v1.16b
  41dd90:	str	x8, [sp, #24]
  41dd94:	str	x9, [sp, #16]
  41dd98:	blr	x10
  41dd9c:	stur	wzr, [x29, #-44]
  41dda0:	ldr	x8, [sp, #24]
  41dda4:	ldr	w11, [x8]
  41dda8:	cbz	w11, 41de20 <sqrt@plt+0x1c090>
  41ddac:	ldur	d0, [x29, #-40]
  41ddb0:	fcmp	d0, #0.0
  41ddb4:	cset	w8, ne  // ne = any
  41ddb8:	tbnz	w8, #0, 41ddc0 <sqrt@plt+0x1c030>
  41ddbc:	b	41de20 <sqrt@plt+0x1c090>
  41ddc0:	mov	w8, #0x1                   	// #1
  41ddc4:	stur	w8, [x29, #-44]
  41ddc8:	ldur	x1, [x29, #-16]
  41ddcc:	ldr	x0, [sp, #16]
  41ddd0:	bl	41e558 <sqrt@plt+0x1c7c8>
  41ddd4:	str	d0, [sp, #64]
  41ddd8:	str	d1, [sp, #72]
  41dddc:	ldr	d0, [sp, #64]
  41dde0:	ldr	d1, [sp, #72]
  41dde4:	ldur	d2, [x29, #-40]
  41dde8:	fneg	d2, d2
  41ddec:	mov	x9, #0x800000000000        	// #140737488355328
  41ddf0:	movk	x9, #0x4066, lsl #48
  41ddf4:	fmov	d3, x9
  41ddf8:	fmul	d2, d2, d3
  41ddfc:	mov	x9, #0x2d18                	// #11544
  41de00:	movk	x9, #0x5444, lsl #16
  41de04:	movk	x9, #0x21fb, lsl #32
  41de08:	movk	x9, #0x4009, lsl #48
  41de0c:	fmov	d3, x9
  41de10:	fdiv	d2, d2, d3
  41de14:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6948>
  41de18:	add	x0, x0, #0xebb
  41de1c:	bl	401d80 <printf@plt>
  41de20:	str	wzr, [sp, #60]
  41de24:	ldr	w8, [sp, #60]
  41de28:	ldur	w9, [x29, #-28]
  41de2c:	cmp	w8, w9
  41de30:	b.ge	41e0ac <sqrt@plt+0x1c31c>  // b.tcont
  41de34:	ldur	x8, [x29, #-24]
  41de38:	ldrsw	x9, [sp, #60]
  41de3c:	mov	x10, #0x20                  	// #32
  41de40:	mul	x9, x10, x9
  41de44:	add	x8, x8, x9
  41de48:	ldr	x8, [x8]
  41de4c:	cbz	x8, 41e09c <sqrt@plt+0x1c30c>
  41de50:	ldur	x8, [x29, #-24]
  41de54:	ldrsw	x9, [sp, #60]
  41de58:	mov	x10, #0x20                  	// #32
  41de5c:	mul	x9, x10, x9
  41de60:	add	x8, x8, x9
  41de64:	ldr	x8, [x8]
  41de68:	ldrb	w11, [x8]
  41de6c:	cbz	w11, 41e09c <sqrt@plt+0x1c30c>
  41de70:	ldur	x1, [x29, #-16]
  41de74:	ldr	x0, [sp, #16]
  41de78:	bl	41e558 <sqrt@plt+0x1c7c8>
  41de7c:	str	d0, [sp, #40]
  41de80:	str	d1, [sp, #48]
  41de84:	ldur	x8, [x29, #-24]
  41de88:	ldrsw	x9, [sp, #60]
  41de8c:	mov	x10, #0x20                  	// #32
  41de90:	mul	x9, x10, x9
  41de94:	add	x8, x8, x9
  41de98:	ldr	x8, [x8, #16]
  41de9c:	cbz	x8, 41dee0 <sqrt@plt+0x1c150>
  41dea0:	ldur	x8, [x29, #-24]
  41dea4:	ldrsw	x9, [sp, #60]
  41dea8:	mov	x10, #0x20                  	// #32
  41deac:	mul	x9, x10, x9
  41deb0:	add	x8, x8, x9
  41deb4:	ldr	x1, [x8, #16]
  41deb8:	ldur	x8, [x29, #-24]
  41debc:	ldrsw	x9, [sp, #60]
  41dec0:	mul	x9, x10, x9
  41dec4:	add	x8, x8, x9
  41dec8:	ldr	w2, [x8, #24]
  41decc:	ldr	x8, [sp, #16]
  41ded0:	ldr	x9, [x8]
  41ded4:	ldr	x9, [x9, #104]
  41ded8:	mov	x0, x8
  41dedc:	blr	x9
  41dee0:	ldr	d0, [sp, #40]
  41dee4:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6948>
  41dee8:	add	x0, x0, #0xf40
  41deec:	bl	401d80 <printf@plt>
  41def0:	ldur	x8, [x29, #-24]
  41def4:	ldrsw	x9, [sp, #60]
  41def8:	mov	x10, #0x20                  	// #32
  41defc:	mul	x9, x10, x9
  41df00:	add	x8, x8, x9
  41df04:	ldr	x8, [x8]
  41df08:	mov	x0, x8
  41df0c:	str	x10, [sp, #8]
  41df10:	bl	41e0cc <sqrt@plt+0x1c33c>
  41df14:	str	x0, [sp, #32]
  41df18:	ldur	x8, [x29, #-24]
  41df1c:	ldrsw	x9, [sp, #60]
  41df20:	ldr	x10, [sp, #8]
  41df24:	mul	x9, x10, x9
  41df28:	add	x8, x8, x9
  41df2c:	ldr	w11, [x8, #8]
  41df30:	cmp	w11, #0x2
  41df34:	b.ne	41df68 <sqrt@plt+0x1c1d8>  // b.any
  41df38:	ldr	x1, [sp, #32]
  41df3c:	ldur	x8, [x29, #-24]
  41df40:	ldrsw	x9, [sp, #60]
  41df44:	mov	x10, #0x20                  	// #32
  41df48:	mul	x9, x10, x9
  41df4c:	add	x8, x8, x9
  41df50:	ldr	x2, [x8]
  41df54:	ldr	x3, [sp, #32]
  41df58:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6948>
  41df5c:	add	x0, x0, #0xf49
  41df60:	bl	401d80 <printf@plt>
  41df64:	b	41dfb4 <sqrt@plt+0x1c224>
  41df68:	ldur	x8, [x29, #-24]
  41df6c:	ldrsw	x9, [sp, #60]
  41df70:	mov	x10, #0x20                  	// #32
  41df74:	mul	x9, x10, x9
  41df78:	add	x8, x8, x9
  41df7c:	ldr	w11, [x8, #8]
  41df80:	cmp	w11, #0x1
  41df84:	b.eq	41dfb4 <sqrt@plt+0x1c224>  // b.none
  41df88:	ldr	x1, [sp, #32]
  41df8c:	ldur	x8, [x29, #-24]
  41df90:	ldrsw	x9, [sp, #60]
  41df94:	mov	x10, #0x20                  	// #32
  41df98:	mul	x9, x10, x9
  41df9c:	add	x8, x8, x9
  41dfa0:	ldr	x2, [x8]
  41dfa4:	ldr	x3, [sp, #32]
  41dfa8:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6948>
  41dfac:	add	x0, x0, #0xf54
  41dfb0:	bl	401d80 <printf@plt>
  41dfb4:	mov	w0, #0x27                  	// #39
  41dfb8:	bl	401b10 <putchar@plt>
  41dfbc:	ldr	d0, [sp, #48]
  41dfc0:	ldur	w8, [x29, #-28]
  41dfc4:	subs	w1, w8, #0x1
  41dfc8:	ldr	w2, [sp, #60]
  41dfcc:	adrp	x9, 429000 <_ZdlPvm@@Base+0x6948>
  41dfd0:	add	x9, x9, #0xf64
  41dfd4:	mov	x0, x9
  41dfd8:	mov	x9, #0x5c29                	// #23593
  41dfdc:	movk	x9, #0xc28f, lsl #16
  41dfe0:	movk	x9, #0x28f5, lsl #32
  41dfe4:	movk	x9, #0x3fcc, lsl #48
  41dfe8:	fmov	d1, x9
  41dfec:	bl	401d80 <printf@plt>
  41dff0:	ldur	x9, [x29, #-24]
  41dff4:	ldrsw	x10, [sp, #60]
  41dff8:	mov	x11, #0x20                  	// #32
  41dffc:	mul	x10, x11, x10
  41e000:	add	x9, x9, x10
  41e004:	ldr	w8, [x9, #12]
  41e008:	cmp	w8, #0x1
  41e00c:	b.ne	41e020 <sqrt@plt+0x1c290>  // b.any
  41e010:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6948>
  41e014:	add	x0, x0, #0xf80
  41e018:	bl	401d80 <printf@plt>
  41e01c:	b	41e04c <sqrt@plt+0x1c2bc>
  41e020:	ldur	x8, [x29, #-24]
  41e024:	ldrsw	x9, [sp, #60]
  41e028:	mov	x10, #0x20                  	// #32
  41e02c:	mul	x9, x10, x9
  41e030:	add	x8, x8, x9
  41e034:	ldr	w11, [x8, #12]
  41e038:	cmp	w11, #0x2
  41e03c:	b.ne	41e04c <sqrt@plt+0x1c2bc>  // b.any
  41e040:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6948>
  41e044:	add	x0, x0, #0xf85
  41e048:	bl	401d80 <printf@plt>
  41e04c:	mov	w0, #0x27                  	// #39
  41e050:	bl	401b10 <putchar@plt>
  41e054:	ldur	x8, [x29, #-24]
  41e058:	ldrsw	x9, [sp, #60]
  41e05c:	mov	x10, #0x20                  	// #32
  41e060:	mul	x9, x10, x9
  41e064:	add	x8, x8, x9
  41e068:	ldr	x8, [x8]
  41e06c:	adrp	x9, 43f000 <_Znam@GLIBCXX_3.4>
  41e070:	add	x9, x9, #0xbc8
  41e074:	ldr	x1, [x9]
  41e078:	mov	x0, x8
  41e07c:	str	x9, [sp]
  41e080:	bl	401930 <fputs@plt>
  41e084:	ldr	x8, [sp]
  41e088:	ldr	x1, [x8]
  41e08c:	adrp	x9, 429000 <_ZdlPvm@@Base+0x6948>
  41e090:	add	x9, x9, #0xfe4
  41e094:	mov	x0, x9
  41e098:	bl	401930 <fputs@plt>
  41e09c:	ldr	w8, [sp, #60]
  41e0a0:	add	w8, w8, #0x1
  41e0a4:	str	w8, [sp, #60]
  41e0a8:	b	41de24 <sqrt@plt+0x1c094>
  41e0ac:	ldur	w8, [x29, #-44]
  41e0b0:	cbz	w8, 41e0c0 <sqrt@plt+0x1c330>
  41e0b4:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6948>
  41e0b8:	add	x0, x0, #0xf8a
  41e0bc:	bl	401d80 <printf@plt>
  41e0c0:	ldp	x29, x30, [sp, #128]
  41e0c4:	add	sp, sp, #0x90
  41e0c8:	ret
  41e0cc:	sub	sp, sp, #0x20
  41e0d0:	stp	x29, x30, [sp, #16]
  41e0d4:	add	x29, sp, #0x10
  41e0d8:	mov	w1, #0x27                  	// #39
  41e0dc:	str	x0, [sp]
  41e0e0:	ldr	x0, [sp]
  41e0e4:	bl	401a60 <strchr@plt>
  41e0e8:	cbnz	x0, 41e0fc <sqrt@plt+0x1c36c>
  41e0ec:	adrp	x8, 428000 <_ZdlPvm@@Base+0x5948>
  41e0f0:	add	x8, x8, #0x166
  41e0f4:	str	x8, [sp, #8]
  41e0f8:	b	41e108 <sqrt@plt+0x1c378>
  41e0fc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x7948>
  41e100:	add	x8, x8, #0x58
  41e104:	str	x8, [sp, #8]
  41e108:	ldr	x0, [sp, #8]
  41e10c:	ldp	x29, x30, [sp, #16]
  41e110:	add	sp, sp, #0x20
  41e114:	ret
  41e118:	sub	sp, sp, #0x30
  41e11c:	stp	x29, x30, [sp, #32]
  41e120:	add	x29, sp, #0x20
  41e124:	stur	x0, [x29, #-8]
  41e128:	str	d0, [sp, #16]
  41e12c:	ldur	x8, [x29, #-8]
  41e130:	ldr	d0, [sp, #16]
  41e134:	fcmp	d0, #0.0
  41e138:	cset	w9, mi  // mi = first
  41e13c:	str	x8, [sp, #8]
  41e140:	tbnz	w9, #0, 41e148 <sqrt@plt+0x1c3b8>
  41e144:	b	41e150 <sqrt@plt+0x1c3c0>
  41e148:	fmov	d0, #-1.000000000000000000e+00
  41e14c:	str	d0, [sp, #16]
  41e150:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  41e154:	add	x8, x8, #0xa8c
  41e158:	ldr	w9, [x8]
  41e15c:	cbz	w9, 41e1a0 <sqrt@plt+0x1c410>
  41e160:	ldr	d0, [sp, #16]
  41e164:	ldr	x8, [sp, #8]
  41e168:	ldr	d1, [x8, #72]
  41e16c:	fcmp	d0, d1
  41e170:	cset	w9, ne  // ne = any
  41e174:	tbnz	w9, #0, 41e17c <sqrt@plt+0x1c3ec>
  41e178:	b	41e1a0 <sqrt@plt+0x1c410>
  41e17c:	ldr	d0, [sp, #16]
  41e180:	ldr	d1, [sp, #16]
  41e184:	fneg	d1, d1
  41e188:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6948>
  41e18c:	add	x0, x0, #0xfba
  41e190:	bl	401d80 <printf@plt>
  41e194:	ldr	x8, [sp, #16]
  41e198:	ldr	x9, [sp, #8]
  41e19c:	str	x8, [x9, #72]
  41e1a0:	ldp	x29, x30, [sp, #32]
  41e1a4:	add	sp, sp, #0x30
  41e1a8:	ret
  41e1ac:	sub	sp, sp, #0x30
  41e1b0:	stp	x29, x30, [sp, #32]
  41e1b4:	add	x29, sp, #0x20
  41e1b8:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  41e1bc:	add	x8, x8, #0xa8c
  41e1c0:	stur	x0, [x29, #-8]
  41e1c4:	str	d0, [sp, #16]
  41e1c8:	ldur	x9, [x29, #-8]
  41e1cc:	ldr	w10, [x8]
  41e1d0:	str	x9, [sp, #8]
  41e1d4:	cbz	w10, 41e218 <sqrt@plt+0x1c488>
  41e1d8:	ldr	d0, [sp, #16]
  41e1dc:	ldr	x8, [sp, #8]
  41e1e0:	ldr	d1, [x8, #80]
  41e1e4:	fcmp	d0, d1
  41e1e8:	cset	w9, ne  // ne = any
  41e1ec:	tbnz	w9, #0, 41e1f4 <sqrt@plt+0x1c464>
  41e1f0:	b	41e218 <sqrt@plt+0x1c488>
  41e1f4:	ldr	d0, [sp, #16]
  41e1f8:	fmov	d1, #1.000000000000000000e+00
  41e1fc:	fsub	d0, d1, d0
  41e200:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6948>
  41e204:	add	x0, x0, #0xfd7
  41e208:	bl	401d80 <printf@plt>
  41e20c:	ldr	x8, [sp, #16]
  41e210:	ldr	x9, [sp, #8]
  41e214:	str	x8, [x9, #80]
  41e218:	ldr	x8, [sp, #8]
  41e21c:	ldr	x9, [x8, #88]
  41e220:	cbz	x9, 41e248 <sqrt@plt+0x1c4b8>
  41e224:	ldr	x8, [sp, #8]
  41e228:	ldr	x0, [x8, #88]
  41e22c:	bl	401a30 <free@plt>
  41e230:	mov	x8, xzr
  41e234:	ldr	x9, [sp, #8]
  41e238:	str	x8, [x9, #88]
  41e23c:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6948>
  41e240:	add	x0, x0, #0xfed
  41e244:	bl	401d80 <printf@plt>
  41e248:	ldp	x29, x30, [sp, #32]
  41e24c:	add	sp, sp, #0x30
  41e250:	ret
  41e254:	sub	sp, sp, #0x30
  41e258:	stp	x29, x30, [sp, #32]
  41e25c:	add	x29, sp, #0x20
  41e260:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  41e264:	add	x8, x8, #0xa8c
  41e268:	stur	x0, [x29, #-8]
  41e26c:	str	x1, [sp, #16]
  41e270:	str	x2, [sp, #8]
  41e274:	ldur	x9, [x29, #-8]
  41e278:	ldr	w10, [x8]
  41e27c:	str	x9, [sp]
  41e280:	cbz	w10, 41e308 <sqrt@plt+0x1c578>
  41e284:	ldr	x8, [sp]
  41e288:	ldr	x9, [x8, #88]
  41e28c:	cbnz	x9, 41e29c <sqrt@plt+0x1c50c>
  41e290:	ldr	x8, [sp]
  41e294:	ldr	x9, [x8, #96]
  41e298:	cbz	x9, 41e2b0 <sqrt@plt+0x1c520>
  41e29c:	ldr	x8, [sp]
  41e2a0:	ldr	x9, [x8]
  41e2a4:	ldr	x9, [x9, #120]
  41e2a8:	mov	x0, x8
  41e2ac:	blr	x9
  41e2b0:	ldr	x8, [sp, #16]
  41e2b4:	cbz	x8, 41e2dc <sqrt@plt+0x1c54c>
  41e2b8:	ldr	x1, [sp, #16]
  41e2bc:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6948>
  41e2c0:	add	x0, x0, #0xff6
  41e2c4:	bl	401d80 <printf@plt>
  41e2c8:	ldr	x8, [sp, #16]
  41e2cc:	mov	x0, x8
  41e2d0:	bl	4239a0 <_ZdlPvm@@Base+0x12e8>
  41e2d4:	ldr	x8, [sp]
  41e2d8:	str	x0, [x8, #88]
  41e2dc:	ldr	x8, [sp, #8]
  41e2e0:	cbz	x8, 41e308 <sqrt@plt+0x1c578>
  41e2e4:	ldr	x1, [sp, #8]
  41e2e8:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7948>
  41e2ec:	add	x0, x0, #0x2
  41e2f0:	bl	401d80 <printf@plt>
  41e2f4:	ldr	x8, [sp, #8]
  41e2f8:	mov	x0, x8
  41e2fc:	bl	4239a0 <_ZdlPvm@@Base+0x12e8>
  41e300:	ldr	x8, [sp]
  41e304:	str	x0, [x8, #96]
  41e308:	ldp	x29, x30, [sp, #32]
  41e30c:	add	sp, sp, #0x30
  41e310:	ret
  41e314:	sub	sp, sp, #0x20
  41e318:	stp	x29, x30, [sp, #16]
  41e31c:	add	x29, sp, #0x10
  41e320:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  41e324:	add	x8, x8, #0xa8c
  41e328:	str	x0, [sp, #8]
  41e32c:	ldr	x9, [sp, #8]
  41e330:	ldr	w10, [x8]
  41e334:	str	x9, [sp]
  41e338:	cbz	w10, 41e3a4 <sqrt@plt+0x1c614>
  41e33c:	ldr	x8, [sp]
  41e340:	ldr	x9, [x8, #88]
  41e344:	cbz	x9, 41e370 <sqrt@plt+0x1c5e0>
  41e348:	adrp	x0, 429000 <_ZdlPvm@@Base+0x6948>
  41e34c:	add	x0, x0, #0xfed
  41e350:	bl	401d80 <printf@plt>
  41e354:	ldr	x8, [sp]
  41e358:	ldr	x9, [x8, #88]
  41e35c:	mov	x0, x9
  41e360:	bl	401a30 <free@plt>
  41e364:	mov	x8, xzr
  41e368:	ldr	x9, [sp]
  41e36c:	str	x8, [x9, #88]
  41e370:	ldr	x8, [sp]
  41e374:	ldr	x9, [x8, #96]
  41e378:	cbz	x9, 41e3a4 <sqrt@plt+0x1c614>
  41e37c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7948>
  41e380:	add	x0, x0, #0xe
  41e384:	bl	401d80 <printf@plt>
  41e388:	ldr	x8, [sp]
  41e38c:	ldr	x9, [x8, #96]
  41e390:	mov	x0, x9
  41e394:	bl	401a30 <free@plt>
  41e398:	mov	x8, xzr
  41e39c:	ldr	x9, [sp]
  41e3a0:	str	x8, [x9, #96]
  41e3a4:	ldp	x29, x30, [sp, #16]
  41e3a8:	add	sp, sp, #0x20
  41e3ac:	ret
  41e3b0:	sub	sp, sp, #0x10
  41e3b4:	str	x0, [sp, #8]
  41e3b8:	ldr	x8, [sp, #8]
  41e3bc:	ldr	x0, [x8, #88]
  41e3c0:	add	sp, sp, #0x10
  41e3c4:	ret
  41e3c8:	sub	sp, sp, #0x10
  41e3cc:	str	x0, [sp, #8]
  41e3d0:	ldr	x8, [sp, #8]
  41e3d4:	ldr	x0, [x8, #96]
  41e3d8:	add	sp, sp, #0x10
  41e3dc:	ret
  41e3e0:	sub	sp, sp, #0x40
  41e3e4:	stp	x29, x30, [sp, #48]
  41e3e8:	add	x29, sp, #0x30
  41e3ec:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  41e3f0:	add	x8, x8, #0xa8c
  41e3f4:	stur	x0, [x29, #-8]
  41e3f8:	stur	x1, [x29, #-16]
  41e3fc:	str	x2, [sp, #24]
  41e400:	ldur	x9, [x29, #-8]
  41e404:	ldr	w10, [x8]
  41e408:	str	x9, [sp]
  41e40c:	cbz	w10, 41e44c <sqrt@plt+0x1c6bc>
  41e410:	ldr	x8, [sp, #24]
  41e414:	ldr	d0, [x8, #16]
  41e418:	ldr	x8, [sp]
  41e41c:	ldr	x9, [x8]
  41e420:	ldr	x9, [x9, #232]
  41e424:	mov	x0, x8
  41e428:	blr	x9
  41e42c:	ldur	x1, [x29, #-16]
  41e430:	ldur	x2, [x29, #-16]
  41e434:	ldr	x8, [sp]
  41e438:	ldr	x9, [x8]
  41e43c:	ldr	x9, [x9, #184]
  41e440:	mov	x0, x8
  41e444:	blr	x9
  41e448:	b	41e488 <sqrt@plt+0x1c6f8>
  41e44c:	ldur	x1, [x29, #-16]
  41e450:	ldr	x0, [sp]
  41e454:	bl	41e558 <sqrt@plt+0x1c7c8>
  41e458:	str	d0, [sp, #8]
  41e45c:	str	d1, [sp, #16]
  41e460:	ldr	d0, [sp, #8]
  41e464:	ldr	d1, [sp, #16]
  41e468:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7948>
  41e46c:	add	x0, x0, #0x17
  41e470:	mov	x8, #0x49ba                	// #18874
  41e474:	movk	x8, #0x20c, lsl #16
  41e478:	movk	x8, #0x872b, lsl #32
  41e47c:	movk	x8, #0x3fa6, lsl #48
  41e480:	fmov	d2, x8
  41e484:	bl	401d80 <printf@plt>
  41e488:	ldp	x29, x30, [sp, #48]
  41e48c:	add	sp, sp, #0x40
  41e490:	ret
  41e494:	sub	sp, sp, #0x30
  41e498:	stp	x29, x30, [sp, #32]
  41e49c:	add	x29, sp, #0x20
  41e4a0:	stur	x0, [x29, #-8]
  41e4a4:	str	x1, [sp, #16]
  41e4a8:	str	w2, [sp, #12]
  41e4ac:	ldur	x8, [x29, #-8]
  41e4b0:	ldr	x9, [x8, #32]
  41e4b4:	str	x8, [sp]
  41e4b8:	cbz	x9, 41e4e4 <sqrt@plt+0x1c754>
  41e4bc:	ldr	x0, [sp, #16]
  41e4c0:	ldr	x8, [sp]
  41e4c4:	ldr	x1, [x8, #32]
  41e4c8:	bl	401c60 <strcmp@plt>
  41e4cc:	cbnz	w0, 41e4e4 <sqrt@plt+0x1c754>
  41e4d0:	ldr	w1, [sp, #12]
  41e4d4:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7948>
  41e4d8:	add	x0, x0, #0x45
  41e4dc:	bl	401d80 <printf@plt>
  41e4e0:	b	41e504 <sqrt@plt+0x1c774>
  41e4e4:	ldr	w1, [sp, #12]
  41e4e8:	ldr	x2, [sp, #16]
  41e4ec:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7948>
  41e4f0:	add	x0, x0, #0x4d
  41e4f4:	bl	401d80 <printf@plt>
  41e4f8:	ldr	x8, [sp, #16]
  41e4fc:	ldr	x9, [sp]
  41e500:	str	x8, [x9, #32]
  41e504:	ldp	x29, x30, [sp, #32]
  41e508:	add	sp, sp, #0x30
  41e50c:	ret
  41e510:	sub	sp, sp, #0x30
  41e514:	stp	x29, x30, [sp, #32]
  41e518:	add	x29, sp, #0x20
  41e51c:	adrp	x8, 429000 <_ZdlPvm@@Base+0x6948>
  41e520:	add	x8, x8, #0xbd0
  41e524:	add	x8, x8, #0x10
  41e528:	stur	x0, [x29, #-8]
  41e52c:	ldur	x9, [x29, #-8]
  41e530:	mov	x0, x9
  41e534:	str	x8, [sp, #16]
  41e538:	str	x9, [sp, #8]
  41e53c:	bl	41e5f0 <sqrt@plt+0x1c860>
  41e540:	ldr	x8, [sp, #16]
  41e544:	ldr	x9, [sp, #8]
  41e548:	str	x8, [x9]
  41e54c:	ldp	x29, x30, [sp, #32]
  41e550:	add	sp, sp, #0x30
  41e554:	ret
  41e558:	sub	sp, sp, #0x30
  41e55c:	stp	x29, x30, [sp, #32]
  41e560:	add	x29, sp, #0x20
  41e564:	add	x8, sp, #0x10
  41e568:	str	x0, [sp, #8]
  41e56c:	str	x1, [sp]
  41e570:	ldr	x9, [sp, #8]
  41e574:	ldr	x10, [sp]
  41e578:	ldr	d0, [x10]
  41e57c:	ldr	d1, [x9, #40]
  41e580:	fsub	d0, d0, d1
  41e584:	ldr	d1, [x9, #64]
  41e588:	fdiv	d0, d0, d1
  41e58c:	ldr	d1, [x9, #48]
  41e590:	ldr	x10, [sp]
  41e594:	ldr	d2, [x10, #8]
  41e598:	fsub	d1, d1, d2
  41e59c:	ldr	d2, [x9, #64]
  41e5a0:	fdiv	d1, d1, d2
  41e5a4:	mov	x0, x8
  41e5a8:	bl	410354 <sqrt@plt+0xe5c4>
  41e5ac:	ldr	d0, [sp, #16]
  41e5b0:	ldr	d1, [sp, #24]
  41e5b4:	ldp	x29, x30, [sp, #32]
  41e5b8:	add	sp, sp, #0x30
  41e5bc:	ret
  41e5c0:	sub	sp, sp, #0x20
  41e5c4:	stp	x29, x30, [sp, #16]
  41e5c8:	add	x29, sp, #0x10
  41e5cc:	str	x0, [sp, #8]
  41e5d0:	ldr	x0, [sp, #8]
  41e5d4:	bl	41c9b0 <sqrt@plt+0x1ac20>
  41e5d8:	ldp	x29, x30, [sp, #16]
  41e5dc:	add	sp, sp, #0x20
  41e5e0:	ret
  41e5e4:	sub	sp, sp, #0x10
  41e5e8:	str	x0, [sp, #8]
  41e5ec:	brk	#0x1
  41e5f0:	sub	sp, sp, #0x30
  41e5f4:	stp	x29, x30, [sp, #32]
  41e5f8:	add	x29, sp, #0x20
  41e5fc:	adrp	x8, 429000 <_ZdlPvm@@Base+0x6948>
  41e600:	add	x8, x8, #0x978
  41e604:	add	x8, x8, #0x10
  41e608:	stur	x0, [x29, #-8]
  41e60c:	ldur	x9, [x29, #-8]
  41e610:	mov	x0, x9
  41e614:	str	x8, [sp, #16]
  41e618:	str	x9, [sp, #8]
  41e61c:	bl	40fdd4 <sqrt@plt+0xe044>
  41e620:	ldr	x8, [sp, #16]
  41e624:	ldr	x9, [sp, #8]
  41e628:	str	x8, [x9]
  41e62c:	ldp	x29, x30, [sp, #32]
  41e630:	add	sp, sp, #0x30
  41e634:	ret
  41e638:	sub	sp, sp, #0x30
  41e63c:	stp	x29, x30, [sp, #32]
  41e640:	add	x29, sp, #0x20
  41e644:	mov	x0, #0x50                  	// #80
  41e648:	adrp	x8, 41e000 <sqrt@plt+0x1c270>
  41e64c:	add	x8, x8, #0x690
  41e650:	str	x8, [sp, #8]
  41e654:	bl	4225b4 <_Znwm@@Base>
  41e658:	str	x0, [sp]
  41e65c:	ldr	x8, [sp, #8]
  41e660:	blr	x8
  41e664:	b	41e668 <sqrt@plt+0x1c8d8>
  41e668:	ldr	x0, [sp]
  41e66c:	ldp	x29, x30, [sp, #32]
  41e670:	add	sp, sp, #0x30
  41e674:	ret
  41e678:	stur	x0, [x29, #-8]
  41e67c:	stur	w1, [x29, #-12]
  41e680:	ldr	x0, [sp]
  41e684:	bl	42268c <_ZdlPv@@Base>
  41e688:	ldur	x0, [x29, #-8]
  41e68c:	bl	401d10 <_Unwind_Resume@plt>
  41e690:	sub	sp, sp, #0x40
  41e694:	stp	x29, x30, [sp, #48]
  41e698:	add	x29, sp, #0x30
  41e69c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x7948>
  41e6a0:	add	x8, x8, #0xa0
  41e6a4:	add	x8, x8, #0x10
  41e6a8:	stur	x0, [x29, #-8]
  41e6ac:	ldur	x9, [x29, #-8]
  41e6b0:	mov	x0, x9
  41e6b4:	str	x8, [sp, #16]
  41e6b8:	str	x9, [sp, #8]
  41e6bc:	bl	41e5f0 <sqrt@plt+0x1c860>
  41e6c0:	ldr	x8, [sp, #16]
  41e6c4:	ldr	x9, [sp, #8]
  41e6c8:	str	x8, [x9]
  41e6cc:	add	x0, x9, #0x20
  41e6d0:	bl	410334 <sqrt@plt+0xe5a4>
  41e6d4:	b	41e6d8 <sqrt@plt+0x1c948>
  41e6d8:	ldp	x29, x30, [sp, #48]
  41e6dc:	add	sp, sp, #0x40
  41e6e0:	ret
  41e6e4:	stur	x0, [x29, #-16]
  41e6e8:	stur	w1, [x29, #-20]
  41e6ec:	ldr	x0, [sp, #8]
  41e6f0:	bl	41c9b0 <sqrt@plt+0x1ac20>
  41e6f4:	ldur	x0, [x29, #-16]
  41e6f8:	bl	401d10 <_Unwind_Resume@plt>
  41e6fc:	sub	sp, sp, #0x20
  41e700:	stp	x29, x30, [sp, #16]
  41e704:	add	x29, sp, #0x10
  41e708:	str	x0, [sp, #8]
  41e70c:	ldr	x0, [sp, #8]
  41e710:	bl	41c9b0 <sqrt@plt+0x1ac20>
  41e714:	ldp	x29, x30, [sp, #16]
  41e718:	add	sp, sp, #0x20
  41e71c:	ret
  41e720:	sub	sp, sp, #0x20
  41e724:	stp	x29, x30, [sp, #16]
  41e728:	add	x29, sp, #0x10
  41e72c:	adrp	x8, 41e000 <sqrt@plt+0x1c270>
  41e730:	add	x8, x8, #0x6fc
  41e734:	str	x0, [sp, #8]
  41e738:	ldr	x9, [sp, #8]
  41e73c:	mov	x0, x9
  41e740:	str	x9, [sp]
  41e744:	blr	x8
  41e748:	ldr	x0, [sp]
  41e74c:	bl	42268c <_ZdlPv@@Base>
  41e750:	ldp	x29, x30, [sp, #16]
  41e754:	add	sp, sp, #0x20
  41e758:	ret
  41e75c:	sub	sp, sp, #0x30
  41e760:	stp	x29, x30, [sp, #32]
  41e764:	add	x29, sp, #0x20
  41e768:	stur	x0, [x29, #-8]
  41e76c:	str	d0, [sp, #16]
  41e770:	ldur	x8, [x29, #-8]
  41e774:	ldr	d0, [sp, #16]
  41e778:	fcmp	d0, #0.0
  41e77c:	cset	w9, mi  // mi = first
  41e780:	str	x8, [sp, #8]
  41e784:	tbnz	w9, #0, 41e78c <sqrt@plt+0x1c9fc>
  41e788:	b	41e794 <sqrt@plt+0x1ca04>
  41e78c:	fmov	d0, #-1.000000000000000000e+00
  41e790:	str	d0, [sp, #16]
  41e794:	ldr	d0, [sp, #16]
  41e798:	ldr	x8, [sp, #8]
  41e79c:	ldr	d1, [x8, #72]
  41e7a0:	fcmp	d0, d1
  41e7a4:	cset	w9, ne  // ne = any
  41e7a8:	tbnz	w9, #0, 41e7b0 <sqrt@plt+0x1ca20>
  41e7ac:	b	41e81c <sqrt@plt+0x1ca8c>
  41e7b0:	ldr	x8, [sp, #16]
  41e7b4:	ldr	x9, [sp, #8]
  41e7b8:	str	x8, [x9, #72]
  41e7bc:	ldr	d0, [sp, #16]
  41e7c0:	fcmp	d0, #0.0
  41e7c4:	cset	w10, mi  // mi = first
  41e7c8:	tbnz	w10, #0, 41e7d0 <sqrt@plt+0x1ca40>
  41e7cc:	b	41e7dc <sqrt@plt+0x1ca4c>
  41e7d0:	mov	w8, #0x8                   	// #8
  41e7d4:	str	w8, [sp, #4]
  41e7d8:	b	41e808 <sqrt@plt+0x1ca78>
  41e7dc:	ldr	d0, [sp, #16]
  41e7e0:	mov	x8, #0x1c72                	// #7282
  41e7e4:	movk	x8, #0x71c7, lsl #16
  41e7e8:	movk	x8, #0xc71c, lsl #32
  41e7ec:	movk	x8, #0x402b, lsl #48
  41e7f0:	fmov	d1, x8
  41e7f4:	fmul	d0, d0, d1
  41e7f8:	fmov	d1, #5.000000000000000000e-01
  41e7fc:	fadd	d0, d0, d1
  41e800:	fcvtzs	w9, d0
  41e804:	str	w9, [sp, #4]
  41e808:	ldr	w8, [sp, #4]
  41e80c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7948>
  41e810:	add	x0, x0, #0x290
  41e814:	mov	w1, w8
  41e818:	bl	401d80 <printf@plt>
  41e81c:	ldp	x29, x30, [sp, #32]
  41e820:	add	sp, sp, #0x30
  41e824:	ret
  41e828:	sub	sp, sp, #0x50
  41e82c:	stp	x29, x30, [sp, #64]
  41e830:	add	x29, sp, #0x40
  41e834:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  41e838:	add	x8, x8, #0xc0
  41e83c:	adrp	x9, 42a000 <_ZdlPvm@@Base+0x7948>
  41e840:	add	x9, x9, #0x2a7
  41e844:	fmov	d1, #-2.000000000000000000e+00
  41e848:	stur	x0, [x29, #-8]
  41e84c:	stur	d0, [x29, #-16]
  41e850:	stur	x1, [x29, #-24]
  41e854:	str	x2, [sp, #32]
  41e858:	ldur	x10, [x29, #-8]
  41e85c:	ldur	x11, [x29, #-24]
  41e860:	ldr	x11, [x11]
  41e864:	str	x11, [x10, #32]
  41e868:	ldr	x11, [sp, #32]
  41e86c:	ldr	x11, [x11, #8]
  41e870:	str	x11, [x10, #40]
  41e874:	ldur	d0, [x29, #-16]
  41e878:	ldur	x1, [x29, #-24]
  41e87c:	ldr	x2, [sp, #32]
  41e880:	mov	x0, x10
  41e884:	str	x8, [sp, #24]
  41e888:	str	x9, [sp, #16]
  41e88c:	str	d1, [sp, #8]
  41e890:	str	x10, [sp]
  41e894:	bl	40ff38 <sqrt@plt+0xe1a8>
  41e898:	ldr	x8, [sp]
  41e89c:	str	d0, [x8, #64]
  41e8a0:	ldr	x9, [sp, #32]
  41e8a4:	ldr	d0, [x9, #8]
  41e8a8:	ldur	x9, [x29, #-24]
  41e8ac:	ldr	d1, [x9, #8]
  41e8b0:	fsub	d0, d0, d1
  41e8b4:	ldr	d1, [x8, #64]
  41e8b8:	fdiv	d0, d0, d1
  41e8bc:	str	d0, [x8, #48]
  41e8c0:	ldr	x9, [sp, #32]
  41e8c4:	ldr	d0, [x9]
  41e8c8:	ldur	x9, [x29, #-24]
  41e8cc:	ldr	d1, [x9]
  41e8d0:	fsub	d0, d0, d1
  41e8d4:	ldr	d1, [x8, #64]
  41e8d8:	fdiv	d0, d0, d1
  41e8dc:	str	d0, [x8, #56]
  41e8e0:	ldr	x9, [sp, #24]
  41e8e4:	ldr	x1, [x9]
  41e8e8:	ldr	x2, [x9]
  41e8ec:	ldr	x3, [x9]
  41e8f0:	ldr	x0, [sp, #16]
  41e8f4:	bl	401d80 <printf@plt>
  41e8f8:	ldr	d0, [sp, #8]
  41e8fc:	ldr	x8, [sp]
  41e900:	str	d0, [x8, #72]
  41e904:	ldp	x29, x30, [sp, #64]
  41e908:	add	sp, sp, #0x50
  41e90c:	ret
  41e910:	sub	sp, sp, #0x20
  41e914:	stp	x29, x30, [sp, #16]
  41e918:	add	x29, sp, #0x10
  41e91c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x7948>
  41e920:	add	x8, x8, #0x39a
  41e924:	str	x0, [sp, #8]
  41e928:	ldr	x9, [sp, #8]
  41e92c:	ldr	d0, [x9, #48]
  41e930:	ldr	d1, [x9, #56]
  41e934:	mov	x0, x8
  41e938:	bl	401d80 <printf@plt>
  41e93c:	ldp	x29, x30, [sp, #16]
  41e940:	add	sp, sp, #0x20
  41e944:	ret
  41e948:	sub	sp, sp, #0x60
  41e94c:	stp	x29, x30, [sp, #80]
  41e950:	add	x29, sp, #0x50
  41e954:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  41e958:	add	x8, x8, #0xbc8
  41e95c:	stur	x0, [x29, #-8]
  41e960:	stur	x1, [x29, #-16]
  41e964:	stur	x2, [x29, #-24]
  41e968:	stur	w3, [x29, #-28]
  41e96c:	str	d0, [sp, #40]
  41e970:	ldur	x0, [x29, #-8]
  41e974:	ldur	x1, [x29, #-16]
  41e978:	str	x8, [sp, #8]
  41e97c:	bl	41fb18 <sqrt@plt+0x1dd88>
  41e980:	str	d0, [sp, #24]
  41e984:	str	d1, [sp, #32]
  41e988:	str	wzr, [sp, #20]
  41e98c:	ldr	w8, [sp, #20]
  41e990:	ldur	w9, [x29, #-28]
  41e994:	cmp	w8, w9
  41e998:	b.ge	41eb5c <sqrt@plt+0x1cdcc>  // b.tcont
  41e99c:	ldur	x8, [x29, #-24]
  41e9a0:	ldrsw	x9, [sp, #20]
  41e9a4:	mov	x10, #0x20                  	// #32
  41e9a8:	mul	x9, x10, x9
  41e9ac:	add	x8, x8, x9
  41e9b0:	ldr	x8, [x8]
  41e9b4:	cbz	x8, 41eb4c <sqrt@plt+0x1cdbc>
  41e9b8:	ldur	x8, [x29, #-24]
  41e9bc:	ldrsw	x9, [sp, #20]
  41e9c0:	mov	x10, #0x20                  	// #32
  41e9c4:	mul	x9, x10, x9
  41e9c8:	add	x8, x8, x9
  41e9cc:	ldr	x8, [x8]
  41e9d0:	ldrb	w11, [x8]
  41e9d4:	cbz	w11, 41eb4c <sqrt@plt+0x1cdbc>
  41e9d8:	ldr	w8, [sp, #20]
  41e9dc:	mov	w9, #0x2                   	// #2
  41e9e0:	mul	w8, w9, w8
  41e9e4:	ldur	w9, [x29, #-28]
  41e9e8:	subs	w8, w8, w9
  41e9ec:	add	w8, w8, #0x1
  41e9f0:	str	w8, [sp, #16]
  41e9f4:	ldur	x10, [x29, #-24]
  41e9f8:	ldrsw	x11, [sp, #20]
  41e9fc:	mov	x12, #0x20                  	// #32
  41ea00:	mul	x11, x12, x11
  41ea04:	add	x10, x10, x11
  41ea08:	ldr	w8, [x10, #12]
  41ea0c:	cmp	w8, #0x1
  41ea10:	b.ne	41ea24 <sqrt@plt+0x1cc94>  // b.any
  41ea14:	ldr	w8, [sp, #16]
  41ea18:	subs	w8, w8, #0x1
  41ea1c:	str	w8, [sp, #16]
  41ea20:	b	41ea50 <sqrt@plt+0x1ccc0>
  41ea24:	ldur	x8, [x29, #-24]
  41ea28:	ldrsw	x9, [sp, #20]
  41ea2c:	mov	x10, #0x20                  	// #32
  41ea30:	mul	x9, x10, x9
  41ea34:	add	x8, x8, x9
  41ea38:	ldr	w11, [x8, #12]
  41ea3c:	cmp	w11, #0x2
  41ea40:	b.ne	41ea50 <sqrt@plt+0x1ccc0>  // b.any
  41ea44:	ldr	w8, [sp, #16]
  41ea48:	add	w8, w8, #0x1
  41ea4c:	str	w8, [sp, #16]
  41ea50:	ldr	w8, [sp, #16]
  41ea54:	cbnz	w8, 41ea6c <sqrt@plt+0x1ccdc>
  41ea58:	ldr	d0, [sp, #32]
  41ea5c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7948>
  41ea60:	add	x0, x0, #0x3ea
  41ea64:	bl	401d80 <printf@plt>
  41ea68:	b	41ea80 <sqrt@plt+0x1ccf0>
  41ea6c:	ldr	w1, [sp, #16]
  41ea70:	ldr	d0, [sp, #32]
  41ea74:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7948>
  41ea78:	add	x0, x0, #0x420
  41ea7c:	bl	401d80 <printf@plt>
  41ea80:	ldr	d0, [sp, #24]
  41ea84:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7948>
  41ea88:	add	x0, x0, #0x4b7
  41ea8c:	bl	401d80 <printf@plt>
  41ea90:	ldr	x8, [sp, #8]
  41ea94:	ldr	x1, [x8]
  41ea98:	adrp	x9, 42a000 <_ZdlPvm@@Base+0x7948>
  41ea9c:	add	x9, x9, #0x4de
  41eaa0:	mov	x0, x9
  41eaa4:	bl	401930 <fputs@plt>
  41eaa8:	ldur	x8, [x29, #-24]
  41eaac:	ldrsw	x9, [sp, #20]
  41eab0:	mov	x10, #0x20                  	// #32
  41eab4:	mul	x9, x10, x9
  41eab8:	add	x8, x8, x9
  41eabc:	ldr	w11, [x8, #8]
  41eac0:	cmp	w11, #0x1
  41eac4:	b.eq	41eadc <sqrt@plt+0x1cd4c>  // b.none
  41eac8:	ldr	x8, [sp, #8]
  41eacc:	ldr	x1, [x8]
  41ead0:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7948>
  41ead4:	add	x0, x0, #0x4ec
  41ead8:	bl	401930 <fputs@plt>
  41eadc:	ldur	x8, [x29, #-24]
  41eae0:	ldrsw	x9, [sp, #20]
  41eae4:	mov	x10, #0x20                  	// #32
  41eae8:	mul	x9, x10, x9
  41eaec:	add	x8, x8, x9
  41eaf0:	ldr	x0, [x8]
  41eaf4:	ldr	x8, [sp, #8]
  41eaf8:	ldr	x1, [x8]
  41eafc:	str	x10, [sp]
  41eb00:	bl	401930 <fputs@plt>
  41eb04:	ldur	x8, [x29, #-24]
  41eb08:	ldrsw	x9, [sp, #20]
  41eb0c:	ldr	x10, [sp]
  41eb10:	mul	x9, x10, x9
  41eb14:	add	x8, x8, x9
  41eb18:	ldr	w11, [x8, #8]
  41eb1c:	cmp	w11, #0x2
  41eb20:	b.eq	41eb38 <sqrt@plt+0x1cda8>  // b.none
  41eb24:	ldr	x8, [sp, #8]
  41eb28:	ldr	x1, [x8]
  41eb2c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7948>
  41eb30:	add	x0, x0, #0x4f2
  41eb34:	bl	401930 <fputs@plt>
  41eb38:	ldr	x8, [sp, #8]
  41eb3c:	ldr	x1, [x8]
  41eb40:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7948>
  41eb44:	add	x0, x0, #0x4f7
  41eb48:	bl	401930 <fputs@plt>
  41eb4c:	ldr	w8, [sp, #20]
  41eb50:	add	w8, w8, #0x1
  41eb54:	str	w8, [sp, #20]
  41eb58:	b	41e98c <sqrt@plt+0x1cbfc>
  41eb5c:	ldp	x29, x30, [sp, #80]
  41eb60:	add	sp, sp, #0x60
  41eb64:	ret
  41eb68:	sub	sp, sp, #0x40
  41eb6c:	stp	x29, x30, [sp, #48]
  41eb70:	add	x29, sp, #0x30
  41eb74:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x7948>
  41eb78:	add	x8, x8, #0x4fc
  41eb7c:	stur	x0, [x29, #-8]
  41eb80:	stur	x1, [x29, #-16]
  41eb84:	ldur	x0, [x29, #-8]
  41eb88:	ldur	x1, [x29, #-16]
  41eb8c:	str	x8, [sp, #8]
  41eb90:	bl	41fb18 <sqrt@plt+0x1dd88>
  41eb94:	str	d0, [sp, #16]
  41eb98:	str	d1, [sp, #24]
  41eb9c:	ldr	d0, [sp, #16]
  41eba0:	bl	41fb80 <sqrt@plt+0x1ddf0>
  41eba4:	ldr	d0, [sp, #24]
  41eba8:	str	w0, [sp, #4]
  41ebac:	bl	41fb80 <sqrt@plt+0x1ddf0>
  41ebb0:	ldr	x8, [sp, #8]
  41ebb4:	str	w0, [sp]
  41ebb8:	mov	x0, x8
  41ebbc:	ldr	w1, [sp, #4]
  41ebc0:	ldr	w2, [sp]
  41ebc4:	bl	401d80 <printf@plt>
  41ebc8:	ldp	x29, x30, [sp, #48]
  41ebcc:	add	sp, sp, #0x40
  41ebd0:	ret
  41ebd4:	sub	sp, sp, #0x60
  41ebd8:	stp	x29, x30, [sp, #80]
  41ebdc:	add	x29, sp, #0x50
  41ebe0:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  41ebe4:	add	x8, x8, #0xbc8
  41ebe8:	stur	x0, [x29, #-8]
  41ebec:	stur	x1, [x29, #-16]
  41ebf0:	stur	x2, [x29, #-24]
  41ebf4:	stur	w3, [x29, #-28]
  41ebf8:	str	x4, [sp, #40]
  41ebfc:	ldur	x9, [x29, #-8]
  41ec00:	ldr	x10, [sp, #40]
  41ec04:	ldr	d0, [x10, #16]
  41ec08:	ldr	x10, [x9]
  41ec0c:	ldr	x10, [x10, #184]
  41ec10:	mov	x0, x9
  41ec14:	str	x8, [sp, #24]
  41ec18:	str	x9, [sp, #16]
  41ec1c:	blr	x10
  41ec20:	ldur	x1, [x29, #-16]
  41ec24:	ldr	x0, [sp, #16]
  41ec28:	bl	41eb68 <sqrt@plt+0x1cdd8>
  41ec2c:	str	wzr, [sp, #36]
  41ec30:	ldr	w8, [sp, #36]
  41ec34:	ldur	w9, [x29, #-28]
  41ec38:	cmp	w8, w9
  41ec3c:	b.ge	41ec6c <sqrt@plt+0x1cedc>  // b.tcont
  41ec40:	ldur	x8, [x29, #-24]
  41ec44:	ldrsw	x9, [sp, #36]
  41ec48:	mov	x10, #0x10                  	// #16
  41ec4c:	mul	x9, x10, x9
  41ec50:	add	x1, x8, x9
  41ec54:	ldr	x0, [sp, #16]
  41ec58:	bl	41eb68 <sqrt@plt+0x1cdd8>
  41ec5c:	ldr	w8, [sp, #36]
  41ec60:	add	w8, w8, #0x1
  41ec64:	str	w8, [sp, #36]
  41ec68:	b	41ec30 <sqrt@plt+0x1cea0>
  41ec6c:	ldr	x8, [sp, #24]
  41ec70:	ldr	x1, [x8]
  41ec74:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7948>
  41ec78:	add	x0, x0, #0x516
  41ec7c:	bl	401930 <fputs@plt>
  41ec80:	ldr	x8, [sp, #40]
  41ec84:	ldr	w9, [x8]
  41ec88:	subs	w9, w9, #0x0
  41ec8c:	mov	w8, w9
  41ec90:	ubfx	x8, x8, #0, #32
  41ec94:	cmp	x8, #0x3
  41ec98:	str	x8, [sp, #8]
  41ec9c:	b.hi	41ed2c <sqrt@plt+0x1cf9c>  // b.pmore
  41eca0:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x7948>
  41eca4:	add	x8, x8, #0x60
  41eca8:	ldr	x11, [sp, #8]
  41ecac:	ldrsw	x10, [x8, x11, lsl #2]
  41ecb0:	add	x9, x8, x10
  41ecb4:	br	x9
  41ecb8:	ldr	x8, [sp, #24]
  41ecbc:	ldr	x1, [x8]
  41ecc0:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7948>
  41ecc4:	add	x0, x0, #0x524
  41ecc8:	bl	401930 <fputs@plt>
  41eccc:	b	41ed2c <sqrt@plt+0x1cf9c>
  41ecd0:	ldr	x8, [sp, #24]
  41ecd4:	ldr	x1, [x8]
  41ecd8:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7948>
  41ecdc:	add	x0, x0, #0x527
  41ece0:	bl	401930 <fputs@plt>
  41ece4:	b	41ed2c <sqrt@plt+0x1cf9c>
  41ece8:	ldr	x8, [sp, #40]
  41ecec:	ldr	d0, [x8, #8]
  41ecf0:	ldr	x8, [sp, #16]
  41ecf4:	ldr	d1, [x8, #64]
  41ecf8:	fdiv	d0, d0, d1
  41ecfc:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7948>
  41ed00:	add	x0, x0, #0x52a
  41ed04:	bl	401d80 <printf@plt>
  41ed08:	b	41ed2c <sqrt@plt+0x1cf9c>
  41ed0c:	ldr	x8, [sp, #40]
  41ed10:	ldr	d0, [x8, #8]
  41ed14:	ldr	x8, [sp, #16]
  41ed18:	ldr	d1, [x8, #64]
  41ed1c:	fdiv	d0, d0, d1
  41ed20:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7948>
  41ed24:	add	x0, x0, #0x532
  41ed28:	bl	401d80 <printf@plt>
  41ed2c:	ldr	x8, [sp, #24]
  41ed30:	ldr	x1, [x8]
  41ed34:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7948>
  41ed38:	add	x0, x0, #0x4f8
  41ed3c:	bl	401930 <fputs@plt>
  41ed40:	ldp	x29, x30, [sp, #80]
  41ed44:	add	sp, sp, #0x60
  41ed48:	ret
  41ed4c:	sub	sp, sp, #0x40
  41ed50:	stp	x29, x30, [sp, #48]
  41ed54:	add	x29, sp, #0x30
  41ed58:	stur	x0, [x29, #-8]
  41ed5c:	stur	x1, [x29, #-16]
  41ed60:	stur	w2, [x29, #-20]
  41ed64:	str	x3, [sp, #16]
  41ed68:	str	d0, [sp, #8]
  41ed6c:	ldur	x8, [x29, #-8]
  41ed70:	ldr	d0, [sp, #8]
  41ed74:	fcmp	d0, #0.0
  41ed78:	cset	w9, ge  // ge = tcont
  41ed7c:	str	x8, [sp]
  41ed80:	tbnz	w9, #0, 41ed88 <sqrt@plt+0x1cff8>
  41ed84:	b	41edb8 <sqrt@plt+0x1d028>
  41ed88:	ldr	d0, [sp, #8]
  41ed8c:	fmov	d1, #1.000000000000000000e+00
  41ed90:	fcmp	d0, d1
  41ed94:	cset	w8, gt
  41ed98:	tbnz	w8, #0, 41eda0 <sqrt@plt+0x1d010>
  41ed9c:	b	41eda8 <sqrt@plt+0x1d018>
  41eda0:	fmov	d0, #1.000000000000000000e+00
  41eda4:	str	d0, [sp, #8]
  41eda8:	ldr	d0, [sp, #8]
  41edac:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7948>
  41edb0:	add	x0, x0, #0x53a
  41edb4:	bl	401d80 <printf@plt>
  41edb8:	ldur	x8, [x29, #-16]
  41edbc:	ldur	w9, [x29, #-20]
  41edc0:	subs	w9, w9, #0x1
  41edc4:	mov	w0, w9
  41edc8:	sxtw	x10, w0
  41edcc:	mov	x11, #0x10                  	// #16
  41edd0:	mul	x10, x11, x10
  41edd4:	add	x1, x8, x10
  41edd8:	ldur	x2, [x29, #-16]
  41eddc:	ldur	w3, [x29, #-20]
  41ede0:	ldr	x4, [sp, #16]
  41ede4:	ldr	x8, [sp]
  41ede8:	ldr	x10, [x8]
  41edec:	ldr	x10, [x10, #48]
  41edf0:	mov	x0, x8
  41edf4:	blr	x10
  41edf8:	ldp	x29, x30, [sp, #48]
  41edfc:	add	sp, sp, #0x40
  41ee00:	ret
  41ee04:	sub	sp, sp, #0x50
  41ee08:	stp	x29, x30, [sp, #64]
  41ee0c:	add	x29, sp, #0x40
  41ee10:	stur	x0, [x29, #-8]
  41ee14:	stur	x1, [x29, #-16]
  41ee18:	stur	x2, [x29, #-24]
  41ee1c:	stur	w3, [x29, #-28]
  41ee20:	str	x4, [sp, #24]
  41ee24:	ldur	x8, [x29, #-8]
  41ee28:	ldr	x9, [sp, #24]
  41ee2c:	ldr	w10, [x9]
  41ee30:	str	x8, [sp, #8]
  41ee34:	cbnz	w10, 41ee3c <sqrt@plt+0x1d0ac>
  41ee38:	b	41ef74 <sqrt@plt+0x1d1e4>
  41ee3c:	ldr	x8, [sp, #24]
  41ee40:	ldr	d0, [x8, #16]
  41ee44:	ldr	x8, [sp, #8]
  41ee48:	ldr	x9, [x8]
  41ee4c:	ldr	x9, [x9, #184]
  41ee50:	mov	x0, x8
  41ee54:	blr	x9
  41ee58:	ldur	x1, [x29, #-16]
  41ee5c:	ldr	x0, [sp, #8]
  41ee60:	bl	41eb68 <sqrt@plt+0x1cdd8>
  41ee64:	str	wzr, [sp, #20]
  41ee68:	ldr	w8, [sp, #20]
  41ee6c:	ldur	w9, [x29, #-28]
  41ee70:	cmp	w8, w9
  41ee74:	b.ge	41eea4 <sqrt@plt+0x1d114>  // b.tcont
  41ee78:	ldur	x8, [x29, #-24]
  41ee7c:	ldrsw	x9, [sp, #20]
  41ee80:	mov	x10, #0x10                  	// #16
  41ee84:	mul	x9, x10, x9
  41ee88:	add	x1, x8, x9
  41ee8c:	ldr	x0, [sp, #8]
  41ee90:	bl	41eb68 <sqrt@plt+0x1cdd8>
  41ee94:	ldr	w8, [sp, #20]
  41ee98:	add	w8, w8, #0x1
  41ee9c:	str	w8, [sp, #20]
  41eea0:	b	41ee68 <sqrt@plt+0x1d0d8>
  41eea4:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  41eea8:	add	x8, x8, #0xbc8
  41eeac:	ldr	x1, [x8]
  41eeb0:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7948>
  41eeb4:	add	x0, x0, #0x553
  41eeb8:	bl	401930 <fputs@plt>
  41eebc:	ldr	x8, [sp, #24]
  41eec0:	ldr	w9, [x8]
  41eec4:	subs	w9, w9, #0x0
  41eec8:	mov	w8, w9
  41eecc:	ubfx	x8, x8, #0, #32
  41eed0:	cmp	x8, #0x3
  41eed4:	str	x8, [sp]
  41eed8:	b.hi	41ef5c <sqrt@plt+0x1d1cc>  // b.pmore
  41eedc:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x7948>
  41eee0:	add	x8, x8, #0x70
  41eee4:	ldr	x11, [sp]
  41eee8:	ldrsw	x10, [x8, x11, lsl #2]
  41eeec:	add	x9, x8, x10
  41eef0:	br	x9
  41eef4:	b	41ef5c <sqrt@plt+0x1d1cc>
  41eef8:	ldr	x8, [sp, #24]
  41eefc:	ldr	d0, [x8, #8]
  41ef00:	fneg	d0, d0
  41ef04:	ldr	x8, [sp, #8]
  41ef08:	ldr	d1, [x8, #64]
  41ef0c:	fdiv	d0, d0, d1
  41ef10:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7948>
  41ef14:	add	x0, x0, #0x534
  41ef18:	bl	401d80 <printf@plt>
  41ef1c:	b	41ef5c <sqrt@plt+0x1d1cc>
  41ef20:	ldr	x8, [sp, #24]
  41ef24:	ldr	d0, [x8, #8]
  41ef28:	ldr	x8, [sp, #8]
  41ef2c:	ldr	d1, [x8, #64]
  41ef30:	fdiv	d0, d0, d1
  41ef34:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7948>
  41ef38:	add	x0, x0, #0x534
  41ef3c:	bl	401d80 <printf@plt>
  41ef40:	b	41ef5c <sqrt@plt+0x1d1cc>
  41ef44:	mov	w8, wzr
  41ef48:	mov	w0, w8
  41ef4c:	mov	w1, #0xea                  	// #234
  41ef50:	adrp	x2, 42a000 <_ZdlPvm@@Base+0x7948>
  41ef54:	add	x2, x2, #0x563
  41ef58:	bl	407f78 <sqrt@plt+0x61e8>
  41ef5c:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  41ef60:	add	x8, x8, #0xbc8
  41ef64:	ldr	x1, [x8]
  41ef68:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7948>
  41ef6c:	add	x0, x0, #0x4f8
  41ef70:	bl	401930 <fputs@plt>
  41ef74:	ldp	x29, x30, [sp, #64]
  41ef78:	add	sp, sp, #0x50
  41ef7c:	ret
  41ef80:	sub	sp, sp, #0x80
  41ef84:	stp	x29, x30, [sp, #112]
  41ef88:	add	x29, sp, #0x70
  41ef8c:	stur	x0, [x29, #-8]
  41ef90:	stur	x1, [x29, #-16]
  41ef94:	stur	d0, [x29, #-24]
  41ef98:	stur	d1, [x29, #-32]
  41ef9c:	stur	d2, [x29, #-40]
  41efa0:	stur	x2, [x29, #-48]
  41efa4:	ldur	x8, [x29, #-8]
  41efa8:	ldur	x9, [x29, #-48]
  41efac:	ldr	d0, [x9, #16]
  41efb0:	ldr	x9, [x8]
  41efb4:	ldr	x9, [x9, #184]
  41efb8:	mov	x0, x8
  41efbc:	str	x8, [sp, #40]
  41efc0:	blr	x9
  41efc4:	ldur	x1, [x29, #-16]
  41efc8:	ldr	x0, [sp, #40]
  41efcc:	bl	41fb18 <sqrt@plt+0x1dd88>
  41efd0:	str	d0, [sp, #48]
  41efd4:	str	d1, [sp, #56]
  41efd8:	ldr	d0, [sp, #48]
  41efdc:	bl	41fb80 <sqrt@plt+0x1ddf0>
  41efe0:	ldr	d0, [sp, #56]
  41efe4:	str	w0, [sp, #36]
  41efe8:	bl	41fb80 <sqrt@plt+0x1ddf0>
  41efec:	ldur	d0, [x29, #-24]
  41eff0:	ldr	x8, [sp, #40]
  41eff4:	ldr	d1, [x8, #64]
  41eff8:	fdiv	d0, d0, d1
  41effc:	str	w0, [sp, #32]
  41f000:	bl	41fb80 <sqrt@plt+0x1ddf0>
  41f004:	ldur	d0, [x29, #-24]
  41f008:	ldr	x8, [sp, #40]
  41f00c:	ldr	d1, [x8, #64]
  41f010:	fdiv	d0, d0, d1
  41f014:	str	w0, [sp, #28]
  41f018:	bl	41fb80 <sqrt@plt+0x1ddf0>
  41f01c:	ldur	d0, [x29, #-40]
  41f020:	fneg	d0, d0
  41f024:	ldur	d1, [x29, #-40]
  41f028:	fneg	d1, d1
  41f02c:	ldur	d2, [x29, #-32]
  41f030:	fneg	d2, d2
  41f034:	fcmp	d1, d2
  41f038:	cset	w10, gt
  41f03c:	str	w0, [sp, #24]
  41f040:	str	d0, [sp, #16]
  41f044:	tbnz	w10, #0, 41f04c <sqrt@plt+0x1d2bc>
  41f048:	b	41f070 <sqrt@plt+0x1d2e0>
  41f04c:	ldur	d0, [x29, #-32]
  41f050:	mov	x8, #0x2d18                	// #11544
  41f054:	movk	x8, #0x5444, lsl #16
  41f058:	movk	x8, #0x21fb, lsl #32
  41f05c:	movk	x8, #0x4019, lsl #48
  41f060:	fmov	d1, x8
  41f064:	fsub	d0, d1, d0
  41f068:	str	d0, [sp, #8]
  41f06c:	b	41f07c <sqrt@plt+0x1d2ec>
  41f070:	ldur	d0, [x29, #-32]
  41f074:	fneg	d0, d0
  41f078:	str	d0, [sp, #8]
  41f07c:	ldr	d0, [sp, #8]
  41f080:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7948>
  41f084:	add	x0, x0, #0x57b
  41f088:	ldr	w1, [sp, #36]
  41f08c:	ldr	w2, [sp, #32]
  41f090:	ldr	w3, [sp, #28]
  41f094:	ldr	w4, [sp, #24]
  41f098:	ldr	d1, [sp, #16]
  41f09c:	str	d0, [sp]
  41f0a0:	mov	v0.16b, v1.16b
  41f0a4:	ldr	d1, [sp]
  41f0a8:	bl	401d80 <printf@plt>
  41f0ac:	ldp	x29, x30, [sp, #112]
  41f0b0:	add	sp, sp, #0x80
  41f0b4:	ret
  41f0b8:	sub	sp, sp, #0x90
  41f0bc:	stp	x29, x30, [sp, #128]
  41f0c0:	add	x29, sp, #0x80
  41f0c4:	stur	x0, [x29, #-8]
  41f0c8:	stur	x1, [x29, #-16]
  41f0cc:	stur	x2, [x29, #-24]
  41f0d0:	stur	x3, [x29, #-32]
  41f0d4:	stur	x4, [x29, #-40]
  41f0d8:	ldur	x8, [x29, #-8]
  41f0dc:	ldur	x9, [x29, #-40]
  41f0e0:	ldr	w10, [x9]
  41f0e4:	subs	w10, w10, #0x0
  41f0e8:	mov	w9, w10
  41f0ec:	ubfx	x9, x9, #0, #32
  41f0f0:	cmp	x9, #0x3
  41f0f4:	str	x8, [sp, #48]
  41f0f8:	str	x9, [sp, #40]
  41f0fc:	b.hi	41f258 <sqrt@plt+0x1d4c8>  // b.pmore
  41f100:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x7948>
  41f104:	add	x8, x8, #0x80
  41f108:	ldr	x11, [sp, #40]
  41f10c:	ldrsw	x10, [x8, x11, lsl #2]
  41f110:	add	x9, x8, x10
  41f114:	br	x9
  41f118:	b	41f258 <sqrt@plt+0x1d4c8>
  41f11c:	ldur	x1, [x29, #-16]
  41f120:	ldur	x2, [x29, #-24]
  41f124:	ldur	x3, [x29, #-32]
  41f128:	ldur	x4, [x29, #-40]
  41f12c:	ldr	x0, [sp, #48]
  41f130:	bl	4197d8 <sqrt@plt+0x17a48>
  41f134:	b	41f258 <sqrt@plt+0x1d4c8>
  41f138:	ldur	x1, [x29, #-16]
  41f13c:	ldur	x2, [x29, #-24]
  41f140:	ldur	x3, [x29, #-32]
  41f144:	ldur	x4, [x29, #-40]
  41f148:	ldr	x0, [sp, #48]
  41f14c:	bl	419a88 <sqrt@plt+0x17cf8>
  41f150:	b	41f258 <sqrt@plt+0x1d4c8>
  41f154:	sub	x8, x29, #0x38
  41f158:	mov	x0, x8
  41f15c:	str	x8, [sp, #32]
  41f160:	bl	410334 <sqrt@plt+0xe5a4>
  41f164:	ldur	x0, [x29, #-16]
  41f168:	ldur	x1, [x29, #-24]
  41f16c:	ldur	x2, [x29, #-32]
  41f170:	ldr	x3, [sp, #32]
  41f174:	bl	4196e8 <sqrt@plt+0x17958>
  41f178:	cbnz	w0, 41f1a4 <sqrt@plt+0x1d414>
  41f17c:	ldur	x1, [x29, #-16]
  41f180:	ldur	x2, [x29, #-32]
  41f184:	ldur	x4, [x29, #-40]
  41f188:	ldr	x8, [sp, #48]
  41f18c:	ldr	x9, [x8]
  41f190:	ldr	x9, [x9, #48]
  41f194:	mov	x0, x8
  41f198:	mov	w3, #0x1                   	// #1
  41f19c:	blr	x9
  41f1a0:	b	41f258 <sqrt@plt+0x1d4c8>
  41f1a4:	ldur	x0, [x29, #-24]
  41f1a8:	ldur	x1, [x29, #-16]
  41f1ac:	bl	4101ec <sqrt@plt+0xe45c>
  41f1b0:	add	x0, sp, #0x38
  41f1b4:	str	d0, [sp, #56]
  41f1b8:	str	d1, [sp, #64]
  41f1bc:	bl	41068c <sqrt@plt+0xe8fc>
  41f1c0:	ldur	x8, [x29, #-16]
  41f1c4:	ldr	d1, [x8, #8]
  41f1c8:	sub	x1, x29, #0x38
  41f1cc:	ldur	d2, [x29, #-48]
  41f1d0:	fsub	d1, d1, d2
  41f1d4:	ldur	x8, [x29, #-16]
  41f1d8:	ldr	d2, [x8]
  41f1dc:	ldur	d3, [x29, #-56]
  41f1e0:	fsub	d2, d2, d3
  41f1e4:	str	d0, [sp, #24]
  41f1e8:	mov	v0.16b, v1.16b
  41f1ec:	mov	v1.16b, v2.16b
  41f1f0:	str	x1, [sp, #16]
  41f1f4:	bl	401b20 <atan2@plt>
  41f1f8:	ldur	x8, [x29, #-32]
  41f1fc:	ldr	d1, [x8, #8]
  41f200:	ldur	d2, [x29, #-48]
  41f204:	fsub	d1, d1, d2
  41f208:	ldur	x8, [x29, #-32]
  41f20c:	ldr	d2, [x8]
  41f210:	ldur	d3, [x29, #-56]
  41f214:	fsub	d2, d2, d3
  41f218:	str	d0, [sp, #8]
  41f21c:	mov	v0.16b, v1.16b
  41f220:	mov	v1.16b, v2.16b
  41f224:	bl	401b20 <atan2@plt>
  41f228:	ldur	x2, [x29, #-40]
  41f22c:	ldr	x8, [sp, #48]
  41f230:	ldr	x9, [x8]
  41f234:	ldr	x9, [x9, #176]
  41f238:	mov	x0, x8
  41f23c:	ldr	x1, [sp, #16]
  41f240:	ldr	d1, [sp, #24]
  41f244:	str	d0, [sp]
  41f248:	mov	v0.16b, v1.16b
  41f24c:	ldr	d1, [sp, #8]
  41f250:	ldr	d2, [sp]
  41f254:	blr	x9
  41f258:	ldp	x29, x30, [sp, #128]
  41f25c:	add	sp, sp, #0x90
  41f260:	ret
  41f264:	sub	sp, sp, #0xb0
  41f268:	stp	x29, x30, [sp, #160]
  41f26c:	add	x29, sp, #0xa0
  41f270:	stur	x0, [x29, #-8]
  41f274:	stur	x1, [x29, #-16]
  41f278:	stur	d0, [x29, #-24]
  41f27c:	stur	x2, [x29, #-32]
  41f280:	stur	d1, [x29, #-40]
  41f284:	ldur	x8, [x29, #-8]
  41f288:	ldur	d0, [x29, #-40]
  41f28c:	fcmp	d0, #0.0
  41f290:	cset	w9, ge  // ge = tcont
  41f294:	str	x8, [sp, #56]
  41f298:	tbnz	w9, #0, 41f2a0 <sqrt@plt+0x1d510>
  41f29c:	b	41f334 <sqrt@plt+0x1d5a4>
  41f2a0:	ldur	x8, [x29, #-32]
  41f2a4:	ldr	w9, [x8]
  41f2a8:	cmp	w9, #0x1
  41f2ac:	b.eq	41f334 <sqrt@plt+0x1d5a4>  // b.none
  41f2b0:	ldur	d0, [x29, #-40]
  41f2b4:	fmov	d1, #1.000000000000000000e+00
  41f2b8:	fcmp	d0, d1
  41f2bc:	cset	w8, gt
  41f2c0:	tbnz	w8, #0, 41f2c8 <sqrt@plt+0x1d538>
  41f2c4:	b	41f2d0 <sqrt@plt+0x1d540>
  41f2c8:	fmov	d0, #1.000000000000000000e+00
  41f2cc:	stur	d0, [x29, #-40]
  41f2d0:	sub	x8, x29, #0x40
  41f2d4:	mov	x0, x8
  41f2d8:	str	x8, [sp, #48]
  41f2dc:	bl	40fdb0 <sqrt@plt+0xe020>
  41f2e0:	stur	wzr, [x29, #-64]
  41f2e4:	ldur	x1, [x29, #-16]
  41f2e8:	ldur	d0, [x29, #-24]
  41f2ec:	fmov	d1, #2.000000000000000000e+00
  41f2f0:	fmul	d0, d0, d1
  41f2f4:	ldur	d2, [x29, #-24]
  41f2f8:	fmul	d1, d2, d1
  41f2fc:	add	x8, sp, #0x50
  41f300:	mov	x0, x8
  41f304:	str	x1, [sp, #40]
  41f308:	str	x8, [sp, #32]
  41f30c:	bl	410354 <sqrt@plt+0xe5c4>
  41f310:	ldur	d0, [x29, #-40]
  41f314:	ldr	x8, [sp, #56]
  41f318:	ldr	x9, [x8]
  41f31c:	ldr	x9, [x9, #80]
  41f320:	mov	x0, x8
  41f324:	ldr	x1, [sp, #40]
  41f328:	ldr	x2, [sp, #32]
  41f32c:	ldr	x3, [sp, #48]
  41f330:	blr	x9
  41f334:	ldur	x8, [x29, #-32]
  41f338:	ldr	w9, [x8]
  41f33c:	subs	w9, w9, #0x0
  41f340:	mov	w8, w9
  41f344:	ubfx	x8, x8, #0, #32
  41f348:	cmp	x8, #0x3
  41f34c:	str	x8, [sp, #24]
  41f350:	b.hi	41f3f4 <sqrt@plt+0x1d664>  // b.pmore
  41f354:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x7948>
  41f358:	add	x8, x8, #0x90
  41f35c:	ldr	x11, [sp, #24]
  41f360:	ldrsw	x10, [x8, x11, lsl #2]
  41f364:	add	x9, x8, x10
  41f368:	br	x9
  41f36c:	ldur	x1, [x29, #-16]
  41f370:	ldur	d0, [x29, #-24]
  41f374:	ldur	x2, [x29, #-32]
  41f378:	ldr	x0, [sp, #56]
  41f37c:	bl	4183dc <sqrt@plt+0x1664c>
  41f380:	b	41f40c <sqrt@plt+0x1d67c>
  41f384:	b	41f40c <sqrt@plt+0x1d67c>
  41f388:	ldur	x1, [x29, #-16]
  41f38c:	ldur	d0, [x29, #-24]
  41f390:	fmov	d1, #2.000000000000000000e+00
  41f394:	fmul	d0, d0, d1
  41f398:	ldur	d2, [x29, #-24]
  41f39c:	fmul	d1, d2, d1
  41f3a0:	add	x8, sp, #0x40
  41f3a4:	mov	x0, x8
  41f3a8:	str	x1, [sp, #16]
  41f3ac:	str	x8, [sp, #8]
  41f3b0:	bl	410354 <sqrt@plt+0xe5c4>
  41f3b4:	ldur	x3, [x29, #-32]
  41f3b8:	ldur	d0, [x29, #-40]
  41f3bc:	ldr	x8, [sp, #56]
  41f3c0:	ldr	x9, [x8]
  41f3c4:	ldr	x9, [x9, #80]
  41f3c8:	mov	x0, x8
  41f3cc:	ldr	x1, [sp, #16]
  41f3d0:	ldr	x2, [sp, #8]
  41f3d4:	blr	x9
  41f3d8:	b	41f40c <sqrt@plt+0x1d67c>
  41f3dc:	ldur	x1, [x29, #-16]
  41f3e0:	ldur	d0, [x29, #-24]
  41f3e4:	ldur	x2, [x29, #-32]
  41f3e8:	ldr	x0, [sp, #56]
  41f3ec:	bl	418654 <sqrt@plt+0x168c4>
  41f3f0:	b	41f40c <sqrt@plt+0x1d67c>
  41f3f4:	mov	w8, wzr
  41f3f8:	mov	w0, w8
  41f3fc:	mov	w1, #0x133                 	// #307
  41f400:	adrp	x2, 42a000 <_ZdlPvm@@Base+0x7948>
  41f404:	add	x2, x2, #0x563
  41f408:	bl	407f78 <sqrt@plt+0x61e8>
  41f40c:	ldp	x29, x30, [sp, #160]
  41f410:	add	sp, sp, #0xb0
  41f414:	ret
  41f418:	sub	sp, sp, #0xb0
  41f41c:	stp	x29, x30, [sp, #160]
  41f420:	add	x29, sp, #0xa0
  41f424:	stur	x0, [x29, #-8]
  41f428:	stur	x1, [x29, #-16]
  41f42c:	stur	x2, [x29, #-24]
  41f430:	stur	x3, [x29, #-32]
  41f434:	stur	d0, [x29, #-40]
  41f438:	ldur	x8, [x29, #-8]
  41f43c:	ldur	x9, [x29, #-32]
  41f440:	ldr	w10, [x9]
  41f444:	str	x8, [sp, #64]
  41f448:	cbnz	w10, 41f468 <sqrt@plt+0x1d6d8>
  41f44c:	ldur	d0, [x29, #-40]
  41f450:	fcmp	d0, #0.0
  41f454:	cset	w8, mi  // mi = first
  41f458:	tbnz	w8, #0, 41f460 <sqrt@plt+0x1d6d0>
  41f45c:	b	41f464 <sqrt@plt+0x1d6d4>
  41f460:	b	41f65c <sqrt@plt+0x1d8cc>
  41f464:	b	41f484 <sqrt@plt+0x1d6f4>
  41f468:	ldur	x8, [x29, #-32]
  41f46c:	ldr	d0, [x8, #16]
  41f470:	ldr	x8, [sp, #64]
  41f474:	ldr	x9, [x8]
  41f478:	ldr	x9, [x9, #184]
  41f47c:	mov	x0, x8
  41f480:	blr	x9
  41f484:	ldur	d0, [x29, #-40]
  41f488:	fcmp	d0, #0.0
  41f48c:	cset	w8, ge  // ge = tcont
  41f490:	tbnz	w8, #0, 41f498 <sqrt@plt+0x1d708>
  41f494:	b	41f4c8 <sqrt@plt+0x1d738>
  41f498:	ldur	d0, [x29, #-40]
  41f49c:	fmov	d1, #1.000000000000000000e+00
  41f4a0:	fcmp	d0, d1
  41f4a4:	cset	w8, gt
  41f4a8:	tbnz	w8, #0, 41f4b0 <sqrt@plt+0x1d720>
  41f4ac:	b	41f4b8 <sqrt@plt+0x1d728>
  41f4b0:	fmov	d0, #1.000000000000000000e+00
  41f4b4:	stur	d0, [x29, #-40]
  41f4b8:	ldur	d0, [x29, #-40]
  41f4bc:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7948>
  41f4c0:	add	x0, x0, #0x53a
  41f4c4:	bl	401d80 <printf@plt>
  41f4c8:	ldur	x1, [x29, #-16]
  41f4cc:	ldr	x0, [sp, #64]
  41f4d0:	bl	41fb18 <sqrt@plt+0x1dd88>
  41f4d4:	stur	d0, [x29, #-56]
  41f4d8:	stur	d1, [x29, #-48]
  41f4dc:	ldur	x8, [x29, #-32]
  41f4e0:	ldr	w9, [x8]
  41f4e4:	subs	w10, w9, #0x0
  41f4e8:	cmp	w10, #0x1
  41f4ec:	str	w9, [sp, #60]
  41f4f0:	b.ls	41f518 <sqrt@plt+0x1d788>  // b.plast
  41f4f4:	b	41f4f8 <sqrt@plt+0x1d768>
  41f4f8:	ldr	w8, [sp, #60]
  41f4fc:	cmp	w8, #0x2
  41f500:	b.eq	41f60c <sqrt@plt+0x1d87c>  // b.none
  41f504:	b	41f508 <sqrt@plt+0x1d778>
  41f508:	ldr	w8, [sp, #60]
  41f50c:	cmp	w8, #0x3
  41f510:	b.eq	41f5d4 <sqrt@plt+0x1d844>  // b.none
  41f514:	b	41f644 <sqrt@plt+0x1d8b4>
  41f518:	ldur	x8, [x29, #-32]
  41f51c:	ldr	w9, [x8]
  41f520:	cbnz	w9, 41f534 <sqrt@plt+0x1d7a4>
  41f524:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x7948>
  41f528:	add	x8, x8, #0x5cb
  41f52c:	str	x8, [sp, #48]
  41f530:	b	41f540 <sqrt@plt+0x1d7b0>
  41f534:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x7948>
  41f538:	add	x8, x8, #0x5ce
  41f53c:	str	x8, [sp, #48]
  41f540:	ldr	x8, [sp, #48]
  41f544:	ldur	d0, [x29, #-56]
  41f548:	str	x8, [sp, #40]
  41f54c:	bl	41fb80 <sqrt@plt+0x1ddf0>
  41f550:	ldur	d0, [x29, #-48]
  41f554:	str	w0, [sp, #36]
  41f558:	bl	41fb80 <sqrt@plt+0x1ddf0>
  41f55c:	ldur	x8, [x29, #-24]
  41f560:	ldr	d0, [x8]
  41f564:	ldr	x8, [sp, #64]
  41f568:	ldr	d1, [x8, #64]
  41f56c:	fmov	d2, #2.000000000000000000e+00
  41f570:	fmul	d1, d2, d1
  41f574:	fdiv	d0, d0, d1
  41f578:	str	w0, [sp, #32]
  41f57c:	str	d2, [sp, #24]
  41f580:	bl	41fb80 <sqrt@plt+0x1ddf0>
  41f584:	ldur	x8, [x29, #-24]
  41f588:	ldr	d0, [x8, #8]
  41f58c:	ldr	x8, [sp, #64]
  41f590:	ldr	d1, [x8, #64]
  41f594:	ldr	d2, [sp, #24]
  41f598:	fmul	d1, d2, d1
  41f59c:	fdiv	d0, d0, d1
  41f5a0:	str	w0, [sp, #20]
  41f5a4:	bl	41fb80 <sqrt@plt+0x1ddf0>
  41f5a8:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x7948>
  41f5ac:	add	x8, x8, #0x5a1
  41f5b0:	str	w0, [sp, #16]
  41f5b4:	mov	x0, x8
  41f5b8:	ldr	x1, [sp, #40]
  41f5bc:	ldr	w2, [sp, #36]
  41f5c0:	ldr	w3, [sp, #32]
  41f5c4:	ldr	w4, [sp, #20]
  41f5c8:	ldr	w5, [sp, #16]
  41f5cc:	bl	401d80 <printf@plt>
  41f5d0:	b	41f65c <sqrt@plt+0x1d8cc>
  41f5d4:	ldur	x1, [x29, #-16]
  41f5d8:	ldur	x0, [x29, #-24]
  41f5dc:	ldr	x8, [sp, #64]
  41f5e0:	ldr	d0, [x8, #64]
  41f5e4:	str	x1, [sp, #8]
  41f5e8:	bl	410250 <sqrt@plt+0xe4c0>
  41f5ec:	sub	x2, x29, #0x48
  41f5f0:	stur	d0, [x29, #-72]
  41f5f4:	stur	d1, [x29, #-64]
  41f5f8:	ldur	x3, [x29, #-32]
  41f5fc:	ldr	x0, [sp, #64]
  41f600:	ldr	x1, [sp, #8]
  41f604:	bl	418d2c <sqrt@plt+0x16f9c>
  41f608:	b	41f65c <sqrt@plt+0x1d8cc>
  41f60c:	ldur	x1, [x29, #-16]
  41f610:	ldur	x0, [x29, #-24]
  41f614:	ldr	x8, [sp, #64]
  41f618:	ldr	d0, [x8, #64]
  41f61c:	str	x1, [sp]
  41f620:	bl	410250 <sqrt@plt+0xe4c0>
  41f624:	add	x2, sp, #0x48
  41f628:	str	d0, [sp, #72]
  41f62c:	str	d1, [sp, #80]
  41f630:	ldur	x3, [x29, #-32]
  41f634:	ldr	x0, [sp, #64]
  41f638:	ldr	x1, [sp]
  41f63c:	bl	419254 <sqrt@plt+0x174c4>
  41f640:	b	41f65c <sqrt@plt+0x1d8cc>
  41f644:	mov	w8, wzr
  41f648:	mov	w0, w8
  41f64c:	mov	w1, #0x157                 	// #343
  41f650:	adrp	x2, 42a000 <_ZdlPvm@@Base+0x7948>
  41f654:	add	x2, x2, #0x563
  41f658:	bl	407f78 <sqrt@plt+0x61e8>
  41f65c:	ldp	x29, x30, [sp, #160]
  41f660:	add	sp, sp, #0xb0
  41f664:	ret
  41f668:	sub	sp, sp, #0x40
  41f66c:	stp	x29, x30, [sp, #48]
  41f670:	add	x29, sp, #0x30
  41f674:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  41f678:	add	x8, x8, #0xbc8
  41f67c:	mov	w9, #0x25                  	// #37
  41f680:	mov	w10, #0xa                   	// #10
  41f684:	stur	x0, [x29, #-8]
  41f688:	stur	x1, [x29, #-16]
  41f68c:	str	x2, [sp, #24]
  41f690:	str	w3, [sp, #20]
  41f694:	ldur	x0, [x29, #-16]
  41f698:	ldr	x1, [x8]
  41f69c:	str	w9, [sp, #16]
  41f6a0:	str	w10, [sp, #12]
  41f6a4:	bl	401930 <fputs@plt>
  41f6a8:	ldr	w9, [sp, #16]
  41f6ac:	mov	w0, w9
  41f6b0:	bl	401b10 <putchar@plt>
  41f6b4:	ldr	w9, [sp, #12]
  41f6b8:	mov	w0, w9
  41f6bc:	bl	401b10 <putchar@plt>
  41f6c0:	ldp	x29, x30, [sp, #48]
  41f6c4:	add	sp, sp, #0x40
  41f6c8:	ret
  41f6cc:	sub	sp, sp, #0x10
  41f6d0:	mov	w8, #0x1                   	// #1
  41f6d4:	str	x0, [sp, #8]
  41f6d8:	mov	w0, w8
  41f6dc:	add	sp, sp, #0x10
  41f6e0:	ret
  41f6e4:	sub	sp, sp, #0x70
  41f6e8:	stp	x29, x30, [sp, #96]
  41f6ec:	add	x29, sp, #0x60
  41f6f0:	adrp	x8, 440000 <stderr@@GLIBC_2.17+0x430>
  41f6f4:	add	x8, x8, #0xcc
  41f6f8:	stur	x0, [x29, #-8]
  41f6fc:	stur	x1, [x29, #-16]
  41f700:	stur	x2, [x29, #-24]
  41f704:	ldur	x9, [x29, #-8]
  41f708:	ldr	w10, [x8]
  41f70c:	str	x9, [sp, #16]
  41f710:	cbz	w10, 41f758 <sqrt@plt+0x1d9c8>
  41f714:	ldur	x8, [x29, #-24]
  41f718:	ldr	q0, [x8]
  41f71c:	add	x4, sp, #0x30
  41f720:	str	q0, [sp, #48]
  41f724:	ldr	x8, [x8, #16]
  41f728:	str	x8, [sp, #64]
  41f72c:	mov	w9, #0x1                   	// #1
  41f730:	str	w9, [sp, #48]
  41f734:	ldur	x1, [x29, #-16]
  41f738:	ldur	x2, [x29, #-16]
  41f73c:	ldr	x8, [sp, #16]
  41f740:	ldr	x10, [x8]
  41f744:	ldr	x10, [x10, #48]
  41f748:	mov	x0, x8
  41f74c:	mov	w3, w9
  41f750:	blr	x10
  41f754:	b	41f7e4 <sqrt@plt+0x1da54>
  41f758:	ldur	x8, [x29, #-24]
  41f75c:	ldr	d0, [x8, #16]
  41f760:	mov	x8, #0x1c72                	// #7282
  41f764:	movk	x8, #0x71c7, lsl #16
  41f768:	movk	x8, #0xc71c, lsl #32
  41f76c:	movk	x8, #0x401b, lsl #48
  41f770:	fmov	d1, x8
  41f774:	fmul	d0, d0, d1
  41f778:	fmov	d1, #5.000000000000000000e-01
  41f77c:	fadd	d0, d0, d1
  41f780:	fcvtzs	w9, d0
  41f784:	str	w9, [sp, #44]
  41f788:	ldr	w9, [sp, #44]
  41f78c:	cbnz	w9, 41f798 <sqrt@plt+0x1da08>
  41f790:	mov	w8, #0x1                   	// #1
  41f794:	str	w8, [sp, #44]
  41f798:	ldur	x1, [x29, #-16]
  41f79c:	ldr	x0, [sp, #16]
  41f7a0:	bl	41fb18 <sqrt@plt+0x1dd88>
  41f7a4:	str	d0, [sp, #24]
  41f7a8:	str	d1, [sp, #32]
  41f7ac:	ldr	d0, [sp, #24]
  41f7b0:	bl	41fb80 <sqrt@plt+0x1ddf0>
  41f7b4:	ldr	d0, [sp, #32]
  41f7b8:	str	w0, [sp, #12]
  41f7bc:	bl	41fb80 <sqrt@plt+0x1ddf0>
  41f7c0:	ldr	w3, [sp, #44]
  41f7c4:	ldr	w4, [sp, #44]
  41f7c8:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x7948>
  41f7cc:	add	x8, x8, #0x5d1
  41f7d0:	str	w0, [sp, #8]
  41f7d4:	mov	x0, x8
  41f7d8:	ldr	w1, [sp, #12]
  41f7dc:	ldr	w2, [sp, #8]
  41f7e0:	bl	401d80 <printf@plt>
  41f7e4:	ldp	x29, x30, [sp, #96]
  41f7e8:	add	sp, sp, #0x70
  41f7ec:	ret
  41f7f0:	sub	sp, sp, #0x20
  41f7f4:	str	x0, [sp, #24]
  41f7f8:	str	x1, [sp, #16]
  41f7fc:	str	x2, [sp, #8]
  41f800:	add	sp, sp, #0x20
  41f804:	ret
  41f808:	sub	sp, sp, #0x10
  41f80c:	str	x0, [sp, #8]
  41f810:	add	sp, sp, #0x10
  41f814:	ret
  41f818:	sub	sp, sp, #0x10
  41f81c:	mov	x8, xzr
  41f820:	str	x0, [sp, #8]
  41f824:	mov	x0, x8
  41f828:	add	sp, sp, #0x10
  41f82c:	ret
  41f830:	sub	sp, sp, #0x10
  41f834:	mov	x8, xzr
  41f838:	str	x0, [sp, #8]
  41f83c:	mov	x0, x8
  41f840:	add	sp, sp, #0x10
  41f844:	ret
  41f848:	sub	sp, sp, #0x30
  41f84c:	stp	x29, x30, [sp, #32]
  41f850:	add	x29, sp, #0x20
  41f854:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x7948>
  41f858:	add	x8, x8, #0x170
  41f85c:	add	x8, x8, #0x10
  41f860:	mov	w9, #0x8                   	// #8
  41f864:	stur	x0, [x29, #-8]
  41f868:	ldur	x10, [x29, #-8]
  41f86c:	mov	x0, x10
  41f870:	str	x8, [sp, #16]
  41f874:	str	w9, [sp, #12]
  41f878:	str	x10, [sp]
  41f87c:	bl	41e690 <sqrt@plt+0x1c900>
  41f880:	ldr	x8, [sp, #16]
  41f884:	ldr	x10, [sp]
  41f888:	str	x8, [x10]
  41f88c:	ldr	w9, [sp, #12]
  41f890:	str	w9, [x10, #80]
  41f894:	str	w9, [x10, #84]
  41f898:	ldp	x29, x30, [sp, #32]
  41f89c:	add	sp, sp, #0x30
  41f8a0:	ret
  41f8a4:	sub	sp, sp, #0x60
  41f8a8:	stp	x29, x30, [sp, #80]
  41f8ac:	add	x29, sp, #0x50
  41f8b0:	mov	w8, #0x1a0                 	// #416
  41f8b4:	adrp	x9, 42a000 <_ZdlPvm@@Base+0x7948>
  41f8b8:	add	x9, x9, #0x563
  41f8bc:	adrp	x10, 442000 <stderr@@GLIBC_2.17+0x2430>
  41f8c0:	add	x10, x10, #0xc70
  41f8c4:	stur	x0, [x29, #-8]
  41f8c8:	stur	x1, [x29, #-16]
  41f8cc:	stur	x2, [x29, #-24]
  41f8d0:	stur	w3, [x29, #-28]
  41f8d4:	ldur	x11, [x29, #-8]
  41f8d8:	ldur	x12, [x29, #-16]
  41f8dc:	ldrb	w13, [x12]
  41f8e0:	cmp	w13, #0x2e
  41f8e4:	cset	w13, eq  // eq = none
  41f8e8:	and	w0, w13, #0x1
  41f8ec:	mov	w1, w8
  41f8f0:	mov	x2, x9
  41f8f4:	str	x10, [sp, #8]
  41f8f8:	str	x11, [sp]
  41f8fc:	bl	407f78 <sqrt@plt+0x61e8>
  41f900:	ldur	x9, [x29, #-16]
  41f904:	ldrb	w8, [x9, #1]
  41f908:	cmp	w8, #0x70
  41f90c:	b.ne	41fa40 <sqrt@plt+0x1dcb0>  // b.any
  41f910:	ldur	x8, [x29, #-16]
  41f914:	ldrb	w9, [x8, #2]
  41f918:	cmp	w9, #0x73
  41f91c:	b.ne	41fa40 <sqrt@plt+0x1dcb0>  // b.any
  41f920:	ldur	x8, [x29, #-16]
  41f924:	ldrb	w9, [x8, #3]
  41f928:	cbz	w9, 41f944 <sqrt@plt+0x1dbb4>
  41f92c:	ldur	x8, [x29, #-16]
  41f930:	ldrb	w1, [x8, #3]
  41f934:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x2430>
  41f938:	add	x0, x0, #0x169
  41f93c:	bl	40e1e0 <sqrt@plt+0xc450>
  41f940:	cbnz	w0, 41fa40 <sqrt@plt+0x1dcb0>
  41f944:	ldur	x8, [x29, #-16]
  41f948:	add	x8, x8, #0x3
  41f94c:	str	x8, [sp, #40]
  41f950:	ldr	x8, [sp, #40]
  41f954:	ldrb	w1, [x8]
  41f958:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x2430>
  41f95c:	add	x0, x0, #0x669
  41f960:	bl	40e1e0 <sqrt@plt+0xc450>
  41f964:	cbz	w0, 41f978 <sqrt@plt+0x1dbe8>
  41f968:	ldr	x8, [sp, #40]
  41f96c:	add	x8, x8, #0x1
  41f970:	str	x8, [sp, #40]
  41f974:	b	41f950 <sqrt@plt+0x1dbc0>
  41f978:	ldr	x8, [sp, #40]
  41f97c:	ldrb	w9, [x8]
  41f980:	cbnz	w9, 41f9a4 <sqrt@plt+0x1dc14>
  41f984:	ldr	x8, [sp]
  41f988:	ldr	w9, [x8, #80]
  41f98c:	str	w9, [sp, #36]
  41f990:	ldr	w9, [x8, #84]
  41f994:	str	w9, [x8, #80]
  41f998:	ldr	w9, [sp, #36]
  41f99c:	str	w9, [x8, #84]
  41f9a0:	b	41fa3c <sqrt@plt+0x1dcac>
  41f9a4:	ldr	x0, [sp, #40]
  41f9a8:	add	x1, sp, #0x18
  41f9ac:	mov	w2, #0xa                   	// #10
  41f9b0:	bl	401a20 <strtol@plt>
  41f9b4:	str	w0, [sp, #20]
  41f9b8:	ldr	w8, [sp, #20]
  41f9bc:	cbnz	w8, 41f9f4 <sqrt@plt+0x1dc64>
  41f9c0:	ldr	x8, [sp, #24]
  41f9c4:	ldr	x9, [sp, #40]
  41f9c8:	cmp	x8, x9
  41f9cc:	b.ne	41f9f4 <sqrt@plt+0x1dc64>  // b.any
  41f9d0:	ldur	x0, [x29, #-24]
  41f9d4:	ldur	w1, [x29, #-28]
  41f9d8:	adrp	x2, 42a000 <_ZdlPvm@@Base+0x7948>
  41f9dc:	add	x2, x2, #0x610
  41f9e0:	ldr	x3, [sp, #8]
  41f9e4:	ldr	x4, [sp, #8]
  41f9e8:	ldr	x5, [sp, #8]
  41f9ec:	bl	420694 <sqrt@plt+0x1e904>
  41f9f0:	b	41fa3c <sqrt@plt+0x1dcac>
  41f9f4:	ldr	w8, [sp, #20]
  41f9f8:	cmp	w8, #0x0
  41f9fc:	cset	w8, ge  // ge = tcont
  41fa00:	tbnz	w8, #0, 41fa28 <sqrt@plt+0x1dc98>
  41fa04:	ldur	x0, [x29, #-24]
  41fa08:	ldur	w1, [x29, #-28]
  41fa0c:	adrp	x2, 42a000 <_ZdlPvm@@Base+0x7948>
  41fa10:	add	x2, x2, #0x631
  41fa14:	ldr	x3, [sp, #8]
  41fa18:	ldr	x4, [sp, #8]
  41fa1c:	ldr	x5, [sp, #8]
  41fa20:	bl	420694 <sqrt@plt+0x1e904>
  41fa24:	b	41fa3c <sqrt@plt+0x1dcac>
  41fa28:	ldr	x8, [sp]
  41fa2c:	ldr	w9, [x8, #80]
  41fa30:	str	w9, [x8, #84]
  41fa34:	ldr	w9, [sp, #20]
  41fa38:	str	w9, [x8, #80]
  41fa3c:	b	41fa54 <sqrt@plt+0x1dcc4>
  41fa40:	ldur	x8, [x29, #-16]
  41fa44:	add	x1, x8, #0x1
  41fa48:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7948>
  41fa4c:	add	x0, x0, #0x643
  41fa50:	bl	401d80 <printf@plt>
  41fa54:	ldp	x29, x30, [sp, #80]
  41fa58:	add	sp, sp, #0x60
  41fa5c:	ret
  41fa60:	sub	sp, sp, #0x30
  41fa64:	stp	x29, x30, [sp, #32]
  41fa68:	add	x29, sp, #0x20
  41fa6c:	stur	x0, [x29, #-8]
  41fa70:	str	d0, [sp, #16]
  41fa74:	ldur	x8, [x29, #-8]
  41fa78:	ldr	d0, [sp, #16]
  41fa7c:	fcmp	d0, #0.0
  41fa80:	cset	w9, mi  // mi = first
  41fa84:	str	x8, [sp, #8]
  41fa88:	tbnz	w9, #0, 41fa90 <sqrt@plt+0x1dd00>
  41fa8c:	b	41faa8 <sqrt@plt+0x1dd18>
  41fa90:	ldr	x8, [sp, #8]
  41fa94:	ldr	w1, [x8, #80]
  41fa98:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7948>
  41fa9c:	add	x0, x0, #0x290
  41faa0:	bl	401d80 <printf@plt>
  41faa4:	b	41fab4 <sqrt@plt+0x1dd24>
  41faa8:	ldr	d0, [sp, #16]
  41faac:	ldr	x0, [sp, #8]
  41fab0:	bl	41e75c <sqrt@plt+0x1c9cc>
  41fab4:	ldp	x29, x30, [sp, #32]
  41fab8:	add	sp, sp, #0x30
  41fabc:	ret
  41fac0:	sub	sp, sp, #0x30
  41fac4:	stp	x29, x30, [sp, #32]
  41fac8:	add	x29, sp, #0x20
  41facc:	mov	x0, #0x58                  	// #88
  41fad0:	adrp	x8, 41f000 <sqrt@plt+0x1d270>
  41fad4:	add	x8, x8, #0x848
  41fad8:	str	x8, [sp, #8]
  41fadc:	bl	4225b4 <_Znwm@@Base>
  41fae0:	str	x0, [sp]
  41fae4:	ldr	x8, [sp, #8]
  41fae8:	blr	x8
  41faec:	b	41faf0 <sqrt@plt+0x1dd60>
  41faf0:	ldr	x0, [sp]
  41faf4:	ldp	x29, x30, [sp, #32]
  41faf8:	add	sp, sp, #0x30
  41fafc:	ret
  41fb00:	stur	x0, [x29, #-8]
  41fb04:	stur	w1, [x29, #-12]
  41fb08:	ldr	x0, [sp]
  41fb0c:	bl	42268c <_ZdlPv@@Base>
  41fb10:	ldur	x0, [x29, #-8]
  41fb14:	bl	401d10 <_Unwind_Resume@plt>
  41fb18:	sub	sp, sp, #0x30
  41fb1c:	stp	x29, x30, [sp, #32]
  41fb20:	add	x29, sp, #0x20
  41fb24:	add	x8, sp, #0x10
  41fb28:	str	x0, [sp, #8]
  41fb2c:	str	x1, [sp]
  41fb30:	ldr	x9, [sp, #8]
  41fb34:	ldr	x10, [sp]
  41fb38:	ldr	d0, [x10]
  41fb3c:	ldr	d1, [x9, #32]
  41fb40:	fsub	d0, d0, d1
  41fb44:	ldr	d1, [x9, #64]
  41fb48:	fdiv	d0, d0, d1
  41fb4c:	ldr	d1, [x9, #40]
  41fb50:	ldr	x10, [sp]
  41fb54:	ldr	d2, [x10, #8]
  41fb58:	fsub	d1, d1, d2
  41fb5c:	ldr	d2, [x9, #64]
  41fb60:	fdiv	d1, d1, d2
  41fb64:	mov	x0, x8
  41fb68:	bl	410354 <sqrt@plt+0xe5c4>
  41fb6c:	ldr	d0, [sp, #16]
  41fb70:	ldr	d1, [sp, #24]
  41fb74:	ldp	x29, x30, [sp, #32]
  41fb78:	add	sp, sp, #0x30
  41fb7c:	ret
  41fb80:	sub	sp, sp, #0x10
  41fb84:	mov	x8, #0x400000000000        	// #70368744177664
  41fb88:	movk	x8, #0x408f, lsl #48
  41fb8c:	fmov	d1, x8
  41fb90:	fmov	d2, #5.000000000000000000e-01
  41fb94:	str	d0, [sp, #8]
  41fb98:	ldr	d0, [sp, #8]
  41fb9c:	fmul	d0, d0, d1
  41fba0:	fadd	d0, d0, d2
  41fba4:	fcvtzs	w0, d0
  41fba8:	add	sp, sp, #0x10
  41fbac:	ret
  41fbb0:	sub	sp, sp, #0x20
  41fbb4:	stp	x29, x30, [sp, #16]
  41fbb8:	add	x29, sp, #0x10
  41fbbc:	str	x0, [sp, #8]
  41fbc0:	ldr	x0, [sp, #8]
  41fbc4:	bl	41e6fc <sqrt@plt+0x1c96c>
  41fbc8:	ldp	x29, x30, [sp, #16]
  41fbcc:	add	sp, sp, #0x20
  41fbd0:	ret
  41fbd4:	sub	sp, sp, #0x20
  41fbd8:	stp	x29, x30, [sp, #16]
  41fbdc:	add	x29, sp, #0x10
  41fbe0:	str	x0, [sp, #8]
  41fbe4:	ldr	x8, [sp, #8]
  41fbe8:	mov	x0, x8
  41fbec:	str	x8, [sp]
  41fbf0:	bl	41fbb0 <sqrt@plt+0x1de20>
  41fbf4:	ldr	x0, [sp]
  41fbf8:	bl	42268c <_ZdlPv@@Base>
  41fbfc:	ldp	x29, x30, [sp, #16]
  41fc00:	add	sp, sp, #0x20
  41fc04:	ret
  41fc08:	sub	sp, sp, #0x30
  41fc0c:	stp	x29, x30, [sp, #32]
  41fc10:	add	x29, sp, #0x20
  41fc14:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  41fc18:	add	x8, x8, #0xcf8
  41fc1c:	adrp	x9, 43f000 <_Znam@GLIBCXX_3.4>
  41fc20:	add	x9, x9, #0xbd0
  41fc24:	stur	w0, [x29, #-4]
  41fc28:	str	x1, [sp, #16]
  41fc2c:	ldr	x8, [x8]
  41fc30:	str	x9, [sp, #8]
  41fc34:	cbz	x8, 41fc58 <sqrt@plt+0x1dec8>
  41fc38:	ldr	x8, [sp, #8]
  41fc3c:	ldr	x0, [x8]
  41fc40:	adrp	x9, 442000 <stderr@@GLIBC_2.17+0x2430>
  41fc44:	add	x9, x9, #0xcf8
  41fc48:	ldr	x2, [x9]
  41fc4c:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7948>
  41fc50:	add	x1, x1, #0x64a
  41fc54:	bl	4019b0 <fprintf@plt>
  41fc58:	ldr	x8, [sp, #8]
  41fc5c:	ldr	x0, [x8]
  41fc60:	ldur	w2, [x29, #-4]
  41fc64:	ldr	x3, [sp, #16]
  41fc68:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7948>
  41fc6c:	add	x1, x1, #0x64f
  41fc70:	bl	4019b0 <fprintf@plt>
  41fc74:	ldr	x8, [sp, #8]
  41fc78:	ldr	x9, [x8]
  41fc7c:	mov	x0, x9
  41fc80:	bl	401bf0 <fflush@plt>
  41fc84:	bl	401cc0 <abort@plt>
  41fc88:	sub	sp, sp, #0x20
  41fc8c:	str	x0, [sp, #24]
  41fc90:	ldr	x8, [sp, #24]
  41fc94:	str	x8, [sp, #16]
  41fc98:	str	wzr, [sp, #12]
  41fc9c:	ldr	w8, [sp, #12]
  41fca0:	cmp	w8, #0xff
  41fca4:	b.gt	41fccc <sqrt@plt+0x1df3c>
  41fca8:	ldr	x8, [sp, #16]
  41fcac:	ldrsw	x9, [sp, #12]
  41fcb0:	add	x8, x8, x9
  41fcb4:	mov	w10, #0x0                   	// #0
  41fcb8:	strb	w10, [x8]
  41fcbc:	ldr	w8, [sp, #12]
  41fcc0:	add	w8, w8, #0x1
  41fcc4:	str	w8, [sp, #12]
  41fcc8:	b	41fc9c <sqrt@plt+0x1df0c>
  41fccc:	add	sp, sp, #0x20
  41fcd0:	ret
  41fcd4:	sub	sp, sp, #0x20
  41fcd8:	stp	x29, x30, [sp, #16]
  41fcdc:	add	x29, sp, #0x10
  41fce0:	str	x0, [sp, #8]
  41fce4:	ldr	x0, [sp, #8]
  41fce8:	bl	41fc88 <sqrt@plt+0x1def8>
  41fcec:	ldp	x29, x30, [sp, #16]
  41fcf0:	add	sp, sp, #0x20
  41fcf4:	ret
  41fcf8:	sub	sp, sp, #0x30
  41fcfc:	stp	x29, x30, [sp, #32]
  41fd00:	add	x29, sp, #0x20
  41fd04:	stur	x0, [x29, #-8]
  41fd08:	str	x1, [sp, #16]
  41fd0c:	ldur	x8, [x29, #-8]
  41fd10:	mov	x0, x8
  41fd14:	str	x8, [sp, #8]
  41fd18:	bl	41fc88 <sqrt@plt+0x1def8>
  41fd1c:	ldr	x8, [sp, #16]
  41fd20:	ldrb	w9, [x8]
  41fd24:	cbz	w9, 41fd50 <sqrt@plt+0x1dfc0>
  41fd28:	ldr	x8, [sp, #16]
  41fd2c:	add	x9, x8, #0x1
  41fd30:	str	x9, [sp, #16]
  41fd34:	ldrb	w10, [x8]
  41fd38:	mov	w8, w10
  41fd3c:	ldr	x9, [sp, #8]
  41fd40:	add	x8, x9, x8
  41fd44:	mov	w10, #0x1                   	// #1
  41fd48:	strb	w10, [x8]
  41fd4c:	b	41fd1c <sqrt@plt+0x1df8c>
  41fd50:	ldp	x29, x30, [sp, #32]
  41fd54:	add	sp, sp, #0x30
  41fd58:	ret
  41fd5c:	sub	sp, sp, #0x30
  41fd60:	stp	x29, x30, [sp, #32]
  41fd64:	add	x29, sp, #0x20
  41fd68:	stur	x0, [x29, #-8]
  41fd6c:	str	x1, [sp, #16]
  41fd70:	ldur	x8, [x29, #-8]
  41fd74:	mov	x0, x8
  41fd78:	str	x8, [sp, #8]
  41fd7c:	bl	41fc88 <sqrt@plt+0x1def8>
  41fd80:	ldr	x8, [sp, #16]
  41fd84:	ldrb	w9, [x8]
  41fd88:	cbz	w9, 41fdb4 <sqrt@plt+0x1e024>
  41fd8c:	ldr	x8, [sp, #16]
  41fd90:	add	x9, x8, #0x1
  41fd94:	str	x9, [sp, #16]
  41fd98:	ldrb	w10, [x8]
  41fd9c:	mov	w8, w10
  41fda0:	ldr	x9, [sp, #8]
  41fda4:	add	x8, x9, x8
  41fda8:	mov	w10, #0x1                   	// #1
  41fdac:	strb	w10, [x8]
  41fdb0:	b	41fd80 <sqrt@plt+0x1dff0>
  41fdb4:	ldp	x29, x30, [sp, #32]
  41fdb8:	add	sp, sp, #0x30
  41fdbc:	ret
  41fdc0:	sub	sp, sp, #0x10
  41fdc4:	str	x0, [sp, #8]
  41fdc8:	str	w1, [sp, #4]
  41fdcc:	add	sp, sp, #0x10
  41fdd0:	ret
  41fdd4:	sub	sp, sp, #0x20
  41fdd8:	str	x0, [sp, #24]
  41fddc:	str	x1, [sp, #16]
  41fde0:	ldr	x8, [sp, #24]
  41fde4:	str	wzr, [sp, #12]
  41fde8:	str	x8, [sp]
  41fdec:	ldr	w8, [sp, #12]
  41fdf0:	cmp	w8, #0xff
  41fdf4:	b.gt	41fe30 <sqrt@plt+0x1e0a0>
  41fdf8:	ldr	x8, [sp, #16]
  41fdfc:	ldrsw	x9, [sp, #12]
  41fe00:	add	x8, x8, x9
  41fe04:	ldrb	w10, [x8]
  41fe08:	cbz	w10, 41fe20 <sqrt@plt+0x1e090>
  41fe0c:	ldrsw	x8, [sp, #12]
  41fe10:	ldr	x9, [sp]
  41fe14:	add	x8, x9, x8
  41fe18:	mov	w10, #0x1                   	// #1
  41fe1c:	strb	w10, [x8]
  41fe20:	ldr	w8, [sp, #12]
  41fe24:	add	w8, w8, #0x1
  41fe28:	str	w8, [sp, #12]
  41fe2c:	b	41fdec <sqrt@plt+0x1e05c>
  41fe30:	ldr	x0, [sp]
  41fe34:	add	sp, sp, #0x20
  41fe38:	ret
  41fe3c:	sub	sp, sp, #0x50
  41fe40:	stp	x29, x30, [sp, #64]
  41fe44:	add	x29, sp, #0x40
  41fe48:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  41fe4c:	add	x8, x8, #0xc6c
  41fe50:	stur	x0, [x29, #-8]
  41fe54:	ldr	w9, [x8]
  41fe58:	cbz	w9, 41fe60 <sqrt@plt+0x1e0d0>
  41fe5c:	b	42017c <sqrt@plt+0x1e3ec>
  41fe60:	mov	w8, #0x1                   	// #1
  41fe64:	adrp	x9, 442000 <stderr@@GLIBC_2.17+0x2430>
  41fe68:	add	x9, x9, #0xc6c
  41fe6c:	str	w8, [x9]
  41fe70:	stur	wzr, [x29, #-12]
  41fe74:	ldur	w8, [x29, #-12]
  41fe78:	cmp	w8, #0xff
  41fe7c:	b.gt	42017c <sqrt@plt+0x1e3ec>
  41fe80:	ldur	w8, [x29, #-12]
  41fe84:	and	w8, w8, #0xffffff80
  41fe88:	mov	w9, #0x0                   	// #0
  41fe8c:	stur	w9, [x29, #-16]
  41fe90:	cbnz	w8, 41fea8 <sqrt@plt+0x1e118>
  41fe94:	ldur	w0, [x29, #-12]
  41fe98:	bl	401c00 <isalpha@plt>
  41fe9c:	cmp	w0, #0x0
  41fea0:	cset	w8, ne  // ne = any
  41fea4:	stur	w8, [x29, #-16]
  41fea8:	ldur	w8, [x29, #-16]
  41feac:	and	w8, w8, #0x1
  41feb0:	ldursw	x9, [x29, #-12]
  41feb4:	adrp	x10, 442000 <stderr@@GLIBC_2.17+0x2430>
  41feb8:	add	x10, x10, #0x169
  41febc:	add	x9, x10, x9
  41fec0:	strb	w8, [x9]
  41fec4:	ldur	w8, [x29, #-12]
  41fec8:	and	w8, w8, #0xffffff80
  41fecc:	mov	w11, #0x0                   	// #0
  41fed0:	stur	w11, [x29, #-20]
  41fed4:	cbnz	w8, 41feec <sqrt@plt+0x1e15c>
  41fed8:	ldur	w0, [x29, #-12]
  41fedc:	bl	401ba0 <isupper@plt>
  41fee0:	cmp	w0, #0x0
  41fee4:	cset	w8, ne  // ne = any
  41fee8:	stur	w8, [x29, #-20]
  41feec:	ldur	w8, [x29, #-20]
  41fef0:	and	w8, w8, #0x1
  41fef4:	ldursw	x9, [x29, #-12]
  41fef8:	adrp	x10, 442000 <stderr@@GLIBC_2.17+0x2430>
  41fefc:	add	x10, x10, #0x269
  41ff00:	add	x9, x10, x9
  41ff04:	strb	w8, [x9]
  41ff08:	ldur	w8, [x29, #-12]
  41ff0c:	and	w8, w8, #0xffffff80
  41ff10:	mov	w11, #0x0                   	// #0
  41ff14:	stur	w11, [x29, #-24]
  41ff18:	cbnz	w8, 41ff30 <sqrt@plt+0x1e1a0>
  41ff1c:	ldur	w0, [x29, #-12]
  41ff20:	bl	4019e0 <islower@plt>
  41ff24:	cmp	w0, #0x0
  41ff28:	cset	w8, ne  // ne = any
  41ff2c:	stur	w8, [x29, #-24]
  41ff30:	ldur	w8, [x29, #-24]
  41ff34:	and	w8, w8, #0x1
  41ff38:	ldursw	x9, [x29, #-12]
  41ff3c:	adrp	x10, 442000 <stderr@@GLIBC_2.17+0x2430>
  41ff40:	add	x10, x10, #0x369
  41ff44:	add	x9, x10, x9
  41ff48:	strb	w8, [x9]
  41ff4c:	ldur	w8, [x29, #-12]
  41ff50:	and	w8, w8, #0xffffff80
  41ff54:	mov	w11, #0x0                   	// #0
  41ff58:	stur	w11, [x29, #-28]
  41ff5c:	cbnz	w8, 41ff74 <sqrt@plt+0x1e1e4>
  41ff60:	ldur	w0, [x29, #-12]
  41ff64:	bl	401c70 <isdigit@plt>
  41ff68:	cmp	w0, #0x0
  41ff6c:	cset	w8, ne  // ne = any
  41ff70:	stur	w8, [x29, #-28]
  41ff74:	ldur	w8, [x29, #-28]
  41ff78:	and	w8, w8, #0x1
  41ff7c:	ldursw	x9, [x29, #-12]
  41ff80:	adrp	x10, 442000 <stderr@@GLIBC_2.17+0x2430>
  41ff84:	add	x10, x10, #0x469
  41ff88:	add	x9, x10, x9
  41ff8c:	strb	w8, [x9]
  41ff90:	ldur	w8, [x29, #-12]
  41ff94:	and	w8, w8, #0xffffff80
  41ff98:	mov	w11, #0x0                   	// #0
  41ff9c:	str	w11, [sp, #32]
  41ffa0:	cbnz	w8, 41ffb8 <sqrt@plt+0x1e228>
  41ffa4:	ldur	w0, [x29, #-12]
  41ffa8:	bl	401af0 <isxdigit@plt>
  41ffac:	cmp	w0, #0x0
  41ffb0:	cset	w8, ne  // ne = any
  41ffb4:	str	w8, [sp, #32]
  41ffb8:	ldr	w8, [sp, #32]
  41ffbc:	and	w8, w8, #0x1
  41ffc0:	ldursw	x9, [x29, #-12]
  41ffc4:	adrp	x10, 442000 <stderr@@GLIBC_2.17+0x2430>
  41ffc8:	add	x10, x10, #0x569
  41ffcc:	add	x9, x10, x9
  41ffd0:	strb	w8, [x9]
  41ffd4:	ldur	w8, [x29, #-12]
  41ffd8:	and	w8, w8, #0xffffff80
  41ffdc:	mov	w11, #0x0                   	// #0
  41ffe0:	str	w11, [sp, #28]
  41ffe4:	cbnz	w8, 41fffc <sqrt@plt+0x1e26c>
  41ffe8:	ldur	w0, [x29, #-12]
  41ffec:	bl	401a00 <isspace@plt>
  41fff0:	cmp	w0, #0x0
  41fff4:	cset	w8, ne  // ne = any
  41fff8:	str	w8, [sp, #28]
  41fffc:	ldr	w8, [sp, #28]
  420000:	and	w8, w8, #0x1
  420004:	ldursw	x9, [x29, #-12]
  420008:	adrp	x10, 442000 <stderr@@GLIBC_2.17+0x2430>
  42000c:	add	x10, x10, #0x669
  420010:	add	x9, x10, x9
  420014:	strb	w8, [x9]
  420018:	ldur	w8, [x29, #-12]
  42001c:	and	w8, w8, #0xffffff80
  420020:	mov	w11, #0x0                   	// #0
  420024:	str	w11, [sp, #24]
  420028:	cbnz	w8, 420040 <sqrt@plt+0x1e2b0>
  42002c:	ldur	w0, [x29, #-12]
  420030:	bl	401ca0 <ispunct@plt>
  420034:	cmp	w0, #0x0
  420038:	cset	w8, ne  // ne = any
  42003c:	str	w8, [sp, #24]
  420040:	ldr	w8, [sp, #24]
  420044:	and	w8, w8, #0x1
  420048:	ldursw	x9, [x29, #-12]
  42004c:	adrp	x10, 442000 <stderr@@GLIBC_2.17+0x2430>
  420050:	add	x10, x10, #0x769
  420054:	add	x9, x10, x9
  420058:	strb	w8, [x9]
  42005c:	ldur	w8, [x29, #-12]
  420060:	and	w8, w8, #0xffffff80
  420064:	mov	w11, #0x0                   	// #0
  420068:	str	w11, [sp, #20]
  42006c:	cbnz	w8, 420084 <sqrt@plt+0x1e2f4>
  420070:	ldur	w0, [x29, #-12]
  420074:	bl	401990 <isalnum@plt>
  420078:	cmp	w0, #0x0
  42007c:	cset	w8, ne  // ne = any
  420080:	str	w8, [sp, #20]
  420084:	ldr	w8, [sp, #20]
  420088:	and	w8, w8, #0x1
  42008c:	ldursw	x9, [x29, #-12]
  420090:	adrp	x10, 442000 <stderr@@GLIBC_2.17+0x2430>
  420094:	add	x10, x10, #0x869
  420098:	add	x9, x10, x9
  42009c:	strb	w8, [x9]
  4200a0:	ldur	w8, [x29, #-12]
  4200a4:	and	w8, w8, #0xffffff80
  4200a8:	mov	w11, #0x0                   	// #0
  4200ac:	str	w11, [sp, #16]
  4200b0:	cbnz	w8, 4200c8 <sqrt@plt+0x1e338>
  4200b4:	ldur	w0, [x29, #-12]
  4200b8:	bl	401b90 <isprint@plt>
  4200bc:	cmp	w0, #0x0
  4200c0:	cset	w8, ne  // ne = any
  4200c4:	str	w8, [sp, #16]
  4200c8:	ldr	w8, [sp, #16]
  4200cc:	and	w8, w8, #0x1
  4200d0:	ldursw	x9, [x29, #-12]
  4200d4:	adrp	x10, 442000 <stderr@@GLIBC_2.17+0x2430>
  4200d8:	add	x10, x10, #0x969
  4200dc:	add	x9, x10, x9
  4200e0:	strb	w8, [x9]
  4200e4:	ldur	w8, [x29, #-12]
  4200e8:	and	w8, w8, #0xffffff80
  4200ec:	mov	w11, #0x0                   	// #0
  4200f0:	str	w11, [sp, #12]
  4200f4:	cbnz	w8, 42010c <sqrt@plt+0x1e37c>
  4200f8:	ldur	w0, [x29, #-12]
  4200fc:	bl	401b50 <isgraph@plt>
  420100:	cmp	w0, #0x0
  420104:	cset	w8, ne  // ne = any
  420108:	str	w8, [sp, #12]
  42010c:	ldr	w8, [sp, #12]
  420110:	and	w8, w8, #0x1
  420114:	ldursw	x9, [x29, #-12]
  420118:	adrp	x10, 442000 <stderr@@GLIBC_2.17+0x2430>
  42011c:	add	x10, x10, #0xa69
  420120:	add	x9, x10, x9
  420124:	strb	w8, [x9]
  420128:	ldur	w8, [x29, #-12]
  42012c:	and	w8, w8, #0xffffff80
  420130:	mov	w11, #0x0                   	// #0
  420134:	str	w11, [sp, #8]
  420138:	cbnz	w8, 420150 <sqrt@plt+0x1e3c0>
  42013c:	ldur	w0, [x29, #-12]
  420140:	bl	401cb0 <iscntrl@plt>
  420144:	cmp	w0, #0x0
  420148:	cset	w8, ne  // ne = any
  42014c:	str	w8, [sp, #8]
  420150:	ldr	w8, [sp, #8]
  420154:	and	w8, w8, #0x1
  420158:	ldursw	x9, [x29, #-12]
  42015c:	adrp	x10, 442000 <stderr@@GLIBC_2.17+0x2430>
  420160:	add	x10, x10, #0xb69
  420164:	add	x9, x10, x9
  420168:	strb	w8, [x9]
  42016c:	ldur	w8, [x29, #-12]
  420170:	add	w8, w8, #0x1
  420174:	stur	w8, [x29, #-12]
  420178:	b	41fe74 <sqrt@plt+0x1e0e4>
  42017c:	ldp	x29, x30, [sp, #64]
  420180:	add	sp, sp, #0x50
  420184:	ret
  420188:	sub	sp, sp, #0x20
  42018c:	mov	w8, #0x1                   	// #1
  420190:	str	x0, [sp, #24]
  420194:	str	x1, [sp, #16]
  420198:	ldr	x9, [sp, #24]
  42019c:	str	w8, [x9]
  4201a0:	ldr	x10, [sp, #16]
  4201a4:	str	x9, [sp, #8]
  4201a8:	cbz	x10, 4201b8 <sqrt@plt+0x1e428>
  4201ac:	ldr	x8, [sp, #16]
  4201b0:	str	x8, [sp]
  4201b4:	b	4201c4 <sqrt@plt+0x1e434>
  4201b8:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x7948>
  4201bc:	add	x8, x8, #0x6cc
  4201c0:	str	x8, [sp]
  4201c4:	ldr	x8, [sp]
  4201c8:	ldr	x9, [sp, #8]
  4201cc:	str	x8, [x9, #8]
  4201d0:	add	sp, sp, #0x20
  4201d4:	ret
  4201d8:	sub	sp, sp, #0x10
  4201dc:	str	x0, [sp, #8]
  4201e0:	ldr	x8, [sp, #8]
  4201e4:	str	wzr, [x8]
  4201e8:	add	sp, sp, #0x10
  4201ec:	ret
  4201f0:	sub	sp, sp, #0x10
  4201f4:	mov	w8, #0x3                   	// #3
  4201f8:	str	x0, [sp, #8]
  4201fc:	str	w1, [sp, #4]
  420200:	ldr	x9, [sp, #8]
  420204:	str	w8, [x9]
  420208:	ldr	w8, [sp, #4]
  42020c:	str	w8, [x9, #8]
  420210:	add	sp, sp, #0x10
  420214:	ret
  420218:	sub	sp, sp, #0x10
  42021c:	mov	w8, #0x4                   	// #4
  420220:	str	x0, [sp, #8]
  420224:	str	w1, [sp, #4]
  420228:	ldr	x9, [sp, #8]
  42022c:	str	w8, [x9]
  420230:	ldr	w8, [sp, #4]
  420234:	str	w8, [x9, #8]
  420238:	add	sp, sp, #0x10
  42023c:	ret
  420240:	sub	sp, sp, #0x10
  420244:	mov	w8, #0x2                   	// #2
  420248:	str	x0, [sp, #8]
  42024c:	strb	w1, [sp, #7]
  420250:	ldr	x9, [sp, #8]
  420254:	str	w8, [x9]
  420258:	ldrb	w8, [sp, #7]
  42025c:	strb	w8, [x9, #8]
  420260:	add	sp, sp, #0x10
  420264:	ret
  420268:	sub	sp, sp, #0x10
  42026c:	mov	w8, #0x2                   	// #2
  420270:	str	x0, [sp, #8]
  420274:	strb	w1, [sp, #7]
  420278:	ldr	x9, [sp, #8]
  42027c:	str	w8, [x9]
  420280:	ldrb	w8, [sp, #7]
  420284:	strb	w8, [x9, #8]
  420288:	add	sp, sp, #0x10
  42028c:	ret
  420290:	sub	sp, sp, #0x10
  420294:	mov	w8, #0x5                   	// #5
  420298:	str	x0, [sp, #8]
  42029c:	str	d0, [sp]
  4202a0:	ldr	x9, [sp, #8]
  4202a4:	str	w8, [x9]
  4202a8:	ldr	x10, [sp]
  4202ac:	str	x10, [x9, #8]
  4202b0:	add	sp, sp, #0x10
  4202b4:	ret
  4202b8:	sub	sp, sp, #0x10
  4202bc:	str	x0, [sp, #8]
  4202c0:	ldr	x8, [sp, #8]
  4202c4:	ldr	w9, [x8]
  4202c8:	cmp	w9, #0x0
  4202cc:	cset	w9, eq  // eq = none
  4202d0:	and	w0, w9, #0x1
  4202d4:	add	sp, sp, #0x10
  4202d8:	ret
  4202dc:	sub	sp, sp, #0x30
  4202e0:	stp	x29, x30, [sp, #32]
  4202e4:	add	x29, sp, #0x20
  4202e8:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  4202ec:	add	x8, x8, #0xbd0
  4202f0:	stur	x0, [x29, #-8]
  4202f4:	ldur	x9, [x29, #-8]
  4202f8:	ldr	w10, [x9]
  4202fc:	subs	w10, w10, #0x0
  420300:	mov	w11, w10
  420304:	ubfx	x11, x11, #0, #32
  420308:	cmp	x11, #0x5
  42030c:	str	x8, [sp, #16]
  420310:	str	x9, [sp, #8]
  420314:	str	x11, [sp]
  420318:	b.hi	4203bc <sqrt@plt+0x1e62c>  // b.pmore
  42031c:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x7948>
  420320:	add	x8, x8, #0x678
  420324:	ldr	x11, [sp]
  420328:	ldrsw	x10, [x8, x11, lsl #2]
  42032c:	add	x9, x8, x10
  420330:	br	x9
  420334:	ldr	x8, [sp, #8]
  420338:	ldr	w0, [x8, #8]
  42033c:	bl	4221d8 <sqrt@plt+0x20448>
  420340:	ldr	x8, [sp, #16]
  420344:	ldr	x1, [x8]
  420348:	bl	401930 <fputs@plt>
  42034c:	b	4203bc <sqrt@plt+0x1e62c>
  420350:	ldr	x8, [sp, #8]
  420354:	ldr	w0, [x8, #8]
  420358:	bl	4222bc <sqrt@plt+0x2052c>
  42035c:	ldr	x8, [sp, #16]
  420360:	ldr	x1, [x8]
  420364:	bl	401930 <fputs@plt>
  420368:	b	4203bc <sqrt@plt+0x1e62c>
  42036c:	ldr	x8, [sp, #8]
  420370:	ldrb	w0, [x8, #8]
  420374:	ldr	x9, [sp, #16]
  420378:	ldr	x1, [x9]
  42037c:	bl	4019d0 <putc@plt>
  420380:	b	4203bc <sqrt@plt+0x1e62c>
  420384:	ldr	x8, [sp, #8]
  420388:	ldr	x0, [x8, #8]
  42038c:	ldr	x9, [sp, #16]
  420390:	ldr	x1, [x9]
  420394:	bl	401930 <fputs@plt>
  420398:	b	4203bc <sqrt@plt+0x1e62c>
  42039c:	ldr	x8, [sp, #16]
  4203a0:	ldr	x0, [x8]
  4203a4:	ldr	x9, [sp, #8]
  4203a8:	ldr	d0, [x9, #8]
  4203ac:	adrp	x1, 427000 <_ZdlPvm@@Base+0x4948>
  4203b0:	add	x1, x1, #0x31e
  4203b4:	bl	4019b0 <fprintf@plt>
  4203b8:	b	4203bc <sqrt@plt+0x1e62c>
  4203bc:	ldp	x29, x30, [sp, #32]
  4203c0:	add	sp, sp, #0x30
  4203c4:	ret
  4203c8:	sub	sp, sp, #0x50
  4203cc:	stp	x29, x30, [sp, #64]
  4203d0:	add	x29, sp, #0x40
  4203d4:	mov	w8, #0x62                  	// #98
  4203d8:	adrp	x9, 42a000 <_ZdlPvm@@Base+0x7948>
  4203dc:	add	x9, x9, #0x6d3
  4203e0:	stur	x0, [x29, #-8]
  4203e4:	stur	x1, [x29, #-16]
  4203e8:	stur	x2, [x29, #-24]
  4203ec:	str	x3, [sp, #32]
  4203f0:	ldur	x10, [x29, #-8]
  4203f4:	cmp	x10, #0x0
  4203f8:	cset	w11, ne  // ne = any
  4203fc:	and	w0, w11, #0x1
  420400:	mov	w1, w8
  420404:	mov	x2, x9
  420408:	str	x9, [sp, #16]
  42040c:	bl	407f78 <sqrt@plt+0x61e8>
  420410:	ldur	x8, [x29, #-8]
  420414:	add	x9, x8, #0x1
  420418:	stur	x9, [x29, #-8]
  42041c:	ldrb	w10, [x8]
  420420:	strb	w10, [sp, #31]
  420424:	cbz	w10, 420554 <sqrt@plt+0x1e7c4>
  420428:	ldrb	w8, [sp, #31]
  42042c:	cmp	w8, #0x25
  420430:	b.ne	42053c <sqrt@plt+0x1e7ac>  // b.any
  420434:	ldur	x8, [x29, #-8]
  420438:	add	x9, x8, #0x1
  42043c:	stur	x9, [x29, #-8]
  420440:	ldrb	w10, [x8]
  420444:	strb	w10, [sp, #31]
  420448:	ldrb	w10, [sp, #31]
  42044c:	subs	w10, w10, #0x25
  420450:	mov	w8, w10
  420454:	ubfx	x8, x8, #0, #32
  420458:	cmp	x8, #0xe
  42045c:	str	x8, [sp, #8]
  420460:	b.hi	420524 <sqrt@plt+0x1e794>  // b.pmore
  420464:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x7948>
  420468:	add	x8, x8, #0x690
  42046c:	ldr	x11, [sp, #8]
  420470:	ldrsw	x10, [x8, x11, lsl #2]
  420474:	add	x9, x8, x10
  420478:	br	x9
  42047c:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  420480:	add	x8, x8, #0xbd0
  420484:	ldr	x1, [x8]
  420488:	mov	w0, #0x25                  	// #37
  42048c:	bl	401bb0 <fputc@plt>
  420490:	b	420538 <sqrt@plt+0x1e7a8>
  420494:	ldur	x0, [x29, #-16]
  420498:	bl	4202b8 <sqrt@plt+0x1e528>
  42049c:	cmp	w0, #0x0
  4204a0:	cset	w8, ne  // ne = any
  4204a4:	eor	w8, w8, #0x1
  4204a8:	and	w0, w8, #0x1
  4204ac:	mov	w1, #0x6c                  	// #108
  4204b0:	ldr	x2, [sp, #16]
  4204b4:	bl	407f78 <sqrt@plt+0x61e8>
  4204b8:	ldur	x0, [x29, #-16]
  4204bc:	bl	4202dc <sqrt@plt+0x1e54c>
  4204c0:	b	420538 <sqrt@plt+0x1e7a8>
  4204c4:	ldur	x0, [x29, #-24]
  4204c8:	bl	4202b8 <sqrt@plt+0x1e528>
  4204cc:	cmp	w0, #0x0
  4204d0:	cset	w8, ne  // ne = any
  4204d4:	eor	w8, w8, #0x1
  4204d8:	and	w0, w8, #0x1
  4204dc:	mov	w1, #0x70                  	// #112
  4204e0:	ldr	x2, [sp, #16]
  4204e4:	bl	407f78 <sqrt@plt+0x61e8>
  4204e8:	ldur	x0, [x29, #-24]
  4204ec:	bl	4202dc <sqrt@plt+0x1e54c>
  4204f0:	b	420538 <sqrt@plt+0x1e7a8>
  4204f4:	ldr	x0, [sp, #32]
  4204f8:	bl	4202b8 <sqrt@plt+0x1e528>
  4204fc:	cmp	w0, #0x0
  420500:	cset	w8, ne  // ne = any
  420504:	eor	w8, w8, #0x1
  420508:	and	w0, w8, #0x1
  42050c:	mov	w1, #0x74                  	// #116
  420510:	ldr	x2, [sp, #16]
  420514:	bl	407f78 <sqrt@plt+0x61e8>
  420518:	ldr	x0, [sp, #32]
  42051c:	bl	4202dc <sqrt@plt+0x1e54c>
  420520:	b	420538 <sqrt@plt+0x1e7a8>
  420524:	mov	w8, wzr
  420528:	mov	w0, w8
  42052c:	mov	w1, #0x78                  	// #120
  420530:	ldr	x2, [sp, #16]
  420534:	bl	407f78 <sqrt@plt+0x61e8>
  420538:	b	420550 <sqrt@plt+0x1e7c0>
  42053c:	ldrb	w0, [sp, #31]
  420540:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  420544:	add	x8, x8, #0xbd0
  420548:	ldr	x1, [x8]
  42054c:	bl	4019d0 <putc@plt>
  420550:	b	420410 <sqrt@plt+0x1e680>
  420554:	ldp	x29, x30, [sp, #64]
  420558:	add	sp, sp, #0x50
  42055c:	ret
  420560:	sub	sp, sp, #0x30
  420564:	stp	x29, x30, [sp, #32]
  420568:	add	x29, sp, #0x20
  42056c:	mov	w8, #0x1                   	// #1
  420570:	stur	x0, [x29, #-8]
  420574:	str	x1, [sp, #16]
  420578:	str	x2, [sp, #8]
  42057c:	str	x3, [sp]
  420580:	ldur	x1, [x29, #-8]
  420584:	ldr	x2, [sp, #16]
  420588:	ldr	x3, [sp, #8]
  42058c:	ldr	x4, [sp]
  420590:	mov	w0, w8
  420594:	bl	4205a4 <sqrt@plt+0x1e814>
  420598:	ldp	x29, x30, [sp, #32]
  42059c:	add	sp, sp, #0x30
  4205a0:	ret
  4205a4:	sub	sp, sp, #0x40
  4205a8:	stp	x29, x30, [sp, #48]
  4205ac:	add	x29, sp, #0x30
  4205b0:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  4205b4:	add	x8, x8, #0xc80
  4205b8:	adrp	x9, 442000 <stderr@@GLIBC_2.17+0x2430>
  4205bc:	add	x9, x9, #0xc88
  4205c0:	adrp	x10, 442000 <stderr@@GLIBC_2.17+0x2430>
  4205c4:	add	x10, x10, #0xcf4
  4205c8:	stur	w0, [x29, #-4]
  4205cc:	stur	x1, [x29, #-16]
  4205d0:	str	x2, [sp, #24]
  4205d4:	str	x3, [sp, #16]
  4205d8:	str	x4, [sp, #8]
  4205dc:	ldr	x0, [x8]
  4205e0:	ldr	x1, [x9]
  4205e4:	ldr	w2, [x10]
  4205e8:	ldur	w3, [x29, #-4]
  4205ec:	ldur	x4, [x29, #-16]
  4205f0:	ldr	x5, [sp, #24]
  4205f4:	ldr	x6, [sp, #16]
  4205f8:	ldr	x7, [sp, #8]
  4205fc:	bl	4206f0 <sqrt@plt+0x1e960>
  420600:	ldp	x29, x30, [sp, #48]
  420604:	add	sp, sp, #0x40
  420608:	ret
  42060c:	sub	sp, sp, #0x30
  420610:	stp	x29, x30, [sp, #32]
  420614:	add	x29, sp, #0x20
  420618:	mov	w8, wzr
  42061c:	stur	x0, [x29, #-8]
  420620:	str	x1, [sp, #16]
  420624:	str	x2, [sp, #8]
  420628:	str	x3, [sp]
  42062c:	ldur	x1, [x29, #-8]
  420630:	ldr	x2, [sp, #16]
  420634:	ldr	x3, [sp, #8]
  420638:	ldr	x4, [sp]
  42063c:	mov	w0, w8
  420640:	bl	4205a4 <sqrt@plt+0x1e814>
  420644:	ldp	x29, x30, [sp, #32]
  420648:	add	sp, sp, #0x30
  42064c:	ret
  420650:	sub	sp, sp, #0x30
  420654:	stp	x29, x30, [sp, #32]
  420658:	add	x29, sp, #0x20
  42065c:	mov	w8, #0x2                   	// #2
  420660:	stur	x0, [x29, #-8]
  420664:	str	x1, [sp, #16]
  420668:	str	x2, [sp, #8]
  42066c:	str	x3, [sp]
  420670:	ldur	x1, [x29, #-8]
  420674:	ldr	x2, [sp, #16]
  420678:	ldr	x3, [sp, #8]
  42067c:	ldr	x4, [sp]
  420680:	mov	w0, w8
  420684:	bl	4205a4 <sqrt@plt+0x1e814>
  420688:	ldp	x29, x30, [sp, #32]
  42068c:	add	sp, sp, #0x30
  420690:	ret
  420694:	sub	sp, sp, #0x40
  420698:	stp	x29, x30, [sp, #48]
  42069c:	add	x29, sp, #0x30
  4206a0:	mov	x8, xzr
  4206a4:	mov	w9, #0x1                   	// #1
  4206a8:	stur	x0, [x29, #-8]
  4206ac:	stur	w1, [x29, #-12]
  4206b0:	str	x2, [sp, #24]
  4206b4:	str	x3, [sp, #16]
  4206b8:	str	x4, [sp, #8]
  4206bc:	str	x5, [sp]
  4206c0:	ldur	x0, [x29, #-8]
  4206c4:	ldur	w2, [x29, #-12]
  4206c8:	ldr	x4, [sp, #24]
  4206cc:	ldr	x5, [sp, #16]
  4206d0:	ldr	x6, [sp, #8]
  4206d4:	ldr	x7, [sp]
  4206d8:	mov	x1, x8
  4206dc:	mov	w3, w9
  4206e0:	bl	4206f0 <sqrt@plt+0x1e960>
  4206e4:	ldp	x29, x30, [sp, #48]
  4206e8:	add	sp, sp, #0x40
  4206ec:	ret
  4206f0:	sub	sp, sp, #0x60
  4206f4:	stp	x29, x30, [sp, #80]
  4206f8:	add	x29, sp, #0x50
  4206fc:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  420700:	add	x8, x8, #0xcf8
  420704:	adrp	x9, 43f000 <_Znam@GLIBCXX_3.4>
  420708:	add	x9, x9, #0xbd0
  42070c:	stur	x0, [x29, #-8]
  420710:	stur	x1, [x29, #-16]
  420714:	stur	w2, [x29, #-20]
  420718:	stur	w3, [x29, #-24]
  42071c:	stur	x4, [x29, #-32]
  420720:	str	x5, [sp, #40]
  420724:	str	x6, [sp, #32]
  420728:	str	x7, [sp, #24]
  42072c:	str	wzr, [sp, #20]
  420730:	ldr	x8, [x8]
  420734:	str	x9, [sp, #8]
  420738:	cbz	x8, 420764 <sqrt@plt+0x1e9d4>
  42073c:	ldr	x8, [sp, #8]
  420740:	ldr	x0, [x8]
  420744:	adrp	x9, 442000 <stderr@@GLIBC_2.17+0x2430>
  420748:	add	x9, x9, #0xcf8
  42074c:	ldr	x2, [x9]
  420750:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7948>
  420754:	add	x1, x1, #0x6f0
  420758:	bl	4019b0 <fprintf@plt>
  42075c:	mov	w10, #0x1                   	// #1
  420760:	str	w10, [sp, #20]
  420764:	ldur	w8, [x29, #-20]
  420768:	cmp	w8, #0x0
  42076c:	cset	w8, lt  // lt = tstop
  420770:	tbnz	w8, #0, 4207ec <sqrt@plt+0x1ea5c>
  420774:	ldur	x8, [x29, #-8]
  420778:	cbz	x8, 4207ec <sqrt@plt+0x1ea5c>
  42077c:	ldur	x0, [x29, #-8]
  420780:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7948>
  420784:	add	x1, x1, #0x72f
  420788:	bl	401c60 <strcmp@plt>
  42078c:	cbnz	w0, 42079c <sqrt@plt+0x1ea0c>
  420790:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x7948>
  420794:	add	x8, x8, #0x6f4
  420798:	stur	x8, [x29, #-8]
  42079c:	ldur	x8, [x29, #-16]
  4207a0:	cbz	x8, 4207c8 <sqrt@plt+0x1ea38>
  4207a4:	ldr	x8, [sp, #8]
  4207a8:	ldr	x0, [x8]
  4207ac:	ldur	x2, [x29, #-8]
  4207b0:	ldur	x3, [x29, #-16]
  4207b4:	ldur	w4, [x29, #-20]
  4207b8:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7948>
  4207bc:	add	x1, x1, #0x705
  4207c0:	bl	4019b0 <fprintf@plt>
  4207c4:	b	4207e4 <sqrt@plt+0x1ea54>
  4207c8:	ldr	x8, [sp, #8]
  4207cc:	ldr	x0, [x8]
  4207d0:	ldur	x2, [x29, #-8]
  4207d4:	ldur	w3, [x29, #-20]
  4207d8:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7948>
  4207dc:	add	x1, x1, #0x711
  4207e0:	bl	4019b0 <fprintf@plt>
  4207e4:	mov	w8, #0x1                   	// #1
  4207e8:	str	w8, [sp, #20]
  4207ec:	ldr	w8, [sp, #20]
  4207f0:	cbz	w8, 420808 <sqrt@plt+0x1ea78>
  4207f4:	ldr	x8, [sp, #8]
  4207f8:	ldr	x1, [x8]
  4207fc:	mov	w0, #0x20                  	// #32
  420800:	bl	401bb0 <fputc@plt>
  420804:	str	wzr, [sp, #20]
  420808:	ldur	w8, [x29, #-24]
  42080c:	str	w8, [sp, #4]
  420810:	cbz	w8, 420864 <sqrt@plt+0x1ead4>
  420814:	b	420818 <sqrt@plt+0x1ea88>
  420818:	ldr	w8, [sp, #4]
  42081c:	cmp	w8, #0x1
  420820:	b.eq	420860 <sqrt@plt+0x1ead0>  // b.none
  420824:	b	420828 <sqrt@plt+0x1ea98>
  420828:	ldr	w8, [sp, #4]
  42082c:	cmp	w8, #0x2
  420830:	cset	w9, eq  // eq = none
  420834:	eor	w9, w9, #0x1
  420838:	tbnz	w9, #0, 420880 <sqrt@plt+0x1eaf0>
  42083c:	b	420840 <sqrt@plt+0x1eab0>
  420840:	ldr	x8, [sp, #8]
  420844:	ldr	x1, [x8]
  420848:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7948>
  42084c:	add	x0, x0, #0x718
  420850:	bl	401930 <fputs@plt>
  420854:	mov	w9, #0x1                   	// #1
  420858:	str	w9, [sp, #20]
  42085c:	b	420880 <sqrt@plt+0x1eaf0>
  420860:	b	420880 <sqrt@plt+0x1eaf0>
  420864:	ldr	x8, [sp, #8]
  420868:	ldr	x1, [x8]
  42086c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7948>
  420870:	add	x0, x0, #0x725
  420874:	bl	401930 <fputs@plt>
  420878:	mov	w9, #0x1                   	// #1
  42087c:	str	w9, [sp, #20]
  420880:	ldr	w8, [sp, #20]
  420884:	cbz	w8, 420898 <sqrt@plt+0x1eb08>
  420888:	ldr	x8, [sp, #8]
  42088c:	ldr	x1, [x8]
  420890:	mov	w0, #0x20                  	// #32
  420894:	bl	401bb0 <fputc@plt>
  420898:	ldur	x0, [x29, #-32]
  42089c:	ldr	x1, [sp, #40]
  4208a0:	ldr	x2, [sp, #32]
  4208a4:	ldr	x3, [sp, #24]
  4208a8:	bl	4203c8 <sqrt@plt+0x1e638>
  4208ac:	ldr	x8, [sp, #8]
  4208b0:	ldr	x1, [x8]
  4208b4:	mov	w0, #0xa                   	// #10
  4208b8:	bl	401bb0 <fputc@plt>
  4208bc:	ldr	x8, [sp, #8]
  4208c0:	ldr	x9, [x8]
  4208c4:	mov	x0, x9
  4208c8:	bl	401bf0 <fflush@plt>
  4208cc:	ldur	w10, [x29, #-24]
  4208d0:	cmp	w10, #0x2
  4208d4:	b.ne	4208dc <sqrt@plt+0x1eb4c>  // b.any
  4208d8:	bl	4209a0 <sqrt@plt+0x1ec10>
  4208dc:	ldp	x29, x30, [sp, #80]
  4208e0:	add	sp, sp, #0x60
  4208e4:	ret
  4208e8:	sub	sp, sp, #0x40
  4208ec:	stp	x29, x30, [sp, #48]
  4208f0:	add	x29, sp, #0x30
  4208f4:	mov	x8, xzr
  4208f8:	mov	w9, wzr
  4208fc:	stur	x0, [x29, #-8]
  420900:	stur	w1, [x29, #-12]
  420904:	str	x2, [sp, #24]
  420908:	str	x3, [sp, #16]
  42090c:	str	x4, [sp, #8]
  420910:	str	x5, [sp]
  420914:	ldur	x0, [x29, #-8]
  420918:	ldur	w2, [x29, #-12]
  42091c:	ldr	x4, [sp, #24]
  420920:	ldr	x5, [sp, #16]
  420924:	ldr	x6, [sp, #8]
  420928:	ldr	x7, [sp]
  42092c:	mov	x1, x8
  420930:	mov	w3, w9
  420934:	bl	4206f0 <sqrt@plt+0x1e960>
  420938:	ldp	x29, x30, [sp, #48]
  42093c:	add	sp, sp, #0x40
  420940:	ret
  420944:	sub	sp, sp, #0x40
  420948:	stp	x29, x30, [sp, #48]
  42094c:	add	x29, sp, #0x30
  420950:	mov	x8, xzr
  420954:	mov	w9, #0x2                   	// #2
  420958:	stur	x0, [x29, #-8]
  42095c:	stur	w1, [x29, #-12]
  420960:	str	x2, [sp, #24]
  420964:	str	x3, [sp, #16]
  420968:	str	x4, [sp, #8]
  42096c:	str	x5, [sp]
  420970:	ldur	x0, [x29, #-8]
  420974:	ldur	w2, [x29, #-12]
  420978:	ldr	x4, [sp, #24]
  42097c:	ldr	x5, [sp, #16]
  420980:	ldr	x6, [sp, #8]
  420984:	ldr	x7, [sp]
  420988:	mov	x1, x8
  42098c:	mov	w3, w9
  420990:	bl	4206f0 <sqrt@plt+0x1e960>
  420994:	ldp	x29, x30, [sp, #48]
  420998:	add	sp, sp, #0x40
  42099c:	ret
  4209a0:	stp	x29, x30, [sp, #-16]!
  4209a4:	mov	x29, sp
  4209a8:	mov	w0, #0x3                   	// #3
  4209ac:	bl	401cf0 <exit@plt>
  4209b0:	sub	sp, sp, #0xe0
  4209b4:	stp	x29, x30, [sp, #208]
  4209b8:	add	x29, sp, #0xd0
  4209bc:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  4209c0:	add	x8, x8, #0xbd0
  4209c4:	stur	w0, [x29, #-8]
  4209c8:	stur	x1, [x29, #-16]
  4209cc:	stur	x2, [x29, #-24]
  4209d0:	stur	x3, [x29, #-32]
  4209d4:	stur	x4, [x29, #-40]
  4209d8:	stur	w5, [x29, #-44]
  4209dc:	stur	w6, [x29, #-48]
  4209e0:	stur	x7, [x29, #-56]
  4209e4:	ldur	x9, [x29, #-56]
  4209e8:	ldr	w10, [x9, #4]
  4209ec:	stur	w10, [x29, #-60]
  4209f0:	ldur	x9, [x29, #-24]
  4209f4:	ldrb	w10, [x9]
  4209f8:	cmp	w10, #0x3a
  4209fc:	str	x8, [sp, #40]
  420a00:	b.ne	420a08 <sqrt@plt+0x1ec78>  // b.any
  420a04:	stur	wzr, [x29, #-60]
  420a08:	ldur	w8, [x29, #-8]
  420a0c:	cmp	w8, #0x1
  420a10:	b.ge	420a20 <sqrt@plt+0x1ec90>  // b.tcont
  420a14:	mov	w8, #0xffffffff            	// #-1
  420a18:	stur	w8, [x29, #-4]
  420a1c:	b	421b68 <sqrt@plt+0x1fdd8>
  420a20:	ldur	x8, [x29, #-56]
  420a24:	mov	x9, xzr
  420a28:	str	x9, [x8, #16]
  420a2c:	ldur	x8, [x29, #-56]
  420a30:	ldr	w10, [x8]
  420a34:	cbz	w10, 420a44 <sqrt@plt+0x1ecb4>
  420a38:	ldur	x8, [x29, #-56]
  420a3c:	ldr	w9, [x8, #24]
  420a40:	cbnz	w9, 420a84 <sqrt@plt+0x1ecf4>
  420a44:	ldur	x8, [x29, #-56]
  420a48:	ldr	w9, [x8]
  420a4c:	cbnz	w9, 420a5c <sqrt@plt+0x1eccc>
  420a50:	ldur	x8, [x29, #-56]
  420a54:	mov	w9, #0x1                   	// #1
  420a58:	str	w9, [x8]
  420a5c:	ldur	w0, [x29, #-8]
  420a60:	ldur	x1, [x29, #-16]
  420a64:	ldur	x2, [x29, #-24]
  420a68:	ldur	w3, [x29, #-48]
  420a6c:	ldur	x4, [x29, #-56]
  420a70:	bl	421b78 <sqrt@plt+0x1fde8>
  420a74:	stur	x0, [x29, #-24]
  420a78:	ldur	x8, [x29, #-56]
  420a7c:	mov	w9, #0x1                   	// #1
  420a80:	str	w9, [x8, #24]
  420a84:	ldur	x8, [x29, #-56]
  420a88:	ldr	x8, [x8, #32]
  420a8c:	cbz	x8, 420aa0 <sqrt@plt+0x1ed10>
  420a90:	ldur	x8, [x29, #-56]
  420a94:	ldr	x8, [x8, #32]
  420a98:	ldrb	w9, [x8]
  420a9c:	cbnz	w9, 420e50 <sqrt@plt+0x1f0c0>
  420aa0:	ldur	x8, [x29, #-56]
  420aa4:	ldr	w9, [x8, #52]
  420aa8:	ldur	x8, [x29, #-56]
  420aac:	ldr	w10, [x8]
  420ab0:	cmp	w9, w10
  420ab4:	b.le	420ac8 <sqrt@plt+0x1ed38>
  420ab8:	ldur	x8, [x29, #-56]
  420abc:	ldr	w9, [x8]
  420ac0:	ldur	x8, [x29, #-56]
  420ac4:	str	w9, [x8, #52]
  420ac8:	ldur	x8, [x29, #-56]
  420acc:	ldr	w9, [x8, #48]
  420ad0:	ldur	x8, [x29, #-56]
  420ad4:	ldr	w10, [x8]
  420ad8:	cmp	w9, w10
  420adc:	b.le	420af0 <sqrt@plt+0x1ed60>
  420ae0:	ldur	x8, [x29, #-56]
  420ae4:	ldr	w9, [x8]
  420ae8:	ldur	x8, [x29, #-56]
  420aec:	str	w9, [x8, #48]
  420af0:	ldur	x8, [x29, #-56]
  420af4:	ldr	w9, [x8, #40]
  420af8:	cmp	w9, #0x1
  420afc:	b.ne	420c18 <sqrt@plt+0x1ee88>  // b.any
  420b00:	ldur	x8, [x29, #-56]
  420b04:	ldr	w9, [x8, #48]
  420b08:	ldur	x8, [x29, #-56]
  420b0c:	ldr	w10, [x8, #52]
  420b10:	cmp	w9, w10
  420b14:	b.eq	420b40 <sqrt@plt+0x1edb0>  // b.none
  420b18:	ldur	x8, [x29, #-56]
  420b1c:	ldr	w9, [x8, #52]
  420b20:	ldur	x8, [x29, #-56]
  420b24:	ldr	w10, [x8]
  420b28:	cmp	w9, w10
  420b2c:	b.eq	420b40 <sqrt@plt+0x1edb0>  // b.none
  420b30:	ldur	x0, [x29, #-16]
  420b34:	ldur	x1, [x29, #-56]
  420b38:	bl	421c88 <sqrt@plt+0x1fef8>
  420b3c:	b	420b68 <sqrt@plt+0x1edd8>
  420b40:	ldur	x8, [x29, #-56]
  420b44:	ldr	w9, [x8, #52]
  420b48:	ldur	x8, [x29, #-56]
  420b4c:	ldr	w10, [x8]
  420b50:	cmp	w9, w10
  420b54:	b.eq	420b68 <sqrt@plt+0x1edd8>  // b.none
  420b58:	ldur	x8, [x29, #-56]
  420b5c:	ldr	w9, [x8]
  420b60:	ldur	x8, [x29, #-56]
  420b64:	str	w9, [x8, #48]
  420b68:	ldur	x8, [x29, #-56]
  420b6c:	ldr	w9, [x8]
  420b70:	ldur	w10, [x29, #-8]
  420b74:	mov	w11, #0x0                   	// #0
  420b78:	cmp	w9, w10
  420b7c:	str	w11, [sp, #36]
  420b80:	b.ge	420be8 <sqrt@plt+0x1ee58>  // b.tcont
  420b84:	ldur	x8, [x29, #-16]
  420b88:	ldur	x9, [x29, #-56]
  420b8c:	ldrsw	x9, [x9]
  420b90:	mov	x10, #0x8                   	// #8
  420b94:	mul	x9, x10, x9
  420b98:	add	x8, x8, x9
  420b9c:	ldr	x8, [x8]
  420ba0:	ldrb	w11, [x8]
  420ba4:	mov	w12, #0x1                   	// #1
  420ba8:	cmp	w11, #0x2d
  420bac:	str	w12, [sp, #32]
  420bb0:	b.ne	420be0 <sqrt@plt+0x1ee50>  // b.any
  420bb4:	ldur	x8, [x29, #-16]
  420bb8:	ldur	x9, [x29, #-56]
  420bbc:	ldrsw	x9, [x9]
  420bc0:	mov	x10, #0x8                   	// #8
  420bc4:	mul	x9, x10, x9
  420bc8:	add	x8, x8, x9
  420bcc:	ldr	x8, [x8]
  420bd0:	ldrb	w11, [x8, #1]
  420bd4:	cmp	w11, #0x0
  420bd8:	cset	w11, eq  // eq = none
  420bdc:	str	w11, [sp, #32]
  420be0:	ldr	w8, [sp, #32]
  420be4:	str	w8, [sp, #36]
  420be8:	ldr	w8, [sp, #36]
  420bec:	tbnz	w8, #0, 420bf4 <sqrt@plt+0x1ee64>
  420bf0:	b	420c08 <sqrt@plt+0x1ee78>
  420bf4:	ldur	x8, [x29, #-56]
  420bf8:	ldr	w9, [x8]
  420bfc:	add	w9, w9, #0x1
  420c00:	str	w9, [x8]
  420c04:	b	420b68 <sqrt@plt+0x1edd8>
  420c08:	ldur	x8, [x29, #-56]
  420c0c:	ldr	w9, [x8]
  420c10:	ldur	x8, [x29, #-56]
  420c14:	str	w9, [x8, #52]
  420c18:	ldur	x8, [x29, #-56]
  420c1c:	ldr	w9, [x8]
  420c20:	ldur	w10, [x29, #-8]
  420c24:	cmp	w9, w10
  420c28:	b.eq	420ce8 <sqrt@plt+0x1ef58>  // b.none
  420c2c:	ldur	x8, [x29, #-16]
  420c30:	ldur	x9, [x29, #-56]
  420c34:	ldrsw	x9, [x9]
  420c38:	mov	x10, #0x8                   	// #8
  420c3c:	mul	x9, x10, x9
  420c40:	add	x8, x8, x9
  420c44:	ldr	x0, [x8]
  420c48:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7948>
  420c4c:	add	x1, x1, #0x72e
  420c50:	bl	401c60 <strcmp@plt>
  420c54:	cbnz	w0, 420ce8 <sqrt@plt+0x1ef58>
  420c58:	ldur	x8, [x29, #-56]
  420c5c:	ldr	w9, [x8]
  420c60:	add	w9, w9, #0x1
  420c64:	str	w9, [x8]
  420c68:	ldur	x8, [x29, #-56]
  420c6c:	ldr	w9, [x8, #48]
  420c70:	ldur	x8, [x29, #-56]
  420c74:	ldr	w10, [x8, #52]
  420c78:	cmp	w9, w10
  420c7c:	b.eq	420ca8 <sqrt@plt+0x1ef18>  // b.none
  420c80:	ldur	x8, [x29, #-56]
  420c84:	ldr	w9, [x8, #52]
  420c88:	ldur	x8, [x29, #-56]
  420c8c:	ldr	w10, [x8]
  420c90:	cmp	w9, w10
  420c94:	b.eq	420ca8 <sqrt@plt+0x1ef18>  // b.none
  420c98:	ldur	x0, [x29, #-16]
  420c9c:	ldur	x1, [x29, #-56]
  420ca0:	bl	421c88 <sqrt@plt+0x1fef8>
  420ca4:	b	420cd0 <sqrt@plt+0x1ef40>
  420ca8:	ldur	x8, [x29, #-56]
  420cac:	ldr	w9, [x8, #48]
  420cb0:	ldur	x8, [x29, #-56]
  420cb4:	ldr	w10, [x8, #52]
  420cb8:	cmp	w9, w10
  420cbc:	b.ne	420cd0 <sqrt@plt+0x1ef40>  // b.any
  420cc0:	ldur	x8, [x29, #-56]
  420cc4:	ldr	w9, [x8]
  420cc8:	ldur	x8, [x29, #-56]
  420ccc:	str	w9, [x8, #48]
  420cd0:	ldur	w8, [x29, #-8]
  420cd4:	ldur	x9, [x29, #-56]
  420cd8:	str	w8, [x9, #52]
  420cdc:	ldur	w8, [x29, #-8]
  420ce0:	ldur	x9, [x29, #-56]
  420ce4:	str	w8, [x9]
  420ce8:	ldur	x8, [x29, #-56]
  420cec:	ldr	w9, [x8]
  420cf0:	ldur	w10, [x29, #-8]
  420cf4:	cmp	w9, w10
  420cf8:	b.ne	420d30 <sqrt@plt+0x1efa0>  // b.any
  420cfc:	ldur	x8, [x29, #-56]
  420d00:	ldr	w9, [x8, #48]
  420d04:	ldur	x8, [x29, #-56]
  420d08:	ldr	w10, [x8, #52]
  420d0c:	cmp	w9, w10
  420d10:	b.eq	420d24 <sqrt@plt+0x1ef94>  // b.none
  420d14:	ldur	x8, [x29, #-56]
  420d18:	ldr	w9, [x8, #48]
  420d1c:	ldur	x8, [x29, #-56]
  420d20:	str	w9, [x8]
  420d24:	mov	w8, #0xffffffff            	// #-1
  420d28:	stur	w8, [x29, #-4]
  420d2c:	b	421b68 <sqrt@plt+0x1fdd8>
  420d30:	ldur	x8, [x29, #-16]
  420d34:	ldur	x9, [x29, #-56]
  420d38:	ldrsw	x9, [x9]
  420d3c:	mov	x10, #0x8                   	// #8
  420d40:	mul	x9, x10, x9
  420d44:	add	x8, x8, x9
  420d48:	ldr	x8, [x8]
  420d4c:	ldrb	w11, [x8]
  420d50:	cmp	w11, #0x2d
  420d54:	b.ne	420d7c <sqrt@plt+0x1efec>  // b.any
  420d58:	ldur	x8, [x29, #-16]
  420d5c:	ldur	x9, [x29, #-56]
  420d60:	ldrsw	x9, [x9]
  420d64:	mov	x10, #0x8                   	// #8
  420d68:	mul	x9, x10, x9
  420d6c:	add	x8, x8, x9
  420d70:	ldr	x8, [x8]
  420d74:	ldrb	w11, [x8, #1]
  420d78:	cbnz	w11, 420dd0 <sqrt@plt+0x1f040>
  420d7c:	ldur	x8, [x29, #-56]
  420d80:	ldr	w9, [x8, #40]
  420d84:	cbnz	w9, 420d94 <sqrt@plt+0x1f004>
  420d88:	mov	w8, #0xffffffff            	// #-1
  420d8c:	stur	w8, [x29, #-4]
  420d90:	b	421b68 <sqrt@plt+0x1fdd8>
  420d94:	ldur	x8, [x29, #-16]
  420d98:	ldur	x9, [x29, #-56]
  420d9c:	ldrsw	x10, [x9]
  420da0:	mov	w11, w10
  420da4:	mov	w12, #0x1                   	// #1
  420da8:	add	w11, w11, #0x1
  420dac:	str	w11, [x9]
  420db0:	mov	x9, #0x8                   	// #8
  420db4:	mul	x9, x9, x10
  420db8:	add	x8, x8, x9
  420dbc:	ldr	x8, [x8]
  420dc0:	ldur	x9, [x29, #-56]
  420dc4:	str	x8, [x9, #16]
  420dc8:	stur	w12, [x29, #-4]
  420dcc:	b	421b68 <sqrt@plt+0x1fdd8>
  420dd0:	ldur	x8, [x29, #-16]
  420dd4:	ldur	x9, [x29, #-56]
  420dd8:	ldrsw	x9, [x9]
  420ddc:	mov	x10, #0x8                   	// #8
  420de0:	mul	x9, x10, x9
  420de4:	add	x8, x8, x9
  420de8:	ldr	x8, [x8]
  420dec:	add	x8, x8, #0x1
  420df0:	ldur	x9, [x29, #-32]
  420df4:	mov	w11, #0x0                   	// #0
  420df8:	str	x8, [sp, #24]
  420dfc:	str	w11, [sp, #20]
  420e00:	cbz	x9, 420e30 <sqrt@plt+0x1f0a0>
  420e04:	ldur	x8, [x29, #-16]
  420e08:	ldur	x9, [x29, #-56]
  420e0c:	ldrsw	x9, [x9]
  420e10:	mov	x10, #0x8                   	// #8
  420e14:	mul	x9, x10, x9
  420e18:	add	x8, x8, x9
  420e1c:	ldr	x8, [x8]
  420e20:	ldrb	w11, [x8, #1]
  420e24:	cmp	w11, #0x2d
  420e28:	cset	w11, eq  // eq = none
  420e2c:	str	w11, [sp, #20]
  420e30:	ldr	w8, [sp, #20]
  420e34:	and	w8, w8, #0x1
  420e38:	mov	w0, w8
  420e3c:	sxtw	x9, w0
  420e40:	ldr	x10, [sp, #24]
  420e44:	add	x9, x10, x9
  420e48:	ldur	x11, [x29, #-56]
  420e4c:	str	x9, [x11, #32]
  420e50:	ldur	x8, [x29, #-32]
  420e54:	cbz	x8, 421494 <sqrt@plt+0x1f704>
  420e58:	ldur	x8, [x29, #-16]
  420e5c:	ldur	x9, [x29, #-56]
  420e60:	ldrsw	x9, [x9]
  420e64:	mov	x10, #0x8                   	// #8
  420e68:	mul	x9, x10, x9
  420e6c:	add	x8, x8, x9
  420e70:	ldr	x8, [x8]
  420e74:	ldrb	w11, [x8, #1]
  420e78:	cmp	w11, #0x2d
  420e7c:	b.eq	420ed8 <sqrt@plt+0x1f148>  // b.none
  420e80:	ldur	w8, [x29, #-44]
  420e84:	cbz	w8, 421494 <sqrt@plt+0x1f704>
  420e88:	ldur	x8, [x29, #-16]
  420e8c:	ldur	x9, [x29, #-56]
  420e90:	ldrsw	x9, [x9]
  420e94:	mov	x10, #0x8                   	// #8
  420e98:	mul	x9, x10, x9
  420e9c:	add	x8, x8, x9
  420ea0:	ldr	x8, [x8]
  420ea4:	ldrb	w11, [x8, #2]
  420ea8:	cbnz	w11, 420ed8 <sqrt@plt+0x1f148>
  420eac:	ldur	x0, [x29, #-24]
  420eb0:	ldur	x8, [x29, #-16]
  420eb4:	ldur	x9, [x29, #-56]
  420eb8:	ldrsw	x9, [x9]
  420ebc:	mov	x10, #0x8                   	// #8
  420ec0:	mul	x9, x10, x9
  420ec4:	add	x8, x8, x9
  420ec8:	ldr	x8, [x8]
  420ecc:	ldrb	w1, [x8, #1]
  420ed0:	bl	401a60 <strchr@plt>
  420ed4:	cbnz	x0, 421494 <sqrt@plt+0x1f704>
  420ed8:	mov	x8, xzr
  420edc:	stur	x8, [x29, #-88]
  420ee0:	stur	wzr, [x29, #-92]
  420ee4:	stur	wzr, [x29, #-96]
  420ee8:	mov	w9, #0xffffffff            	// #-1
  420eec:	stur	w9, [x29, #-100]
  420ef0:	ldur	x8, [x29, #-56]
  420ef4:	ldr	x8, [x8, #32]
  420ef8:	stur	x8, [x29, #-72]
  420efc:	ldur	x8, [x29, #-72]
  420f00:	ldrb	w9, [x8]
  420f04:	mov	w10, #0x0                   	// #0
  420f08:	str	w10, [sp, #16]
  420f0c:	cbz	w9, 420f24 <sqrt@plt+0x1f194>
  420f10:	ldur	x8, [x29, #-72]
  420f14:	ldrb	w9, [x8]
  420f18:	cmp	w9, #0x3d
  420f1c:	cset	w9, ne  // ne = any
  420f20:	str	w9, [sp, #16]
  420f24:	ldr	w8, [sp, #16]
  420f28:	tbnz	w8, #0, 420f30 <sqrt@plt+0x1f1a0>
  420f2c:	b	420f40 <sqrt@plt+0x1f1b0>
  420f30:	ldur	x8, [x29, #-72]
  420f34:	add	x8, x8, #0x1
  420f38:	stur	x8, [x29, #-72]
  420f3c:	b	420efc <sqrt@plt+0x1f16c>
  420f40:	ldur	x8, [x29, #-32]
  420f44:	stur	x8, [x29, #-80]
  420f48:	str	wzr, [sp, #104]
  420f4c:	ldur	x8, [x29, #-80]
  420f50:	ldr	x8, [x8]
  420f54:	cbz	x8, 421058 <sqrt@plt+0x1f2c8>
  420f58:	ldur	x8, [x29, #-80]
  420f5c:	ldr	x0, [x8]
  420f60:	ldur	x8, [x29, #-56]
  420f64:	ldr	x1, [x8, #32]
  420f68:	ldur	x8, [x29, #-72]
  420f6c:	ldur	x9, [x29, #-56]
  420f70:	ldr	x9, [x9, #32]
  420f74:	subs	x2, x8, x9
  420f78:	bl	401b80 <strncmp@plt>
  420f7c:	cbnz	w0, 42103c <sqrt@plt+0x1f2ac>
  420f80:	ldur	x8, [x29, #-72]
  420f84:	ldur	x9, [x29, #-56]
  420f88:	ldr	x9, [x9, #32]
  420f8c:	subs	x8, x8, x9
  420f90:	ldur	x9, [x29, #-80]
  420f94:	ldr	x0, [x9]
  420f98:	str	w8, [sp, #12]
  420f9c:	bl	4019a0 <strlen@plt>
  420fa0:	ldr	w8, [sp, #12]
  420fa4:	cmp	w8, w0
  420fa8:	b.ne	420fc8 <sqrt@plt+0x1f238>  // b.any
  420fac:	ldur	x8, [x29, #-80]
  420fb0:	stur	x8, [x29, #-88]
  420fb4:	ldr	w9, [sp, #104]
  420fb8:	stur	w9, [x29, #-100]
  420fbc:	mov	w9, #0x1                   	// #1
  420fc0:	stur	w9, [x29, #-92]
  420fc4:	b	421058 <sqrt@plt+0x1f2c8>
  420fc8:	ldur	x8, [x29, #-88]
  420fcc:	cbnz	x8, 420fe4 <sqrt@plt+0x1f254>
  420fd0:	ldur	x8, [x29, #-80]
  420fd4:	stur	x8, [x29, #-88]
  420fd8:	ldr	w9, [sp, #104]
  420fdc:	stur	w9, [x29, #-100]
  420fe0:	b	42103c <sqrt@plt+0x1f2ac>
  420fe4:	ldur	w8, [x29, #-44]
  420fe8:	cbnz	w8, 421034 <sqrt@plt+0x1f2a4>
  420fec:	ldur	x8, [x29, #-88]
  420ff0:	ldr	w9, [x8, #8]
  420ff4:	ldur	x8, [x29, #-80]
  420ff8:	ldr	w10, [x8, #8]
  420ffc:	cmp	w9, w10
  421000:	b.ne	421034 <sqrt@plt+0x1f2a4>  // b.any
  421004:	ldur	x8, [x29, #-88]
  421008:	ldr	x8, [x8, #16]
  42100c:	ldur	x9, [x29, #-80]
  421010:	ldr	x9, [x9, #16]
  421014:	cmp	x8, x9
  421018:	b.ne	421034 <sqrt@plt+0x1f2a4>  // b.any
  42101c:	ldur	x8, [x29, #-88]
  421020:	ldr	w9, [x8, #24]
  421024:	ldur	x8, [x29, #-80]
  421028:	ldr	w10, [x8, #24]
  42102c:	cmp	w9, w10
  421030:	b.eq	42103c <sqrt@plt+0x1f2ac>  // b.none
  421034:	mov	w8, #0x1                   	// #1
  421038:	stur	w8, [x29, #-96]
  42103c:	ldur	x8, [x29, #-80]
  421040:	add	x8, x8, #0x20
  421044:	stur	x8, [x29, #-80]
  421048:	ldr	w9, [sp, #104]
  42104c:	add	w9, w9, #0x1
  421050:	str	w9, [sp, #104]
  421054:	b	420f4c <sqrt@plt+0x1f1bc>
  421058:	ldur	w8, [x29, #-96]
  42105c:	cbz	w8, 4210e8 <sqrt@plt+0x1f358>
  421060:	ldur	w8, [x29, #-92]
  421064:	cbnz	w8, 4210e8 <sqrt@plt+0x1f358>
  421068:	ldur	w8, [x29, #-60]
  42106c:	cbz	w8, 4210a8 <sqrt@plt+0x1f318>
  421070:	ldr	x8, [sp, #40]
  421074:	ldr	x0, [x8]
  421078:	ldur	x9, [x29, #-16]
  42107c:	ldr	x2, [x9]
  421080:	ldur	x9, [x29, #-16]
  421084:	ldur	x10, [x29, #-56]
  421088:	ldrsw	x10, [x10]
  42108c:	mov	x11, #0x8                   	// #8
  421090:	mul	x10, x11, x10
  421094:	add	x9, x9, x10
  421098:	ldr	x3, [x9]
  42109c:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7948>
  4210a0:	add	x1, x1, #0x731
  4210a4:	bl	4019b0 <fprintf@plt>
  4210a8:	ldur	x8, [x29, #-56]
  4210ac:	ldr	x0, [x8, #32]
  4210b0:	bl	4019a0 <strlen@plt>
  4210b4:	ldur	x8, [x29, #-56]
  4210b8:	ldr	x9, [x8, #32]
  4210bc:	add	x9, x9, x0
  4210c0:	str	x9, [x8, #32]
  4210c4:	ldur	x8, [x29, #-56]
  4210c8:	ldr	w10, [x8]
  4210cc:	add	w10, w10, #0x1
  4210d0:	str	w10, [x8]
  4210d4:	ldur	x8, [x29, #-56]
  4210d8:	str	wzr, [x8, #8]
  4210dc:	mov	w10, #0x3f                  	// #63
  4210e0:	stur	w10, [x29, #-4]
  4210e4:	b	421b68 <sqrt@plt+0x1fdd8>
  4210e8:	ldur	x8, [x29, #-88]
  4210ec:	cbz	x8, 42137c <sqrt@plt+0x1f5ec>
  4210f0:	ldur	w8, [x29, #-100]
  4210f4:	str	w8, [sp, #104]
  4210f8:	ldur	x9, [x29, #-56]
  4210fc:	ldr	w8, [x9]
  421100:	add	w8, w8, #0x1
  421104:	str	w8, [x9]
  421108:	ldur	x9, [x29, #-72]
  42110c:	ldrb	w8, [x9]
  421110:	cbz	w8, 421224 <sqrt@plt+0x1f494>
  421114:	ldur	x8, [x29, #-88]
  421118:	ldr	w9, [x8, #8]
  42111c:	cbz	w9, 421134 <sqrt@plt+0x1f3a4>
  421120:	ldur	x8, [x29, #-72]
  421124:	add	x8, x8, #0x1
  421128:	ldur	x9, [x29, #-56]
  42112c:	str	x8, [x9, #16]
  421130:	b	421220 <sqrt@plt+0x1f490>
  421134:	ldur	w8, [x29, #-60]
  421138:	cbz	w8, 4211e8 <sqrt@plt+0x1f458>
  42113c:	ldur	x8, [x29, #-16]
  421140:	ldur	x9, [x29, #-56]
  421144:	ldr	w10, [x9]
  421148:	subs	w10, w10, #0x1
  42114c:	mov	w0, w10
  421150:	sxtw	x9, w0
  421154:	mov	x11, #0x8                   	// #8
  421158:	mul	x9, x11, x9
  42115c:	add	x8, x8, x9
  421160:	ldr	x8, [x8]
  421164:	ldrb	w10, [x8, #1]
  421168:	cmp	w10, #0x2d
  42116c:	b.ne	421198 <sqrt@plt+0x1f408>  // b.any
  421170:	ldr	x8, [sp, #40]
  421174:	ldr	x0, [x8]
  421178:	ldur	x9, [x29, #-16]
  42117c:	ldr	x2, [x9]
  421180:	ldur	x9, [x29, #-88]
  421184:	ldr	x3, [x9]
  421188:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7948>
  42118c:	add	x1, x1, #0x74f
  421190:	bl	4019b0 <fprintf@plt>
  421194:	b	4211e8 <sqrt@plt+0x1f458>
  421198:	ldr	x8, [sp, #40]
  42119c:	ldr	x0, [x8]
  4211a0:	ldur	x9, [x29, #-16]
  4211a4:	ldr	x2, [x9]
  4211a8:	ldur	x9, [x29, #-16]
  4211ac:	ldur	x10, [x29, #-56]
  4211b0:	ldr	w11, [x10]
  4211b4:	subs	w11, w11, #0x1
  4211b8:	mov	w1, w11
  4211bc:	sxtw	x10, w1
  4211c0:	mov	x12, #0x8                   	// #8
  4211c4:	mul	x10, x12, x10
  4211c8:	add	x9, x9, x10
  4211cc:	ldr	x9, [x9]
  4211d0:	ldrb	w3, [x9]
  4211d4:	ldur	x9, [x29, #-88]
  4211d8:	ldr	x4, [x9]
  4211dc:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7948>
  4211e0:	add	x1, x1, #0x77c
  4211e4:	bl	4019b0 <fprintf@plt>
  4211e8:	ldur	x8, [x29, #-56]
  4211ec:	ldr	x0, [x8, #32]
  4211f0:	bl	4019a0 <strlen@plt>
  4211f4:	ldur	x8, [x29, #-56]
  4211f8:	ldr	x9, [x8, #32]
  4211fc:	add	x9, x9, x0
  421200:	str	x9, [x8, #32]
  421204:	ldur	x8, [x29, #-88]
  421208:	ldr	w10, [x8, #24]
  42120c:	ldur	x8, [x29, #-56]
  421210:	str	w10, [x8, #8]
  421214:	mov	w10, #0x3f                  	// #63
  421218:	stur	w10, [x29, #-4]
  42121c:	b	421b68 <sqrt@plt+0x1fdd8>
  421220:	b	421314 <sqrt@plt+0x1f584>
  421224:	ldur	x8, [x29, #-88]
  421228:	ldr	w9, [x8, #8]
  42122c:	cmp	w9, #0x1
  421230:	b.ne	421314 <sqrt@plt+0x1f584>  // b.any
  421234:	ldur	x8, [x29, #-56]
  421238:	ldr	w9, [x8]
  42123c:	ldur	w10, [x29, #-8]
  421240:	cmp	w9, w10
  421244:	b.ge	42127c <sqrt@plt+0x1f4ec>  // b.tcont
  421248:	ldur	x8, [x29, #-16]
  42124c:	ldur	x9, [x29, #-56]
  421250:	ldrsw	x10, [x9]
  421254:	mov	w11, w10
  421258:	add	w11, w11, #0x1
  42125c:	str	w11, [x9]
  421260:	mov	x9, #0x8                   	// #8
  421264:	mul	x9, x9, x10
  421268:	add	x8, x8, x9
  42126c:	ldr	x8, [x8]
  421270:	ldur	x9, [x29, #-56]
  421274:	str	x8, [x9, #16]
  421278:	b	421314 <sqrt@plt+0x1f584>
  42127c:	ldur	w8, [x29, #-60]
  421280:	cbz	w8, 4212c8 <sqrt@plt+0x1f538>
  421284:	ldr	x8, [sp, #40]
  421288:	ldr	x0, [x8]
  42128c:	ldur	x9, [x29, #-16]
  421290:	ldr	x2, [x9]
  421294:	ldur	x9, [x29, #-16]
  421298:	ldur	x10, [x29, #-56]
  42129c:	ldr	w11, [x10]
  4212a0:	subs	w11, w11, #0x1
  4212a4:	mov	w1, w11
  4212a8:	sxtw	x10, w1
  4212ac:	mov	x12, #0x8                   	// #8
  4212b0:	mul	x10, x12, x10
  4212b4:	add	x9, x9, x10
  4212b8:	ldr	x3, [x9]
  4212bc:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7948>
  4212c0:	add	x1, x1, #0x7a9
  4212c4:	bl	4019b0 <fprintf@plt>
  4212c8:	ldur	x8, [x29, #-56]
  4212cc:	ldr	x0, [x8, #32]
  4212d0:	bl	4019a0 <strlen@plt>
  4212d4:	ldur	x8, [x29, #-56]
  4212d8:	ldr	x9, [x8, #32]
  4212dc:	add	x9, x9, x0
  4212e0:	str	x9, [x8, #32]
  4212e4:	ldur	x8, [x29, #-88]
  4212e8:	ldr	w10, [x8, #24]
  4212ec:	ldur	x8, [x29, #-56]
  4212f0:	str	w10, [x8, #8]
  4212f4:	ldur	x8, [x29, #-24]
  4212f8:	ldrb	w10, [x8]
  4212fc:	mov	w11, #0x3a                  	// #58
  421300:	mov	w12, #0x3f                  	// #63
  421304:	cmp	w10, #0x3a
  421308:	csel	w10, w11, w12, eq  // eq = none
  42130c:	stur	w10, [x29, #-4]
  421310:	b	421b68 <sqrt@plt+0x1fdd8>
  421314:	ldur	x8, [x29, #-56]
  421318:	ldr	x0, [x8, #32]
  42131c:	bl	4019a0 <strlen@plt>
  421320:	ldur	x8, [x29, #-56]
  421324:	ldr	x9, [x8, #32]
  421328:	add	x9, x9, x0
  42132c:	str	x9, [x8, #32]
  421330:	ldur	x8, [x29, #-40]
  421334:	cbz	x8, 421344 <sqrt@plt+0x1f5b4>
  421338:	ldr	w8, [sp, #104]
  42133c:	ldur	x9, [x29, #-40]
  421340:	str	w8, [x9]
  421344:	ldur	x8, [x29, #-88]
  421348:	ldr	x8, [x8, #16]
  42134c:	cbz	x8, 42136c <sqrt@plt+0x1f5dc>
  421350:	ldur	x8, [x29, #-88]
  421354:	ldr	w9, [x8, #24]
  421358:	ldur	x8, [x29, #-88]
  42135c:	ldr	x8, [x8, #16]
  421360:	str	w9, [x8]
  421364:	stur	wzr, [x29, #-4]
  421368:	b	421b68 <sqrt@plt+0x1fdd8>
  42136c:	ldur	x8, [x29, #-88]
  421370:	ldr	w9, [x8, #24]
  421374:	stur	w9, [x29, #-4]
  421378:	b	421b68 <sqrt@plt+0x1fdd8>
  42137c:	ldur	w8, [x29, #-44]
  421380:	cbz	w8, 4213c4 <sqrt@plt+0x1f634>
  421384:	ldur	x8, [x29, #-16]
  421388:	ldur	x9, [x29, #-56]
  42138c:	ldrsw	x9, [x9]
  421390:	mov	x10, #0x8                   	// #8
  421394:	mul	x9, x10, x9
  421398:	add	x8, x8, x9
  42139c:	ldr	x8, [x8]
  4213a0:	ldrb	w11, [x8, #1]
  4213a4:	cmp	w11, #0x2d
  4213a8:	b.eq	4213c4 <sqrt@plt+0x1f634>  // b.none
  4213ac:	ldur	x0, [x29, #-24]
  4213b0:	ldur	x8, [x29, #-56]
  4213b4:	ldr	x8, [x8, #32]
  4213b8:	ldrb	w1, [x8]
  4213bc:	bl	401a60 <strchr@plt>
  4213c0:	cbnz	x0, 421494 <sqrt@plt+0x1f704>
  4213c4:	ldur	w8, [x29, #-60]
  4213c8:	cbz	w8, 421460 <sqrt@plt+0x1f6d0>
  4213cc:	ldur	x8, [x29, #-16]
  4213d0:	ldur	x9, [x29, #-56]
  4213d4:	ldrsw	x9, [x9]
  4213d8:	mov	x10, #0x8                   	// #8
  4213dc:	mul	x9, x10, x9
  4213e0:	add	x8, x8, x9
  4213e4:	ldr	x8, [x8]
  4213e8:	ldrb	w11, [x8, #1]
  4213ec:	cmp	w11, #0x2d
  4213f0:	b.ne	42141c <sqrt@plt+0x1f68c>  // b.any
  4213f4:	ldr	x8, [sp, #40]
  4213f8:	ldr	x0, [x8]
  4213fc:	ldur	x9, [x29, #-16]
  421400:	ldr	x2, [x9]
  421404:	ldur	x9, [x29, #-56]
  421408:	ldr	x3, [x9, #32]
  42140c:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7948>
  421410:	add	x1, x1, #0x7cf
  421414:	bl	4019b0 <fprintf@plt>
  421418:	b	421460 <sqrt@plt+0x1f6d0>
  42141c:	ldr	x8, [sp, #40]
  421420:	ldr	x0, [x8]
  421424:	ldur	x9, [x29, #-16]
  421428:	ldr	x2, [x9]
  42142c:	ldur	x9, [x29, #-16]
  421430:	ldur	x10, [x29, #-56]
  421434:	ldrsw	x10, [x10]
  421438:	mov	x11, #0x8                   	// #8
  42143c:	mul	x10, x11, x10
  421440:	add	x9, x9, x10
  421444:	ldr	x9, [x9]
  421448:	ldrb	w3, [x9]
  42144c:	ldur	x9, [x29, #-56]
  421450:	ldr	x4, [x9, #32]
  421454:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7948>
  421458:	add	x1, x1, #0x7ef
  42145c:	bl	4019b0 <fprintf@plt>
  421460:	ldur	x8, [x29, #-56]
  421464:	adrp	x9, 42a000 <_ZdlPvm@@Base+0x7948>
  421468:	add	x9, x9, #0x649
  42146c:	str	x9, [x8, #32]
  421470:	ldur	x8, [x29, #-56]
  421474:	ldr	w10, [x8]
  421478:	add	w10, w10, #0x1
  42147c:	str	w10, [x8]
  421480:	ldur	x8, [x29, #-56]
  421484:	str	wzr, [x8, #8]
  421488:	mov	w10, #0x3f                  	// #63
  42148c:	stur	w10, [x29, #-4]
  421490:	b	421b68 <sqrt@plt+0x1fdd8>
  421494:	ldur	x8, [x29, #-56]
  421498:	ldr	x9, [x8, #32]
  42149c:	add	x10, x9, #0x1
  4214a0:	str	x10, [x8, #32]
  4214a4:	ldrb	w11, [x9]
  4214a8:	strb	w11, [sp, #103]
  4214ac:	ldur	x0, [x29, #-24]
  4214b0:	ldrb	w1, [sp, #103]
  4214b4:	bl	401a60 <strchr@plt>
  4214b8:	str	x0, [sp, #88]
  4214bc:	ldur	x8, [x29, #-56]
  4214c0:	ldr	x8, [x8, #32]
  4214c4:	ldrb	w11, [x8]
  4214c8:	cbnz	w11, 4214dc <sqrt@plt+0x1f74c>
  4214cc:	ldur	x8, [x29, #-56]
  4214d0:	ldr	w9, [x8]
  4214d4:	add	w9, w9, #0x1
  4214d8:	str	w9, [x8]
  4214dc:	ldr	x8, [sp, #88]
  4214e0:	cbz	x8, 4214f0 <sqrt@plt+0x1f760>
  4214e4:	ldrb	w8, [sp, #103]
  4214e8:	cmp	w8, #0x3a
  4214ec:	b.ne	421560 <sqrt@plt+0x1f7d0>  // b.any
  4214f0:	ldur	w8, [x29, #-60]
  4214f4:	cbz	w8, 421548 <sqrt@plt+0x1f7b8>
  4214f8:	ldur	x8, [x29, #-56]
  4214fc:	ldr	w9, [x8, #44]
  421500:	cbz	w9, 421528 <sqrt@plt+0x1f798>
  421504:	ldr	x8, [sp, #40]
  421508:	ldr	x0, [x8]
  42150c:	ldur	x9, [x29, #-16]
  421510:	ldr	x2, [x9]
  421514:	ldrb	w3, [sp, #103]
  421518:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7948>
  42151c:	add	x1, x1, #0x80f
  421520:	bl	4019b0 <fprintf@plt>
  421524:	b	421548 <sqrt@plt+0x1f7b8>
  421528:	ldr	x8, [sp, #40]
  42152c:	ldr	x0, [x8]
  421530:	ldur	x9, [x29, #-16]
  421534:	ldr	x2, [x9]
  421538:	ldrb	w3, [sp, #103]
  42153c:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7948>
  421540:	add	x1, x1, #0x829
  421544:	bl	4019b0 <fprintf@plt>
  421548:	ldrb	w8, [sp, #103]
  42154c:	ldur	x9, [x29, #-56]
  421550:	str	w8, [x9, #8]
  421554:	mov	w8, #0x3f                  	// #63
  421558:	stur	w8, [x29, #-4]
  42155c:	b	421b68 <sqrt@plt+0x1fdd8>
  421560:	ldr	x8, [sp, #88]
  421564:	ldrb	w9, [x8]
  421568:	cmp	w9, #0x57
  42156c:	b.ne	421a10 <sqrt@plt+0x1fc80>  // b.any
  421570:	ldr	x8, [sp, #88]
  421574:	ldrb	w9, [x8, #1]
  421578:	cmp	w9, #0x3b
  42157c:	b.ne	421a10 <sqrt@plt+0x1fc80>  // b.any
  421580:	mov	x8, xzr
  421584:	str	x8, [sp, #64]
  421588:	str	wzr, [sp, #60]
  42158c:	str	wzr, [sp, #56]
  421590:	str	wzr, [sp, #52]
  421594:	ldur	x8, [x29, #-56]
  421598:	ldr	x8, [x8, #32]
  42159c:	ldrb	w9, [x8]
  4215a0:	cbz	w9, 4215c8 <sqrt@plt+0x1f838>
  4215a4:	ldur	x8, [x29, #-56]
  4215a8:	ldr	x8, [x8, #32]
  4215ac:	ldur	x9, [x29, #-56]
  4215b0:	str	x8, [x9, #16]
  4215b4:	ldur	x8, [x29, #-56]
  4215b8:	ldr	w10, [x8]
  4215bc:	add	w10, w10, #0x1
  4215c0:	str	w10, [x8]
  4215c4:	b	421670 <sqrt@plt+0x1f8e0>
  4215c8:	ldur	x8, [x29, #-56]
  4215cc:	ldr	w9, [x8]
  4215d0:	ldur	w10, [x29, #-8]
  4215d4:	cmp	w9, w10
  4215d8:	b.ne	421640 <sqrt@plt+0x1f8b0>  // b.any
  4215dc:	ldur	w8, [x29, #-60]
  4215e0:	cbz	w8, 421604 <sqrt@plt+0x1f874>
  4215e4:	ldr	x8, [sp, #40]
  4215e8:	ldr	x0, [x8]
  4215ec:	ldur	x9, [x29, #-16]
  4215f0:	ldr	x2, [x9]
  4215f4:	ldrb	w3, [sp, #103]
  4215f8:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7948>
  4215fc:	add	x1, x1, #0x843
  421600:	bl	4019b0 <fprintf@plt>
  421604:	ldrb	w8, [sp, #103]
  421608:	ldur	x9, [x29, #-56]
  42160c:	str	w8, [x9, #8]
  421610:	ldur	x9, [x29, #-24]
  421614:	ldrb	w8, [x9]
  421618:	cmp	w8, #0x3a
  42161c:	b.ne	42162c <sqrt@plt+0x1f89c>  // b.any
  421620:	mov	w8, #0x3a                  	// #58
  421624:	strb	w8, [sp, #103]
  421628:	b	421634 <sqrt@plt+0x1f8a4>
  42162c:	mov	w8, #0x3f                  	// #63
  421630:	strb	w8, [sp, #103]
  421634:	ldrb	w8, [sp, #103]
  421638:	stur	w8, [x29, #-4]
  42163c:	b	421b68 <sqrt@plt+0x1fdd8>
  421640:	ldur	x8, [x29, #-16]
  421644:	ldur	x9, [x29, #-56]
  421648:	ldrsw	x10, [x9]
  42164c:	mov	w11, w10
  421650:	add	w11, w11, #0x1
  421654:	str	w11, [x9]
  421658:	mov	x9, #0x8                   	// #8
  42165c:	mul	x9, x9, x10
  421660:	add	x8, x8, x9
  421664:	ldr	x8, [x8]
  421668:	ldur	x9, [x29, #-56]
  42166c:	str	x8, [x9, #16]
  421670:	ldur	x8, [x29, #-56]
  421674:	ldr	x8, [x8, #16]
  421678:	str	x8, [sp, #80]
  42167c:	ldur	x9, [x29, #-56]
  421680:	str	x8, [x9, #32]
  421684:	ldr	x8, [sp, #80]
  421688:	ldrb	w9, [x8]
  42168c:	mov	w10, #0x0                   	// #0
  421690:	str	w10, [sp, #8]
  421694:	cbz	w9, 4216ac <sqrt@plt+0x1f91c>
  421698:	ldr	x8, [sp, #80]
  42169c:	ldrb	w9, [x8]
  4216a0:	cmp	w9, #0x3d
  4216a4:	cset	w9, ne  // ne = any
  4216a8:	str	w9, [sp, #8]
  4216ac:	ldr	w8, [sp, #8]
  4216b0:	tbnz	w8, #0, 4216b8 <sqrt@plt+0x1f928>
  4216b4:	b	4216c8 <sqrt@plt+0x1f938>
  4216b8:	ldr	x8, [sp, #80]
  4216bc:	add	x8, x8, #0x1
  4216c0:	str	x8, [sp, #80]
  4216c4:	b	421684 <sqrt@plt+0x1f8f4>
  4216c8:	ldur	x8, [x29, #-32]
  4216cc:	str	x8, [sp, #72]
  4216d0:	str	wzr, [sp, #48]
  4216d4:	ldr	x8, [sp, #72]
  4216d8:	ldr	x8, [x8]
  4216dc:	cbz	x8, 421794 <sqrt@plt+0x1fa04>
  4216e0:	ldr	x8, [sp, #72]
  4216e4:	ldr	x0, [x8]
  4216e8:	ldur	x8, [x29, #-56]
  4216ec:	ldr	x1, [x8, #32]
  4216f0:	ldr	x8, [sp, #80]
  4216f4:	ldur	x9, [x29, #-56]
  4216f8:	ldr	x9, [x9, #32]
  4216fc:	subs	x2, x8, x9
  421700:	bl	401b80 <strncmp@plt>
  421704:	cbnz	w0, 421778 <sqrt@plt+0x1f9e8>
  421708:	ldr	x8, [sp, #80]
  42170c:	ldur	x9, [x29, #-56]
  421710:	ldr	x9, [x9, #32]
  421714:	subs	x8, x8, x9
  421718:	and	x8, x8, #0xffffffff
  42171c:	ldr	x9, [sp, #72]
  421720:	ldr	x0, [x9]
  421724:	str	x8, [sp]
  421728:	bl	4019a0 <strlen@plt>
  42172c:	ldr	x8, [sp]
  421730:	cmp	x8, x0
  421734:	b.ne	421754 <sqrt@plt+0x1f9c4>  // b.any
  421738:	ldr	x8, [sp, #72]
  42173c:	str	x8, [sp, #64]
  421740:	ldr	w9, [sp, #48]
  421744:	str	w9, [sp, #52]
  421748:	mov	w9, #0x1                   	// #1
  42174c:	str	w9, [sp, #60]
  421750:	b	421794 <sqrt@plt+0x1fa04>
  421754:	ldr	x8, [sp, #64]
  421758:	cbnz	x8, 421770 <sqrt@plt+0x1f9e0>
  42175c:	ldr	x8, [sp, #72]
  421760:	str	x8, [sp, #64]
  421764:	ldr	w9, [sp, #48]
  421768:	str	w9, [sp, #52]
  42176c:	b	421778 <sqrt@plt+0x1f9e8>
  421770:	mov	w8, #0x1                   	// #1
  421774:	str	w8, [sp, #56]
  421778:	ldr	x8, [sp, #72]
  42177c:	add	x8, x8, #0x20
  421780:	str	x8, [sp, #72]
  421784:	ldr	w9, [sp, #48]
  421788:	add	w9, w9, #0x1
  42178c:	str	w9, [sp, #48]
  421790:	b	4216d4 <sqrt@plt+0x1f944>
  421794:	ldr	w8, [sp, #56]
  421798:	cbz	w8, 42181c <sqrt@plt+0x1fa8c>
  42179c:	ldr	w8, [sp, #60]
  4217a0:	cbnz	w8, 42181c <sqrt@plt+0x1fa8c>
  4217a4:	ldur	w8, [x29, #-60]
  4217a8:	cbz	w8, 4217e4 <sqrt@plt+0x1fa54>
  4217ac:	ldr	x8, [sp, #40]
  4217b0:	ldr	x0, [x8]
  4217b4:	ldur	x9, [x29, #-16]
  4217b8:	ldr	x2, [x9]
  4217bc:	ldur	x9, [x29, #-16]
  4217c0:	ldur	x10, [x29, #-56]
  4217c4:	ldrsw	x10, [x10]
  4217c8:	mov	x11, #0x8                   	// #8
  4217cc:	mul	x10, x11, x10
  4217d0:	add	x9, x9, x10
  4217d4:	ldr	x3, [x9]
  4217d8:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7948>
  4217dc:	add	x1, x1, #0x86a
  4217e0:	bl	4019b0 <fprintf@plt>
  4217e4:	ldur	x8, [x29, #-56]
  4217e8:	ldr	x0, [x8, #32]
  4217ec:	bl	4019a0 <strlen@plt>
  4217f0:	ldur	x8, [x29, #-56]
  4217f4:	ldr	x9, [x8, #32]
  4217f8:	add	x9, x9, x0
  4217fc:	str	x9, [x8, #32]
  421800:	ldur	x8, [x29, #-56]
  421804:	ldr	w10, [x8]
  421808:	add	w10, w10, #0x1
  42180c:	str	w10, [x8]
  421810:	mov	w10, #0x3f                  	// #63
  421814:	stur	w10, [x29, #-4]
  421818:	b	421b68 <sqrt@plt+0x1fdd8>
  42181c:	ldr	x8, [sp, #64]
  421820:	cbz	x8, 4219f8 <sqrt@plt+0x1fc68>
  421824:	ldr	w8, [sp, #52]
  421828:	str	w8, [sp, #48]
  42182c:	ldr	x9, [sp, #80]
  421830:	ldrb	w8, [x9]
  421834:	cbz	w8, 4218b0 <sqrt@plt+0x1fb20>
  421838:	ldr	x8, [sp, #64]
  42183c:	ldr	w9, [x8, #8]
  421840:	cbz	w9, 421858 <sqrt@plt+0x1fac8>
  421844:	ldr	x8, [sp, #80]
  421848:	add	x8, x8, #0x1
  42184c:	ldur	x9, [x29, #-56]
  421850:	str	x8, [x9, #16]
  421854:	b	4218ac <sqrt@plt+0x1fb1c>
  421858:	ldur	w8, [x29, #-60]
  42185c:	cbz	w8, 421884 <sqrt@plt+0x1faf4>
  421860:	ldr	x8, [sp, #40]
  421864:	ldr	x0, [x8]
  421868:	ldur	x9, [x29, #-16]
  42186c:	ldr	x2, [x9]
  421870:	ldr	x9, [sp, #64]
  421874:	ldr	x3, [x9]
  421878:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7948>
  42187c:	add	x1, x1, #0x88b
  421880:	bl	4019b0 <fprintf@plt>
  421884:	ldur	x8, [x29, #-56]
  421888:	ldr	x0, [x8, #32]
  42188c:	bl	4019a0 <strlen@plt>
  421890:	ldur	x8, [x29, #-56]
  421894:	ldr	x9, [x8, #32]
  421898:	add	x9, x9, x0
  42189c:	str	x9, [x8, #32]
  4218a0:	mov	w10, #0x3f                  	// #63
  4218a4:	stur	w10, [x29, #-4]
  4218a8:	b	421b68 <sqrt@plt+0x1fdd8>
  4218ac:	b	421990 <sqrt@plt+0x1fc00>
  4218b0:	ldr	x8, [sp, #64]
  4218b4:	ldr	w9, [x8, #8]
  4218b8:	cmp	w9, #0x1
  4218bc:	b.ne	421990 <sqrt@plt+0x1fc00>  // b.any
  4218c0:	ldur	x8, [x29, #-56]
  4218c4:	ldr	w9, [x8]
  4218c8:	ldur	w10, [x29, #-8]
  4218cc:	cmp	w9, w10
  4218d0:	b.ge	421908 <sqrt@plt+0x1fb78>  // b.tcont
  4218d4:	ldur	x8, [x29, #-16]
  4218d8:	ldur	x9, [x29, #-56]
  4218dc:	ldrsw	x10, [x9]
  4218e0:	mov	w11, w10
  4218e4:	add	w11, w11, #0x1
  4218e8:	str	w11, [x9]
  4218ec:	mov	x9, #0x8                   	// #8
  4218f0:	mul	x9, x9, x10
  4218f4:	add	x8, x8, x9
  4218f8:	ldr	x8, [x8]
  4218fc:	ldur	x9, [x29, #-56]
  421900:	str	x8, [x9, #16]
  421904:	b	421990 <sqrt@plt+0x1fc00>
  421908:	ldur	w8, [x29, #-60]
  42190c:	cbz	w8, 421954 <sqrt@plt+0x1fbc4>
  421910:	ldr	x8, [sp, #40]
  421914:	ldr	x0, [x8]
  421918:	ldur	x9, [x29, #-16]
  42191c:	ldr	x2, [x9]
  421920:	ldur	x9, [x29, #-16]
  421924:	ldur	x10, [x29, #-56]
  421928:	ldr	w11, [x10]
  42192c:	subs	w11, w11, #0x1
  421930:	mov	w1, w11
  421934:	sxtw	x10, w1
  421938:	mov	x12, #0x8                   	// #8
  42193c:	mul	x10, x12, x10
  421940:	add	x9, x9, x10
  421944:	ldr	x3, [x9]
  421948:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7948>
  42194c:	add	x1, x1, #0x7a9
  421950:	bl	4019b0 <fprintf@plt>
  421954:	ldur	x8, [x29, #-56]
  421958:	ldr	x0, [x8, #32]
  42195c:	bl	4019a0 <strlen@plt>
  421960:	ldur	x8, [x29, #-56]
  421964:	ldr	x9, [x8, #32]
  421968:	add	x9, x9, x0
  42196c:	str	x9, [x8, #32]
  421970:	ldur	x8, [x29, #-24]
  421974:	ldrb	w10, [x8]
  421978:	mov	w11, #0x3a                  	// #58
  42197c:	mov	w12, #0x3f                  	// #63
  421980:	cmp	w10, #0x3a
  421984:	csel	w10, w11, w12, eq  // eq = none
  421988:	stur	w10, [x29, #-4]
  42198c:	b	421b68 <sqrt@plt+0x1fdd8>
  421990:	ldur	x8, [x29, #-56]
  421994:	ldr	x0, [x8, #32]
  421998:	bl	4019a0 <strlen@plt>
  42199c:	ldur	x8, [x29, #-56]
  4219a0:	ldr	x9, [x8, #32]
  4219a4:	add	x9, x9, x0
  4219a8:	str	x9, [x8, #32]
  4219ac:	ldur	x8, [x29, #-40]
  4219b0:	cbz	x8, 4219c0 <sqrt@plt+0x1fc30>
  4219b4:	ldr	w8, [sp, #48]
  4219b8:	ldur	x9, [x29, #-40]
  4219bc:	str	w8, [x9]
  4219c0:	ldr	x8, [sp, #64]
  4219c4:	ldr	x8, [x8, #16]
  4219c8:	cbz	x8, 4219e8 <sqrt@plt+0x1fc58>
  4219cc:	ldr	x8, [sp, #64]
  4219d0:	ldr	w9, [x8, #24]
  4219d4:	ldr	x8, [sp, #64]
  4219d8:	ldr	x8, [x8, #16]
  4219dc:	str	w9, [x8]
  4219e0:	stur	wzr, [x29, #-4]
  4219e4:	b	421b68 <sqrt@plt+0x1fdd8>
  4219e8:	ldr	x8, [sp, #64]
  4219ec:	ldr	w9, [x8, #24]
  4219f0:	stur	w9, [x29, #-4]
  4219f4:	b	421b68 <sqrt@plt+0x1fdd8>
  4219f8:	ldur	x8, [x29, #-56]
  4219fc:	mov	x9, xzr
  421a00:	str	x9, [x8, #32]
  421a04:	mov	w10, #0x57                  	// #87
  421a08:	stur	w10, [x29, #-4]
  421a0c:	b	421b68 <sqrt@plt+0x1fdd8>
  421a10:	ldr	x8, [sp, #88]
  421a14:	ldrb	w9, [x8, #1]
  421a18:	cmp	w9, #0x3a
  421a1c:	b.ne	421b60 <sqrt@plt+0x1fdd0>  // b.any
  421a20:	ldr	x8, [sp, #88]
  421a24:	ldrb	w9, [x8, #2]
  421a28:	cmp	w9, #0x3a
  421a2c:	b.ne	421a80 <sqrt@plt+0x1fcf0>  // b.any
  421a30:	ldur	x8, [x29, #-56]
  421a34:	ldr	x8, [x8, #32]
  421a38:	ldrb	w9, [x8]
  421a3c:	cbz	w9, 421a64 <sqrt@plt+0x1fcd4>
  421a40:	ldur	x8, [x29, #-56]
  421a44:	ldr	x8, [x8, #32]
  421a48:	ldur	x9, [x29, #-56]
  421a4c:	str	x8, [x9, #16]
  421a50:	ldur	x8, [x29, #-56]
  421a54:	ldr	w10, [x8]
  421a58:	add	w10, w10, #0x1
  421a5c:	str	w10, [x8]
  421a60:	b	421a70 <sqrt@plt+0x1fce0>
  421a64:	ldur	x8, [x29, #-56]
  421a68:	mov	x9, xzr
  421a6c:	str	x9, [x8, #16]
  421a70:	ldur	x8, [x29, #-56]
  421a74:	mov	x9, xzr
  421a78:	str	x9, [x8, #32]
  421a7c:	b	421b60 <sqrt@plt+0x1fdd0>
  421a80:	ldur	x8, [x29, #-56]
  421a84:	ldr	x8, [x8, #32]
  421a88:	ldrb	w9, [x8]
  421a8c:	cbz	w9, 421ab4 <sqrt@plt+0x1fd24>
  421a90:	ldur	x8, [x29, #-56]
  421a94:	ldr	x8, [x8, #32]
  421a98:	ldur	x9, [x29, #-56]
  421a9c:	str	x8, [x9, #16]
  421aa0:	ldur	x8, [x29, #-56]
  421aa4:	ldr	w10, [x8]
  421aa8:	add	w10, w10, #0x1
  421aac:	str	w10, [x8]
  421ab0:	b	421b54 <sqrt@plt+0x1fdc4>
  421ab4:	ldur	x8, [x29, #-56]
  421ab8:	ldr	w9, [x8]
  421abc:	ldur	w10, [x29, #-8]
  421ac0:	cmp	w9, w10
  421ac4:	b.ne	421b24 <sqrt@plt+0x1fd94>  // b.any
  421ac8:	ldur	w8, [x29, #-60]
  421acc:	cbz	w8, 421af0 <sqrt@plt+0x1fd60>
  421ad0:	ldr	x8, [sp, #40]
  421ad4:	ldr	x0, [x8]
  421ad8:	ldur	x9, [x29, #-16]
  421adc:	ldr	x2, [x9]
  421ae0:	ldrb	w3, [sp, #103]
  421ae4:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7948>
  421ae8:	add	x1, x1, #0x843
  421aec:	bl	4019b0 <fprintf@plt>
  421af0:	ldrb	w8, [sp, #103]
  421af4:	ldur	x9, [x29, #-56]
  421af8:	str	w8, [x9, #8]
  421afc:	ldur	x9, [x29, #-24]
  421b00:	ldrb	w8, [x9]
  421b04:	cmp	w8, #0x3a
  421b08:	b.ne	421b18 <sqrt@plt+0x1fd88>  // b.any
  421b0c:	mov	w8, #0x3a                  	// #58
  421b10:	strb	w8, [sp, #103]
  421b14:	b	421b20 <sqrt@plt+0x1fd90>
  421b18:	mov	w8, #0x3f                  	// #63
  421b1c:	strb	w8, [sp, #103]
  421b20:	b	421b54 <sqrt@plt+0x1fdc4>
  421b24:	ldur	x8, [x29, #-16]
  421b28:	ldur	x9, [x29, #-56]
  421b2c:	ldrsw	x10, [x9]
  421b30:	mov	w11, w10
  421b34:	add	w11, w11, #0x1
  421b38:	str	w11, [x9]
  421b3c:	mov	x9, #0x8                   	// #8
  421b40:	mul	x9, x9, x10
  421b44:	add	x8, x8, x9
  421b48:	ldr	x8, [x8]
  421b4c:	ldur	x9, [x29, #-56]
  421b50:	str	x8, [x9, #16]
  421b54:	ldur	x8, [x29, #-56]
  421b58:	mov	x9, xzr
  421b5c:	str	x9, [x8, #32]
  421b60:	ldrb	w8, [sp, #103]
  421b64:	stur	w8, [x29, #-4]
  421b68:	ldur	w0, [x29, #-4]
  421b6c:	ldp	x29, x30, [sp, #208]
  421b70:	add	sp, sp, #0xe0
  421b74:	ret
  421b78:	sub	sp, sp, #0x40
  421b7c:	stp	x29, x30, [sp, #48]
  421b80:	add	x29, sp, #0x30
  421b84:	mov	x8, xzr
  421b88:	stur	w0, [x29, #-4]
  421b8c:	stur	x1, [x29, #-16]
  421b90:	str	x2, [sp, #24]
  421b94:	str	w3, [sp, #20]
  421b98:	str	x4, [sp, #8]
  421b9c:	ldr	x9, [sp, #8]
  421ba0:	ldr	w10, [x9]
  421ba4:	ldr	x9, [sp, #8]
  421ba8:	str	w10, [x9, #52]
  421bac:	ldr	x9, [sp, #8]
  421bb0:	str	w10, [x9, #48]
  421bb4:	ldr	x9, [sp, #8]
  421bb8:	str	x8, [x9, #32]
  421bbc:	ldr	w10, [sp, #20]
  421bc0:	mov	w11, #0x1                   	// #1
  421bc4:	str	w11, [sp, #4]
  421bc8:	cbnz	w10, 421bf0 <sqrt@plt+0x1fe60>
  421bcc:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7948>
  421bd0:	add	x0, x0, #0x8b9
  421bd4:	bl	401cd0 <getenv@plt>
  421bd8:	cmp	x0, #0x0
  421bdc:	cset	w8, ne  // ne = any
  421be0:	mov	w9, #0x1                   	// #1
  421be4:	eor	w8, w8, #0x1
  421be8:	eor	w8, w8, w9
  421bec:	str	w8, [sp, #4]
  421bf0:	ldr	w8, [sp, #4]
  421bf4:	and	w8, w8, #0x1
  421bf8:	ldr	x9, [sp, #8]
  421bfc:	str	w8, [x9, #44]
  421c00:	ldr	x9, [sp, #24]
  421c04:	ldrb	w8, [x9]
  421c08:	cmp	w8, #0x2d
  421c0c:	b.ne	421c2c <sqrt@plt+0x1fe9c>  // b.any
  421c10:	ldr	x8, [sp, #8]
  421c14:	mov	w9, #0x2                   	// #2
  421c18:	str	w9, [x8, #40]
  421c1c:	ldr	x8, [sp, #24]
  421c20:	add	x8, x8, #0x1
  421c24:	str	x8, [sp, #24]
  421c28:	b	421c78 <sqrt@plt+0x1fee8>
  421c2c:	ldr	x8, [sp, #24]
  421c30:	ldrb	w9, [x8]
  421c34:	cmp	w9, #0x2b
  421c38:	b.ne	421c54 <sqrt@plt+0x1fec4>  // b.any
  421c3c:	ldr	x8, [sp, #8]
  421c40:	str	wzr, [x8, #40]
  421c44:	ldr	x8, [sp, #24]
  421c48:	add	x8, x8, #0x1
  421c4c:	str	x8, [sp, #24]
  421c50:	b	421c78 <sqrt@plt+0x1fee8>
  421c54:	ldr	x8, [sp, #8]
  421c58:	ldr	w9, [x8, #44]
  421c5c:	cbz	w9, 421c6c <sqrt@plt+0x1fedc>
  421c60:	ldr	x8, [sp, #8]
  421c64:	str	wzr, [x8, #40]
  421c68:	b	421c78 <sqrt@plt+0x1fee8>
  421c6c:	ldr	x8, [sp, #8]
  421c70:	mov	w9, #0x1                   	// #1
  421c74:	str	w9, [x8, #40]
  421c78:	ldr	x0, [sp, #24]
  421c7c:	ldp	x29, x30, [sp, #48]
  421c80:	add	sp, sp, #0x40
  421c84:	ret
  421c88:	sub	sp, sp, #0x40
  421c8c:	str	x0, [sp, #56]
  421c90:	str	x1, [sp, #48]
  421c94:	ldr	x8, [sp, #48]
  421c98:	ldr	w9, [x8, #48]
  421c9c:	str	w9, [sp, #44]
  421ca0:	ldr	x8, [sp, #48]
  421ca4:	ldr	w9, [x8, #52]
  421ca8:	str	w9, [sp, #40]
  421cac:	ldr	x8, [sp, #48]
  421cb0:	ldr	w9, [x8]
  421cb4:	str	w9, [sp, #36]
  421cb8:	ldr	w8, [sp, #36]
  421cbc:	ldr	w9, [sp, #40]
  421cc0:	mov	w10, #0x0                   	// #0
  421cc4:	cmp	w8, w9
  421cc8:	str	w10, [sp, #4]
  421ccc:	b.le	421ce4 <sqrt@plt+0x1ff54>
  421cd0:	ldr	w8, [sp, #40]
  421cd4:	ldr	w9, [sp, #44]
  421cd8:	cmp	w8, w9
  421cdc:	cset	w8, gt
  421ce0:	str	w8, [sp, #4]
  421ce4:	ldr	w8, [sp, #4]
  421ce8:	tbnz	w8, #0, 421cf0 <sqrt@plt+0x1ff60>
  421cec:	b	421ef8 <sqrt@plt+0x20168>
  421cf0:	ldr	w8, [sp, #36]
  421cf4:	ldr	w9, [sp, #40]
  421cf8:	subs	w8, w8, w9
  421cfc:	ldr	w9, [sp, #40]
  421d00:	ldr	w10, [sp, #44]
  421d04:	subs	w9, w9, w10
  421d08:	cmp	w8, w9
  421d0c:	b.le	421e14 <sqrt@plt+0x20084>
  421d10:	ldr	w8, [sp, #40]
  421d14:	ldr	w9, [sp, #44]
  421d18:	subs	w8, w8, w9
  421d1c:	str	w8, [sp, #20]
  421d20:	str	wzr, [sp, #16]
  421d24:	ldr	w8, [sp, #16]
  421d28:	ldr	w9, [sp, #20]
  421d2c:	cmp	w8, w9
  421d30:	b.ge	421e00 <sqrt@plt+0x20070>  // b.tcont
  421d34:	ldr	x8, [sp, #56]
  421d38:	ldr	w9, [sp, #44]
  421d3c:	ldr	w10, [sp, #16]
  421d40:	add	w9, w9, w10
  421d44:	mov	w0, w9
  421d48:	sxtw	x11, w0
  421d4c:	mov	x12, #0x8                   	// #8
  421d50:	mul	x11, x12, x11
  421d54:	add	x8, x8, x11
  421d58:	ldr	x8, [x8]
  421d5c:	str	x8, [sp, #24]
  421d60:	ldr	x8, [sp, #56]
  421d64:	ldr	w9, [sp, #36]
  421d68:	ldr	w10, [sp, #40]
  421d6c:	ldr	w13, [sp, #44]
  421d70:	subs	w10, w10, w13
  421d74:	subs	w9, w9, w10
  421d78:	ldr	w10, [sp, #16]
  421d7c:	add	w9, w9, w10
  421d80:	mov	w0, w9
  421d84:	sxtw	x11, w0
  421d88:	mul	x11, x12, x11
  421d8c:	add	x8, x8, x11
  421d90:	ldr	x8, [x8]
  421d94:	ldr	x11, [sp, #56]
  421d98:	ldr	w9, [sp, #44]
  421d9c:	ldr	w10, [sp, #16]
  421da0:	add	w9, w9, w10
  421da4:	mov	w0, w9
  421da8:	sxtw	x14, w0
  421dac:	mul	x14, x12, x14
  421db0:	add	x11, x11, x14
  421db4:	str	x8, [x11]
  421db8:	ldr	x8, [sp, #24]
  421dbc:	ldr	x11, [sp, #56]
  421dc0:	ldr	w9, [sp, #36]
  421dc4:	ldr	w10, [sp, #40]
  421dc8:	ldr	w13, [sp, #44]
  421dcc:	subs	w10, w10, w13
  421dd0:	subs	w9, w9, w10
  421dd4:	ldr	w10, [sp, #16]
  421dd8:	add	w9, w9, w10
  421ddc:	mov	w0, w9
  421de0:	sxtw	x14, w0
  421de4:	mul	x12, x12, x14
  421de8:	add	x11, x11, x12
  421dec:	str	x8, [x11]
  421df0:	ldr	w8, [sp, #16]
  421df4:	add	w8, w8, #0x1
  421df8:	str	w8, [sp, #16]
  421dfc:	b	421d24 <sqrt@plt+0x1ff94>
  421e00:	ldr	w8, [sp, #20]
  421e04:	ldr	w9, [sp, #36]
  421e08:	subs	w8, w9, w8
  421e0c:	str	w8, [sp, #36]
  421e10:	b	421ef4 <sqrt@plt+0x20164>
  421e14:	ldr	w8, [sp, #36]
  421e18:	ldr	w9, [sp, #40]
  421e1c:	subs	w8, w8, w9
  421e20:	str	w8, [sp, #12]
  421e24:	str	wzr, [sp, #8]
  421e28:	ldr	w8, [sp, #8]
  421e2c:	ldr	w9, [sp, #12]
  421e30:	cmp	w8, w9
  421e34:	b.ge	421ee4 <sqrt@plt+0x20154>  // b.tcont
  421e38:	ldr	x8, [sp, #56]
  421e3c:	ldr	w9, [sp, #44]
  421e40:	ldr	w10, [sp, #8]
  421e44:	add	w9, w9, w10
  421e48:	mov	w0, w9
  421e4c:	sxtw	x11, w0
  421e50:	mov	x12, #0x8                   	// #8
  421e54:	mul	x11, x12, x11
  421e58:	add	x8, x8, x11
  421e5c:	ldr	x8, [x8]
  421e60:	str	x8, [sp, #24]
  421e64:	ldr	x8, [sp, #56]
  421e68:	ldr	w9, [sp, #40]
  421e6c:	ldr	w10, [sp, #8]
  421e70:	add	w9, w9, w10
  421e74:	mov	w0, w9
  421e78:	sxtw	x11, w0
  421e7c:	mul	x11, x12, x11
  421e80:	add	x8, x8, x11
  421e84:	ldr	x8, [x8]
  421e88:	ldr	x11, [sp, #56]
  421e8c:	ldr	w9, [sp, #44]
  421e90:	ldr	w10, [sp, #8]
  421e94:	add	w9, w9, w10
  421e98:	mov	w0, w9
  421e9c:	sxtw	x13, w0
  421ea0:	mul	x13, x12, x13
  421ea4:	add	x11, x11, x13
  421ea8:	str	x8, [x11]
  421eac:	ldr	x8, [sp, #24]
  421eb0:	ldr	x11, [sp, #56]
  421eb4:	ldr	w9, [sp, #40]
  421eb8:	ldr	w10, [sp, #8]
  421ebc:	add	w9, w9, w10
  421ec0:	mov	w0, w9
  421ec4:	sxtw	x13, w0
  421ec8:	mul	x12, x12, x13
  421ecc:	add	x11, x11, x12
  421ed0:	str	x8, [x11]
  421ed4:	ldr	w8, [sp, #8]
  421ed8:	add	w8, w8, #0x1
  421edc:	str	w8, [sp, #8]
  421ee0:	b	421e28 <sqrt@plt+0x20098>
  421ee4:	ldr	w8, [sp, #12]
  421ee8:	ldr	w9, [sp, #44]
  421eec:	add	w8, w9, w8
  421ef0:	str	w8, [sp, #44]
  421ef4:	b	421cb8 <sqrt@plt+0x1ff28>
  421ef8:	ldr	x8, [sp, #48]
  421efc:	ldr	w9, [x8]
  421f00:	ldr	x8, [sp, #48]
  421f04:	ldr	w10, [x8, #52]
  421f08:	subs	w9, w9, w10
  421f0c:	ldr	x8, [sp, #48]
  421f10:	ldr	w10, [x8, #48]
  421f14:	add	w9, w10, w9
  421f18:	str	w9, [x8, #48]
  421f1c:	ldr	x8, [sp, #48]
  421f20:	ldr	w9, [x8]
  421f24:	ldr	x8, [sp, #48]
  421f28:	str	w9, [x8, #52]
  421f2c:	add	sp, sp, #0x40
  421f30:	ret
  421f34:	sub	sp, sp, #0x70
  421f38:	stp	x29, x30, [sp, #96]
  421f3c:	add	x29, sp, #0x60
  421f40:	adrp	x8, 43f000 <_Znam@GLIBCXX_3.4>
  421f44:	add	x8, x8, #0xa9c
  421f48:	adrp	x9, 442000 <stderr@@GLIBC_2.17+0x2430>
  421f4c:	add	x9, x9, #0xc90
  421f50:	adrp	x10, 43f000 <_Znam@GLIBCXX_3.4>
  421f54:	add	x10, x10, #0xaa0
  421f58:	adrp	x11, 442000 <stderr@@GLIBC_2.17+0x2430>
  421f5c:	add	x11, x11, #0xd10
  421f60:	adrp	x12, 43f000 <_Znam@GLIBCXX_3.4>
  421f64:	add	x12, x12, #0xaa4
  421f68:	stur	w0, [x29, #-4]
  421f6c:	stur	x1, [x29, #-16]
  421f70:	stur	x2, [x29, #-24]
  421f74:	stur	x3, [x29, #-32]
  421f78:	stur	x4, [x29, #-40]
  421f7c:	stur	w5, [x29, #-44]
  421f80:	str	w6, [sp, #48]
  421f84:	ldr	w13, [x8]
  421f88:	str	w13, [x9]
  421f8c:	ldr	w13, [x10]
  421f90:	str	w13, [x9, #4]
  421f94:	ldur	w0, [x29, #-4]
  421f98:	ldur	x1, [x29, #-16]
  421f9c:	ldur	x2, [x29, #-24]
  421fa0:	ldur	x3, [x29, #-32]
  421fa4:	ldur	x4, [x29, #-40]
  421fa8:	ldur	w5, [x29, #-44]
  421fac:	ldr	w6, [sp, #48]
  421fb0:	mov	x7, x9
  421fb4:	str	x8, [sp, #32]
  421fb8:	str	x9, [sp, #24]
  421fbc:	str	x11, [sp, #16]
  421fc0:	str	x12, [sp, #8]
  421fc4:	bl	4209b0 <sqrt@plt+0x1ec20>
  421fc8:	str	w0, [sp, #44]
  421fcc:	ldr	x8, [sp, #24]
  421fd0:	ldr	w13, [x8]
  421fd4:	ldr	x9, [sp, #32]
  421fd8:	str	w13, [x9]
  421fdc:	ldr	x10, [x8, #16]
  421fe0:	ldr	x11, [sp, #16]
  421fe4:	str	x10, [x11]
  421fe8:	ldr	w13, [x8, #8]
  421fec:	ldr	x10, [sp, #8]
  421ff0:	str	w13, [x10]
  421ff4:	ldr	w0, [sp, #44]
  421ff8:	ldp	x29, x30, [sp, #96]
  421ffc:	add	sp, sp, #0x70
  422000:	ret
  422004:	sub	sp, sp, #0x30
  422008:	stp	x29, x30, [sp, #32]
  42200c:	add	x29, sp, #0x20
  422010:	mov	x8, xzr
  422014:	mov	x3, x8
  422018:	mov	w9, wzr
  42201c:	mov	w6, #0x1                   	// #1
  422020:	stur	w0, [x29, #-4]
  422024:	str	x1, [sp, #16]
  422028:	str	x2, [sp, #8]
  42202c:	ldur	w0, [x29, #-4]
  422030:	ldr	x1, [sp, #16]
  422034:	ldr	x2, [sp, #8]
  422038:	mov	x4, x8
  42203c:	mov	w5, w9
  422040:	bl	421f34 <sqrt@plt+0x201a4>
  422044:	ldp	x29, x30, [sp, #32]
  422048:	add	sp, sp, #0x30
  42204c:	ret
  422050:	sub	sp, sp, #0x40
  422054:	stp	x29, x30, [sp, #48]
  422058:	add	x29, sp, #0x30
  42205c:	mov	w8, wzr
  422060:	stur	w0, [x29, #-4]
  422064:	stur	x1, [x29, #-16]
  422068:	str	x2, [sp, #24]
  42206c:	str	x3, [sp, #16]
  422070:	str	x4, [sp, #8]
  422074:	ldur	w0, [x29, #-4]
  422078:	ldur	x1, [x29, #-16]
  42207c:	ldr	x2, [sp, #24]
  422080:	ldr	x3, [sp, #16]
  422084:	ldr	x4, [sp, #8]
  422088:	mov	w5, w8
  42208c:	mov	w6, w8
  422090:	bl	421f34 <sqrt@plt+0x201a4>
  422094:	ldp	x29, x30, [sp, #48]
  422098:	add	sp, sp, #0x40
  42209c:	ret
  4220a0:	sub	sp, sp, #0x40
  4220a4:	stp	x29, x30, [sp, #48]
  4220a8:	add	x29, sp, #0x30
  4220ac:	mov	w8, wzr
  4220b0:	stur	w0, [x29, #-4]
  4220b4:	stur	x1, [x29, #-16]
  4220b8:	str	x2, [sp, #24]
  4220bc:	str	x3, [sp, #16]
  4220c0:	str	x4, [sp, #8]
  4220c4:	str	x5, [sp]
  4220c8:	ldur	w0, [x29, #-4]
  4220cc:	ldur	x1, [x29, #-16]
  4220d0:	ldr	x2, [sp, #24]
  4220d4:	ldr	x3, [sp, #16]
  4220d8:	ldr	x4, [sp, #8]
  4220dc:	ldr	x7, [sp]
  4220e0:	mov	w5, w8
  4220e4:	mov	w6, w8
  4220e8:	bl	4209b0 <sqrt@plt+0x1ec20>
  4220ec:	ldp	x29, x30, [sp, #48]
  4220f0:	add	sp, sp, #0x40
  4220f4:	ret
  4220f8:	sub	sp, sp, #0x40
  4220fc:	stp	x29, x30, [sp, #48]
  422100:	add	x29, sp, #0x30
  422104:	mov	w5, #0x1                   	// #1
  422108:	mov	w8, wzr
  42210c:	stur	w0, [x29, #-4]
  422110:	stur	x1, [x29, #-16]
  422114:	str	x2, [sp, #24]
  422118:	str	x3, [sp, #16]
  42211c:	str	x4, [sp, #8]
  422120:	ldur	w0, [x29, #-4]
  422124:	ldur	x1, [x29, #-16]
  422128:	ldr	x2, [sp, #24]
  42212c:	ldr	x3, [sp, #16]
  422130:	ldr	x4, [sp, #8]
  422134:	mov	w6, w8
  422138:	bl	421f34 <sqrt@plt+0x201a4>
  42213c:	ldp	x29, x30, [sp, #48]
  422140:	add	sp, sp, #0x40
  422144:	ret
  422148:	sub	sp, sp, #0x40
  42214c:	stp	x29, x30, [sp, #48]
  422150:	add	x29, sp, #0x30
  422154:	mov	w8, #0x1                   	// #1
  422158:	mov	w9, wzr
  42215c:	stur	w0, [x29, #-4]
  422160:	stur	x1, [x29, #-16]
  422164:	str	x2, [sp, #24]
  422168:	str	x3, [sp, #16]
  42216c:	str	x4, [sp, #8]
  422170:	str	x5, [sp]
  422174:	ldur	w0, [x29, #-4]
  422178:	ldur	x1, [x29, #-16]
  42217c:	ldr	x2, [sp, #24]
  422180:	ldr	x3, [sp, #16]
  422184:	ldr	x4, [sp, #8]
  422188:	ldr	x7, [sp]
  42218c:	mov	w5, w8
  422190:	mov	w6, w9
  422194:	bl	4209b0 <sqrt@plt+0x1ec20>
  422198:	ldp	x29, x30, [sp, #48]
  42219c:	add	sp, sp, #0x40
  4221a0:	ret
  4221a4:	sub	sp, sp, #0x30
  4221a8:	stp	x29, x30, [sp, #32]
  4221ac:	add	x29, sp, #0x20
  4221b0:	stur	d0, [x29, #-8]
  4221b4:	str	d1, [sp, #16]
  4221b8:	ldur	d0, [x29, #-8]
  4221bc:	ldr	d1, [sp, #16]
  4221c0:	bl	401950 <hypot@plt>
  4221c4:	str	d0, [sp, #8]
  4221c8:	ldr	d0, [sp, #8]
  4221cc:	ldp	x29, x30, [sp, #32]
  4221d0:	add	sp, sp, #0x30
  4221d4:	ret
  4221d8:	sub	sp, sp, #0x20
  4221dc:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  4221e0:	add	x8, x8, #0xcc8
  4221e4:	add	x8, x8, #0x14
  4221e8:	str	w0, [sp, #20]
  4221ec:	str	x8, [sp, #8]
  4221f0:	ldr	w9, [sp, #20]
  4221f4:	cmp	w9, #0x0
  4221f8:	cset	w9, lt  // lt = tstop
  4221fc:	tbnz	w9, #0, 42224c <sqrt@plt+0x204bc>
  422200:	ldr	w8, [sp, #20]
  422204:	mov	w9, #0xa                   	// #10
  422208:	sdiv	w10, w8, w9
  42220c:	mul	w10, w10, w9
  422210:	subs	w8, w8, w10
  422214:	add	w8, w8, #0x30
  422218:	ldr	x11, [sp, #8]
  42221c:	mov	x12, #0xffffffffffffffff    	// #-1
  422220:	add	x11, x11, x12
  422224:	str	x11, [sp, #8]
  422228:	strb	w8, [x11]
  42222c:	ldr	w8, [sp, #20]
  422230:	sdiv	w8, w8, w9
  422234:	str	w8, [sp, #20]
  422238:	ldr	w8, [sp, #20]
  42223c:	cbnz	w8, 422200 <sqrt@plt+0x20470>
  422240:	ldr	x8, [sp, #8]
  422244:	str	x8, [sp, #24]
  422248:	b	4222b0 <sqrt@plt+0x20520>
  42224c:	ldr	w8, [sp, #20]
  422250:	mov	w9, #0xa                   	// #10
  422254:	sdiv	w10, w8, w9
  422258:	mul	w10, w10, w9
  42225c:	subs	w8, w8, w10
  422260:	mov	w10, #0x30                  	// #48
  422264:	subs	w8, w10, w8
  422268:	ldr	x11, [sp, #8]
  42226c:	mov	x12, #0xffffffffffffffff    	// #-1
  422270:	add	x11, x11, x12
  422274:	str	x11, [sp, #8]
  422278:	strb	w8, [x11]
  42227c:	ldr	w8, [sp, #20]
  422280:	sdiv	w8, w8, w9
  422284:	str	w8, [sp, #20]
  422288:	ldr	w8, [sp, #20]
  42228c:	cbnz	w8, 42224c <sqrt@plt+0x204bc>
  422290:	ldr	x8, [sp, #8]
  422294:	mov	x9, #0xffffffffffffffff    	// #-1
  422298:	add	x8, x8, x9
  42229c:	str	x8, [sp, #8]
  4222a0:	mov	w10, #0x2d                  	// #45
  4222a4:	strb	w10, [x8]
  4222a8:	ldr	x8, [sp, #8]
  4222ac:	str	x8, [sp, #24]
  4222b0:	ldr	x0, [sp, #24]
  4222b4:	add	sp, sp, #0x20
  4222b8:	ret
  4222bc:	sub	sp, sp, #0x10
  4222c0:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  4222c4:	add	x8, x8, #0xcdd
  4222c8:	add	x8, x8, #0x14
  4222cc:	str	w0, [sp, #12]
  4222d0:	str	x8, [sp]
  4222d4:	ldr	w8, [sp, #12]
  4222d8:	mov	w9, #0xa                   	// #10
  4222dc:	udiv	w10, w8, w9
  4222e0:	mul	w10, w10, w9
  4222e4:	subs	w8, w8, w10
  4222e8:	add	w8, w8, #0x30
  4222ec:	ldr	x11, [sp]
  4222f0:	mov	x12, #0xffffffffffffffff    	// #-1
  4222f4:	add	x11, x11, x12
  4222f8:	str	x11, [sp]
  4222fc:	strb	w8, [x11]
  422300:	ldr	w8, [sp, #12]
  422304:	udiv	w8, w8, w9
  422308:	str	w8, [sp, #12]
  42230c:	ldr	w8, [sp, #12]
  422310:	cbnz	w8, 4222d4 <sqrt@plt+0x20544>
  422314:	ldr	x0, [sp]
  422318:	add	sp, sp, #0x10
  42231c:	ret
  422320:	sub	sp, sp, #0x60
  422324:	stp	x29, x30, [sp, #80]
  422328:	add	x29, sp, #0x50
  42232c:	stur	x0, [x29, #-16]
  422330:	ldur	x8, [x29, #-16]
  422334:	ldrb	w9, [x8]
  422338:	cmp	w9, #0x20
  42233c:	b.ne	422350 <sqrt@plt+0x205c0>  // b.any
  422340:	ldur	x8, [x29, #-16]
  422344:	add	x8, x8, #0x1
  422348:	stur	x8, [x29, #-16]
  42234c:	b	422330 <sqrt@plt+0x205a0>
  422350:	ldur	x8, [x29, #-16]
  422354:	ldrb	w1, [x8]
  422358:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x2430>
  42235c:	add	x0, x0, #0x469
  422360:	bl	40e1e0 <sqrt@plt+0xc450>
  422364:	cbnz	w0, 422370 <sqrt@plt+0x205e0>
  422368:	stur	wzr, [x29, #-4]
  42236c:	b	42258c <sqrt@plt+0x207fc>
  422370:	stur	wzr, [x29, #-20]
  422374:	ldur	w8, [x29, #-20]
  422378:	mov	w9, #0xa                   	// #10
  42237c:	mul	w8, w8, w9
  422380:	stur	w8, [x29, #-20]
  422384:	ldur	x10, [x29, #-16]
  422388:	add	x11, x10, #0x1
  42238c:	stur	x11, [x29, #-16]
  422390:	ldrb	w8, [x10]
  422394:	subs	w8, w8, #0x30
  422398:	ldur	w9, [x29, #-20]
  42239c:	add	w8, w9, w8
  4223a0:	stur	w8, [x29, #-20]
  4223a4:	ldur	x8, [x29, #-16]
  4223a8:	ldrb	w1, [x8]
  4223ac:	adrp	x0, 442000 <stderr@@GLIBC_2.17+0x2430>
  4223b0:	add	x0, x0, #0x469
  4223b4:	bl	40e1e0 <sqrt@plt+0xc450>
  4223b8:	cbnz	w0, 422374 <sqrt@plt+0x205e4>
  4223bc:	ldur	x8, [x29, #-16]
  4223c0:	ldrb	w9, [x8]
  4223c4:	cmp	w9, #0x20
  4223c8:	b.eq	4223f0 <sqrt@plt+0x20660>  // b.none
  4223cc:	ldur	x8, [x29, #-16]
  4223d0:	ldrb	w9, [x8]
  4223d4:	cmp	w9, #0xa
  4223d8:	b.eq	4223f0 <sqrt@plt+0x20660>  // b.none
  4223dc:	ldur	x8, [x29, #-16]
  4223e0:	ldrb	w9, [x8]
  4223e4:	cbz	w9, 4223f0 <sqrt@plt+0x20660>
  4223e8:	stur	wzr, [x29, #-4]
  4223ec:	b	42258c <sqrt@plt+0x207fc>
  4223f0:	ldur	x8, [x29, #-16]
  4223f4:	ldrb	w9, [x8]
  4223f8:	cmp	w9, #0x20
  4223fc:	b.ne	422410 <sqrt@plt+0x20680>  // b.any
  422400:	ldur	x8, [x29, #-16]
  422404:	add	x8, x8, #0x1
  422408:	stur	x8, [x29, #-16]
  42240c:	b	4223f0 <sqrt@plt+0x20660>
  422410:	ldur	x8, [x29, #-16]
  422414:	ldrb	w9, [x8]
  422418:	cbz	w9, 42242c <sqrt@plt+0x2069c>
  42241c:	ldur	x8, [x29, #-16]
  422420:	ldrb	w9, [x8]
  422424:	cmp	w9, #0xa
  422428:	b.ne	422440 <sqrt@plt+0x206b0>  // b.any
  42242c:	ldur	w0, [x29, #-20]
  422430:	bl	423a54 <_ZdlPvm@@Base+0x139c>
  422434:	mov	w8, #0x1                   	// #1
  422438:	stur	w8, [x29, #-4]
  42243c:	b	42258c <sqrt@plt+0x207fc>
  422440:	ldur	x8, [x29, #-16]
  422444:	stur	x8, [x29, #-32]
  422448:	ldur	x8, [x29, #-32]
  42244c:	ldrb	w9, [x8]
  422450:	mov	w10, #0x0                   	// #0
  422454:	str	w10, [sp, #8]
  422458:	cbz	w9, 4224a0 <sqrt@plt+0x20710>
  42245c:	ldur	x8, [x29, #-32]
  422460:	ldrb	w9, [x8]
  422464:	mov	w10, #0x0                   	// #0
  422468:	cmp	w9, #0x20
  42246c:	str	w10, [sp, #8]
  422470:	b.eq	4224a0 <sqrt@plt+0x20710>  // b.none
  422474:	ldur	x8, [x29, #-32]
  422478:	ldrb	w9, [x8]
  42247c:	mov	w10, #0x0                   	// #0
  422480:	cmp	w9, #0xa
  422484:	str	w10, [sp, #8]
  422488:	b.eq	4224a0 <sqrt@plt+0x20710>  // b.none
  42248c:	ldur	x8, [x29, #-32]
  422490:	ldrb	w9, [x8]
  422494:	cmp	w9, #0x5c
  422498:	cset	w9, ne  // ne = any
  42249c:	str	w9, [sp, #8]
  4224a0:	ldr	w8, [sp, #8]
  4224a4:	tbnz	w8, #0, 4224ac <sqrt@plt+0x2071c>
  4224a8:	b	4224bc <sqrt@plt+0x2072c>
  4224ac:	ldur	x8, [x29, #-32]
  4224b0:	add	x8, x8, #0x1
  4224b4:	stur	x8, [x29, #-32]
  4224b8:	b	422448 <sqrt@plt+0x206b8>
  4224bc:	ldur	x1, [x29, #-16]
  4224c0:	ldur	x8, [x29, #-32]
  4224c4:	ldur	x9, [x29, #-16]
  4224c8:	subs	x8, x8, x9
  4224cc:	add	x0, sp, #0x20
  4224d0:	mov	w2, w8
  4224d4:	bl	422840 <_ZdlPvm@@Base+0x188>
  4224d8:	ldur	x8, [x29, #-32]
  4224dc:	ldrb	w9, [x8]
  4224e0:	cmp	w9, #0x20
  4224e4:	b.ne	4224f8 <sqrt@plt+0x20768>  // b.any
  4224e8:	ldur	x8, [x29, #-32]
  4224ec:	add	x8, x8, #0x1
  4224f0:	stur	x8, [x29, #-32]
  4224f4:	b	4224d8 <sqrt@plt+0x20748>
  4224f8:	ldur	x8, [x29, #-32]
  4224fc:	ldrb	w9, [x8]
  422500:	cmp	w9, #0xa
  422504:	b.eq	422524 <sqrt@plt+0x20794>  // b.none
  422508:	ldur	x8, [x29, #-32]
  42250c:	ldrb	w9, [x8]
  422510:	cbz	w9, 422524 <sqrt@plt+0x20794>
  422514:	stur	wzr, [x29, #-4]
  422518:	mov	w8, #0x1                   	// #1
  42251c:	str	w8, [sp, #28]
  422520:	b	422584 <sqrt@plt+0x207f4>
  422524:	add	x0, sp, #0x20
  422528:	mov	w8, wzr
  42252c:	mov	w1, w8
  422530:	bl	407fb0 <sqrt@plt+0x6220>
  422534:	b	422538 <sqrt@plt+0x207a8>
  422538:	add	x0, sp, #0x20
  42253c:	bl	408018 <sqrt@plt+0x6288>
  422540:	str	x0, [sp]
  422544:	b	422548 <sqrt@plt+0x207b8>
  422548:	ldr	x0, [sp]
  42254c:	bl	4239fc <_ZdlPvm@@Base+0x1344>
  422550:	b	422554 <sqrt@plt+0x207c4>
  422554:	ldur	w0, [x29, #-20]
  422558:	bl	423a54 <_ZdlPvm@@Base+0x139c>
  42255c:	b	422560 <sqrt@plt+0x207d0>
  422560:	mov	w8, #0x1                   	// #1
  422564:	stur	w8, [x29, #-4]
  422568:	str	w8, [sp, #28]
  42256c:	b	422584 <sqrt@plt+0x207f4>
  422570:	str	x0, [sp, #16]
  422574:	str	w1, [sp, #12]
  422578:	add	x0, sp, #0x20
  42257c:	bl	422a74 <_ZdlPvm@@Base+0x3bc>
  422580:	b	42259c <sqrt@plt+0x2080c>
  422584:	add	x0, sp, #0x20
  422588:	bl	422a74 <_ZdlPvm@@Base+0x3bc>
  42258c:	ldur	w0, [x29, #-4]
  422590:	ldp	x29, x30, [sp, #80]
  422594:	add	sp, sp, #0x60
  422598:	ret
  42259c:	ldr	x0, [sp, #16]
  4225a0:	bl	401d10 <_Unwind_Resume@plt>
  4225a4:	sub	sp, sp, #0x10
  4225a8:	str	x0, [sp, #8]
  4225ac:	add	sp, sp, #0x10
  4225b0:	ret

00000000004225b4 <_Znwm@@Base>:
  4225b4:	sub	sp, sp, #0x20
  4225b8:	stp	x29, x30, [sp, #16]
  4225bc:	add	x29, sp, #0x10
  4225c0:	str	x0, [sp, #8]
  4225c4:	ldr	x8, [sp, #8]
  4225c8:	cbnz	x8, 4225d8 <_Znwm@@Base+0x24>
  4225cc:	ldr	x8, [sp, #8]
  4225d0:	add	x8, x8, #0x1
  4225d4:	str	x8, [sp, #8]
  4225d8:	ldr	x8, [sp, #8]
  4225dc:	and	x0, x8, #0xffffffff
  4225e0:	bl	401c90 <malloc@plt>
  4225e4:	str	x0, [sp]
  4225e8:	ldr	x8, [sp]
  4225ec:	cbnz	x8, 422630 <_Znwm@@Base+0x7c>
  4225f0:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  4225f4:	add	x8, x8, #0xcf8
  4225f8:	ldr	x8, [x8]
  4225fc:	cbz	x8, 42261c <_Znwm@@Base+0x68>
  422600:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  422604:	add	x8, x8, #0xcf8
  422608:	ldr	x0, [x8]
  42260c:	bl	422640 <_Znwm@@Base+0x8c>
  422610:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7948>
  422614:	add	x0, x0, #0x64c
  422618:	bl	422640 <_Znwm@@Base+0x8c>
  42261c:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7948>
  422620:	add	x0, x0, #0x8c9
  422624:	bl	422640 <_Znwm@@Base+0x8c>
  422628:	mov	w0, #0xffffffff            	// #-1
  42262c:	bl	401aa0 <_exit@plt>
  422630:	ldr	x0, [sp]
  422634:	ldp	x29, x30, [sp, #16]
  422638:	add	sp, sp, #0x20
  42263c:	ret
  422640:	sub	sp, sp, #0x30
  422644:	stp	x29, x30, [sp, #32]
  422648:	add	x29, sp, #0x20
  42264c:	mov	w8, #0x2                   	// #2
  422650:	stur	x0, [x29, #-8]
  422654:	ldur	x1, [x29, #-8]
  422658:	ldur	x0, [x29, #-8]
  42265c:	stur	w8, [x29, #-12]
  422660:	str	x1, [sp, #8]
  422664:	bl	4019a0 <strlen@plt>
  422668:	ldur	w8, [x29, #-12]
  42266c:	str	x0, [sp]
  422670:	mov	w0, w8
  422674:	ldr	x1, [sp, #8]
  422678:	ldr	x2, [sp]
  42267c:	bl	401c80 <write@plt>
  422680:	ldp	x29, x30, [sp, #32]
  422684:	add	sp, sp, #0x30
  422688:	ret

000000000042268c <_ZdlPv@@Base>:
  42268c:	sub	sp, sp, #0x20
  422690:	stp	x29, x30, [sp, #16]
  422694:	add	x29, sp, #0x10
  422698:	str	x0, [sp, #8]
  42269c:	ldr	x8, [sp, #8]
  4226a0:	cbz	x8, 4226ac <_ZdlPv@@Base+0x20>
  4226a4:	ldr	x0, [sp, #8]
  4226a8:	bl	401a30 <free@plt>
  4226ac:	ldp	x29, x30, [sp, #16]
  4226b0:	add	sp, sp, #0x20
  4226b4:	ret

00000000004226b8 <_ZdlPvm@@Base>:
  4226b8:	sub	sp, sp, #0x20
  4226bc:	stp	x29, x30, [sp, #16]
  4226c0:	add	x29, sp, #0x10
  4226c4:	str	x0, [sp, #8]
  4226c8:	str	x1, [sp]
  4226cc:	ldr	x8, [sp, #8]
  4226d0:	cbz	x8, 4226dc <_ZdlPvm@@Base+0x24>
  4226d4:	ldr	x0, [sp, #8]
  4226d8:	bl	401a30 <free@plt>
  4226dc:	ldp	x29, x30, [sp, #16]
  4226e0:	add	sp, sp, #0x20
  4226e4:	ret
  4226e8:	sub	sp, sp, #0x30
  4226ec:	stp	x29, x30, [sp, #32]
  4226f0:	add	x29, sp, #0x20
  4226f4:	mov	w1, #0x1b                  	// #27
  4226f8:	adrp	x2, 42a000 <_ZdlPvm@@Base+0x7948>
  4226fc:	add	x2, x2, #0x8d8
  422700:	stur	x0, [x29, #-8]
  422704:	ldur	x8, [x29, #-8]
  422708:	cmp	x8, #0x0
  42270c:	cset	w9, ne  // ne = any
  422710:	and	w0, w9, #0x1
  422714:	bl	407f78 <sqrt@plt+0x61e8>
  422718:	str	xzr, [sp, #16]
  42271c:	ldur	x8, [x29, #-8]
  422720:	ldrb	w9, [x8]
  422724:	cbz	w9, 422788 <_ZdlPvm@@Base+0xd0>
  422728:	ldr	x8, [sp, #16]
  42272c:	lsl	x8, x8, #4
  422730:	str	x8, [sp, #16]
  422734:	ldur	x8, [x29, #-8]
  422738:	add	x9, x8, #0x1
  42273c:	stur	x9, [x29, #-8]
  422740:	ldrb	w10, [x8]
  422744:	mov	w8, w10
  422748:	ldr	x9, [sp, #16]
  42274c:	add	x8, x9, x8
  422750:	str	x8, [sp, #16]
  422754:	ldr	x8, [sp, #16]
  422758:	and	x8, x8, #0xf0000000
  42275c:	str	x8, [sp, #8]
  422760:	cbz	x8, 422784 <_ZdlPvm@@Base+0xcc>
  422764:	ldr	x8, [sp, #8]
  422768:	ldr	x9, [sp, #16]
  42276c:	eor	x8, x9, x8, lsr #24
  422770:	str	x8, [sp, #16]
  422774:	ldr	x8, [sp, #8]
  422778:	ldr	x9, [sp, #16]
  42277c:	eor	x8, x9, x8
  422780:	str	x8, [sp, #16]
  422784:	b	42271c <_ZdlPvm@@Base+0x64>
  422788:	ldr	x0, [sp, #16]
  42278c:	ldp	x29, x30, [sp, #32]
  422790:	add	sp, sp, #0x30
  422794:	ret
  422798:	sub	sp, sp, #0x30
  42279c:	stp	x29, x30, [sp, #32]
  4227a0:	add	x29, sp, #0x20
  4227a4:	adrp	x8, 42a000 <_ZdlPvm@@Base+0x7948>
  4227a8:	add	x8, x8, #0x90c
  4227ac:	adrp	x9, 442000 <stderr@@GLIBC_2.17+0x2430>
  4227b0:	add	x9, x9, #0xc70
  4227b4:	stur	w0, [x29, #-4]
  4227b8:	str	x8, [sp, #16]
  4227bc:	str	x9, [sp, #8]
  4227c0:	ldr	x8, [sp, #16]
  4227c4:	ldr	w9, [x8]
  4227c8:	ldur	w10, [x29, #-4]
  4227cc:	cmp	w9, w10
  4227d0:	b.hi	422808 <_ZdlPvm@@Base+0x150>  // b.pmore
  4227d4:	ldr	x8, [sp, #16]
  4227d8:	ldr	w9, [x8]
  4227dc:	cbnz	w9, 4227f8 <_ZdlPvm@@Base+0x140>
  4227e0:	adrp	x0, 42a000 <_ZdlPvm@@Base+0x7948>
  4227e4:	add	x0, x0, #0x8f5
  4227e8:	ldr	x1, [sp, #8]
  4227ec:	ldr	x2, [sp, #8]
  4227f0:	ldr	x3, [sp, #8]
  4227f4:	bl	420650 <sqrt@plt+0x1e8c0>
  4227f8:	ldr	x8, [sp, #16]
  4227fc:	add	x8, x8, #0x4
  422800:	str	x8, [sp, #16]
  422804:	b	4227c0 <_ZdlPvm@@Base+0x108>
  422808:	ldr	x8, [sp, #16]
  42280c:	ldr	w0, [x8]
  422810:	ldp	x29, x30, [sp, #32]
  422814:	add	sp, sp, #0x30
  422818:	ret
  42281c:	sub	sp, sp, #0x10
  422820:	mov	x8, xzr
  422824:	str	x0, [sp, #8]
  422828:	ldr	x9, [sp, #8]
  42282c:	str	x8, [x9]
  422830:	str	wzr, [x9, #8]
  422834:	str	wzr, [x9, #12]
  422838:	add	sp, sp, #0x10
  42283c:	ret
  422840:	sub	sp, sp, #0x30
  422844:	stp	x29, x30, [sp, #32]
  422848:	add	x29, sp, #0x20
  42284c:	mov	w8, #0x57                  	// #87
  422850:	adrp	x9, 42a000 <_ZdlPvm@@Base+0x7948>
  422854:	add	x9, x9, #0x964
  422858:	stur	x0, [x29, #-8]
  42285c:	str	x1, [sp, #16]
  422860:	str	w2, [sp, #12]
  422864:	ldur	x10, [x29, #-8]
  422868:	ldr	w11, [sp, #12]
  42286c:	str	w11, [x10, #8]
  422870:	ldr	w11, [sp, #12]
  422874:	cmp	w11, #0x0
  422878:	cset	w11, ge  // ge = tcont
  42287c:	and	w0, w11, #0x1
  422880:	mov	w1, w8
  422884:	mov	x2, x9
  422888:	str	x10, [sp]
  42288c:	bl	407f78 <sqrt@plt+0x61e8>
  422890:	ldr	w0, [sp, #12]
  422894:	ldr	x9, [sp]
  422898:	add	x1, x9, #0xc
  42289c:	bl	4228d0 <_ZdlPvm@@Base+0x218>
  4228a0:	ldr	x9, [sp]
  4228a4:	str	x0, [x9]
  4228a8:	ldr	w8, [sp, #12]
  4228ac:	cbz	w8, 4228c4 <_ZdlPvm@@Base+0x20c>
  4228b0:	ldr	x8, [sp]
  4228b4:	ldr	x0, [x8]
  4228b8:	ldr	x1, [sp, #16]
  4228bc:	ldrsw	x2, [sp, #12]
  4228c0:	bl	401940 <memcpy@plt>
  4228c4:	ldp	x29, x30, [sp, #32]
  4228c8:	add	sp, sp, #0x30
  4228cc:	ret
  4228d0:	sub	sp, sp, #0x30
  4228d4:	stp	x29, x30, [sp, #32]
  4228d8:	add	x29, sp, #0x20
  4228dc:	stur	w0, [x29, #-12]
  4228e0:	str	x1, [sp, #8]
  4228e4:	ldur	w8, [x29, #-12]
  4228e8:	cbnz	w8, 422900 <_ZdlPvm@@Base+0x248>
  4228ec:	ldr	x8, [sp, #8]
  4228f0:	str	wzr, [x8]
  4228f4:	mov	x8, xzr
  4228f8:	stur	x8, [x29, #-8]
  4228fc:	b	422924 <_ZdlPvm@@Base+0x26c>
  422900:	ldur	w8, [x29, #-12]
  422904:	mov	w9, #0x2                   	// #2
  422908:	mul	w8, w8, w9
  42290c:	ldr	x10, [sp, #8]
  422910:	str	w8, [x10]
  422914:	mov	w0, w8
  422918:	sxtw	x0, w0
  42291c:	bl	401920 <_Znam@plt>
  422920:	stur	x0, [x29, #-8]
  422924:	ldur	x0, [x29, #-8]
  422928:	ldp	x29, x30, [sp, #32]
  42292c:	add	sp, sp, #0x30
  422930:	ret
  422934:	sub	sp, sp, #0x30
  422938:	stp	x29, x30, [sp, #32]
  42293c:	add	x29, sp, #0x20
  422940:	stur	x0, [x29, #-8]
  422944:	str	x1, [sp, #16]
  422948:	ldur	x8, [x29, #-8]
  42294c:	ldr	x9, [sp, #16]
  422950:	str	x8, [sp, #8]
  422954:	cbnz	x9, 422970 <_ZdlPvm@@Base+0x2b8>
  422958:	ldr	x8, [sp, #8]
  42295c:	str	wzr, [x8, #8]
  422960:	mov	x9, xzr
  422964:	str	x9, [x8]
  422968:	str	wzr, [x8, #12]
  42296c:	b	4229b0 <_ZdlPvm@@Base+0x2f8>
  422970:	ldr	x0, [sp, #16]
  422974:	bl	4019a0 <strlen@plt>
  422978:	ldr	x8, [sp, #8]
  42297c:	str	w0, [x8, #8]
  422980:	ldr	w0, [x8, #8]
  422984:	add	x1, x8, #0xc
  422988:	bl	4228d0 <_ZdlPvm@@Base+0x218>
  42298c:	ldr	x8, [sp, #8]
  422990:	str	x0, [x8]
  422994:	ldr	w9, [x8, #8]
  422998:	cbz	w9, 4229b0 <_ZdlPvm@@Base+0x2f8>
  42299c:	ldr	x8, [sp, #8]
  4229a0:	ldr	x0, [x8]
  4229a4:	ldr	x1, [sp, #16]
  4229a8:	ldrsw	x2, [x8, #8]
  4229ac:	bl	401940 <memcpy@plt>
  4229b0:	ldp	x29, x30, [sp, #32]
  4229b4:	add	sp, sp, #0x30
  4229b8:	ret
  4229bc:	sub	sp, sp, #0x30
  4229c0:	stp	x29, x30, [sp, #32]
  4229c4:	add	x29, sp, #0x20
  4229c8:	mov	w8, #0x1                   	// #1
  4229cc:	stur	x0, [x29, #-8]
  4229d0:	sturb	w1, [x29, #-9]
  4229d4:	ldur	x9, [x29, #-8]
  4229d8:	str	w8, [x9, #8]
  4229dc:	add	x1, x9, #0xc
  4229e0:	mov	w0, w8
  4229e4:	str	x9, [sp, #8]
  4229e8:	bl	4228d0 <_ZdlPvm@@Base+0x218>
  4229ec:	ldr	x9, [sp, #8]
  4229f0:	str	x0, [x9]
  4229f4:	ldurb	w8, [x29, #-9]
  4229f8:	ldr	x10, [x9]
  4229fc:	strb	w8, [x10]
  422a00:	ldp	x29, x30, [sp, #32]
  422a04:	add	sp, sp, #0x30
  422a08:	ret
  422a0c:	sub	sp, sp, #0x30
  422a10:	stp	x29, x30, [sp, #32]
  422a14:	add	x29, sp, #0x20
  422a18:	stur	x0, [x29, #-8]
  422a1c:	str	x1, [sp, #16]
  422a20:	ldur	x8, [x29, #-8]
  422a24:	ldr	x9, [sp, #16]
  422a28:	ldr	w10, [x9, #8]
  422a2c:	str	w10, [x8, #8]
  422a30:	ldr	w0, [x8, #8]
  422a34:	add	x1, x8, #0xc
  422a38:	str	x8, [sp, #8]
  422a3c:	bl	4228d0 <_ZdlPvm@@Base+0x218>
  422a40:	ldr	x8, [sp, #8]
  422a44:	str	x0, [x8]
  422a48:	ldr	w10, [x8, #8]
  422a4c:	cbz	w10, 422a68 <_ZdlPvm@@Base+0x3b0>
  422a50:	ldr	x8, [sp, #8]
  422a54:	ldr	x0, [x8]
  422a58:	ldr	x9, [sp, #16]
  422a5c:	ldr	x1, [x9]
  422a60:	ldrsw	x2, [x8, #8]
  422a64:	bl	401940 <memcpy@plt>
  422a68:	ldp	x29, x30, [sp, #32]
  422a6c:	add	sp, sp, #0x30
  422a70:	ret
  422a74:	sub	sp, sp, #0x20
  422a78:	stp	x29, x30, [sp, #16]
  422a7c:	add	x29, sp, #0x10
  422a80:	str	x0, [sp, #8]
  422a84:	ldr	x8, [sp, #8]
  422a88:	ldr	x0, [x8]
  422a8c:	ldr	w1, [x8, #12]
  422a90:	bl	422aa8 <_ZdlPvm@@Base+0x3f0>
  422a94:	b	422a98 <_ZdlPvm@@Base+0x3e0>
  422a98:	ldp	x29, x30, [sp, #16]
  422a9c:	add	sp, sp, #0x20
  422aa0:	ret
  422aa4:	bl	40e0ec <sqrt@plt+0xc35c>
  422aa8:	sub	sp, sp, #0x30
  422aac:	stp	x29, x30, [sp, #32]
  422ab0:	add	x29, sp, #0x20
  422ab4:	stur	x0, [x29, #-8]
  422ab8:	stur	w1, [x29, #-12]
  422abc:	ldur	x8, [x29, #-8]
  422ac0:	str	x8, [sp, #8]
  422ac4:	cbz	x8, 422ad0 <_ZdlPvm@@Base+0x418>
  422ac8:	ldr	x0, [sp, #8]
  422acc:	bl	401c10 <_ZdaPv@plt>
  422ad0:	ldp	x29, x30, [sp, #32]
  422ad4:	add	sp, sp, #0x30
  422ad8:	ret
  422adc:	sub	sp, sp, #0x30
  422ae0:	stp	x29, x30, [sp, #32]
  422ae4:	add	x29, sp, #0x20
  422ae8:	stur	x0, [x29, #-8]
  422aec:	str	x1, [sp, #16]
  422af0:	ldur	x8, [x29, #-8]
  422af4:	ldr	x0, [x8]
  422af8:	ldr	w1, [x8, #12]
  422afc:	ldr	x9, [sp, #16]
  422b00:	ldr	w2, [x9, #8]
  422b04:	add	x3, x8, #0xc
  422b08:	str	x8, [sp, #8]
  422b0c:	bl	422b54 <_ZdlPvm@@Base+0x49c>
  422b10:	ldr	x8, [sp, #8]
  422b14:	str	x0, [x8]
  422b18:	ldr	x9, [sp, #16]
  422b1c:	ldr	w10, [x9, #8]
  422b20:	str	w10, [x8, #8]
  422b24:	ldr	w10, [x8, #8]
  422b28:	cbz	w10, 422b44 <_ZdlPvm@@Base+0x48c>
  422b2c:	ldr	x8, [sp, #8]
  422b30:	ldr	x0, [x8]
  422b34:	ldr	x9, [sp, #16]
  422b38:	ldr	x1, [x9]
  422b3c:	ldrsw	x2, [x8, #8]
  422b40:	bl	401940 <memcpy@plt>
  422b44:	ldr	x0, [sp, #8]
  422b48:	ldp	x29, x30, [sp, #32]
  422b4c:	add	sp, sp, #0x30
  422b50:	ret
  422b54:	sub	sp, sp, #0x40
  422b58:	stp	x29, x30, [sp, #48]
  422b5c:	add	x29, sp, #0x30
  422b60:	stur	x0, [x29, #-16]
  422b64:	stur	w1, [x29, #-20]
  422b68:	str	w2, [sp, #24]
  422b6c:	str	x3, [sp, #16]
  422b70:	ldur	w8, [x29, #-20]
  422b74:	ldr	w9, [sp, #24]
  422b78:	cmp	w8, w9
  422b7c:	b.lt	422b98 <_ZdlPvm@@Base+0x4e0>  // b.tstop
  422b80:	ldur	w8, [x29, #-20]
  422b84:	ldr	x9, [sp, #16]
  422b88:	str	w8, [x9]
  422b8c:	ldur	x9, [x29, #-16]
  422b90:	stur	x9, [x29, #-8]
  422b94:	b	422bec <_ZdlPvm@@Base+0x534>
  422b98:	ldur	x8, [x29, #-16]
  422b9c:	str	x8, [sp, #8]
  422ba0:	cbz	x8, 422bac <_ZdlPvm@@Base+0x4f4>
  422ba4:	ldr	x0, [sp, #8]
  422ba8:	bl	401c10 <_ZdaPv@plt>
  422bac:	ldr	w8, [sp, #24]
  422bb0:	cbnz	w8, 422bc8 <_ZdlPvm@@Base+0x510>
  422bb4:	ldr	x8, [sp, #16]
  422bb8:	str	wzr, [x8]
  422bbc:	mov	x8, xzr
  422bc0:	stur	x8, [x29, #-8]
  422bc4:	b	422bec <_ZdlPvm@@Base+0x534>
  422bc8:	ldr	w8, [sp, #24]
  422bcc:	mov	w9, #0x2                   	// #2
  422bd0:	mul	w8, w8, w9
  422bd4:	ldr	x10, [sp, #16]
  422bd8:	str	w8, [x10]
  422bdc:	mov	w0, w8
  422be0:	sxtw	x0, w0
  422be4:	bl	401920 <_Znam@plt>
  422be8:	stur	x0, [x29, #-8]
  422bec:	ldur	x0, [x29, #-8]
  422bf0:	ldp	x29, x30, [sp, #48]
  422bf4:	add	sp, sp, #0x40
  422bf8:	ret
  422bfc:	sub	sp, sp, #0x30
  422c00:	stp	x29, x30, [sp, #32]
  422c04:	add	x29, sp, #0x20
  422c08:	stur	x0, [x29, #-8]
  422c0c:	str	x1, [sp, #16]
  422c10:	ldur	x8, [x29, #-8]
  422c14:	ldr	x9, [sp, #16]
  422c18:	str	x8, [sp]
  422c1c:	cbnz	x9, 422c48 <_ZdlPvm@@Base+0x590>
  422c20:	ldr	x8, [sp]
  422c24:	ldr	x0, [x8]
  422c28:	ldr	w1, [x8, #8]
  422c2c:	bl	422aa8 <_ZdlPvm@@Base+0x3f0>
  422c30:	ldr	x8, [sp]
  422c34:	str	wzr, [x8, #8]
  422c38:	mov	x9, xzr
  422c3c:	str	x9, [x8]
  422c40:	str	wzr, [x8, #12]
  422c44:	b	422c98 <_ZdlPvm@@Base+0x5e0>
  422c48:	ldr	x0, [sp, #16]
  422c4c:	bl	4019a0 <strlen@plt>
  422c50:	str	w0, [sp, #12]
  422c54:	ldr	x8, [sp]
  422c58:	ldr	x0, [x8]
  422c5c:	ldr	w1, [x8, #12]
  422c60:	ldr	w2, [sp, #12]
  422c64:	add	x3, x8, #0xc
  422c68:	bl	422b54 <_ZdlPvm@@Base+0x49c>
  422c6c:	ldr	x8, [sp]
  422c70:	str	x0, [x8]
  422c74:	ldr	w9, [sp, #12]
  422c78:	str	w9, [x8, #8]
  422c7c:	ldr	w9, [x8, #8]
  422c80:	cbz	w9, 422c98 <_ZdlPvm@@Base+0x5e0>
  422c84:	ldr	x8, [sp]
  422c88:	ldr	x0, [x8]
  422c8c:	ldr	x1, [sp, #16]
  422c90:	ldrsw	x2, [x8, #8]
  422c94:	bl	401940 <memcpy@plt>
  422c98:	ldr	x0, [sp]
  422c9c:	ldp	x29, x30, [sp, #32]
  422ca0:	add	sp, sp, #0x30
  422ca4:	ret
  422ca8:	sub	sp, sp, #0x30
  422cac:	stp	x29, x30, [sp, #32]
  422cb0:	add	x29, sp, #0x20
  422cb4:	mov	w8, #0x1                   	// #1
  422cb8:	stur	x0, [x29, #-8]
  422cbc:	sturb	w1, [x29, #-9]
  422cc0:	ldur	x9, [x29, #-8]
  422cc4:	ldr	x0, [x9]
  422cc8:	ldr	w1, [x9, #12]
  422ccc:	add	x3, x9, #0xc
  422cd0:	mov	w2, w8
  422cd4:	str	w8, [sp, #16]
  422cd8:	str	x9, [sp, #8]
  422cdc:	bl	422b54 <_ZdlPvm@@Base+0x49c>
  422ce0:	ldr	x9, [sp, #8]
  422ce4:	str	x0, [x9]
  422ce8:	ldr	w8, [sp, #16]
  422cec:	str	w8, [x9, #8]
  422cf0:	ldurb	w10, [x29, #-9]
  422cf4:	ldr	x11, [x9]
  422cf8:	strb	w10, [x11]
  422cfc:	mov	x0, x9
  422d00:	ldp	x29, x30, [sp, #32]
  422d04:	add	sp, sp, #0x30
  422d08:	ret
  422d0c:	sub	sp, sp, #0x30
  422d10:	stp	x29, x30, [sp, #32]
  422d14:	add	x29, sp, #0x20
  422d18:	mov	x8, xzr
  422d1c:	stur	x0, [x29, #-8]
  422d20:	str	x1, [sp, #16]
  422d24:	ldur	x9, [x29, #-8]
  422d28:	ldr	x0, [x9]
  422d2c:	ldr	w1, [x9, #12]
  422d30:	str	x8, [sp, #8]
  422d34:	str	x9, [sp]
  422d38:	bl	422aa8 <_ZdlPvm@@Base+0x3f0>
  422d3c:	ldr	x8, [sp, #16]
  422d40:	ldr	x8, [x8]
  422d44:	ldr	x9, [sp]
  422d48:	str	x8, [x9]
  422d4c:	ldr	x8, [sp, #16]
  422d50:	ldr	w10, [x8, #8]
  422d54:	str	w10, [x9, #8]
  422d58:	ldr	x8, [sp, #16]
  422d5c:	ldr	w10, [x8, #12]
  422d60:	str	w10, [x9, #12]
  422d64:	ldr	x8, [sp, #16]
  422d68:	ldr	x11, [sp, #8]
  422d6c:	str	x11, [x8]
  422d70:	ldr	x8, [sp, #16]
  422d74:	str	wzr, [x8, #8]
  422d78:	ldr	x8, [sp, #16]
  422d7c:	str	wzr, [x8, #12]
  422d80:	ldp	x29, x30, [sp, #32]
  422d84:	add	sp, sp, #0x30
  422d88:	ret
  422d8c:	sub	sp, sp, #0x20
  422d90:	stp	x29, x30, [sp, #16]
  422d94:	add	x29, sp, #0x10
  422d98:	str	x0, [sp, #8]
  422d9c:	ldr	x8, [sp, #8]
  422da0:	ldr	x0, [x8]
  422da4:	ldr	w1, [x8, #12]
  422da8:	ldr	w2, [x8, #8]
  422dac:	ldr	w9, [x8, #8]
  422db0:	add	w3, w9, #0x1
  422db4:	add	x4, x8, #0xc
  422db8:	str	x8, [sp]
  422dbc:	bl	422dd4 <_ZdlPvm@@Base+0x71c>
  422dc0:	ldr	x8, [sp]
  422dc4:	str	x0, [x8]
  422dc8:	ldp	x29, x30, [sp, #16]
  422dcc:	add	sp, sp, #0x20
  422dd0:	ret
  422dd4:	sub	sp, sp, #0x50
  422dd8:	stp	x29, x30, [sp, #64]
  422ddc:	add	x29, sp, #0x40
  422de0:	stur	x0, [x29, #-16]
  422de4:	stur	w1, [x29, #-20]
  422de8:	stur	w2, [x29, #-24]
  422dec:	stur	w3, [x29, #-28]
  422df0:	str	x4, [sp, #24]
  422df4:	ldur	w8, [x29, #-20]
  422df8:	ldur	w9, [x29, #-28]
  422dfc:	cmp	w8, w9
  422e00:	b.lt	422e1c <_ZdlPvm@@Base+0x764>  // b.tstop
  422e04:	ldur	w8, [x29, #-20]
  422e08:	ldr	x9, [sp, #24]
  422e0c:	str	w8, [x9]
  422e10:	ldur	x9, [x29, #-16]
  422e14:	stur	x9, [x29, #-8]
  422e18:	b	422eb4 <_ZdlPvm@@Base+0x7fc>
  422e1c:	ldur	w8, [x29, #-28]
  422e20:	cbnz	w8, 422e4c <_ZdlPvm@@Base+0x794>
  422e24:	ldur	x8, [x29, #-16]
  422e28:	str	x8, [sp, #8]
  422e2c:	cbz	x8, 422e38 <_ZdlPvm@@Base+0x780>
  422e30:	ldr	x0, [sp, #8]
  422e34:	bl	401c10 <_ZdaPv@plt>
  422e38:	ldr	x8, [sp, #24]
  422e3c:	str	wzr, [x8]
  422e40:	mov	x8, xzr
  422e44:	stur	x8, [x29, #-8]
  422e48:	b	422eb4 <_ZdlPvm@@Base+0x7fc>
  422e4c:	ldur	w8, [x29, #-28]
  422e50:	mov	w9, #0x2                   	// #2
  422e54:	mul	w8, w8, w9
  422e58:	ldr	x10, [sp, #24]
  422e5c:	str	w8, [x10]
  422e60:	mov	w0, w8
  422e64:	sxtw	x0, w0
  422e68:	bl	401920 <_Znam@plt>
  422e6c:	str	x0, [sp, #16]
  422e70:	ldur	w8, [x29, #-24]
  422e74:	ldur	w9, [x29, #-28]
  422e78:	cmp	w8, w9
  422e7c:	b.ge	422e98 <_ZdlPvm@@Base+0x7e0>  // b.tcont
  422e80:	ldur	w8, [x29, #-24]
  422e84:	cbz	w8, 422e98 <_ZdlPvm@@Base+0x7e0>
  422e88:	ldr	x0, [sp, #16]
  422e8c:	ldur	x1, [x29, #-16]
  422e90:	ldursw	x2, [x29, #-24]
  422e94:	bl	401940 <memcpy@plt>
  422e98:	ldur	x8, [x29, #-16]
  422e9c:	str	x8, [sp]
  422ea0:	cbz	x8, 422eac <_ZdlPvm@@Base+0x7f4>
  422ea4:	ldr	x0, [sp]
  422ea8:	bl	401c10 <_ZdaPv@plt>
  422eac:	ldr	x8, [sp, #16]
  422eb0:	stur	x8, [x29, #-8]
  422eb4:	ldur	x0, [x29, #-8]
  422eb8:	ldp	x29, x30, [sp, #64]
  422ebc:	add	sp, sp, #0x50
  422ec0:	ret
  422ec4:	sub	sp, sp, #0x30
  422ec8:	stp	x29, x30, [sp, #32]
  422ecc:	add	x29, sp, #0x20
  422ed0:	stur	x0, [x29, #-8]
  422ed4:	str	x1, [sp, #16]
  422ed8:	ldur	x8, [x29, #-8]
  422edc:	ldr	x9, [sp, #16]
  422ee0:	str	x8, [sp]
  422ee4:	cbz	x9, 422f64 <_ZdlPvm@@Base+0x8ac>
  422ee8:	ldr	x0, [sp, #16]
  422eec:	bl	4019a0 <strlen@plt>
  422ef0:	str	w0, [sp, #12]
  422ef4:	ldr	x8, [sp]
  422ef8:	ldr	w9, [x8, #8]
  422efc:	ldr	w10, [sp, #12]
  422f00:	add	w9, w9, w10
  422f04:	str	w9, [sp, #8]
  422f08:	ldr	w9, [sp, #8]
  422f0c:	ldr	w10, [x8, #12]
  422f10:	cmp	w9, w10
  422f14:	b.le	422f3c <_ZdlPvm@@Base+0x884>
  422f18:	ldr	x8, [sp]
  422f1c:	ldr	x0, [x8]
  422f20:	ldr	w1, [x8, #12]
  422f24:	ldr	w2, [x8, #8]
  422f28:	ldr	w3, [sp, #8]
  422f2c:	add	x4, x8, #0xc
  422f30:	bl	422dd4 <_ZdlPvm@@Base+0x71c>
  422f34:	ldr	x8, [sp]
  422f38:	str	x0, [x8]
  422f3c:	ldr	x8, [sp]
  422f40:	ldr	x9, [x8]
  422f44:	ldrsw	x10, [x8, #8]
  422f48:	add	x0, x9, x10
  422f4c:	ldr	x1, [sp, #16]
  422f50:	ldrsw	x2, [sp, #12]
  422f54:	bl	401940 <memcpy@plt>
  422f58:	ldr	w11, [sp, #8]
  422f5c:	ldr	x8, [sp]
  422f60:	str	w11, [x8, #8]
  422f64:	ldr	x0, [sp]
  422f68:	ldp	x29, x30, [sp, #32]
  422f6c:	add	sp, sp, #0x30
  422f70:	ret
  422f74:	sub	sp, sp, #0x30
  422f78:	stp	x29, x30, [sp, #32]
  422f7c:	add	x29, sp, #0x20
  422f80:	stur	x0, [x29, #-8]
  422f84:	str	x1, [sp, #16]
  422f88:	ldur	x8, [x29, #-8]
  422f8c:	ldr	x9, [sp, #16]
  422f90:	ldr	w10, [x9, #8]
  422f94:	str	x8, [sp]
  422f98:	cbz	w10, 423018 <_ZdlPvm@@Base+0x960>
  422f9c:	ldr	x8, [sp]
  422fa0:	ldr	w9, [x8, #8]
  422fa4:	ldr	x10, [sp, #16]
  422fa8:	ldr	w11, [x10, #8]
  422fac:	add	w9, w9, w11
  422fb0:	str	w9, [sp, #12]
  422fb4:	ldr	w9, [sp, #12]
  422fb8:	ldr	w11, [x8, #12]
  422fbc:	cmp	w9, w11
  422fc0:	b.le	422fe8 <_ZdlPvm@@Base+0x930>
  422fc4:	ldr	x8, [sp]
  422fc8:	ldr	x0, [x8]
  422fcc:	ldr	w1, [x8, #12]
  422fd0:	ldr	w2, [x8, #8]
  422fd4:	ldr	w3, [sp, #12]
  422fd8:	add	x4, x8, #0xc
  422fdc:	bl	422dd4 <_ZdlPvm@@Base+0x71c>
  422fe0:	ldr	x8, [sp]
  422fe4:	str	x0, [x8]
  422fe8:	ldr	x8, [sp]
  422fec:	ldr	x9, [x8]
  422ff0:	ldrsw	x10, [x8, #8]
  422ff4:	add	x0, x9, x10
  422ff8:	ldr	x9, [sp, #16]
  422ffc:	ldr	x1, [x9]
  423000:	ldr	x9, [sp, #16]
  423004:	ldrsw	x2, [x9, #8]
  423008:	bl	401940 <memcpy@plt>
  42300c:	ldr	w11, [sp, #12]
  423010:	ldr	x8, [sp]
  423014:	str	w11, [x8, #8]
  423018:	ldr	x0, [sp]
  42301c:	ldp	x29, x30, [sp, #32]
  423020:	add	sp, sp, #0x30
  423024:	ret
  423028:	sub	sp, sp, #0x30
  42302c:	stp	x29, x30, [sp, #32]
  423030:	add	x29, sp, #0x20
  423034:	stur	x0, [x29, #-8]
  423038:	str	x1, [sp, #16]
  42303c:	str	w2, [sp, #12]
  423040:	ldur	x8, [x29, #-8]
  423044:	ldr	w9, [sp, #12]
  423048:	cmp	w9, #0x0
  42304c:	cset	w9, le
  423050:	str	x8, [sp]
  423054:	tbnz	w9, #0, 4230c8 <_ZdlPvm@@Base+0xa10>
  423058:	ldr	x8, [sp]
  42305c:	ldr	w9, [x8, #8]
  423060:	ldr	w10, [sp, #12]
  423064:	add	w9, w9, w10
  423068:	str	w9, [sp, #8]
  42306c:	ldr	w9, [sp, #8]
  423070:	ldr	w10, [x8, #12]
  423074:	cmp	w9, w10
  423078:	b.le	4230a0 <_ZdlPvm@@Base+0x9e8>
  42307c:	ldr	x8, [sp]
  423080:	ldr	x0, [x8]
  423084:	ldr	w1, [x8, #12]
  423088:	ldr	w2, [x8, #8]
  42308c:	ldr	w3, [sp, #8]
  423090:	add	x4, x8, #0xc
  423094:	bl	422dd4 <_ZdlPvm@@Base+0x71c>
  423098:	ldr	x8, [sp]
  42309c:	str	x0, [x8]
  4230a0:	ldr	x8, [sp]
  4230a4:	ldr	x9, [x8]
  4230a8:	ldrsw	x10, [x8, #8]
  4230ac:	add	x0, x9, x10
  4230b0:	ldr	x1, [sp, #16]
  4230b4:	ldrsw	x2, [sp, #12]
  4230b8:	bl	401940 <memcpy@plt>
  4230bc:	ldr	w11, [sp, #8]
  4230c0:	ldr	x8, [sp]
  4230c4:	str	w11, [x8, #8]
  4230c8:	ldp	x29, x30, [sp, #32]
  4230cc:	add	sp, sp, #0x30
  4230d0:	ret
  4230d4:	sub	sp, sp, #0x50
  4230d8:	stp	x29, x30, [sp, #64]
  4230dc:	add	x29, sp, #0x40
  4230e0:	stur	x0, [x29, #-8]
  4230e4:	stur	x1, [x29, #-16]
  4230e8:	stur	w2, [x29, #-20]
  4230ec:	str	x3, [sp, #32]
  4230f0:	str	w4, [sp, #28]
  4230f4:	ldur	x8, [x29, #-8]
  4230f8:	ldur	w9, [x29, #-20]
  4230fc:	cmp	w9, #0x0
  423100:	cset	w9, lt  // lt = tstop
  423104:	mov	w10, #0x0                   	// #0
  423108:	str	x8, [sp, #16]
  42310c:	str	w10, [sp, #12]
  423110:	tbnz	w9, #0, 423124 <_ZdlPvm@@Base+0xa6c>
  423114:	ldr	w8, [sp, #28]
  423118:	cmp	w8, #0x0
  42311c:	cset	w8, ge  // ge = tcont
  423120:	str	w8, [sp, #12]
  423124:	ldr	w8, [sp, #12]
  423128:	and	w0, w8, #0x1
  42312c:	mov	w1, #0xd7                  	// #215
  423130:	adrp	x2, 42a000 <_ZdlPvm@@Base+0x7948>
  423134:	add	x2, x2, #0x964
  423138:	bl	407f78 <sqrt@plt+0x61e8>
  42313c:	ldur	w8, [x29, #-20]
  423140:	ldr	w9, [sp, #28]
  423144:	add	w8, w8, w9
  423148:	ldr	x10, [sp, #16]
  42314c:	str	w8, [x10, #8]
  423150:	ldr	w8, [x10, #8]
  423154:	cbnz	w8, 42316c <_ZdlPvm@@Base+0xab4>
  423158:	ldr	x8, [sp, #16]
  42315c:	str	wzr, [x8, #12]
  423160:	mov	x9, xzr
  423164:	str	x9, [x8]
  423168:	b	4231dc <_ZdlPvm@@Base+0xb24>
  42316c:	ldr	x8, [sp, #16]
  423170:	ldr	w0, [x8, #8]
  423174:	add	x1, x8, #0xc
  423178:	bl	4228d0 <_ZdlPvm@@Base+0x218>
  42317c:	ldr	x8, [sp, #16]
  423180:	str	x0, [x8]
  423184:	ldur	w9, [x29, #-20]
  423188:	cbnz	w9, 4231a4 <_ZdlPvm@@Base+0xaec>
  42318c:	ldr	x8, [sp, #16]
  423190:	ldr	x0, [x8]
  423194:	ldr	x1, [sp, #32]
  423198:	ldrsw	x2, [sp, #28]
  42319c:	bl	401940 <memcpy@plt>
  4231a0:	b	4231dc <_ZdlPvm@@Base+0xb24>
  4231a4:	ldr	x8, [sp, #16]
  4231a8:	ldr	x0, [x8]
  4231ac:	ldur	x1, [x29, #-16]
  4231b0:	ldursw	x2, [x29, #-20]
  4231b4:	bl	401940 <memcpy@plt>
  4231b8:	ldr	w9, [sp, #28]
  4231bc:	cbz	w9, 4231dc <_ZdlPvm@@Base+0xb24>
  4231c0:	ldr	x8, [sp, #16]
  4231c4:	ldr	x9, [x8]
  4231c8:	ldursw	x10, [x29, #-20]
  4231cc:	add	x0, x9, x10
  4231d0:	ldr	x1, [sp, #32]
  4231d4:	ldrsw	x2, [sp, #28]
  4231d8:	bl	401940 <memcpy@plt>
  4231dc:	ldp	x29, x30, [sp, #64]
  4231e0:	add	sp, sp, #0x50
  4231e4:	ret
  4231e8:	sub	sp, sp, #0x30
  4231ec:	stp	x29, x30, [sp, #32]
  4231f0:	add	x29, sp, #0x20
  4231f4:	stur	x0, [x29, #-8]
  4231f8:	str	x1, [sp, #16]
  4231fc:	ldur	x8, [x29, #-8]
  423200:	ldr	w9, [x8, #8]
  423204:	ldr	x8, [sp, #16]
  423208:	ldr	w10, [x8, #8]
  42320c:	cmp	w9, w10
  423210:	b.gt	42325c <_ZdlPvm@@Base+0xba4>
  423214:	ldur	x8, [x29, #-8]
  423218:	ldr	w9, [x8, #8]
  42321c:	mov	w10, #0x1                   	// #1
  423220:	str	w10, [sp, #12]
  423224:	cbz	w9, 423250 <_ZdlPvm@@Base+0xb98>
  423228:	ldur	x8, [x29, #-8]
  42322c:	ldr	x0, [x8]
  423230:	ldr	x8, [sp, #16]
  423234:	ldr	x1, [x8]
  423238:	ldur	x8, [x29, #-8]
  42323c:	ldrsw	x2, [x8, #8]
  423240:	bl	401a10 <memcmp@plt>
  423244:	cmp	w0, #0x0
  423248:	cset	w9, le
  42324c:	str	w9, [sp, #12]
  423250:	ldr	w8, [sp, #12]
  423254:	str	w8, [sp, #8]
  423258:	b	4232a0 <_ZdlPvm@@Base+0xbe8>
  42325c:	ldr	x8, [sp, #16]
  423260:	ldr	w9, [x8, #8]
  423264:	mov	w10, #0x0                   	// #0
  423268:	str	w10, [sp, #4]
  42326c:	cbz	w9, 423298 <_ZdlPvm@@Base+0xbe0>
  423270:	ldur	x8, [x29, #-8]
  423274:	ldr	x0, [x8]
  423278:	ldr	x8, [sp, #16]
  42327c:	ldr	x1, [x8]
  423280:	ldr	x8, [sp, #16]
  423284:	ldrsw	x2, [x8, #8]
  423288:	bl	401a10 <memcmp@plt>
  42328c:	cmp	w0, #0x0
  423290:	cset	w9, lt  // lt = tstop
  423294:	str	w9, [sp, #4]
  423298:	ldr	w8, [sp, #4]
  42329c:	str	w8, [sp, #8]
  4232a0:	ldr	w8, [sp, #8]
  4232a4:	and	w0, w8, #0x1
  4232a8:	ldp	x29, x30, [sp, #32]
  4232ac:	add	sp, sp, #0x30
  4232b0:	ret
  4232b4:	sub	sp, sp, #0x30
  4232b8:	stp	x29, x30, [sp, #32]
  4232bc:	add	x29, sp, #0x20
  4232c0:	stur	x0, [x29, #-8]
  4232c4:	str	x1, [sp, #16]
  4232c8:	ldur	x8, [x29, #-8]
  4232cc:	ldr	w9, [x8, #8]
  4232d0:	ldr	x8, [sp, #16]
  4232d4:	ldr	w10, [x8, #8]
  4232d8:	cmp	w9, w10
  4232dc:	b.ge	423328 <_ZdlPvm@@Base+0xc70>  // b.tcont
  4232e0:	ldur	x8, [x29, #-8]
  4232e4:	ldr	w9, [x8, #8]
  4232e8:	mov	w10, #0x1                   	// #1
  4232ec:	str	w10, [sp, #12]
  4232f0:	cbz	w9, 42331c <_ZdlPvm@@Base+0xc64>
  4232f4:	ldur	x8, [x29, #-8]
  4232f8:	ldr	x0, [x8]
  4232fc:	ldr	x8, [sp, #16]
  423300:	ldr	x1, [x8]
  423304:	ldur	x8, [x29, #-8]
  423308:	ldrsw	x2, [x8, #8]
  42330c:	bl	401a10 <memcmp@plt>
  423310:	cmp	w0, #0x0
  423314:	cset	w9, le
  423318:	str	w9, [sp, #12]
  42331c:	ldr	w8, [sp, #12]
  423320:	str	w8, [sp, #8]
  423324:	b	42336c <_ZdlPvm@@Base+0xcb4>
  423328:	ldr	x8, [sp, #16]
  42332c:	ldr	w9, [x8, #8]
  423330:	mov	w10, #0x0                   	// #0
  423334:	str	w10, [sp, #4]
  423338:	cbz	w9, 423364 <_ZdlPvm@@Base+0xcac>
  42333c:	ldur	x8, [x29, #-8]
  423340:	ldr	x0, [x8]
  423344:	ldr	x8, [sp, #16]
  423348:	ldr	x1, [x8]
  42334c:	ldr	x8, [sp, #16]
  423350:	ldrsw	x2, [x8, #8]
  423354:	bl	401a10 <memcmp@plt>
  423358:	cmp	w0, #0x0
  42335c:	cset	w9, lt  // lt = tstop
  423360:	str	w9, [sp, #4]
  423364:	ldr	w8, [sp, #4]
  423368:	str	w8, [sp, #8]
  42336c:	ldr	w8, [sp, #8]
  423370:	and	w0, w8, #0x1
  423374:	ldp	x29, x30, [sp, #32]
  423378:	add	sp, sp, #0x30
  42337c:	ret
  423380:	sub	sp, sp, #0x30
  423384:	stp	x29, x30, [sp, #32]
  423388:	add	x29, sp, #0x20
  42338c:	stur	x0, [x29, #-8]
  423390:	str	x1, [sp, #16]
  423394:	ldur	x8, [x29, #-8]
  423398:	ldr	w9, [x8, #8]
  42339c:	ldr	x8, [sp, #16]
  4233a0:	ldr	w10, [x8, #8]
  4233a4:	cmp	w9, w10
  4233a8:	b.lt	4233f4 <_ZdlPvm@@Base+0xd3c>  // b.tstop
  4233ac:	ldr	x8, [sp, #16]
  4233b0:	ldr	w9, [x8, #8]
  4233b4:	mov	w10, #0x1                   	// #1
  4233b8:	str	w10, [sp, #12]
  4233bc:	cbz	w9, 4233e8 <_ZdlPvm@@Base+0xd30>
  4233c0:	ldur	x8, [x29, #-8]
  4233c4:	ldr	x0, [x8]
  4233c8:	ldr	x8, [sp, #16]
  4233cc:	ldr	x1, [x8]
  4233d0:	ldr	x8, [sp, #16]
  4233d4:	ldrsw	x2, [x8, #8]
  4233d8:	bl	401a10 <memcmp@plt>
  4233dc:	cmp	w0, #0x0
  4233e0:	cset	w9, ge  // ge = tcont
  4233e4:	str	w9, [sp, #12]
  4233e8:	ldr	w8, [sp, #12]
  4233ec:	str	w8, [sp, #8]
  4233f0:	b	423438 <_ZdlPvm@@Base+0xd80>
  4233f4:	ldur	x8, [x29, #-8]
  4233f8:	ldr	w9, [x8, #8]
  4233fc:	mov	w10, #0x0                   	// #0
  423400:	str	w10, [sp, #4]
  423404:	cbz	w9, 423430 <_ZdlPvm@@Base+0xd78>
  423408:	ldur	x8, [x29, #-8]
  42340c:	ldr	x0, [x8]
  423410:	ldr	x8, [sp, #16]
  423414:	ldr	x1, [x8]
  423418:	ldur	x8, [x29, #-8]
  42341c:	ldrsw	x2, [x8, #8]
  423420:	bl	401a10 <memcmp@plt>
  423424:	cmp	w0, #0x0
  423428:	cset	w9, gt
  42342c:	str	w9, [sp, #4]
  423430:	ldr	w8, [sp, #4]
  423434:	str	w8, [sp, #8]
  423438:	ldr	w8, [sp, #8]
  42343c:	and	w0, w8, #0x1
  423440:	ldp	x29, x30, [sp, #32]
  423444:	add	sp, sp, #0x30
  423448:	ret
  42344c:	sub	sp, sp, #0x30
  423450:	stp	x29, x30, [sp, #32]
  423454:	add	x29, sp, #0x20
  423458:	stur	x0, [x29, #-8]
  42345c:	str	x1, [sp, #16]
  423460:	ldur	x8, [x29, #-8]
  423464:	ldr	w9, [x8, #8]
  423468:	ldr	x8, [sp, #16]
  42346c:	ldr	w10, [x8, #8]
  423470:	cmp	w9, w10
  423474:	b.le	4234c0 <_ZdlPvm@@Base+0xe08>
  423478:	ldr	x8, [sp, #16]
  42347c:	ldr	w9, [x8, #8]
  423480:	mov	w10, #0x1                   	// #1
  423484:	str	w10, [sp, #12]
  423488:	cbz	w9, 4234b4 <_ZdlPvm@@Base+0xdfc>
  42348c:	ldur	x8, [x29, #-8]
  423490:	ldr	x0, [x8]
  423494:	ldr	x8, [sp, #16]
  423498:	ldr	x1, [x8]
  42349c:	ldr	x8, [sp, #16]
  4234a0:	ldrsw	x2, [x8, #8]
  4234a4:	bl	401a10 <memcmp@plt>
  4234a8:	cmp	w0, #0x0
  4234ac:	cset	w9, ge  // ge = tcont
  4234b0:	str	w9, [sp, #12]
  4234b4:	ldr	w8, [sp, #12]
  4234b8:	str	w8, [sp, #8]
  4234bc:	b	423504 <_ZdlPvm@@Base+0xe4c>
  4234c0:	ldur	x8, [x29, #-8]
  4234c4:	ldr	w9, [x8, #8]
  4234c8:	mov	w10, #0x0                   	// #0
  4234cc:	str	w10, [sp, #4]
  4234d0:	cbz	w9, 4234fc <_ZdlPvm@@Base+0xe44>
  4234d4:	ldur	x8, [x29, #-8]
  4234d8:	ldr	x0, [x8]
  4234dc:	ldr	x8, [sp, #16]
  4234e0:	ldr	x1, [x8]
  4234e4:	ldur	x8, [x29, #-8]
  4234e8:	ldrsw	x2, [x8, #8]
  4234ec:	bl	401a10 <memcmp@plt>
  4234f0:	cmp	w0, #0x0
  4234f4:	cset	w9, gt
  4234f8:	str	w9, [sp, #4]
  4234fc:	ldr	w8, [sp, #4]
  423500:	str	w8, [sp, #8]
  423504:	ldr	w8, [sp, #8]
  423508:	and	w0, w8, #0x1
  42350c:	ldp	x29, x30, [sp, #32]
  423510:	add	sp, sp, #0x30
  423514:	ret
  423518:	sub	sp, sp, #0x30
  42351c:	stp	x29, x30, [sp, #32]
  423520:	add	x29, sp, #0x20
  423524:	mov	w8, #0x107                 	// #263
  423528:	adrp	x2, 42a000 <_ZdlPvm@@Base+0x7948>
  42352c:	add	x2, x2, #0x964
  423530:	stur	x0, [x29, #-8]
  423534:	stur	w1, [x29, #-12]
  423538:	ldur	x9, [x29, #-8]
  42353c:	ldur	w10, [x29, #-12]
  423540:	cmp	w10, #0x0
  423544:	cset	w10, ge  // ge = tcont
  423548:	and	w0, w10, #0x1
  42354c:	mov	w1, w8
  423550:	str	x9, [sp, #8]
  423554:	bl	407f78 <sqrt@plt+0x61e8>
  423558:	ldur	w8, [x29, #-12]
  42355c:	ldr	x9, [sp, #8]
  423560:	ldr	w10, [x9, #12]
  423564:	cmp	w8, w10
  423568:	b.le	423590 <_ZdlPvm@@Base+0xed8>
  42356c:	ldr	x8, [sp, #8]
  423570:	ldr	x0, [x8]
  423574:	ldr	w1, [x8, #12]
  423578:	ldr	w2, [x8, #8]
  42357c:	ldur	w3, [x29, #-12]
  423580:	add	x4, x8, #0xc
  423584:	bl	422dd4 <_ZdlPvm@@Base+0x71c>
  423588:	ldr	x8, [sp, #8]
  42358c:	str	x0, [x8]
  423590:	ldur	w8, [x29, #-12]
  423594:	ldr	x9, [sp, #8]
  423598:	str	w8, [x9, #8]
  42359c:	ldp	x29, x30, [sp, #32]
  4235a0:	add	sp, sp, #0x30
  4235a4:	ret
  4235a8:	sub	sp, sp, #0x10
  4235ac:	str	x0, [sp, #8]
  4235b0:	ldr	x8, [sp, #8]
  4235b4:	str	wzr, [x8, #8]
  4235b8:	add	sp, sp, #0x10
  4235bc:	ret
  4235c0:	sub	sp, sp, #0x40
  4235c4:	stp	x29, x30, [sp, #48]
  4235c8:	add	x29, sp, #0x30
  4235cc:	stur	x0, [x29, #-8]
  4235d0:	sturb	w1, [x29, #-9]
  4235d4:	ldur	x8, [x29, #-8]
  4235d8:	ldr	x9, [x8]
  4235dc:	str	x8, [sp, #16]
  4235e0:	cbz	x9, 423600 <_ZdlPvm@@Base+0xf48>
  4235e4:	ldr	x8, [sp, #16]
  4235e8:	ldr	x0, [x8]
  4235ec:	ldurb	w1, [x29, #-9]
  4235f0:	ldrsw	x2, [x8, #8]
  4235f4:	bl	401b40 <memchr@plt>
  4235f8:	str	x0, [sp, #8]
  4235fc:	b	423608 <_ZdlPvm@@Base+0xf50>
  423600:	mov	x8, xzr
  423604:	str	x8, [sp, #8]
  423608:	ldr	x8, [sp, #8]
  42360c:	str	x8, [sp, #24]
  423610:	ldr	x8, [sp, #24]
  423614:	cbz	x8, 423630 <_ZdlPvm@@Base+0xf78>
  423618:	ldr	x8, [sp, #24]
  42361c:	ldr	x9, [sp, #16]
  423620:	ldr	x10, [x9]
  423624:	subs	x8, x8, x10
  423628:	str	x8, [sp]
  42362c:	b	423638 <_ZdlPvm@@Base+0xf80>
  423630:	mov	x8, #0xffffffffffffffff    	// #-1
  423634:	str	x8, [sp]
  423638:	ldr	x8, [sp]
  42363c:	mov	w0, w8
  423640:	ldp	x29, x30, [sp, #48]
  423644:	add	sp, sp, #0x40
  423648:	ret
  42364c:	sub	sp, sp, #0x40
  423650:	stp	x29, x30, [sp, #48]
  423654:	add	x29, sp, #0x30
  423658:	stur	x0, [x29, #-8]
  42365c:	ldur	x8, [x29, #-8]
  423660:	ldr	x9, [x8]
  423664:	stur	x9, [x29, #-16]
  423668:	ldr	w10, [x8, #8]
  42366c:	stur	w10, [x29, #-20]
  423670:	str	wzr, [sp, #24]
  423674:	str	wzr, [sp, #20]
  423678:	ldr	w8, [sp, #20]
  42367c:	ldur	w9, [x29, #-20]
  423680:	cmp	w8, w9
  423684:	b.ge	4236b4 <_ZdlPvm@@Base+0xffc>  // b.tcont
  423688:	ldur	x8, [x29, #-16]
  42368c:	ldrsw	x9, [sp, #20]
  423690:	ldrb	w10, [x8, x9]
  423694:	cbnz	w10, 4236a4 <_ZdlPvm@@Base+0xfec>
  423698:	ldr	w8, [sp, #24]
  42369c:	add	w8, w8, #0x1
  4236a0:	str	w8, [sp, #24]
  4236a4:	ldr	w8, [sp, #20]
  4236a8:	add	w8, w8, #0x1
  4236ac:	str	w8, [sp, #20]
  4236b0:	b	423678 <_ZdlPvm@@Base+0xfc0>
  4236b4:	ldur	w8, [x29, #-20]
  4236b8:	add	w8, w8, #0x1
  4236bc:	ldr	w9, [sp, #24]
  4236c0:	subs	w8, w8, w9
  4236c4:	mov	w0, w8
  4236c8:	sxtw	x0, w0
  4236cc:	bl	401c90 <malloc@plt>
  4236d0:	str	x0, [sp, #8]
  4236d4:	ldr	x10, [sp, #8]
  4236d8:	str	x10, [sp]
  4236dc:	str	wzr, [sp, #20]
  4236e0:	ldr	w8, [sp, #20]
  4236e4:	ldur	w9, [x29, #-20]
  4236e8:	cmp	w8, w9
  4236ec:	b.ge	423730 <_ZdlPvm@@Base+0x1078>  // b.tcont
  4236f0:	ldur	x8, [x29, #-16]
  4236f4:	ldrsw	x9, [sp, #20]
  4236f8:	ldrb	w10, [x8, x9]
  4236fc:	cbz	w10, 423720 <_ZdlPvm@@Base+0x1068>
  423700:	ldur	x8, [x29, #-16]
  423704:	ldrsw	x9, [sp, #20]
  423708:	add	x8, x8, x9
  42370c:	ldrb	w10, [x8]
  423710:	ldr	x8, [sp]
  423714:	add	x9, x8, #0x1
  423718:	str	x9, [sp]
  42371c:	strb	w10, [x8]
  423720:	ldr	w8, [sp, #20]
  423724:	add	w8, w8, #0x1
  423728:	str	w8, [sp, #20]
  42372c:	b	4236e0 <_ZdlPvm@@Base+0x1028>
  423730:	ldr	x8, [sp]
  423734:	mov	w9, #0x0                   	// #0
  423738:	strb	w9, [x8]
  42373c:	ldr	x0, [sp, #8]
  423740:	ldp	x29, x30, [sp, #48]
  423744:	add	sp, sp, #0x40
  423748:	ret
  42374c:	sub	sp, sp, #0x50
  423750:	stp	x29, x30, [sp, #64]
  423754:	add	x29, sp, #0x40
  423758:	stur	x0, [x29, #-8]
  42375c:	ldur	x8, [x29, #-8]
  423760:	ldr	w9, [x8, #8]
  423764:	subs	w9, w9, #0x1
  423768:	stur	w9, [x29, #-12]
  42376c:	str	x8, [sp, #24]
  423770:	ldur	w8, [x29, #-12]
  423774:	cmp	w8, #0x0
  423778:	cset	w8, lt  // lt = tstop
  42377c:	mov	w9, #0x0                   	// #0
  423780:	str	w9, [sp, #20]
  423784:	tbnz	w8, #0, 4237a4 <_ZdlPvm@@Base+0x10ec>
  423788:	ldr	x8, [sp, #24]
  42378c:	ldr	x9, [x8]
  423790:	ldursw	x10, [x29, #-12]
  423794:	ldrb	w11, [x9, x10]
  423798:	cmp	w11, #0x20
  42379c:	cset	w11, eq  // eq = none
  4237a0:	str	w11, [sp, #20]
  4237a4:	ldr	w8, [sp, #20]
  4237a8:	tbnz	w8, #0, 4237b0 <_ZdlPvm@@Base+0x10f8>
  4237ac:	b	4237c0 <_ZdlPvm@@Base+0x1108>
  4237b0:	ldur	w8, [x29, #-12]
  4237b4:	subs	w8, w8, #0x1
  4237b8:	stur	w8, [x29, #-12]
  4237bc:	b	423770 <_ZdlPvm@@Base+0x10b8>
  4237c0:	ldr	x8, [sp, #24]
  4237c4:	ldr	x9, [x8]
  4237c8:	stur	x9, [x29, #-24]
  4237cc:	ldur	w10, [x29, #-12]
  4237d0:	cmp	w10, #0x0
  4237d4:	cset	w10, le
  4237d8:	tbnz	w10, #0, 423808 <_ZdlPvm@@Base+0x1150>
  4237dc:	ldur	x8, [x29, #-24]
  4237e0:	ldrb	w9, [x8]
  4237e4:	cmp	w9, #0x20
  4237e8:	b.ne	423808 <_ZdlPvm@@Base+0x1150>  // b.any
  4237ec:	ldur	x8, [x29, #-24]
  4237f0:	add	x8, x8, #0x1
  4237f4:	stur	x8, [x29, #-24]
  4237f8:	ldur	w9, [x29, #-12]
  4237fc:	subs	w9, w9, #0x1
  423800:	stur	w9, [x29, #-12]
  423804:	b	4237dc <_ZdlPvm@@Base+0x1124>
  423808:	ldr	x8, [sp, #24]
  42380c:	ldr	w9, [x8, #8]
  423810:	subs	w9, w9, #0x1
  423814:	ldur	w10, [x29, #-12]
  423818:	cmp	w9, w10
  42381c:	b.eq	4238c0 <_ZdlPvm@@Base+0x1208>  // b.none
  423820:	ldur	w8, [x29, #-12]
  423824:	cmp	w8, #0x0
  423828:	cset	w8, lt  // lt = tstop
  42382c:	tbnz	w8, #0, 423888 <_ZdlPvm@@Base+0x11d0>
  423830:	ldur	w8, [x29, #-12]
  423834:	add	w8, w8, #0x1
  423838:	ldr	x9, [sp, #24]
  42383c:	str	w8, [x9, #8]
  423840:	ldrsw	x0, [x9, #12]
  423844:	bl	401920 <_Znam@plt>
  423848:	str	x0, [sp, #32]
  42384c:	ldr	x0, [sp, #32]
  423850:	ldur	x1, [x29, #-24]
  423854:	ldr	x9, [sp, #24]
  423858:	ldrsw	x2, [x9, #8]
  42385c:	bl	401940 <memcpy@plt>
  423860:	ldr	x9, [sp, #24]
  423864:	ldr	x10, [x9]
  423868:	str	x10, [sp, #8]
  42386c:	cbz	x10, 423878 <_ZdlPvm@@Base+0x11c0>
  423870:	ldr	x0, [sp, #8]
  423874:	bl	401c10 <_ZdaPv@plt>
  423878:	ldr	x8, [sp, #32]
  42387c:	ldr	x9, [sp, #24]
  423880:	str	x8, [x9]
  423884:	b	4238c0 <_ZdlPvm@@Base+0x1208>
  423888:	ldr	x8, [sp, #24]
  42388c:	str	wzr, [x8, #8]
  423890:	ldr	x9, [x8]
  423894:	cbz	x9, 4238c0 <_ZdlPvm@@Base+0x1208>
  423898:	ldr	x8, [sp, #24]
  42389c:	ldr	x9, [x8]
  4238a0:	str	x9, [sp]
  4238a4:	cbz	x9, 4238b0 <_ZdlPvm@@Base+0x11f8>
  4238a8:	ldr	x0, [sp]
  4238ac:	bl	401c10 <_ZdaPv@plt>
  4238b0:	mov	x8, xzr
  4238b4:	ldr	x9, [sp, #24]
  4238b8:	str	x8, [x9]
  4238bc:	str	wzr, [x9, #12]
  4238c0:	ldp	x29, x30, [sp, #64]
  4238c4:	add	sp, sp, #0x50
  4238c8:	ret
  4238cc:	sub	sp, sp, #0x40
  4238d0:	stp	x29, x30, [sp, #48]
  4238d4:	add	x29, sp, #0x30
  4238d8:	stur	x0, [x29, #-8]
  4238dc:	stur	x1, [x29, #-16]
  4238e0:	ldur	x0, [x29, #-8]
  4238e4:	bl	40e148 <sqrt@plt+0xc3b8>
  4238e8:	stur	w0, [x29, #-20]
  4238ec:	ldur	x0, [x29, #-8]
  4238f0:	bl	408018 <sqrt@plt+0x6288>
  4238f4:	str	x0, [sp, #16]
  4238f8:	str	wzr, [sp, #12]
  4238fc:	ldr	w8, [sp, #12]
  423900:	ldur	w9, [x29, #-20]
  423904:	cmp	w8, w9
  423908:	b.ge	423930 <_ZdlPvm@@Base+0x1278>  // b.tcont
  42390c:	ldr	x8, [sp, #16]
  423910:	ldrsw	x9, [sp, #12]
  423914:	ldrb	w0, [x8, x9]
  423918:	ldur	x1, [x29, #-16]
  42391c:	bl	4019d0 <putc@plt>
  423920:	ldr	w8, [sp, #12]
  423924:	add	w8, w8, #0x1
  423928:	str	w8, [sp, #12]
  42392c:	b	4238fc <_ZdlPvm@@Base+0x1244>
  423930:	ldp	x29, x30, [sp, #48]
  423934:	add	sp, sp, #0x40
  423938:	ret
  42393c:	sub	sp, sp, #0x40
  423940:	stp	x29, x30, [sp, #48]
  423944:	add	x29, sp, #0x30
  423948:	adrp	x9, 442000 <stderr@@GLIBC_2.17+0x2430>
  42394c:	add	x9, x9, #0xd00
  423950:	adrp	x1, 42a000 <_ZdlPvm@@Base+0x7948>
  423954:	add	x1, x1, #0x981
  423958:	adrp	x10, 422000 <sqrt@plt+0x20270>
  42395c:	add	x10, x10, #0x934
  423960:	stur	x8, [x29, #-8]
  423964:	stur	w0, [x29, #-12]
  423968:	ldur	w2, [x29, #-12]
  42396c:	mov	x0, x9
  423970:	str	x8, [sp, #24]
  423974:	str	x9, [sp, #16]
  423978:	str	x10, [sp, #8]
  42397c:	bl	401ae0 <sprintf@plt>
  423980:	ldr	x8, [sp, #24]
  423984:	mov	x0, x8
  423988:	ldr	x1, [sp, #16]
  42398c:	ldr	x9, [sp, #8]
  423990:	blr	x9
  423994:	ldp	x29, x30, [sp, #48]
  423998:	add	sp, sp, #0x40
  42399c:	ret
  4239a0:	sub	sp, sp, #0x30
  4239a4:	stp	x29, x30, [sp, #32]
  4239a8:	add	x29, sp, #0x20
  4239ac:	str	x0, [sp, #16]
  4239b0:	ldr	x8, [sp, #16]
  4239b4:	cbnz	x8, 4239c4 <_ZdlPvm@@Base+0x130c>
  4239b8:	mov	x8, xzr
  4239bc:	stur	x8, [x29, #-8]
  4239c0:	b	4239ec <_ZdlPvm@@Base+0x1334>
  4239c4:	ldr	x0, [sp, #16]
  4239c8:	bl	4019a0 <strlen@plt>
  4239cc:	add	x0, x0, #0x1
  4239d0:	bl	401c90 <malloc@plt>
  4239d4:	str	x0, [sp, #8]
  4239d8:	ldr	x0, [sp, #8]
  4239dc:	ldr	x1, [sp, #16]
  4239e0:	bl	401ad0 <strcpy@plt>
  4239e4:	ldr	x8, [sp, #8]
  4239e8:	stur	x8, [x29, #-8]
  4239ec:	ldur	x0, [x29, #-8]
  4239f0:	ldp	x29, x30, [sp, #32]
  4239f4:	add	sp, sp, #0x30
  4239f8:	ret
  4239fc:	sub	sp, sp, #0x20
  423a00:	stp	x29, x30, [sp, #16]
  423a04:	add	x29, sp, #0x10
  423a08:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  423a0c:	add	x8, x8, #0xc80
  423a10:	str	x0, [sp, #8]
  423a14:	ldr	x9, [x8]
  423a18:	str	x8, [sp]
  423a1c:	cbz	x9, 423a38 <_ZdlPvm@@Base+0x1380>
  423a20:	ldr	x8, [sp]
  423a24:	ldr	x0, [x8]
  423a28:	ldr	x1, [sp, #8]
  423a2c:	bl	401c60 <strcmp@plt>
  423a30:	cbnz	w0, 423a38 <_ZdlPvm@@Base+0x1380>
  423a34:	b	423a48 <_ZdlPvm@@Base+0x1390>
  423a38:	ldr	x0, [sp, #8]
  423a3c:	bl	4239a0 <_ZdlPvm@@Base+0x12e8>
  423a40:	ldr	x8, [sp]
  423a44:	str	x0, [x8]
  423a48:	ldp	x29, x30, [sp, #16]
  423a4c:	add	sp, sp, #0x20
  423a50:	ret
  423a54:	sub	sp, sp, #0x10
  423a58:	adrp	x8, 442000 <stderr@@GLIBC_2.17+0x2430>
  423a5c:	add	x8, x8, #0xcf4
  423a60:	str	w0, [sp, #12]
  423a64:	ldr	w9, [sp, #12]
  423a68:	str	w9, [x8]
  423a6c:	add	sp, sp, #0x10
  423a70:	ret
  423a74:	nop
  423a78:	stp	x29, x30, [sp, #-64]!
  423a7c:	mov	x29, sp
  423a80:	stp	x19, x20, [sp, #16]
  423a84:	adrp	x20, 43e000 <_ZdlPvm@@Base+0x1b948>
  423a88:	add	x20, x20, #0xd10
  423a8c:	stp	x21, x22, [sp, #32]
  423a90:	adrp	x21, 43e000 <_ZdlPvm@@Base+0x1b948>
  423a94:	add	x21, x21, #0xcb8
  423a98:	sub	x20, x20, x21
  423a9c:	mov	w22, w0
  423aa0:	stp	x23, x24, [sp, #48]
  423aa4:	mov	x23, x1
  423aa8:	mov	x24, x2
  423aac:	bl	4018e8 <_Znam@plt-0x38>
  423ab0:	cmp	xzr, x20, asr #3
  423ab4:	b.eq	423ae0 <_ZdlPvm@@Base+0x1428>  // b.none
  423ab8:	asr	x20, x20, #3
  423abc:	mov	x19, #0x0                   	// #0
  423ac0:	ldr	x3, [x21, x19, lsl #3]
  423ac4:	mov	x2, x24
  423ac8:	add	x19, x19, #0x1
  423acc:	mov	x1, x23
  423ad0:	mov	w0, w22
  423ad4:	blr	x3
  423ad8:	cmp	x20, x19
  423adc:	b.ne	423ac0 <_ZdlPvm@@Base+0x1408>  // b.any
  423ae0:	ldp	x19, x20, [sp, #16]
  423ae4:	ldp	x21, x22, [sp, #32]
  423ae8:	ldp	x23, x24, [sp, #48]
  423aec:	ldp	x29, x30, [sp], #64
  423af0:	ret
  423af4:	nop
  423af8:	ret

Disassembly of section .fini:

0000000000423afc <.fini>:
  423afc:	stp	x29, x30, [sp, #-16]!
  423b00:	mov	x29, sp
  423b04:	ldp	x29, x30, [sp], #16
  423b08:	ret
