//------------------------------------------------------------------------------
// I2C Sequencer
// Generated by VerifAI - Natural Language to UVM Testbench Generator
//------------------------------------------------------------------------------

`ifndef I2C_SEQUENCER_SV
`define I2C_SEQUENCER_SV

class i2c_sequencer extends uvm_sequencer #(i2c_seq_item);
    
    `uvm_component_utils(i2c_sequencer)
    
    //--------------------------------------------------------------------------
    // Configuration
    //--------------------------------------------------------------------------
    logic [I2C_ADDR_WIDTH-1:0] default_slave_addr = {{ i2c_device_addr | default("7'h50") }};
    i2c_speed_t default_speed = I2C_STANDARD;
    
    //--------------------------------------------------------------------------
    // Constructor
    //--------------------------------------------------------------------------
    
    function new(string name = "i2c_sequencer", uvm_component parent = null);
        super.new(name, parent);
    endfunction
    
endclass : i2c_sequencer

`endif // I2C_SEQUENCER_SV
