<p align="center">
  <img width="500" src="misc/simple_in_n_out.png" />
</p>

## Learning outcomes
* Understanding of a Verilog module.
* Understanding of Verilog ports.
* Understanding of combinatorial logic assignments.

## Video
<p align="center">
	<a href="http://www.youtube.com/watch?feature=player_embedded&v=fnoMnokP9mI
	" target="_blank"><img src="misc/video_thumb.png" 
	alt="Lesson Video" width="510" height="360" border="10" /></a>
</p>

## Exercise

1. Edit the file ``simple_in_n_out.sv`` so that ``out_1`` is an XOR of all the inputs. 
2. Edit the file ``simple_in_n_out.sv`` so that ``out_2`` is the NAND of all the inputs.
3. Type ``make`` in the terminal to run the simulation. 
4. Open ``wavedump.vcd`` in ``gtkwave`` and verify that your changes are correct. 

### Exercise hints
* Information on the different bitwise operators of Verilog can be found [[here](https://www.nandland.com/verilog/examples/example-bitwise-operators.html)].

