digraph "0_linux_0b79459b482e85cb7426aa7da683a9f2c97aeae1" {
"1000305" [label="(MethodReturn,int)"];
"1000101" [label="(MethodParameterIn,struct kvm_vcpu *vcpu)"];
"1000453" [label="(MethodParameterOut,struct kvm_vcpu *vcpu)"];
"1000117" [label="(Call,vcpu->arch.emulate_ctxt.ops = &emulate_ops)"];
"1000118" [label="(Call,vcpu->arch.emulate_ctxt.ops)"];
"1000119" [label="(Call,vcpu->arch.emulate_ctxt)"];
"1000120" [label="(Call,vcpu->arch)"];
"1000121" [label="(Identifier,vcpu)"];
"1000123" [label="(FieldIdentifier,emulate_ctxt)"];
"1000124" [label="(FieldIdentifier,ops)"];
"1000125" [label="(Call,&emulate_ops)"];
"1000126" [label="(Identifier,emulate_ops)"];
"1000122" [label="(FieldIdentifier,arch)"];
"1000127" [label="(ControlStructure,if (!irqchip_in_kernel(kvm) || kvm_vcpu_is_bsp(vcpu)))"];
"1000131" [label="(Identifier,kvm)"];
"1000132" [label="(Call,kvm_vcpu_is_bsp(vcpu))"];
"1000133" [label="(Identifier,vcpu)"];
"1000128" [label="(Call,!irqchip_in_kernel(kvm) || kvm_vcpu_is_bsp(vcpu))"];
"1000129" [label="(Call,!irqchip_in_kernel(kvm))"];
"1000130" [label="(Call,irqchip_in_kernel(kvm))"];
"1000139" [label="(FieldIdentifier,mp_state)"];
"1000134" [label="(Call,vcpu->arch.mp_state = KVM_MP_STATE_RUNNABLE)"];
"1000135" [label="(Call,vcpu->arch.mp_state)"];
"1000136" [label="(Call,vcpu->arch)"];
"1000137" [label="(Identifier,vcpu)"];
"1000140" [label="(Identifier,KVM_MP_STATE_RUNNABLE)"];
"1000138" [label="(FieldIdentifier,arch)"];
"1000141" [label="(ControlStructure,else)"];
"1000147" [label="(FieldIdentifier,mp_state)"];
"1000142" [label="(Call,vcpu->arch.mp_state = KVM_MP_STATE_UNINITIALIZED)"];
"1000143" [label="(Call,vcpu->arch.mp_state)"];
"1000144" [label="(Call,vcpu->arch)"];
"1000145" [label="(Identifier,vcpu)"];
"1000148" [label="(Identifier,KVM_MP_STATE_UNINITIALIZED)"];
"1000146" [label="(FieldIdentifier,arch)"];
"1000149" [label="(Call,page = alloc_page(GFP_KERNEL | __GFP_ZERO))"];
"1000150" [label="(Identifier,page)"];
"1000152" [label="(Call,GFP_KERNEL | __GFP_ZERO)"];
"1000153" [label="(Identifier,GFP_KERNEL)"];
"1000154" [label="(Identifier,__GFP_ZERO)"];
"1000151" [label="(Call,alloc_page(GFP_KERNEL | __GFP_ZERO))"];
"1000155" [label="(ControlStructure,if (!page))"];
"1000158" [label="(Block,)"];
"1000156" [label="(Call,!page)"];
"1000157" [label="(Identifier,page)"];
"1000159" [label="(Call,r = -ENOMEM)"];
"1000160" [label="(Identifier,r)"];
"1000161" [label="(Call,-ENOMEM)"];
"1000162" [label="(Identifier,ENOMEM)"];
"1000163" [label="(ControlStructure,goto fail;)"];
"1000102" [label="(Block,)"];
"1000164" [label="(Call,vcpu->arch.pio_data = page_address(page))"];
"1000165" [label="(Call,vcpu->arch.pio_data)"];
"1000166" [label="(Call,vcpu->arch)"];
"1000167" [label="(Identifier,vcpu)"];
"1000169" [label="(FieldIdentifier,pio_data)"];
"1000170" [label="(Call,page_address(page))"];
"1000171" [label="(Identifier,page)"];
"1000168" [label="(FieldIdentifier,arch)"];
"1000172" [label="(Call,kvm_set_tsc_khz(vcpu, max_tsc_khz))"];
"1000173" [label="(Identifier,vcpu)"];
"1000174" [label="(Identifier,max_tsc_khz)"];
"1000175" [label="(Call,r = kvm_mmu_create(vcpu))"];
"1000176" [label="(Identifier,r)"];
"1000178" [label="(Identifier,vcpu)"];
"1000177" [label="(Call,kvm_mmu_create(vcpu))"];
"1000179" [label="(ControlStructure,if (r < 0))"];
"1000180" [label="(Call,r < 0)"];
"1000181" [label="(Identifier,r)"];
"1000182" [label="(Literal,0)"];
"1000183" [label="(ControlStructure,goto fail_free_pio_data;)"];
"1000184" [label="(ControlStructure,if (irqchip_in_kernel(kvm)))"];
"1000186" [label="(Identifier,kvm)"];
"1000187" [label="(Block,)"];
"1000185" [label="(Call,irqchip_in_kernel(kvm))"];
"1000188" [label="(Call,r = kvm_create_lapic(vcpu))"];
"1000189" [label="(Identifier,r)"];
"1000191" [label="(Identifier,vcpu)"];
"1000190" [label="(Call,kvm_create_lapic(vcpu))"];
"1000195" [label="(Literal,0)"];
"1000192" [label="(ControlStructure,if (r < 0))"];
"1000193" [label="(Call,r < 0)"];
"1000194" [label="(Identifier,r)"];
"1000196" [label="(ControlStructure,goto fail_mmu_destroy;)"];
"1000197" [label="(ControlStructure,else)"];
"1000198" [label="(Call,static_key_slow_inc(&kvm_no_apic_vcpu))"];
"1000199" [label="(Call,&kvm_no_apic_vcpu)"];
"1000200" [label="(Identifier,kvm_no_apic_vcpu)"];
"1000201" [label="(Call,vcpu->arch.mce_banks = kzalloc(KVM_MAX_MCE_BANKS * sizeof(u64) * 4,\n\t\t\t\t       GFP_KERNEL))"];
"1000202" [label="(Call,vcpu->arch.mce_banks)"];
"1000203" [label="(Call,vcpu->arch)"];
"1000204" [label="(Identifier,vcpu)"];
"1000206" [label="(FieldIdentifier,mce_banks)"];
"1000207" [label="(Call,kzalloc(KVM_MAX_MCE_BANKS * sizeof(u64) * 4,\n\t\t\t\t       GFP_KERNEL))"];
"1000208" [label="(Call,KVM_MAX_MCE_BANKS * sizeof(u64) * 4)"];
"1000209" [label="(Identifier,KVM_MAX_MCE_BANKS)"];
"1000210" [label="(Call,sizeof(u64) * 4)"];
"1000211" [label="(Call,sizeof(u64))"];
"1000212" [label="(Identifier,u64)"];
"1000213" [label="(Literal,4)"];
"1000205" [label="(FieldIdentifier,arch)"];
"1000214" [label="(Identifier,GFP_KERNEL)"];
"1000215" [label="(ControlStructure,if (!vcpu->arch.mce_banks))"];
"1000220" [label="(FieldIdentifier,arch)"];
"1000221" [label="(FieldIdentifier,mce_banks)"];
"1000222" [label="(Block,)"];
"1000216" [label="(Call,!vcpu->arch.mce_banks)"];
"1000217" [label="(Call,vcpu->arch.mce_banks)"];
"1000218" [label="(Call,vcpu->arch)"];
"1000219" [label="(Identifier,vcpu)"];
"1000223" [label="(Call,r = -ENOMEM)"];
"1000224" [label="(Identifier,r)"];
"1000225" [label="(Call,-ENOMEM)"];
"1000226" [label="(Identifier,ENOMEM)"];
"1000227" [label="(ControlStructure,goto fail_free_lapic;)"];
"1000228" [label="(Call,vcpu->arch.mcg_cap = KVM_MAX_MCE_BANKS)"];
"1000229" [label="(Call,vcpu->arch.mcg_cap)"];
"1000230" [label="(Call,vcpu->arch)"];
"1000231" [label="(Identifier,vcpu)"];
"1000233" [label="(FieldIdentifier,mcg_cap)"];
"1000234" [label="(Identifier,KVM_MAX_MCE_BANKS)"];
"1000232" [label="(FieldIdentifier,arch)"];
"1000235" [label="(ControlStructure,if (!zalloc_cpumask_var(&vcpu->arch.wbinvd_dirty_mask, GFP_KERNEL)))"];
"1000238" [label="(Call,&vcpu->arch.wbinvd_dirty_mask)"];
"1000239" [label="(Call,vcpu->arch.wbinvd_dirty_mask)"];
"1000240" [label="(Call,vcpu->arch)"];
"1000241" [label="(Identifier,vcpu)"];
"1000242" [label="(FieldIdentifier,arch)"];
"1000243" [label="(FieldIdentifier,wbinvd_dirty_mask)"];
"1000236" [label="(Call,!zalloc_cpumask_var(&vcpu->arch.wbinvd_dirty_mask, GFP_KERNEL))"];
"1000244" [label="(Identifier,GFP_KERNEL)"];
"1000237" [label="(Call,zalloc_cpumask_var(&vcpu->arch.wbinvd_dirty_mask, GFP_KERNEL))"];
"1000245" [label="(ControlStructure,goto fail_free_mce_banks;)"];
"1000246" [label="(Call,r = fx_init(vcpu))"];
"1000247" [label="(Identifier,r)"];
"1000249" [label="(Identifier,vcpu)"];
"1000248" [label="(Call,fx_init(vcpu))"];
"1000250" [label="(ControlStructure,if (r))"];
"1000251" [label="(Identifier,r)"];
"1000252" [label="(ControlStructure,goto fail_free_wbinvd_dirty_mask;)"];
"1000258" [label="(FieldIdentifier,ia32_tsc_adjust_msr)"];
"1000253" [label="(Call,vcpu->arch.ia32_tsc_adjust_msr = 0x0)"];
"1000254" [label="(Call,vcpu->arch.ia32_tsc_adjust_msr)"];
"1000255" [label="(Call,vcpu->arch)"];
"1000256" [label="(Identifier,vcpu)"];
"1000259" [label="(Literal,0x0)"];
"1000257" [label="(FieldIdentifier,arch)"];
"1000260" [label="(Call,vcpu->arch.pv_time_enabled = false)"];
"1000261" [label="(Call,vcpu->arch.pv_time_enabled)"];
"1000262" [label="(Call,vcpu->arch)"];
"1000263" [label="(Identifier,vcpu)"];
"1000265" [label="(FieldIdentifier,pv_time_enabled)"];
"1000266" [label="(Identifier,false)"];
"1000264" [label="(FieldIdentifier,arch)"];
"1000267" [label="(Call,kvm_async_pf_hash_reset(vcpu))"];
"1000268" [label="(Identifier,vcpu)"];
"1000270" [label="(Identifier,vcpu)"];
"1000269" [label="(Call,kvm_pmu_init(vcpu))"];
"1000271" [label="(Return,return 0;)"];
"1000272" [label="(Literal,0)"];
"1000273" [label="(JumpTarget,fail_free_wbinvd_dirty_mask:)"];
"1000274" [label="(Call,free_cpumask_var(vcpu->arch.wbinvd_dirty_mask))"];
"1000275" [label="(Call,vcpu->arch.wbinvd_dirty_mask)"];
"1000276" [label="(Call,vcpu->arch)"];
"1000277" [label="(Identifier,vcpu)"];
"1000278" [label="(FieldIdentifier,arch)"];
"1000279" [label="(FieldIdentifier,wbinvd_dirty_mask)"];
"1000280" [label="(JumpTarget,fail_free_mce_banks:)"];
"1000281" [label="(Call,kfree(vcpu->arch.mce_banks))"];
"1000285" [label="(FieldIdentifier,arch)"];
"1000286" [label="(FieldIdentifier,mce_banks)"];
"1000282" [label="(Call,vcpu->arch.mce_banks)"];
"1000283" [label="(Call,vcpu->arch)"];
"1000284" [label="(Identifier,vcpu)"];
"1000287" [label="(JumpTarget,fail_free_lapic:)"];
"1000288" [label="(Call,kvm_free_lapic(vcpu))"];
"1000289" [label="(Identifier,vcpu)"];
"1000290" [label="(JumpTarget,fail_mmu_destroy:)"];
"1000291" [label="(Call,kvm_mmu_destroy(vcpu))"];
"1000292" [label="(Identifier,vcpu)"];
"1000293" [label="(JumpTarget,fail_free_pio_data:)"];
"1000294" [label="(Call,free_page((unsigned long)vcpu->arch.pio_data))"];
"1000295" [label="(Call,(unsigned long)vcpu->arch.pio_data)"];
"1000297" [label="(Call,vcpu->arch.pio_data)"];
"1000298" [label="(Call,vcpu->arch)"];
"1000299" [label="(Identifier,vcpu)"];
"1000300" [label="(FieldIdentifier,arch)"];
"1000301" [label="(FieldIdentifier,pio_data)"];
"1000302" [label="(JumpTarget,fail:)"];
"1000303" [label="(Return,return r;)"];
"1000304" [label="(Identifier,r)"];
"1000106" [label="(Call,BUG_ON(vcpu->kvm == NULL))"];
"1000110" [label="(FieldIdentifier,kvm)"];
"1000111" [label="(Identifier,NULL)"];
"1000107" [label="(Call,vcpu->kvm == NULL)"];
"1000108" [label="(Call,vcpu->kvm)"];
"1000109" [label="(Identifier,vcpu)"];
"1000112" [label="(Call,kvm = vcpu->kvm)"];
"1000113" [label="(Identifier,kvm)"];
"1000116" [label="(FieldIdentifier,kvm)"];
"1000114" [label="(Call,vcpu->kvm)"];
"1000115" [label="(Identifier,vcpu)"];
"1000305" -> "1000100"  [label="AST: "];
"1000305" -> "1000271"  [label="CFG: "];
"1000305" -> "1000303"  [label="CFG: "];
"1000271" -> "1000305"  [label="DDG: <RET>"];
"1000185" -> "1000305"  [label="DDG: irqchip_in_kernel(kvm)"];
"1000185" -> "1000305"  [label="DDG: kvm"];
"1000225" -> "1000305"  [label="DDG: ENOMEM"];
"1000128" -> "1000305"  [label="DDG: kvm_vcpu_is_bsp(vcpu)"];
"1000128" -> "1000305"  [label="DDG: !irqchip_in_kernel(kvm)"];
"1000128" -> "1000305"  [label="DDG: !irqchip_in_kernel(kvm) || kvm_vcpu_is_bsp(vcpu)"];
"1000180" -> "1000305"  [label="DDG: r"];
"1000180" -> "1000305"  [label="DDG: r < 0"];
"1000117" -> "1000305"  [label="DDG: vcpu->arch.emulate_ctxt.ops"];
"1000117" -> "1000305"  [label="DDG: &emulate_ops"];
"1000246" -> "1000305"  [label="DDG: fx_init(vcpu)"];
"1000246" -> "1000305"  [label="DDG: r"];
"1000177" -> "1000305"  [label="DDG: vcpu"];
"1000129" -> "1000305"  [label="DDG: irqchip_in_kernel(kvm)"];
"1000291" -> "1000305"  [label="DDG: kvm_mmu_destroy(vcpu)"];
"1000291" -> "1000305"  [label="DDG: vcpu"];
"1000172" -> "1000305"  [label="DDG: kvm_set_tsc_khz(vcpu, max_tsc_khz)"];
"1000172" -> "1000305"  [label="DDG: max_tsc_khz"];
"1000223" -> "1000305"  [label="DDG: -ENOMEM"];
"1000223" -> "1000305"  [label="DDG: r"];
"1000193" -> "1000305"  [label="DDG: r"];
"1000193" -> "1000305"  [label="DDG: r < 0"];
"1000236" -> "1000305"  [label="DDG: zalloc_cpumask_var(&vcpu->arch.wbinvd_dirty_mask, GFP_KERNEL)"];
"1000236" -> "1000305"  [label="DDG: !zalloc_cpumask_var(&vcpu->arch.wbinvd_dirty_mask, GFP_KERNEL)"];
"1000208" -> "1000305"  [label="DDG: KVM_MAX_MCE_BANKS"];
"1000208" -> "1000305"  [label="DDG: sizeof(u64) * 4"];
"1000281" -> "1000305"  [label="DDG: vcpu->arch.mce_banks"];
"1000281" -> "1000305"  [label="DDG: kfree(vcpu->arch.mce_banks)"];
"1000106" -> "1000305"  [label="DDG: vcpu->kvm == NULL"];
"1000106" -> "1000305"  [label="DDG: BUG_ON(vcpu->kvm == NULL)"];
"1000294" -> "1000305"  [label="DDG: free_page((unsigned long)vcpu->arch.pio_data)"];
"1000294" -> "1000305"  [label="DDG: (unsigned long)vcpu->arch.pio_data"];
"1000149" -> "1000305"  [label="DDG: alloc_page(GFP_KERNEL | __GFP_ZERO)"];
"1000274" -> "1000305"  [label="DDG: vcpu->arch.wbinvd_dirty_mask"];
"1000274" -> "1000305"  [label="DDG: free_cpumask_var(vcpu->arch.wbinvd_dirty_mask)"];
"1000188" -> "1000305"  [label="DDG: kvm_create_lapic(vcpu)"];
"1000216" -> "1000305"  [label="DDG: !vcpu->arch.mce_banks"];
"1000216" -> "1000305"  [label="DDG: vcpu->arch.mce_banks"];
"1000156" -> "1000305"  [label="DDG: page"];
"1000156" -> "1000305"  [label="DDG: !page"];
"1000159" -> "1000305"  [label="DDG: r"];
"1000159" -> "1000305"  [label="DDG: -ENOMEM"];
"1000207" -> "1000305"  [label="DDG: GFP_KERNEL"];
"1000207" -> "1000305"  [label="DDG: KVM_MAX_MCE_BANKS * sizeof(u64) * 4"];
"1000253" -> "1000305"  [label="DDG: vcpu->arch.ia32_tsc_adjust_msr"];
"1000237" -> "1000305"  [label="DDG: &vcpu->arch.wbinvd_dirty_mask"];
"1000237" -> "1000305"  [label="DDG: GFP_KERNEL"];
"1000112" -> "1000305"  [label="DDG: vcpu->kvm"];
"1000269" -> "1000305"  [label="DDG: kvm_pmu_init(vcpu)"];
"1000269" -> "1000305"  [label="DDG: vcpu"];
"1000134" -> "1000305"  [label="DDG: KVM_MP_STATE_RUNNABLE"];
"1000134" -> "1000305"  [label="DDG: vcpu->arch.mp_state"];
"1000151" -> "1000305"  [label="DDG: GFP_KERNEL | __GFP_ZERO"];
"1000228" -> "1000305"  [label="DDG: vcpu->arch.mcg_cap"];
"1000228" -> "1000305"  [label="DDG: KVM_MAX_MCE_BANKS"];
"1000267" -> "1000305"  [label="DDG: kvm_async_pf_hash_reset(vcpu)"];
"1000142" -> "1000305"  [label="DDG: KVM_MP_STATE_UNINITIALIZED"];
"1000142" -> "1000305"  [label="DDG: vcpu->arch.mp_state"];
"1000201" -> "1000305"  [label="DDG: kzalloc(KVM_MAX_MCE_BANKS * sizeof(u64) * 4,\n\t\t\t\t       GFP_KERNEL)"];
"1000260" -> "1000305"  [label="DDG: false"];
"1000260" -> "1000305"  [label="DDG: vcpu->arch.pv_time_enabled"];
"1000152" -> "1000305"  [label="DDG: GFP_KERNEL"];
"1000152" -> "1000305"  [label="DDG: __GFP_ZERO"];
"1000132" -> "1000305"  [label="DDG: vcpu"];
"1000211" -> "1000305"  [label="DDG: u64"];
"1000295" -> "1000305"  [label="DDG: vcpu->arch.pio_data"];
"1000198" -> "1000305"  [label="DDG: &kvm_no_apic_vcpu"];
"1000198" -> "1000305"  [label="DDG: static_key_slow_inc(&kvm_no_apic_vcpu)"];
"1000101" -> "1000305"  [label="DDG: vcpu"];
"1000288" -> "1000305"  [label="DDG: kvm_free_lapic(vcpu)"];
"1000170" -> "1000305"  [label="DDG: page"];
"1000175" -> "1000305"  [label="DDG: kvm_mmu_create(vcpu)"];
"1000164" -> "1000305"  [label="DDG: page_address(page)"];
"1000164" -> "1000305"  [label="DDG: vcpu->arch.pio_data"];
"1000161" -> "1000305"  [label="DDG: ENOMEM"];
"1000107" -> "1000305"  [label="DDG: NULL"];
"1000130" -> "1000305"  [label="DDG: kvm"];
"1000303" -> "1000305"  [label="DDG: <RET>"];
"1000101" -> "1000100"  [label="AST: "];
"1000101" -> "1000305"  [label="DDG: vcpu"];
"1000101" -> "1000132"  [label="DDG: vcpu"];
"1000101" -> "1000172"  [label="DDG: vcpu"];
"1000101" -> "1000177"  [label="DDG: vcpu"];
"1000101" -> "1000190"  [label="DDG: vcpu"];
"1000101" -> "1000248"  [label="DDG: vcpu"];
"1000101" -> "1000267"  [label="DDG: vcpu"];
"1000101" -> "1000269"  [label="DDG: vcpu"];
"1000101" -> "1000288"  [label="DDG: vcpu"];
"1000101" -> "1000291"  [label="DDG: vcpu"];
"1000453" -> "1000100"  [label="AST: "];
"1000117" -> "1000102"  [label="AST: "];
"1000117" -> "1000125"  [label="CFG: "];
"1000118" -> "1000117"  [label="AST: "];
"1000125" -> "1000117"  [label="AST: "];
"1000131" -> "1000117"  [label="CFG: "];
"1000117" -> "1000305"  [label="DDG: vcpu->arch.emulate_ctxt.ops"];
"1000117" -> "1000305"  [label="DDG: &emulate_ops"];
"1000118" -> "1000117"  [label="AST: "];
"1000118" -> "1000124"  [label="CFG: "];
"1000119" -> "1000118"  [label="AST: "];
"1000124" -> "1000118"  [label="AST: "];
"1000126" -> "1000118"  [label="CFG: "];
"1000119" -> "1000118"  [label="AST: "];
"1000119" -> "1000123"  [label="CFG: "];
"1000120" -> "1000119"  [label="AST: "];
"1000123" -> "1000119"  [label="AST: "];
"1000124" -> "1000119"  [label="CFG: "];
"1000120" -> "1000119"  [label="AST: "];
"1000120" -> "1000122"  [label="CFG: "];
"1000121" -> "1000120"  [label="AST: "];
"1000122" -> "1000120"  [label="AST: "];
"1000123" -> "1000120"  [label="CFG: "];
"1000121" -> "1000120"  [label="AST: "];
"1000121" -> "1000112"  [label="CFG: "];
"1000122" -> "1000121"  [label="CFG: "];
"1000123" -> "1000119"  [label="AST: "];
"1000123" -> "1000120"  [label="CFG: "];
"1000119" -> "1000123"  [label="CFG: "];
"1000124" -> "1000118"  [label="AST: "];
"1000124" -> "1000119"  [label="CFG: "];
"1000118" -> "1000124"  [label="CFG: "];
"1000125" -> "1000117"  [label="AST: "];
"1000125" -> "1000126"  [label="CFG: "];
"1000126" -> "1000125"  [label="AST: "];
"1000117" -> "1000125"  [label="CFG: "];
"1000126" -> "1000125"  [label="AST: "];
"1000126" -> "1000118"  [label="CFG: "];
"1000125" -> "1000126"  [label="CFG: "];
"1000122" -> "1000120"  [label="AST: "];
"1000122" -> "1000121"  [label="CFG: "];
"1000120" -> "1000122"  [label="CFG: "];
"1000127" -> "1000102"  [label="AST: "];
"1000128" -> "1000127"  [label="AST: "];
"1000134" -> "1000127"  [label="AST: "];
"1000141" -> "1000127"  [label="AST: "];
"1000131" -> "1000130"  [label="AST: "];
"1000131" -> "1000117"  [label="CFG: "];
"1000130" -> "1000131"  [label="CFG: "];
"1000132" -> "1000128"  [label="AST: "];
"1000132" -> "1000133"  [label="CFG: "];
"1000133" -> "1000132"  [label="AST: "];
"1000128" -> "1000132"  [label="CFG: "];
"1000132" -> "1000305"  [label="DDG: vcpu"];
"1000132" -> "1000128"  [label="DDG: vcpu"];
"1000101" -> "1000132"  [label="DDG: vcpu"];
"1000132" -> "1000172"  [label="DDG: vcpu"];
"1000133" -> "1000132"  [label="AST: "];
"1000133" -> "1000129"  [label="CFG: "];
"1000132" -> "1000133"  [label="CFG: "];
"1000128" -> "1000127"  [label="AST: "];
"1000128" -> "1000129"  [label="CFG: "];
"1000128" -> "1000132"  [label="CFG: "];
"1000129" -> "1000128"  [label="AST: "];
"1000132" -> "1000128"  [label="AST: "];
"1000137" -> "1000128"  [label="CFG: "];
"1000145" -> "1000128"  [label="CFG: "];
"1000128" -> "1000305"  [label="DDG: kvm_vcpu_is_bsp(vcpu)"];
"1000128" -> "1000305"  [label="DDG: !irqchip_in_kernel(kvm)"];
"1000128" -> "1000305"  [label="DDG: !irqchip_in_kernel(kvm) || kvm_vcpu_is_bsp(vcpu)"];
"1000129" -> "1000128"  [label="DDG: irqchip_in_kernel(kvm)"];
"1000132" -> "1000128"  [label="DDG: vcpu"];
"1000129" -> "1000128"  [label="AST: "];
"1000129" -> "1000130"  [label="CFG: "];
"1000130" -> "1000129"  [label="AST: "];
"1000133" -> "1000129"  [label="CFG: "];
"1000128" -> "1000129"  [label="CFG: "];
"1000129" -> "1000305"  [label="DDG: irqchip_in_kernel(kvm)"];
"1000129" -> "1000128"  [label="DDG: irqchip_in_kernel(kvm)"];
"1000130" -> "1000129"  [label="DDG: kvm"];
"1000130" -> "1000129"  [label="AST: "];
"1000130" -> "1000131"  [label="CFG: "];
"1000131" -> "1000130"  [label="AST: "];
"1000129" -> "1000130"  [label="CFG: "];
"1000130" -> "1000305"  [label="DDG: kvm"];
"1000130" -> "1000129"  [label="DDG: kvm"];
"1000112" -> "1000130"  [label="DDG: kvm"];
"1000130" -> "1000185"  [label="DDG: kvm"];
"1000139" -> "1000135"  [label="AST: "];
"1000139" -> "1000136"  [label="CFG: "];
"1000135" -> "1000139"  [label="CFG: "];
"1000134" -> "1000127"  [label="AST: "];
"1000134" -> "1000140"  [label="CFG: "];
"1000135" -> "1000134"  [label="AST: "];
"1000140" -> "1000134"  [label="AST: "];
"1000150" -> "1000134"  [label="CFG: "];
"1000134" -> "1000305"  [label="DDG: KVM_MP_STATE_RUNNABLE"];
"1000134" -> "1000305"  [label="DDG: vcpu->arch.mp_state"];
"1000135" -> "1000134"  [label="AST: "];
"1000135" -> "1000139"  [label="CFG: "];
"1000136" -> "1000135"  [label="AST: "];
"1000139" -> "1000135"  [label="AST: "];
"1000140" -> "1000135"  [label="CFG: "];
"1000136" -> "1000135"  [label="AST: "];
"1000136" -> "1000138"  [label="CFG: "];
"1000137" -> "1000136"  [label="AST: "];
"1000138" -> "1000136"  [label="AST: "];
"1000139" -> "1000136"  [label="CFG: "];
"1000137" -> "1000136"  [label="AST: "];
"1000137" -> "1000128"  [label="CFG: "];
"1000138" -> "1000137"  [label="CFG: "];
"1000140" -> "1000134"  [label="AST: "];
"1000140" -> "1000135"  [label="CFG: "];
"1000134" -> "1000140"  [label="CFG: "];
"1000138" -> "1000136"  [label="AST: "];
"1000138" -> "1000137"  [label="CFG: "];
"1000136" -> "1000138"  [label="CFG: "];
"1000141" -> "1000127"  [label="AST: "];
"1000142" -> "1000141"  [label="AST: "];
"1000147" -> "1000143"  [label="AST: "];
"1000147" -> "1000144"  [label="CFG: "];
"1000143" -> "1000147"  [label="CFG: "];
"1000142" -> "1000141"  [label="AST: "];
"1000142" -> "1000148"  [label="CFG: "];
"1000143" -> "1000142"  [label="AST: "];
"1000148" -> "1000142"  [label="AST: "];
"1000150" -> "1000142"  [label="CFG: "];
"1000142" -> "1000305"  [label="DDG: KVM_MP_STATE_UNINITIALIZED"];
"1000142" -> "1000305"  [label="DDG: vcpu->arch.mp_state"];
"1000143" -> "1000142"  [label="AST: "];
"1000143" -> "1000147"  [label="CFG: "];
"1000144" -> "1000143"  [label="AST: "];
"1000147" -> "1000143"  [label="AST: "];
"1000148" -> "1000143"  [label="CFG: "];
"1000144" -> "1000143"  [label="AST: "];
"1000144" -> "1000146"  [label="CFG: "];
"1000145" -> "1000144"  [label="AST: "];
"1000146" -> "1000144"  [label="AST: "];
"1000147" -> "1000144"  [label="CFG: "];
"1000145" -> "1000144"  [label="AST: "];
"1000145" -> "1000128"  [label="CFG: "];
"1000146" -> "1000145"  [label="CFG: "];
"1000148" -> "1000142"  [label="AST: "];
"1000148" -> "1000143"  [label="CFG: "];
"1000142" -> "1000148"  [label="CFG: "];
"1000146" -> "1000144"  [label="AST: "];
"1000146" -> "1000145"  [label="CFG: "];
"1000144" -> "1000146"  [label="CFG: "];
"1000149" -> "1000102"  [label="AST: "];
"1000149" -> "1000151"  [label="CFG: "];
"1000150" -> "1000149"  [label="AST: "];
"1000151" -> "1000149"  [label="AST: "];
"1000157" -> "1000149"  [label="CFG: "];
"1000149" -> "1000305"  [label="DDG: alloc_page(GFP_KERNEL | __GFP_ZERO)"];
"1000151" -> "1000149"  [label="DDG: GFP_KERNEL | __GFP_ZERO"];
"1000149" -> "1000156"  [label="DDG: page"];
"1000150" -> "1000149"  [label="AST: "];
"1000150" -> "1000134"  [label="CFG: "];
"1000150" -> "1000142"  [label="CFG: "];
"1000153" -> "1000150"  [label="CFG: "];
"1000152" -> "1000151"  [label="AST: "];
"1000152" -> "1000154"  [label="CFG: "];
"1000153" -> "1000152"  [label="AST: "];
"1000154" -> "1000152"  [label="AST: "];
"1000151" -> "1000152"  [label="CFG: "];
"1000152" -> "1000305"  [label="DDG: GFP_KERNEL"];
"1000152" -> "1000305"  [label="DDG: __GFP_ZERO"];
"1000152" -> "1000151"  [label="DDG: GFP_KERNEL"];
"1000152" -> "1000151"  [label="DDG: __GFP_ZERO"];
"1000152" -> "1000207"  [label="DDG: GFP_KERNEL"];
"1000153" -> "1000152"  [label="AST: "];
"1000153" -> "1000150"  [label="CFG: "];
"1000154" -> "1000153"  [label="CFG: "];
"1000154" -> "1000152"  [label="AST: "];
"1000154" -> "1000153"  [label="CFG: "];
"1000152" -> "1000154"  [label="CFG: "];
"1000151" -> "1000149"  [label="AST: "];
"1000151" -> "1000152"  [label="CFG: "];
"1000152" -> "1000151"  [label="AST: "];
"1000149" -> "1000151"  [label="CFG: "];
"1000151" -> "1000305"  [label="DDG: GFP_KERNEL | __GFP_ZERO"];
"1000151" -> "1000149"  [label="DDG: GFP_KERNEL | __GFP_ZERO"];
"1000152" -> "1000151"  [label="DDG: GFP_KERNEL"];
"1000152" -> "1000151"  [label="DDG: __GFP_ZERO"];
"1000155" -> "1000102"  [label="AST: "];
"1000156" -> "1000155"  [label="AST: "];
"1000158" -> "1000155"  [label="AST: "];
"1000158" -> "1000155"  [label="AST: "];
"1000159" -> "1000158"  [label="AST: "];
"1000163" -> "1000158"  [label="AST: "];
"1000156" -> "1000155"  [label="AST: "];
"1000156" -> "1000157"  [label="CFG: "];
"1000157" -> "1000156"  [label="AST: "];
"1000160" -> "1000156"  [label="CFG: "];
"1000167" -> "1000156"  [label="CFG: "];
"1000156" -> "1000305"  [label="DDG: page"];
"1000156" -> "1000305"  [label="DDG: !page"];
"1000149" -> "1000156"  [label="DDG: page"];
"1000156" -> "1000170"  [label="DDG: page"];
"1000157" -> "1000156"  [label="AST: "];
"1000157" -> "1000149"  [label="CFG: "];
"1000156" -> "1000157"  [label="CFG: "];
"1000159" -> "1000158"  [label="AST: "];
"1000159" -> "1000161"  [label="CFG: "];
"1000160" -> "1000159"  [label="AST: "];
"1000161" -> "1000159"  [label="AST: "];
"1000163" -> "1000159"  [label="CFG: "];
"1000159" -> "1000305"  [label="DDG: r"];
"1000159" -> "1000305"  [label="DDG: -ENOMEM"];
"1000161" -> "1000159"  [label="DDG: ENOMEM"];
"1000159" -> "1000303"  [label="DDG: r"];
"1000160" -> "1000159"  [label="AST: "];
"1000160" -> "1000156"  [label="CFG: "];
"1000162" -> "1000160"  [label="CFG: "];
"1000161" -> "1000159"  [label="AST: "];
"1000161" -> "1000162"  [label="CFG: "];
"1000162" -> "1000161"  [label="AST: "];
"1000159" -> "1000161"  [label="CFG: "];
"1000161" -> "1000305"  [label="DDG: ENOMEM"];
"1000161" -> "1000159"  [label="DDG: ENOMEM"];
"1000162" -> "1000161"  [label="AST: "];
"1000162" -> "1000160"  [label="CFG: "];
"1000161" -> "1000162"  [label="CFG: "];
"1000163" -> "1000158"  [label="AST: "];
"1000163" -> "1000159"  [label="CFG: "];
"1000302" -> "1000163"  [label="CFG: "];
"1000102" -> "1000100"  [label="AST: "];
"1000103" -> "1000102"  [label="AST: "];
"1000104" -> "1000102"  [label="AST: "];
"1000105" -> "1000102"  [label="AST: "];
"1000106" -> "1000102"  [label="AST: "];
"1000112" -> "1000102"  [label="AST: "];
"1000117" -> "1000102"  [label="AST: "];
"1000127" -> "1000102"  [label="AST: "];
"1000149" -> "1000102"  [label="AST: "];
"1000155" -> "1000102"  [label="AST: "];
"1000164" -> "1000102"  [label="AST: "];
"1000172" -> "1000102"  [label="AST: "];
"1000175" -> "1000102"  [label="AST: "];
"1000179" -> "1000102"  [label="AST: "];
"1000184" -> "1000102"  [label="AST: "];
"1000201" -> "1000102"  [label="AST: "];
"1000215" -> "1000102"  [label="AST: "];
"1000228" -> "1000102"  [label="AST: "];
"1000235" -> "1000102"  [label="AST: "];
"1000246" -> "1000102"  [label="AST: "];
"1000250" -> "1000102"  [label="AST: "];
"1000253" -> "1000102"  [label="AST: "];
"1000260" -> "1000102"  [label="AST: "];
"1000267" -> "1000102"  [label="AST: "];
"1000269" -> "1000102"  [label="AST: "];
"1000271" -> "1000102"  [label="AST: "];
"1000273" -> "1000102"  [label="AST: "];
"1000274" -> "1000102"  [label="AST: "];
"1000280" -> "1000102"  [label="AST: "];
"1000281" -> "1000102"  [label="AST: "];
"1000287" -> "1000102"  [label="AST: "];
"1000288" -> "1000102"  [label="AST: "];
"1000290" -> "1000102"  [label="AST: "];
"1000291" -> "1000102"  [label="AST: "];
"1000293" -> "1000102"  [label="AST: "];
"1000294" -> "1000102"  [label="AST: "];
"1000302" -> "1000102"  [label="AST: "];
"1000303" -> "1000102"  [label="AST: "];
"1000164" -> "1000102"  [label="AST: "];
"1000164" -> "1000170"  [label="CFG: "];
"1000165" -> "1000164"  [label="AST: "];
"1000170" -> "1000164"  [label="AST: "];
"1000173" -> "1000164"  [label="CFG: "];
"1000164" -> "1000305"  [label="DDG: page_address(page)"];
"1000164" -> "1000305"  [label="DDG: vcpu->arch.pio_data"];
"1000170" -> "1000164"  [label="DDG: page"];
"1000164" -> "1000295"  [label="DDG: vcpu->arch.pio_data"];
"1000165" -> "1000164"  [label="AST: "];
"1000165" -> "1000169"  [label="CFG: "];
"1000166" -> "1000165"  [label="AST: "];
"1000169" -> "1000165"  [label="AST: "];
"1000171" -> "1000165"  [label="CFG: "];
"1000166" -> "1000165"  [label="AST: "];
"1000166" -> "1000168"  [label="CFG: "];
"1000167" -> "1000166"  [label="AST: "];
"1000168" -> "1000166"  [label="AST: "];
"1000169" -> "1000166"  [label="CFG: "];
"1000167" -> "1000166"  [label="AST: "];
"1000167" -> "1000156"  [label="CFG: "];
"1000168" -> "1000167"  [label="CFG: "];
"1000169" -> "1000165"  [label="AST: "];
"1000169" -> "1000166"  [label="CFG: "];
"1000165" -> "1000169"  [label="CFG: "];
"1000170" -> "1000164"  [label="AST: "];
"1000170" -> "1000171"  [label="CFG: "];
"1000171" -> "1000170"  [label="AST: "];
"1000164" -> "1000170"  [label="CFG: "];
"1000170" -> "1000305"  [label="DDG: page"];
"1000170" -> "1000164"  [label="DDG: page"];
"1000156" -> "1000170"  [label="DDG: page"];
"1000171" -> "1000170"  [label="AST: "];
"1000171" -> "1000165"  [label="CFG: "];
"1000170" -> "1000171"  [label="CFG: "];
"1000168" -> "1000166"  [label="AST: "];
"1000168" -> "1000167"  [label="CFG: "];
"1000166" -> "1000168"  [label="CFG: "];
"1000172" -> "1000102"  [label="AST: "];
"1000172" -> "1000174"  [label="CFG: "];
"1000173" -> "1000172"  [label="AST: "];
"1000174" -> "1000172"  [label="AST: "];
"1000176" -> "1000172"  [label="CFG: "];
"1000172" -> "1000305"  [label="DDG: kvm_set_tsc_khz(vcpu, max_tsc_khz)"];
"1000172" -> "1000305"  [label="DDG: max_tsc_khz"];
"1000132" -> "1000172"  [label="DDG: vcpu"];
"1000101" -> "1000172"  [label="DDG: vcpu"];
"1000172" -> "1000177"  [label="DDG: vcpu"];
"1000173" -> "1000172"  [label="AST: "];
"1000173" -> "1000164"  [label="CFG: "];
"1000174" -> "1000173"  [label="CFG: "];
"1000174" -> "1000172"  [label="AST: "];
"1000174" -> "1000173"  [label="CFG: "];
"1000172" -> "1000174"  [label="CFG: "];
"1000175" -> "1000102"  [label="AST: "];
"1000175" -> "1000177"  [label="CFG: "];
"1000176" -> "1000175"  [label="AST: "];
"1000177" -> "1000175"  [label="AST: "];
"1000181" -> "1000175"  [label="CFG: "];
"1000175" -> "1000305"  [label="DDG: kvm_mmu_create(vcpu)"];
"1000177" -> "1000175"  [label="DDG: vcpu"];
"1000175" -> "1000180"  [label="DDG: r"];
"1000176" -> "1000175"  [label="AST: "];
"1000176" -> "1000172"  [label="CFG: "];
"1000178" -> "1000176"  [label="CFG: "];
"1000178" -> "1000177"  [label="AST: "];
"1000178" -> "1000176"  [label="CFG: "];
"1000177" -> "1000178"  [label="CFG: "];
"1000177" -> "1000175"  [label="AST: "];
"1000177" -> "1000178"  [label="CFG: "];
"1000178" -> "1000177"  [label="AST: "];
"1000175" -> "1000177"  [label="CFG: "];
"1000177" -> "1000305"  [label="DDG: vcpu"];
"1000177" -> "1000175"  [label="DDG: vcpu"];
"1000172" -> "1000177"  [label="DDG: vcpu"];
"1000101" -> "1000177"  [label="DDG: vcpu"];
"1000177" -> "1000190"  [label="DDG: vcpu"];
"1000177" -> "1000248"  [label="DDG: vcpu"];
"1000177" -> "1000288"  [label="DDG: vcpu"];
"1000179" -> "1000102"  [label="AST: "];
"1000180" -> "1000179"  [label="AST: "];
"1000183" -> "1000179"  [label="AST: "];
"1000180" -> "1000179"  [label="AST: "];
"1000180" -> "1000182"  [label="CFG: "];
"1000181" -> "1000180"  [label="AST: "];
"1000182" -> "1000180"  [label="AST: "];
"1000183" -> "1000180"  [label="CFG: "];
"1000186" -> "1000180"  [label="CFG: "];
"1000180" -> "1000305"  [label="DDG: r"];
"1000180" -> "1000305"  [label="DDG: r < 0"];
"1000175" -> "1000180"  [label="DDG: r"];
"1000180" -> "1000303"  [label="DDG: r"];
"1000181" -> "1000180"  [label="AST: "];
"1000181" -> "1000175"  [label="CFG: "];
"1000182" -> "1000181"  [label="CFG: "];
"1000182" -> "1000180"  [label="AST: "];
"1000182" -> "1000181"  [label="CFG: "];
"1000180" -> "1000182"  [label="CFG: "];
"1000183" -> "1000179"  [label="AST: "];
"1000183" -> "1000180"  [label="CFG: "];
"1000293" -> "1000183"  [label="CFG: "];
"1000184" -> "1000102"  [label="AST: "];
"1000185" -> "1000184"  [label="AST: "];
"1000187" -> "1000184"  [label="AST: "];
"1000197" -> "1000184"  [label="AST: "];
"1000186" -> "1000185"  [label="AST: "];
"1000186" -> "1000180"  [label="CFG: "];
"1000185" -> "1000186"  [label="CFG: "];
"1000187" -> "1000184"  [label="AST: "];
"1000188" -> "1000187"  [label="AST: "];
"1000192" -> "1000187"  [label="AST: "];
"1000185" -> "1000184"  [label="AST: "];
"1000185" -> "1000186"  [label="CFG: "];
"1000186" -> "1000185"  [label="AST: "];
"1000189" -> "1000185"  [label="CFG: "];
"1000200" -> "1000185"  [label="CFG: "];
"1000185" -> "1000305"  [label="DDG: irqchip_in_kernel(kvm)"];
"1000185" -> "1000305"  [label="DDG: kvm"];
"1000130" -> "1000185"  [label="DDG: kvm"];
"1000188" -> "1000187"  [label="AST: "];
"1000188" -> "1000190"  [label="CFG: "];
"1000189" -> "1000188"  [label="AST: "];
"1000190" -> "1000188"  [label="AST: "];
"1000194" -> "1000188"  [label="CFG: "];
"1000188" -> "1000305"  [label="DDG: kvm_create_lapic(vcpu)"];
"1000190" -> "1000188"  [label="DDG: vcpu"];
"1000188" -> "1000193"  [label="DDG: r"];
"1000189" -> "1000188"  [label="AST: "];
"1000189" -> "1000185"  [label="CFG: "];
"1000191" -> "1000189"  [label="CFG: "];
"1000191" -> "1000190"  [label="AST: "];
"1000191" -> "1000189"  [label="CFG: "];
"1000190" -> "1000191"  [label="CFG: "];
"1000190" -> "1000188"  [label="AST: "];
"1000190" -> "1000191"  [label="CFG: "];
"1000191" -> "1000190"  [label="AST: "];
"1000188" -> "1000190"  [label="CFG: "];
"1000190" -> "1000188"  [label="DDG: vcpu"];
"1000177" -> "1000190"  [label="DDG: vcpu"];
"1000101" -> "1000190"  [label="DDG: vcpu"];
"1000190" -> "1000248"  [label="DDG: vcpu"];
"1000190" -> "1000288"  [label="DDG: vcpu"];
"1000190" -> "1000291"  [label="DDG: vcpu"];
"1000195" -> "1000193"  [label="AST: "];
"1000195" -> "1000194"  [label="CFG: "];
"1000193" -> "1000195"  [label="CFG: "];
"1000192" -> "1000187"  [label="AST: "];
"1000193" -> "1000192"  [label="AST: "];
"1000196" -> "1000192"  [label="AST: "];
"1000193" -> "1000192"  [label="AST: "];
"1000193" -> "1000195"  [label="CFG: "];
"1000194" -> "1000193"  [label="AST: "];
"1000195" -> "1000193"  [label="AST: "];
"1000196" -> "1000193"  [label="CFG: "];
"1000204" -> "1000193"  [label="CFG: "];
"1000193" -> "1000305"  [label="DDG: r"];
"1000193" -> "1000305"  [label="DDG: r < 0"];
"1000188" -> "1000193"  [label="DDG: r"];
"1000193" -> "1000303"  [label="DDG: r"];
"1000194" -> "1000193"  [label="AST: "];
"1000194" -> "1000188"  [label="CFG: "];
"1000195" -> "1000194"  [label="CFG: "];
"1000196" -> "1000192"  [label="AST: "];
"1000196" -> "1000193"  [label="CFG: "];
"1000290" -> "1000196"  [label="CFG: "];
"1000197" -> "1000184"  [label="AST: "];
"1000198" -> "1000197"  [label="AST: "];
"1000198" -> "1000197"  [label="AST: "];
"1000198" -> "1000199"  [label="CFG: "];
"1000199" -> "1000198"  [label="AST: "];
"1000204" -> "1000198"  [label="CFG: "];
"1000198" -> "1000305"  [label="DDG: &kvm_no_apic_vcpu"];
"1000198" -> "1000305"  [label="DDG: static_key_slow_inc(&kvm_no_apic_vcpu)"];
"1000199" -> "1000198"  [label="AST: "];
"1000199" -> "1000200"  [label="CFG: "];
"1000200" -> "1000199"  [label="AST: "];
"1000198" -> "1000199"  [label="CFG: "];
"1000200" -> "1000199"  [label="AST: "];
"1000200" -> "1000185"  [label="CFG: "];
"1000199" -> "1000200"  [label="CFG: "];
"1000201" -> "1000102"  [label="AST: "];
"1000201" -> "1000207"  [label="CFG: "];
"1000202" -> "1000201"  [label="AST: "];
"1000207" -> "1000201"  [label="AST: "];
"1000219" -> "1000201"  [label="CFG: "];
"1000201" -> "1000305"  [label="DDG: kzalloc(KVM_MAX_MCE_BANKS * sizeof(u64) * 4,\n\t\t\t\t       GFP_KERNEL)"];
"1000207" -> "1000201"  [label="DDG: KVM_MAX_MCE_BANKS * sizeof(u64) * 4"];
"1000207" -> "1000201"  [label="DDG: GFP_KERNEL"];
"1000201" -> "1000216"  [label="DDG: vcpu->arch.mce_banks"];
"1000202" -> "1000201"  [label="AST: "];
"1000202" -> "1000206"  [label="CFG: "];
"1000203" -> "1000202"  [label="AST: "];
"1000206" -> "1000202"  [label="AST: "];
"1000209" -> "1000202"  [label="CFG: "];
"1000203" -> "1000202"  [label="AST: "];
"1000203" -> "1000205"  [label="CFG: "];
"1000204" -> "1000203"  [label="AST: "];
"1000205" -> "1000203"  [label="AST: "];
"1000206" -> "1000203"  [label="CFG: "];
"1000204" -> "1000203"  [label="AST: "];
"1000204" -> "1000193"  [label="CFG: "];
"1000204" -> "1000198"  [label="CFG: "];
"1000205" -> "1000204"  [label="CFG: "];
"1000206" -> "1000202"  [label="AST: "];
"1000206" -> "1000203"  [label="CFG: "];
"1000202" -> "1000206"  [label="CFG: "];
"1000207" -> "1000201"  [label="AST: "];
"1000207" -> "1000214"  [label="CFG: "];
"1000208" -> "1000207"  [label="AST: "];
"1000214" -> "1000207"  [label="AST: "];
"1000201" -> "1000207"  [label="CFG: "];
"1000207" -> "1000305"  [label="DDG: GFP_KERNEL"];
"1000207" -> "1000305"  [label="DDG: KVM_MAX_MCE_BANKS * sizeof(u64) * 4"];
"1000207" -> "1000201"  [label="DDG: KVM_MAX_MCE_BANKS * sizeof(u64) * 4"];
"1000207" -> "1000201"  [label="DDG: GFP_KERNEL"];
"1000208" -> "1000207"  [label="DDG: KVM_MAX_MCE_BANKS"];
"1000208" -> "1000207"  [label="DDG: sizeof(u64) * 4"];
"1000152" -> "1000207"  [label="DDG: GFP_KERNEL"];
"1000207" -> "1000237"  [label="DDG: GFP_KERNEL"];
"1000208" -> "1000207"  [label="AST: "];
"1000208" -> "1000210"  [label="CFG: "];
"1000209" -> "1000208"  [label="AST: "];
"1000210" -> "1000208"  [label="AST: "];
"1000214" -> "1000208"  [label="CFG: "];
"1000208" -> "1000305"  [label="DDG: KVM_MAX_MCE_BANKS"];
"1000208" -> "1000305"  [label="DDG: sizeof(u64) * 4"];
"1000208" -> "1000207"  [label="DDG: KVM_MAX_MCE_BANKS"];
"1000208" -> "1000207"  [label="DDG: sizeof(u64) * 4"];
"1000210" -> "1000208"  [label="DDG: 4"];
"1000208" -> "1000228"  [label="DDG: KVM_MAX_MCE_BANKS"];
"1000209" -> "1000208"  [label="AST: "];
"1000209" -> "1000202"  [label="CFG: "];
"1000212" -> "1000209"  [label="CFG: "];
"1000210" -> "1000208"  [label="AST: "];
"1000210" -> "1000213"  [label="CFG: "];
"1000211" -> "1000210"  [label="AST: "];
"1000213" -> "1000210"  [label="AST: "];
"1000208" -> "1000210"  [label="CFG: "];
"1000210" -> "1000208"  [label="DDG: 4"];
"1000211" -> "1000210"  [label="AST: "];
"1000211" -> "1000212"  [label="CFG: "];
"1000212" -> "1000211"  [label="AST: "];
"1000213" -> "1000211"  [label="CFG: "];
"1000211" -> "1000305"  [label="DDG: u64"];
"1000212" -> "1000211"  [label="AST: "];
"1000212" -> "1000209"  [label="CFG: "];
"1000211" -> "1000212"  [label="CFG: "];
"1000213" -> "1000210"  [label="AST: "];
"1000213" -> "1000211"  [label="CFG: "];
"1000210" -> "1000213"  [label="CFG: "];
"1000205" -> "1000203"  [label="AST: "];
"1000205" -> "1000204"  [label="CFG: "];
"1000203" -> "1000205"  [label="CFG: "];
"1000214" -> "1000207"  [label="AST: "];
"1000214" -> "1000208"  [label="CFG: "];
"1000207" -> "1000214"  [label="CFG: "];
"1000215" -> "1000102"  [label="AST: "];
"1000216" -> "1000215"  [label="AST: "];
"1000222" -> "1000215"  [label="AST: "];
"1000220" -> "1000218"  [label="AST: "];
"1000220" -> "1000219"  [label="CFG: "];
"1000218" -> "1000220"  [label="CFG: "];
"1000221" -> "1000217"  [label="AST: "];
"1000221" -> "1000218"  [label="CFG: "];
"1000217" -> "1000221"  [label="CFG: "];
"1000222" -> "1000215"  [label="AST: "];
"1000223" -> "1000222"  [label="AST: "];
"1000227" -> "1000222"  [label="AST: "];
"1000216" -> "1000215"  [label="AST: "];
"1000216" -> "1000217"  [label="CFG: "];
"1000217" -> "1000216"  [label="AST: "];
"1000224" -> "1000216"  [label="CFG: "];
"1000231" -> "1000216"  [label="CFG: "];
"1000216" -> "1000305"  [label="DDG: !vcpu->arch.mce_banks"];
"1000216" -> "1000305"  [label="DDG: vcpu->arch.mce_banks"];
"1000201" -> "1000216"  [label="DDG: vcpu->arch.mce_banks"];
"1000216" -> "1000281"  [label="DDG: vcpu->arch.mce_banks"];
"1000217" -> "1000216"  [label="AST: "];
"1000217" -> "1000221"  [label="CFG: "];
"1000218" -> "1000217"  [label="AST: "];
"1000221" -> "1000217"  [label="AST: "];
"1000216" -> "1000217"  [label="CFG: "];
"1000218" -> "1000217"  [label="AST: "];
"1000218" -> "1000220"  [label="CFG: "];
"1000219" -> "1000218"  [label="AST: "];
"1000220" -> "1000218"  [label="AST: "];
"1000221" -> "1000218"  [label="CFG: "];
"1000219" -> "1000218"  [label="AST: "];
"1000219" -> "1000201"  [label="CFG: "];
"1000220" -> "1000219"  [label="CFG: "];
"1000223" -> "1000222"  [label="AST: "];
"1000223" -> "1000225"  [label="CFG: "];
"1000224" -> "1000223"  [label="AST: "];
"1000225" -> "1000223"  [label="AST: "];
"1000227" -> "1000223"  [label="CFG: "];
"1000223" -> "1000305"  [label="DDG: -ENOMEM"];
"1000223" -> "1000305"  [label="DDG: r"];
"1000225" -> "1000223"  [label="DDG: ENOMEM"];
"1000223" -> "1000303"  [label="DDG: r"];
"1000224" -> "1000223"  [label="AST: "];
"1000224" -> "1000216"  [label="CFG: "];
"1000226" -> "1000224"  [label="CFG: "];
"1000225" -> "1000223"  [label="AST: "];
"1000225" -> "1000226"  [label="CFG: "];
"1000226" -> "1000225"  [label="AST: "];
"1000223" -> "1000225"  [label="CFG: "];
"1000225" -> "1000305"  [label="DDG: ENOMEM"];
"1000225" -> "1000223"  [label="DDG: ENOMEM"];
"1000226" -> "1000225"  [label="AST: "];
"1000226" -> "1000224"  [label="CFG: "];
"1000225" -> "1000226"  [label="CFG: "];
"1000227" -> "1000222"  [label="AST: "];
"1000227" -> "1000223"  [label="CFG: "];
"1000287" -> "1000227"  [label="CFG: "];
"1000228" -> "1000102"  [label="AST: "];
"1000228" -> "1000234"  [label="CFG: "];
"1000229" -> "1000228"  [label="AST: "];
"1000234" -> "1000228"  [label="AST: "];
"1000241" -> "1000228"  [label="CFG: "];
"1000228" -> "1000305"  [label="DDG: vcpu->arch.mcg_cap"];
"1000228" -> "1000305"  [label="DDG: KVM_MAX_MCE_BANKS"];
"1000208" -> "1000228"  [label="DDG: KVM_MAX_MCE_BANKS"];
"1000229" -> "1000228"  [label="AST: "];
"1000229" -> "1000233"  [label="CFG: "];
"1000230" -> "1000229"  [label="AST: "];
"1000233" -> "1000229"  [label="AST: "];
"1000234" -> "1000229"  [label="CFG: "];
"1000230" -> "1000229"  [label="AST: "];
"1000230" -> "1000232"  [label="CFG: "];
"1000231" -> "1000230"  [label="AST: "];
"1000232" -> "1000230"  [label="AST: "];
"1000233" -> "1000230"  [label="CFG: "];
"1000231" -> "1000230"  [label="AST: "];
"1000231" -> "1000216"  [label="CFG: "];
"1000232" -> "1000231"  [label="CFG: "];
"1000233" -> "1000229"  [label="AST: "];
"1000233" -> "1000230"  [label="CFG: "];
"1000229" -> "1000233"  [label="CFG: "];
"1000234" -> "1000228"  [label="AST: "];
"1000234" -> "1000229"  [label="CFG: "];
"1000228" -> "1000234"  [label="CFG: "];
"1000232" -> "1000230"  [label="AST: "];
"1000232" -> "1000231"  [label="CFG: "];
"1000230" -> "1000232"  [label="CFG: "];
"1000235" -> "1000102"  [label="AST: "];
"1000236" -> "1000235"  [label="AST: "];
"1000245" -> "1000235"  [label="AST: "];
"1000238" -> "1000237"  [label="AST: "];
"1000238" -> "1000239"  [label="CFG: "];
"1000239" -> "1000238"  [label="AST: "];
"1000244" -> "1000238"  [label="CFG: "];
"1000239" -> "1000238"  [label="AST: "];
"1000239" -> "1000243"  [label="CFG: "];
"1000240" -> "1000239"  [label="AST: "];
"1000243" -> "1000239"  [label="AST: "];
"1000238" -> "1000239"  [label="CFG: "];
"1000240" -> "1000239"  [label="AST: "];
"1000240" -> "1000242"  [label="CFG: "];
"1000241" -> "1000240"  [label="AST: "];
"1000242" -> "1000240"  [label="AST: "];
"1000243" -> "1000240"  [label="CFG: "];
"1000241" -> "1000240"  [label="AST: "];
"1000241" -> "1000228"  [label="CFG: "];
"1000242" -> "1000241"  [label="CFG: "];
"1000242" -> "1000240"  [label="AST: "];
"1000242" -> "1000241"  [label="CFG: "];
"1000240" -> "1000242"  [label="CFG: "];
"1000243" -> "1000239"  [label="AST: "];
"1000243" -> "1000240"  [label="CFG: "];
"1000239" -> "1000243"  [label="CFG: "];
"1000236" -> "1000235"  [label="AST: "];
"1000236" -> "1000237"  [label="CFG: "];
"1000237" -> "1000236"  [label="AST: "];
"1000245" -> "1000236"  [label="CFG: "];
"1000247" -> "1000236"  [label="CFG: "];
"1000236" -> "1000305"  [label="DDG: zalloc_cpumask_var(&vcpu->arch.wbinvd_dirty_mask, GFP_KERNEL)"];
"1000236" -> "1000305"  [label="DDG: !zalloc_cpumask_var(&vcpu->arch.wbinvd_dirty_mask, GFP_KERNEL)"];
"1000237" -> "1000236"  [label="DDG: &vcpu->arch.wbinvd_dirty_mask"];
"1000237" -> "1000236"  [label="DDG: GFP_KERNEL"];
"1000244" -> "1000237"  [label="AST: "];
"1000244" -> "1000238"  [label="CFG: "];
"1000237" -> "1000244"  [label="CFG: "];
"1000237" -> "1000236"  [label="AST: "];
"1000237" -> "1000244"  [label="CFG: "];
"1000238" -> "1000237"  [label="AST: "];
"1000244" -> "1000237"  [label="AST: "];
"1000236" -> "1000237"  [label="CFG: "];
"1000237" -> "1000305"  [label="DDG: &vcpu->arch.wbinvd_dirty_mask"];
"1000237" -> "1000305"  [label="DDG: GFP_KERNEL"];
"1000237" -> "1000236"  [label="DDG: &vcpu->arch.wbinvd_dirty_mask"];
"1000237" -> "1000236"  [label="DDG: GFP_KERNEL"];
"1000207" -> "1000237"  [label="DDG: GFP_KERNEL"];
"1000237" -> "1000274"  [label="DDG: &vcpu->arch.wbinvd_dirty_mask"];
"1000245" -> "1000235"  [label="AST: "];
"1000245" -> "1000236"  [label="CFG: "];
"1000280" -> "1000245"  [label="CFG: "];
"1000246" -> "1000102"  [label="AST: "];
"1000246" -> "1000248"  [label="CFG: "];
"1000247" -> "1000246"  [label="AST: "];
"1000248" -> "1000246"  [label="AST: "];
"1000251" -> "1000246"  [label="CFG: "];
"1000246" -> "1000305"  [label="DDG: fx_init(vcpu)"];
"1000246" -> "1000305"  [label="DDG: r"];
"1000248" -> "1000246"  [label="DDG: vcpu"];
"1000246" -> "1000303"  [label="DDG: r"];
"1000247" -> "1000246"  [label="AST: "];
"1000247" -> "1000236"  [label="CFG: "];
"1000249" -> "1000247"  [label="CFG: "];
"1000249" -> "1000248"  [label="AST: "];
"1000249" -> "1000247"  [label="CFG: "];
"1000248" -> "1000249"  [label="CFG: "];
"1000248" -> "1000246"  [label="AST: "];
"1000248" -> "1000249"  [label="CFG: "];
"1000249" -> "1000248"  [label="AST: "];
"1000246" -> "1000248"  [label="CFG: "];
"1000248" -> "1000246"  [label="DDG: vcpu"];
"1000177" -> "1000248"  [label="DDG: vcpu"];
"1000190" -> "1000248"  [label="DDG: vcpu"];
"1000101" -> "1000248"  [label="DDG: vcpu"];
"1000248" -> "1000267"  [label="DDG: vcpu"];
"1000248" -> "1000288"  [label="DDG: vcpu"];
"1000250" -> "1000102"  [label="AST: "];
"1000251" -> "1000250"  [label="AST: "];
"1000252" -> "1000250"  [label="AST: "];
"1000251" -> "1000250"  [label="AST: "];
"1000251" -> "1000246"  [label="CFG: "];
"1000252" -> "1000251"  [label="CFG: "];
"1000256" -> "1000251"  [label="CFG: "];
"1000252" -> "1000250"  [label="AST: "];
"1000252" -> "1000251"  [label="CFG: "];
"1000273" -> "1000252"  [label="CFG: "];
"1000258" -> "1000254"  [label="AST: "];
"1000258" -> "1000255"  [label="CFG: "];
"1000254" -> "1000258"  [label="CFG: "];
"1000253" -> "1000102"  [label="AST: "];
"1000253" -> "1000259"  [label="CFG: "];
"1000254" -> "1000253"  [label="AST: "];
"1000259" -> "1000253"  [label="AST: "];
"1000263" -> "1000253"  [label="CFG: "];
"1000253" -> "1000305"  [label="DDG: vcpu->arch.ia32_tsc_adjust_msr"];
"1000254" -> "1000253"  [label="AST: "];
"1000254" -> "1000258"  [label="CFG: "];
"1000255" -> "1000254"  [label="AST: "];
"1000258" -> "1000254"  [label="AST: "];
"1000259" -> "1000254"  [label="CFG: "];
"1000255" -> "1000254"  [label="AST: "];
"1000255" -> "1000257"  [label="CFG: "];
"1000256" -> "1000255"  [label="AST: "];
"1000257" -> "1000255"  [label="AST: "];
"1000258" -> "1000255"  [label="CFG: "];
"1000256" -> "1000255"  [label="AST: "];
"1000256" -> "1000251"  [label="CFG: "];
"1000257" -> "1000256"  [label="CFG: "];
"1000259" -> "1000253"  [label="AST: "];
"1000259" -> "1000254"  [label="CFG: "];
"1000253" -> "1000259"  [label="CFG: "];
"1000257" -> "1000255"  [label="AST: "];
"1000257" -> "1000256"  [label="CFG: "];
"1000255" -> "1000257"  [label="CFG: "];
"1000260" -> "1000102"  [label="AST: "];
"1000260" -> "1000266"  [label="CFG: "];
"1000261" -> "1000260"  [label="AST: "];
"1000266" -> "1000260"  [label="AST: "];
"1000268" -> "1000260"  [label="CFG: "];
"1000260" -> "1000305"  [label="DDG: false"];
"1000260" -> "1000305"  [label="DDG: vcpu->arch.pv_time_enabled"];
"1000261" -> "1000260"  [label="AST: "];
"1000261" -> "1000265"  [label="CFG: "];
"1000262" -> "1000261"  [label="AST: "];
"1000265" -> "1000261"  [label="AST: "];
"1000266" -> "1000261"  [label="CFG: "];
"1000262" -> "1000261"  [label="AST: "];
"1000262" -> "1000264"  [label="CFG: "];
"1000263" -> "1000262"  [label="AST: "];
"1000264" -> "1000262"  [label="AST: "];
"1000265" -> "1000262"  [label="CFG: "];
"1000263" -> "1000262"  [label="AST: "];
"1000263" -> "1000253"  [label="CFG: "];
"1000264" -> "1000263"  [label="CFG: "];
"1000265" -> "1000261"  [label="AST: "];
"1000265" -> "1000262"  [label="CFG: "];
"1000261" -> "1000265"  [label="CFG: "];
"1000266" -> "1000260"  [label="AST: "];
"1000266" -> "1000261"  [label="CFG: "];
"1000260" -> "1000266"  [label="CFG: "];
"1000264" -> "1000262"  [label="AST: "];
"1000264" -> "1000263"  [label="CFG: "];
"1000262" -> "1000264"  [label="CFG: "];
"1000267" -> "1000102"  [label="AST: "];
"1000267" -> "1000268"  [label="CFG: "];
"1000268" -> "1000267"  [label="AST: "];
"1000270" -> "1000267"  [label="CFG: "];
"1000267" -> "1000305"  [label="DDG: kvm_async_pf_hash_reset(vcpu)"];
"1000248" -> "1000267"  [label="DDG: vcpu"];
"1000101" -> "1000267"  [label="DDG: vcpu"];
"1000267" -> "1000269"  [label="DDG: vcpu"];
"1000268" -> "1000267"  [label="AST: "];
"1000268" -> "1000260"  [label="CFG: "];
"1000267" -> "1000268"  [label="CFG: "];
"1000270" -> "1000269"  [label="AST: "];
"1000270" -> "1000267"  [label="CFG: "];
"1000269" -> "1000270"  [label="CFG: "];
"1000269" -> "1000102"  [label="AST: "];
"1000269" -> "1000270"  [label="CFG: "];
"1000270" -> "1000269"  [label="AST: "];
"1000272" -> "1000269"  [label="CFG: "];
"1000269" -> "1000305"  [label="DDG: kvm_pmu_init(vcpu)"];
"1000269" -> "1000305"  [label="DDG: vcpu"];
"1000267" -> "1000269"  [label="DDG: vcpu"];
"1000101" -> "1000269"  [label="DDG: vcpu"];
"1000271" -> "1000102"  [label="AST: "];
"1000271" -> "1000272"  [label="CFG: "];
"1000272" -> "1000271"  [label="AST: "];
"1000305" -> "1000271"  [label="CFG: "];
"1000271" -> "1000305"  [label="DDG: <RET>"];
"1000272" -> "1000271"  [label="DDG: 0"];
"1000272" -> "1000271"  [label="AST: "];
"1000272" -> "1000269"  [label="CFG: "];
"1000271" -> "1000272"  [label="CFG: "];
"1000272" -> "1000271"  [label="DDG: 0"];
"1000273" -> "1000102"  [label="AST: "];
"1000273" -> "1000252"  [label="CFG: "];
"1000277" -> "1000273"  [label="CFG: "];
"1000274" -> "1000102"  [label="AST: "];
"1000274" -> "1000275"  [label="CFG: "];
"1000275" -> "1000274"  [label="AST: "];
"1000280" -> "1000274"  [label="CFG: "];
"1000274" -> "1000305"  [label="DDG: vcpu->arch.wbinvd_dirty_mask"];
"1000274" -> "1000305"  [label="DDG: free_cpumask_var(vcpu->arch.wbinvd_dirty_mask)"];
"1000237" -> "1000274"  [label="DDG: &vcpu->arch.wbinvd_dirty_mask"];
"1000275" -> "1000274"  [label="AST: "];
"1000275" -> "1000279"  [label="CFG: "];
"1000276" -> "1000275"  [label="AST: "];
"1000279" -> "1000275"  [label="AST: "];
"1000274" -> "1000275"  [label="CFG: "];
"1000276" -> "1000275"  [label="AST: "];
"1000276" -> "1000278"  [label="CFG: "];
"1000277" -> "1000276"  [label="AST: "];
"1000278" -> "1000276"  [label="AST: "];
"1000279" -> "1000276"  [label="CFG: "];
"1000277" -> "1000276"  [label="AST: "];
"1000277" -> "1000273"  [label="CFG: "];
"1000278" -> "1000277"  [label="CFG: "];
"1000278" -> "1000276"  [label="AST: "];
"1000278" -> "1000277"  [label="CFG: "];
"1000276" -> "1000278"  [label="CFG: "];
"1000279" -> "1000275"  [label="AST: "];
"1000279" -> "1000276"  [label="CFG: "];
"1000275" -> "1000279"  [label="CFG: "];
"1000280" -> "1000102"  [label="AST: "];
"1000280" -> "1000274"  [label="CFG: "];
"1000280" -> "1000245"  [label="CFG: "];
"1000284" -> "1000280"  [label="CFG: "];
"1000281" -> "1000102"  [label="AST: "];
"1000281" -> "1000282"  [label="CFG: "];
"1000282" -> "1000281"  [label="AST: "];
"1000287" -> "1000281"  [label="CFG: "];
"1000281" -> "1000305"  [label="DDG: vcpu->arch.mce_banks"];
"1000281" -> "1000305"  [label="DDG: kfree(vcpu->arch.mce_banks)"];
"1000216" -> "1000281"  [label="DDG: vcpu->arch.mce_banks"];
"1000285" -> "1000283"  [label="AST: "];
"1000285" -> "1000284"  [label="CFG: "];
"1000283" -> "1000285"  [label="CFG: "];
"1000286" -> "1000282"  [label="AST: "];
"1000286" -> "1000283"  [label="CFG: "];
"1000282" -> "1000286"  [label="CFG: "];
"1000282" -> "1000281"  [label="AST: "];
"1000282" -> "1000286"  [label="CFG: "];
"1000283" -> "1000282"  [label="AST: "];
"1000286" -> "1000282"  [label="AST: "];
"1000281" -> "1000282"  [label="CFG: "];
"1000283" -> "1000282"  [label="AST: "];
"1000283" -> "1000285"  [label="CFG: "];
"1000284" -> "1000283"  [label="AST: "];
"1000285" -> "1000283"  [label="AST: "];
"1000286" -> "1000283"  [label="CFG: "];
"1000284" -> "1000283"  [label="AST: "];
"1000284" -> "1000280"  [label="CFG: "];
"1000285" -> "1000284"  [label="CFG: "];
"1000287" -> "1000102"  [label="AST: "];
"1000287" -> "1000281"  [label="CFG: "];
"1000287" -> "1000227"  [label="CFG: "];
"1000289" -> "1000287"  [label="CFG: "];
"1000288" -> "1000102"  [label="AST: "];
"1000288" -> "1000289"  [label="CFG: "];
"1000289" -> "1000288"  [label="AST: "];
"1000290" -> "1000288"  [label="CFG: "];
"1000288" -> "1000305"  [label="DDG: kvm_free_lapic(vcpu)"];
"1000177" -> "1000288"  [label="DDG: vcpu"];
"1000190" -> "1000288"  [label="DDG: vcpu"];
"1000248" -> "1000288"  [label="DDG: vcpu"];
"1000101" -> "1000288"  [label="DDG: vcpu"];
"1000288" -> "1000291"  [label="DDG: vcpu"];
"1000289" -> "1000288"  [label="AST: "];
"1000289" -> "1000287"  [label="CFG: "];
"1000288" -> "1000289"  [label="CFG: "];
"1000290" -> "1000102"  [label="AST: "];
"1000290" -> "1000288"  [label="CFG: "];
"1000290" -> "1000196"  [label="CFG: "];
"1000292" -> "1000290"  [label="CFG: "];
"1000291" -> "1000102"  [label="AST: "];
"1000291" -> "1000292"  [label="CFG: "];
"1000292" -> "1000291"  [label="AST: "];
"1000293" -> "1000291"  [label="CFG: "];
"1000291" -> "1000305"  [label="DDG: kvm_mmu_destroy(vcpu)"];
"1000291" -> "1000305"  [label="DDG: vcpu"];
"1000288" -> "1000291"  [label="DDG: vcpu"];
"1000190" -> "1000291"  [label="DDG: vcpu"];
"1000101" -> "1000291"  [label="DDG: vcpu"];
"1000292" -> "1000291"  [label="AST: "];
"1000292" -> "1000290"  [label="CFG: "];
"1000291" -> "1000292"  [label="CFG: "];
"1000293" -> "1000102"  [label="AST: "];
"1000293" -> "1000291"  [label="CFG: "];
"1000293" -> "1000183"  [label="CFG: "];
"1000296" -> "1000293"  [label="CFG: "];
"1000294" -> "1000102"  [label="AST: "];
"1000294" -> "1000295"  [label="CFG: "];
"1000295" -> "1000294"  [label="AST: "];
"1000302" -> "1000294"  [label="CFG: "];
"1000294" -> "1000305"  [label="DDG: free_page((unsigned long)vcpu->arch.pio_data)"];
"1000294" -> "1000305"  [label="DDG: (unsigned long)vcpu->arch.pio_data"];
"1000295" -> "1000294"  [label="DDG: vcpu->arch.pio_data"];
"1000295" -> "1000294"  [label="AST: "];
"1000295" -> "1000297"  [label="CFG: "];
"1000296" -> "1000295"  [label="AST: "];
"1000297" -> "1000295"  [label="AST: "];
"1000294" -> "1000295"  [label="CFG: "];
"1000295" -> "1000305"  [label="DDG: vcpu->arch.pio_data"];
"1000295" -> "1000294"  [label="DDG: vcpu->arch.pio_data"];
"1000164" -> "1000295"  [label="DDG: vcpu->arch.pio_data"];
"1000297" -> "1000295"  [label="AST: "];
"1000297" -> "1000301"  [label="CFG: "];
"1000298" -> "1000297"  [label="AST: "];
"1000301" -> "1000297"  [label="AST: "];
"1000295" -> "1000297"  [label="CFG: "];
"1000298" -> "1000297"  [label="AST: "];
"1000298" -> "1000300"  [label="CFG: "];
"1000299" -> "1000298"  [label="AST: "];
"1000300" -> "1000298"  [label="AST: "];
"1000301" -> "1000298"  [label="CFG: "];
"1000299" -> "1000298"  [label="AST: "];
"1000299" -> "1000296"  [label="CFG: "];
"1000300" -> "1000299"  [label="CFG: "];
"1000300" -> "1000298"  [label="AST: "];
"1000300" -> "1000299"  [label="CFG: "];
"1000298" -> "1000300"  [label="CFG: "];
"1000301" -> "1000297"  [label="AST: "];
"1000301" -> "1000298"  [label="CFG: "];
"1000297" -> "1000301"  [label="CFG: "];
"1000302" -> "1000102"  [label="AST: "];
"1000302" -> "1000294"  [label="CFG: "];
"1000302" -> "1000163"  [label="CFG: "];
"1000304" -> "1000302"  [label="CFG: "];
"1000303" -> "1000102"  [label="AST: "];
"1000303" -> "1000304"  [label="CFG: "];
"1000304" -> "1000303"  [label="AST: "];
"1000305" -> "1000303"  [label="CFG: "];
"1000303" -> "1000305"  [label="DDG: <RET>"];
"1000304" -> "1000303"  [label="DDG: r"];
"1000193" -> "1000303"  [label="DDG: r"];
"1000159" -> "1000303"  [label="DDG: r"];
"1000180" -> "1000303"  [label="DDG: r"];
"1000246" -> "1000303"  [label="DDG: r"];
"1000223" -> "1000303"  [label="DDG: r"];
"1000304" -> "1000303"  [label="AST: "];
"1000304" -> "1000302"  [label="CFG: "];
"1000303" -> "1000304"  [label="CFG: "];
"1000304" -> "1000303"  [label="DDG: r"];
"1000106" -> "1000102"  [label="AST: "];
"1000106" -> "1000107"  [label="CFG: "];
"1000107" -> "1000106"  [label="AST: "];
"1000113" -> "1000106"  [label="CFG: "];
"1000106" -> "1000305"  [label="DDG: vcpu->kvm == NULL"];
"1000106" -> "1000305"  [label="DDG: BUG_ON(vcpu->kvm == NULL)"];
"1000107" -> "1000106"  [label="DDG: vcpu->kvm"];
"1000107" -> "1000106"  [label="DDG: NULL"];
"1000110" -> "1000108"  [label="AST: "];
"1000110" -> "1000109"  [label="CFG: "];
"1000108" -> "1000110"  [label="CFG: "];
"1000111" -> "1000107"  [label="AST: "];
"1000111" -> "1000108"  [label="CFG: "];
"1000107" -> "1000111"  [label="CFG: "];
"1000107" -> "1000106"  [label="AST: "];
"1000107" -> "1000111"  [label="CFG: "];
"1000108" -> "1000107"  [label="AST: "];
"1000111" -> "1000107"  [label="AST: "];
"1000106" -> "1000107"  [label="CFG: "];
"1000107" -> "1000305"  [label="DDG: NULL"];
"1000107" -> "1000106"  [label="DDG: vcpu->kvm"];
"1000107" -> "1000106"  [label="DDG: NULL"];
"1000107" -> "1000112"  [label="DDG: vcpu->kvm"];
"1000108" -> "1000107"  [label="AST: "];
"1000108" -> "1000110"  [label="CFG: "];
"1000109" -> "1000108"  [label="AST: "];
"1000110" -> "1000108"  [label="AST: "];
"1000111" -> "1000108"  [label="CFG: "];
"1000109" -> "1000108"  [label="AST: "];
"1000109" -> "1000100"  [label="CFG: "];
"1000110" -> "1000109"  [label="CFG: "];
"1000112" -> "1000102"  [label="AST: "];
"1000112" -> "1000114"  [label="CFG: "];
"1000113" -> "1000112"  [label="AST: "];
"1000114" -> "1000112"  [label="AST: "];
"1000121" -> "1000112"  [label="CFG: "];
"1000112" -> "1000305"  [label="DDG: vcpu->kvm"];
"1000107" -> "1000112"  [label="DDG: vcpu->kvm"];
"1000112" -> "1000130"  [label="DDG: kvm"];
"1000113" -> "1000112"  [label="AST: "];
"1000113" -> "1000106"  [label="CFG: "];
"1000115" -> "1000113"  [label="CFG: "];
"1000116" -> "1000114"  [label="AST: "];
"1000116" -> "1000115"  [label="CFG: "];
"1000114" -> "1000116"  [label="CFG: "];
"1000114" -> "1000112"  [label="AST: "];
"1000114" -> "1000116"  [label="CFG: "];
"1000115" -> "1000114"  [label="AST: "];
"1000116" -> "1000114"  [label="AST: "];
"1000112" -> "1000114"  [label="CFG: "];
"1000115" -> "1000114"  [label="AST: "];
"1000115" -> "1000113"  [label="CFG: "];
"1000116" -> "1000115"  [label="CFG: "];
}
