Analysis & Synthesis report for Rega_Automatizada_Melhorias
Sun Jun 02 16:28:29 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Port Connectivity Checks: "timer:comb_7|five_to_zero:comb_8|FFJK:jk_ff2"
 11. Port Connectivity Checks: "timer:comb_7|five_to_zero:comb_8|FFJK:jk_ff1"
 12. Port Connectivity Checks: "timer:comb_7|five_to_zero:comb_8|FFJK:jk_ff0"
 13. Port Connectivity Checks: "timer:comb_7|nine_to_zero:comb_4|FFJK:comb_6"
 14. Port Connectivity Checks: "timer:comb_7|nine_to_zero:comb_4|FFJK:comb_3"
 15. Port Connectivity Checks: "timer:comb_7|demux1x4:comb_3"
 16. Port Connectivity Checks: "timer:comb_7"
 17. Port Connectivity Checks: "settimer_mux:comb_6"
 18. Port Connectivity Checks: "kronos:comb_5"
 19. Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff25"
 20. Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff22"
 21. Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff21"
 22. Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff20"
 23. Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff19"
 24. Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff18"
 25. Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff17"
 26. Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff14"
 27. Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff13"
 28. Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff12"
 29. Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff11"
 30. Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff10"
 31. Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff9"
 32. Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff8"
 33. Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff7"
 34. Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff6"
 35. Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff5"
 36. Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff4"
 37. Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff3"
 38. Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff2"
 39. Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff1"
 40. Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff0"
 41. Port Connectivity Checks: "frequency_divider:comb_4"
 42. Port Connectivity Checks: "mux_2_1:mux_segment_g"
 43. Port Connectivity Checks: "mux_2_1:mux_segment_f"
 44. Port Connectivity Checks: "mux_2_1:mux_segment_e"
 45. Port Connectivity Checks: "mux_2_1:mux_segment_d"
 46. Port Connectivity Checks: "mux_2_1:mux_segment_c"
 47. Port Connectivity Checks: "mux_2_1:mux_segment_b"
 48. Port Connectivity Checks: "mux_2_1:mux_segment_a"
 49. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sun Jun 02 16:28:29 2024       ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; Rega_Automatizada_Melhorias                 ;
; Top-level Entity Name       ; main                                        ;
; Family                      ; MAX II                                      ;
; Total logic elements        ; 86                                          ;
; Total pins                  ; 24                                          ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                       ;
+------------------------------------------------------------------+--------------------+-----------------------------+
; Option                                                           ; Setting            ; Default Value               ;
+------------------------------------------------------------------+--------------------+-----------------------------+
; Device                                                           ; EPM240T100C5       ;                             ;
; Top-level entity name                                            ; main               ; Rega_Automatizada_Melhorias ;
; Family name                                                      ; MAX II             ; Cyclone V                   ;
; Use smart compilation                                            ; Off                ; Off                         ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                          ;
; Enable compact report table                                      ; Off                ; Off                         ;
; Restructure Multiplexers                                         ; Auto               ; Auto                        ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                         ;
; Preserve fewer node names                                        ; On                 ; On                          ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable                      ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001                ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993                   ;
; State Machine Processing                                         ; Auto               ; Auto                        ;
; Safe State Machine                                               ; Off                ; Off                         ;
; Extract Verilog State Machines                                   ; On                 ; On                          ;
; Extract VHDL State Machines                                      ; On                 ; On                          ;
; Ignore Verilog initial constructs                                ; Off                ; Off                         ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                        ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                         ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                          ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                          ;
; Parallel Synthesis                                               ; On                 ; On                          ;
; NOT Gate Push-Back                                               ; On                 ; On                          ;
; Power-Up Don't Care                                              ; On                 ; On                          ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                         ;
; Remove Duplicate Registers                                       ; On                 ; On                          ;
; Ignore CARRY Buffers                                             ; Off                ; Off                         ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                         ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                         ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                         ;
; Ignore LCELL Buffers                                             ; Off                ; Off                         ;
; Ignore SOFT Buffers                                              ; On                 ; On                          ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                         ;
; Optimization Technique                                           ; Balanced           ; Balanced                    ;
; Carry Chain Length                                               ; 70                 ; 70                          ;
; Auto Carry Chains                                                ; On                 ; On                          ;
; Auto Open-Drain Pins                                             ; On                 ; On                          ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                         ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                        ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                        ;
; Auto Clock Enable Replacement                                    ; On                 ; On                          ;
; Allow Synchronous Control Signals                                ; On                 ; On                          ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                         ;
; Auto Resource Sharing                                            ; Off                ; Off                         ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                          ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                         ;
; Report Parameter Settings                                        ; On                 ; On                          ;
; Report Source Assignments                                        ; On                 ; On                          ;
; Report Connectivity Checks                                       ; On                 ; On                          ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                         ;
; Synchronization Register Chain Length                            ; 2                  ; 2                           ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation          ;
; HDL message level                                                ; Level2             ; Level2                      ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                         ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                        ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                        ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                         ;
; Clock MUX Protection                                             ; On                 ; On                          ;
; Block Design Naming                                              ; Auto               ; Auto                        ;
; Synthesis Effort                                                 ; Auto               ; Auto                        ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                          ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium                      ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                        ;
+------------------------------------------------------------------+--------------------+-----------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------------------+-----------------+------------------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type              ; File Name with Absolute Path                                             ; Library ;
+----------------------------------------------+-----------------+------------------------+--------------------------------------------------------------------------+---------+
; first_project/sprinkler_trigger.v            ; yes             ; User Verilog HDL File  ; F:/intelFPGA_lite/18.1/pbl2/first_project/sprinkler_trigger.v            ;         ;
; first_project/mux_2_1.v                      ; yes             ; User Verilog HDL File  ; F:/intelFPGA_lite/18.1/pbl2/first_project/mux_2_1.v                      ;         ;
; first_project/irrigation_trigger.v           ; yes             ; User Verilog HDL File  ; F:/intelFPGA_lite/18.1/pbl2/first_project/irrigation_trigger.v           ;         ;
; first_project/inlet_valve_trigger.v          ; yes             ; User Verilog HDL File  ; F:/intelFPGA_lite/18.1/pbl2/first_project/inlet_valve_trigger.v          ;         ;
; first_project/error_detector.v               ; yes             ; User Verilog HDL File  ; F:/intelFPGA_lite/18.1/pbl2/first_project/error_detector.v               ;         ;
; first_project/encoder_water_tank_level.v     ; yes             ; User Verilog HDL File  ; F:/intelFPGA_lite/18.1/pbl2/first_project/encoder_water_tank_level.v     ;         ;
; first_project/drip_trigger.v                 ; yes             ; User Verilog HDL File  ; F:/intelFPGA_lite/18.1/pbl2/first_project/drip_trigger.v                 ;         ;
; first_project/decoder_water_tank_level.v     ; yes             ; User Verilog HDL File  ; F:/intelFPGA_lite/18.1/pbl2/first_project/decoder_water_tank_level.v     ;         ;
; first_project/decoder_irrigation_condition.v ; yes             ; User Verilog HDL File  ; F:/intelFPGA_lite/18.1/pbl2/first_project/decoder_irrigation_condition.v ;         ;
; first_project/alarm_trigger.v                ; yes             ; User Verilog HDL File  ; F:/intelFPGA_lite/18.1/pbl2/first_project/alarm_trigger.v                ;         ;
; flip_flops/t_flip_flop.v                     ; yes             ; User Verilog HDL File  ; F:/intelFPGA_lite/18.1/pbl2/flip_flops/t_flip_flop.v                     ;         ;
; flip_flops/FFJK.v                            ; yes             ; User Verilog HDL File  ; F:/intelFPGA_lite/18.1/pbl2/flip_flops/FFJK.v                            ;         ;
; flip_flops/FFD.v                             ; yes             ; User Verilog HDL File  ; F:/intelFPGA_lite/18.1/pbl2/flip_flops/FFD.v                             ;         ;
; timer/counters/nine_to_zero.v                ; yes             ; User Verilog HDL File  ; F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v                ;         ;
; timer/counters/five_to_zero.v                ; yes             ; User Verilog HDL File  ; F:/intelFPGA_lite/18.1/pbl2/timer/counters/five_to_zero.v                ;         ;
; timer/timer_decoder_7seg_display.v           ; yes             ; User Verilog HDL File  ; F:/intelFPGA_lite/18.1/pbl2/timer/timer_decoder_7seg_display.v           ;         ;
; timer/mux_4x1.v                              ; yes             ; User Verilog HDL File  ; F:/intelFPGA_lite/18.1/pbl2/timer/mux_4x1.v                              ;         ;
; timer/mux_2x1_4bit.v                         ; yes             ; User Verilog HDL File  ; F:/intelFPGA_lite/18.1/pbl2/timer/mux_2x1_4bit.v                         ;         ;
; timer/mux_2x1_1bit.v                         ; yes             ; User Verilog HDL File  ; F:/intelFPGA_lite/18.1/pbl2/timer/mux_2x1_1bit.v                         ;         ;
; timer/kronos.v                               ; yes             ; User Verilog HDL File  ; F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v                               ;         ;
; timer/frequency_divider.v                    ; yes             ; User Verilog HDL File  ; F:/intelFPGA_lite/18.1/pbl2/timer/frequency_divider.v                    ;         ;
; timer/demux1x4.v                             ; yes             ; User Verilog HDL File  ; F:/intelFPGA_lite/18.1/pbl2/timer/demux1x4.v                             ;         ;
; timer/debounce.v                             ; yes             ; User Verilog HDL File  ; F:/intelFPGA_lite/18.1/pbl2/timer/debounce.v                             ;         ;
; main.v                                       ; yes             ; User Verilog HDL File  ; F:/intelFPGA_lite/18.1/pbl2/main.v                                       ;         ;
; timer/new_mux.v                              ; yes             ; User Verilog HDL File  ; F:/intelFPGA_lite/18.1/pbl2/timer/new_mux.v                              ;         ;
; timer/settimer_mux.v                         ; yes             ; User Verilog HDL File  ; F:/intelFPGA_lite/18.1/pbl2/timer/settimer_mux.v                         ;         ;
; timer.v                                      ; yes             ; User Verilog HDL File  ; F:/intelFPGA_lite/18.1/pbl2/timer.v                                      ;         ;
+----------------------------------------------+-----------------+------------------------+--------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                 ;
+---------------------------------------------+-----------------------------------------------+
; Resource                                    ; Usage                                         ;
+---------------------------------------------+-----------------------------------------------+
; Total logic elements                        ; 86                                            ;
;     -- Combinational with no register       ; 43                                            ;
;     -- Register only                        ; 7                                             ;
;     -- Combinational with a register        ; 36                                            ;
;                                             ;                                               ;
; Logic element usage by number of LUT inputs ;                                               ;
;     -- 4 input functions                    ; 24                                            ;
;     -- 3 input functions                    ; 14                                            ;
;     -- 2 input functions                    ; 11                                            ;
;     -- 1 input functions                    ; 30                                            ;
;     -- 0 input functions                    ; 0                                             ;
;                                             ;                                               ;
; Logic elements by mode                      ;                                               ;
;     -- normal mode                          ; 86                                            ;
;     -- arithmetic mode                      ; 0                                             ;
;     -- qfbk mode                            ; 0                                             ;
;     -- register cascade mode                ; 0                                             ;
;     -- synchronous clear/load mode          ; 0                                             ;
;     -- asynchronous clear/load mode         ; 6                                             ;
;                                             ;                                               ;
; Total registers                             ; 43                                            ;
; I/O pins                                    ; 24                                            ;
; Maximum fan-out node                        ; frequency_divider:comb_4|t_flip_flop:t_ff15|q ;
; Maximum fan-out                             ; 13                                            ;
; Total fan-out                               ; 272                                           ;
; Average fan-out                             ; 2.47                                          ;
+---------------------------------------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------+----------------------------+--------------+
; Compilation Hierarchy Node                    ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                    ; Entity Name                ; Library Name ;
+-----------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------+----------------------------+--------------+
; |main                                         ; 86 (0)      ; 43           ; 0          ; 24   ; 0            ; 43 (0)       ; 7 (0)             ; 36 (0)           ; 0 (0)           ; 0 (0)      ; |main                                                                  ; main                       ; work         ;
;    |alarm_trigger:triggers_alarm|             ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|alarm_trigger:triggers_alarm                                     ; alarm_trigger              ; work         ;
;    |debounce:comb_8|                          ; 4 (1)       ; 3            ; 0          ; 0    ; 0            ; 1 (1)        ; 3 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|debounce:comb_8                                                  ; debounce                   ; work         ;
;       |FFD:comb_3|                            ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|debounce:comb_8|FFD:comb_3                                       ; FFD                        ; work         ;
;       |FFD:comb_4|                            ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|debounce:comb_8|FFD:comb_4                                       ; FFD                        ; work         ;
;       |FFD:comb_5|                            ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|debounce:comb_8|FFD:comb_5                                       ; FFD                        ; work         ;
;    |error_detector:detects_error|             ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|error_detector:detects_error                                     ; error_detector             ; work         ;
;    |frequency_divider:comb_4|                 ; 27 (1)      ; 26           ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 26 (0)           ; 0 (0)           ; 0 (0)      ; |main|frequency_divider:comb_4                                         ; frequency_divider          ; work         ;
;       |t_flip_flop:t_ff0|                     ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|frequency_divider:comb_4|t_flip_flop:t_ff0                       ; t_flip_flop                ; work         ;
;       |t_flip_flop:t_ff10|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|frequency_divider:comb_4|t_flip_flop:t_ff10                      ; t_flip_flop                ; work         ;
;       |t_flip_flop:t_ff11|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|frequency_divider:comb_4|t_flip_flop:t_ff11                      ; t_flip_flop                ; work         ;
;       |t_flip_flop:t_ff12|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|frequency_divider:comb_4|t_flip_flop:t_ff12                      ; t_flip_flop                ; work         ;
;       |t_flip_flop:t_ff13|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|frequency_divider:comb_4|t_flip_flop:t_ff13                      ; t_flip_flop                ; work         ;
;       |t_flip_flop:t_ff14|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|frequency_divider:comb_4|t_flip_flop:t_ff14                      ; t_flip_flop                ; work         ;
;       |t_flip_flop:t_ff15|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|frequency_divider:comb_4|t_flip_flop:t_ff15                      ; t_flip_flop                ; work         ;
;       |t_flip_flop:t_ff16|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|frequency_divider:comb_4|t_flip_flop:t_ff16                      ; t_flip_flop                ; work         ;
;       |t_flip_flop:t_ff17|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|frequency_divider:comb_4|t_flip_flop:t_ff17                      ; t_flip_flop                ; work         ;
;       |t_flip_flop:t_ff18|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|frequency_divider:comb_4|t_flip_flop:t_ff18                      ; t_flip_flop                ; work         ;
;       |t_flip_flop:t_ff19|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|frequency_divider:comb_4|t_flip_flop:t_ff19                      ; t_flip_flop                ; work         ;
;       |t_flip_flop:t_ff1|                     ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|frequency_divider:comb_4|t_flip_flop:t_ff1                       ; t_flip_flop                ; work         ;
;       |t_flip_flop:t_ff20|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|frequency_divider:comb_4|t_flip_flop:t_ff20                      ; t_flip_flop                ; work         ;
;       |t_flip_flop:t_ff21|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|frequency_divider:comb_4|t_flip_flop:t_ff21                      ; t_flip_flop                ; work         ;
;       |t_flip_flop:t_ff22|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|frequency_divider:comb_4|t_flip_flop:t_ff22                      ; t_flip_flop                ; work         ;
;       |t_flip_flop:t_ff23|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|frequency_divider:comb_4|t_flip_flop:t_ff23                      ; t_flip_flop                ; work         ;
;       |t_flip_flop:t_ff24|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|frequency_divider:comb_4|t_flip_flop:t_ff24                      ; t_flip_flop                ; work         ;
;       |t_flip_flop:t_ff25|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|frequency_divider:comb_4|t_flip_flop:t_ff25                      ; t_flip_flop                ; work         ;
;       |t_flip_flop:t_ff2|                     ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|frequency_divider:comb_4|t_flip_flop:t_ff2                       ; t_flip_flop                ; work         ;
;       |t_flip_flop:t_ff3|                     ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|frequency_divider:comb_4|t_flip_flop:t_ff3                       ; t_flip_flop                ; work         ;
;       |t_flip_flop:t_ff4|                     ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|frequency_divider:comb_4|t_flip_flop:t_ff4                       ; t_flip_flop                ; work         ;
;       |t_flip_flop:t_ff5|                     ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|frequency_divider:comb_4|t_flip_flop:t_ff5                       ; t_flip_flop                ; work         ;
;       |t_flip_flop:t_ff6|                     ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|frequency_divider:comb_4|t_flip_flop:t_ff6                       ; t_flip_flop                ; work         ;
;       |t_flip_flop:t_ff7|                     ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|frequency_divider:comb_4|t_flip_flop:t_ff7                       ; t_flip_flop                ; work         ;
;       |t_flip_flop:t_ff8|                     ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|frequency_divider:comb_4|t_flip_flop:t_ff8                       ; t_flip_flop                ; work         ;
;       |t_flip_flop:t_ff9|                     ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|frequency_divider:comb_4|t_flip_flop:t_ff9                       ; t_flip_flop                ; work         ;
;    |inlet_valve_trigger:triggers_inlet_valve| ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|inlet_valve_trigger:triggers_inlet_valve                         ; inlet_valve_trigger        ; work         ;
;    |kronos:comb_5|                            ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|kronos:comb_5                                                    ; kronos                     ; work         ;
;    |settimer_mux:comb_6|                      ; 4 (0)       ; 0            ; 0          ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|settimer_mux:comb_6                                              ; settimer_mux               ; work         ;
;       |new_mux:comb_3|                        ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|settimer_mux:comb_6|new_mux:comb_3                               ; new_mux                    ; work         ;
;       |new_mux:comb_4|                        ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|settimer_mux:comb_6|new_mux:comb_4                               ; new_mux                    ; work         ;
;       |new_mux:comb_5|                        ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|settimer_mux:comb_6|new_mux:comb_5                               ; new_mux                    ; work         ;
;       |new_mux:comb_6|                        ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|settimer_mux:comb_6|new_mux:comb_6                               ; new_mux                    ; work         ;
;    |timer:comb_7|                             ; 46 (9)      ; 14           ; 0          ; 0    ; 0            ; 32 (9)       ; 4 (0)             ; 10 (0)           ; 0 (0)           ; 0 (0)      ; |main|timer:comb_7                                                     ; timer                      ; work         ;
;       |demux1x4:comb_3|                       ; 4 (4)       ; 0            ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|timer:comb_7|demux1x4:comb_3                                     ; demux1x4                   ; work         ;
;       |five_to_zero:comb_16|                  ; 6 (0)       ; 3            ; 0          ; 0    ; 0            ; 3 (0)        ; 1 (0)             ; 2 (0)            ; 0 (0)           ; 0 (0)      ; |main|timer:comb_7|five_to_zero:comb_16                                ; five_to_zero               ; work         ;
;          |FFJK:jk_ff0|                        ; 4 (4)       ; 1            ; 0          ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|timer:comb_7|five_to_zero:comb_16|FFJK:jk_ff0                    ; FFJK                       ; work         ;
;          |FFJK:jk_ff1|                        ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|timer:comb_7|five_to_zero:comb_16|FFJK:jk_ff1                    ; FFJK                       ; work         ;
;          |FFJK:jk_ff2|                        ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|timer:comb_7|five_to_zero:comb_16|FFJK:jk_ff2                    ; FFJK                       ; work         ;
;       |five_to_zero:comb_8|                   ; 4 (0)       ; 3            ; 0          ; 0    ; 0            ; 1 (0)        ; 1 (0)             ; 2 (0)            ; 0 (0)           ; 0 (0)      ; |main|timer:comb_7|five_to_zero:comb_8                                 ; five_to_zero               ; work         ;
;          |FFJK:jk_ff0|                        ; 2 (2)       ; 1            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|timer:comb_7|five_to_zero:comb_8|FFJK:jk_ff0                     ; FFJK                       ; work         ;
;          |FFJK:jk_ff1|                        ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|timer:comb_7|five_to_zero:comb_8|FFJK:jk_ff1                     ; FFJK                       ; work         ;
;          |FFJK:jk_ff2|                        ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|timer:comb_7|five_to_zero:comb_8|FFJK:jk_ff2                     ; FFJK                       ; work         ;
;       |mux_4x1:comb_17|                       ; 7 (0)       ; 0            ; 0          ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|timer:comb_7|mux_4x1:comb_17                                     ; mux_4x1                    ; work         ;
;          |mux_2x1_4bit:mux2|                  ; 7 (0)       ; 0            ; 0          ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|timer:comb_7|mux_4x1:comb_17|mux_2x1_4bit:mux2                   ; mux_2x1_4bit               ; work         ;
;             |mux_2x1_1bit:mux0|               ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|timer:comb_7|mux_4x1:comb_17|mux_2x1_4bit:mux2|mux_2x1_1bit:mux0 ; mux_2x1_1bit               ; work         ;
;             |mux_2x1_1bit:mux1|               ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|timer:comb_7|mux_4x1:comb_17|mux_2x1_4bit:mux2|mux_2x1_1bit:mux1 ; mux_2x1_1bit               ; work         ;
;             |mux_2x1_1bit:mux2|               ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|timer:comb_7|mux_4x1:comb_17|mux_2x1_4bit:mux2|mux_2x1_1bit:mux2 ; mux_2x1_1bit               ; work         ;
;             |mux_2x1_1bit:mux3|               ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|timer:comb_7|mux_4x1:comb_17|mux_2x1_4bit:mux2|mux_2x1_1bit:mux3 ; mux_2x1_1bit               ; work         ;
;       |nine_to_zero:comb_12|                  ; 5 (0)       ; 4            ; 0          ; 0    ; 0            ; 1 (0)        ; 1 (0)             ; 3 (0)            ; 0 (0)           ; 0 (0)      ; |main|timer:comb_7|nine_to_zero:comb_12                                ; nine_to_zero               ; work         ;
;          |FFJK:comb_3|                        ; 2 (2)       ; 1            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|timer:comb_7|nine_to_zero:comb_12|FFJK:comb_3                    ; FFJK                       ; work         ;
;          |FFJK:comb_4|                        ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|timer:comb_7|nine_to_zero:comb_12|FFJK:comb_4                    ; FFJK                       ; work         ;
;          |FFJK:comb_5|                        ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|timer:comb_7|nine_to_zero:comb_12|FFJK:comb_5                    ; FFJK                       ; work         ;
;          |FFJK:comb_6|                        ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|timer:comb_7|nine_to_zero:comb_12|FFJK:comb_6                    ; FFJK                       ; work         ;
;       |nine_to_zero:comb_4|                   ; 4 (0)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 3 (0)            ; 0 (0)           ; 0 (0)      ; |main|timer:comb_7|nine_to_zero:comb_4                                 ; nine_to_zero               ; work         ;
;          |FFJK:comb_3|                        ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|timer:comb_7|nine_to_zero:comb_4|FFJK:comb_3                     ; FFJK                       ; work         ;
;          |FFJK:comb_4|                        ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|timer:comb_7|nine_to_zero:comb_4|FFJK:comb_4                     ; FFJK                       ; work         ;
;          |FFJK:comb_5|                        ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |main|timer:comb_7|nine_to_zero:comb_4|FFJK:comb_5                     ; FFJK                       ; work         ;
;          |FFJK:comb_6|                        ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|timer:comb_7|nine_to_zero:comb_4|FFJK:comb_6                     ; FFJK                       ; work         ;
;       |timer_decoder_7seg_display:comb_18|    ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |main|timer:comb_7|timer_decoder_7seg_display:comb_18                  ; timer_decoder_7seg_display ; work         ;
+-----------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------------------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 43    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 6     ;
; Number of registers using Asynchronous Load  ; 3     ;
; Number of registers using Clock Enable       ; 8     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |main|timer:comb_7|mux_4x1:comb_17|mux_2x1_4bit:mux2|mux_2x1_1bit:mux0|or0 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:comb_7|five_to_zero:comb_8|FFJK:jk_ff2" ;
+-------+--------+----------+----------------------------------------------+
; Port  ; Type   ; Severity ; Details                                      ;
+-------+--------+----------+----------------------------------------------+
; Q_bar ; Output ; Info     ; Explicitly unconnected                       ;
+-------+--------+----------+----------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:comb_7|five_to_zero:comb_8|FFJK:jk_ff1" ;
+-------+--------+----------+----------------------------------------------+
; Port  ; Type   ; Severity ; Details                                      ;
+-------+--------+----------+----------------------------------------------+
; Q_bar ; Output ; Info     ; Explicitly unconnected                       ;
+-------+--------+----------+----------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:comb_7|five_to_zero:comb_8|FFJK:jk_ff0" ;
+-------+--------+----------+----------------------------------------------+
; Port  ; Type   ; Severity ; Details                                      ;
+-------+--------+----------+----------------------------------------------+
; Q_bar ; Output ; Info     ; Explicitly unconnected                       ;
+-------+--------+----------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:comb_7|nine_to_zero:comb_4|FFJK:comb_6"                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Q_bar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:comb_7|nine_to_zero:comb_4|FFJK:comb_3"                                                                                                                                      ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; j     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; j[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; k     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; k[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:comb_7|demux1x4:comb_3"                                                                                                                                                      ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; E     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; E[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:comb_7"                                                                                                                                       ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PresetUS ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "PresetUS[3..1]" will be connected to GND. ;
; PresetDS ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "PresetDS[3..1]" will be connected to GND. ;
; PresetUM ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "PresetUM[3..1]" will be connected to GND. ;
; PresetDM ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "PresetDM[3..1]" will be connected to GND. ;
; ClearUS  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "ClearUS[3..1]" will be connected to GND.  ;
; ClearDS  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "ClearDS[3..1]" will be connected to GND.  ;
; ClearUM  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "ClearUM[3..1]" will be connected to GND.  ;
; ClearDM  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "ClearDM[3..1]" will be connected to GND.  ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "settimer_mux:comb_6"                                                                                                                                 ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                          ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ClearUS  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "ClearUS[3..1]" will be connected to GND.  ;
; ClearDS  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "ClearDS[3..1]" will be connected to GND.  ;
; ClearUM  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "ClearUM[3..1]" will be connected to GND.  ;
; ClearDM  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "ClearDM[3..1]" will be connected to GND.  ;
; PresetUS ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "PresetUS[3..1]" will be connected to GND. ;
; PresetDS ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "PresetDS[3..1]" will be connected to GND. ;
; PresetUM ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "PresetUM[3..1]" will be connected to GND. ;
; PresetDM ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "PresetDM[3..1]" will be connected to GND. ;
; CUS      ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "CUS[3..1]" have no fanouts                           ;
; CDS      ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "CDS[3..1]" have no fanouts                           ;
; CUM      ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "CUM[3..1]" have no fanouts                           ;
; CDM      ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "CDM[3..1]" have no fanouts                           ;
; PUS      ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "PUS[3..1]" have no fanouts                           ;
; PDS      ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "PDS[3..1]" have no fanouts                           ;
; PUM      ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "PUM[3..1]" have no fanouts                           ;
; PDM      ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "PDM[3..1]" have no fanouts                           ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "kronos:comb_5"                                                                                                                  ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                     ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; PresetUS ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "PresetUS[3..1]" have no fanouts ;
; PresetDS ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "PresetDS[3..1]" have no fanouts ;
; PresetUM ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "PresetUM[3..1]" have no fanouts ;
; PresetDM ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "PresetDM[3..1]" have no fanouts ;
; ClearUS  ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "ClearUS[3..1]" have no fanouts  ;
; ClearDS  ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "ClearDS[3..1]" have no fanouts  ;
; ClearUM  ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "ClearUM[3..1]" have no fanouts  ;
; ClearDM  ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "ClearDM[3..1]" have no fanouts  ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff25"                                                              ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; q_bar ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff22" ;
+------+--------+----------+----------------------------------------------+
; Port ; Type   ; Severity ; Details                                      ;
+------+--------+----------+----------------------------------------------+
; q    ; Output ; Info     ; Explicitly unconnected                       ;
+------+--------+----------+----------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff21" ;
+------+--------+----------+----------------------------------------------+
; Port ; Type   ; Severity ; Details                                      ;
+------+--------+----------+----------------------------------------------+
; q    ; Output ; Info     ; Explicitly unconnected                       ;
+------+--------+----------+----------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff20" ;
+------+--------+----------+----------------------------------------------+
; Port ; Type   ; Severity ; Details                                      ;
+------+--------+----------+----------------------------------------------+
; q    ; Output ; Info     ; Explicitly unconnected                       ;
+------+--------+----------+----------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff19" ;
+------+--------+----------+----------------------------------------------+
; Port ; Type   ; Severity ; Details                                      ;
+------+--------+----------+----------------------------------------------+
; q    ; Output ; Info     ; Explicitly unconnected                       ;
+------+--------+----------+----------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff18" ;
+------+--------+----------+----------------------------------------------+
; Port ; Type   ; Severity ; Details                                      ;
+------+--------+----------+----------------------------------------------+
; q    ; Output ; Info     ; Explicitly unconnected                       ;
+------+--------+----------+----------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff17" ;
+------+--------+----------+----------------------------------------------+
; Port ; Type   ; Severity ; Details                                      ;
+------+--------+----------+----------------------------------------------+
; q    ; Output ; Info     ; Explicitly unconnected                       ;
+------+--------+----------+----------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff14" ;
+------+--------+----------+----------------------------------------------+
; Port ; Type   ; Severity ; Details                                      ;
+------+--------+----------+----------------------------------------------+
; q    ; Output ; Info     ; Explicitly unconnected                       ;
+------+--------+----------+----------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff13" ;
+------+--------+----------+----------------------------------------------+
; Port ; Type   ; Severity ; Details                                      ;
+------+--------+----------+----------------------------------------------+
; q    ; Output ; Info     ; Explicitly unconnected                       ;
+------+--------+----------+----------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff12" ;
+------+--------+----------+----------------------------------------------+
; Port ; Type   ; Severity ; Details                                      ;
+------+--------+----------+----------------------------------------------+
; q    ; Output ; Info     ; Explicitly unconnected                       ;
+------+--------+----------+----------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff11" ;
+------+--------+----------+----------------------------------------------+
; Port ; Type   ; Severity ; Details                                      ;
+------+--------+----------+----------------------------------------------+
; q    ; Output ; Info     ; Explicitly unconnected                       ;
+------+--------+----------+----------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff10" ;
+------+--------+----------+----------------------------------------------+
; Port ; Type   ; Severity ; Details                                      ;
+------+--------+----------+----------------------------------------------+
; q    ; Output ; Info     ; Explicitly unconnected                       ;
+------+--------+----------+----------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff9" ;
+------+--------+----------+---------------------------------------------+
; Port ; Type   ; Severity ; Details                                     ;
+------+--------+----------+---------------------------------------------+
; q    ; Output ; Info     ; Explicitly unconnected                      ;
+------+--------+----------+---------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff8" ;
+------+--------+----------+---------------------------------------------+
; Port ; Type   ; Severity ; Details                                     ;
+------+--------+----------+---------------------------------------------+
; q    ; Output ; Info     ; Explicitly unconnected                      ;
+------+--------+----------+---------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff7" ;
+------+--------+----------+---------------------------------------------+
; Port ; Type   ; Severity ; Details                                     ;
+------+--------+----------+---------------------------------------------+
; q    ; Output ; Info     ; Explicitly unconnected                      ;
+------+--------+----------+---------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff6" ;
+------+--------+----------+---------------------------------------------+
; Port ; Type   ; Severity ; Details                                     ;
+------+--------+----------+---------------------------------------------+
; q    ; Output ; Info     ; Explicitly unconnected                      ;
+------+--------+----------+---------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff5" ;
+------+--------+----------+---------------------------------------------+
; Port ; Type   ; Severity ; Details                                     ;
+------+--------+----------+---------------------------------------------+
; q    ; Output ; Info     ; Explicitly unconnected                      ;
+------+--------+----------+---------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff4" ;
+------+--------+----------+---------------------------------------------+
; Port ; Type   ; Severity ; Details                                     ;
+------+--------+----------+---------------------------------------------+
; q    ; Output ; Info     ; Explicitly unconnected                      ;
+------+--------+----------+---------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff3" ;
+------+--------+----------+---------------------------------------------+
; Port ; Type   ; Severity ; Details                                     ;
+------+--------+----------+---------------------------------------------+
; q    ; Output ; Info     ; Explicitly unconnected                      ;
+------+--------+----------+---------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff2" ;
+------+--------+----------+---------------------------------------------+
; Port ; Type   ; Severity ; Details                                     ;
+------+--------+----------+---------------------------------------------+
; q    ; Output ; Info     ; Explicitly unconnected                      ;
+------+--------+----------+---------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff1" ;
+------+--------+----------+---------------------------------------------+
; Port ; Type   ; Severity ; Details                                     ;
+------+--------+----------+---------------------------------------------+
; q    ; Output ; Info     ; Explicitly unconnected                      ;
+------+--------+----------+---------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "frequency_divider:comb_4|t_flip_flop:t_ff0" ;
+------+--------+----------+---------------------------------------------+
; Port ; Type   ; Severity ; Details                                     ;
+------+--------+----------+---------------------------------------------+
; q    ; Output ; Info     ; Explicitly unconnected                      ;
+------+--------+----------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frequency_divider:comb_4"                                                                                                                                                              ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; t         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; t[-1]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; clear     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; clear[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2_1:mux_segment_g"                                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; segment_value_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2_1:mux_segment_f"                                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; segment_value_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2_1:mux_segment_e"                                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; segment_value_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2_1:mux_segment_d"                                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; segment_value_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2_1:mux_segment_c"                                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; segment_value_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2_1:mux_segment_b"                                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; segment_value_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_2_1:mux_segment_a"                                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; segment_value_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Jun 02 16:28:12 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Rega_Automatizada_Melhorias -c Rega_Automatizada_Melhorias
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file first_project/sprinkler_trigger.v
    Info (12023): Found entity 1: sprinkler_trigger File: F:/intelFPGA_lite/18.1/pbl2/first_project/sprinkler_trigger.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file first_project/mux_2_1.v
    Info (12023): Found entity 1: mux_2_1 File: F:/intelFPGA_lite/18.1/pbl2/first_project/mux_2_1.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file first_project/irrigation_trigger.v
    Info (12023): Found entity 1: irrigation_trigger File: F:/intelFPGA_lite/18.1/pbl2/first_project/irrigation_trigger.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file first_project/inlet_valve_trigger.v
    Info (12023): Found entity 1: inlet_valve_trigger File: F:/intelFPGA_lite/18.1/pbl2/first_project/inlet_valve_trigger.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file first_project/error_detector.v
    Info (12023): Found entity 1: error_detector File: F:/intelFPGA_lite/18.1/pbl2/first_project/error_detector.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file first_project/encoder_water_tank_level.v
    Info (12023): Found entity 1: encoder_water_tank_level File: F:/intelFPGA_lite/18.1/pbl2/first_project/encoder_water_tank_level.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file first_project/drip_trigger.v
    Info (12023): Found entity 1: drip_trigger File: F:/intelFPGA_lite/18.1/pbl2/first_project/drip_trigger.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file first_project/decoder_water_tank_level.v
    Info (12023): Found entity 1: decoder_water_tank_level File: F:/intelFPGA_lite/18.1/pbl2/first_project/decoder_water_tank_level.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file first_project/decoder_irrigation_condition.v
    Info (12023): Found entity 1: decoder_irrigation_condition File: F:/intelFPGA_lite/18.1/pbl2/first_project/decoder_irrigation_condition.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file first_project/alarm_trigger.v
    Info (12023): Found entity 1: alarm_trigger File: F:/intelFPGA_lite/18.1/pbl2/first_project/alarm_trigger.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file flip_flops/t_flip_flop.v
    Info (12023): Found entity 1: t_flip_flop File: F:/intelFPGA_lite/18.1/pbl2/flip_flops/t_flip_flop.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file flip_flops/jk_flip_flop.v
    Info (12023): Found entity 1: jk_flip_flop File: F:/intelFPGA_lite/18.1/pbl2/flip_flops/jk_flip_flop.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file flip_flops/ffjk.v
    Info (12023): Found entity 1: FFJK File: F:/intelFPGA_lite/18.1/pbl2/flip_flops/FFJK.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flip_flops/ffd.v
    Info (12023): Found entity 1: FFD File: F:/intelFPGA_lite/18.1/pbl2/flip_flops/FFD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file led_matrix/driver/driver_zero_four_counter.v
    Info (12023): Found entity 1: driver_zero_four_counter File: F:/intelFPGA_lite/18.1/pbl2/led_matrix/driver/driver_zero_four_counter.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file led_matrix/driver/driver_rows_muxes.v
    Info (12023): Found entity 1: driver_rows_muxes File: F:/intelFPGA_lite/18.1/pbl2/led_matrix/driver/driver_rows_muxes.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file led_matrix/driver/driver_mux_5x1.v
    Info (12023): Found entity 1: driver_mux_5x1 File: F:/intelFPGA_lite/18.1/pbl2/led_matrix/driver/driver_mux_5x1.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file led_matrix/driver/driver_mux_4x1.v
    Info (12023): Found entity 1: driver_mux_4x1 File: F:/intelFPGA_lite/18.1/pbl2/led_matrix/driver/driver_mux_4x1.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file led_matrix/driver/driver_mux_2x1.v
    Info (12023): Found entity 1: driver_mux_2x1 File: F:/intelFPGA_lite/18.1/pbl2/led_matrix/driver/driver_mux_2x1.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file led_matrix/driver/driver_columns_decoder.v
    Info (12023): Found entity 1: driver_columns_decoder File: F:/intelFPGA_lite/18.1/pbl2/led_matrix/driver/driver_columns_decoder.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file led_matrix/driver/driver.v
    Info (12023): Found entity 1: driver File: F:/intelFPGA_lite/18.1/pbl2/led_matrix/driver/driver.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file led_matrix/irrigation_status_decoders/irrigation_status_decoder_column4.v
    Info (12023): Found entity 1: irrigation_status_decoder_column4 File: F:/intelFPGA_lite/18.1/pbl2/led_matrix/irrigation_status_decoders/irrigation_status_decoder_column4.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file led_matrix/irrigation_status_decoders/irrigation_status_decoder_column3.v
    Info (12023): Found entity 1: irrigation_status_decoder_column3 File: F:/intelFPGA_lite/18.1/pbl2/led_matrix/irrigation_status_decoders/irrigation_status_decoder_column3.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file led_matrix/irrigation_status_decoders/irrigation_status_decoder_column2.v
    Info (12023): Found entity 1: irrigation_status_decoder_column2 File: F:/intelFPGA_lite/18.1/pbl2/led_matrix/irrigation_status_decoders/irrigation_status_decoder_column2.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file led_matrix/irrigation_status_decoders/irrigation_status_decoder_column1.v
    Info (12023): Found entity 1: irrigation_status_decoder_column1 File: F:/intelFPGA_lite/18.1/pbl2/led_matrix/irrigation_status_decoders/irrigation_status_decoder_column1.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file led_matrix/irrigation_status_decoders/irrigation_status_decoder_column0.v
    Info (12023): Found entity 1: irrigation_status_decoder_column0 File: F:/intelFPGA_lite/18.1/pbl2/led_matrix/irrigation_status_decoders/irrigation_status_decoder_column0.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file led_matrix/irrigation_status_decoders/irrigation_status_decoder.v
    Info (12023): Found entity 1: irrigation_status_decoder File: F:/intelFPGA_lite/18.1/pbl2/led_matrix/irrigation_status_decoders/irrigation_status_decoder.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file timer/counters/nine_to_zero.v
    Info (12023): Found entity 1: nine_to_zero File: F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file timer/counters/five_to_zero.v
    Info (12023): Found entity 1: five_to_zero File: F:/intelFPGA_lite/18.1/pbl2/timer/counters/five_to_zero.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file timer/timer_decoder_7seg_display.v
    Info (12023): Found entity 1: timer_decoder_7seg_display File: F:/intelFPGA_lite/18.1/pbl2/timer/timer_decoder_7seg_display.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file timer/mux_4x1.v
    Info (12023): Found entity 1: mux_4x1 File: F:/intelFPGA_lite/18.1/pbl2/timer/mux_4x1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file timer/mux_2x1_4bit.v
    Info (12023): Found entity 1: mux_2x1_4bit File: F:/intelFPGA_lite/18.1/pbl2/timer/mux_2x1_4bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file timer/mux_2x1_1bit.v
    Info (12023): Found entity 1: mux_2x1_1bit File: F:/intelFPGA_lite/18.1/pbl2/timer/mux_2x1_1bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file timer/kronos.v
    Info (12023): Found entity 1: kronos File: F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at frequency_divider.v(59): ignored dangling comma in List of Port Connections File: F:/intelFPGA_lite/18.1/pbl2/timer/frequency_divider.v Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file timer/frequency_divider.v
    Info (12023): Found entity 1: frequency_divider File: F:/intelFPGA_lite/18.1/pbl2/timer/frequency_divider.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file timer/demux1x4.v
    Info (12023): Found entity 1: demux1x4 File: F:/intelFPGA_lite/18.1/pbl2/timer/demux1x4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file timer/debounce.v
    Info (12023): Found entity 1: debounce File: F:/intelFPGA_lite/18.1/pbl2/timer/debounce.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main.v
    Info (12023): Found entity 1: main File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file led_matrix_syncer.v
    Info (12023): Found entity 1: led_matrix_syncer File: F:/intelFPGA_lite/18.1/pbl2/led_matrix_syncer.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file timer/new_mux.v
    Info (12023): Found entity 1: new_mux File: F:/intelFPGA_lite/18.1/pbl2/timer/new_mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file timer/settimer_mux.v
    Info (12023): Found entity 1: settimer_mux File: F:/intelFPGA_lite/18.1/pbl2/timer/settimer_mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file timer.v
    Info (12023): Found entity 1: timer File: F:/intelFPGA_lite/18.1/pbl2/timer.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at nine_to_zero.v(6): created implicit net for "Q0_bar" File: F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at nine_to_zero.v(7): created implicit net for "Q1_bar" File: F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v Line: 7
Warning (10236): Verilog HDL Implicit Net warning at nine_to_zero.v(8): created implicit net for "Q2_bar" File: F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at nine_to_zero.v(9): created implicit net for "Q3_bar" File: F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v Line: 9
Warning (10236): Verilog HDL Implicit Net warning at nine_to_zero.v(12): created implicit net for "W0" File: F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v Line: 12
Warning (10236): Verilog HDL Implicit Net warning at kronos.v(19): created implicit net for "TH" File: F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at kronos.v(25): created implicit net for "T_bar" File: F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at kronos.v(26): created implicit net for "Ua_bar" File: F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v Line: 26
Warning (10236): Verilog HDL Implicit Net warning at kronos.v(27): created implicit net for "H_bar" File: F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v Line: 27
Warning (10236): Verilog HDL Implicit Net warning at kronos.v(34): created implicit net for "w0" File: F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v Line: 34
Warning (10236): Verilog HDL Implicit Net warning at kronos.v(35): created implicit net for "w1" File: F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at kronos.v(37): created implicit net for "w3" File: F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v Line: 37
Warning (10236): Verilog HDL Implicit Net warning at kronos.v(38): created implicit net for "aux" File: F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v Line: 38
Warning (10236): Verilog HDL Implicit Net warning at kronos.v(53): created implicit net for "aux1" File: F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v Line: 53
Warning (10236): Verilog HDL Implicit Net warning at kronos.v(57): created implicit net for "w5" File: F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at kronos.v(59): created implicit net for "w6" File: F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v Line: 59
Warning (10236): Verilog HDL Implicit Net warning at kronos.v(60): created implicit net for "aux2" File: F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v Line: 60
Warning (10236): Verilog HDL Implicit Net warning at kronos.v(66): created implicit net for "aux3" File: F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v Line: 66
Warning (10236): Verilog HDL Implicit Net warning at kronos.v(75): created implicit net for "w7" File: F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v Line: 75
Warning (10236): Verilog HDL Implicit Net warning at kronos.v(79): created implicit net for "w8" File: F:/intelFPGA_lite/18.1/pbl2/timer/kronos.v Line: 79
Warning (10236): Verilog HDL Implicit Net warning at demux1x4.v(3): created implicit net for "S0_bar" File: F:/intelFPGA_lite/18.1/pbl2/timer/demux1x4.v Line: 3
Warning (10236): Verilog HDL Implicit Net warning at demux1x4.v(4): created implicit net for "S1_bar" File: F:/intelFPGA_lite/18.1/pbl2/timer/demux1x4.v Line: 4
Warning (10236): Verilog HDL Implicit Net warning at debounce.v(3): created implicit net for "Q0" File: F:/intelFPGA_lite/18.1/pbl2/timer/debounce.v Line: 3
Warning (10236): Verilog HDL Implicit Net warning at debounce.v(4): created implicit net for "Q1" File: F:/intelFPGA_lite/18.1/pbl2/timer/debounce.v Line: 4
Warning (10236): Verilog HDL Implicit Net warning at debounce.v(5): created implicit net for "Q2" File: F:/intelFPGA_lite/18.1/pbl2/timer/debounce.v Line: 5
Warning (10236): Verilog HDL Implicit Net warning at debounce.v(7): created implicit net for "Q2_bar" File: F:/intelFPGA_lite/18.1/pbl2/timer/debounce.v Line: 7
Warning (10236): Verilog HDL Implicit Net warning at main.v(118): created implicit net for "segment_a_o" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 118
Warning (10236): Verilog HDL Implicit Net warning at main.v(125): created implicit net for "segment_b_o" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 125
Warning (10236): Verilog HDL Implicit Net warning at main.v(132): created implicit net for "segment_c_o" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 132
Warning (10236): Verilog HDL Implicit Net warning at main.v(139): created implicit net for "segment_d_o" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 139
Warning (10236): Verilog HDL Implicit Net warning at main.v(146): created implicit net for "segment_e_o" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 146
Warning (10236): Verilog HDL Implicit Net warning at main.v(153): created implicit net for "segment_f_o" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 153
Warning (10236): Verilog HDL Implicit Net warning at main.v(160): created implicit net for "segment_g_o" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 160
Warning (10236): Verilog HDL Implicit Net warning at main.v(166): created implicit net for "new_clock" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 166
Warning (10236): Verilog HDL Implicit Net warning at main.v(176): created implicit net for "PresetUS" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 176
Warning (10236): Verilog HDL Implicit Net warning at main.v(177): created implicit net for "PresetDS" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 177
Warning (10236): Verilog HDL Implicit Net warning at main.v(178): created implicit net for "PresetUM" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 178
Warning (10236): Verilog HDL Implicit Net warning at main.v(179): created implicit net for "PresetDM" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 179
Warning (10236): Verilog HDL Implicit Net warning at main.v(180): created implicit net for "ClearUS" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 180
Warning (10236): Verilog HDL Implicit Net warning at main.v(181): created implicit net for "ClearDS" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 181
Warning (10236): Verilog HDL Implicit Net warning at main.v(182): created implicit net for "ClearUM" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 182
Warning (10236): Verilog HDL Implicit Net warning at main.v(184): created implicit net for "ClearDM" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 184
Warning (10236): Verilog HDL Implicit Net warning at main.v(188): created implicit net for "stop" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 188
Warning (10236): Verilog HDL Implicit Net warning at main.v(197): created implicit net for "CUS" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 197
Warning (10236): Verilog HDL Implicit Net warning at main.v(198): created implicit net for "CDS" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 198
Warning (10236): Verilog HDL Implicit Net warning at main.v(199): created implicit net for "CUM" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 199
Warning (10236): Verilog HDL Implicit Net warning at main.v(200): created implicit net for "CDM" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 200
Warning (10236): Verilog HDL Implicit Net warning at main.v(201): created implicit net for "PUS" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 201
Warning (10236): Verilog HDL Implicit Net warning at main.v(202): created implicit net for "PDS" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 202
Warning (10236): Verilog HDL Implicit Net warning at main.v(203): created implicit net for "PUM" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 203
Warning (10236): Verilog HDL Implicit Net warning at main.v(205): created implicit net for "PDM" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 205
Warning (10236): Verilog HDL Implicit Net warning at new_mux.v(4): created implicit net for "init_bar" File: F:/intelFPGA_lite/18.1/pbl2/timer/new_mux.v Line: 4
Warning (10236): Verilog HDL Implicit Net warning at new_mux.v(7): created implicit net for "w0" File: F:/intelFPGA_lite/18.1/pbl2/timer/new_mux.v Line: 7
Warning (10236): Verilog HDL Implicit Net warning at new_mux.v(9): created implicit net for "w1" File: F:/intelFPGA_lite/18.1/pbl2/timer/new_mux.v Line: 9
Warning (10236): Verilog HDL Implicit Net warning at new_mux.v(10): created implicit net for "w2" File: F:/intelFPGA_lite/18.1/pbl2/timer/new_mux.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at new_mux.v(11): created implicit net for "w3" File: F:/intelFPGA_lite/18.1/pbl2/timer/new_mux.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at new_mux.v(12): created implicit net for "w4" File: F:/intelFPGA_lite/18.1/pbl2/timer/new_mux.v Line: 12
Warning (10236): Verilog HDL Implicit Net warning at timer.v(40): created implicit net for "barril" File: F:/intelFPGA_lite/18.1/pbl2/timer.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at timer.v(47): created implicit net for "barril_dobrado" File: F:/intelFPGA_lite/18.1/pbl2/timer.v Line: 47
Warning (10236): Verilog HDL Implicit Net warning at timer.v(53): created implicit net for "barril_triplicado" File: F:/intelFPGA_lite/18.1/pbl2/timer.v Line: 53
Critical Warning (10846): Verilog HDL Instantiation warning at nine_to_zero.v(6): instance has no name File: F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v Line: 6
Critical Warning (10846): Verilog HDL Instantiation warning at nine_to_zero.v(7): instance has no name File: F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v Line: 7
Critical Warning (10846): Verilog HDL Instantiation warning at nine_to_zero.v(8): instance has no name File: F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v Line: 8
Critical Warning (10846): Verilog HDL Instantiation warning at nine_to_zero.v(9): instance has no name File: F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v Line: 9
Critical Warning (10846): Verilog HDL Instantiation warning at debounce.v(3): instance has no name File: F:/intelFPGA_lite/18.1/pbl2/timer/debounce.v Line: 3
Critical Warning (10846): Verilog HDL Instantiation warning at debounce.v(4): instance has no name File: F:/intelFPGA_lite/18.1/pbl2/timer/debounce.v Line: 4
Critical Warning (10846): Verilog HDL Instantiation warning at debounce.v(5): instance has no name File: F:/intelFPGA_lite/18.1/pbl2/timer/debounce.v Line: 5
Critical Warning (10846): Verilog HDL Instantiation warning at main.v(168): instance has no name File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 168
Critical Warning (10846): Verilog HDL Instantiation warning at main.v(184): instance has no name File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 184
Critical Warning (10846): Verilog HDL Instantiation warning at settimer_mux.v(23): instance has no name File: F:/intelFPGA_lite/18.1/pbl2/timer/settimer_mux.v Line: 23
Critical Warning (10846): Verilog HDL Instantiation warning at settimer_mux.v(24): instance has no name File: F:/intelFPGA_lite/18.1/pbl2/timer/settimer_mux.v Line: 24
Critical Warning (10846): Verilog HDL Instantiation warning at settimer_mux.v(25): instance has no name File: F:/intelFPGA_lite/18.1/pbl2/timer/settimer_mux.v Line: 25
Critical Warning (10846): Verilog HDL Instantiation warning at settimer_mux.v(26): instance has no name File: F:/intelFPGA_lite/18.1/pbl2/timer/settimer_mux.v Line: 26
Critical Warning (10846): Verilog HDL Instantiation warning at settimer_mux.v(28): instance has no name File: F:/intelFPGA_lite/18.1/pbl2/timer/settimer_mux.v Line: 28
Critical Warning (10846): Verilog HDL Instantiation warning at settimer_mux.v(29): instance has no name File: F:/intelFPGA_lite/18.1/pbl2/timer/settimer_mux.v Line: 29
Critical Warning (10846): Verilog HDL Instantiation warning at settimer_mux.v(30): instance has no name File: F:/intelFPGA_lite/18.1/pbl2/timer/settimer_mux.v Line: 30
Critical Warning (10846): Verilog HDL Instantiation warning at settimer_mux.v(31): instance has no name File: F:/intelFPGA_lite/18.1/pbl2/timer/settimer_mux.v Line: 31
Critical Warning (10846): Verilog HDL Instantiation warning at main.v(205): instance has no name File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 205
Critical Warning (10846): Verilog HDL Instantiation warning at timer.v(28): instance has no name File: F:/intelFPGA_lite/18.1/pbl2/timer.v Line: 28
Critical Warning (10846): Verilog HDL Instantiation warning at timer.v(36): instance has no name File: F:/intelFPGA_lite/18.1/pbl2/timer.v Line: 36
Critical Warning (10846): Verilog HDL Instantiation warning at timer.v(44): instance has no name File: F:/intelFPGA_lite/18.1/pbl2/timer.v Line: 44
Critical Warning (10846): Verilog HDL Instantiation warning at timer.v(50): instance has no name File: F:/intelFPGA_lite/18.1/pbl2/timer.v Line: 50
Critical Warning (10846): Verilog HDL Instantiation warning at timer.v(56): instance has no name File: F:/intelFPGA_lite/18.1/pbl2/timer.v Line: 56
Critical Warning (10846): Verilog HDL Instantiation warning at timer.v(61): instance has no name File: F:/intelFPGA_lite/18.1/pbl2/timer.v Line: 61
Critical Warning (10846): Verilog HDL Instantiation warning at timer.v(62): instance has no name File: F:/intelFPGA_lite/18.1/pbl2/timer.v Line: 62
Critical Warning (10846): Verilog HDL Instantiation warning at main.v(224): instance has no name File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 224
Critical Warning (10846): Verilog HDL Instantiation warning at main.v(230): instance has no name File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 230
Info (12127): Elaborating entity "main" for the top level hierarchy
Info (12128): Elaborating entity "error_detector" for hierarchy "error_detector:detects_error" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 45
Info (12128): Elaborating entity "alarm_trigger" for hierarchy "alarm_trigger:triggers_alarm" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 51
Info (12128): Elaborating entity "inlet_valve_trigger" for hierarchy "inlet_valve_trigger:triggers_inlet_valve" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 57
Info (12128): Elaborating entity "irrigation_trigger" for hierarchy "irrigation_trigger:triggers_irrigation" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 63
Info (12128): Elaborating entity "sprinkler_trigger" for hierarchy "sprinkler_trigger:triggers_sprinkler" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 71
Info (12128): Elaborating entity "drip_trigger" for hierarchy "drip_trigger:triggers_drip" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 79
Info (12128): Elaborating entity "encoder_water_tank_level" for hierarchy "encoder_water_tank_level:encodes_water_tank_level" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 87
Info (12128): Elaborating entity "decoder_water_tank_level" for hierarchy "decoder_water_tank_level:decodes_water_tank_level" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 99
Info (12128): Elaborating entity "decoder_irrigation_condition" for hierarchy "decoder_irrigation_condition:decodes_irrigation_condition" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 111
Info (12128): Elaborating entity "mux_2_1" for hierarchy "mux_2_1:mux_segment_a" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 118
Info (12128): Elaborating entity "frequency_divider" for hierarchy "frequency_divider:comb_4" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 168
Info (12128): Elaborating entity "t_flip_flop" for hierarchy "frequency_divider:comb_4|t_flip_flop:t_ff0" File: F:/intelFPGA_lite/18.1/pbl2/timer/frequency_divider.v Line: 18
Info (12128): Elaborating entity "kronos" for hierarchy "kronos:comb_5" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 184
Info (12128): Elaborating entity "settimer_mux" for hierarchy "settimer_mux:comb_6" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 205
Info (12128): Elaborating entity "new_mux" for hierarchy "settimer_mux:comb_6|new_mux:comb_3" File: F:/intelFPGA_lite/18.1/pbl2/timer/settimer_mux.v Line: 23
Info (12128): Elaborating entity "timer" for hierarchy "timer:comb_7" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 224
Info (12128): Elaborating entity "demux1x4" for hierarchy "timer:comb_7|demux1x4:comb_3" File: F:/intelFPGA_lite/18.1/pbl2/timer.v Line: 28
Info (12128): Elaborating entity "nine_to_zero" for hierarchy "timer:comb_7|nine_to_zero:comb_4" File: F:/intelFPGA_lite/18.1/pbl2/timer.v Line: 36
Info (12128): Elaborating entity "FFJK" for hierarchy "timer:comb_7|nine_to_zero:comb_4|FFJK:comb_3" File: F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v Line: 6
Info (12128): Elaborating entity "five_to_zero" for hierarchy "timer:comb_7|five_to_zero:comb_8" File: F:/intelFPGA_lite/18.1/pbl2/timer.v Line: 44
Info (12128): Elaborating entity "mux_4x1" for hierarchy "timer:comb_7|mux_4x1:comb_17" File: F:/intelFPGA_lite/18.1/pbl2/timer.v Line: 61
Info (12128): Elaborating entity "mux_2x1_4bit" for hierarchy "timer:comb_7|mux_4x1:comb_17|mux_2x1_4bit:mux0" File: F:/intelFPGA_lite/18.1/pbl2/timer/mux_4x1.v Line: 12
Info (12128): Elaborating entity "mux_2x1_1bit" for hierarchy "timer:comb_7|mux_4x1:comb_17|mux_2x1_4bit:mux0|mux_2x1_1bit:mux0" File: F:/intelFPGA_lite/18.1/pbl2/timer/mux_2x1_4bit.v Line: 9
Info (12128): Elaborating entity "timer_decoder_7seg_display" for hierarchy "timer:comb_7|timer_decoder_7seg_display:comb_18" File: F:/intelFPGA_lite/18.1/pbl2/timer.v Line: 62
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:comb_8" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 230
Info (12128): Elaborating entity "FFD" for hierarchy "debounce:comb_8|FFD:comb_3" File: F:/intelFPGA_lite/18.1/pbl2/timer/debounce.v Line: 3
Warning (12020): Port "ordered port 1" on the entity instantiation of "comb_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v Line: 6
Warning (12020): Port "ordered port 2" on the entity instantiation of "comb_3" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: F:/intelFPGA_lite/18.1/pbl2/timer/counters/nine_to_zero.v Line: 6
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "soil_humidity_i" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 9
    Warning (15610): No output dependent on input pin "selector_i" File: F:/intelFPGA_lite/18.1/pbl2/main.v Line: 12
Info (21057): Implemented 110 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 15 output pins
    Info (21061): Implemented 86 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings
    Info: Peak virtual memory: 4705 megabytes
    Info: Processing ended: Sun Jun 02 16:28:29 2024
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:33


