C:\lscc\diamond\3.11_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\martin\Desktop\Arquitectura-de-Computadoras-master\Arquitectura-de-Computadoras-master\I\Practicas\barrelrLR00\barrelLR03\shiftLR00   -part LCMXO2_7000HE  -package TG144C  -grade -4    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -summaryfile C:\Users\martin\Desktop\Arquitectura-de-Computadoras-master\Arquitectura-de-Computadoras-master\I\Practicas\barrelrLR00\barrelLR03\shiftLR00\synlog\report\shiftLR00_shiftLR00_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  topshiftRL00  -flow mapping  -multisrs  -oedif  C:\Users\martin\Desktop\Arquitectura-de-Computadoras-master\Arquitectura-de-Computadoras-master\I\Practicas\barrelrLR00\barrelLR03\shiftLR00\shiftLR00_shiftLR00.edi   -freq 1.000   C:\Users\martin\Desktop\Arquitectura-de-Computadoras-master\Arquitectura-de-Computadoras-master\I\Practicas\barrelrLR00\barrelLR03\shiftLR00\synwork\shiftLR00_shiftLR00_prem.srd  -devicelib  C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\Users\martin\Desktop\Arquitectura-de-Computadoras-master\Arquitectura-de-Computadoras-master\I\Practicas\barrelrLR00\barrelLR03\shiftLR00\syntmp\shiftLR00_shiftLR00.plg  -osyn  C:\Users\martin\Desktop\Arquitectura-de-Computadoras-master\Arquitectura-de-Computadoras-master\I\Practicas\barrelrLR00\barrelLR03\shiftLR00\shiftLR00_shiftLR00.srm  -prjdir  C:\Users\martin\Desktop\Arquitectura-de-Computadoras-master\Arquitectura-de-Computadoras-master\I\Practicas\barrelrLR00\barrelLR03\shiftLR00\  -prjname  proj_1  -log  C:\Users\martin\Desktop\Arquitectura-de-Computadoras-master\Arquitectura-de-Computadoras-master\I\Practicas\barrelrLR00\barrelLR03\shiftLR00\synlog\shiftLR00_shiftLR00_fpga_mapper.srr  -sn  2018.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\shiftLR00 -part LCMXO2_7000HE -package TG144C -grade -4 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -summaryfile ..\synlog\report\shiftLR00_shiftLR00_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module topshiftRL00 -flow mapping -multisrs -oedif ..\shiftLR00_shiftLR00.edi -freq 1.000 ..\synwork\shiftLR00_shiftLR00_prem.srd -devicelib ..\..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v -devicelib ..\..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\lib\lucent\pmi_def.v -ologparam shiftLR00_shiftLR00.plg -osyn ..\shiftLR00_shiftLR00.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\shiftLR00_shiftLR00_fpga_mapper.srr -sn 2018.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:3
file:..\shiftLR00_shiftLR00.edi|io:o|time:1567763501|size:89292|exec:0|csum:
file:..\synwork\shiftLR00_shiftLR00_prem.srd|io:i|time:1567763497|size:10538|exec:0|csum:025D828E76CC2CC560CEC68789EB8866
file:..\..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v|io:i|time:1554127688|size:54295|exec:0|csum:CFBBE5B6AB5A98F0C71C4E305509B0E3
file:..\..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\lib\lucent\pmi_def.v|io:i|time:1554127688|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:shiftLR00_shiftLR00.plg|io:o|time:1567763501|size:792|exec:0|csum:
file:..\shiftLR00_shiftLR00.srm|io:o|time:1567763500|size:7991|exec:0|csum:
file:..\synlog\shiftLR00_shiftLR00_fpga_mapper.srr|io:o|time:1567763501|size:29985|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\bin64\m_gen_lattice.exe|io:i|time:1554304184|size:31323136|exec:1|csum:08097D0E6BC0EF6D7ADDF60173F7DE28
