Analysis & Synthesis report for multiprocessor
Fri May 15 10:00:20 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize
 12. State Machine - |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|DRsize
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 20. Source assignments for soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 21. Source assignments for soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 22. Source assignments for soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 23. Source assignments for soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1qn1:auto_generated
 24. Source assignments for soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated
 25. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux
 26. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001
 27. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 28. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_003
 29. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux
 30. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 31. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_002
 32. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_003
 33. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_004
 34. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_005
 35. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_006
 36. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_007
 37. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_008
 38. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_009
 39. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_010
 40. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_011
 41. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_012
 42. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_013
 43. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_014
 44. Source assignments for soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller
 45. Source assignments for soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 46. Source assignments for soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 47. Source assignments for soc_system:u0|soc_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller
 48. Source assignments for soc_system:u0|soc_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 49. Source assignments for soc_system:u0|soc_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 50. Source assignments for soc_system:u0|soc_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 51. Source assignments for soc_system:u0|soc_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 52. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo
 53. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo
 54. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo
 55. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo
 56. Parameter Settings for User Entity Instance: soc_system:u0|altera_avalon_mailbox:mailbox_simple_0
 57. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0
 58. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 59. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1
 60. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram
 61. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator
 62. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_data_master_translator
 63. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_instruction_master_translator
 64. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_instruction_master_translator
 65. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 66. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interrupt_counter_0_avalon_slave_0_translator
 67. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator
 68. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:perf_count_0_control_slave_translator
 69. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator
 70. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 71. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator
 72. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_0_s1_translator
 73. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
 74. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator
 75. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator
 76. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:perf_count_1_control_slave_translator
 77. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator
 78. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator
 79. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator
 80. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent
 81. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent
 82. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent
 83. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent
 84. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
 85. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 86. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
 87. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:interrupt_counter_0_avalon_slave_0_agent
 88. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:interrupt_counter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 89. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo
 90. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent
 91. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor
 92. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo
 93. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_count_0_control_slave_agent
 94. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_count_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 95. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo
 96. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent
 97. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 98. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo
 99. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
100. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
101. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
102. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent
103. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
104. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo
105. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_0_s1_agent
106. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
107. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo
108. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
109. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
110. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
111. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent
112. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
113. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo
114. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent
115. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor
116. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo
117. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_count_1_control_slave_agent
118. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_count_1_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
119. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo
120. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent
121. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
122. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo
123. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent
124. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
125. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo
126. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent
127. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
128. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo
129. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode
130. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode
131. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode
132. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode
133. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_004:router_004|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode
134. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_005:router_005|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode
135. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_004:router_006|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode
136. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_004:router_007|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode
137. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_008:router_008|soc_system_mm_interconnect_0_router_008_default_decode:the_default_decode
138. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_008:router_009|soc_system_mm_interconnect_0_router_008_default_decode:the_default_decode
139. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_005:router_010|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode
140. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_005:router_011|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode
141. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_004:router_012|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode
142. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_013:router_013|soc_system_mm_interconnect_0_router_013_default_decode:the_default_decode
143. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_013:router_014|soc_system_mm_interconnect_0_router_013_default_decode:the_default_decode
144. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_013:router_015|soc_system_mm_interconnect_0_router_013_default_decode:the_default_decode
145. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_016:router_016|soc_system_mm_interconnect_0_router_016_default_decode:the_default_decode
146. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_016:router_017|soc_system_mm_interconnect_0_router_016_default_decode:the_default_decode
147. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_013:router_018|soc_system_mm_interconnect_0_router_013_default_decode:the_default_decode
148. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_data_master_limiter
149. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_data_master_limiter
150. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter
151. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter
152. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
153. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
154. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb
155. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
156. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb
157. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
158. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb
159. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
160. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb
161. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
162. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_012|altera_merlin_arbitrator:arb
163. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
164. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_013|altera_merlin_arbitrator:arb
165. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
166. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
167. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
168. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
169. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
170. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb
171. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
172. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_003|altera_merlin_arbitrator:arb
173. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
174. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
175. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
176. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
177. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
178. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
179. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
180. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
181. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
182. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
183. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
184. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
185. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
186. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
187. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
188. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014
189. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller:rst_controller
190. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller
191. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
192. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
193. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller:rst_controller_001
194. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller
195. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
196. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
197. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller_002:rst_controller_002
198. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002
199. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
200. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
201. scfifo Parameter Settings by Entity Instance
202. altsyncram Parameter Settings by Entity Instance
203. Port Connectivity Checks: "soc_system:u0|soc_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
204. Port Connectivity Checks: "soc_system:u0|soc_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002"
205. Port Connectivity Checks: "soc_system:u0|soc_system_rst_controller_002:rst_controller_002"
206. Port Connectivity Checks: "soc_system:u0|soc_system_rst_controller:rst_controller_001"
207. Port Connectivity Checks: "soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
208. Port Connectivity Checks: "soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller"
209. Port Connectivity Checks: "soc_system:u0|soc_system_rst_controller:rst_controller"
210. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
211. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
212. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
213. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_016:router_016|soc_system_mm_interconnect_0_router_016_default_decode:the_default_decode"
214. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_013:router_013|soc_system_mm_interconnect_0_router_013_default_decode:the_default_decode"
215. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_008:router_008|soc_system_mm_interconnect_0_router_008_default_decode:the_default_decode"
216. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_005:router_005|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode"
217. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_004:router_004|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode"
218. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode"
219. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode"
220. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode"
221. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode"
222. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo"
223. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent"
224. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo"
225. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent"
226. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo"
227. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent"
228. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo"
229. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_count_1_control_slave_agent"
230. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo"
231. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent"
232. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo"
233. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent"
234. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
235. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
236. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo"
237. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_0_s1_agent"
238. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo"
239. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent"
240. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
241. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
242. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo"
243. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent"
244. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo"
245. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_count_0_control_slave_agent"
246. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo"
247. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent"
248. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo"
249. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:interrupt_counter_0_avalon_slave_0_agent"
250. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
251. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
252. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent"
253. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent"
254. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent"
255. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent"
256. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator"
257. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator"
258. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator"
259. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:perf_count_1_control_slave_translator"
260. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator"
261. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator"
262. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
263. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_0_s1_translator"
264. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator"
265. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
266. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator"
267. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:perf_count_0_control_slave_translator"
268. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator"
269. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interrupt_counter_0_avalon_slave_0_translator"
270. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
271. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_instruction_master_translator"
272. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_instruction_master_translator"
273. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_data_master_translator"
274. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator"
275. Port Connectivity Checks: "soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1"
276. Port Connectivity Checks: "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0"
277. Port Connectivity Checks: "soc_system:u0|altera_avalon_mailbox:mailbox_simple_0"
278. Port Connectivity Checks: "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1"
279. Port Connectivity Checks: "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic"
280. Port Connectivity Checks: "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0"
281. Port Connectivity Checks: "soc_system:u0|soc_system_cpu_1:cpu_1"
282. Port Connectivity Checks: "soc_system:u0|soc_system_cpu_0:cpu_0"
283. Post-Synthesis Netlist Statistics for Top Partition
284. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
285. Elapsed Time Per Partition
286. Analysis & Synthesis Messages
287. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri May 15 10:00:20 2020       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; multiprocessor                              ;
; Top-level Entity Name           ; DE1_SoC_top_level                           ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 5273                                        ;
; Total pins                      ; 15                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,175,680                                   ;
; Total DSP Blocks                ; 6                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SoC_top_level  ; multiprocessor     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.2%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                                  ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                      ; Library     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../hdl/DE1_SoC_top_level.vhd                                                                                                                      ; yes             ; User VHDL File                               ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/hdl/DE1_SoC_top_level.vhd                                                                             ;             ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/soc_system.vhd                                                               ; yes             ; Auto-Found VHDL File                         ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/soc_system.vhd                                                               ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/soc_system_rst_controller.vhd                                                ; yes             ; Auto-Found VHDL File                         ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/soc_system_rst_controller.vhd                                                ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/soc_system_rst_controller_002.vhd                                            ; yes             ; Auto-Found VHDL File                         ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/soc_system_rst_controller_002.vhd                                            ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_avalon_mailbox.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_avalon_mailbox.v                                           ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v                                           ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv                                       ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv                               ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_agent.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_agent.sv                                     ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_translator.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_translator.sv                                ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv                                      ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv                                 ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv                                  ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.v                                         ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_reset_synchronizer.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_reset_synchronizer.v                                       ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/counter.vhd                                                       ; yes             ; Auto-Found VHDL File                         ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/counter.vhd                                                       ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0.v                                                ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v                                            ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_sysclk.v                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_sysclk.v                         ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_tck.v                            ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_tck.v                            ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_wrapper.v                        ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_wrapper.v                        ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_mult_cell.v                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_mult_cell.v                                  ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_test_bench.v                                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_test_bench.v                                 ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1.v                                                ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v                                            ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_sysclk.v                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_sysclk.v                         ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_tck.v                            ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_tck.v                            ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_wrapper.v                        ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_wrapper.v                        ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_mult_cell.v                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_mult_cell.v                                  ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_test_bench.v                                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_test_bench.v                                 ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_irq_mapper.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_irq_mapper.sv                                          ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v                                          ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_leds_0.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_leds_0.v                                               ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v                                    ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                  ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                         ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv                     ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                           ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv                       ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv                            ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv                        ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv                        ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv                        ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv                        ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv                        ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_008.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_008.sv                        ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_013.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_013.sv                        ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_016.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_016.sv                        ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv                         ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv                     ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                           ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv                       ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mutex_0.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mutex_0.v                                              ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.hex                                   ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.hex                                   ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v                                     ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_1.hex                                   ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_1.hex                                   ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_1.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_1.v                                     ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_perf_count_0.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_perf_count_0.v                                         ; soc_system  ;
; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_timer_0.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_timer_0.v                                              ; soc_system  ;
; altsyncram.tdf                                                                                                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                ;             ;
; stratix_ram_block.inc                                                                                                                             ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                         ;             ;
; lpm_mux.inc                                                                                                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                   ;             ;
; lpm_decode.inc                                                                                                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                ;             ;
; aglobal181.inc                                                                                                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                ;             ;
; a_rdenreg.inc                                                                                                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                 ;             ;
; altrom.inc                                                                                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                    ;             ;
; altram.inc                                                                                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altram.inc                                                                                    ;             ;
; altdpram.inc                                                                                                                                      ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                  ;             ;
; db/altsyncram_spj1.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/altsyncram_spj1.tdf                                                                        ;             ;
; db/altsyncram_pgj1.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/altsyncram_pgj1.tdf                                                                        ;             ;
; db/altsyncram_pdj1.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/altsyncram_pdj1.tdf                                                                        ;             ;
; db/altsyncram_voi1.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/altsyncram_voi1.tdf                                                                        ;             ;
; altera_mult_add.tdf                                                                                                                               ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                           ;             ;
; db/altera_mult_add_37p2.v                                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/altera_mult_add_37p2.v                                                                     ;             ;
; altera_mult_add_rtl.v                                                                                                                             ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                         ;             ;
; db/altsyncram_jmi1.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/altsyncram_jmi1.tdf                                                                        ;             ;
; db/altsyncram_4kl1.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/altsyncram_4kl1.tdf                                                                        ;             ;
; db/altsyncram_baj1.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/altsyncram_baj1.tdf                                                                        ;             ;
; altera_std_synchronizer.v                                                                                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                     ;             ;
; db/altsyncram_qid1.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/altsyncram_qid1.tdf                                                                        ;             ;
; sld_virtual_jtag_basic.v                                                                                                                          ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                     ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                 ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                                 ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                             ;             ;
; scfifo.tdf                                                                                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                    ;             ;
; a_regfifo.inc                                                                                                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                 ;             ;
; a_dpfifo.inc                                                                                                                                      ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                  ;             ;
; a_i2fifo.inc                                                                                                                                      ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                  ;             ;
; a_fffifo.inc                                                                                                                                      ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                  ;             ;
; a_f2fifo.inc                                                                                                                                      ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                  ;             ;
; db/scfifo_3291.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/scfifo_3291.tdf                                                                            ;             ;
; db/a_dpfifo_5771.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/a_dpfifo_5771.tdf                                                                          ;             ;
; db/a_fefifo_7cf.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/a_fefifo_7cf.tdf                                                                           ;             ;
; db/cntr_vg7.tdf                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/cntr_vg7.tdf                                                                               ;             ;
; db/altsyncram_7pu1.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/altsyncram_7pu1.tdf                                                                        ;             ;
; db/cntr_jgb.tdf                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/cntr_jgb.tdf                                                                               ;             ;
; alt_jtag_atlantic.v                                                                                                                               ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                           ;             ;
; db/altsyncram_1qn1.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/altsyncram_1qn1.tdf                                                                        ;             ;
; db/decode_5la.tdf                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/decode_5la.tdf                                                                             ;             ;
; db/mux_2hb.tdf                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/mux_2hb.tdf                                                                                ;             ;
; db/altsyncram_2qn1.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/altsyncram_2qn1.tdf                                                                        ;             ;
; sld_hub.vhd                                                                                                                                       ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                   ; altera_sld  ;
; db/ip/sld70280c26/alt_sld_fab.v                                                                                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/sld70280c26/alt_sld_fab.v                                                               ; alt_sld_fab ;
; db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab.v                                                                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab.v                                        ; alt_sld_fab ;
; db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; alt_sld_fab ;
; db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; alt_sld_fab ;
; db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                                ; yes             ; Encrypted Auto-Found VHDL File               ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; alt_sld_fab ;
; db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                                  ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                              ;             ;
; sld_rom_sr.vhd                                                                                                                                    ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                ;             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 3787           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 5935           ;
;     -- 7 input functions                    ; 48             ;
;     -- 6 input functions                    ; 1160           ;
;     -- 5 input functions                    ; 1039           ;
;     -- 4 input functions                    ; 1267           ;
;     -- <=3 input functions                  ; 2421           ;
;                                             ;                ;
; Dedicated logic registers                   ; 5273           ;
;                                             ;                ;
; I/O pins                                    ; 15             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 1175680        ;
;                                             ;                ;
; Total DSP Blocks                            ; 6              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 5598           ;
; Total fan-out                               ; 54606          ;
; Average fan-out                             ; 4.61           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                               ; Entity Name                                 ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+
; |DE1_SoC_top_level                                                                                                                      ; 5935 (1)            ; 5273 (0)                  ; 1175680           ; 6          ; 15   ; 0            ; |DE1_SoC_top_level                                                                                                                                                                                                                                                                                                                                                                ; DE1_SoC_top_level                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 156 (1)             ; 97 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                               ; sld_hub                                     ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 155 (0)             ; 97 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                               ; alt_sld_fab_with_jtag_input                 ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 155 (0)             ; 97 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                            ; alt_sld_fab                                 ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 155 (1)             ; 97 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                        ; alt_sld_fab_alt_sld_fab                     ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 154 (0)             ; 89 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                            ; alt_sld_fab_alt_sld_fab_sldfabric           ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 154 (111)           ; 89 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                               ; sld_jtag_hub                                ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                       ; sld_rom_sr                                  ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                     ; sld_shadow_jsm                              ; altera_sld   ;
;    |soc_system:u0|                                                                                                                      ; 5778 (0)            ; 5176 (0)                  ; 1175680           ; 6          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0                                                                                                                                                                                                                                                                                                                                                  ; soc_system                                  ; soc_system   ;
;       |altera_avalon_mailbox:mailbox_simple_0|                                                                                          ; 73 (73)             ; 100 (100)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|altera_avalon_mailbox:mailbox_simple_0                                                                                                                                                                                                                                                                                                           ; altera_avalon_mailbox                       ; soc_system   ;
;       |counter:interrupt_counter_0|                                                                                                     ; 51 (51)             ; 68 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|counter:interrupt_counter_0                                                                                                                                                                                                                                                                                                                      ; counter                                     ; soc_system   ;
;       |soc_system_cpu_0:cpu_0|                                                                                                          ; 1446 (0)            ; 1584 (0)                  ; 62528             ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0                                                                                                                                                                                                                                                                                                                           ; soc_system_cpu_0                            ; soc_system   ;
;          |soc_system_cpu_0_cpu:cpu|                                                                                                     ; 1446 (1271)         ; 1584 (1248)               ; 62528             ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu                                                                                                                                                                                                                                                                                                  ; soc_system_cpu_0_cpu                        ; soc_system   ;
;             |soc_system_cpu_0_cpu_bht_module:soc_system_cpu_0_cpu_bht|                                                                  ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_bht_module:soc_system_cpu_0_cpu_bht                                                                                                                                                                                                                                         ; soc_system_cpu_0_cpu_bht_module             ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_bht_module:soc_system_cpu_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                  ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_bht_module:soc_system_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                ; altsyncram_pdj1                             ; work         ;
;             |soc_system_cpu_0_cpu_dc_data_module:soc_system_cpu_0_cpu_dc_data|                                                          ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_data_module:soc_system_cpu_0_cpu_dc_data                                                                                                                                                                                                                                 ; soc_system_cpu_0_cpu_dc_data_module         ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_data_module:soc_system_cpu_0_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                  ; work         ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_data_module:soc_system_cpu_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                        ; altsyncram_4kl1                             ; work         ;
;             |soc_system_cpu_0_cpu_dc_tag_module:soc_system_cpu_0_cpu_dc_tag|                                                            ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_tag_module:soc_system_cpu_0_cpu_dc_tag                                                                                                                                                                                                                                   ; soc_system_cpu_0_cpu_dc_tag_module          ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_tag_module:soc_system_cpu_0_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                         ; altsyncram                                  ; work         ;
;                   |altsyncram_jmi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_tag_module:soc_system_cpu_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jmi1:auto_generated                                                                                                                                                                          ; altsyncram_jmi1                             ; work         ;
;             |soc_system_cpu_0_cpu_dc_victim_module:soc_system_cpu_0_cpu_dc_victim|                                                      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_victim_module:soc_system_cpu_0_cpu_dc_victim                                                                                                                                                                                                                             ; soc_system_cpu_0_cpu_dc_victim_module       ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_victim_module:soc_system_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                  ; work         ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_victim_module:soc_system_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                    ; altsyncram_baj1                             ; work         ;
;             |soc_system_cpu_0_cpu_ic_data_module:soc_system_cpu_0_cpu_ic_data|                                                          ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_data_module:soc_system_cpu_0_cpu_ic_data                                                                                                                                                                                                                                 ; soc_system_cpu_0_cpu_ic_data_module         ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_data_module:soc_system_cpu_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                  ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_data_module:soc_system_cpu_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                        ; altsyncram_spj1                             ; work         ;
;             |soc_system_cpu_0_cpu_ic_tag_module:soc_system_cpu_0_cpu_ic_tag|                                                            ; 0 (0)               ; 0 (0)                     ; 1792              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_tag_module:soc_system_cpu_0_cpu_ic_tag                                                                                                                                                                                                                                   ; soc_system_cpu_0_cpu_ic_tag_module          ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1792              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_tag_module:soc_system_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                         ; altsyncram                                  ; work         ;
;                   |altsyncram_pgj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1792              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_tag_module:soc_system_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pgj1:auto_generated                                                                                                                                                                          ; altsyncram_pgj1                             ; work         ;
;             |soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|                                                         ; 0 (0)               ; 64 (0)                    ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell                                                                                                                                                                                                                                ; soc_system_cpu_0_cpu_mult_cell              ; soc_system   ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                             ; altera_mult_add                             ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                         ; altera_mult_add_37p2                        ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; altera_mult_add_rtl                         ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; ama_multiplier_function                     ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                     ; ama_register_function                       ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                             ; altera_mult_add                             ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                         ; altera_mult_add_37p2                        ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; altera_mult_add_rtl                         ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; ama_multiplier_function                     ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                     ; ama_register_function                       ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                             ; altera_mult_add                             ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                         ; altera_mult_add_37p2                        ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; altera_mult_add_rtl                         ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; ama_multiplier_function                     ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                     ; ama_register_function                       ; work         ;
;             |soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|                                                         ; 175 (8)             ; 272 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci                                                                                                                                                                                                                                ; soc_system_cpu_0_cpu_nios2_oci              ; soc_system   ;
;                |soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|                                  ; 64 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper                                                                                                                                          ; soc_system_cpu_0_cpu_debug_slave_wrapper    ; soc_system   ;
;                   |sld_virtual_jtag_basic:soc_system_cpu_0_cpu_debug_slave_phy|                                                         ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_system_cpu_0_cpu_debug_slave_phy                                                                              ; sld_virtual_jtag_basic                      ; work         ;
;                   |soc_system_cpu_0_cpu_debug_slave_sysclk:the_soc_system_cpu_0_cpu_debug_slave_sysclk|                                 ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_sysclk:the_soc_system_cpu_0_cpu_debug_slave_sysclk                                                      ; soc_system_cpu_0_cpu_debug_slave_sysclk     ; soc_system   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_sysclk:the_soc_system_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                     ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_sysclk:the_soc_system_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                     ; work         ;
;                   |soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|                                       ; 54 (54)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck                                                            ; soc_system_cpu_0_cpu_debug_slave_tck        ; soc_system   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                     ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                     ; work         ;
;                |soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|                                        ; 11 (11)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg                                                                                                                                                ; soc_system_cpu_0_cpu_nios2_avalon_reg       ; soc_system   ;
;                |soc_system_cpu_0_cpu_nios2_oci_break:the_soc_system_cpu_0_cpu_nios2_oci_break|                                          ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_break:the_soc_system_cpu_0_cpu_nios2_oci_break                                                                                                                                                  ; soc_system_cpu_0_cpu_nios2_oci_break        ; soc_system   ;
;                |soc_system_cpu_0_cpu_nios2_oci_debug:the_soc_system_cpu_0_cpu_nios2_oci_debug|                                          ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_debug:the_soc_system_cpu_0_cpu_nios2_oci_debug                                                                                                                                                  ; soc_system_cpu_0_cpu_nios2_oci_debug        ; soc_system   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_debug:the_soc_system_cpu_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                              ; altera_std_synchronizer                     ; work         ;
;                |soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|                                                ; 84 (84)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem                                                                                                                                                        ; soc_system_cpu_0_cpu_nios2_ocimem           ; soc_system   ;
;                   |soc_system_cpu_0_cpu_ociram_sp_ram_module:soc_system_cpu_0_cpu_ociram_sp_ram|                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|soc_system_cpu_0_cpu_ociram_sp_ram_module:soc_system_cpu_0_cpu_ociram_sp_ram                                                                           ; soc_system_cpu_0_cpu_ociram_sp_ram_module   ; soc_system   ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|soc_system_cpu_0_cpu_ociram_sp_ram_module:soc_system_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                  ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|soc_system_cpu_0_cpu_ociram_sp_ram_module:soc_system_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                             ; work         ;
;             |soc_system_cpu_0_cpu_register_bank_a_module:soc_system_cpu_0_cpu_register_bank_a|                                          ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_a_module:soc_system_cpu_0_cpu_register_bank_a                                                                                                                                                                                                                 ; soc_system_cpu_0_cpu_register_bank_a_module ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_a_module:soc_system_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                       ; altsyncram                                  ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_a_module:soc_system_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                        ; altsyncram_voi1                             ; work         ;
;             |soc_system_cpu_0_cpu_register_bank_b_module:soc_system_cpu_0_cpu_register_bank_b|                                          ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_b_module:soc_system_cpu_0_cpu_register_bank_b                                                                                                                                                                                                                 ; soc_system_cpu_0_cpu_register_bank_b_module ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_b_module:soc_system_cpu_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                       ; altsyncram                                  ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_b_module:soc_system_cpu_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                        ; altsyncram_voi1                             ; work         ;
;       |soc_system_cpu_1:cpu_1|                                                                                                          ; 1443 (0)            ; 1584 (0)                  ; 62528             ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1                                                                                                                                                                                                                                                                                                                           ; soc_system_cpu_1                            ; soc_system   ;
;          |soc_system_cpu_1_cpu:cpu|                                                                                                     ; 1443 (1268)         ; 1584 (1248)               ; 62528             ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu                                                                                                                                                                                                                                                                                                  ; soc_system_cpu_1_cpu                        ; soc_system   ;
;             |soc_system_cpu_1_cpu_bht_module:soc_system_cpu_1_cpu_bht|                                                                  ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_bht_module:soc_system_cpu_1_cpu_bht                                                                                                                                                                                                                                         ; soc_system_cpu_1_cpu_bht_module             ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_bht_module:soc_system_cpu_1_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                  ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_bht_module:soc_system_cpu_1_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                ; altsyncram_pdj1                             ; work         ;
;             |soc_system_cpu_1_cpu_dc_data_module:soc_system_cpu_1_cpu_dc_data|                                                          ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_data_module:soc_system_cpu_1_cpu_dc_data                                                                                                                                                                                                                                 ; soc_system_cpu_1_cpu_dc_data_module         ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_data_module:soc_system_cpu_1_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                  ; work         ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_data_module:soc_system_cpu_1_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                        ; altsyncram_4kl1                             ; work         ;
;             |soc_system_cpu_1_cpu_dc_tag_module:soc_system_cpu_1_cpu_dc_tag|                                                            ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_tag_module:soc_system_cpu_1_cpu_dc_tag                                                                                                                                                                                                                                   ; soc_system_cpu_1_cpu_dc_tag_module          ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_tag_module:soc_system_cpu_1_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                         ; altsyncram                                  ; work         ;
;                   |altsyncram_jmi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_tag_module:soc_system_cpu_1_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jmi1:auto_generated                                                                                                                                                                          ; altsyncram_jmi1                             ; work         ;
;             |soc_system_cpu_1_cpu_dc_victim_module:soc_system_cpu_1_cpu_dc_victim|                                                      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_victim_module:soc_system_cpu_1_cpu_dc_victim                                                                                                                                                                                                                             ; soc_system_cpu_1_cpu_dc_victim_module       ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_victim_module:soc_system_cpu_1_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                  ; work         ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_victim_module:soc_system_cpu_1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                    ; altsyncram_baj1                             ; work         ;
;             |soc_system_cpu_1_cpu_ic_data_module:soc_system_cpu_1_cpu_ic_data|                                                          ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_ic_data_module:soc_system_cpu_1_cpu_ic_data                                                                                                                                                                                                                                 ; soc_system_cpu_1_cpu_ic_data_module         ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_ic_data_module:soc_system_cpu_1_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                  ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_ic_data_module:soc_system_cpu_1_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                        ; altsyncram_spj1                             ; work         ;
;             |soc_system_cpu_1_cpu_ic_tag_module:soc_system_cpu_1_cpu_ic_tag|                                                            ; 0 (0)               ; 0 (0)                     ; 1792              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_ic_tag_module:soc_system_cpu_1_cpu_ic_tag                                                                                                                                                                                                                                   ; soc_system_cpu_1_cpu_ic_tag_module          ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1792              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_ic_tag_module:soc_system_cpu_1_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                         ; altsyncram                                  ; work         ;
;                   |altsyncram_pgj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1792              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_ic_tag_module:soc_system_cpu_1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pgj1:auto_generated                                                                                                                                                                          ; altsyncram_pgj1                             ; work         ;
;             |soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|                                                         ; 0 (0)               ; 64 (0)                    ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell                                                                                                                                                                                                                                ; soc_system_cpu_1_cpu_mult_cell              ; soc_system   ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                             ; altera_mult_add                             ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                         ; altera_mult_add_37p2                        ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; altera_mult_add_rtl                         ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; ama_multiplier_function                     ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                     ; ama_register_function                       ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                             ; altera_mult_add                             ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                         ; altera_mult_add_37p2                        ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; altera_mult_add_rtl                         ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; ama_multiplier_function                     ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                     ; ama_register_function                       ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                             ; altera_mult_add                             ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                         ; altera_mult_add_37p2                        ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; altera_mult_add_rtl                         ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; ama_multiplier_function                     ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                     ; ama_register_function                       ; work         ;
;             |soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|                                                         ; 175 (8)             ; 272 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci                                                                                                                                                                                                                                ; soc_system_cpu_1_cpu_nios2_oci              ; soc_system   ;
;                |soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|                                  ; 64 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper                                                                                                                                          ; soc_system_cpu_1_cpu_debug_slave_wrapper    ; soc_system   ;
;                   |sld_virtual_jtag_basic:soc_system_cpu_1_cpu_debug_slave_phy|                                                         ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_system_cpu_1_cpu_debug_slave_phy                                                                              ; sld_virtual_jtag_basic                      ; work         ;
;                   |soc_system_cpu_1_cpu_debug_slave_sysclk:the_soc_system_cpu_1_cpu_debug_slave_sysclk|                                 ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_sysclk:the_soc_system_cpu_1_cpu_debug_slave_sysclk                                                      ; soc_system_cpu_1_cpu_debug_slave_sysclk     ; soc_system   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_sysclk:the_soc_system_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                     ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_sysclk:the_soc_system_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                     ; work         ;
;                   |soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|                                       ; 54 (54)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck                                                            ; soc_system_cpu_1_cpu_debug_slave_tck        ; soc_system   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                     ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                     ; work         ;
;                |soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|                                        ; 11 (11)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg                                                                                                                                                ; soc_system_cpu_1_cpu_nios2_avalon_reg       ; soc_system   ;
;                |soc_system_cpu_1_cpu_nios2_oci_break:the_soc_system_cpu_1_cpu_nios2_oci_break|                                          ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_break:the_soc_system_cpu_1_cpu_nios2_oci_break                                                                                                                                                  ; soc_system_cpu_1_cpu_nios2_oci_break        ; soc_system   ;
;                |soc_system_cpu_1_cpu_nios2_oci_debug:the_soc_system_cpu_1_cpu_nios2_oci_debug|                                          ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_debug:the_soc_system_cpu_1_cpu_nios2_oci_debug                                                                                                                                                  ; soc_system_cpu_1_cpu_nios2_oci_debug        ; soc_system   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_debug:the_soc_system_cpu_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                              ; altera_std_synchronizer                     ; work         ;
;                |soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem|                                                ; 84 (84)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem                                                                                                                                                        ; soc_system_cpu_1_cpu_nios2_ocimem           ; soc_system   ;
;                   |soc_system_cpu_1_cpu_ociram_sp_ram_module:soc_system_cpu_1_cpu_ociram_sp_ram|                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem|soc_system_cpu_1_cpu_ociram_sp_ram_module:soc_system_cpu_1_cpu_ociram_sp_ram                                                                           ; soc_system_cpu_1_cpu_ociram_sp_ram_module   ; soc_system   ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem|soc_system_cpu_1_cpu_ociram_sp_ram_module:soc_system_cpu_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                  ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem|soc_system_cpu_1_cpu_ociram_sp_ram_module:soc_system_cpu_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                             ; work         ;
;             |soc_system_cpu_1_cpu_register_bank_a_module:soc_system_cpu_1_cpu_register_bank_a|                                          ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_register_bank_a_module:soc_system_cpu_1_cpu_register_bank_a                                                                                                                                                                                                                 ; soc_system_cpu_1_cpu_register_bank_a_module ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_register_bank_a_module:soc_system_cpu_1_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                       ; altsyncram                                  ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_register_bank_a_module:soc_system_cpu_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                        ; altsyncram_voi1                             ; work         ;
;             |soc_system_cpu_1_cpu_register_bank_b_module:soc_system_cpu_1_cpu_register_bank_b|                                          ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_register_bank_b_module:soc_system_cpu_1_cpu_register_bank_b                                                                                                                                                                                                                 ; soc_system_cpu_1_cpu_register_bank_b_module ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_register_bank_b_module:soc_system_cpu_1_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                       ; altsyncram                                  ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_register_bank_b_module:soc_system_cpu_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                        ; altsyncram_voi1                             ; work         ;
;       |soc_system_jtag_uart_0:jtag_uart_0|                                                                                              ; 116 (34)            ; 112 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                               ; soc_system_jtag_uart_0                      ; soc_system   ;
;          |alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|                                                                   ; 34 (34)             ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                    ; alt_jtag_atlantic                           ; work         ;
;          |soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|                                                          ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                           ; soc_system_jtag_uart_0_scfifo_r             ; soc_system   ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                              ; scfifo                                      ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                   ; scfifo_3291                                 ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                              ; a_dpfifo_5771                               ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                      ; a_fefifo_7cf                                ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                 ; cntr_vg7                                    ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                      ; altsyncram_7pu1                             ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                        ; cntr_jgb                                    ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                              ; cntr_jgb                                    ; work         ;
;          |soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|                                                          ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                           ; soc_system_jtag_uart_0_scfifo_w             ; soc_system   ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                              ; scfifo                                      ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                   ; scfifo_3291                                 ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                              ; a_dpfifo_5771                               ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                      ; a_fefifo_7cf                                ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                 ; cntr_vg7                                    ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                      ; altsyncram_7pu1                             ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                        ; cntr_jgb                                    ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                              ; cntr_jgb                                    ; work         ;
;       |soc_system_jtag_uart_0:jtag_uart_1|                                                                                              ; 115 (34)            ; 112 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1                                                                                                                                                                                                                                                                                                               ; soc_system_jtag_uart_0                      ; soc_system   ;
;          |alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|                                                                   ; 33 (33)             ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                    ; alt_jtag_atlantic                           ; work         ;
;          |soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|                                                          ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                           ; soc_system_jtag_uart_0_scfifo_r             ; soc_system   ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                              ; scfifo                                      ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                   ; scfifo_3291                                 ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                              ; a_dpfifo_5771                               ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                      ; a_fefifo_7cf                                ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                 ; cntr_vg7                                    ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                      ; altsyncram_7pu1                             ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                        ; cntr_jgb                                    ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                              ; cntr_jgb                                    ; work         ;
;          |soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|                                                          ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                           ; soc_system_jtag_uart_0_scfifo_w             ; soc_system   ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                              ; scfifo                                      ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                   ; scfifo_3291                                 ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                              ; a_dpfifo_5771                               ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                      ; a_fefifo_7cf                                ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                 ; cntr_vg7                                    ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                      ; altsyncram_7pu1                             ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                        ; cntr_jgb                                    ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                              ; cntr_jgb                                    ; work         ;
;       |soc_system_leds_0:leds_0|                                                                                                        ; 11 (11)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_leds_0:leds_0                                                                                                                                                                                                                                                                                                                         ; soc_system_leds_0                           ; soc_system   ;
;       |soc_system_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 940 (0)             ; 458 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                   ; soc_system_mm_interconnect_0                ; soc_system   ;
;          |altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|                                                                   ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                       ; soc_system   ;
;          |altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|                                                                   ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                       ; soc_system   ;
;          |altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo|                                                      ; 5 (5)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                       ; soc_system   ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                       ; soc_system   ;
;          |altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                       ; soc_system   ;
;          |altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo|                                                                               ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                       ; soc_system   ;
;          |altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|                                                      ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                       ; soc_system   ;
;          |altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|                                                        ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                       ; soc_system   ;
;          |altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|                                                                              ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                       ; soc_system   ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                       ; soc_system   ;
;          |altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|                                                                     ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                       ; soc_system   ;
;          |altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|                                                              ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                       ; soc_system   ;
;          |altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|                                                              ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                       ; soc_system   ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                       ; soc_system   ;
;          |altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|                                                                              ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                       ; soc_system   ;
;          |altera_merlin_master_agent:cpu_0_data_master_agent|                                                                           ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent                                                                                                                                                                                                                                                ; altera_merlin_master_agent                  ; soc_system   ;
;          |altera_merlin_master_agent:cpu_1_data_master_agent|                                                                           ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent                                                                                                                                                                                                                                                ; altera_merlin_master_agent                  ; soc_system   ;
;          |altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|                                                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                   ; soc_system   ;
;          |altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|                                                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                   ; soc_system   ;
;          |altera_merlin_slave_agent:interrupt_counter_0_avalon_slave_0_agent|                                                           ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:interrupt_counter_0_avalon_slave_0_agent                                                                                                                                                                                                                                ; altera_merlin_slave_agent                   ; soc_system   ;
;          |altera_merlin_slave_agent:leds_0_s1_agent|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_0_s1_agent                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                   ; soc_system   ;
;          |altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent                                                                                                                                                                                                                                ; altera_merlin_slave_agent                   ; soc_system   ;
;          |altera_merlin_slave_agent:mutex_0_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                   ; soc_system   ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                   ; soc_system   ;
;          |altera_merlin_slave_agent:onchip_memory2_1_s1_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                   ; soc_system   ;
;          |altera_merlin_slave_agent:timer_1_s1_agent|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                   ; soc_system   ;
;          |altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|                                                              ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator              ; soc_system   ;
;          |altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator|                                                              ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator              ; soc_system   ;
;          |altera_merlin_slave_translator:interrupt_counter_0_avalon_slave_0_translator|                                                 ; 7 (7)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interrupt_counter_0_avalon_slave_0_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator              ; soc_system   ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 3 (3)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                           ; altera_merlin_slave_translator              ; soc_system   ;
;          |altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|                                                      ; 2 (2)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator                                                                                                                                                                                                                           ; altera_merlin_slave_translator              ; soc_system   ;
;          |altera_merlin_slave_translator:leds_0_s1_translator|                                                                          ; 7 (7)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_0_s1_translator                                                                                                                                                                                                                                               ; altera_merlin_slave_translator              ; soc_system   ;
;          |altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|                                                 ; 5 (5)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator              ; soc_system   ;
;          |altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|                                                   ; 0 (0)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator                                                                                                                                                                                                                        ; altera_merlin_slave_translator              ; soc_system   ;
;          |altera_merlin_slave_translator:mutex_0_s1_translator|                                                                         ; 6 (6)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator                                                                                                                                                                                                                                              ; altera_merlin_slave_translator              ; soc_system   ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                     ; altera_merlin_slave_translator              ; soc_system   ;
;          |altera_merlin_slave_translator:onchip_memory2_1_s1_translator|                                                                ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator                                                                                                                                                                                                                                     ; altera_merlin_slave_translator              ; soc_system   ;
;          |altera_merlin_slave_translator:perf_count_0_control_slave_translator|                                                         ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:perf_count_0_control_slave_translator                                                                                                                                                                                                                              ; altera_merlin_slave_translator              ; soc_system   ;
;          |altera_merlin_slave_translator:perf_count_1_control_slave_translator|                                                         ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:perf_count_1_control_slave_translator                                                                                                                                                                                                                              ; altera_merlin_slave_translator              ; soc_system   ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 4 (4)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                              ; altera_merlin_slave_translator              ; soc_system   ;
;          |altera_merlin_slave_translator:timer_1_s1_translator|                                                                         ; 4 (4)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator                                                                                                                                                                                                                                              ; altera_merlin_slave_translator              ; soc_system   ;
;          |altera_merlin_traffic_limiter:cpu_0_data_master_limiter|                                                                      ; 13 (13)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_data_master_limiter                                                                                                                                                                                                                                           ; altera_merlin_traffic_limiter               ; soc_system   ;
;          |altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|                                                               ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter                                                                                                                                                                                                                                    ; altera_merlin_traffic_limiter               ; soc_system   ;
;          |altera_merlin_traffic_limiter:cpu_1_data_master_limiter|                                                                      ; 10 (10)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_data_master_limiter                                                                                                                                                                                                                                           ; altera_merlin_traffic_limiter               ; soc_system   ;
;          |altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter|                                                               ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter                                                                                                                                                                                                                                    ; altera_merlin_traffic_limiter               ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                         ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_cmd_demux      ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                             ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_0_cmd_demux      ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                                     ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_cmd_demux_002  ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_003|                                                                     ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_003                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_cmd_demux_002  ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                         ; 43 (39)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_cmd_mux_001    ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                    ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|                                                                         ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_cmd_mux_001    ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                    ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|                                                                         ; 56 (52)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_cmd_mux_001    ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                    ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_006|                                                                         ; 41 (37)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_006                                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_cmd_mux_001    ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                    ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_007|                                                                         ; 16 (12)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_007                                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_cmd_mux_001    ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                    ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_012|                                                                         ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_012                                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_cmd_mux_001    ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_012|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                    ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_013|                                                                         ; 56 (52)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_013                                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_cmd_mux_001    ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_013|altera_merlin_arbitrator:arb                                                                                                                                                                                                                 ; altera_merlin_arbitrator                    ; soc_system   ;
;          |soc_system_mm_interconnect_0_router:router|                                                                                   ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                        ; soc_system_mm_interconnect_0_router         ; soc_system   ;
;          |soc_system_mm_interconnect_0_router_001:router_001|                                                                           ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                ; soc_system_mm_interconnect_0_router_001     ; soc_system   ;
;          |soc_system_mm_interconnect_0_router_002:router_002|                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                ; soc_system_mm_interconnect_0_router_002     ; soc_system   ;
;          |soc_system_mm_interconnect_0_router_003:router_003|                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                ; soc_system_mm_interconnect_0_router_003     ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_rsp_demux_001  ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_004|                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_rsp_demux_001  ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_005|                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_rsp_demux_001  ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_006|                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_006                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_rsp_demux_001  ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_007|                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_007                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_rsp_demux_001  ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_012|                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_012                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_rsp_demux_001  ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_013|                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_013                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_rsp_demux_001  ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                             ; 125 (125)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_0_rsp_mux        ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                 ; 139 (139)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_rsp_mux        ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                                         ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_rsp_mux_002    ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_003|                                                                         ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_003                                                                                                                                                                                                                                              ; soc_system_mm_interconnect_0_rsp_mux_002    ; soc_system   ;
;       |soc_system_mutex_0:mutex_0|                                                                                                      ; 24 (24)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_mutex_0:mutex_0                                                                                                                                                                                                                                                                                                                       ; soc_system_mutex_0                          ; soc_system   ;
;       |soc_system_onchip_memory2_0:onchip_memory2_0|                                                                                    ; 4 (2)               ; 1 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                     ; soc_system_onchip_memory2_0                 ; soc_system   ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 2 (0)               ; 1 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                           ; altsyncram                                  ; work         ;
;             |altsyncram_1qn1:auto_generated|                                                                                            ; 2 (0)               ; 1 (1)                     ; 524288            ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1qn1:auto_generated                                                                                                                                                                                                                                            ; altsyncram_1qn1                             ; work         ;
;                |decode_5la:decode3|                                                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1qn1:auto_generated|decode_5la:decode3                                                                                                                                                                                                                         ; decode_5la                                  ; work         ;
;       |soc_system_onchip_memory2_1:onchip_memory2_1|                                                                                    ; 4 (2)               ; 1 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1                                                                                                                                                                                                                                                                                                     ; soc_system_onchip_memory2_1                 ; soc_system   ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 2 (0)               ; 1 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                           ; altsyncram                                  ; work         ;
;             |altsyncram_2qn1:auto_generated|                                                                                            ; 2 (0)               ; 1 (1)                     ; 524288            ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated                                                                                                                                                                                                                                            ; altsyncram_2qn1                             ; work         ;
;                |decode_5la:decode3|                                                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|decode_5la:decode3                                                                                                                                                                                                                         ; decode_5la                                  ; work         ;
;       |soc_system_perf_count_0:perf_count_0|                                                                                            ; 635 (635)           ; 420 (420)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_perf_count_0:perf_count_0                                                                                                                                                                                                                                                                                                             ; soc_system_perf_count_0                     ; soc_system   ;
;       |soc_system_perf_count_0:perf_count_1|                                                                                            ; 635 (635)           ; 420 (420)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_perf_count_0:perf_count_1                                                                                                                                                                                                                                                                                                             ; soc_system_perf_count_0                     ; soc_system   ;
;       |soc_system_rst_controller:rst_controller_001|                                                                                    ; 7 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_rst_controller:rst_controller_001                                                                                                                                                                                                                                                                                                     ; soc_system_rst_controller                   ; soc_system   ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 7 (6)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                              ; altera_reset_controller                     ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                            ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                               ; altera_reset_synchronizer                   ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                   ; altera_reset_synchronizer                   ; soc_system   ;
;       |soc_system_rst_controller:rst_controller|                                                                                        ; 7 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_rst_controller:rst_controller                                                                                                                                                                                                                                                                                                         ; soc_system_rst_controller                   ; soc_system   ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 7 (6)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                  ; altera_reset_controller                     ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                            ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                   ; altera_reset_synchronizer                   ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                       ; altera_reset_synchronizer                   ; soc_system   ;
;       |soc_system_rst_controller_002:rst_controller_002|                                                                                ; 1 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_rst_controller_002:rst_controller_002                                                                                                                                                                                                                                                                                                 ; soc_system_rst_controller_002               ; soc_system   ;
;          |altera_reset_controller:rst_controller_002|                                                                                   ; 1 (1)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                      ; altera_reset_controller                     ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                           ; altera_reset_synchronizer                   ; soc_system   ;
;       |soc_system_timer_0:timer_0|                                                                                                      ; 134 (134)           ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_timer_0:timer_0                                                                                                                                                                                                                                                                                                                       ; soc_system_timer_0                          ; soc_system   ;
;       |soc_system_timer_0:timer_1|                                                                                                      ; 132 (132)           ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|soc_system:u0|soc_system_timer_0:timer_1                                                                                                                                                                                                                                                                                                                       ; soc_system_timer_0                          ; soc_system   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_bht_module:soc_system_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; None                            ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_data_module:soc_system_cpu_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                            ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_tag_module:soc_system_cpu_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jmi1:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 9            ; 64           ; 9            ; 576    ; None                            ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_victim_module:soc_system_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                            ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_data_module:soc_system_cpu_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                            ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_tag_module:soc_system_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pgj1:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 14           ; 128          ; 14           ; 1792   ; None                            ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|soc_system_cpu_0_cpu_ociram_sp_ram_module:soc_system_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                            ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_a_module:soc_system_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                            ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_b_module:soc_system_cpu_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                            ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_bht_module:soc_system_cpu_1_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; None                            ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_data_module:soc_system_cpu_1_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                            ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_tag_module:soc_system_cpu_1_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jmi1:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 9            ; 64           ; 9            ; 576    ; None                            ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_victim_module:soc_system_cpu_1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                            ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_ic_data_module:soc_system_cpu_1_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                            ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_ic_tag_module:soc_system_cpu_1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pgj1:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 14           ; 128          ; 14           ; 1792   ; None                            ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem|soc_system_cpu_1_cpu_ociram_sp_ram_module:soc_system_cpu_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                            ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_register_bank_a_module:soc_system_cpu_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                            ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_register_bank_b_module:soc_system_cpu_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                            ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1qn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                           ; AUTO ; Single Port      ; 16384        ; 32           ; --           ; --           ; 524288 ; soc_system_onchip_memory2_0.hex ;
; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                           ; AUTO ; Single Port      ; 16384        ; 32           ; --           ; --           ; 524288 ; soc_system_onchip_memory2_1.hex ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 6           ;
; Total number of DSP blocks      ; 6           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 6           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+
; Vendor ; IP Core Name                      ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                            ; IP Include File                                                     ;
+--------+-----------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                     ;                                                                     ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                 ;                                                                     ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                       ;                                                                     ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                     ;                                                                     ;
; Altera ; Signal Tap                        ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                       ;                                                                     ;
; N/A    ; Qsys                              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0                                                                                                                                                                                                                                                                                                           ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_nios2_gen2                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0                                                                                                                                                                                                                                                                                    ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu                                                                                                                                                                                                                                                           ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_bht_module:soc_system_cpu_0_cpu_bht                                                                                                                                                                                                  ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_data_module:soc_system_cpu_0_cpu_dc_data                                                                                                                                                                                          ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_tag_module:soc_system_cpu_0_cpu_dc_tag                                                                                                                                                                                            ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_victim_module:soc_system_cpu_0_cpu_dc_victim                                                                                                                                                                                      ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_data_module:soc_system_cpu_0_cpu_ic_data                                                                                                                                                                                          ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_tag_module:soc_system_cpu_0_cpu_ic_tag                                                                                                                                                                                            ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_a_module:soc_system_cpu_0_cpu_register_bank_a                                                                                                                                                                          ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_b_module:soc_system_cpu_0_cpu_register_bank_b                                                                                                                                                                          ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci                                                                                                                                                                                         ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg                                                                                                         ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_break:the_soc_system_cpu_0_cpu_nios2_oci_break                                                                                                           ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_dbrk:the_soc_system_cpu_0_cpu_nios2_oci_dbrk                                                                                                             ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_debug:the_soc_system_cpu_0_cpu_nios2_oci_debug                                                                                                           ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_dtrace:the_soc_system_cpu_0_cpu_nios2_oci_dtrace                                                                                                         ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_dtrace:the_soc_system_cpu_0_cpu_nios2_oci_dtrace|soc_system_cpu_0_cpu_nios2_oci_td_mode:soc_system_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode                  ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_fifo:the_soc_system_cpu_0_cpu_nios2_oci_fifo                                                                                                             ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_fifo:the_soc_system_cpu_0_cpu_nios2_oci_fifo|soc_system_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_soc_system_cpu_0_cpu_nios2_oci_compute_input_tm_cnt ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_fifo:the_soc_system_cpu_0_cpu_nios2_oci_fifo|soc_system_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_soc_system_cpu_0_cpu_nios2_oci_fifo_cnt_inc                 ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_fifo:the_soc_system_cpu_0_cpu_nios2_oci_fifo|soc_system_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_soc_system_cpu_0_cpu_nios2_oci_fifo_wrptr_inc             ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_im:the_soc_system_cpu_0_cpu_nios2_oci_im                                                                                                                 ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_itrace:the_soc_system_cpu_0_cpu_nios2_oci_itrace                                                                                                         ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_pib:the_soc_system_cpu_0_cpu_nios2_oci_pib                                                                                                               ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_xbrk:the_soc_system_cpu_0_cpu_nios2_oci_xbrk                                                                                                             ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem                                                                                                                 ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|soc_system_cpu_0_cpu_ociram_sp_ram_module:soc_system_cpu_0_cpu_ociram_sp_ram                                    ;                                                                     ;
; Altera ; altera_nios2_gen2                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1                                                                                                                                                                                                                                                                                    ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu                                                                                                                                                                                                                                                           ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_bht_module:soc_system_cpu_1_cpu_bht                                                                                                                                                                                                  ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_data_module:soc_system_cpu_1_cpu_dc_data                                                                                                                                                                                          ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_tag_module:soc_system_cpu_1_cpu_dc_tag                                                                                                                                                                                            ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_victim_module:soc_system_cpu_1_cpu_dc_victim                                                                                                                                                                                      ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_ic_data_module:soc_system_cpu_1_cpu_ic_data                                                                                                                                                                                          ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_ic_tag_module:soc_system_cpu_1_cpu_ic_tag                                                                                                                                                                                            ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_register_bank_a_module:soc_system_cpu_1_cpu_register_bank_a                                                                                                                                                                          ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_register_bank_b_module:soc_system_cpu_1_cpu_register_bank_b                                                                                                                                                                          ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci                                                                                                                                                                                         ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg                                                                                                         ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_break:the_soc_system_cpu_1_cpu_nios2_oci_break                                                                                                           ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_dbrk:the_soc_system_cpu_1_cpu_nios2_oci_dbrk                                                                                                             ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_debug:the_soc_system_cpu_1_cpu_nios2_oci_debug                                                                                                           ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_dtrace:the_soc_system_cpu_1_cpu_nios2_oci_dtrace                                                                                                         ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_dtrace:the_soc_system_cpu_1_cpu_nios2_oci_dtrace|soc_system_cpu_1_cpu_nios2_oci_td_mode:soc_system_cpu_1_cpu_nios2_oci_trc_ctrl_td_mode                  ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_fifo:the_soc_system_cpu_1_cpu_nios2_oci_fifo                                                                                                             ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_fifo:the_soc_system_cpu_1_cpu_nios2_oci_fifo|soc_system_cpu_1_cpu_nios2_oci_compute_input_tm_cnt:the_soc_system_cpu_1_cpu_nios2_oci_compute_input_tm_cnt ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_fifo:the_soc_system_cpu_1_cpu_nios2_oci_fifo|soc_system_cpu_1_cpu_nios2_oci_fifo_cnt_inc:the_soc_system_cpu_1_cpu_nios2_oci_fifo_cnt_inc                 ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_fifo:the_soc_system_cpu_1_cpu_nios2_oci_fifo|soc_system_cpu_1_cpu_nios2_oci_fifo_wrptr_inc:the_soc_system_cpu_1_cpu_nios2_oci_fifo_wrptr_inc             ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_im:the_soc_system_cpu_1_cpu_nios2_oci_im                                                                                                                 ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_itrace:the_soc_system_cpu_1_cpu_nios2_oci_itrace                                                                                                         ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_pib:the_soc_system_cpu_1_cpu_nios2_oci_pib                                                                                                               ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_xbrk:the_soc_system_cpu_1_cpu_nios2_oci_xbrk                                                                                                             ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem                                                                                                                 ;                                                                     ;
; Altera ; Nios II Processor (6AF7_00A2)     ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem|soc_system_cpu_1_cpu_ociram_sp_ram_module:soc_system_cpu_1_cpu_ociram_sp_ram                                    ;                                                                     ;
; Altera ; altera_irq_mapper                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                          ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_irq_mapper                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_irq_mapper:irq_mapper_001                                                                                                                                                                                                                                                                      ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_jtag_uart           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                        ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_jtag_uart           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1                                                                                                                                                                                                                                                                        ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_pio                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_leds_0:leds_0                                                                                                                                                                                                                                                                                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_mailbox_simple      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|altera_avalon_mailbox:mailbox_simple_0                                                                                                                                                                                                                                                                    ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_mm_interconnect            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                           ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                        ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                        ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                        ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                        ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                        ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                        ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                        ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                        ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                        ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                        ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                        ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                        ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                        ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_st_adapter          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; error_adapter                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                        ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                           ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                   ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_003                                                                                                                                                                                                   ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                               ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                           ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                           ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_006                                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_007                                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                           ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                           ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                                                           ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                                                                           ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_012                                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_013                                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                                                                                           ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_master_agent        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent                                                                                                                                                                                                         ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_traffic_limiter     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_data_master_limiter                                                                                                                                                                                                    ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_master_translator   ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator                                                                                                                                                                                               ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent                                                                                                                                                                                                      ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                 ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator                                                                                                                                                                                            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_master_agent        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent                                                                                                                                                                                                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_traffic_limiter     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter                                                                                                                                                                                             ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_master_translator   ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_instruction_master_translator                                                                                                                                                                                        ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_master_agent        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent                                                                                                                                                                                                         ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_traffic_limiter     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_data_master_limiter                                                                                                                                                                                                    ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_master_translator   ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_data_master_translator                                                                                                                                                                                               ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent                                                                                                                                                                                                      ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                 ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator                                                                                                                                                                                            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_master_agent        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent                                                                                                                                                                                                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_traffic_limiter     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter                                                                                                                                                                                             ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_master_translator   ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_instruction_master_translator                                                                                                                                                                                        ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:interrupt_counter_0_avalon_slave_0_agent                                                                                                                                                                                         ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                    ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interrupt_counter_0_avalon_slave_0_translator                                                                                                                                                                               ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                              ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                         ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                    ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent                                                                                                                                                                                              ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                         ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator                                                                                                                                                                                    ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_0_s1_agent                                                                                                                                                                                                                  ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo                                                                                                                                                                                                             ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_0_s1_translator                                                                                                                                                                                                        ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent                                                                                                                                                                                         ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo                                                                                                                                                                                    ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator                                                                                                                                                                               ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent                                                                                                                                                                                           ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo                                                                                                                                                                                      ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator                                                                                                                                                                                 ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent                                                                                                                                                                                                                 ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo                                                                                                                                                                                                            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator                                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                        ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                   ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                              ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent                                                                                                                                                                                                        ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo                                                                                                                                                                                                   ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator                                                                                                                                                                                              ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_count_0_control_slave_agent                                                                                                                                                                                                 ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo                                                                                                                                                                                            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:perf_count_0_control_slave_translator                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_count_1_control_slave_agent                                                                                                                                                                                                 ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo                                                                                                                                                                                            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:perf_count_1_control_slave_translator                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router                                                                                                                                                                                                                 ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                         ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                         ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                         ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                         ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_005:router_005                                                                                                                                                                                                         ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_004:router_006                                                                                                                                                                                                         ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_004:router_007                                                                                                                                                                                                         ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_008:router_008                                                                                                                                                                                                         ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_008:router_009                                                                                                                                                                                                         ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_005:router_010                                                                                                                                                                                                         ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_005:router_011                                                                                                                                                                                                         ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_004:router_012                                                                                                                                                                                                         ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_013:router_013                                                                                                                                                                                                         ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_013:router_014                                                                                                                                                                                                         ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_013:router_015                                                                                                                                                                                                         ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_016:router_016                                                                                                                                                                                                         ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_016:router_017                                                                                                                                                                                                         ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_router              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_013:router_018                                                                                                                                                                                                         ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                           ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                   ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                   ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                                                                                   ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_006                                                                                                                                                                                                   ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_007                                                                                                                                                                                                   ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_012                                                                                                                                                                                                   ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_013                                                                                                                                                                                                   ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_demultiplexer       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_014                                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                               ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                           ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_multiplexer         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_003                                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                 ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_agent         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent                                                                                                                                                                                                                 ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo                                                                                                                                                                                                            ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_merlin_slave_translator    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator                                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_mutex               ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_mutex_0:mutex_0                                                                                                                                                                                                                                                                                ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_onchip_memory2      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                              ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_onchip_memory2      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1                                                                                                                                                                                                                                                              ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_performance_counter ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_perf_count_0:perf_count_0                                                                                                                                                                                                                                                                      ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_performance_counter ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_perf_count_0:perf_count_1                                                                                                                                                                                                                                                                      ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_reset_controller           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                           ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_reset_controller           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller                                                                                                                                                                                                                       ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_reset_controller           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002                                                                                                                                                                                                               ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_timer               ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_timer_0:timer_0                                                                                                                                                                                                                                                                                ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
; Altera ; altera_avalon_timer               ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|soc_system:u0|soc_system_timer_0:timer_1                                                                                                                                                                                                                                                                                ; /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys ;
+--------+-----------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                      ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                               ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                               ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                               ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                               ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                               ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                               ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                      ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                               ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                               ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                               ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                               ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                               ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                               ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_sysclk:the_soc_system_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_sysclk:the_soc_system_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_sysclk:the_soc_system_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_sysclk:the_soc_system_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_sysclk:the_soc_system_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_sysclk:the_soc_system_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_sysclk:the_soc_system_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_sysclk:the_soc_system_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_debug:the_soc_system_cpu_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_debug:the_soc_system_cpu_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_debug:the_soc_system_cpu_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_debug:the_soc_system_cpu_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Total number of protected registers is 90                                                                                                                                                                                                                                                                                                                              ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_013|locked[0,1]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_012|locked[0,1]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_007|locked[0,1]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_006|locked[0,1]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|locked[0,1]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|locked[0,1]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator|av_chipselect_pre                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator|av_chipselect_pre                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_0_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_0_s1_translator|av_chipselect_pre                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator|av_chipselect_pre                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interrupt_counter_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|status_reg[2..31]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|mask_reg[2..31]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[4..31]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_control_reg_rddata[18..31]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_im:the_soc_system_cpu_1_cpu_nios2_oci_im|trc_wrap                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_im:the_soc_system_cpu_1_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_dbrk:the_soc_system_cpu_1_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_dbrk:the_soc_system_cpu_1_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_dbrk:the_soc_system_cpu_1_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_xbrk:the_soc_system_cpu_1_cpu_nios2_oci_xbrk|xbrk_break                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_xbrk:the_soc_system_cpu_1_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_xbrk:the_soc_system_cpu_1_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_xbrk:the_soc_system_cpu_1_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_xbrk:the_soc_system_cpu_1_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[4..31]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_control_reg_rddata[18..31]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_im:the_soc_system_cpu_0_cpu_nios2_oci_im|trc_wrap                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_im:the_soc_system_cpu_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_dbrk:the_soc_system_cpu_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_dbrk:the_soc_system_cpu_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_dbrk:the_soc_system_cpu_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_xbrk:the_soc_system_cpu_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_xbrk:the_soc_system_cpu_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_xbrk:the_soc_system_cpu_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_xbrk:the_soc_system_cpu_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_xbrk:the_soc_system_cpu_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|last_dest_id[1,2]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter|last_dest_id[2]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][75]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][78]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][77]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][76]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][75]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][75]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][78]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][77]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][76]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][75]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[30] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[29] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[28] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[27] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[26] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[25] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[24] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[23] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[22] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[21] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[20] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[19] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[18] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[4]  ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                 ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[6]  ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                 ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[7]  ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                 ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[8]  ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                 ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[9]  ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                 ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[10] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[11] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[12] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[13] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[14] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[15] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[5]  ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                 ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[16] ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[17] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[21] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[22] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[23] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[24] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[25] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[26] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[27] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[28] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[29] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[30] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[18] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[19] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[17] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[16] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[15] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[14] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[13] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[12] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[11] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[10] ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[9]  ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                 ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[8]  ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                 ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[7]  ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                 ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[6]  ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                 ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[5]  ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                 ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[4]  ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                 ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[31] ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|last_dest_id[0]                                                                                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|last_dest_id[3]                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|last_channel[1]                                                                                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|last_dest_id[3]                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter|last_dest_id[1]                                                                                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter|last_dest_id[3]                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter|last_channel[1]                                                                                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter|last_dest_id[3]                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter|last_channel[0]                                                                                                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter|last_dest_id[0]                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][97]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][61]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][61]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][97]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][97]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][78]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][78]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][78]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][78]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][97]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][97]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][54]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|mem[1][97]                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|mem[1][54]                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|mem[1][61]                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|mem[1][61]                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][62]                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][97]                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][54]                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][61]                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][60]                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][61]                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][97]                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][54]                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][97]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo|mem[1][97]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][97]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][97]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][97]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][54]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|mem[1][97]                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|mem[1][61]                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|mem[1][54]                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|mem[1][61]                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][62]                                                                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][97]                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][54]                                                                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][61]                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][60]                                                                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][61]                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][97]                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][97]                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][54]                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_badaddr_reg_baddr[0..16]                                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_badaddr_reg_baddr[17]                                                                                                                                           ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_break:the_soc_system_cpu_0_cpu_nios2_oci_break|trigger_state                                                                                    ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_break:the_soc_system_cpu_1_cpu_nios2_oci_break|trigger_state     ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_badaddr_reg_baddr[0..16]                                                                                                                                                                                                                       ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_badaddr_reg_baddr[17]                                                                                                                                           ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|clr_break_line                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent|hold_waitrequest                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|clr_break_line                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|clr_break_line                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                        ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|clr_break_line                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|clr_break_line                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                          ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|clr_break_line                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:perf_count_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                   ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|clr_break_line                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                   ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|clr_break_line                                                                                                                                                    ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|clr_break_line                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent|hold_waitrequest                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|clr_break_line                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent|hold_waitrequest                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|clr_break_line                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                        ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|clr_break_line                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|clr_break_line                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator|waitrequest_reset_override                                                                                                                                                          ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|clr_break_line                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:perf_count_1_control_slave_translator|waitrequest_reset_override                                                                                                                                                   ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|clr_break_line                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator|waitrequest_reset_override                                                                                                                                                                   ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|clr_break_line                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interrupt_counter_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                           ; Merged with soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_0_s1_translator|waitrequest_reset_override                                                                                                                                                                    ; Merged with soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|waitrequest_reset_override                                                                                                                                           ; Merged with soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|waitrequest_reset_override                                                                                                                                             ; Merged with soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator|waitrequest_reset_override                                                                                                                                                                   ; Merged with soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                 ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|status_reg[1]                                                                                                                                                                                                                                             ; Merged with soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|status_reg[0]                                                                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][54]                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][54]                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][54]                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][54]                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][54]                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][97]                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][97]                                                                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][62]                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][60]                                                                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][54]                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][61]                                                                                                                                                                  ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][54]                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|mem[0][62]                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|mem[0][54]                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|mem[0][54]                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][54]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][54]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][54]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][54]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][62]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][62]                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][97]                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][62]                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][60]                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][54]                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][61]                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][54]                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|mem[0][62]                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|mem[0][54]                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|mem[0][54]                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][62]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][54]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][54]                                                                                                         ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                 ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                   ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                 ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                   ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                  ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                  ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_control_reg_rddata[5..9,11..17]                                                                                                                                                                                                                ; Merged with soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                          ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_control_reg_rddata[5..9,11..17]                                                                                                                                                                                                                ; Merged with soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][61]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][61]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][54]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][54]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:perf_count_1_control_slave_translator|end_begintransfer                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:perf_count_0_control_slave_translator|end_begintransfer                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][96]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][96]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][96]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][96]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_013|share_count_zero_flag                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_012|share_count_zero_flag                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_007|share_count_zero_flag                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_006|share_count_zero_flag                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count_zero_flag                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_013|share_count[0]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_012|share_count[0]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_007|share_count[0]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_006|share_count[0]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count[0]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_badaddr_reg_baddr[17]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_dbrk:the_soc_system_cpu_1_cpu_nios2_oci_dbrk|dbrk_break                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_dbrk:the_soc_system_cpu_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_count_1_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_count_1_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                 ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_badaddr_reg_baddr[17]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_count_1_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_count_1_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                 ;
; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_2[32..63]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_break:the_soc_system_cpu_1_cpu_nios2_oci_break|trigger_state                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_2[32..63]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:interrupt_counter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:interrupt_counter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:interrupt_counter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:interrupt_counter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                          ;
; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_3[32..63]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_0[32..63]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                               ;
; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_0[32..63]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_1[32..63]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_1[32..63]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_count_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_count_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                          ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_count_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_count_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                          ;
; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_3[32..63]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_count_1_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_count_1_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:interrupt_counter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:interrupt_counter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_count_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_count_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|DRsize.011 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize.011 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_break:the_soc_system_cpu_1_cpu_nios2_oci_break|trigbrktype                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_break:the_soc_system_cpu_0_cpu_nios2_oci_break|trigbrktype                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Total Number of Removed Registers = 1124                                                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_3[63]                                                                                                                                                                                                                                       ; Lost Fanouts              ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_3[62],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_3[61],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_3[60],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_3[59],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_3[58],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_3[57],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_3[56],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_3[55],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_3[54],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_3[53],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_3[52],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_3[51],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_3[50],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_3[49],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_3[48],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_3[47],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_3[46],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_3[45],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_3[44],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_3[43],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_3[42],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_3[41],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_3[40],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_3[39],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_3[38],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_3[37],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_3[36],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_3[35],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_3[34],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_3[33],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_3[32]                                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_1[63]                                                                                                                                                                                                                                       ; Lost Fanouts              ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_1[62],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_1[61],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_1[60],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_1[59],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_1[58],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_1[57],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_1[56],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_1[55],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_1[54],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_1[53],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_1[52],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_1[51],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_1[50],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_1[49],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_1[48],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_1[47],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_1[46],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_1[45],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_1[44],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_1[43],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_1[42],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_1[41],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_1[40],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_1[39],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_1[38],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_1[37],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_1[36],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_1[35],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_1[34],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_1[33],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_1[32]                                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_1[63]                                                                                                                                                                                                                                       ; Lost Fanouts              ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_1[62],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_1[61],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_1[60],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_1[59],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_1[58],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_1[57],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_1[56],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_1[55],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_1[54],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_1[53],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_1[52],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_1[51],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_1[50],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_1[49],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_1[48],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_1[47],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_1[46],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_1[45],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_1[44],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_1[43],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_1[42],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_1[41],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_1[40],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_1[39],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_1[38],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_1[37],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_1[36],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_1[35],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_1[34],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_1[33],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_1[32]                                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_0[63]                                                                                                                                                                                                                                       ; Lost Fanouts              ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_0[62],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_0[61],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_0[60],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_0[59],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_0[58],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_0[57],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_0[56],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_0[55],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_0[54],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_0[53],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_0[52],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_0[51],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_0[50],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_0[49],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_0[48],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_0[47],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_0[46],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_0[45],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_0[44],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_0[43],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_0[42],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_0[41],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_0[40],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_0[39],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_0[38],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_0[37],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_0[36],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_0[35],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_0[34],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_0[33],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_0[32]                                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_0[63]                                                                                                                                                                                                                                       ; Lost Fanouts              ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_0[62],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_0[61],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_0[60],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_0[59],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_0[58],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_0[57],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_0[56],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_0[55],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_0[54],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_0[53],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_0[52],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_0[51],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_0[50],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_0[49],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_0[48],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_0[47],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_0[46],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_0[45],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_0[44],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_0[43],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_0[42],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_0[41],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_0[40],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_0[39],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_0[38],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_0[37],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_0[36],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_0[35],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_0[34],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_0[33],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_0[32]                                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_3[63]                                                                                                                                                                                                                                       ; Lost Fanouts              ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_3[62],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_3[61],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_3[60],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_3[59],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_3[58],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_3[57],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_3[56],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_3[55],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_3[54],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_3[53],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_3[52],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_3[51],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_3[50],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_3[49],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_3[48],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_3[47],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_3[46],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_3[45],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_3[44],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_3[43],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_3[42],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_3[41],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_3[40],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_3[39],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_3[38],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_3[37],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_3[36],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_3[35],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_3[34],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_3[33],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_3[32]                                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_2[63]                                                                                                                                                                                                                                       ; Lost Fanouts              ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_2[62],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_2[61],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_2[60],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_2[59],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_2[58],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_2[57],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_2[56],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_2[55],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_2[54],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_2[53],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_2[52],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_2[51],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_2[50],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_2[49],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_2[48],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_2[47],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_2[46],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_2[45],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_2[44],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_2[43],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_2[42],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_2[41],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_2[40],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_2[39],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_2[38],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_2[37],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_2[36],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_2[35],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_2[34],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_2[33],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_0|event_counter_2[32]                                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_2[63]                                                                                                                                                                                                                                       ; Lost Fanouts              ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_2[62],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_2[61],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_2[60],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_2[59],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_2[58],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_2[57],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_2[56],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_2[55],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_2[54],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_2[53],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_2[52],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_2[51],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_2[50],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_2[49],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_2[48],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_2[47],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_2[46],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_2[45],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_2[44],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_2[43],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_2[42],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_2[41],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_2[40],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_2[39],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_2[38],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_2[37],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_2[36],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_2[35],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_2[34],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_2[33],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_perf_count_0:perf_count_1|event_counter_2[32]                                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[22],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_control_reg_rddata[22]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[21],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_control_reg_rddata[21]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                 ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[23],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_control_reg_rddata[23]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[24],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_control_reg_rddata[24]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[25],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_control_reg_rddata[25]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[26],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                 ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                     ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_badaddr_reg_baddr[17]                                                                                                                                                                                                                          ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[20],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_control_reg_rddata[20]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[19],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_control_reg_rddata[19]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[18],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_control_reg_rddata[18]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                   ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                   ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                      ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][76],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                      ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|mem[1][76],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_count_1_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][76]                                                                                                                                                              ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][76],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                   ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][76],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                      ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][78],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                      ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|mem[1][78],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_count_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][78]                                                                                                                                                                ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][78],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                              ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                   ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][78],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ;                           ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                 ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[20],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_control_reg_rddata[20]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[24],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_control_reg_rddata[24]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[25],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_control_reg_rddata[25]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[21],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_control_reg_rddata[21]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[19],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_control_reg_rddata[19]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[18],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_control_reg_rddata[18]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[23],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_control_reg_rddata[23]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[26],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                   ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                   ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                     ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                     ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_badaddr_reg_baddr[17]                                                                                                                                                                                                                          ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[22],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_control_reg_rddata[22]                                                                                                                                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                           ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                      ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][61]                                                                                                                                                              ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][54]                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                      ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                       ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                      ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                             ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                      ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                      ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][61]                                                                                                                                                                ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][54]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                           ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                             ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                      ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                   ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                   ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                   ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][75]                                                                                                                                                                ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][75]                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][76]                                                                                                                                                                ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][76]                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][77]                                                                                                                                                                ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][77]                                                                                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                      ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                                                                              ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|DRsize.101 ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|DRsize.101 ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                   ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                   ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                   ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                   ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                      ; Stuck at VCC              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                                                                      ; Stuck at VCC              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count_zero_flag                                                                                                                                                                      ; Stuck at VCC              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count[0]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_006|share_count_zero_flag                                                                                                                                                                      ; Stuck at VCC              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_006|share_count[0]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_007|share_count_zero_flag                                                                                                                                                                      ; Stuck at VCC              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_007|share_count[0]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_012|share_count_zero_flag                                                                                                                                                                      ; Stuck at VCC              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_012|share_count[0]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_013|share_count_zero_flag                                                                                                                                                                      ; Stuck at VCC              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_013|share_count[0]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                              ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][96]                                                                                                                                                                ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][96]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                      ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                           ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                             ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                      ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                       ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                      ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][96]                                                                                                                                                              ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][96]                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                      ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                           ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                             ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                      ; Stuck at GND              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                           ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                           ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                           ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                           ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                           ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                           ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                           ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                           ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                           ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                           ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                                           ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                    ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                               ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_dbrk:the_soc_system_cpu_1_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                       ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_break:the_soc_system_cpu_1_cpu_nios2_oci_break|trigger_state                                                                                    ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_xbrk:the_soc_system_cpu_1_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                     ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_xbrk:the_soc_system_cpu_1_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_xbrk:the_soc_system_cpu_1_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                     ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_xbrk:the_soc_system_cpu_1_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_xbrk:the_soc_system_cpu_1_cpu_nios2_oci_xbrk|xbrk_break                                                                                       ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                      ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                      ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                      ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_dbrk:the_soc_system_cpu_1_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                 ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_dbrk:the_soc_system_cpu_1_cpu_nios2_oci_dbrk|dbrk_break                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                      ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                   ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                   ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                   ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][75]                                                                                                                                                              ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][75]                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][77]                                                                                                                                                              ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][77]                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][78]                                                                                                                                                              ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][78]                                                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                      ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                      ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                      ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                      ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                      ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                      ; Lost Fanouts              ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                        ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_xbrk:the_soc_system_cpu_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                     ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_xbrk:the_soc_system_cpu_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_xbrk:the_soc_system_cpu_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                     ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_xbrk:the_soc_system_cpu_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                       ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_xbrk:the_soc_system_cpu_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                       ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_dbrk:the_soc_system_cpu_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                 ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_dbrk:the_soc_system_cpu_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                               ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                          ; Stuck at GND              ; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                    ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                                           ; Stuck at GND              ; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5273  ;
; Number of registers using Synchronous Clear  ; 1365  ;
; Number of registers using Synchronous Load   ; 506   ;
; Number of registers using Asynchronous Clear ; 4593  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3885  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_system:u0|soc_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                   ; 335     ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|clr_break_line                                                                                                                                                   ; 29      ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|clr_break_line                                                                                                                                                   ; 26      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                             ; 2       ;
; soc_system:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                ; 18      ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                ; 3       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|av_waitrequest                                                                                                                                                                ; 5       ;
; soc_system:u0|soc_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                    ; 1       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                           ; 11      ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                           ; 11      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                             ; 2       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                             ; 2       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                             ; 2       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                             ; 2       ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                              ; 1       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                             ; 2       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                             ; 2       ;
; soc_system:u0|soc_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                          ; 1       ;
; soc_system:u0|soc_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                    ; 1       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_pipe_flush                                                                                                                                                     ; 8       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_pipe_flush                                                                                                                                                     ; 8       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                         ; 3       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|t_dav                                                                                                                                                                         ; 3       ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                           ; 1       ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                              ; 2       ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                           ; 4       ;
; soc_system:u0|soc_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                       ; 1       ;
; soc_system:u0|soc_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                          ; 2       ;
; soc_system:u0|soc_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                       ; 4       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[3] ; 2       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[2] ; 2       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[3] ; 2       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[2] ; 2       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                               ; 3       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                               ; 3       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                              ; 1       ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                              ; 1       ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                           ; 1       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                              ; 1       ;
; soc_system:u0|soc_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                          ; 1       ;
; soc_system:u0|soc_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                       ; 1       ;
; soc_system:u0|soc_system_timer_0:timer_0|internal_counter[5]                                                                                                                                                                   ; 3       ;
; soc_system:u0|soc_system_timer_0:timer_0|internal_counter[4]                                                                                                                                                                   ; 3       ;
; soc_system:u0|soc_system_timer_0:timer_0|internal_counter[3]                                                                                                                                                                   ; 3       ;
; soc_system:u0|soc_system_timer_0:timer_0|internal_counter[2]                                                                                                                                                                   ; 3       ;
; soc_system:u0|soc_system_timer_0:timer_0|internal_counter[1]                                                                                                                                                                   ; 3       ;
; soc_system:u0|soc_system_timer_0:timer_0|internal_counter[0]                                                                                                                                                                   ; 3       ;
; soc_system:u0|soc_system_timer_0:timer_0|internal_counter[19]                                                                                                                                                                  ; 3       ;
; soc_system:u0|soc_system_timer_0:timer_0|internal_counter[12]                                                                                                                                                                  ; 3       ;
; soc_system:u0|soc_system_timer_0:timer_0|internal_counter[6]                                                                                                                                                                   ; 3       ;
; soc_system:u0|soc_system_timer_0:timer_0|internal_counter[25]                                                                                                                                                                  ; 3       ;
; soc_system:u0|soc_system_timer_0:timer_0|internal_counter[23]                                                                                                                                                                  ; 3       ;
; soc_system:u0|soc_system_timer_0:timer_0|internal_counter[22]                                                                                                                                                                  ; 3       ;
; soc_system:u0|soc_system_timer_0:timer_0|internal_counter[21]                                                                                                                                                                  ; 3       ;
; soc_system:u0|soc_system_timer_0:timer_0|internal_counter[20]                                                                                                                                                                  ; 3       ;
; soc_system:u0|soc_system_timer_0:timer_0|internal_counter[17]                                                                                                                                                                  ; 3       ;
; soc_system:u0|soc_system_timer_0:timer_0|internal_counter[15]                                                                                                                                                                  ; 3       ;
; soc_system:u0|soc_system_timer_0:timer_0|internal_counter[14]                                                                                                                                                                  ; 3       ;
; soc_system:u0|soc_system_timer_0:timer_0|internal_counter[13]                                                                                                                                                                  ; 3       ;
; soc_system:u0|soc_system_timer_0:timer_1|internal_counter[5]                                                                                                                                                                   ; 3       ;
; soc_system:u0|soc_system_timer_0:timer_1|internal_counter[4]                                                                                                                                                                   ; 3       ;
; soc_system:u0|soc_system_timer_0:timer_1|internal_counter[3]                                                                                                                                                                   ; 3       ;
; soc_system:u0|soc_system_timer_0:timer_1|internal_counter[2]                                                                                                                                                                   ; 3       ;
; soc_system:u0|soc_system_timer_0:timer_1|internal_counter[1]                                                                                                                                                                   ; 3       ;
; soc_system:u0|soc_system_timer_0:timer_1|internal_counter[0]                                                                                                                                                                   ; 3       ;
; soc_system:u0|soc_system_timer_0:timer_1|internal_counter[19]                                                                                                                                                                  ; 3       ;
; soc_system:u0|soc_system_timer_0:timer_1|internal_counter[12]                                                                                                                                                                  ; 3       ;
; soc_system:u0|soc_system_timer_0:timer_1|internal_counter[6]                                                                                                                                                                   ; 3       ;
; soc_system:u0|soc_system_timer_0:timer_1|internal_counter[25]                                                                                                                                                                  ; 3       ;
; soc_system:u0|soc_system_timer_0:timer_1|internal_counter[23]                                                                                                                                                                  ; 3       ;
; soc_system:u0|soc_system_timer_0:timer_1|internal_counter[22]                                                                                                                                                                  ; 3       ;
; soc_system:u0|soc_system_timer_0:timer_1|internal_counter[21]                                                                                                                                                                  ; 3       ;
; soc_system:u0|soc_system_timer_0:timer_1|internal_counter[20]                                                                                                                                                                  ; 3       ;
; soc_system:u0|soc_system_timer_0:timer_1|internal_counter[17]                                                                                                                                                                  ; 3       ;
; soc_system:u0|soc_system_timer_0:timer_1|internal_counter[15]                                                                                                                                                                  ; 3       ;
; soc_system:u0|soc_system_timer_0:timer_1|internal_counter[14]                                                                                                                                                                  ; 3       ;
; soc_system:u0|soc_system_timer_0:timer_1|internal_counter[13]                                                                                                                                                                  ; 3       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                            ; 1       ;
; soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_pipe_flush_waddr[14]                                                                                                                                           ; 1       ;
; soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                           ; 1       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                            ; 1       ;
; soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_pipe_flush_waddr[14]                                                                                                                                           ; 1       ;
; soc_system:u0|soc_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                       ; 1       ;
; soc_system:u0|soc_system_timer_0:timer_0|period_l_register[5]                                                                                                                                                                  ; 2       ;
; soc_system:u0|soc_system_timer_0:timer_0|period_l_register[4]                                                                                                                                                                  ; 2       ;
; soc_system:u0|soc_system_timer_0:timer_0|period_l_register[3]                                                                                                                                                                  ; 2       ;
; soc_system:u0|soc_system_timer_0:timer_0|period_l_register[2]                                                                                                                                                                  ; 2       ;
; soc_system:u0|soc_system_timer_0:timer_0|period_l_register[1]                                                                                                                                                                  ; 2       ;
; soc_system:u0|soc_system_timer_0:timer_0|period_l_register[0]                                                                                                                                                                  ; 2       ;
; soc_system:u0|soc_system_timer_0:timer_0|period_h_register[3]                                                                                                                                                                  ; 2       ;
; soc_system:u0|soc_system_timer_0:timer_0|period_l_register[12]                                                                                                                                                                 ; 2       ;
; soc_system:u0|soc_system_timer_0:timer_0|period_l_register[6]                                                                                                                                                                  ; 2       ;
; soc_system:u0|soc_system_timer_0:timer_0|period_h_register[9]                                                                                                                                                                  ; 2       ;
; soc_system:u0|soc_system_timer_0:timer_0|period_h_register[7]                                                                                                                                                                  ; 2       ;
; soc_system:u0|soc_system_timer_0:timer_0|period_h_register[6]                                                                                                                                                                  ; 2       ;
; soc_system:u0|soc_system_timer_0:timer_0|period_h_register[5]                                                                                                                                                                  ; 2       ;
; Total number of inverted registers = 132*                                                                                                                                                                                      ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interrupt_counter_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_logic_op[1]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_logic_op[1]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|wait_latency_counter[1]                                                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|counter:interrupt_counter_0|ReadData[13]                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|counter:interrupt_counter_0|iCounter[0]                                                                                                                                                                                                                                                                                                    ;
; 8:1                ; 30 bits   ; 150 LEs       ; 30 LEs               ; 120 LEs                ; Yes        ; |DE1_SoC_top_level|soc_system:u0|counter:interrupt_counter_0|iCounter[2]                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[11]                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[11]                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                 ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|F_pc[12]                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|F_pc[15]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|dc_data_rd_port_addr[7]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|dc_data_rd_port_addr[0]                                                                                                                                                                                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_dst_regnum[2]                                                                                                                                                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_logic_result[5]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_logic_result[16]                                                                                                                                                                                                                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|src_channel[6]                                                                                                                                                                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|src_channel[8]                                                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|src_channel[5]                                                                                                                                                                                                                           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|D_src2_reg[31]                                                                                                                                                                                                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|D_src2_reg[1]                                                                                                                                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|src_data[80]                                                                                                                                                                                                                             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|F_ic_data_rd_addr_nxt[1]                                                                                                                                                                                                                                                                   ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|F_ic_tag_rd_addr_nxt[4]                                                                                                                                                                                                                                                                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|src_channel[5]                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_control_reg_rddata[3]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_control_reg_rddata[1]                                                                                                                                                                                                                                                                    ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_inst_result[15]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_inst_result[4]                                                                                                                                                                                                                                                                           ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_inst_result[19]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_pipe_flush_waddr[9]                                                                                                                                                                                                                                                                      ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_pipe_flush_waddr[1]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|dc_data_wr_port_data[24]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|dc_data_wr_port_data[17]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|dc_data_wr_port_data[10]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|dc_data_wr_port_data[3]                                                                                                                                                                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_inst_result[16]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_inst_result[20]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_pipe_flush_waddr[3]                                                                                                                                                                                                                                                                      ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_pipe_flush_waddr[8]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|dc_data_wr_port_data[30]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|dc_data_wr_port_data[21]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|dc_data_wr_port_data[14]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|dc_data_wr_port_data[7]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_st_data[31]                                                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_slow_inst_result[15]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_slow_inst_result[7]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                               ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_wr_data_unfiltered[21]                                                                                                                                                                                                                                                                   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_wr_data_unfiltered[10]                                                                                                                                                                                                                                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_wr_data_unfiltered[2]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_slow_inst_result[14]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_slow_inst_result[1]                                                                                                                                                                                                                                                                      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                               ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_wr_data_unfiltered[27]                                                                                                                                                                                                                                                                   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_wr_data_unfiltered[8]                                                                                                                                                                                                                                                                    ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_wr_data_unfiltered[7]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_control_reg_rddata[3]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_control_reg_rddata[0]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|d_address_tag_field[2]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_dc_rd_addr_cnt[3]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|d_writedata[8]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|d_address_tag_field[2]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_dc_rd_addr_cnt[3]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|d_writedata[8]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[37]                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[33]                                               ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[3]                                                ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck|sr[21]                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[36]                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[34]                                               ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[2]                                                ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck|sr[19]                                               ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_st_data[24]                                                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|readdata[2]                                                                                                                                                                                                              ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|MonAReg[9]                                                                                                                                       ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[31]                                                                                                                                      ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|MonDReg[22]                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_break:the_soc_system_cpu_0_cpu_nios2_oci_break|break_readreg[14]                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|readdata[2]                                                                                                                                                                                                              ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem|MonAReg[9]                                                                                                                                       ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[31]                                                                                                                                      ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem|MonDReg[22]                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_break:the_soc_system_cpu_1_cpu_nios2_oci_break|break_readreg[14]                                                                                                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_rot_mask[2]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|M_rot[17]                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|E_rot_step1[17]                                                                                                                                                                                                                                                                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_rot_mask[5]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|M_rot[16]                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|E_rot_step1[13]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 44:1               ; 4 bits    ; 116 LEs       ; 88 LEs               ; 28 LEs                 ; Yes        ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1qn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_006 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_007 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_012 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_013 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_014 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_avalon_mailbox:mailbox_simple_0 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; DWIDTH         ; 32    ; Signed Integer                                                           ;
; AWIDTH         ; 2     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0 ;
+----------------+---------------------------------+------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                 ;
+----------------+---------------------------------+------------------------------------------------------+
; INIT_FILE      ; soc_system_onchip_memory2_0.hex ; String                                               ;
+----------------+---------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                       ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT                     ; Untyped                                                    ;
; WIDTH_A                            ; 32                              ; Signed Integer                                             ;
; WIDTHAD_A                          ; 14                              ; Signed Integer                                             ;
; NUMWORDS_A                         ; 16384                           ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; WIDTH_B                            ; 1                               ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                               ; Signed Integer                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                       ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                    ;
; INIT_FILE                          ; soc_system_onchip_memory2_0.hex ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 16384                           ; Signed Integer                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V                       ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_1qn1                 ; Untyped                                                    ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1 ;
+----------------+---------------------------------+------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                 ;
+----------------+---------------------------------+------------------------------------------------------+
; INIT_FILE      ; soc_system_onchip_memory2_1.hex ; String                                               ;
+----------------+---------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                       ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT                     ; Untyped                                                    ;
; WIDTH_A                            ; 32                              ; Signed Integer                                             ;
; WIDTHAD_A                          ; 14                              ; Signed Integer                                             ;
; NUMWORDS_A                         ; 16384                           ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; WIDTH_B                            ; 1                               ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                               ; Signed Integer                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                       ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                    ;
; INIT_FILE                          ; soc_system_onchip_memory2_1.hex ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 16384                           ; Signed Integer                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V                       ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_2qn1                 ; Untyped                                                    ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_instruction_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                          ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_instruction_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                          ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interrupt_counter_0_avalon_slave_0_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:perf_count_0_control_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 14    ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:perf_count_1_control_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 14    ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                                           ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                           ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                                           ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                                           ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                           ;
; ID                        ; 0     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                           ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                                           ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                           ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                                           ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                                           ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                           ;
; ID                        ; 2     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                           ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                                                  ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                  ;
; ID                        ; 3     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                                                  ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                  ;
; ID                        ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:interrupt_counter_0_avalon_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:interrupt_counter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_count_0_control_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_count_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_0_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_count_1_control_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_count_1_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 9     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 7     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 10    ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 10    ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 9     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_004:router_004|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_005:router_005|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_004:router_006|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_004:router_007|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_008:router_008|soc_system_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_008:router_009|soc_system_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_005:router_010|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_005:router_011|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_004:router_012|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_013:router_013|soc_system_mm_interconnect_0_router_013_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_013:router_014|soc_system_mm_interconnect_0_router_013_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_013:router_015|soc_system_mm_interconnect_0_router_013_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_016:router_016|soc_system_mm_interconnect_0_router_016_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_016:router_017|soc_system_mm_interconnect_0_router_016_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_013:router_018|soc_system_mm_interconnect_0_router_013_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_data_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                ;
; VALID_WIDTH               ; 15    ; Signed Integer                                                                                                                ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_data_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                ;
; VALID_WIDTH               ; 15    ; Signed Integer                                                                                                                ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_instruction_master_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                       ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                       ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                       ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                       ;
; VALID_WIDTH               ; 15    ; Signed Integer                                                                                                                       ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                       ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                       ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                       ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                       ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                       ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                       ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                       ;
; VALID_WIDTH               ; 15    ; Signed Integer                                                                                                                       ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                       ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                       ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                       ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_012|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_013|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 9      ; Signed Integer                                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 18    ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 9      ; Signed Integer                                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 18    ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_003|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; num_reset_inputs          ; 2        ; Signed Integer                                               ;
; output_reset_sync_edges   ; deassert ; String                                                       ;
; sync_depth                ; 2        ; Signed Integer                                               ;
; reset_request_present     ; 1        ; Signed Integer                                               ;
; reset_req_wait_time       ; 1        ; Signed Integer                                               ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                               ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                               ;
; use_reset_request_in0     ; 0        ; Signed Integer                                               ;
; use_reset_request_in1     ; 0        ; Signed Integer                                               ;
; use_reset_request_in2     ; 0        ; Signed Integer                                               ;
; use_reset_request_in3     ; 0        ; Signed Integer                                               ;
; use_reset_request_in4     ; 0        ; Signed Integer                                               ;
; use_reset_request_in5     ; 0        ; Signed Integer                                               ;
; use_reset_request_in6     ; 0        ; Signed Integer                                               ;
; use_reset_request_in7     ; 0        ; Signed Integer                                               ;
; use_reset_request_in8     ; 0        ; Signed Integer                                               ;
; use_reset_request_in9     ; 0        ; Signed Integer                                               ;
; use_reset_request_in10    ; 0        ; Signed Integer                                               ;
; use_reset_request_in11    ; 0        ; Signed Integer                                               ;
; use_reset_request_in12    ; 0        ; Signed Integer                                               ;
; use_reset_request_in13    ; 0        ; Signed Integer                                               ;
; use_reset_request_in14    ; 0        ; Signed Integer                                               ;
; use_reset_request_in15    ; 0        ; Signed Integer                                               ;
; adapt_reset_request       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                      ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                      ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                             ;
+---------------------------+----------+------------------------------------------------------------------+
; num_reset_inputs          ; 2        ; Signed Integer                                                   ;
; output_reset_sync_edges   ; deassert ; String                                                           ;
; sync_depth                ; 2        ; Signed Integer                                                   ;
; reset_request_present     ; 1        ; Signed Integer                                                   ;
; reset_req_wait_time       ; 1        ; Signed Integer                                                   ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                                   ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                                   ;
; use_reset_request_in0     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in1     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in2     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in3     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in4     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in5     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in6     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in7     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in8     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in9     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in10    ; 0        ; Signed Integer                                                   ;
; use_reset_request_in11    ; 0        ; Signed Integer                                                   ;
; use_reset_request_in12    ; 0        ; Signed Integer                                                   ;
; use_reset_request_in13    ; 0        ; Signed Integer                                                   ;
; use_reset_request_in14    ; 0        ; Signed Integer                                                   ;
; use_reset_request_in15    ; 0        ; Signed Integer                                                   ;
; adapt_reset_request       ; 0        ; Signed Integer                                                   ;
+---------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                    ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                          ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                          ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller_002:rst_controller_002 ;
+---------------------------+----------+----------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                 ;
+---------------------------+----------+----------------------------------------------------------------------+
; num_reset_inputs          ; 3        ; Signed Integer                                                       ;
; output_reset_sync_edges   ; deassert ; String                                                               ;
; sync_depth                ; 2        ; Signed Integer                                                       ;
; reset_request_present     ; 0        ; Signed Integer                                                       ;
; reset_req_wait_time       ; 1        ; Signed Integer                                                       ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                                       ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                                       ;
; use_reset_request_in0     ; 0        ; Signed Integer                                                       ;
; use_reset_request_in1     ; 0        ; Signed Integer                                                       ;
; use_reset_request_in2     ; 0        ; Signed Integer                                                       ;
; use_reset_request_in3     ; 0        ; Signed Integer                                                       ;
; use_reset_request_in4     ; 0        ; Signed Integer                                                       ;
; use_reset_request_in5     ; 0        ; Signed Integer                                                       ;
; use_reset_request_in6     ; 0        ; Signed Integer                                                       ;
; use_reset_request_in7     ; 0        ; Signed Integer                                                       ;
; use_reset_request_in8     ; 0        ; Signed Integer                                                       ;
; use_reset_request_in9     ; 0        ; Signed Integer                                                       ;
; use_reset_request_in10    ; 0        ; Signed Integer                                                       ;
; use_reset_request_in11    ; 0        ; Signed Integer                                                       ;
; use_reset_request_in12    ; 0        ; Signed Integer                                                       ;
; use_reset_request_in13    ; 0        ; Signed Integer                                                       ;
; use_reset_request_in14    ; 0        ; Signed Integer                                                       ;
; use_reset_request_in15    ; 0        ; Signed Integer                                                       ;
; adapt_reset_request       ; 0        ; Signed Integer                                                       ;
+---------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                            ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 3        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                  ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                  ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                 ;
; Entity Instance            ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                ;
; Entity Instance            ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                ;
; Entity Instance            ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                ;
; Entity Instance            ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                 ;
+-------------------------------------------+--------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                ;
+-------------------------------------------+--------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                    ;
; Entity Instance                           ; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                   ;
;     -- NUMWORDS_A                         ; 16384                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                            ;
; Entity Instance                           ; soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                   ;
;     -- NUMWORDS_A                         ; 16384                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                            ;
+-------------------------------------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                           ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                          ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                     ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_rst_controller_002:rst_controller_002"                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_rst_controller:rst_controller_001" ;
+----------------+-------+----------+----------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                            ;
+----------------+-------+----------+----------------------------------------------------+
; reset_in10     ; Input ; Info     ; Stuck at GND                                       ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                       ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                       ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                       ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                       ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                       ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                       ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                       ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                       ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                       ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                       ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                       ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                       ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                       ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                       ;
+----------------+-------+----------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                    ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                               ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                               ;
+----------------+-------+----------+---------------------------------------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                                          ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                                          ;
+----------------+-------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_rst_controller:rst_controller" ;
+----------------+-------+----------+------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                        ;
+----------------+-------+----------+------------------------------------------------+
; reset_in10     ; Input ; Info     ; Stuck at GND                                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                   ;
+----------------+-------+----------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                               ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                               ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[17..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                      ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                     ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_016:router_016|soc_system_mm_interconnect_0_router_016_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_013:router_013|soc_system_mm_interconnect_0_router_013_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_008:router_008|soc_system_mm_interconnect_0_router_008_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_005:router_005|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_004:router_004|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_1_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_count_1_control_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_1_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_0_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:perf_count_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:perf_count_0_control_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                        ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                   ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:interrupt_counter_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:interrupt_counter_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                         ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                         ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:perf_count_1_control_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_0_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:perf_count_0_control_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interrupt_counter_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_instruction_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_instruction_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_data_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_avalon_mailbox:mailbox_simple_0"                                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; irq_space ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_1"                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic"                                           ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0"                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_cpu_1:cpu_1"                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_cpu_0:cpu_0"                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 5176                        ;
;     CLR               ; 927                         ;
;     CLR SCLR          ; 105                         ;
;     CLR SLD           ; 34                          ;
;     ENA               ; 123                         ;
;     ENA CLR           ; 2209                        ;
;     ENA CLR SCLR      ; 949                         ;
;     ENA CLR SCLR SLD  ; 114                         ;
;     ENA CLR SLD       ; 212                         ;
;     ENA SCLR          ; 122                         ;
;     ENA SCLR SLD      ; 38                          ;
;     ENA SLD           ; 50                          ;
;     SCLR              ; 30                          ;
;     SLD               ; 56                          ;
;     plain             ; 207                         ;
; arriav_lcell_comb     ; 5779                        ;
;     arith             ; 1212                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 992                         ;
;         2 data inputs ; 120                         ;
;         3 data inputs ; 62                          ;
;         4 data inputs ; 2                           ;
;         5 data inputs ; 32                          ;
;     extend            ; 44                          ;
;         7 data inputs ; 44                          ;
;     normal            ; 4523                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 123                         ;
;         2 data inputs ; 442                         ;
;         3 data inputs ; 607                         ;
;         4 data inputs ; 1238                        ;
;         5 data inputs ; 982                         ;
;         6 data inputs ; 1128                        ;
; arriav_mac            ; 6                           ;
; boundary_port         ; 93                          ;
; stratixv_ram_block    ; 594                         ;
;                       ;                             ;
; Max LUT depth         ; 7.30                        ;
; Average LUT depth     ; 2.99                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 97                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 31                                       ;
;     ENA CLR           ; 35                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 156                                      ;
;     extend            ; 4                                        ;
;         7 data inputs ; 4                                        ;
;     normal            ; 152                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 29                                       ;
;         3 data inputs ; 34                                       ;
;         4 data inputs ; 27                                       ;
;         5 data inputs ; 25                                       ;
;         6 data inputs ; 32                                       ;
; boundary_port         ; 241                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.70                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:28     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri May 15 09:57:11 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off multiprocessor -c multiprocessor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12248): Elaborating Platform Designer system entity "soc_system.qsys"
Info (12250): 2020.05.15.09:57:49 Progress: Loading quartus/soc_system.qsys
Info (12250): 2020.05.15.09:57:50 Progress: Reading input file
Info (12250): 2020.05.15.09:57:50 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2020.05.15.09:57:52 Progress: Parameterizing module clk_0
Info (12250): 2020.05.15.09:57:52 Progress: Adding cpu_0 [altera_nios2_gen2 18.1]
Info (12250): 2020.05.15.09:57:52 Progress: Parameterizing module cpu_0
Info (12250): 2020.05.15.09:57:52 Progress: Adding cpu_1 [altera_nios2_gen2 18.1]
Info (12250): 2020.05.15.09:57:52 Progress: Parameterizing module cpu_1
Info (12250): 2020.05.15.09:57:52 Progress: Adding interrupt_counter_0 [interrupt_counter 1.0]
Info (12250): 2020.05.15.09:57:53 Progress: Parameterizing module interrupt_counter_0
Info (12250): 2020.05.15.09:57:53 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Info (12250): 2020.05.15.09:57:53 Progress: Parameterizing module jtag_uart_0
Info (12250): 2020.05.15.09:57:53 Progress: Adding jtag_uart_1 [altera_avalon_jtag_uart 18.1]
Info (12250): 2020.05.15.09:57:53 Progress: Parameterizing module jtag_uart_1
Info (12250): 2020.05.15.09:57:53 Progress: Adding leds_0 [altera_avalon_pio 18.1]
Info (12250): 2020.05.15.09:57:53 Progress: Parameterizing module leds_0
Info (12250): 2020.05.15.09:57:53 Progress: Adding mailbox_simple_0 [altera_avalon_mailbox_simple 18.1]
Info (12250): 2020.05.15.09:57:54 Progress: Parameterizing module mailbox_simple_0
Info (12250): 2020.05.15.09:57:54 Progress: Adding mutex_0 [altera_avalon_mutex 18.1]
Info (12250): 2020.05.15.09:57:54 Progress: Parameterizing module mutex_0
Info (12250): 2020.05.15.09:57:54 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Info (12250): 2020.05.15.09:57:54 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2020.05.15.09:57:54 Progress: Adding onchip_memory2_1 [altera_avalon_onchip_memory2 18.1]
Info (12250): 2020.05.15.09:57:54 Progress: Parameterizing module onchip_memory2_1
Info (12250): 2020.05.15.09:57:54 Progress: Adding perf_count_0 [altera_avalon_performance_counter 18.1]
Info (12250): 2020.05.15.09:57:54 Progress: Parameterizing module perf_count_0
Info (12250): 2020.05.15.09:57:54 Progress: Adding perf_count_1 [altera_avalon_performance_counter 18.1]
Info (12250): 2020.05.15.09:57:54 Progress: Parameterizing module perf_count_1
Info (12250): 2020.05.15.09:57:54 Progress: Adding timer_0 [altera_avalon_timer 18.1]
Info (12250): 2020.05.15.09:57:54 Progress: Parameterizing module timer_0
Info (12250): 2020.05.15.09:57:54 Progress: Adding timer_1 [altera_avalon_timer 18.1]
Info (12250): 2020.05.15.09:57:54 Progress: Parameterizing module timer_1
Info (12250): 2020.05.15.09:57:54 Progress: Building connections
Info (12250): 2020.05.15.09:57:54 Progress: Parameterizing connections
Info (12250): 2020.05.15.09:57:54 Progress: Validating
Info (12250): 2020.05.15.09:57:55 Progress: Done reading input file
Info (12250): Soc_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Soc_system.jtag_uart_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Soc_system.mutex_0: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info (12250): Soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info (12250): Cpu_0: "soc_system" instantiated altera_nios2_gen2 "cpu_0"
Info (12250): Cpu_1: "soc_system" instantiated altera_nios2_gen2 "cpu_1"
Info (12250): Interrupt_counter_0: "soc_system" instantiated interrupt_counter "interrupt_counter_0"
Info (12250): Jtag_uart_0: Starting RTL generation for module 'soc_system_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart_0 --dir=/tmp/alt8397_386126772077883995.dir/0003_jtag_uart_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8397_386126772077883995.dir/0003_jtag_uart_0_gen//soc_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'soc_system_jtag_uart_0'
Info (12250): Jtag_uart_0: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Leds_0: Starting RTL generation for module 'soc_system_leds_0'
Info (12250): Leds_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_leds_0 --dir=/tmp/alt8397_386126772077883995.dir/0004_leds_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8397_386126772077883995.dir/0004_leds_0_gen//soc_system_leds_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Leds_0: Done RTL generation for module 'soc_system_leds_0'
Info (12250): Leds_0: "soc_system" instantiated altera_avalon_pio "leds_0"
Info (12250): Mailbox_simple_0: "soc_system" instantiated altera_avalon_mailbox_simple "mailbox_simple_0"
Info (12250): Mutex_0: Starting RTL generation for module 'soc_system_mutex_0'
Info (12250): Mutex_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex/generate_rtl.pl --name=soc_system_mutex_0 --dir=/tmp/alt8397_386126772077883995.dir/0006_mutex_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8397_386126772077883995.dir/0006_mutex_0_gen//soc_system_mutex_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Mutex_0: Done RTL generation for module 'soc_system_mutex_0'
Info (12250): Mutex_0: "soc_system" instantiated altera_avalon_mutex "mutex_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt8397_386126772077883995.dir/0007_onchip_memory2_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8397_386126772077883995.dir/0007_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Onchip_memory2_1: Starting RTL generation for module 'soc_system_onchip_memory2_1'
Info (12250): Onchip_memory2_1:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_1 --dir=/tmp/alt8397_386126772077883995.dir/0008_onchip_memory2_1_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8397_386126772077883995.dir/0008_onchip_memory2_1_gen//soc_system_onchip_memory2_1_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_1: Done RTL generation for module 'soc_system_onchip_memory2_1'
Info (12250): Onchip_memory2_1: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_1"
Info (12250): Perf_count_0: Starting RTL generation for module 'soc_system_perf_count_0'
Info (12250): Perf_count_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=soc_system_perf_count_0 --dir=/tmp/alt8397_386126772077883995.dir/0009_perf_count_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8397_386126772077883995.dir/0009_perf_count_0_gen//soc_system_perf_count_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Perf_count_0: Done RTL generation for module 'soc_system_perf_count_0'
Info (12250): Perf_count_0: "soc_system" instantiated altera_avalon_performance_counter "perf_count_0"
Info (12250): Timer_0: Starting RTL generation for module 'soc_system_timer_0'
Info (12250): Timer_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=soc_system_timer_0 --dir=/tmp/alt8397_386126772077883995.dir/0010_timer_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8397_386126772077883995.dir/0010_timer_0_gen//soc_system_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer_0: Done RTL generation for module 'soc_system_timer_0'
Info (12250): Timer_0: "soc_system" instantiated altera_avalon_timer "timer_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'soc_system_cpu_0_cpu'
Info (12250): Cpu:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_system_cpu_0_cpu --dir=/tmp/alt8397_386126772077883995.dir/0013_cpu_gen/ --quartus_bindir=/opt/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8397_386126772077883995.dir/0013_cpu_gen//soc_system_cpu_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2020.05.15 09:58:19 (*) Starting Nios II generation
Info (12250): Cpu: # 2020.05.15 09:58:19 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2020.05.15 09:58:21 (*)   Plaintext license not found.
Info (12250): Cpu: # 2020.05.15 09:58:21 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2020.05.15 09:58:26 (*)   Encrypted license found.  SOF will not be time-limited.
Info (12250): Cpu: # 2020.05.15 09:58:26 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2020.05.15 09:58:26 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2020.05.15 09:58:26 (*)     Testbench
Info (12250): Cpu: # 2020.05.15 09:58:26 (*)     Instruction decoding
Info (12250): Cpu: # 2020.05.15 09:58:26 (*)       Instruction fields
Info (12250): Cpu: # 2020.05.15 09:58:27 (*)       Instruction decodes
Info (12250): Cpu: # 2020.05.15 09:58:27 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2020.05.15 09:58:27 (*)       Instruction controls
Info (12250): Cpu: # 2020.05.15 09:58:27 (*)     Pipeline frontend
Info (12250): Cpu: # 2020.05.15 09:58:27 (*)     Pipeline backend
Info (12250): Cpu: # 2020.05.15 09:58:30 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2020.05.15 09:58:32 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2020.05.15 09:58:33 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'soc_system_cpu_0_cpu'
Info (12250): Cpu: "cpu_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Cpu: Starting RTL generation for module 'soc_system_cpu_1_cpu'
Info (12250): Cpu:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_system_cpu_1_cpu --dir=/tmp/alt8397_386126772077883995.dir/0014_cpu_gen/ --quartus_bindir=/opt/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8397_386126772077883995.dir/0014_cpu_gen//soc_system_cpu_1_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2020.05.15 09:58:34 (*) Starting Nios II generation
Info (12250): Cpu: # 2020.05.15 09:58:34 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2020.05.15 09:58:38 (*)   Plaintext license not found.
Info (12250): Cpu: # 2020.05.15 09:58:38 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2020.05.15 09:58:40 (*)   Encrypted license found.  SOF will not be time-limited.
Info (12250): Cpu: # 2020.05.15 09:58:40 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2020.05.15 09:58:40 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2020.05.15 09:58:40 (*)     Testbench
Info (12250): Cpu: # 2020.05.15 09:58:41 (*)     Instruction decoding
Info (12250): Cpu: # 2020.05.15 09:58:41 (*)       Instruction fields
Info (12250): Cpu: # 2020.05.15 09:58:41 (*)       Instruction decodes
Info (12250): Cpu: # 2020.05.15 09:58:41 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2020.05.15 09:58:42 (*)       Instruction controls
Info (12250): Cpu: # 2020.05.15 09:58:42 (*)     Pipeline frontend
Info (12250): Cpu: # 2020.05.15 09:58:42 (*)     Pipeline backend
Info (12250): Cpu: # 2020.05.15 09:58:45 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2020.05.15 09:58:47 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2020.05.15 09:58:48 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'soc_system_cpu_1_cpu'
Info (12250): Cpu: "cpu_1" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Cpu_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_0_data_master_translator"
Info (12250): Jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info (12250): Cpu_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_0_data_master_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info (12250): Router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info (12250): Router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info (12250): Router_016: "mm_interconnect_0" instantiated altera_merlin_router "router_016"
Info (12250): Cpu_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_0_data_master_limiter"
Info (12250): Reusing file /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info (12250): Reusing file /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info (12250): Reusing file /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Soc_system: Done "soc_system" with 42 modules, 78 files
Info (12249): Finished elaborating Platform Designer system entity "soc_system.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file /home/vm/CyclonV_RTES_dev/multiprocessor/hw/hdl/counter.vhd
    Info (12022): Found design unit 1: counter-counter_logic File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/hdl/counter.vhd Line: 23
    Info (12023): Found entity 1: counter File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/hdl/counter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/vm/CyclonV_RTES_dev/multiprocessor/hw/hdl/parallel_port.vhd
    Info (12022): Found design unit 1: parallel_port-parallel_port_logic File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/hdl/parallel_port.vhd Line: 28
    Info (12023): Found entity 1: parallel_port File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/hdl/parallel_port.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/vm/CyclonV_RTES_dev/multiprocessor/hw/hdl/DE1_SoC_top_level.vhd
    Info (12022): Found design unit 1: DE1_SoC_top_level-rtl File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/hdl/DE1_SoC_top_level.vhd Line: 54
    Info (12023): Found entity 1: DE1_SoC_top_level File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/hdl/DE1_SoC_top_level.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/soc_system/soc_system.vhd
    Info (12022): Found design unit 1: soc_system-rtl File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/soc_system.vhd Line: 17
    Info (12023): Found entity 1: soc_system File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/soc_system.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/soc_system/soc_system_rst_controller.vhd
    Info (12022): Found design unit 1: soc_system_rst_controller-rtl File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/soc_system_rst_controller.vhd Line: 75
    Info (12023): Found entity 1: soc_system_rst_controller File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/soc_system_rst_controller.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/soc_system/soc_system_rst_controller_002.vhd
    Info (12022): Found design unit 1: soc_system_rst_controller_002-rtl File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/soc_system_rst_controller_002.vhd Line: 75
    Info (12023): Found entity 1: soc_system_rst_controller_002 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/soc_system_rst_controller_002.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_mailbox.v
    Info (12023): Found entity 1: altera_avalon_mailbox File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_avalon_mailbox.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/counter.vhd
    Info (12022): Found design unit 1: counter-counter_logic File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/counter.vhd Line: 23
    Info (12023): Found entity 1: counter File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/counter.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_0.v
    Info (12023): Found entity 1: soc_system_cpu_0 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v
    Info (12023): Found entity 1: soc_system_cpu_0_cpu_ic_data_module File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 21
    Info (12023): Found entity 2: soc_system_cpu_0_cpu_ic_tag_module File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 89
    Info (12023): Found entity 3: soc_system_cpu_0_cpu_bht_module File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 158
    Info (12023): Found entity 4: soc_system_cpu_0_cpu_register_bank_a_module File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 227
    Info (12023): Found entity 5: soc_system_cpu_0_cpu_register_bank_b_module File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 293
    Info (12023): Found entity 6: soc_system_cpu_0_cpu_dc_tag_module File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 359
    Info (12023): Found entity 7: soc_system_cpu_0_cpu_dc_data_module File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 425
    Info (12023): Found entity 8: soc_system_cpu_0_cpu_dc_victim_module File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 494
    Info (12023): Found entity 9: soc_system_cpu_0_cpu_nios2_oci_debug File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 562
    Info (12023): Found entity 10: soc_system_cpu_0_cpu_nios2_oci_break File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 708
    Info (12023): Found entity 11: soc_system_cpu_0_cpu_nios2_oci_xbrk File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 1001
    Info (12023): Found entity 12: soc_system_cpu_0_cpu_nios2_oci_dbrk File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 1262
    Info (12023): Found entity 13: soc_system_cpu_0_cpu_nios2_oci_itrace File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 1451
    Info (12023): Found entity 14: soc_system_cpu_0_cpu_nios2_oci_td_mode File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 1634
    Info (12023): Found entity 15: soc_system_cpu_0_cpu_nios2_oci_dtrace File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 1702
    Info (12023): Found entity 16: soc_system_cpu_0_cpu_nios2_oci_compute_input_tm_cnt File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 1784
    Info (12023): Found entity 17: soc_system_cpu_0_cpu_nios2_oci_fifo_wrptr_inc File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 1856
    Info (12023): Found entity 18: soc_system_cpu_0_cpu_nios2_oci_fifo_cnt_inc File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 1899
    Info (12023): Found entity 19: soc_system_cpu_0_cpu_nios2_oci_fifo File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 1946
    Info (12023): Found entity 20: soc_system_cpu_0_cpu_nios2_oci_pib File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 2432
    Info (12023): Found entity 21: soc_system_cpu_0_cpu_nios2_oci_im File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 2455
    Info (12023): Found entity 22: soc_system_cpu_0_cpu_nios2_performance_monitors File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 2525
    Info (12023): Found entity 23: soc_system_cpu_0_cpu_nios2_avalon_reg File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 2542
    Info (12023): Found entity 24: soc_system_cpu_0_cpu_ociram_sp_ram_module File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 2635
    Info (12023): Found entity 25: soc_system_cpu_0_cpu_nios2_ocimem File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 2700
    Info (12023): Found entity 26: soc_system_cpu_0_cpu_nios2_oci File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 2881
    Info (12023): Found entity 27: soc_system_cpu_0_cpu File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: soc_system_cpu_0_cpu_debug_slave_sysclk File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: soc_system_cpu_0_cpu_debug_slave_tck File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: soc_system_cpu_0_cpu_debug_slave_wrapper File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_0_cpu_mult_cell.v
    Info (12023): Found entity 1: soc_system_cpu_0_cpu_mult_cell File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_0_cpu_test_bench.v
    Info (12023): Found entity 1: soc_system_cpu_0_cpu_test_bench File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_1.v
    Info (12023): Found entity 1: soc_system_cpu_1 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v
    Info (12023): Found entity 1: soc_system_cpu_1_cpu_ic_data_module File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 21
    Info (12023): Found entity 2: soc_system_cpu_1_cpu_ic_tag_module File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 89
    Info (12023): Found entity 3: soc_system_cpu_1_cpu_bht_module File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 158
    Info (12023): Found entity 4: soc_system_cpu_1_cpu_register_bank_a_module File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 227
    Info (12023): Found entity 5: soc_system_cpu_1_cpu_register_bank_b_module File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 293
    Info (12023): Found entity 6: soc_system_cpu_1_cpu_dc_tag_module File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 359
    Info (12023): Found entity 7: soc_system_cpu_1_cpu_dc_data_module File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 425
    Info (12023): Found entity 8: soc_system_cpu_1_cpu_dc_victim_module File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 494
    Info (12023): Found entity 9: soc_system_cpu_1_cpu_nios2_oci_debug File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 562
    Info (12023): Found entity 10: soc_system_cpu_1_cpu_nios2_oci_break File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 708
    Info (12023): Found entity 11: soc_system_cpu_1_cpu_nios2_oci_xbrk File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 1001
    Info (12023): Found entity 12: soc_system_cpu_1_cpu_nios2_oci_dbrk File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 1262
    Info (12023): Found entity 13: soc_system_cpu_1_cpu_nios2_oci_itrace File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 1451
    Info (12023): Found entity 14: soc_system_cpu_1_cpu_nios2_oci_td_mode File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 1634
    Info (12023): Found entity 15: soc_system_cpu_1_cpu_nios2_oci_dtrace File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 1702
    Info (12023): Found entity 16: soc_system_cpu_1_cpu_nios2_oci_compute_input_tm_cnt File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 1784
    Info (12023): Found entity 17: soc_system_cpu_1_cpu_nios2_oci_fifo_wrptr_inc File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 1856
    Info (12023): Found entity 18: soc_system_cpu_1_cpu_nios2_oci_fifo_cnt_inc File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 1899
    Info (12023): Found entity 19: soc_system_cpu_1_cpu_nios2_oci_fifo File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 1946
    Info (12023): Found entity 20: soc_system_cpu_1_cpu_nios2_oci_pib File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 2432
    Info (12023): Found entity 21: soc_system_cpu_1_cpu_nios2_oci_im File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 2455
    Info (12023): Found entity 22: soc_system_cpu_1_cpu_nios2_performance_monitors File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 2525
    Info (12023): Found entity 23: soc_system_cpu_1_cpu_nios2_avalon_reg File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 2542
    Info (12023): Found entity 24: soc_system_cpu_1_cpu_ociram_sp_ram_module File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 2635
    Info (12023): Found entity 25: soc_system_cpu_1_cpu_nios2_ocimem File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 2700
    Info (12023): Found entity 26: soc_system_cpu_1_cpu_nios2_oci File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 2881
    Info (12023): Found entity 27: soc_system_cpu_1_cpu File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: soc_system_cpu_1_cpu_debug_slave_sysclk File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: soc_system_cpu_1_cpu_debug_slave_tck File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: soc_system_cpu_1_cpu_debug_slave_wrapper File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_1_cpu_mult_cell.v
    Info (12023): Found entity 1: soc_system_cpu_1_cpu_mult_cell File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_cpu_1_cpu_test_bench.v
    Info (12023): Found entity 1: soc_system_cpu_1_cpu_test_bench File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_irq_mapper.sv
    Info (12023): Found entity 1: soc_system_irq_mapper File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/soc_system/submodules/soc_system_jtag_uart_0.v
    Info (12023): Found entity 1: soc_system_jtag_uart_0_sim_scfifo_w File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: soc_system_jtag_uart_0_scfifo_w File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: soc_system_jtag_uart_0_sim_scfifo_r File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: soc_system_jtag_uart_0_scfifo_r File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: soc_system_jtag_uart_0 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_leds_0.v
    Info (12023): Found entity 1: soc_system_leds_0 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_leds_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux_002 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux_001 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_default_decode File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_001_default_decode File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_001 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_002 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_003_default_decode File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_003 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_004_default_decode File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_004 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_005_default_decode File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_005 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_008.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_008_default_decode File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_008.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_008 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_008.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_013.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_013_default_decode File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_013.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_013 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_013.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_016.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_016_default_decode File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_016.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_016 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_016.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_demux File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_demux_001 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux_002 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mutex_0.v
    Info (12023): Found entity 1: soc_system_mutex_0 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mutex_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v
    Info (12023): Found entity 1: soc_system_onchip_memory2_0 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_onchip_memory2_1.v
    Info (12023): Found entity 1: soc_system_onchip_memory2_1 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_perf_count_0.v
    Info (12023): Found entity 1: soc_system_perf_count_0 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_perf_count_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_timer_0.v
    Info (12023): Found entity 1: soc_system_timer_0 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_timer_0.v Line: 21
Info (12127): Elaborating entity "DE1_SoC_top_level" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "LEDR[9..8]" at DE1_SoC_top_level.vhd(44) File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/hdl/DE1_SoC_top_level.vhd Line: 44
Info (12128): Elaborating entity "soc_system" for hierarchy "soc_system:u0" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/hdl/DE1_SoC_top_level.vhd Line: 67
Info (12128): Elaborating entity "soc_system_cpu_0" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/soc_system.vhd Line: 642
Info (12128): Elaborating entity "soc_system_cpu_0_cpu" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0.v Line: 69
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_test_bench" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_test_bench:the_soc_system_cpu_0_cpu_test_bench" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 5993
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_ic_data_module" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_data_module:soc_system_cpu_0_cpu_ic_data" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 6995
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_data_module:soc_system_cpu_0_cpu_ic_data|altsyncram:the_altsyncram" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 61
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_data_module:soc_system_cpu_0_cpu_ic_data|altsyncram:the_altsyncram" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 61
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_data_module:soc_system_cpu_0_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter: File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 61
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf
    Info (12023): Found entity 1: altsyncram_spj1 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/altsyncram_spj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_spj1" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_data_module:soc_system_cpu_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_ic_tag_module" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_tag_module:soc_system_cpu_0_cpu_ic_tag" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 7061
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_tag_module:soc_system_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 129
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_tag_module:soc_system_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 129
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_tag_module:soc_system_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter: File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 129
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "width_b" = "14"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pgj1.tdf
    Info (12023): Found entity 1: altsyncram_pgj1 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/altsyncram_pgj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pgj1" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_ic_tag_module:soc_system_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pgj1:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_bht_module" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_bht_module:soc_system_cpu_0_cpu_bht" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 7259
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_bht_module:soc_system_cpu_0_cpu_bht|altsyncram:the_altsyncram" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 198
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_bht_module:soc_system_cpu_0_cpu_bht|altsyncram:the_altsyncram" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 198
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_bht_module:soc_system_cpu_0_cpu_bht|altsyncram:the_altsyncram" with the following parameter: File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 198
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf
    Info (12023): Found entity 1: altsyncram_pdj1 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/altsyncram_pdj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pdj1" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_bht_module:soc_system_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_register_bank_a_module" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_a_module:soc_system_cpu_0_cpu_register_bank_a" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 8216
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_a_module:soc_system_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 264
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_a_module:soc_system_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 264
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_a_module:soc_system_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 264
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf
    Info (12023): Found entity 1: altsyncram_voi1 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/altsyncram_voi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_voi1" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_a_module:soc_system_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_register_bank_b_module" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_register_bank_b_module:soc_system_cpu_0_cpu_register_bank_b" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 8234
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_mult_cell" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 8819
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_mult_cell.v Line: 63
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_mult_cell.v Line: 63
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" with the following parameter: File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_mult_cell.v Line: 63
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEV"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v
    Info (12023): Found entity 1: altera_mult_add_37p2 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/altera_mult_add_37p2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_37p2" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/altera_mult_add_37p2.v Line: 116
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/altera_mult_add_37p2.v Line: 116
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter: File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/altera_mult_add_37p2.v Line: 116
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_sclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12131): Elaborated megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12131): Elaborated megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12131): Elaborated megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12131): Elaborated megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12131): Elaborated megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12131): Elaborated megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12131): Elaborated megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12131): Elaborated megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1", which is child of megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12131): Elaborated megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12131): Elaborated megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_mult_cell:the_soc_system_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_dc_tag_module" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_tag_module:soc_system_cpu_0_cpu_dc_tag" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 9241
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_tag_module:soc_system_cpu_0_cpu_dc_tag|altsyncram:the_altsyncram" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 396
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_tag_module:soc_system_cpu_0_cpu_dc_tag|altsyncram:the_altsyncram" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 396
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_tag_module:soc_system_cpu_0_cpu_dc_tag|altsyncram:the_altsyncram" with the following parameter: File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 396
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_b" = "9"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jmi1.tdf
    Info (12023): Found entity 1: altsyncram_jmi1 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/altsyncram_jmi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_jmi1" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_tag_module:soc_system_cpu_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jmi1:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_dc_data_module" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_data_module:soc_system_cpu_0_cpu_dc_data" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 9307
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_data_module:soc_system_cpu_0_cpu_dc_data|altsyncram:the_altsyncram" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 465
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_data_module:soc_system_cpu_0_cpu_dc_data|altsyncram:the_altsyncram" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 465
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_data_module:soc_system_cpu_0_cpu_dc_data|altsyncram:the_altsyncram" with the following parameter: File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 465
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf
    Info (12023): Found entity 1: altsyncram_4kl1 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/altsyncram_4kl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4kl1" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_data_module:soc_system_cpu_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_dc_victim_module" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_victim_module:soc_system_cpu_0_cpu_dc_victim" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 9419
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_victim_module:soc_system_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 534
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_victim_module:soc_system_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 534
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_victim_module:soc_system_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram" with the following parameter: File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 534
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf
    Info (12023): Found entity 1: altsyncram_baj1 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/altsyncram_baj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_baj1" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_dc_victim_module:soc_system_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_nios2_oci" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 10250
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_nios2_oci_debug" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_debug:the_soc_system_cpu_0_cpu_nios2_oci_debug" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_debug:the_soc_system_cpu_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 632
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_debug:the_soc_system_cpu_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 632
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_debug:the_soc_system_cpu_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 632
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_nios2_oci_break" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_break:the_soc_system_cpu_0_cpu_nios2_oci_break" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 3128
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_nios2_oci_xbrk" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_xbrk:the_soc_system_cpu_0_cpu_nios2_oci_xbrk" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 3151
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_nios2_oci_dbrk" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_dbrk:the_soc_system_cpu_0_cpu_nios2_oci_dbrk" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 3178
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_nios2_oci_itrace" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_itrace:the_soc_system_cpu_0_cpu_nios2_oci_itrace" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 3216
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_nios2_oci_dtrace" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_dtrace:the_soc_system_cpu_0_cpu_nios2_oci_dtrace" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 3231
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_nios2_oci_td_mode" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_dtrace:the_soc_system_cpu_0_cpu_nios2_oci_dtrace|soc_system_cpu_0_cpu_nios2_oci_td_mode:soc_system_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 1752
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_nios2_oci_fifo" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_fifo:the_soc_system_cpu_0_cpu_nios2_oci_fifo" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 3246
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_fifo:the_soc_system_cpu_0_cpu_nios2_oci_fifo|soc_system_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_soc_system_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 2065
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_fifo:the_soc_system_cpu_0_cpu_nios2_oci_fifo|soc_system_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_soc_system_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 2074
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_fifo:the_soc_system_cpu_0_cpu_nios2_oci_fifo|soc_system_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_soc_system_cpu_0_cpu_nios2_oci_fifo_cnt_inc" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 2083
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_nios2_oci_pib" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_pib:the_soc_system_cpu_0_cpu_nios2_oci_pib" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 3251
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_nios2_oci_im" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_oci_im:the_soc_system_cpu_0_cpu_nios2_oci_im" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 3265
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_nios2_avalon_reg" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_avalon_reg:the_soc_system_cpu_0_cpu_nios2_avalon_reg" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 3284
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_nios2_ocimem" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 3304
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_ociram_sp_ram_module" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|soc_system_cpu_0_cpu_ociram_sp_ram_module:soc_system_cpu_0_cpu_ociram_sp_ram" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|soc_system_cpu_0_cpu_ociram_sp_ram_module:soc_system_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 2675
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|soc_system_cpu_0_cpu_ociram_sp_ram_module:soc_system_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 2675
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|soc_system_cpu_0_cpu_ociram_sp_ram_module:soc_system_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 2675
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/altsyncram_qid1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_nios2_ocimem:the_soc_system_cpu_0_cpu_nios2_ocimem|soc_system_cpu_0_cpu_ociram_sp_ram_module:soc_system_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_debug_slave_wrapper" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 3406
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_debug_slave_tck" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_tck:the_soc_system_cpu_0_cpu_debug_slave_tck" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "soc_system_cpu_0_cpu_debug_slave_sysclk" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|soc_system_cpu_0_cpu_debug_slave_sysclk:the_soc_system_cpu_0_cpu_debug_slave_sysclk" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_system_cpu_0_cpu_debug_slave_phy" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_system_cpu_0_cpu_debug_slave_phy" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_system_cpu_0_cpu_debug_slave_phy" with the following parameter: File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_system_cpu_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_system_cpu_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_system_cpu_0_cpu_debug_slave_phy" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_system_cpu_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "soc_system:u0|soc_system_cpu_0:cpu_0|soc_system_cpu_0_cpu:cpu|soc_system_cpu_0_cpu_nios2_oci:the_soc_system_cpu_0_cpu_nios2_oci|soc_system_cpu_0_cpu_debug_slave_wrapper:the_soc_system_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_system_cpu_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "soc_system_cpu_1" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/soc_system.vhd Line: 674
Info (12128): Elaborating entity "soc_system_cpu_1_cpu" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1.v Line: 69
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_test_bench" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_test_bench:the_soc_system_cpu_1_cpu_test_bench" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 5993
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_ic_data_module" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_ic_data_module:soc_system_cpu_1_cpu_ic_data" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 6995
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_ic_tag_module" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_ic_tag_module:soc_system_cpu_1_cpu_ic_tag" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 7061
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_bht_module" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_bht_module:soc_system_cpu_1_cpu_bht" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 7259
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_register_bank_a_module" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_register_bank_a_module:soc_system_cpu_1_cpu_register_bank_a" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 8216
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_register_bank_b_module" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_register_bank_b_module:soc_system_cpu_1_cpu_register_bank_b" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 8234
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_mult_cell" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_mult_cell:the_soc_system_cpu_1_cpu_mult_cell" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 8819
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_dc_tag_module" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_tag_module:soc_system_cpu_1_cpu_dc_tag" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 9241
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_dc_data_module" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_data_module:soc_system_cpu_1_cpu_dc_data" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 9307
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_dc_victim_module" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_dc_victim_module:soc_system_cpu_1_cpu_dc_victim" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 9419
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_nios2_oci" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 10250
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_nios2_oci_debug" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_debug:the_soc_system_cpu_1_cpu_nios2_oci_debug" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 3098
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_nios2_oci_break" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_break:the_soc_system_cpu_1_cpu_nios2_oci_break" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 3128
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_nios2_oci_xbrk" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_xbrk:the_soc_system_cpu_1_cpu_nios2_oci_xbrk" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 3151
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_nios2_oci_dbrk" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_dbrk:the_soc_system_cpu_1_cpu_nios2_oci_dbrk" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 3178
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_nios2_oci_itrace" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_itrace:the_soc_system_cpu_1_cpu_nios2_oci_itrace" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 3216
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_nios2_oci_dtrace" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_dtrace:the_soc_system_cpu_1_cpu_nios2_oci_dtrace" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 3231
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_nios2_oci_td_mode" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_dtrace:the_soc_system_cpu_1_cpu_nios2_oci_dtrace|soc_system_cpu_1_cpu_nios2_oci_td_mode:soc_system_cpu_1_cpu_nios2_oci_trc_ctrl_td_mode" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 1752
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_nios2_oci_fifo" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_fifo:the_soc_system_cpu_1_cpu_nios2_oci_fifo" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 3246
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_fifo:the_soc_system_cpu_1_cpu_nios2_oci_fifo|soc_system_cpu_1_cpu_nios2_oci_compute_input_tm_cnt:the_soc_system_cpu_1_cpu_nios2_oci_compute_input_tm_cnt" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 2065
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_fifo:the_soc_system_cpu_1_cpu_nios2_oci_fifo|soc_system_cpu_1_cpu_nios2_oci_fifo_wrptr_inc:the_soc_system_cpu_1_cpu_nios2_oci_fifo_wrptr_inc" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 2074
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_fifo:the_soc_system_cpu_1_cpu_nios2_oci_fifo|soc_system_cpu_1_cpu_nios2_oci_fifo_cnt_inc:the_soc_system_cpu_1_cpu_nios2_oci_fifo_cnt_inc" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 2083
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_nios2_oci_pib" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_pib:the_soc_system_cpu_1_cpu_nios2_oci_pib" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 3251
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_nios2_oci_im" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_oci_im:the_soc_system_cpu_1_cpu_nios2_oci_im" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 3265
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_nios2_avalon_reg" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_avalon_reg:the_soc_system_cpu_1_cpu_nios2_avalon_reg" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 3284
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_nios2_ocimem" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 3304
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_ociram_sp_ram_module" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_nios2_ocimem:the_soc_system_cpu_1_cpu_nios2_ocimem|soc_system_cpu_1_cpu_ociram_sp_ram_module:soc_system_cpu_1_cpu_ociram_sp_ram" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 2851
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_debug_slave_wrapper" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 3406
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_debug_slave_tck" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_tck:the_soc_system_cpu_1_cpu_debug_slave_tck" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "soc_system_cpu_1_cpu_debug_slave_sysclk" for hierarchy "soc_system:u0|soc_system_cpu_1:cpu_1|soc_system_cpu_1_cpu:cpu|soc_system_cpu_1_cpu_nios2_oci:the_soc_system_cpu_1_cpu_nios2_oci|soc_system_cpu_1_cpu_debug_slave_wrapper:the_soc_system_cpu_1_cpu_debug_slave_wrapper|soc_system_cpu_1_cpu_debug_slave_sysclk:the_soc_system_cpu_1_cpu_debug_slave_sysclk" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "counter" for hierarchy "soc_system:u0|counter:interrupt_counter_0" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/soc_system.vhd Line: 706
Warning (10036): Verilog HDL or VHDL warning at counter.vhd(26): object "iRz" assigned a value but never read File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/counter.vhd Line: 26
Info (12128): Elaborating entity "soc_system_jtag_uart_0" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/soc_system.vhd Line: 719
Info (12128): Elaborating entity "soc_system_jtag_uart_0_scfifo_w" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "soc_system_jtag_uart_0_scfifo_r" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "soc_system_leds_0" for hierarchy "soc_system:u0|soc_system_leds_0:leds_0" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/soc_system.vhd Line: 747
Info (12128): Elaborating entity "altera_avalon_mailbox" for hierarchy "soc_system:u0|altera_avalon_mailbox:mailbox_simple_0" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/soc_system.vhd Line: 759
Info (12128): Elaborating entity "soc_system_mutex_0" for hierarchy "soc_system:u0|soc_system_mutex_0:mutex_0" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/soc_system.vhd Line: 782
Info (12128): Elaborating entity "soc_system_onchip_memory2_0" for hierarchy "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/soc_system.vhd Line: 794
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "soc_system_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "16384"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1qn1.tdf
    Info (12023): Found entity 1: altsyncram_1qn1 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/altsyncram_1qn1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_1qn1" for hierarchy "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1qn1:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/decode_5la.tdf Line: 22
Info (12128): Elaborating entity "decode_5la" for hierarchy "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1qn1:auto_generated|decode_5la:decode3" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/altsyncram_1qn1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/mux_2hb.tdf Line: 22
Info (12128): Elaborating entity "mux_2hb" for hierarchy "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1qn1:auto_generated|mux_2hb:mux2" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/altsyncram_1qn1.tdf Line: 44
Info (12128): Elaborating entity "soc_system_onchip_memory2_1" for hierarchy "soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/soc_system.vhd Line: 809
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_1.v Line: 69
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_1.v Line: 69
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram" with the following parameter: File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_1.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "soc_system_onchip_memory2_1.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "16384"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2qn1.tdf
    Info (12023): Found entity 1: altsyncram_2qn1 File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/altsyncram_2qn1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_2qn1" for hierarchy "soc_system:u0|soc_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_2qn1:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_system_perf_count_0" for hierarchy "soc_system:u0|soc_system_perf_count_0:perf_count_0" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/soc_system.vhd Line: 824
Info (12128): Elaborating entity "soc_system_timer_0" for hierarchy "soc_system:u0|soc_system_timer_0:timer_0" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/soc_system.vhd Line: 846
Info (12128): Elaborating entity "soc_system_mm_interconnect_0" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/soc_system.vhd Line: 870
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1294
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_instruction_master_translator" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1414
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1538
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:interrupt_counter_0_avalon_slave_0_translator" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1602
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1666
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:perf_count_0_control_slave_translator" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1730
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1794
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1858
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1922
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_0_s1_translator" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 1986
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 2050
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 2178
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 2515
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 2596
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 2677
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 2758
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 2842
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 2883
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 4649
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv Line: 187
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_001" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 4665
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_001_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv Line: 187
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_002" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 4681
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_002_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 180
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_003" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 4697
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_003_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv Line: 180
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_004" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_004:router_004" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 4713
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_004_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_004:router_004|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv Line: 173
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_005" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_005:router_005" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 4729
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_005_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_005:router_005|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv Line: 173
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_008" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_008:router_008" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 4777
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_008_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_008:router_008|soc_system_mm_interconnect_0_router_008_default_decode:the_default_decode" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_008.sv Line: 178
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_013" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_013:router_013" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 4857
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_013_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_013:router_013|soc_system_mm_interconnect_0_router_013_default_decode:the_default_decode" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_013.sv Line: 173
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_016" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_016:router_016" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 4905
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_016_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_016:router_016|soc_system_mm_interconnect_0_router_016_default_decode:the_default_decode" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_016.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_data_master_limiter" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 4987
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 5202
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_demux_002" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 5290
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 5330
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_mux_001" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 5353
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 5627
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_demux_001" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 5650
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 5972
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv Line: 422
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_mux_002" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 6060
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv Line: 310
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 6112
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "soc_system_irq_mapper" for hierarchy "soc_system:u0|soc_system_irq_mapper:irq_mapper" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/soc_system.vhd Line: 998
Info (12128): Elaborating entity "soc_system_rst_controller" for hierarchy "soc_system:u0|soc_system_rst_controller:rst_controller" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/soc_system.vhd Line: 1020
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/soc_system_rst_controller.vhd Line: 144
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:u0|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "soc_system_rst_controller_002" for hierarchy "soc_system:u0|soc_system_rst_controller_002:rst_controller_002" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/soc_system.vhd Line: 1150
Warning (10541): VHDL Signal Declaration warning at soc_system_rst_controller_002.vhd(55): used implicit default value for signal "reset_req" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/soc_system_rst_controller_002.vhd Line: 55
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_system:u0|soc_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/soc_system_rst_controller_002.vhd Line: 144
Warning (12020): Port "jdo" on the entity instantiation of "the_soc_system_cpu_1_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_1_cpu.v Line: 3216
Warning (12020): Port "jdo" on the entity instantiation of "the_soc_system_cpu_0_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/soc_system/submodules/soc_system_cpu_0_cpu.v Line: 3216
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.05.15.09:59:29 Progress: Loading sld70280c26/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld70280c26/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/sld70280c26/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 222
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/db/ip/sld70280c26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/hdl/DE1_SoC_top_level.vhd Line: 44
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/hdl/DE1_SoC_top_level.vhd Line: 44
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 379 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/output_files/multiprocessor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY_N[1]" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/hdl/DE1_SoC_top_level.vhd Line: 41
    Warning (15610): No output dependent on input pin "KEY_N[2]" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/hdl/DE1_SoC_top_level.vhd Line: 41
    Warning (15610): No output dependent on input pin "KEY_N[3]" File: /home/vm/CyclonV_RTES_dev/multiprocessor/hw/hdl/DE1_SoC_top_level.vhd Line: 41
Info (21057): Implemented 9036 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 8416 logic cells
    Info (21064): Implemented 594 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 1349 megabytes
    Info: Processing ended: Fri May 15 10:00:20 2020
    Info: Elapsed time: 00:03:09
    Info: Total CPU time (on all processors): 00:03:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/output_files/multiprocessor.map.smsg.


