$date
	Sun Jan 20 13:49:21 2013
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bbtest $end
$var wire 1 ! x $end
$var reg 1 " o $end
$var reg 1 # r $end
$var reg 1 $ u $end
$scope module bb1 $end
$var wire 1 % o $end
$var wire 1 & r $end
$var wire 1 ' u $end
$var wire 1 ( w11 $end
$var wire 1 ) w13 $end
$var wire 1 * w18 $end
$var wire 1 + w20 $end
$var wire 1 , w26 $end
$var wire 1 - w33 $end
$var wire 1 . w39 $end
$var wire 1 / w54 $end
$var wire 1 0 w56 $end
$var wire 1 1 w67 $end
$var wire 1 2 w81 $end
$var wire 1 3 w84 $end
$var wire 1 4 w91 $end
$var wire 1 5 w95 $end
$var wire 1 6 w98 $end
$var wire 1 ! x $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
16
05
14
03
02
11
10
1/
1.
0-
0,
1+
0*
1)
1(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1-
11
1!
0(
1,
04
13
06
15
1#
1&
#20
0!
0,
0-
14
03
16
05
00
1(
0#
0&
1"
1%
#30
1!
0+
1,
04
06
15
1#
1&
#40
0)
0*
12
0!
1+
0,
14
16
05
10
0.
0/
0#
0&
0"
0%
1$
1'
#50
04
13
06
1#
1&
#60
14
03
16
00
1.
0#
0&
1"
1%
#70
1)
02
1!
0+
1,
04
06
15
1#
1&
