#[doc = "Register `ECC_AGGR_COREPAC_REGS_ded_enable_set_reg0` reader"]
pub type R = crate::R<EccAggrCorepacRegsDedEnableSetReg0Spec>;
#[doc = "Register `ECC_AGGR_COREPAC_REGS_ded_enable_set_reg0` writer"]
pub type W = crate::W<EccAggrCorepacRegsDedEnableSetReg0Spec>;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY0_ECC_SVBUS_ENABLE_SET` reader - 0:0\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way0_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay0EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY0_ECC_SVBUS_ENABLE_SET` writer - 0:0\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way0_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay0EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY1_ECC_SVBUS_ENABLE_SET` reader - 1:1\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way1_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay1EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY1_ECC_SVBUS_ENABLE_SET` writer - 1:1\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way1_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay1EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY2_ECC_SVBUS_ENABLE_SET` reader - 2:2\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way2_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay2EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY2_ECC_SVBUS_ENABLE_SET` writer - 2:2\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way2_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay2EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY3_ECC_SVBUS_ENABLE_SET` reader - 3:3\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way3_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay3EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY3_ECC_SVBUS_ENABLE_SET` writer - 3:3\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way3_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay3EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY4_ECC_SVBUS_ENABLE_SET` reader - 4:4\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way4_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay4EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY4_ECC_SVBUS_ENABLE_SET` writer - 4:4\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way4_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay4EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY5_ECC_SVBUS_ENABLE_SET` reader - 5:5\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way5_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay5EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY5_ECC_SVBUS_ENABLE_SET` writer - 5:5\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way5_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay5EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY6_ECC_SVBUS_ENABLE_SET` reader - 6:6\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way6_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay6EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY6_ECC_SVBUS_ENABLE_SET` writer - 6:6\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way6_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay6EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY7_ECC_SVBUS_ENABLE_SET` reader - 7:7\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way7_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay7EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY7_ECC_SVBUS_ENABLE_SET` writer - 7:7\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way7_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay7EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY8_ECC_SVBUS_ENABLE_SET` reader - 8:8\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way8_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay8EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY8_ECC_SVBUS_ENABLE_SET` writer - 8:8\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way8_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay8EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY9_ECC_SVBUS_ENABLE_SET` reader - 9:9\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way9_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay9EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY9_ECC_SVBUS_ENABLE_SET` writer - 9:9\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way9_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay9EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY10_ECC_SVBUS_ENABLE_SET` reader - 10:10\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way10_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay10EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY10_ECC_SVBUS_ENABLE_SET` writer - 10:10\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way10_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay10EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY11_ECC_SVBUS_ENABLE_SET` reader - 11:11\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way11_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay11EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY11_ECC_SVBUS_ENABLE_SET` writer - 11:11\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way11_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay11EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY12_ECC_SVBUS_ENABLE_SET` reader - 12:12\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way12_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay12EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY12_ECC_SVBUS_ENABLE_SET` writer - 12:12\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way12_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay12EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY13_ECC_SVBUS_ENABLE_SET` reader - 13:13\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way13_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay13EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY13_ECC_SVBUS_ENABLE_SET` writer - 13:13\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way13_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay13EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY14_ECC_SVBUS_ENABLE_SET` reader - 14:14\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way14_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay14EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY14_ECC_SVBUS_ENABLE_SET` writer - 14:14\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way14_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay14EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY15_ECC_SVBUS_ENABLE_SET` reader - 15:15\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way15_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay15EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY15_ECC_SVBUS_ENABLE_SET` writer - 15:15\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way15_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay15EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_DATARAM_SPRAM_0_ECC_SVBUS_ENABLE_SET` reader - 16:16\\]
Interrupt Enable Set Register for a53_dual_u_l2_dataram_spram_0_ecc_svbus_pend"]
pub type A53DualUL2DataramSpram0EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_DATARAM_SPRAM_0_ECC_SVBUS_ENABLE_SET` writer - 16:16\\]
Interrupt Enable Set Register for a53_dual_u_l2_dataram_spram_0_ecc_svbus_pend"]
pub type A53DualUL2DataramSpram0EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_DATARAM_SPRAM_1_ECC_SVBUS_ENABLE_SET` reader - 17:17\\]
Interrupt Enable Set Register for a53_dual_u_l2_dataram_spram_1_ecc_svbus_pend"]
pub type A53DualUL2DataramSpram1EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_DATARAM_SPRAM_1_ECC_SVBUS_ENABLE_SET` writer - 17:17\\]
Interrupt Enable Set Register for a53_dual_u_l2_dataram_spram_1_ecc_svbus_pend"]
pub type A53DualUL2DataramSpram1EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_DATARAM_SPRAM_2_ECC_SVBUS_ENABLE_SET` reader - 18:18\\]
Interrupt Enable Set Register for a53_dual_u_l2_dataram_spram_2_ecc_svbus_pend"]
pub type A53DualUL2DataramSpram2EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_DATARAM_SPRAM_2_ECC_SVBUS_ENABLE_SET` writer - 18:18\\]
Interrupt Enable Set Register for a53_dual_u_l2_dataram_spram_2_ecc_svbus_pend"]
pub type A53DualUL2DataramSpram2EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_DATARAM_SPRAM_3_ECC_SVBUS_ENABLE_SET` reader - 19:19\\]
Interrupt Enable Set Register for a53_dual_u_l2_dataram_spram_3_ecc_svbus_pend"]
pub type A53DualUL2DataramSpram3EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_DATARAM_SPRAM_3_ECC_SVBUS_ENABLE_SET` writer - 19:19\\]
Interrupt Enable Set Register for a53_dual_u_l2_dataram_spram_3_ecc_svbus_pend"]
pub type A53DualUL2DataramSpram3EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_DATARAM_SPRAM_4_ECC_SVBUS_ENABLE_SET` reader - 20:20\\]
Interrupt Enable Set Register for a53_dual_u_l2_dataram_spram_4_ecc_svbus_pend"]
pub type A53DualUL2DataramSpram4EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_DATARAM_SPRAM_4_ECC_SVBUS_ENABLE_SET` writer - 20:20\\]
Interrupt Enable Set Register for a53_dual_u_l2_dataram_spram_4_ecc_svbus_pend"]
pub type A53DualUL2DataramSpram4EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_DATARAM_SPRAM_5_ECC_SVBUS_ENABLE_SET` reader - 21:21\\]
Interrupt Enable Set Register for a53_dual_u_l2_dataram_spram_5_ecc_svbus_pend"]
pub type A53DualUL2DataramSpram5EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_DATARAM_SPRAM_5_ECC_SVBUS_ENABLE_SET` writer - 21:21\\]
Interrupt Enable Set Register for a53_dual_u_l2_dataram_spram_5_ecc_svbus_pend"]
pub type A53DualUL2DataramSpram5EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_DATARAM_SPRAM_6_ECC_SVBUS_ENABLE_SET` reader - 22:22\\]
Interrupt Enable Set Register for a53_dual_u_l2_dataram_spram_6_ecc_svbus_pend"]
pub type A53DualUL2DataramSpram6EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_DATARAM_SPRAM_6_ECC_SVBUS_ENABLE_SET` writer - 22:22\\]
Interrupt Enable Set Register for a53_dual_u_l2_dataram_spram_6_ecc_svbus_pend"]
pub type A53DualUL2DataramSpram6EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_DATARAM_SPRAM_7_ECC_SVBUS_ENABLE_SET` reader - 23:23\\]
Interrupt Enable Set Register for a53_dual_u_l2_dataram_spram_7_ecc_svbus_pend"]
pub type A53DualUL2DataramSpram7EccSvbusEnableSetR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_DATARAM_SPRAM_7_ECC_SVBUS_ENABLE_SET` writer - 23:23\\]
Interrupt Enable Set Register for a53_dual_u_l2_dataram_spram_7_ecc_svbus_pend"]
pub type A53DualUL2DataramSpram7EccSvbusEnableSetW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way0_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_tagram_spram_way0_ecc_svbus_enable_set(
        &self,
    ) -> A53DualUL2TagramSpramWay0EccSvbusEnableSetR {
        A53DualUL2TagramSpramWay0EccSvbusEnableSetR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way1_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_tagram_spram_way1_ecc_svbus_enable_set(
        &self,
    ) -> A53DualUL2TagramSpramWay1EccSvbusEnableSetR {
        A53DualUL2TagramSpramWay1EccSvbusEnableSetR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way2_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_tagram_spram_way2_ecc_svbus_enable_set(
        &self,
    ) -> A53DualUL2TagramSpramWay2EccSvbusEnableSetR {
        A53DualUL2TagramSpramWay2EccSvbusEnableSetR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way3_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_tagram_spram_way3_ecc_svbus_enable_set(
        &self,
    ) -> A53DualUL2TagramSpramWay3EccSvbusEnableSetR {
        A53DualUL2TagramSpramWay3EccSvbusEnableSetR::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way4_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_tagram_spram_way4_ecc_svbus_enable_set(
        &self,
    ) -> A53DualUL2TagramSpramWay4EccSvbusEnableSetR {
        A53DualUL2TagramSpramWay4EccSvbusEnableSetR::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way5_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_tagram_spram_way5_ecc_svbus_enable_set(
        &self,
    ) -> A53DualUL2TagramSpramWay5EccSvbusEnableSetR {
        A53DualUL2TagramSpramWay5EccSvbusEnableSetR::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way6_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_tagram_spram_way6_ecc_svbus_enable_set(
        &self,
    ) -> A53DualUL2TagramSpramWay6EccSvbusEnableSetR {
        A53DualUL2TagramSpramWay6EccSvbusEnableSetR::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way7_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_tagram_spram_way7_ecc_svbus_enable_set(
        &self,
    ) -> A53DualUL2TagramSpramWay7EccSvbusEnableSetR {
        A53DualUL2TagramSpramWay7EccSvbusEnableSetR::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way8_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_tagram_spram_way8_ecc_svbus_enable_set(
        &self,
    ) -> A53DualUL2TagramSpramWay8EccSvbusEnableSetR {
        A53DualUL2TagramSpramWay8EccSvbusEnableSetR::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way9_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_tagram_spram_way9_ecc_svbus_enable_set(
        &self,
    ) -> A53DualUL2TagramSpramWay9EccSvbusEnableSetR {
        A53DualUL2TagramSpramWay9EccSvbusEnableSetR::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way10_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_tagram_spram_way10_ecc_svbus_enable_set(
        &self,
    ) -> A53DualUL2TagramSpramWay10EccSvbusEnableSetR {
        A53DualUL2TagramSpramWay10EccSvbusEnableSetR::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way11_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_tagram_spram_way11_ecc_svbus_enable_set(
        &self,
    ) -> A53DualUL2TagramSpramWay11EccSvbusEnableSetR {
        A53DualUL2TagramSpramWay11EccSvbusEnableSetR::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way12_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_tagram_spram_way12_ecc_svbus_enable_set(
        &self,
    ) -> A53DualUL2TagramSpramWay12EccSvbusEnableSetR {
        A53DualUL2TagramSpramWay12EccSvbusEnableSetR::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way13_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_tagram_spram_way13_ecc_svbus_enable_set(
        &self,
    ) -> A53DualUL2TagramSpramWay13EccSvbusEnableSetR {
        A53DualUL2TagramSpramWay13EccSvbusEnableSetR::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way14_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_tagram_spram_way14_ecc_svbus_enable_set(
        &self,
    ) -> A53DualUL2TagramSpramWay14EccSvbusEnableSetR {
        A53DualUL2TagramSpramWay14EccSvbusEnableSetR::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way15_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_tagram_spram_way15_ecc_svbus_enable_set(
        &self,
    ) -> A53DualUL2TagramSpramWay15EccSvbusEnableSetR {
        A53DualUL2TagramSpramWay15EccSvbusEnableSetR::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Interrupt Enable Set Register for a53_dual_u_l2_dataram_spram_0_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_dataram_spram_0_ecc_svbus_enable_set(
        &self,
    ) -> A53DualUL2DataramSpram0EccSvbusEnableSetR {
        A53DualUL2DataramSpram0EccSvbusEnableSetR::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Interrupt Enable Set Register for a53_dual_u_l2_dataram_spram_1_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_dataram_spram_1_ecc_svbus_enable_set(
        &self,
    ) -> A53DualUL2DataramSpram1EccSvbusEnableSetR {
        A53DualUL2DataramSpram1EccSvbusEnableSetR::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Interrupt Enable Set Register for a53_dual_u_l2_dataram_spram_2_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_dataram_spram_2_ecc_svbus_enable_set(
        &self,
    ) -> A53DualUL2DataramSpram2EccSvbusEnableSetR {
        A53DualUL2DataramSpram2EccSvbusEnableSetR::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Interrupt Enable Set Register for a53_dual_u_l2_dataram_spram_3_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_dataram_spram_3_ecc_svbus_enable_set(
        &self,
    ) -> A53DualUL2DataramSpram3EccSvbusEnableSetR {
        A53DualUL2DataramSpram3EccSvbusEnableSetR::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - 20:20\\]
Interrupt Enable Set Register for a53_dual_u_l2_dataram_spram_4_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_dataram_spram_4_ecc_svbus_enable_set(
        &self,
    ) -> A53DualUL2DataramSpram4EccSvbusEnableSetR {
        A53DualUL2DataramSpram4EccSvbusEnableSetR::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - 21:21\\]
Interrupt Enable Set Register for a53_dual_u_l2_dataram_spram_5_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_dataram_spram_5_ecc_svbus_enable_set(
        &self,
    ) -> A53DualUL2DataramSpram5EccSvbusEnableSetR {
        A53DualUL2DataramSpram5EccSvbusEnableSetR::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - 22:22\\]
Interrupt Enable Set Register for a53_dual_u_l2_dataram_spram_6_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_dataram_spram_6_ecc_svbus_enable_set(
        &self,
    ) -> A53DualUL2DataramSpram6EccSvbusEnableSetR {
        A53DualUL2DataramSpram6EccSvbusEnableSetR::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - 23:23\\]
Interrupt Enable Set Register for a53_dual_u_l2_dataram_spram_7_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_dataram_spram_7_ecc_svbus_enable_set(
        &self,
    ) -> A53DualUL2DataramSpram7EccSvbusEnableSetR {
        A53DualUL2DataramSpram7EccSvbusEnableSetR::new(((self.bits >> 23) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way0_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_tagram_spram_way0_ecc_svbus_enable_set(
        &mut self,
    ) -> A53DualUL2TagramSpramWay0EccSvbusEnableSetW<EccAggrCorepacRegsDedEnableSetReg0Spec> {
        A53DualUL2TagramSpramWay0EccSvbusEnableSetW::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way1_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_tagram_spram_way1_ecc_svbus_enable_set(
        &mut self,
    ) -> A53DualUL2TagramSpramWay1EccSvbusEnableSetW<EccAggrCorepacRegsDedEnableSetReg0Spec> {
        A53DualUL2TagramSpramWay1EccSvbusEnableSetW::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way2_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_tagram_spram_way2_ecc_svbus_enable_set(
        &mut self,
    ) -> A53DualUL2TagramSpramWay2EccSvbusEnableSetW<EccAggrCorepacRegsDedEnableSetReg0Spec> {
        A53DualUL2TagramSpramWay2EccSvbusEnableSetW::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way3_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_tagram_spram_way3_ecc_svbus_enable_set(
        &mut self,
    ) -> A53DualUL2TagramSpramWay3EccSvbusEnableSetW<EccAggrCorepacRegsDedEnableSetReg0Spec> {
        A53DualUL2TagramSpramWay3EccSvbusEnableSetW::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way4_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_tagram_spram_way4_ecc_svbus_enable_set(
        &mut self,
    ) -> A53DualUL2TagramSpramWay4EccSvbusEnableSetW<EccAggrCorepacRegsDedEnableSetReg0Spec> {
        A53DualUL2TagramSpramWay4EccSvbusEnableSetW::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way5_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_tagram_spram_way5_ecc_svbus_enable_set(
        &mut self,
    ) -> A53DualUL2TagramSpramWay5EccSvbusEnableSetW<EccAggrCorepacRegsDedEnableSetReg0Spec> {
        A53DualUL2TagramSpramWay5EccSvbusEnableSetW::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way6_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_tagram_spram_way6_ecc_svbus_enable_set(
        &mut self,
    ) -> A53DualUL2TagramSpramWay6EccSvbusEnableSetW<EccAggrCorepacRegsDedEnableSetReg0Spec> {
        A53DualUL2TagramSpramWay6EccSvbusEnableSetW::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way7_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_tagram_spram_way7_ecc_svbus_enable_set(
        &mut self,
    ) -> A53DualUL2TagramSpramWay7EccSvbusEnableSetW<EccAggrCorepacRegsDedEnableSetReg0Spec> {
        A53DualUL2TagramSpramWay7EccSvbusEnableSetW::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way8_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_tagram_spram_way8_ecc_svbus_enable_set(
        &mut self,
    ) -> A53DualUL2TagramSpramWay8EccSvbusEnableSetW<EccAggrCorepacRegsDedEnableSetReg0Spec> {
        A53DualUL2TagramSpramWay8EccSvbusEnableSetW::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way9_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_tagram_spram_way9_ecc_svbus_enable_set(
        &mut self,
    ) -> A53DualUL2TagramSpramWay9EccSvbusEnableSetW<EccAggrCorepacRegsDedEnableSetReg0Spec> {
        A53DualUL2TagramSpramWay9EccSvbusEnableSetW::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way10_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_tagram_spram_way10_ecc_svbus_enable_set(
        &mut self,
    ) -> A53DualUL2TagramSpramWay10EccSvbusEnableSetW<EccAggrCorepacRegsDedEnableSetReg0Spec> {
        A53DualUL2TagramSpramWay10EccSvbusEnableSetW::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way11_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_tagram_spram_way11_ecc_svbus_enable_set(
        &mut self,
    ) -> A53DualUL2TagramSpramWay11EccSvbusEnableSetW<EccAggrCorepacRegsDedEnableSetReg0Spec> {
        A53DualUL2TagramSpramWay11EccSvbusEnableSetW::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way12_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_tagram_spram_way12_ecc_svbus_enable_set(
        &mut self,
    ) -> A53DualUL2TagramSpramWay12EccSvbusEnableSetW<EccAggrCorepacRegsDedEnableSetReg0Spec> {
        A53DualUL2TagramSpramWay12EccSvbusEnableSetW::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way13_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_tagram_spram_way13_ecc_svbus_enable_set(
        &mut self,
    ) -> A53DualUL2TagramSpramWay13EccSvbusEnableSetW<EccAggrCorepacRegsDedEnableSetReg0Spec> {
        A53DualUL2TagramSpramWay13EccSvbusEnableSetW::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way14_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_tagram_spram_way14_ecc_svbus_enable_set(
        &mut self,
    ) -> A53DualUL2TagramSpramWay14EccSvbusEnableSetW<EccAggrCorepacRegsDedEnableSetReg0Spec> {
        A53DualUL2TagramSpramWay14EccSvbusEnableSetW::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Interrupt Enable Set Register for a53_dual_u_l2_tagram_spram_way15_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_tagram_spram_way15_ecc_svbus_enable_set(
        &mut self,
    ) -> A53DualUL2TagramSpramWay15EccSvbusEnableSetW<EccAggrCorepacRegsDedEnableSetReg0Spec> {
        A53DualUL2TagramSpramWay15EccSvbusEnableSetW::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Interrupt Enable Set Register for a53_dual_u_l2_dataram_spram_0_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_dataram_spram_0_ecc_svbus_enable_set(
        &mut self,
    ) -> A53DualUL2DataramSpram0EccSvbusEnableSetW<EccAggrCorepacRegsDedEnableSetReg0Spec> {
        A53DualUL2DataramSpram0EccSvbusEnableSetW::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Interrupt Enable Set Register for a53_dual_u_l2_dataram_spram_1_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_dataram_spram_1_ecc_svbus_enable_set(
        &mut self,
    ) -> A53DualUL2DataramSpram1EccSvbusEnableSetW<EccAggrCorepacRegsDedEnableSetReg0Spec> {
        A53DualUL2DataramSpram1EccSvbusEnableSetW::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Interrupt Enable Set Register for a53_dual_u_l2_dataram_spram_2_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_dataram_spram_2_ecc_svbus_enable_set(
        &mut self,
    ) -> A53DualUL2DataramSpram2EccSvbusEnableSetW<EccAggrCorepacRegsDedEnableSetReg0Spec> {
        A53DualUL2DataramSpram2EccSvbusEnableSetW::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Interrupt Enable Set Register for a53_dual_u_l2_dataram_spram_3_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_dataram_spram_3_ecc_svbus_enable_set(
        &mut self,
    ) -> A53DualUL2DataramSpram3EccSvbusEnableSetW<EccAggrCorepacRegsDedEnableSetReg0Spec> {
        A53DualUL2DataramSpram3EccSvbusEnableSetW::new(self, 19)
    }
    #[doc = "Bit 20 - 20:20\\]
Interrupt Enable Set Register for a53_dual_u_l2_dataram_spram_4_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_dataram_spram_4_ecc_svbus_enable_set(
        &mut self,
    ) -> A53DualUL2DataramSpram4EccSvbusEnableSetW<EccAggrCorepacRegsDedEnableSetReg0Spec> {
        A53DualUL2DataramSpram4EccSvbusEnableSetW::new(self, 20)
    }
    #[doc = "Bit 21 - 21:21\\]
Interrupt Enable Set Register for a53_dual_u_l2_dataram_spram_5_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_dataram_spram_5_ecc_svbus_enable_set(
        &mut self,
    ) -> A53DualUL2DataramSpram5EccSvbusEnableSetW<EccAggrCorepacRegsDedEnableSetReg0Spec> {
        A53DualUL2DataramSpram5EccSvbusEnableSetW::new(self, 21)
    }
    #[doc = "Bit 22 - 22:22\\]
Interrupt Enable Set Register for a53_dual_u_l2_dataram_spram_6_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_dataram_spram_6_ecc_svbus_enable_set(
        &mut self,
    ) -> A53DualUL2DataramSpram6EccSvbusEnableSetW<EccAggrCorepacRegsDedEnableSetReg0Spec> {
        A53DualUL2DataramSpram6EccSvbusEnableSetW::new(self, 22)
    }
    #[doc = "Bit 23 - 23:23\\]
Interrupt Enable Set Register for a53_dual_u_l2_dataram_spram_7_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_dataram_spram_7_ecc_svbus_enable_set(
        &mut self,
    ) -> A53DualUL2DataramSpram7EccSvbusEnableSetW<EccAggrCorepacRegsDedEnableSetReg0Spec> {
        A53DualUL2DataramSpram7EccSvbusEnableSetW::new(self, 23)
    }
}
#[doc = "Interrupt Enable Set Register 0\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`ecc_aggr_corepac_regs_ded_enable_set_reg0::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ecc_aggr_corepac_regs_ded_enable_set_reg0::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct EccAggrCorepacRegsDedEnableSetReg0Spec;
impl crate::RegisterSpec for EccAggrCorepacRegsDedEnableSetReg0Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`ecc_aggr_corepac_regs_ded_enable_set_reg0::R`](R) reader structure"]
impl crate::Readable for EccAggrCorepacRegsDedEnableSetReg0Spec {}
#[doc = "`write(|w| ..)` method takes [`ecc_aggr_corepac_regs_ded_enable_set_reg0::W`](W) writer structure"]
impl crate::Writable for EccAggrCorepacRegsDedEnableSetReg0Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets ECC_AGGR_COREPAC_REGS_ded_enable_set_reg0 to value 0"]
impl crate::Resettable for EccAggrCorepacRegsDedEnableSetReg0Spec {
    const RESET_VALUE: u32 = 0;
}
