/*
 * mhal_pinmux.c- Sigmastar
 *
 * Copyright (c) [2019~2020] SigmaStar Technology.
 *
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License version 2 for more details.
 *
 */
#include <linux/mm.h>
#include "ms_platform.h"
#include "mdrv_types.h"
#include "mhal_gpio.h"
#include "padmux.h"
#include "gpio.h"

//==============================================================================
//
//                              MACRO DEFINE
//
//==============================================================================

#define BASE_RIU_PA    0xFD000000
#define PMSLEEP_BANK   0x000E00
#define PM_SAR_BANK    0x001400
#define ALBANY1_BANK   0x151500
#define ALBANY2_BANK   0x151600
#define CHIPTOP_BANK   0x101E00
#define PADTOP_BANK    0x103C00
#define PADGPIO_BANK   0x103E00
#define PADGPIO2_BANK  0x110400
#define PM_PADTOP_BANK 0x003F00
#define UTMI0_BANK     0x142100
#define UTMI1_BANK     0x142900

#define _GPIO_W_WORD(addr, val)                \
    {                                          \
        (*(volatile u16*)(addr)) = (u16)(val); \
    }
#define _GPIO_W_WORD_MASK(addr, val, mask)                                                       \
    {                                                                                            \
        (*(volatile u16*)(addr)) = ((*(volatile u16*)(addr)) & ~(mask)) | ((u16)(val) & (mask)); \
    }
#define _GPIO_R_BYTE(addr)            (*(volatile u8*)(addr))
#define _GPIO_R_WORD_MASK(addr, mask) ((*(volatile u16*)(addr)) & (mask))

#define GET_BASE_ADDR_BY_BANK(x, y) ((x) + ((y) << 1))
#define _RIUA_8BIT(bank, offset)    GET_BASE_ADDR_BY_BANK(BASE_RIU_PA, bank) + (((offset) & ~1) << 1) + ((offset)&1)
#define _RIUA_16BIT(bank, offset)   GET_BASE_ADDR_BY_BANK(BASE_RIU_PA, bank) + ((offset) << 2)

/* please put GPIO_GEN marco to here start */

#define REG_EJ_MODE                  0x60
#define REG_EJ_MODE_MASK             BIT7 | BIT8
#define REG_DLA_EJ_MODE              0x71
#define REG_DLA_EJ_MODE_MASK         BIT0 | BIT1
#define REG_TEST_IN_MODE             0x12
#define REG_TEST_IN_MODE_MASK        BIT0 | BIT1
#define REG_TEST_OUT_MODE            0x12
#define REG_TEST_OUT_MODE_MASK       BIT4 | BIT5
#define REG_UART_IS_GPIO             0x4b
#define REG_UART_IS_GPIO_MASK        BIT0
#define REG_IR_IN_MODE               0x45
#define REG_IR_IN_MODE_MASK          BIT4
#define REG_I2C0_MODE                0x6f
#define REG_I2C0_MODE_MASK           BIT0 | BIT1
#define REG_I2C1_MODE                0x53
#define REG_I2C1_MODE_MASK           BIT0 | BIT1 | BIT2
#define REG_I2C2_MODE                0x6f
#define REG_I2C2_MODE_MASK           BIT8 | BIT9 | BIT10
#define REG_I2C3_MODE                0x73
#define REG_I2C3_MODE_MASK           BIT0 | BIT1 | BIT2
#define REG_SPI0_MODE                0x68
#define REG_SPI0_MODE_MASK           BIT0 | BIT1
#define REG_SPI0_CZ1_MODE            0x70
#define REG_SPI0_CZ1_MODE_MASK       BIT4 | BIT5
#define REG_FUART_MODE               0x6e
#define REG_FUART_MODE_MASK          BIT8 | BIT9 | BIT10
#define REG_FUART_2W_MODE            0x6e
#define REG_FUART_2W_MODE_MASK       BIT12 | BIT13 | BIT14
#define REG_UART0_MODE               0x6d
#define REG_UART0_MODE_MASK          BIT0 | BIT1
#define REG_UART1_MODE               0x6d
#define REG_UART1_MODE_MASK          BIT4 | BIT5 | BIT6
#define REG_UART2_MODE               0x6d
#define REG_UART2_MODE_MASK          BIT8 | BIT9
#define REG_SD0_MODE                 0x67
#define REG_SD0_MODE_MASK            BIT8
#define REG_SD0_CDZ_MODE             0x67
#define REG_SD0_CDZ_MODE_MASK        BIT10
#define REG_EMMC_8B_MODE             0x61
#define REG_EMMC_8B_MODE_MASK        BIT2
#define REG_EMMC_4B_MODE             0x61
#define REG_EMMC_4B_MODE_MASK        BIT0
#define REG_EMMC_RST_MODE            0x61
#define REG_EMMC_RST_MODE_MASK       BIT4
#define REG_EMMC_AS_SD_CDZ_MODE      0x61
#define REG_EMMC_AS_SD_CDZ_MODE_MASK BIT8
#define REG_PWM0_MODE                0x65
#define REG_PWM0_MODE_MASK           BIT0 | BIT1
#define REG_PWM1_MODE                0x65
#define REG_PWM1_MODE_MASK           BIT4 | BIT5
#define REG_LED0_MODE                0x63
#define REG_LED0_MODE_MASK           BIT0 | BIT1
#define REG_LED1_MODE                0x63
#define REG_LED1_MODE_MASK           BIT4 | BIT5
#define REG_I2S0_MCK_MODE            0x62
#define REG_I2S0_MCK_MODE_MASK       BIT0 | BIT1
#define REG_I2S0_RX_MODE             0x62
#define REG_I2S0_RX_MODE_MASK        BIT8 | BIT9
#define REG_I2S0_TX_MODE             0x62
#define REG_I2S0_TX_MODE_MASK        BIT12 | BIT13
#define REG_I2S0_RXTX_MODE           0x4f
#define REG_I2S0_RXTX_MODE_MASK      BIT0 | BIT1
#define REG_DMIC_4CH_MODE            0x79
#define REG_DMIC_4CH_MODE_MASK       BIT0 | BIT1
#define REG_SR0_MIPI_MODE            0x69
#define REG_SR0_MIPI_MODE_MASK       BIT0 | BIT1
#define REG_SR1_MIPI_MODE            0x69
#define REG_SR1_MIPI_MODE_MASK       BIT2 | BIT3
#define REG_SR00_MCLK_MODE           0x6a
#define REG_SR00_MCLK_MODE_MASK      BIT0 | BIT1 | BIT2
#define REG_SR01_MCLK_MODE           0x6a
#define REG_SR01_MCLK_MODE_MASK      BIT3
#define REG_SR10_MCLK_MODE           0x6a
#define REG_SR10_MCLK_MODE_MASK      BIT8 | BIT9
#define REG_SR11_MCLK_MODE           0x6a
#define REG_SR11_MCLK_MODE_MASK      BIT10
#define REG_SR00_RST_MODE            0x54
#define REG_SR00_RST_MODE_MASK       BIT0 | BIT1
#define REG_SR01_RST_MODE            0x54
#define REG_SR01_RST_MODE_MASK       BIT2 | BIT3
#define REG_SR10_RST_MODE            0x54
#define REG_SR10_RST_MODE_MASK       BIT8 | BIT9
#define REG_SR11_RST_MODE            0x54
#define REG_SR11_RST_MODE_MASK       BIT10 | BIT11
#define REG_SR00_PDN_MODE            0x51
#define REG_SR00_PDN_MODE_MASK       BIT0
#define REG_SR10_PDN_MODE            0x51
#define REG_SR10_PDN_MODE_MASK       BIT8
#define REG_SR0_PCLK_MODE            0x52
#define REG_SR0_PCLK_MODE_MASK       BIT0
#define REG_SR1_PCLK_MODE            0x52
#define REG_SR1_PCLK_MODE_MASK       BIT2
#define REG_SR2_PCLK_MODE            0x52
#define REG_SR2_PCLK_MODE_MASK       BIT4
#define REG_SR3_PCLK_MODE            0x52
#define REG_SR3_PCLK_MODE_MASK       BIT6
#define REG_SR0_BT656_MODE           0x4a
#define REG_SR0_BT656_MODE_MASK      BIT0
#define REG_SR1_BT656_MODE           0x4a
#define REG_SR1_BT656_MODE_MASK      BIT2
#define REG_SR2_BT656_MODE           0x4a
#define REG_SR2_BT656_MODE_MASK      BIT4
#define REG_SR3_BT656_MODE           0x4a
#define REG_SR3_BT656_MODE_MASK      BIT6
#define REG_SR0_BT1120_MODE          0x48
#define REG_SR0_BT1120_MODE_MASK     BIT0 | BIT1
#define REG_SR1_BT1120_MODE          0x48
#define REG_SR1_BT1120_MODE_MASK     BIT4 | BIT5
#define REG_TTL24_MODE               0x6c
#define REG_TTL24_MODE_MASK          BIT8
#define REG_VGA_HSYNC_MODE           0x77
#define REG_VGA_HSYNC_MODE_MASK      BIT8
#define REG_VGA_VSYNC_MODE           0x77
#define REG_VGA_VSYNC_MODE_MASK      BIT9
#define REG_SATA0_LED_MODE           0x7b
#define REG_SATA0_LED_MODE_MASK      BIT0
#define REG_SATA1_LED_MODE           0x7b
#define REG_SATA1_LED_MODE_MASK      BIT4
#define REG_GPHY0_REF_MODE           0x38
#define REG_GPHY0_REF_MODE_MASK      BIT0 | BIT1
#define REG_GPHY1_REF_MODE           0x38
#define REG_GPHY1_REF_MODE_MASK      BIT4 | BIT5
#define REG_RGMII0_MODE              0x41
#define REG_RGMII0_MODE_MASK         BIT0
#define REG_RGMII1_MODE              0x41
#define REG_RGMII1_MODE_MASK         BIT1
#define REG_OTP_TEST                 0x64
#define REG_OTP_TEST_MASK            BIT8
#define REG_SPI_GPIO                 0x35
#define REG_SPI_GPIO_MASK            BIT0
#define REG_SPIWPN_GPIO              0x35
#define REG_SPIWPN_GPIO_MASK         BIT4
#define REG_SPICSZ1_GPIO             0x35
#define REG_SPICSZ1_GPIO_MASK        BIT2
#define REG_SPICSZ2_MODE             0x66
#define REG_SPICSZ2_MODE_MASK        BIT0
#define REG_SPIHOLDN_MODE            0x52
#define REG_SPIHOLDN_MODE_MASK       BIT0

#define REG_UART_RX2_GPIO_MODE          0x00
#define REG_UART_RX2_GPIO_MODE_MASK     BIT3
#define REG_UART_TX2_GPIO_MODE          0x01
#define REG_UART_TX2_GPIO_MODE_MASK     BIT3
#define REG_GPIO11_GPIO_MODE            0x02
#define REG_GPIO11_GPIO_MODE_MASK       BIT3
#define REG_ETH_LED0_GPIO_MODE          0x03
#define REG_ETH_LED0_GPIO_MODE_MASK     BIT3
#define REG_ETH_LED1_GPIO_MODE          0x04
#define REG_ETH_LED1_GPIO_MODE_MASK     BIT3
#define REG_FUART_RX_GPIO_MODE          0x05
#define REG_FUART_RX_GPIO_MODE_MASK     BIT3
#define REG_FUART_TX_GPIO_MODE          0x06
#define REG_FUART_TX_GPIO_MODE_MASK     BIT3
#define REG_FUART_CTS_GPIO_MODE         0x07
#define REG_FUART_CTS_GPIO_MODE_MASK    BIT3
#define REG_FUART_RTS_GPIO_MODE         0x08
#define REG_FUART_RTS_GPIO_MODE_MASK    BIT3
#define REG_I2C3_SCL_GPIO_MODE          0x09
#define REG_I2C3_SCL_GPIO_MODE_MASK     BIT3
#define REG_I2C3_SDA_GPIO_MODE          0x0A
#define REG_I2C3_SDA_GPIO_MODE_MASK     BIT3
#define REG_IRIN_GPIO_MODE              0x0B
#define REG_IRIN_GPIO_MODE_MASK         BIT3
#define REG_SATA_GPIO0_GPIO_MODE        0x0C
#define REG_SATA_GPIO0_GPIO_MODE_MASK   BIT3
#define REG_SATA_GPIO1_GPIO_MODE        0x0D
#define REG_SATA_GPIO1_GPIO_MODE_MASK   BIT3
#define REG_PWM0_GPIO_MODE              0x0E
#define REG_PWM0_GPIO_MODE_MASK         BIT3
#define REG_PWM1_GPIO_MODE              0x0F
#define REG_PWM1_GPIO_MODE_MASK         BIT3
#define REG_SD0_GPIO0_GPIO_MODE         0x10
#define REG_SD0_GPIO0_GPIO_MODE_MASK    BIT3
#define REG_SD0_VCTRL_GPIO_MODE         0x11
#define REG_SD0_VCTRL_GPIO_MODE_MASK    BIT3
#define REG_SD0_CDZ_GPIO_MODE           0x12
#define REG_SD0_CDZ_GPIO_MODE_MASK      BIT3
#define REG_SD0_D1_GPIO_MODE            0x13
#define REG_SD0_D1_GPIO_MODE_MASK       BIT3
#define REG_SD0_D0_GPIO_MODE            0x14
#define REG_SD0_D0_GPIO_MODE_MASK       BIT3
#define REG_SD0_CLK_GPIO_MODE           0x15
#define REG_SD0_CLK_GPIO_MODE_MASK      BIT3
#define REG_SD0_CMD_GPIO_MODE           0x16
#define REG_SD0_CMD_GPIO_MODE_MASK      BIT3
#define REG_SD0_D3_GPIO_MODE            0x17
#define REG_SD0_D3_GPIO_MODE_MASK       BIT3
#define REG_SD0_D2_GPIO_MODE            0x18
#define REG_SD0_D2_GPIO_MODE_MASK       BIT3
#define REG_GPIO0_GPIO_MODE             0x19
#define REG_GPIO0_GPIO_MODE_MASK        BIT3
#define REG_GPIO1_GPIO_MODE             0x1A
#define REG_GPIO1_GPIO_MODE_MASK        BIT3
#define REG_GPIO2_GPIO_MODE             0x1B
#define REG_GPIO2_GPIO_MODE_MASK        BIT3
#define REG_GPIO3_GPIO_MODE             0x1C
#define REG_GPIO3_GPIO_MODE_MASK        BIT3
#define REG_GPIO4_GPIO_MODE             0x1D
#define REG_GPIO4_GPIO_MODE_MASK        BIT3
#define REG_GPIO5_GPIO_MODE             0x1E
#define REG_GPIO5_GPIO_MODE_MASK        BIT3
#define REG_EMMC_D0_GPIO_MODE           0x1F
#define REG_EMMC_D0_GPIO_MODE_MASK      BIT3
#define REG_EMMC_D1_GPIO_MODE           0x20
#define REG_EMMC_D1_GPIO_MODE_MASK      BIT3
#define REG_EMMC_D2_GPIO_MODE           0x21
#define REG_EMMC_D2_GPIO_MODE_MASK      BIT3
#define REG_EMMC_D3_GPIO_MODE           0x22
#define REG_EMMC_D3_GPIO_MODE_MASK      BIT3
#define REG_EMMC_D4_GPIO_MODE           0x23
#define REG_EMMC_D4_GPIO_MODE_MASK      BIT3
#define REG_EMMC_D5_GPIO_MODE           0x24
#define REG_EMMC_D5_GPIO_MODE_MASK      BIT3
#define REG_EMMC_D6_GPIO_MODE           0x25
#define REG_EMMC_D6_GPIO_MODE_MASK      BIT3
#define REG_EMMC_D7_GPIO_MODE           0x26
#define REG_EMMC_D7_GPIO_MODE_MASK      BIT3
#define REG_EMMC_DS_GPIO_MODE           0x27
#define REG_EMMC_DS_GPIO_MODE_MASK      BIT3
#define REG_EMMC_CMD_GPIO_MODE          0x28
#define REG_EMMC_CMD_GPIO_MODE_MASK     BIT3
#define REG_EMMC_CLK_GPIO_MODE          0x29
#define REG_EMMC_CLK_GPIO_MODE_MASK     BIT3
#define REG_EMMC_RSTN_GPIO_MODE         0x2A
#define REG_EMMC_RSTN_GPIO_MODE_MASK    BIT3
#define REG_OUTP_RX0_CH0_GPIO_MODE      0x2B
#define REG_OUTP_RX0_CH0_GPIO_MODE_MASK BIT3
#define REG_OUTN_RX0_CH0_GPIO_MODE      0x2C
#define REG_OUTN_RX0_CH0_GPIO_MODE_MASK BIT3
#define REG_OUTP_RX0_CH1_GPIO_MODE      0x2D
#define REG_OUTP_RX0_CH1_GPIO_MODE_MASK BIT3
#define REG_OUTN_RX0_CH1_GPIO_MODE      0x2E
#define REG_OUTN_RX0_CH1_GPIO_MODE_MASK BIT3
#define REG_OUTP_RX0_CH2_GPIO_MODE      0x2F
#define REG_OUTP_RX0_CH2_GPIO_MODE_MASK BIT3
#define REG_OUTN_RX0_CH2_GPIO_MODE      0x30
#define REG_OUTN_RX0_CH2_GPIO_MODE_MASK BIT3
#define REG_OUTP_RX0_CH3_GPIO_MODE      0x31
#define REG_OUTP_RX0_CH3_GPIO_MODE_MASK BIT3
#define REG_OUTN_RX0_CH3_GPIO_MODE      0x32
#define REG_OUTN_RX0_CH3_GPIO_MODE_MASK BIT3
#define REG_OUTP_RX0_CH4_GPIO_MODE      0x33
#define REG_OUTP_RX0_CH4_GPIO_MODE_MASK BIT3
#define REG_OUTN_RX0_CH4_GPIO_MODE      0x34
#define REG_OUTN_RX0_CH4_GPIO_MODE_MASK BIT3
#define REG_OUTP_RX0_CH5_GPIO_MODE      0x35
#define REG_OUTP_RX0_CH5_GPIO_MODE_MASK BIT3
#define REG_OUTN_RX0_CH5_GPIO_MODE      0x36
#define REG_OUTN_RX0_CH5_GPIO_MODE_MASK BIT3
#define REG_OUTP_RX1_CH0_GPIO_MODE      0x37
#define REG_OUTP_RX1_CH0_GPIO_MODE_MASK BIT3
#define REG_OUTN_RX1_CH0_GPIO_MODE      0x38
#define REG_OUTN_RX1_CH0_GPIO_MODE_MASK BIT3
#define REG_OUTP_RX1_CH1_GPIO_MODE      0x39
#define REG_OUTP_RX1_CH1_GPIO_MODE_MASK BIT3
#define REG_OUTN_RX1_CH1_GPIO_MODE      0x3A
#define REG_OUTN_RX1_CH1_GPIO_MODE_MASK BIT3
#define REG_OUTP_RX1_CH2_GPIO_MODE      0x3B
#define REG_OUTP_RX1_CH2_GPIO_MODE_MASK BIT3
#define REG_OUTN_RX1_CH2_GPIO_MODE      0x3C
#define REG_OUTN_RX1_CH2_GPIO_MODE_MASK BIT3
#define REG_OUTP_RX1_CH3_GPIO_MODE      0x3D
#define REG_OUTP_RX1_CH3_GPIO_MODE_MASK BIT3
#define REG_OUTN_RX1_CH3_GPIO_MODE      0x3E
#define REG_OUTN_RX1_CH3_GPIO_MODE_MASK BIT3
#define REG_OUTP_RX1_CH4_GPIO_MODE      0x3F
#define REG_OUTP_RX1_CH4_GPIO_MODE_MASK BIT3
#define REG_OUTN_RX1_CH4_GPIO_MODE      0x40
#define REG_OUTN_RX1_CH4_GPIO_MODE_MASK BIT3
#define REG_OUTP_RX1_CH5_GPIO_MODE      0x41
#define REG_OUTP_RX1_CH5_GPIO_MODE_MASK BIT3
#define REG_OUTN_RX1_CH5_GPIO_MODE      0x42
#define REG_OUTN_RX1_CH5_GPIO_MODE_MASK BIT3
#define REG_VIF_IO00_GPIO_MODE          0x43
#define REG_VIF_IO00_GPIO_MODE_MASK     BIT3
#define REG_VIF_IO01_GPIO_MODE          0x44
#define REG_VIF_IO01_GPIO_MODE_MASK     BIT3
#define REG_VIF_IO02_GPIO_MODE          0x45
#define REG_VIF_IO02_GPIO_MODE_MASK     BIT3
#define REG_VIF_IO03_GPIO_MODE          0x46
#define REG_VIF_IO03_GPIO_MODE_MASK     BIT3
#define REG_VIF_IO04_GPIO_MODE          0x47
#define REG_VIF_IO04_GPIO_MODE_MASK     BIT3
#define REG_VIF_IO05_GPIO_MODE          0x48
#define REG_VIF_IO05_GPIO_MODE_MASK     BIT3
#define REG_VIF_IO06_GPIO_MODE          0x49
#define REG_VIF_IO06_GPIO_MODE_MASK     BIT3
#define REG_VIF_IO07_GPIO_MODE          0x4A
#define REG_VIF_IO07_GPIO_MODE_MASK     BIT3
#define REG_VIF_IO08_GPIO_MODE          0x4B
#define REG_VIF_IO08_GPIO_MODE_MASK     BIT3
#define REG_VIF_IO09_GPIO_MODE          0x4C
#define REG_VIF_IO09_GPIO_MODE_MASK     BIT3
#define REG_VIF_IO10_GPIO_MODE          0x4D
#define REG_VIF_IO10_GPIO_MODE_MASK     BIT3
#define REG_VIF_IO11_GPIO_MODE          0x4E
#define REG_VIF_IO11_GPIO_MODE_MASK     BIT3
#define REG_VIF_IO12_GPIO_MODE          0x4F
#define REG_VIF_IO12_GPIO_MODE_MASK     BIT3
#define REG_VIF_IO13_GPIO_MODE          0x50
#define REG_VIF_IO13_GPIO_MODE_MASK     BIT3
#define REG_VIF_IO14_GPIO_MODE          0x51
#define REG_VIF_IO14_GPIO_MODE_MASK     BIT3
#define REG_VIF_IO15_GPIO_MODE          0x52
#define REG_VIF_IO15_GPIO_MODE_MASK     BIT3
#define REG_VIF_IO16_GPIO_MODE          0x53
#define REG_VIF_IO16_GPIO_MODE_MASK     BIT3
#define REG_VIF_IO17_GPIO_MODE          0x54
#define REG_VIF_IO17_GPIO_MODE_MASK     BIT3
#define REG_RGMII1_RSTN_GPIO_MODE       0x55
#define REG_RGMII1_RSTN_GPIO_MODE_MASK  BIT3
#define REG_RGMII1_MCLK_GPIO_MODE       0x56
#define REG_RGMII1_MCLK_GPIO_MODE_MASK  BIT3
#define REG_RGMII1_RXCLK_GPIO_MODE      0x57
#define REG_RGMII1_RXCLK_GPIO_MODE_MASK BIT3
#define REG_RGMII1_RXCTL_GPIO_MODE      0x58
#define REG_RGMII1_RXCTL_GPIO_MODE_MASK BIT3
#define REG_RGMII1_RXD0_GPIO_MODE       0x59
#define REG_RGMII1_RXD0_GPIO_MODE_MASK  BIT3
#define REG_RGMII1_RXD1_GPIO_MODE       0x5A
#define REG_RGMII1_RXD1_GPIO_MODE_MASK  BIT3
#define REG_RGMII1_RXD2_GPIO_MODE       0x5B
#define REG_RGMII1_RXD2_GPIO_MODE_MASK  BIT3
#define REG_RGMII1_RXD3_GPIO_MODE       0x5C
#define REG_RGMII1_RXD3_GPIO_MODE_MASK  BIT3
#define REG_RGMII1_TXCLK_GPIO_MODE      0x5D
#define REG_RGMII1_TXCLK_GPIO_MODE_MASK BIT3
#define REG_RGMII1_TXCTL_GPIO_MODE      0x5E
#define REG_RGMII1_TXCTL_GPIO_MODE_MASK BIT3
#define REG_RGMII1_TXD0_GPIO_MODE       0x5F
#define REG_RGMII1_TXD0_GPIO_MODE_MASK  BIT3
#define REG_RGMII1_TXD1_GPIO_MODE       0x60
#define REG_RGMII1_TXD1_GPIO_MODE_MASK  BIT3
#define REG_RGMII1_TXD2_GPIO_MODE       0x61
#define REG_RGMII1_TXD2_GPIO_MODE_MASK  BIT3
#define REG_RGMII1_TXD3_GPIO_MODE       0x62
#define REG_RGMII1_TXD3_GPIO_MODE_MASK  BIT3
#define REG_RGMII1_MDIO_GPIO_MODE       0x63
#define REG_RGMII1_MDIO_GPIO_MODE_MASK  BIT3
#define REG_RGMII1_MDC_GPIO_MODE        0x64
#define REG_RGMII1_MDC_GPIO_MODE_MASK   BIT3
#define REG_RGMII0_RSTN_GPIO_MODE       0x65
#define REG_RGMII0_RSTN_GPIO_MODE_MASK  BIT3
#define REG_RGMII0_RXCLK_GPIO_MODE      0x66
#define REG_RGMII0_RXCLK_GPIO_MODE_MASK BIT3
#define REG_RGMII0_RXCTL_GPIO_MODE      0x67
#define REG_RGMII0_RXCTL_GPIO_MODE_MASK BIT3
#define REG_RGMII0_RXD0_GPIO_MODE       0x68
#define REG_RGMII0_RXD0_GPIO_MODE_MASK  BIT3
#define REG_RGMII0_RXD1_GPIO_MODE       0x69
#define REG_RGMII0_RXD1_GPIO_MODE_MASK  BIT3
#define REG_RGMII0_RXD2_GPIO_MODE       0x6A
#define REG_RGMII0_RXD2_GPIO_MODE_MASK  BIT3
#define REG_RGMII0_RXD3_GPIO_MODE       0x6B
#define REG_RGMII0_RXD3_GPIO_MODE_MASK  BIT3
#define REG_RGMII0_TXCLK_GPIO_MODE      0x6C
#define REG_RGMII0_TXCLK_GPIO_MODE_MASK BIT3
#define REG_RGMII0_TXCTL_GPIO_MODE      0x6D
#define REG_RGMII0_TXCTL_GPIO_MODE_MASK BIT3
#define REG_RGMII0_TXD0_GPIO_MODE       0x6E
#define REG_RGMII0_TXD0_GPIO_MODE_MASK  BIT3
#define REG_RGMII0_TXD1_GPIO_MODE       0x6F
#define REG_RGMII0_TXD1_GPIO_MODE_MASK  BIT3
#define REG_RGMII0_TXD2_GPIO_MODE       0x70
#define REG_RGMII0_TXD2_GPIO_MODE_MASK  BIT3
#define REG_RGMII0_TXD3_GPIO_MODE       0x71
#define REG_RGMII0_TXD3_GPIO_MODE_MASK  BIT3
#define REG_RGMII0_MDIO_GPIO_MODE       0x72
#define REG_RGMII0_MDIO_GPIO_MODE_MASK  BIT3
#define REG_RGMII0_MDC_GPIO_MODE        0x73
#define REG_RGMII0_MDC_GPIO_MODE_MASK   BIT3
#define REG_HDMITX_SCL_GPIO_MODE        0x74
#define REG_HDMITX_SCL_GPIO_MODE_MASK   BIT3
#define REG_HDMITX_SDA_GPIO_MODE        0x75
#define REG_HDMITX_SDA_GPIO_MODE_MASK   BIT3
#define REG_HDMITX_HPD_GPIO_MODE        0x76
#define REG_HDMITX_HPD_GPIO_MODE_MASK   BIT3
#define REG_HSYNC_GPIO_MODE             0x77
#define REG_HSYNC_GPIO_MODE_MASK        BIT3
#define REG_VSYNC_GPIO_MODE             0x78
#define REG_VSYNC_GPIO_MODE_MASK        BIT3
#define REG_SPI_WPZ_GPIO_MODE           0x79
#define REG_SPI_WPZ_GPIO_MODE_MASK      BIT3
#define REG_SPI_DO_GPIO_MODE            0x7A
#define REG_SPI_DO_GPIO_MODE_MASK       BIT3
#define REG_SPI_CZ_GPIO_MODE            0x7B
#define REG_SPI_CZ_GPIO_MODE_MASK       BIT3
#define REG_SPI_HLD_GPIO_MODE           0x7C
#define REG_SPI_HLD_GPIO_MODE_MASK      BIT3
#define REG_SPI_CK_GPIO_MODE            0x7D
#define REG_SPI_CK_GPIO_MODE_MASK       BIT3
#define REG_SPI_DI_GPIO_MODE            0x7E
#define REG_SPI_DI_GPIO_MODE_MASK       BIT3
#define REG_I2C0_SCL_GPIO_MODE          0x7F
#define REG_I2C0_SCL_GPIO_MODE_MASK     BIT3
#define REG_I2C0_SDA_GPIO_MODE          0x00
#define REG_I2C0_SDA_GPIO_MODE_MASK     BIT3
#define REG_UART_RX_GPIO_MODE           0x01
#define REG_UART_RX_GPIO_MODE_MASK      BIT3
#define REG_UART_TX_GPIO_MODE           0x02
#define REG_UART_TX_GPIO_MODE_MASK      BIT3
#define REG_UART_RX1_GPIO_MODE          0x03
#define REG_UART_RX1_GPIO_MODE_MASK     BIT3
#define REG_UART_TX1_GPIO_MODE          0x04
#define REG_UART_TX1_GPIO_MODE_MASK     BIT3
#define REG_GPIO6_GPIO_MODE             0x05
#define REG_GPIO6_GPIO_MODE_MASK        BIT3
#define REG_GPIO7_GPIO_MODE             0x06
#define REG_GPIO7_GPIO_MODE_MASK        BIT3
#define REG_GPIO8_GPIO_MODE             0x07
#define REG_GPIO8_GPIO_MODE_MASK        BIT3
#define REG_GPIO9_GPIO_MODE             0x08
#define REG_GPIO9_GPIO_MODE_MASK        BIT3
#define REG_GPIO10_GPIO_MODE            0x09
#define REG_GPIO10_GPIO_MODE_MASK       BIT3
#define REG_RGMII0_MCLK_GPIO_MODE       0x0A
#define REG_RGMII0_MCLK_GPIO_MODE_MASK  BIT3
#define REG_SAR_GPIO0_GPIO_MODE         0x11
#define REG_SAR_GPIO0_GPIO_MODE_MASK    BIT0
#define REG_SAR_GPIO1_GPIO_MODE         0x11
#define REG_SAR_GPIO1_GPIO_MODE_MASK    BIT1
#define REG_SAR_GPIO2_GPIO_MODE         0x11
#define REG_SAR_GPIO2_GPIO_MODE_MASK    BIT2
#define REG_SAR_GPIO3_GPIO_MODE         0x11
#define REG_SAR_GPIO3_GPIO_MODE_MASK    BIT3

#define REG_SPI_WPZ_EXT_EN_MODE      0x39
#define REG_SPI_WPZ_EXT_EN_MODE_MASK BIT0
#define REG_SPI_DO_EXT_EN_MODE       0x39
#define REG_SPI_DO_EXT_EN_MODE_MASK  BIT1
#define REG_SPI_CZ_EXT_EN_MODE       0x39
#define REG_SPI_CZ_EXT_EN_MODE_MASK  BIT2
#define REG_SPI_HLD_EXT_EN_MODE      0x39
#define REG_SPI_HLD_EXT_EN_MODE_MASK BIT3
#define REG_SPI_CK_EXT_EN_MODE       0x39
#define REG_SPI_CK_EXT_EN_MODE_MASK  BIT4
#define REG_SPI_DI_EXT_EN_MODE       0x39
#define REG_SPI_DI_EXT_EN_MODE_MASK  BIT5

/* please put GPIO_GEN marco to here end */

/* for misc pad which must be added by hand start */

/* EMAC : ALBANY1_BANK */
#define REG_ATOP_RX_INOFF      0x69
#define REG_ATOP_RX_INOFF_MASK BIT14

/* EMAC : ALBANY2_BANK */
#define REG_ETH_GPIO_EN         0x71
#define REG_ETH_GPIO_EN_RN_MASK BIT0
#define REG_ETH_GPIO_EN_RP_MASK BIT1
#define REG_ETH_GPIO_EN_TN_MASK BIT2
#define REG_ETH_GPIO_EN_TP_MASK BIT3

/* UTMI0 : UTMI0_BANK */
#define REG_UTMI0_FL_XVR_PDN         0x00
#define REG_UTMI0_FL_XVR_PDN_MASK    BIT12
#define REG_UTMI0_REG_PDN            0x00
#define REG_UTMI0_REG_PDN_MASK       BIT15 // 1: power doen 0: enable
#define REG_UTMI0_CLK_EXTRA0_EN      0x04
#define REG_UTMI0_CLK_EXTRA0_EN_MASK BIT7 // 1: power down 0: enable
#define REG_UTMI0_GPIO_EN            0x1f
#define REG_UTMI0_GPIO_EN_MASK       BIT14

/* UTMI1 : UTMI1_BANK */
#define REG_UTMI1_FL_XVR_PDN         0x00
#define REG_UTMI1_FL_XVR_PDN_MASK    BIT12
#define REG_UTMI1_REG_PDN            0x00
#define REG_UTMI1_REG_PDN_MASK       BIT15 // 1: power doen 0: enable
#define REG_UTMI1_CLK_EXTRA0_EN      0x04
#define REG_UTMI1_CLK_EXTRA0_EN_MASK BIT7 // 1: power down 0: enable
#define REG_UTMI1_GPIO_EN            0x1f
#define REG_UTMI1_GPIO_EN_MASK       BIT14

/* for misc pad which must be added by hand end */

//-------------------- configuration -----------------
#define ENABLE_CHECK_ALL_PAD_CONFLICT 1

//==============================================================================
//
//                              STRUCTURE
//
//==============================================================================

typedef struct stPadMux
{
    U16 padID;
    U32 base;
    U16 offset;
    U16 mask;
    U16 val;
    U16 mode;
} ST_PadMuxInfo;

typedef struct stPadMode
{
    U8  u8PadName[32];
    U32 u32ModeRIU;
    U16 u16ModeMask;
    U16 u16ModeVal;
} ST_PadModeInfo;

typedef struct stPadCheck
{
    U16 base;
    U16 offset;
    U16 mask;
    U16 val;
    U16 regval;
} ST_PadCheckInfo;

typedef struct stPadCheckVal
{
    U8                infocount;
    struct stPadCheck infos[64];
} ST_PadCheckVal;

typedef struct stPadMuxEntry
{
    U32                  size;
    const ST_PadMuxInfo* padmux;
} ST_PadMuxEntry;

static S32 Pad_Mode[GPIO_NR] = {[0 ... GPIO_NR - 1] = PINMUX_FOR_UNKNOWN_MODE};
//==============================================================================
//
//                              VARIABLES
//
//==============================================================================

ST_PadCheckVal m_stPadCheckVal;

const ST_PadMuxInfo uart_rx2_tbl[] = {
    {PAD_UART_RX2, PADGPIO_BANK, REG_UART_RX2_GPIO_MODE, REG_UART_RX2_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_UART_RX2, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT8 | BIT7, PINMUX_FOR_EJ_MODE_3},
    {PAD_UART_RX2, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_UART_RX2, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_UART_RX2, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_UART_RX2, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_UART_RX2, PADTOP_BANK, REG_I2C3_MODE, REG_I2C3_MODE_MASK, BIT2, PINMUX_FOR_I2C3_MODE_4},
    {PAD_UART_RX2, PADTOP_BANK, REG_UART2_MODE, REG_UART2_MODE_MASK, BIT8, PINMUX_FOR_UART2_MODE_1},
};
const ST_PadMuxInfo uart_tx2_tbl[] = {
    {PAD_UART_TX2, PADGPIO_BANK, REG_UART_TX2_GPIO_MODE, REG_UART_TX2_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_UART_TX2, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT8 | BIT7, PINMUX_FOR_EJ_MODE_3},
    {PAD_UART_TX2, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_UART_TX2, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_UART_TX2, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_UART_TX2, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_UART_TX2, PADTOP_BANK, REG_I2C3_MODE, REG_I2C3_MODE_MASK, BIT2, PINMUX_FOR_I2C3_MODE_4},
    {PAD_UART_TX2, PADTOP_BANK, REG_UART2_MODE, REG_UART2_MODE_MASK, BIT8, PINMUX_FOR_UART2_MODE_1},
};
const ST_PadMuxInfo gpio11_tbl[] = {
    {PAD_GPIO11, PADGPIO_BANK, REG_GPIO11_GPIO_MODE, REG_GPIO11_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO11, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_GPIO11, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_GPIO11, PADTOP_BANK, REG_LED0_MODE, REG_LED0_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_LED0_MODE_3},
};
const ST_PadMuxInfo eth_led0_tbl[] = {
    {PAD_ETH_LED0, PADGPIO_BANK, REG_ETH_LED0_GPIO_MODE, REG_ETH_LED0_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_LED0, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT8 | BIT7, PINMUX_FOR_EJ_MODE_3},
    {PAD_ETH_LED0, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_ETH_LED0, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_ETH_LED0, PADTOP_BANK, REG_PWM0_MODE, REG_PWM0_MODE_MASK, BIT1, PINMUX_FOR_PWM0_MODE_2},
    {PAD_ETH_LED0, PADTOP_BANK, REG_LED0_MODE, REG_LED0_MODE_MASK, BIT0, PINMUX_FOR_LED0_MODE_1},
};
const ST_PadMuxInfo eth_led1_tbl[] = {
    {PAD_ETH_LED1, PADGPIO_BANK, REG_ETH_LED1_GPIO_MODE, REG_ETH_LED1_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_ETH_LED1, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT8 | BIT7, PINMUX_FOR_EJ_MODE_3},
    {PAD_ETH_LED1, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_ETH_LED1, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_ETH_LED1, PADTOP_BANK, REG_PWM1_MODE, REG_PWM1_MODE_MASK, BIT5, PINMUX_FOR_PWM1_MODE_2},
    {PAD_ETH_LED1, PADTOP_BANK, REG_LED1_MODE, REG_LED1_MODE_MASK, BIT4, PINMUX_FOR_LED1_MODE_1},
};
const ST_PadMuxInfo fuart_rx_tbl[] = {
    {PAD_FUART_RX, PADGPIO_BANK, REG_FUART_RX_GPIO_MODE, REG_FUART_RX_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_FUART_RX, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT7, PINMUX_FOR_EJ_MODE_1},
    {PAD_FUART_RX, PADTOP_BANK, REG_DLA_EJ_MODE, REG_DLA_EJ_MODE_MASK, BIT0, PINMUX_FOR_DLA_EJ_MODE_1},
    {PAD_FUART_RX, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_FUART_RX, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_FUART_RX, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT8, PINMUX_FOR_FUART_MODE_1},
    {PAD_FUART_RX, PADTOP_BANK, REG_FUART_2W_MODE, REG_FUART_2W_MODE_MASK, BIT12, PINMUX_FOR_FUART_2W_MODE_1},
    {PAD_FUART_RX, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo fuart_tx_tbl[] = {
    {PAD_FUART_TX, PADGPIO_BANK, REG_FUART_TX_GPIO_MODE, REG_FUART_TX_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_FUART_TX, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT7, PINMUX_FOR_EJ_MODE_1},
    {PAD_FUART_TX, PADTOP_BANK, REG_DLA_EJ_MODE, REG_DLA_EJ_MODE_MASK, BIT0, PINMUX_FOR_DLA_EJ_MODE_1},
    {PAD_FUART_TX, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_FUART_TX, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_FUART_TX, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT8, PINMUX_FOR_FUART_MODE_1},
    {PAD_FUART_TX, PADTOP_BANK, REG_FUART_2W_MODE, REG_FUART_2W_MODE_MASK, BIT12, PINMUX_FOR_FUART_2W_MODE_1},
    {PAD_FUART_TX, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo fuart_cts_tbl[] = {
    {PAD_FUART_CTS, PADGPIO_BANK, REG_FUART_CTS_GPIO_MODE, REG_FUART_CTS_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_FUART_CTS, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT7, PINMUX_FOR_EJ_MODE_1},
    {PAD_FUART_CTS, PADTOP_BANK, REG_DLA_EJ_MODE, REG_DLA_EJ_MODE_MASK, BIT0, PINMUX_FOR_DLA_EJ_MODE_1},
    {PAD_FUART_CTS, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_FUART_CTS, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_FUART_CTS, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT8, PINMUX_FOR_FUART_MODE_1},
    {PAD_FUART_CTS, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo fuart_rts_tbl[] = {
    {PAD_FUART_RTS, PADGPIO_BANK, REG_FUART_RTS_GPIO_MODE, REG_FUART_RTS_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_FUART_RTS, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT7, PINMUX_FOR_EJ_MODE_1},
    {PAD_FUART_RTS, PADTOP_BANK, REG_DLA_EJ_MODE, REG_DLA_EJ_MODE_MASK, BIT0, PINMUX_FOR_DLA_EJ_MODE_1},
    {PAD_FUART_RTS, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_FUART_RTS, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_FUART_RTS, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT8, PINMUX_FOR_FUART_MODE_1},
    {PAD_FUART_RTS, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo i2c3_scl_tbl[] = {
    {PAD_I2C3_SCL, PADGPIO_BANK, REG_I2C3_SCL_GPIO_MODE, REG_I2C3_SCL_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_I2C3_SCL, PADTOP_BANK, REG_I2C3_MODE, REG_I2C3_MODE_MASK, BIT0, PINMUX_FOR_I2C3_MODE_1},
    {PAD_I2C3_SCL, PADTOP_BANK, REG_UART2_MODE, REG_UART2_MODE_MASK, BIT9, PINMUX_FOR_UART2_MODE_2},
    {PAD_I2C3_SCL, PADTOP_BANK, REG_PWM0_MODE, REG_PWM0_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_PWM0_MODE_3},
    {PAD_I2C3_SCL, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo i2c3_sda_tbl[] = {
    {PAD_I2C3_SDA, PADGPIO_BANK, REG_I2C3_SDA_GPIO_MODE, REG_I2C3_SDA_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_I2C3_SDA, PADTOP_BANK, REG_I2C3_MODE, REG_I2C3_MODE_MASK, BIT0, PINMUX_FOR_I2C3_MODE_1},
    {PAD_I2C3_SDA, PADTOP_BANK, REG_UART2_MODE, REG_UART2_MODE_MASK, BIT9, PINMUX_FOR_UART2_MODE_2},
    {PAD_I2C3_SDA, PADTOP_BANK, REG_PWM1_MODE, REG_PWM1_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_PWM1_MODE_3},
    {PAD_I2C3_SDA, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo irin_tbl[] = {
    {PAD_IRIN, PADGPIO_BANK, REG_IRIN_GPIO_MODE, REG_IRIN_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_IRIN, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_IRIN, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_IRIN, PADTOP_BANK, REG_IR_IN_MODE, REG_IR_IN_MODE_MASK, BIT4, PINMUX_FOR_IR_IN_MODE_1},
};
const ST_PadMuxInfo sata_gpio0_tbl[] = {
    {PAD_SATA_GPIO0, PADGPIO_BANK, REG_SATA_GPIO0_GPIO_MODE, REG_SATA_GPIO0_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SATA_GPIO0, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_SATA_GPIO0, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_SATA_GPIO0, PADTOP_BANK, REG_SATA0_LED_MODE, REG_SATA0_LED_MODE_MASK, BIT0, PINMUX_FOR_SATA0_LED_MODE_1},
};
const ST_PadMuxInfo sata_gpio1_tbl[] = {
    {PAD_SATA_GPIO1, PADGPIO_BANK, REG_SATA_GPIO1_GPIO_MODE, REG_SATA_GPIO1_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SATA_GPIO1, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_SATA_GPIO1, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_SATA_GPIO1, PADTOP_BANK, REG_SATA1_LED_MODE, REG_SATA1_LED_MODE_MASK, BIT4, PINMUX_FOR_SATA1_LED_MODE_1},
};
const ST_PadMuxInfo pwm0_tbl[] = {
    {PAD_PWM0, PADGPIO_BANK, REG_PWM0_GPIO_MODE, REG_PWM0_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PWM0, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_PWM0, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_PWM0, PADTOP_BANK, REG_UART0_MODE, REG_UART0_MODE_MASK, BIT1, PINMUX_FOR_UART0_MODE_2},
    {PAD_PWM0, PADTOP_BANK, REG_PWM0_MODE, REG_PWM0_MODE_MASK, BIT0, PINMUX_FOR_PWM0_MODE_1},
    {PAD_PWM0, PADTOP_BANK, REG_LED0_MODE, REG_LED0_MODE_MASK, BIT1, PINMUX_FOR_LED0_MODE_2},
};
const ST_PadMuxInfo pwm1_tbl[] = {
    {PAD_PWM1, PADGPIO_BANK, REG_PWM1_GPIO_MODE, REG_PWM1_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_PWM1, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_PWM1, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_PWM1, PADTOP_BANK, REG_UART0_MODE, REG_UART0_MODE_MASK, BIT1, PINMUX_FOR_UART0_MODE_2},
    {PAD_PWM1, PADTOP_BANK, REG_PWM1_MODE, REG_PWM1_MODE_MASK, BIT4, PINMUX_FOR_PWM1_MODE_1},
    {PAD_PWM1, PADTOP_BANK, REG_LED1_MODE, REG_LED1_MODE_MASK, BIT5, PINMUX_FOR_LED1_MODE_2},
};
const ST_PadMuxInfo sd0_gpio0_tbl[] = {
    {PAD_SD0_GPIO0, PADGPIO_BANK, REG_SD0_GPIO0_GPIO_MODE, REG_SD0_GPIO0_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
};
const ST_PadMuxInfo sd0_vctrl_tbl[] = {
    {PAD_SD0_VCTRL, PADGPIO_BANK, REG_SD0_VCTRL_GPIO_MODE, REG_SD0_VCTRL_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
};
const ST_PadMuxInfo sd0_cdz_tbl[] = {
    {PAD_SD0_CDZ, PADGPIO_BANK, REG_SD0_CDZ_GPIO_MODE, REG_SD0_CDZ_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD0_CDZ, PADTOP_BANK, REG_SD0_CDZ_MODE, REG_SD0_CDZ_MODE_MASK, BIT10, PINMUX_FOR_SD0_CDZ_MODE_1},
};
const ST_PadMuxInfo sd0_d1_tbl[] = {
    {PAD_SD0_D1, PADGPIO_BANK, REG_SD0_D1_GPIO_MODE, REG_SD0_D1_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD0_D1, PADTOP_BANK, REG_SD0_MODE, REG_SD0_MODE_MASK, BIT8, PINMUX_FOR_SD0_MODE_1},
};
const ST_PadMuxInfo sd0_d0_tbl[] = {
    {PAD_SD0_D0, PADGPIO_BANK, REG_SD0_D0_GPIO_MODE, REG_SD0_D0_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD0_D0, PADTOP_BANK, REG_SD0_MODE, REG_SD0_MODE_MASK, BIT8, PINMUX_FOR_SD0_MODE_1},
};
const ST_PadMuxInfo sd0_clk_tbl[] = {
    {PAD_SD0_CLK, PADGPIO_BANK, REG_SD0_CLK_GPIO_MODE, REG_SD0_CLK_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD0_CLK, PADTOP_BANK, REG_SD0_MODE, REG_SD0_MODE_MASK, BIT8, PINMUX_FOR_SD0_MODE_1},
};
const ST_PadMuxInfo sd0_cmd_tbl[] = {
    {PAD_SD0_CMD, PADGPIO_BANK, REG_SD0_CMD_GPIO_MODE, REG_SD0_CMD_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD0_CMD, PADTOP_BANK, REG_SD0_MODE, REG_SD0_MODE_MASK, BIT8, PINMUX_FOR_SD0_MODE_1},
};
const ST_PadMuxInfo sd0_d3_tbl[] = {
    {PAD_SD0_D3, PADGPIO_BANK, REG_SD0_D3_GPIO_MODE, REG_SD0_D3_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD0_D3, PADTOP_BANK, REG_SD0_MODE, REG_SD0_MODE_MASK, BIT8, PINMUX_FOR_SD0_MODE_1},
};
const ST_PadMuxInfo sd0_d2_tbl[] = {
    {PAD_SD0_D2, PADGPIO_BANK, REG_SD0_D2_GPIO_MODE, REG_SD0_D2_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SD0_D2, PADTOP_BANK, REG_SD0_MODE, REG_SD0_MODE_MASK, BIT8, PINMUX_FOR_SD0_MODE_1},
};
const ST_PadMuxInfo gpio0_tbl[] = {
    {PAD_GPIO0, PADGPIO_BANK, REG_GPIO0_GPIO_MODE, REG_GPIO0_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO0, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT9, PINMUX_FOR_FUART_MODE_2},
    {PAD_GPIO0, PADTOP_BANK, REG_FUART_2W_MODE, REG_FUART_2W_MODE_MASK, BIT13, PINMUX_FOR_FUART_2W_MODE_2},
};
const ST_PadMuxInfo gpio1_tbl[] = {
    {PAD_GPIO1, PADGPIO_BANK, REG_GPIO1_GPIO_MODE, REG_GPIO1_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO1, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT9, PINMUX_FOR_FUART_MODE_2},
    {PAD_GPIO1, PADTOP_BANK, REG_FUART_2W_MODE, REG_FUART_2W_MODE_MASK, BIT13, PINMUX_FOR_FUART_2W_MODE_2},
};
const ST_PadMuxInfo gpio2_tbl[] = {
    {PAD_GPIO2, PADGPIO_BANK, REG_GPIO2_GPIO_MODE, REG_GPIO2_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO2, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT9, PINMUX_FOR_FUART_MODE_2},
    {PAD_GPIO2, PADTOP_BANK, REG_UART1_MODE, REG_UART1_MODE_MASK, BIT5, PINMUX_FOR_UART1_MODE_2},
};
const ST_PadMuxInfo gpio3_tbl[] = {
    {PAD_GPIO3, PADGPIO_BANK, REG_GPIO3_GPIO_MODE, REG_GPIO3_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO3, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_GPIO3, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_GPIO3, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT9, PINMUX_FOR_FUART_MODE_2},
    {PAD_GPIO3, PADTOP_BANK, REG_UART1_MODE, REG_UART1_MODE_MASK, BIT5, PINMUX_FOR_UART1_MODE_2},
};
const ST_PadMuxInfo gpio4_tbl[] = {
    {PAD_GPIO4, PADGPIO_BANK, REG_GPIO4_GPIO_MODE, REG_GPIO4_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO4, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_GPIO4, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
};
const ST_PadMuxInfo gpio5_tbl[] = {
    {PAD_GPIO5, PADGPIO_BANK, REG_GPIO5_GPIO_MODE, REG_GPIO5_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO5, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_GPIO5, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
};
const ST_PadMuxInfo emmc_d0_tbl[] = {
    {PAD_EMMC_D0, PADGPIO_BANK, REG_EMMC_D0_GPIO_MODE, REG_EMMC_D0_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_EMMC_D0, PADTOP_BANK, REG_EMMC_8B_MODE, REG_EMMC_8B_MODE_MASK, BIT2, PINMUX_FOR_EMMC_8B_MODE_1},
    {PAD_EMMC_D0, PADTOP_BANK, REG_EMMC_4B_MODE, REG_EMMC_4B_MODE_MASK, BIT0, PINMUX_FOR_EMMC_4B_MODE_1},
};
const ST_PadMuxInfo emmc_d1_tbl[] = {
    {PAD_EMMC_D1, PADGPIO_BANK, REG_EMMC_D1_GPIO_MODE, REG_EMMC_D1_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_EMMC_D1, PADTOP_BANK, REG_EMMC_8B_MODE, REG_EMMC_8B_MODE_MASK, BIT2, PINMUX_FOR_EMMC_8B_MODE_1},
    {PAD_EMMC_D1, PADTOP_BANK, REG_EMMC_4B_MODE, REG_EMMC_4B_MODE_MASK, BIT0, PINMUX_FOR_EMMC_4B_MODE_1},
};
const ST_PadMuxInfo emmc_d2_tbl[] = {
    {PAD_EMMC_D2, PADGPIO_BANK, REG_EMMC_D2_GPIO_MODE, REG_EMMC_D2_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_EMMC_D2, PADTOP_BANK, REG_EMMC_8B_MODE, REG_EMMC_8B_MODE_MASK, BIT2, PINMUX_FOR_EMMC_8B_MODE_1},
    {PAD_EMMC_D2, PADTOP_BANK, REG_EMMC_4B_MODE, REG_EMMC_4B_MODE_MASK, BIT0, PINMUX_FOR_EMMC_4B_MODE_1},
};
const ST_PadMuxInfo emmc_d3_tbl[] = {
    {PAD_EMMC_D3, PADGPIO_BANK, REG_EMMC_D3_GPIO_MODE, REG_EMMC_D3_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_EMMC_D3, PADTOP_BANK, REG_EMMC_8B_MODE, REG_EMMC_8B_MODE_MASK, BIT2, PINMUX_FOR_EMMC_8B_MODE_1},
    {PAD_EMMC_D3, PADTOP_BANK, REG_EMMC_4B_MODE, REG_EMMC_4B_MODE_MASK, BIT0, PINMUX_FOR_EMMC_4B_MODE_1},
};
const ST_PadMuxInfo emmc_d4_tbl[] = {
    {PAD_EMMC_D4, PADGPIO_BANK, REG_EMMC_D4_GPIO_MODE, REG_EMMC_D4_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_EMMC_D4, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT10, PINMUX_FOR_FUART_MODE_4},
    {PAD_EMMC_D4, PADTOP_BANK, REG_FUART_2W_MODE, REG_FUART_2W_MODE_MASK, BIT14, PINMUX_FOR_FUART_2W_MODE_4},
    {PAD_EMMC_D4, PADTOP_BANK, REG_EMMC_8B_MODE, REG_EMMC_8B_MODE_MASK, BIT2, PINMUX_FOR_EMMC_8B_MODE_1},
};
const ST_PadMuxInfo emmc_d5_tbl[] = {
    {PAD_EMMC_D5, PADGPIO_BANK, REG_EMMC_D5_GPIO_MODE, REG_EMMC_D5_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_EMMC_D5, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT10, PINMUX_FOR_FUART_MODE_4},
    {PAD_EMMC_D5, PADTOP_BANK, REG_FUART_2W_MODE, REG_FUART_2W_MODE_MASK, BIT14, PINMUX_FOR_FUART_2W_MODE_4},
    {PAD_EMMC_D5, PADTOP_BANK, REG_EMMC_8B_MODE, REG_EMMC_8B_MODE_MASK, BIT2, PINMUX_FOR_EMMC_8B_MODE_1},
};
const ST_PadMuxInfo emmc_d6_tbl[] = {
    {PAD_EMMC_D6, PADGPIO_BANK, REG_EMMC_D6_GPIO_MODE, REG_EMMC_D6_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_EMMC_D6, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT10, PINMUX_FOR_FUART_MODE_4},
    {PAD_EMMC_D6, PADTOP_BANK, REG_EMMC_8B_MODE, REG_EMMC_8B_MODE_MASK, BIT2, PINMUX_FOR_EMMC_8B_MODE_1},
};
const ST_PadMuxInfo emmc_d7_tbl[] = {
    {PAD_EMMC_D7, PADGPIO_BANK, REG_EMMC_D7_GPIO_MODE, REG_EMMC_D7_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_EMMC_D7, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT10, PINMUX_FOR_FUART_MODE_4},
    {PAD_EMMC_D7, PADTOP_BANK, REG_EMMC_8B_MODE, REG_EMMC_8B_MODE_MASK, BIT2, PINMUX_FOR_EMMC_8B_MODE_1},
};
const ST_PadMuxInfo emmc_ds_tbl[] = {
    {PAD_EMMC_DS, PADGPIO_BANK, REG_EMMC_DS_GPIO_MODE, REG_EMMC_DS_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_EMMC_DS, PADTOP_BANK, REG_EMMC_8B_MODE, REG_EMMC_8B_MODE_MASK, BIT2, PINMUX_FOR_EMMC_8B_MODE_1},
};
const ST_PadMuxInfo emmc_cmd_tbl[] = {
    {PAD_EMMC_CMD, PADGPIO_BANK, REG_EMMC_CMD_GPIO_MODE, REG_EMMC_CMD_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_EMMC_CMD, PADTOP_BANK, REG_EMMC_8B_MODE, REG_EMMC_8B_MODE_MASK, BIT2, PINMUX_FOR_EMMC_8B_MODE_1},
    {PAD_EMMC_CMD, PADTOP_BANK, REG_EMMC_4B_MODE, REG_EMMC_4B_MODE_MASK, BIT0, PINMUX_FOR_EMMC_4B_MODE_1},
};
const ST_PadMuxInfo emmc_clk_tbl[] = {
    {PAD_EMMC_CLK, PADGPIO_BANK, REG_EMMC_CLK_GPIO_MODE, REG_EMMC_CLK_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_EMMC_CLK, PADTOP_BANK, REG_EMMC_8B_MODE, REG_EMMC_8B_MODE_MASK, BIT2, PINMUX_FOR_EMMC_8B_MODE_1},
    {PAD_EMMC_CLK, PADTOP_BANK, REG_EMMC_4B_MODE, REG_EMMC_4B_MODE_MASK, BIT0, PINMUX_FOR_EMMC_4B_MODE_1},
};
const ST_PadMuxInfo emmc_rstn_tbl[] = {
    {PAD_EMMC_RSTN, PADGPIO_BANK, REG_EMMC_RSTN_GPIO_MODE, REG_EMMC_RSTN_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_EMMC_RSTN, PADTOP_BANK, REG_EMMC_RST_MODE, REG_EMMC_RST_MODE_MASK, BIT4, PINMUX_FOR_EMMC_RST_MODE_1},
    {PAD_EMMC_RSTN, PADTOP_BANK, REG_EMMC_AS_SD_CDZ_MODE, REG_EMMC_AS_SD_CDZ_MODE_MASK, BIT8,
     PINMUX_FOR_EMMC_AS_SD_CDZ_MODE_1},
};
const ST_PadMuxInfo outp_rx0_ch0_tbl[] = {
    {PAD_OUTP_RX0_CH0, PADGPIO_BANK, REG_OUTP_RX0_CH0_GPIO_MODE, REG_OUTP_RX0_CH0_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
};
const ST_PadMuxInfo outn_rx0_ch0_tbl[] = {
    {PAD_OUTN_RX0_CH0, PADGPIO_BANK, REG_OUTN_RX0_CH0_GPIO_MODE, REG_OUTN_RX0_CH0_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
};
const ST_PadMuxInfo outp_rx0_ch1_tbl[] = {
    {PAD_OUTP_RX0_CH1, PADGPIO_BANK, REG_OUTP_RX0_CH1_GPIO_MODE, REG_OUTP_RX0_CH1_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
};
const ST_PadMuxInfo outn_rx0_ch1_tbl[] = {
    {PAD_OUTN_RX0_CH1, PADGPIO_BANK, REG_OUTN_RX0_CH1_GPIO_MODE, REG_OUTN_RX0_CH1_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
};
const ST_PadMuxInfo outp_rx0_ch2_tbl[] = {
    {PAD_OUTP_RX0_CH2, PADGPIO_BANK, REG_OUTP_RX0_CH2_GPIO_MODE, REG_OUTP_RX0_CH2_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
};
const ST_PadMuxInfo outn_rx0_ch2_tbl[] = {
    {PAD_OUTN_RX0_CH2, PADGPIO_BANK, REG_OUTN_RX0_CH2_GPIO_MODE, REG_OUTN_RX0_CH2_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
};
const ST_PadMuxInfo outp_rx0_ch3_tbl[] = {
    {PAD_OUTP_RX0_CH3, PADGPIO_BANK, REG_OUTP_RX0_CH3_GPIO_MODE, REG_OUTP_RX0_CH3_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
};
const ST_PadMuxInfo outn_rx0_ch3_tbl[] = {
    {PAD_OUTN_RX0_CH3, PADGPIO_BANK, REG_OUTN_RX0_CH3_GPIO_MODE, REG_OUTN_RX0_CH3_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
};
const ST_PadMuxInfo outp_rx0_ch4_tbl[] = {
    {PAD_OUTP_RX0_CH4, PADGPIO_BANK, REG_OUTP_RX0_CH4_GPIO_MODE, REG_OUTP_RX0_CH4_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
};
const ST_PadMuxInfo outn_rx0_ch4_tbl[] = {
    {PAD_OUTN_RX0_CH4, PADGPIO_BANK, REG_OUTN_RX0_CH4_GPIO_MODE, REG_OUTN_RX0_CH4_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
};
const ST_PadMuxInfo outp_rx0_ch5_tbl[] = {
    {PAD_OUTP_RX0_CH5, PADGPIO_BANK, REG_OUTP_RX0_CH5_GPIO_MODE, REG_OUTP_RX0_CH5_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
};
const ST_PadMuxInfo outn_rx0_ch5_tbl[] = {
    {PAD_OUTN_RX0_CH5, PADGPIO_BANK, REG_OUTN_RX0_CH5_GPIO_MODE, REG_OUTN_RX0_CH5_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
};
const ST_PadMuxInfo outp_rx1_ch0_tbl[] = {
    {PAD_OUTP_RX1_CH0, PADGPIO_BANK, REG_OUTP_RX1_CH0_GPIO_MODE, REG_OUTP_RX1_CH0_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
};
const ST_PadMuxInfo outn_rx1_ch0_tbl[] = {
    {PAD_OUTN_RX1_CH0, PADGPIO_BANK, REG_OUTN_RX1_CH0_GPIO_MODE, REG_OUTN_RX1_CH0_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
};
const ST_PadMuxInfo outp_rx1_ch1_tbl[] = {
    {PAD_OUTP_RX1_CH1, PADGPIO_BANK, REG_OUTP_RX1_CH1_GPIO_MODE, REG_OUTP_RX1_CH1_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
};
const ST_PadMuxInfo outn_rx1_ch1_tbl[] = {
    {PAD_OUTN_RX1_CH1, PADGPIO_BANK, REG_OUTN_RX1_CH1_GPIO_MODE, REG_OUTN_RX1_CH1_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
};
const ST_PadMuxInfo outp_rx1_ch2_tbl[] = {
    {PAD_OUTP_RX1_CH2, PADGPIO_BANK, REG_OUTP_RX1_CH2_GPIO_MODE, REG_OUTP_RX1_CH2_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
};
const ST_PadMuxInfo outn_rx1_ch2_tbl[] = {
    {PAD_OUTN_RX1_CH2, PADGPIO_BANK, REG_OUTN_RX1_CH2_GPIO_MODE, REG_OUTN_RX1_CH2_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
};
const ST_PadMuxInfo outp_rx1_ch3_tbl[] = {
    {PAD_OUTP_RX1_CH3, PADGPIO_BANK, REG_OUTP_RX1_CH3_GPIO_MODE, REG_OUTP_RX1_CH3_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
};
const ST_PadMuxInfo outn_rx1_ch3_tbl[] = {
    {PAD_OUTN_RX1_CH3, PADGPIO_BANK, REG_OUTN_RX1_CH3_GPIO_MODE, REG_OUTN_RX1_CH3_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
};
const ST_PadMuxInfo outp_rx1_ch4_tbl[] = {
    {PAD_OUTP_RX1_CH4, PADGPIO_BANK, REG_OUTP_RX1_CH4_GPIO_MODE, REG_OUTP_RX1_CH4_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
};
const ST_PadMuxInfo outn_rx1_ch4_tbl[] = {
    {PAD_OUTN_RX1_CH4, PADGPIO_BANK, REG_OUTN_RX1_CH4_GPIO_MODE, REG_OUTN_RX1_CH4_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
};
const ST_PadMuxInfo outp_rx1_ch5_tbl[] = {
    {PAD_OUTP_RX1_CH5, PADGPIO_BANK, REG_OUTP_RX1_CH5_GPIO_MODE, REG_OUTP_RX1_CH5_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
};
const ST_PadMuxInfo outn_rx1_ch5_tbl[] = {
    {PAD_OUTN_RX1_CH5, PADGPIO_BANK, REG_OUTN_RX1_CH5_GPIO_MODE, REG_OUTN_RX1_CH5_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
};
const ST_PadMuxInfo vif_io00_tbl[] = {
    {PAD_VIF_IO00, PADGPIO_BANK, REG_VIF_IO00_GPIO_MODE, REG_VIF_IO00_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_VIF_IO00, PADTOP_BANK, REG_SR00_PDN_MODE, REG_SR00_PDN_MODE_MASK, BIT0, PINMUX_FOR_SR00_PDN_MODE_1},
    {PAD_VIF_IO00, PADTOP_BANK, REG_SR0_PCLK_MODE, REG_SR0_PCLK_MODE_MASK, BIT0, PINMUX_FOR_SR0_PCLK_MODE_1},
    {PAD_VIF_IO00, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT1, PINMUX_FOR_SR0_BT1120_MODE_2},
};
const ST_PadMuxInfo vif_io01_tbl[] = {
    {PAD_VIF_IO01, PADGPIO_BANK, REG_VIF_IO01_GPIO_MODE, REG_VIF_IO01_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_VIF_IO01, PADTOP_BANK, REG_I2S0_MCK_MODE, REG_I2S0_MCK_MODE_MASK, BIT1, PINMUX_FOR_I2S0_MCK_MODE_2},
    {PAD_VIF_IO01, PADTOP_BANK, REG_SR10_PDN_MODE, REG_SR10_PDN_MODE_MASK, BIT8, PINMUX_FOR_SR10_PDN_MODE_1},
    {PAD_VIF_IO01, PADTOP_BANK, REG_SR0_BT656_MODE, REG_SR0_BT656_MODE_MASK, BIT0, PINMUX_FOR_SR0_BT656_MODE_1},
    {PAD_VIF_IO01, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT0, PINMUX_FOR_SR0_BT1120_MODE_1},
    {PAD_VIF_IO01, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT1, PINMUX_FOR_SR0_BT1120_MODE_2},
};
const ST_PadMuxInfo vif_io02_tbl[] = {
    {PAD_VIF_IO02, PADGPIO_BANK, REG_VIF_IO02_GPIO_MODE, REG_VIF_IO02_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_VIF_IO02, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT1, PINMUX_FOR_I2C1_MODE_2},
    {PAD_VIF_IO02, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_I2C1_MODE_3},
    {PAD_VIF_IO02, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT2, PINMUX_FOR_I2C1_MODE_4},
    {PAD_VIF_IO02, PADTOP_BANK, REG_I2S0_RX_MODE, REG_I2S0_RX_MODE_MASK, BIT9, PINMUX_FOR_I2S0_RX_MODE_2},
    {PAD_VIF_IO02, PADTOP_BANK, REG_I2S0_RXTX_MODE, REG_I2S0_RXTX_MODE_MASK, BIT1, PINMUX_FOR_I2S0_RXTX_MODE_2},
    {PAD_VIF_IO02, PADTOP_BANK, REG_SR0_BT656_MODE, REG_SR0_BT656_MODE_MASK, BIT0, PINMUX_FOR_SR0_BT656_MODE_1},
    {PAD_VIF_IO02, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT0, PINMUX_FOR_SR0_BT1120_MODE_1},
    {PAD_VIF_IO02, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT1, PINMUX_FOR_SR0_BT1120_MODE_2},
};
const ST_PadMuxInfo vif_io03_tbl[] = {
    {PAD_VIF_IO03, PADGPIO_BANK, REG_VIF_IO03_GPIO_MODE, REG_VIF_IO03_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_VIF_IO03, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT1, PINMUX_FOR_I2C1_MODE_2},
    {PAD_VIF_IO03, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_I2C1_MODE_3},
    {PAD_VIF_IO03, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT2, PINMUX_FOR_I2C1_MODE_4},
    {PAD_VIF_IO03, PADTOP_BANK, REG_I2S0_RX_MODE, REG_I2S0_RX_MODE_MASK, BIT9, PINMUX_FOR_I2S0_RX_MODE_2},
    {PAD_VIF_IO03, PADTOP_BANK, REG_I2S0_RXTX_MODE, REG_I2S0_RXTX_MODE_MASK, BIT1, PINMUX_FOR_I2S0_RXTX_MODE_2},
    {PAD_VIF_IO03, PADTOP_BANK, REG_SR0_BT656_MODE, REG_SR0_BT656_MODE_MASK, BIT0, PINMUX_FOR_SR0_BT656_MODE_1},
    {PAD_VIF_IO03, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT0, PINMUX_FOR_SR0_BT1120_MODE_1},
    {PAD_VIF_IO03, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT1, PINMUX_FOR_SR0_BT1120_MODE_2},
};
const ST_PadMuxInfo vif_io04_tbl[] = {
    {PAD_VIF_IO04, PADGPIO_BANK, REG_VIF_IO04_GPIO_MODE, REG_VIF_IO04_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_VIF_IO04, PADTOP_BANK, REG_I2S0_RX_MODE, REG_I2S0_RX_MODE_MASK, BIT9, PINMUX_FOR_I2S0_RX_MODE_2},
    {PAD_VIF_IO04, PADTOP_BANK, REG_I2S0_RXTX_MODE, REG_I2S0_RXTX_MODE_MASK, BIT1, PINMUX_FOR_I2S0_RXTX_MODE_2},
    {PAD_VIF_IO04, PADTOP_BANK, REG_SR00_MCLK_MODE, REG_SR00_MCLK_MODE_MASK, BIT1, PINMUX_FOR_SR00_MCLK_MODE_2},
    {PAD_VIF_IO04, PADTOP_BANK, REG_SR00_MCLK_MODE, REG_SR00_MCLK_MODE_MASK, BIT2, PINMUX_FOR_SR00_MCLK_MODE_4},
    {PAD_VIF_IO04, PADTOP_BANK, REG_SR0_BT656_MODE, REG_SR0_BT656_MODE_MASK, BIT0, PINMUX_FOR_SR0_BT656_MODE_1},
    {PAD_VIF_IO04, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT0, PINMUX_FOR_SR0_BT1120_MODE_1},
    {PAD_VIF_IO04, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT1, PINMUX_FOR_SR0_BT1120_MODE_2},
};
const ST_PadMuxInfo vif_io05_tbl[] = {
    {PAD_VIF_IO05, PADGPIO_BANK, REG_VIF_IO05_GPIO_MODE, REG_VIF_IO05_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_VIF_IO05, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_VIF_IO05, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_VIF_IO05, PADTOP_BANK, REG_I2S0_TX_MODE, REG_I2S0_TX_MODE_MASK, BIT13, PINMUX_FOR_I2S0_TX_MODE_2},
    {PAD_VIF_IO05, PADTOP_BANK, REG_I2S0_RXTX_MODE, REG_I2S0_RXTX_MODE_MASK, BIT1, PINMUX_FOR_I2S0_RXTX_MODE_2},
    {PAD_VIF_IO05, PADTOP_BANK, REG_SR00_RST_MODE, REG_SR00_RST_MODE_MASK, BIT1, PINMUX_FOR_SR00_RST_MODE_2},
    {PAD_VIF_IO05, PADTOP_BANK, REG_SR0_BT656_MODE, REG_SR0_BT656_MODE_MASK, BIT0, PINMUX_FOR_SR0_BT656_MODE_1},
    {PAD_VIF_IO05, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT0, PINMUX_FOR_SR0_BT1120_MODE_1},
    {PAD_VIF_IO05, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT1, PINMUX_FOR_SR0_BT1120_MODE_2},
};
const ST_PadMuxInfo vif_io06_tbl[] = {
    {PAD_VIF_IO06, PADGPIO_BANK, REG_VIF_IO06_GPIO_MODE, REG_VIF_IO06_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_VIF_IO06, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_VIF_IO06, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_VIF_IO06, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_I2C1_MODE_3},
    {PAD_VIF_IO06, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT2, PINMUX_FOR_I2C1_MODE_4},
    {PAD_VIF_IO06, PADTOP_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT10, PINMUX_FOR_I2C2_MODE_4},
    {PAD_VIF_IO06, PADTOP_BANK, REG_I2S0_TX_MODE, REG_I2S0_TX_MODE_MASK, BIT13, PINMUX_FOR_I2S0_TX_MODE_2},
    {PAD_VIF_IO06, PADTOP_BANK, REG_SR0_BT656_MODE, REG_SR0_BT656_MODE_MASK, BIT0, PINMUX_FOR_SR0_BT656_MODE_1},
    {PAD_VIF_IO06, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT0, PINMUX_FOR_SR0_BT1120_MODE_1},
    {PAD_VIF_IO06, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT1, PINMUX_FOR_SR0_BT1120_MODE_2},
};
const ST_PadMuxInfo vif_io07_tbl[] = {
    {PAD_VIF_IO07, PADGPIO_BANK, REG_VIF_IO07_GPIO_MODE, REG_VIF_IO07_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_VIF_IO07, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_VIF_IO07, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_VIF_IO07, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_I2C1_MODE_3},
    {PAD_VIF_IO07, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT2, PINMUX_FOR_I2C1_MODE_4},
    {PAD_VIF_IO07, PADTOP_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT10, PINMUX_FOR_I2C2_MODE_4},
    {PAD_VIF_IO07, PADTOP_BANK, REG_I2S0_TX_MODE, REG_I2S0_TX_MODE_MASK, BIT13, PINMUX_FOR_I2S0_TX_MODE_2},
    {PAD_VIF_IO07, PADTOP_BANK, REG_SR0_BT656_MODE, REG_SR0_BT656_MODE_MASK, BIT0, PINMUX_FOR_SR0_BT656_MODE_1},
    {PAD_VIF_IO07, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT0, PINMUX_FOR_SR0_BT1120_MODE_1},
    {PAD_VIF_IO07, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT1, PINMUX_FOR_SR0_BT1120_MODE_2},
};
const ST_PadMuxInfo vif_io08_tbl[] = {
    {PAD_VIF_IO08, PADGPIO_BANK, REG_VIF_IO08_GPIO_MODE, REG_VIF_IO08_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_VIF_IO08, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_VIF_IO08, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_VIF_IO08, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT1, PINMUX_FOR_DMIC_4CH_MODE_2},
    {PAD_VIF_IO08, PADTOP_BANK, REG_SR00_MCLK_MODE, REG_SR00_MCLK_MODE_MASK, BIT2, PINMUX_FOR_SR00_MCLK_MODE_4},
    {PAD_VIF_IO08, PADTOP_BANK, REG_SR01_MCLK_MODE, REG_SR01_MCLK_MODE_MASK, BIT3, PINMUX_FOR_SR01_MCLK_MODE_1},
    {PAD_VIF_IO08, PADTOP_BANK, REG_SR0_BT656_MODE, REG_SR0_BT656_MODE_MASK, BIT0, PINMUX_FOR_SR0_BT656_MODE_1},
    {PAD_VIF_IO08, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT0, PINMUX_FOR_SR0_BT1120_MODE_1},
    {PAD_VIF_IO08, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT1, PINMUX_FOR_SR0_BT1120_MODE_2},
};
const ST_PadMuxInfo vif_io09_tbl[] = {
    {PAD_VIF_IO09, PADGPIO_BANK, REG_VIF_IO09_GPIO_MODE, REG_VIF_IO09_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_VIF_IO09, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_VIF_IO09, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_VIF_IO09, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT1, PINMUX_FOR_DMIC_4CH_MODE_2},
    {PAD_VIF_IO09, PADTOP_BANK, REG_SR01_RST_MODE, REG_SR01_RST_MODE_MASK, BIT3, PINMUX_FOR_SR01_RST_MODE_2},
    {PAD_VIF_IO09, PADTOP_BANK, REG_SR1_PCLK_MODE, REG_SR1_PCLK_MODE_MASK, BIT2, PINMUX_FOR_SR1_PCLK_MODE_1},
    {PAD_VIF_IO09, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT0, PINMUX_FOR_SR0_BT1120_MODE_1},
    {PAD_VIF_IO09, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo vif_io10_tbl[] = {
    {PAD_VIF_IO10, PADGPIO_BANK, REG_VIF_IO10_GPIO_MODE, REG_VIF_IO10_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_VIF_IO10, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT2, PINMUX_FOR_I2C1_MODE_4},
    {PAD_VIF_IO10, PADTOP_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT9, PINMUX_FOR_I2C2_MODE_2},
    {PAD_VIF_IO10, PADTOP_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT10 | BIT8, PINMUX_FOR_I2C2_MODE_5},
    {PAD_VIF_IO10, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT1, PINMUX_FOR_DMIC_4CH_MODE_2},
    {PAD_VIF_IO10, PADTOP_BANK, REG_SR1_BT656_MODE, REG_SR1_BT656_MODE_MASK, BIT2, PINMUX_FOR_SR1_BT656_MODE_1},
    {PAD_VIF_IO10, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT0, PINMUX_FOR_SR0_BT1120_MODE_1},
    {PAD_VIF_IO10, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT1, PINMUX_FOR_SR0_BT1120_MODE_2},
};
const ST_PadMuxInfo vif_io11_tbl[] = {
    {PAD_VIF_IO11, PADGPIO_BANK, REG_VIF_IO11_GPIO_MODE, REG_VIF_IO11_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_VIF_IO11, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT2, PINMUX_FOR_I2C1_MODE_4},
    {PAD_VIF_IO11, PADTOP_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT9, PINMUX_FOR_I2C2_MODE_2},
    {PAD_VIF_IO11, PADTOP_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT10 | BIT8, PINMUX_FOR_I2C2_MODE_5},
    {PAD_VIF_IO11, PADTOP_BANK, REG_SR1_BT656_MODE, REG_SR1_BT656_MODE_MASK, BIT2, PINMUX_FOR_SR1_BT656_MODE_1},
    {PAD_VIF_IO11, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT0, PINMUX_FOR_SR0_BT1120_MODE_1},
    {PAD_VIF_IO11, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT1, PINMUX_FOR_SR0_BT1120_MODE_2},
};
const ST_PadMuxInfo vif_io12_tbl[] = {
    {PAD_VIF_IO12, PADGPIO_BANK, REG_VIF_IO12_GPIO_MODE, REG_VIF_IO12_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_VIF_IO12, PADTOP_BANK, REG_SR10_MCLK_MODE, REG_SR10_MCLK_MODE_MASK, BIT9, PINMUX_FOR_SR10_MCLK_MODE_2},
    {PAD_VIF_IO12, PADTOP_BANK, REG_SR1_BT656_MODE, REG_SR1_BT656_MODE_MASK, BIT2, PINMUX_FOR_SR1_BT656_MODE_1},
    {PAD_VIF_IO12, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT0, PINMUX_FOR_SR0_BT1120_MODE_1},
    {PAD_VIF_IO12, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT1, PINMUX_FOR_SR0_BT1120_MODE_2},
};
const ST_PadMuxInfo vif_io13_tbl[] = {
    {PAD_VIF_IO13, PADGPIO_BANK, REG_VIF_IO13_GPIO_MODE, REG_VIF_IO13_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_VIF_IO13, PADTOP_BANK, REG_SPI0_CZ1_MODE, REG_SPI0_CZ1_MODE_MASK, BIT5, PINMUX_FOR_SPI0_CZ1_MODE_2},
    {PAD_VIF_IO13, PADTOP_BANK, REG_SR10_RST_MODE, REG_SR10_RST_MODE_MASK, BIT9, PINMUX_FOR_SR10_RST_MODE_2},
    {PAD_VIF_IO13, PADTOP_BANK, REG_SR1_BT656_MODE, REG_SR1_BT656_MODE_MASK, BIT2, PINMUX_FOR_SR1_BT656_MODE_1},
    {PAD_VIF_IO13, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT0, PINMUX_FOR_SR0_BT1120_MODE_1},
    {PAD_VIF_IO13, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT1, PINMUX_FOR_SR0_BT1120_MODE_2},
};
const ST_PadMuxInfo vif_io14_tbl[] = {
    {PAD_VIF_IO14, PADGPIO_BANK, REG_VIF_IO14_GPIO_MODE, REG_VIF_IO14_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_VIF_IO14, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_VIF_IO14, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_VIF_IO14, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT2, PINMUX_FOR_I2C1_MODE_4},
    {PAD_VIF_IO14, PADTOP_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT10 | BIT8, PINMUX_FOR_I2C2_MODE_5},
    {PAD_VIF_IO14, PADTOP_BANK, REG_I2C3_MODE, REG_I2C3_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_I2C3_MODE_3},
    {PAD_VIF_IO14, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT1, PINMUX_FOR_SPI0_MODE_2},
    {PAD_VIF_IO14, PADTOP_BANK, REG_SR1_BT656_MODE, REG_SR1_BT656_MODE_MASK, BIT2, PINMUX_FOR_SR1_BT656_MODE_1},
    {PAD_VIF_IO14, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT0, PINMUX_FOR_SR0_BT1120_MODE_1},
    {PAD_VIF_IO14, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT1, PINMUX_FOR_SR0_BT1120_MODE_2},
};
const ST_PadMuxInfo vif_io15_tbl[] = {
    {PAD_VIF_IO15, PADGPIO_BANK, REG_VIF_IO15_GPIO_MODE, REG_VIF_IO15_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_VIF_IO15, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_VIF_IO15, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_VIF_IO15, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT2, PINMUX_FOR_I2C1_MODE_4},
    {PAD_VIF_IO15, PADTOP_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT10 | BIT8, PINMUX_FOR_I2C2_MODE_5},
    {PAD_VIF_IO15, PADTOP_BANK, REG_I2C3_MODE, REG_I2C3_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_I2C3_MODE_3},
    {PAD_VIF_IO15, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT1, PINMUX_FOR_SPI0_MODE_2},
    {PAD_VIF_IO15, PADTOP_BANK, REG_SR1_BT656_MODE, REG_SR1_BT656_MODE_MASK, BIT2, PINMUX_FOR_SR1_BT656_MODE_1},
    {PAD_VIF_IO15, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT0, PINMUX_FOR_SR0_BT1120_MODE_1},
    {PAD_VIF_IO15, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT1, PINMUX_FOR_SR0_BT1120_MODE_2},
    {PAD_VIF_IO15, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo vif_io16_tbl[] = {
    {PAD_VIF_IO16, PADGPIO_BANK, REG_VIF_IO16_GPIO_MODE, REG_VIF_IO16_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_VIF_IO16, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_VIF_IO16, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_VIF_IO16, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT1, PINMUX_FOR_SPI0_MODE_2},
    {PAD_VIF_IO16, PADTOP_BANK, REG_SR11_MCLK_MODE, REG_SR11_MCLK_MODE_MASK, BIT10, PINMUX_FOR_SR11_MCLK_MODE_1},
    {PAD_VIF_IO16, PADTOP_BANK, REG_SR1_BT656_MODE, REG_SR1_BT656_MODE_MASK, BIT2, PINMUX_FOR_SR1_BT656_MODE_1},
    {PAD_VIF_IO16, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT0, PINMUX_FOR_SR0_BT1120_MODE_1},
    {PAD_VIF_IO16, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT1, PINMUX_FOR_SR0_BT1120_MODE_2},
    {PAD_VIF_IO16, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo vif_io17_tbl[] = {
    {PAD_VIF_IO17, PADGPIO_BANK, REG_VIF_IO17_GPIO_MODE, REG_VIF_IO17_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_VIF_IO17, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_VIF_IO17, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_VIF_IO17, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_VIF_IO17, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_VIF_IO17, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT1, PINMUX_FOR_SPI0_MODE_2},
    {PAD_VIF_IO17, PADTOP_BANK, REG_SR11_RST_MODE, REG_SR11_RST_MODE_MASK, BIT11, PINMUX_FOR_SR11_RST_MODE_2},
    {PAD_VIF_IO17, PADTOP_BANK, REG_SR1_BT656_MODE, REG_SR1_BT656_MODE_MASK, BIT2, PINMUX_FOR_SR1_BT656_MODE_1},
    {PAD_VIF_IO17, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT0, PINMUX_FOR_SR0_BT1120_MODE_1},
    {PAD_VIF_IO17, PADTOP_BANK, REG_SR0_BT1120_MODE, REG_SR0_BT1120_MODE_MASK, BIT1, PINMUX_FOR_SR0_BT1120_MODE_2},
    {PAD_VIF_IO17, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo rgmii1_rstn_tbl[] = {
    {PAD_RGMII1_RSTN, PADGPIO_BANK, REG_RGMII1_RSTN_GPIO_MODE, REG_RGMII1_RSTN_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_RGMII1_RSTN, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_RGMII1_RSTN, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_RGMII1_RSTN, PADTOP_BANK, REG_SR00_RST_MODE, REG_SR00_RST_MODE_MASK, BIT0, PINMUX_FOR_SR00_RST_MODE_1},
    {PAD_RGMII1_RSTN, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_RGMII1_RSTN, PADTOP_BANK, REG_GPHY1_REF_MODE, REG_GPHY1_REF_MODE_MASK, BIT5, PINMUX_FOR_GPHY1_REF_MODE_2},
    {PAD_RGMII1_RSTN, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo rgmii1_mclk_tbl[] = {
    {PAD_RGMII1_MCLK, PADGPIO_BANK, REG_RGMII1_MCLK_GPIO_MODE, REG_RGMII1_MCLK_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_RGMII1_MCLK, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_RGMII1_MCLK, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_RGMII1_MCLK, PADTOP_BANK, REG_SR00_MCLK_MODE, REG_SR00_MCLK_MODE_MASK, BIT0, PINMUX_FOR_SR00_MCLK_MODE_1},
    {PAD_RGMII1_MCLK, PADTOP_BANK, REG_SR00_MCLK_MODE, REG_SR00_MCLK_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_SR00_MCLK_MODE_3},
    {PAD_RGMII1_MCLK, PADTOP_BANK, REG_GPHY1_REF_MODE, REG_GPHY1_REF_MODE_MASK, BIT4, PINMUX_FOR_GPHY1_REF_MODE_1},
    {PAD_RGMII1_MCLK, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo rgmii1_rxclk_tbl[] = {
    {PAD_RGMII1_RXCLK, PADGPIO_BANK, REG_RGMII1_RXCLK_GPIO_MODE, REG_RGMII1_RXCLK_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_RGMII1_RXCLK, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_RGMII1_RXCLK, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_RGMII1_RXCLK, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT0, PINMUX_FOR_I2C1_MODE_1},
    {PAD_RGMII1_RXCLK, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_RGMII1_RXCLK, PADTOP_BANK, REG_RGMII1_MODE, REG_RGMII1_MODE_MASK, BIT1, PINMUX_FOR_RGMII1_MODE_1},
    {PAD_RGMII1_RXCLK, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo rgmii1_rxctl_tbl[] = {
    {PAD_RGMII1_RXCTL, PADGPIO_BANK, REG_RGMII1_RXCTL_GPIO_MODE, REG_RGMII1_RXCTL_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_RGMII1_RXCTL, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_RGMII1_RXCTL, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_RGMII1_RXCTL, PADTOP_BANK, REG_I2C1_MODE, REG_I2C1_MODE_MASK, BIT0, PINMUX_FOR_I2C1_MODE_1},
    {PAD_RGMII1_RXCTL, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_RGMII1_RXCTL, PADTOP_BANK, REG_RGMII1_MODE, REG_RGMII1_MODE_MASK, BIT1, PINMUX_FOR_RGMII1_MODE_1},
    {PAD_RGMII1_RXCTL, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo rgmii1_rxd0_tbl[] = {
    {PAD_RGMII1_RXD0, PADGPIO_BANK, REG_RGMII1_RXD0_GPIO_MODE, REG_RGMII1_RXD0_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_RGMII1_RXD0, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_RGMII1_RXD0, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_RGMII1_RXD0, PADTOP_BANK, REG_SR10_RST_MODE, REG_SR10_RST_MODE_MASK, BIT8, PINMUX_FOR_SR10_RST_MODE_1},
    {PAD_RGMII1_RXD0, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_RGMII1_RXD0, PADTOP_BANK, REG_RGMII1_MODE, REG_RGMII1_MODE_MASK, BIT1, PINMUX_FOR_RGMII1_MODE_1},
    {PAD_RGMII1_RXD0, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo rgmii1_rxd1_tbl[] = {
    {PAD_RGMII1_RXD1, PADGPIO_BANK, REG_RGMII1_RXD1_GPIO_MODE, REG_RGMII1_RXD1_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_RGMII1_RXD1, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_RGMII1_RXD1, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_RGMII1_RXD1, PADTOP_BANK, REG_SR00_MCLK_MODE, REG_SR00_MCLK_MODE_MASK, BIT1 | BIT0,
     PINMUX_FOR_SR00_MCLK_MODE_3},
    {PAD_RGMII1_RXD1, PADTOP_BANK, REG_SR10_MCLK_MODE, REG_SR10_MCLK_MODE_MASK, BIT8, PINMUX_FOR_SR10_MCLK_MODE_1},
    {PAD_RGMII1_RXD1, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_RGMII1_RXD1, PADTOP_BANK, REG_RGMII1_MODE, REG_RGMII1_MODE_MASK, BIT1, PINMUX_FOR_RGMII1_MODE_1},
    {PAD_RGMII1_RXD1, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo rgmii1_rxd2_tbl[] = {
    {PAD_RGMII1_RXD2, PADGPIO_BANK, REG_RGMII1_RXD2_GPIO_MODE, REG_RGMII1_RXD2_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_RGMII1_RXD2, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_RGMII1_RXD2, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_RGMII1_RXD2, PADTOP_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT8, PINMUX_FOR_I2C2_MODE_1},
    {PAD_RGMII1_RXD2, PADTOP_BANK, REG_SR01_RST_MODE, REG_SR01_RST_MODE_MASK, BIT2, PINMUX_FOR_SR01_RST_MODE_1},
    {PAD_RGMII1_RXD2, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_RGMII1_RXD2, PADTOP_BANK, REG_RGMII1_MODE, REG_RGMII1_MODE_MASK, BIT1, PINMUX_FOR_RGMII1_MODE_1},
    {PAD_RGMII1_RXD2, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo rgmii1_rxd3_tbl[] = {
    {PAD_RGMII1_RXD3, PADGPIO_BANK, REG_RGMII1_RXD3_GPIO_MODE, REG_RGMII1_RXD3_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_RGMII1_RXD3, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_RGMII1_RXD3, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_RGMII1_RXD3, PADTOP_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT8, PINMUX_FOR_I2C2_MODE_1},
    {PAD_RGMII1_RXD3, PADTOP_BANK, REG_SR11_RST_MODE, REG_SR11_RST_MODE_MASK, BIT10, PINMUX_FOR_SR11_RST_MODE_1},
    {PAD_RGMII1_RXD3, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_RGMII1_RXD3, PADTOP_BANK, REG_RGMII1_MODE, REG_RGMII1_MODE_MASK, BIT1, PINMUX_FOR_RGMII1_MODE_1},
    {PAD_RGMII1_RXD3, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo rgmii1_txclk_tbl[] = {
    {PAD_RGMII1_TXCLK, PADGPIO_BANK, REG_RGMII1_TXCLK_GPIO_MODE, REG_RGMII1_TXCLK_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_RGMII1_TXCLK, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_RGMII1_TXCLK, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_RGMII1_TXCLK, PADTOP_BANK, REG_I2S0_RX_MODE, REG_I2S0_RX_MODE_MASK, BIT8, PINMUX_FOR_I2S0_RX_MODE_1},
    {PAD_RGMII1_TXCLK, PADTOP_BANK, REG_I2S0_RXTX_MODE, REG_I2S0_RXTX_MODE_MASK, BIT0, PINMUX_FOR_I2S0_RXTX_MODE_1},
    {PAD_RGMII1_TXCLK, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_RGMII1_TXCLK, PADTOP_BANK, REG_RGMII1_MODE, REG_RGMII1_MODE_MASK, BIT1, PINMUX_FOR_RGMII1_MODE_1},
    {PAD_RGMII1_TXCLK, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo rgmii1_txctl_tbl[] = {
    {PAD_RGMII1_TXCTL, PADGPIO_BANK, REG_RGMII1_TXCTL_GPIO_MODE, REG_RGMII1_TXCTL_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_RGMII1_TXCTL, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_RGMII1_TXCTL, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_RGMII1_TXCTL, PADTOP_BANK, REG_I2S0_RX_MODE, REG_I2S0_RX_MODE_MASK, BIT8, PINMUX_FOR_I2S0_RX_MODE_1},
    {PAD_RGMII1_TXCTL, PADTOP_BANK, REG_I2S0_RXTX_MODE, REG_I2S0_RXTX_MODE_MASK, BIT0, PINMUX_FOR_I2S0_RXTX_MODE_1},
    {PAD_RGMII1_TXCTL, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_RGMII1_TXCTL, PADTOP_BANK, REG_RGMII1_MODE, REG_RGMII1_MODE_MASK, BIT1, PINMUX_FOR_RGMII1_MODE_1},
    {PAD_RGMII1_TXCTL, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo rgmii1_txd0_tbl[] = {
    {PAD_RGMII1_TXD0, PADGPIO_BANK, REG_RGMII1_TXD0_GPIO_MODE, REG_RGMII1_TXD0_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_RGMII1_TXD0, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_RGMII1_TXD0, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_RGMII1_TXD0, PADTOP_BANK, REG_I2S0_RX_MODE, REG_I2S0_RX_MODE_MASK, BIT8, PINMUX_FOR_I2S0_RX_MODE_1},
    {PAD_RGMII1_TXD0, PADTOP_BANK, REG_I2S0_RXTX_MODE, REG_I2S0_RXTX_MODE_MASK, BIT0, PINMUX_FOR_I2S0_RXTX_MODE_1},
    {PAD_RGMII1_TXD0, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_RGMII1_TXD0, PADTOP_BANK, REG_RGMII1_MODE, REG_RGMII1_MODE_MASK, BIT1, PINMUX_FOR_RGMII1_MODE_1},
    {PAD_RGMII1_TXD0, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo rgmii1_txd1_tbl[] = {
    {PAD_RGMII1_TXD1, PADGPIO_BANK, REG_RGMII1_TXD1_GPIO_MODE, REG_RGMII1_TXD1_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_RGMII1_TXD1, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_RGMII1_TXD1, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_RGMII1_TXD1, PADTOP_BANK, REG_I2S0_TX_MODE, REG_I2S0_TX_MODE_MASK, BIT12, PINMUX_FOR_I2S0_TX_MODE_1},
    {PAD_RGMII1_TXD1, PADTOP_BANK, REG_I2S0_RXTX_MODE, REG_I2S0_RXTX_MODE_MASK, BIT0, PINMUX_FOR_I2S0_RXTX_MODE_1},
    {PAD_RGMII1_TXD1, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_RGMII1_TXD1, PADTOP_BANK, REG_RGMII1_MODE, REG_RGMII1_MODE_MASK, BIT1, PINMUX_FOR_RGMII1_MODE_1},
    {PAD_RGMII1_TXD1, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo rgmii1_txd2_tbl[] = {
    {PAD_RGMII1_TXD2, PADGPIO_BANK, REG_RGMII1_TXD2_GPIO_MODE, REG_RGMII1_TXD2_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_RGMII1_TXD2, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_RGMII1_TXD2, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_RGMII1_TXD2, PADTOP_BANK, REG_UART1_MODE, REG_UART1_MODE_MASK, BIT6, PINMUX_FOR_UART1_MODE_4},
    {PAD_RGMII1_TXD2, PADTOP_BANK, REG_I2S0_TX_MODE, REG_I2S0_TX_MODE_MASK, BIT12, PINMUX_FOR_I2S0_TX_MODE_1},
    {PAD_RGMII1_TXD2, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_RGMII1_TXD2, PADTOP_BANK, REG_RGMII1_MODE, REG_RGMII1_MODE_MASK, BIT1, PINMUX_FOR_RGMII1_MODE_1},
    {PAD_RGMII1_TXD2, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo rgmii1_txd3_tbl[] = {
    {PAD_RGMII1_TXD3, PADGPIO_BANK, REG_RGMII1_TXD3_GPIO_MODE, REG_RGMII1_TXD3_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_RGMII1_TXD3, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_RGMII1_TXD3, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_RGMII1_TXD3, PADTOP_BANK, REG_UART1_MODE, REG_UART1_MODE_MASK, BIT6, PINMUX_FOR_UART1_MODE_4},
    {PAD_RGMII1_TXD3, PADTOP_BANK, REG_I2S0_TX_MODE, REG_I2S0_TX_MODE_MASK, BIT12, PINMUX_FOR_I2S0_TX_MODE_1},
    {PAD_RGMII1_TXD3, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_RGMII1_TXD3, PADTOP_BANK, REG_RGMII1_MODE, REG_RGMII1_MODE_MASK, BIT1, PINMUX_FOR_RGMII1_MODE_1},
    {PAD_RGMII1_TXD3, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo rgmii1_mdio_tbl[] = {
    {PAD_RGMII1_MDIO, PADGPIO_BANK, REG_RGMII1_MDIO_GPIO_MODE, REG_RGMII1_MDIO_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_RGMII1_MDIO, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_RGMII1_MDIO, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_RGMII1_MDIO, PADTOP_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_I2C2_MODE_3},
    {PAD_RGMII1_MDIO, PADTOP_BANK, REG_I2S0_MCK_MODE, REG_I2S0_MCK_MODE_MASK, BIT0, PINMUX_FOR_I2S0_MCK_MODE_1},
    {PAD_RGMII1_MDIO, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_RGMII1_MDIO, PADTOP_BANK, REG_RGMII1_MODE, REG_RGMII1_MODE_MASK, BIT1, PINMUX_FOR_RGMII1_MODE_1},
    {PAD_RGMII1_MDIO, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo rgmii1_mdc_tbl[] = {
    {PAD_RGMII1_MDC, PADGPIO_BANK, REG_RGMII1_MDC_GPIO_MODE, REG_RGMII1_MDC_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_RGMII1_MDC, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_RGMII1_MDC, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_RGMII1_MDC, PADTOP_BANK, REG_I2C2_MODE, REG_I2C2_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_I2C2_MODE_3},
    {PAD_RGMII1_MDC, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_RGMII1_MDC, PADTOP_BANK, REG_RGMII1_MODE, REG_RGMII1_MODE_MASK, BIT1, PINMUX_FOR_RGMII1_MODE_1},
    {PAD_RGMII1_MDC, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo rgmii0_rstn_tbl[] = {
    {PAD_RGMII0_RSTN, PADGPIO_BANK, REG_RGMII0_RSTN_GPIO_MODE, REG_RGMII0_RSTN_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_RGMII0_RSTN, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_RGMII0_RSTN, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_RGMII0_RSTN, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_RGMII0_RSTN, PADTOP_BANK, REG_GPHY0_REF_MODE, REG_GPHY0_REF_MODE_MASK, BIT1, PINMUX_FOR_GPHY0_REF_MODE_2},
    {PAD_RGMII0_RSTN, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo rgmii0_rxclk_tbl[] = {
    {PAD_RGMII0_RXCLK, PADGPIO_BANK, REG_RGMII0_RXCLK_GPIO_MODE, REG_RGMII0_RXCLK_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_RGMII0_RXCLK, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_RGMII0_RXCLK, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_RGMII0_RXCLK, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_RGMII0_RXCLK, PADTOP_BANK, REG_RGMII0_MODE, REG_RGMII0_MODE_MASK, BIT0, PINMUX_FOR_RGMII0_MODE_1},
    {PAD_RGMII0_RXCLK, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo rgmii0_rxctl_tbl[] = {
    {PAD_RGMII0_RXCTL, PADGPIO_BANK, REG_RGMII0_RXCTL_GPIO_MODE, REG_RGMII0_RXCTL_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_RGMII0_RXCTL, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_RGMII0_RXCTL, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_RGMII0_RXCTL, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_RGMII0_RXCTL, PADTOP_BANK, REG_RGMII0_MODE, REG_RGMII0_MODE_MASK, BIT0, PINMUX_FOR_RGMII0_MODE_1},
    {PAD_RGMII0_RXCTL, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo rgmii0_rxd0_tbl[] = {
    {PAD_RGMII0_RXD0, PADGPIO_BANK, REG_RGMII0_RXD0_GPIO_MODE, REG_RGMII0_RXD0_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_RGMII0_RXD0, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_RGMII0_RXD0, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_RGMII0_RXD0, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_RGMII0_RXD0, PADTOP_BANK, REG_RGMII0_MODE, REG_RGMII0_MODE_MASK, BIT0, PINMUX_FOR_RGMII0_MODE_1},
    {PAD_RGMII0_RXD0, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo rgmii0_rxd1_tbl[] = {
    {PAD_RGMII0_RXD1, PADGPIO_BANK, REG_RGMII0_RXD1_GPIO_MODE, REG_RGMII0_RXD1_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_RGMII0_RXD1, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_RGMII0_RXD1, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_RGMII0_RXD1, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_RGMII0_RXD1, PADTOP_BANK, REG_RGMII0_MODE, REG_RGMII0_MODE_MASK, BIT0, PINMUX_FOR_RGMII0_MODE_1},
    {PAD_RGMII0_RXD1, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo rgmii0_rxd2_tbl[] = {
    {PAD_RGMII0_RXD2, PADGPIO_BANK, REG_RGMII0_RXD2_GPIO_MODE, REG_RGMII0_RXD2_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_RGMII0_RXD2, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_RGMII0_RXD2, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_RGMII0_RXD2, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_RGMII0_RXD2, PADTOP_BANK, REG_RGMII0_MODE, REG_RGMII0_MODE_MASK, BIT0, PINMUX_FOR_RGMII0_MODE_1},
    {PAD_RGMII0_RXD2, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo rgmii0_rxd3_tbl[] = {
    {PAD_RGMII0_RXD3, PADGPIO_BANK, REG_RGMII0_RXD3_GPIO_MODE, REG_RGMII0_RXD3_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_RGMII0_RXD3, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1, PINMUX_FOR_TEST_IN_MODE_2},
    {PAD_RGMII0_RXD3, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5, PINMUX_FOR_TEST_OUT_MODE_2},
    {PAD_RGMII0_RXD3, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_RGMII0_RXD3, PADTOP_BANK, REG_RGMII0_MODE, REG_RGMII0_MODE_MASK, BIT0, PINMUX_FOR_RGMII0_MODE_1},
    {PAD_RGMII0_RXD3, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo rgmii0_txclk_tbl[] = {
    {PAD_RGMII0_TXCLK, PADGPIO_BANK, REG_RGMII0_TXCLK_GPIO_MODE, REG_RGMII0_TXCLK_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_RGMII0_TXCLK, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_RGMII0_TXCLK, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_RGMII0_TXCLK, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_RGMII0_TXCLK, PADTOP_BANK, REG_RGMII0_MODE, REG_RGMII0_MODE_MASK, BIT0, PINMUX_FOR_RGMII0_MODE_1},
    {PAD_RGMII0_TXCLK, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo rgmii0_txctl_tbl[] = {
    {PAD_RGMII0_TXCTL, PADGPIO_BANK, REG_RGMII0_TXCTL_GPIO_MODE, REG_RGMII0_TXCTL_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_RGMII0_TXCTL, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_RGMII0_TXCTL, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_RGMII0_TXCTL, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_RGMII0_TXCTL, PADTOP_BANK, REG_RGMII0_MODE, REG_RGMII0_MODE_MASK, BIT0, PINMUX_FOR_RGMII0_MODE_1},
    {PAD_RGMII0_TXCTL, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo rgmii0_txd0_tbl[] = {
    {PAD_RGMII0_TXD0, PADGPIO_BANK, REG_RGMII0_TXD0_GPIO_MODE, REG_RGMII0_TXD0_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_RGMII0_TXD0, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_RGMII0_TXD0, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_RGMII0_TXD0, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_RGMII0_TXD0, PADTOP_BANK, REG_RGMII0_MODE, REG_RGMII0_MODE_MASK, BIT0, PINMUX_FOR_RGMII0_MODE_1},
    {PAD_RGMII0_TXD0, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo rgmii0_txd1_tbl[] = {
    {PAD_RGMII0_TXD1, PADGPIO_BANK, REG_RGMII0_TXD1_GPIO_MODE, REG_RGMII0_TXD1_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_RGMII0_TXD1, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_RGMII0_TXD1, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_RGMII0_TXD1, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_RGMII0_TXD1, PADTOP_BANK, REG_RGMII0_MODE, REG_RGMII0_MODE_MASK, BIT0, PINMUX_FOR_RGMII0_MODE_1},
    {PAD_RGMII0_TXD1, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo rgmii0_txd2_tbl[] = {
    {PAD_RGMII0_TXD2, PADGPIO_BANK, REG_RGMII0_TXD2_GPIO_MODE, REG_RGMII0_TXD2_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_RGMII0_TXD2, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_RGMII0_TXD2, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_RGMII0_TXD2, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_RGMII0_TXD2, PADTOP_BANK, REG_RGMII0_MODE, REG_RGMII0_MODE_MASK, BIT0, PINMUX_FOR_RGMII0_MODE_1},
    {PAD_RGMII0_TXD2, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo rgmii0_txd3_tbl[] = {
    {PAD_RGMII0_TXD3, PADGPIO_BANK, REG_RGMII0_TXD3_GPIO_MODE, REG_RGMII0_TXD3_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_RGMII0_TXD3, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_RGMII0_TXD3, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_RGMII0_TXD3, PADTOP_BANK, REG_TTL24_MODE, REG_TTL24_MODE_MASK, BIT8, PINMUX_FOR_TTL24_MODE_1},
    {PAD_RGMII0_TXD3, PADTOP_BANK, REG_RGMII0_MODE, REG_RGMII0_MODE_MASK, BIT0, PINMUX_FOR_RGMII0_MODE_1},
    {PAD_RGMII0_TXD3, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo rgmii0_mdio_tbl[] = {
    {PAD_RGMII0_MDIO, PADGPIO_BANK, REG_RGMII0_MDIO_GPIO_MODE, REG_RGMII0_MDIO_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
    {PAD_RGMII0_MDIO, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_RGMII0_MDIO, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_RGMII0_MDIO, PADTOP_BANK, REG_I2C0_MODE, REG_I2C0_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_I2C0_MODE_3},
    {PAD_RGMII0_MDIO, PADTOP_BANK, REG_RGMII0_MODE, REG_RGMII0_MODE_MASK, BIT0, PINMUX_FOR_RGMII0_MODE_1},
    {PAD_RGMII0_MDIO, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo rgmii0_mdc_tbl[] = {
    {PAD_RGMII0_MDC, PADGPIO_BANK, REG_RGMII0_MDC_GPIO_MODE, REG_RGMII0_MDC_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_RGMII0_MDC, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_RGMII0_MDC, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_RGMII0_MDC, PADTOP_BANK, REG_I2C0_MODE, REG_I2C0_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_I2C0_MODE_3},
    {PAD_RGMII0_MDC, PADTOP_BANK, REG_RGMII0_MODE, REG_RGMII0_MODE_MASK, BIT0, PINMUX_FOR_RGMII0_MODE_1},
    {PAD_RGMII0_MDC, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo hdmitx_scl_tbl[] = {
    {PAD_HDMITX_SCL, PADGPIO_BANK, REG_HDMITX_SCL_GPIO_MODE, REG_HDMITX_SCL_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_HDMITX_SCL, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_HDMITX_SCL, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_HDMITX_SCL, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_HDMITX_SCL, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_HDMITX_SCL, PADTOP_BANK, REG_I2C3_MODE, REG_I2C3_MODE_MASK, BIT1, PINMUX_FOR_I2C3_MODE_2},
    {PAD_HDMITX_SCL, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo hdmitx_sda_tbl[] = {
    {PAD_HDMITX_SDA, PADGPIO_BANK, REG_HDMITX_SDA_GPIO_MODE, REG_HDMITX_SDA_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_HDMITX_SDA, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_HDMITX_SDA, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_HDMITX_SDA, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_HDMITX_SDA, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_HDMITX_SDA, PADTOP_BANK, REG_I2C3_MODE, REG_I2C3_MODE_MASK, BIT1, PINMUX_FOR_I2C3_MODE_2},
    {PAD_HDMITX_SDA, PADTOP_BANK, REG_OTP_TEST, REG_OTP_TEST_MASK, BIT8, PINMUX_FOR_OTP_TEST_1},
};
const ST_PadMuxInfo hdmitx_hpd_tbl[] = {
    {PAD_HDMITX_HPD, PADGPIO_BANK, REG_HDMITX_HPD_GPIO_MODE, REG_HDMITX_HPD_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_HDMITX_HPD, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_HDMITX_HPD, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_HDMITX_HPD, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_HDMITX_HPD, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
};
const ST_PadMuxInfo hsync_tbl[] = {
    {PAD_HSYNC, PADGPIO_BANK, REG_HSYNC_GPIO_MODE, REG_HSYNC_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_HSYNC, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_HSYNC, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_HSYNC, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_HSYNC, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_HSYNC, PADTOP_BANK, REG_I2C0_MODE, REG_I2C0_MODE_MASK, BIT1, PINMUX_FOR_I2C0_MODE_2},
    {PAD_HSYNC, PADTOP_BANK, REG_VGA_HSYNC_MODE, REG_VGA_HSYNC_MODE_MASK, BIT8, PINMUX_FOR_VGA_HSYNC_MODE_1},
};
const ST_PadMuxInfo vsync_tbl[] = {
    {PAD_VSYNC, PADGPIO_BANK, REG_VSYNC_GPIO_MODE, REG_VSYNC_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_VSYNC, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT0, PINMUX_FOR_TEST_IN_MODE_1},
    {PAD_VSYNC, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_VSYNC, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT4, PINMUX_FOR_TEST_OUT_MODE_1},
    {PAD_VSYNC, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_VSYNC, PADTOP_BANK, REG_I2C0_MODE, REG_I2C0_MODE_MASK, BIT1, PINMUX_FOR_I2C0_MODE_2},
    {PAD_VSYNC, PADTOP_BANK, REG_VGA_VSYNC_MODE, REG_VGA_VSYNC_MODE_MASK, BIT9, PINMUX_FOR_VGA_VSYNC_MODE_1},
};
const ST_PadMuxInfo spi_wpz_tbl[] = {
    {PAD_SPI_WPZ, PADGPIO_BANK, REG_SPI_WPZ_GPIO_MODE, REG_SPI_WPZ_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SPI_WPZ, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_SPI_WPZ, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_SPI_WPZ, PMSLEEP_BANK, REG_SPIWPN_GPIO, REG_SPIWPN_GPIO_MASK, 0, PINMUX_FOR_SPIWPN_GPIO_0},
    {PAD_SPI_WPZ, PADTOP_BANK, REG_SPI_WPZ_EXT_EN_MODE, REG_SPI_WPZ_EXT_EN_MODE_MASK, BIT0,
     PINMUX_FOR_SPI_WPZ_EXT_EN_MODE},
};
const ST_PadMuxInfo spi_do_tbl[] = {
    {PAD_SPI_DO, PADGPIO_BANK, REG_SPI_DO_GPIO_MODE, REG_SPI_DO_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SPI_DO, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_SPI0_MODE_3},
    {PAD_SPI_DO, PMSLEEP_BANK, REG_SPI_GPIO, REG_SPI_GPIO_MASK, 0, PINMUX_FOR_SPI_GPIO_0},
    {PAD_SPI_DO, PADTOP_BANK, REG_SPI_DO_EXT_EN_MODE, REG_SPI_DO_EXT_EN_MODE_MASK, BIT1, PINMUX_FOR_SPI_DO_EXT_EN_MODE},
};
const ST_PadMuxInfo spi_cz_tbl[] = {
    {PAD_SPI_CZ, PADGPIO_BANK, REG_SPI_CZ_GPIO_MODE, REG_SPI_CZ_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SPI_CZ, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_SPI0_MODE_3},
    {PAD_SPI_CZ, PMSLEEP_BANK, REG_SPICSZ1_GPIO, REG_SPICSZ1_GPIO_MASK, 0, PINMUX_FOR_SPICSZ1_GPIO_0},
    {PAD_SPI_CZ, PADTOP_BANK, REG_SPI_CZ_EXT_EN_MODE, REG_SPI_CZ_EXT_EN_MODE_MASK, BIT2, PINMUX_FOR_SPI_CZ_EXT_EN_MODE},
};
const ST_PadMuxInfo spi_hld_tbl[] = {
    {PAD_SPI_HLD, PADGPIO_BANK, REG_SPI_HLD_GPIO_MODE, REG_SPI_HLD_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SPI_HLD, PM_PADTOP_BANK, REG_SPIHOLDN_MODE, REG_SPIHOLDN_MODE_MASK, 0, PINMUX_FOR_SPIHOLDN_MODE_0},
    {PAD_SPI_HLD, PADTOP_BANK, REG_SPI_HLD_EXT_EN_MODE, REG_SPI_HLD_EXT_EN_MODE_MASK, BIT3,
     PINMUX_FOR_SPI_HLD_EXT_EN_MODE},
};
const ST_PadMuxInfo spi_ck_tbl[] = {
    {PAD_SPI_CK, PADGPIO_BANK, REG_SPI_CK_GPIO_MODE, REG_SPI_CK_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SPI_CK, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_SPI0_MODE_3},
    {PAD_SPI_CK, PMSLEEP_BANK, REG_SPI_GPIO, REG_SPI_GPIO_MASK, 0, PINMUX_FOR_SPI_GPIO_0},
    {PAD_SPI_CK, PADTOP_BANK, REG_SPI_CK_EXT_EN_MODE, REG_SPI_CK_EXT_EN_MODE_MASK, BIT4, PINMUX_FOR_SPI_CK_EXT_EN_MODE},
};
const ST_PadMuxInfo spi_di_tbl[] = {
    {PAD_SPI_DI, PADGPIO_BANK, REG_SPI_DI_GPIO_MODE, REG_SPI_DI_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_SPI_DI, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_SPI0_MODE_3},
    {PAD_SPI_DI, PMSLEEP_BANK, REG_SPI_GPIO, REG_SPI_GPIO_MASK, 0, PINMUX_FOR_SPI_GPIO_0},
    {PAD_SPI_DI, PADTOP_BANK, REG_SPI_DI_EXT_EN_MODE, REG_SPI_DI_EXT_EN_MODE_MASK, BIT5, PINMUX_FOR_SPI_DI_EXT_EN_MODE},
};
const ST_PadMuxInfo i2c0_scl_tbl[] = {
    {PAD_I2C0_SCL, PADGPIO_BANK, REG_I2C0_SCL_GPIO_MODE, REG_I2C0_SCL_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_I2C0_SCL, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT8, PINMUX_FOR_EJ_MODE_2},
    {PAD_I2C0_SCL, PADTOP_BANK, REG_DLA_EJ_MODE, REG_DLA_EJ_MODE_MASK, BIT1, PINMUX_FOR_DLA_EJ_MODE_2},
    {PAD_I2C0_SCL, PADTOP_BANK, REG_I2C0_MODE, REG_I2C0_MODE_MASK, BIT0, PINMUX_FOR_I2C0_MODE_1},
};
const ST_PadMuxInfo i2c0_sda_tbl[] = {
    {PAD_I2C0_SDA, PADGPIO2_BANK, REG_I2C0_SDA_GPIO_MODE, REG_I2C0_SDA_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_I2C0_SDA, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT8, PINMUX_FOR_EJ_MODE_2},
    {PAD_I2C0_SDA, PADTOP_BANK, REG_DLA_EJ_MODE, REG_DLA_EJ_MODE_MASK, BIT1, PINMUX_FOR_DLA_EJ_MODE_2},
    {PAD_I2C0_SDA, PADTOP_BANK, REG_I2C0_MODE, REG_I2C0_MODE_MASK, BIT0, PINMUX_FOR_I2C0_MODE_1},
};
const ST_PadMuxInfo uart_rx_tbl[] = {
    {PAD_UART_RX, PADGPIO2_BANK, REG_UART_RX_GPIO_MODE, REG_UART_RX_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_UART_RX, PADTOP_BANK, REG_UART_IS_GPIO, REG_UART_IS_GPIO_MASK, 0, PINMUX_FOR_UART_IS_GPIO_0},
    {PAD_UART_RX, PADTOP_BANK, REG_UART0_MODE, REG_UART0_MODE_MASK, BIT0, PINMUX_FOR_UART0_MODE_1},
};
const ST_PadMuxInfo uart_tx_tbl[] = {
    {PAD_UART_TX, PADGPIO2_BANK, REG_UART_TX_GPIO_MODE, REG_UART_TX_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_UART_TX, PADTOP_BANK, REG_UART_IS_GPIO, REG_UART_IS_GPIO_MASK, 0, PINMUX_FOR_UART_IS_GPIO_0},
    {PAD_UART_TX, PADTOP_BANK, REG_UART0_MODE, REG_UART0_MODE_MASK, BIT0, PINMUX_FOR_UART0_MODE_1},
};
const ST_PadMuxInfo uart_rx1_tbl[] = {
    {PAD_UART_RX1, PADGPIO2_BANK, REG_UART_RX1_GPIO_MODE, REG_UART_RX1_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_UART_RX1, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT8, PINMUX_FOR_EJ_MODE_2},
    {PAD_UART_RX1, PADTOP_BANK, REG_DLA_EJ_MODE, REG_DLA_EJ_MODE_MASK, BIT1, PINMUX_FOR_DLA_EJ_MODE_2},
    {PAD_UART_RX1, PADTOP_BANK, REG_UART1_MODE, REG_UART1_MODE_MASK, BIT4, PINMUX_FOR_UART1_MODE_1},
};
const ST_PadMuxInfo uart_tx1_tbl[] = {
    {PAD_UART_TX1, PADGPIO2_BANK, REG_UART_TX1_GPIO_MODE, REG_UART_TX1_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_UART_TX1, PADTOP_BANK, REG_EJ_MODE, REG_EJ_MODE_MASK, BIT8, PINMUX_FOR_EJ_MODE_2},
    {PAD_UART_TX1, PADTOP_BANK, REG_DLA_EJ_MODE, REG_DLA_EJ_MODE_MASK, BIT1, PINMUX_FOR_DLA_EJ_MODE_2},
    {PAD_UART_TX1, PADTOP_BANK, REG_UART1_MODE, REG_UART1_MODE_MASK, BIT4, PINMUX_FOR_UART1_MODE_1},
};
const ST_PadMuxInfo gpio6_tbl[] = {
    {PAD_GPIO6, PADGPIO2_BANK, REG_GPIO6_GPIO_MODE, REG_GPIO6_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO6, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT0, PINMUX_FOR_SPI0_MODE_1},
    {PAD_GPIO6, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_FUART_MODE_3},
    {PAD_GPIO6, PADTOP_BANK, REG_FUART_2W_MODE, REG_FUART_2W_MODE_MASK, BIT13 | BIT12, PINMUX_FOR_FUART_2W_MODE_3},
    {PAD_GPIO6, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT0, PINMUX_FOR_DMIC_4CH_MODE_1},
};
const ST_PadMuxInfo gpio7_tbl[] = {
    {PAD_GPIO7, PADGPIO2_BANK, REG_GPIO7_GPIO_MODE, REG_GPIO7_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO7, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT0, PINMUX_FOR_SPI0_MODE_1},
    {PAD_GPIO7, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_FUART_MODE_3},
    {PAD_GPIO7, PADTOP_BANK, REG_FUART_2W_MODE, REG_FUART_2W_MODE_MASK, BIT13 | BIT12, PINMUX_FOR_FUART_2W_MODE_3},
    {PAD_GPIO7, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT0, PINMUX_FOR_DMIC_4CH_MODE_1},
};
const ST_PadMuxInfo gpio8_tbl[] = {
    {PAD_GPIO8, PADGPIO2_BANK, REG_GPIO8_GPIO_MODE, REG_GPIO8_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO8, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT0, PINMUX_FOR_SPI0_MODE_1},
    {PAD_GPIO8, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_FUART_MODE_3},
    {PAD_GPIO8, PADTOP_BANK, REG_DMIC_4CH_MODE, REG_DMIC_4CH_MODE_MASK, BIT0, PINMUX_FOR_DMIC_4CH_MODE_1},
};
const ST_PadMuxInfo gpio9_tbl[] = {
    {PAD_GPIO9, PADGPIO2_BANK, REG_GPIO9_GPIO_MODE, REG_GPIO9_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO9, CHIPTOP_BANK, REG_TEST_IN_MODE, REG_TEST_IN_MODE_MASK, BIT1 | BIT0, PINMUX_FOR_TEST_IN_MODE_3},
    {PAD_GPIO9, CHIPTOP_BANK, REG_TEST_OUT_MODE, REG_TEST_OUT_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_TEST_OUT_MODE_3},
    {PAD_GPIO9, PADTOP_BANK, REG_SPI0_MODE, REG_SPI0_MODE_MASK, BIT0, PINMUX_FOR_SPI0_MODE_1},
    {PAD_GPIO9, PADTOP_BANK, REG_FUART_MODE, REG_FUART_MODE_MASK, BIT9 | BIT8, PINMUX_FOR_FUART_MODE_3},
    {PAD_GPIO9, PADTOP_BANK, REG_UART1_MODE, REG_UART1_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_UART1_MODE_3},
};
const ST_PadMuxInfo gpio10_tbl[] = {
    {PAD_GPIO10, PADGPIO2_BANK, REG_GPIO10_GPIO_MODE, REG_GPIO10_GPIO_MODE_MASK, BIT3, PINMUX_FOR_GPIO_MODE},
    {PAD_GPIO10, PADTOP_BANK, REG_SPI0_CZ1_MODE, REG_SPI0_CZ1_MODE_MASK, BIT4, PINMUX_FOR_SPI0_CZ1_MODE_1},
    {PAD_GPIO10, PADTOP_BANK, REG_UART1_MODE, REG_UART1_MODE_MASK, BIT5 | BIT4, PINMUX_FOR_UART1_MODE_3},
    {PAD_GPIO10, PM_PADTOP_BANK, REG_SPICSZ2_MODE, REG_SPICSZ2_MODE_MASK, BIT0, PINMUX_FOR_SPICSZ2_MODE_1},
};
const ST_PadMuxInfo rgmii0_mclk_tbl[] = {
    {PAD_RGMII0_MCLK, PADGPIO2_BANK, REG_RGMII0_MCLK_GPIO_MODE, REG_RGMII0_MCLK_GPIO_MODE_MASK, BIT3,
     PINMUX_FOR_GPIO_MODE},
};
const ST_PadMuxInfo sar_gpio0_tbl[] = {
    {PAD_SAR_GPIO0, PM_SAR_BANK, REG_SAR_GPIO0_GPIO_MODE, REG_SAR_GPIO0_GPIO_MODE_MASK, 0, PINMUX_FOR_GPIO_MODE},
};
const ST_PadMuxInfo sar_gpio1_tbl[] = {
    {PAD_SAR_GPIO1, PM_SAR_BANK, REG_SAR_GPIO1_GPIO_MODE, REG_SAR_GPIO1_GPIO_MODE_MASK, 0, PINMUX_FOR_GPIO_MODE},
};
const ST_PadMuxInfo sar_gpio2_tbl[] = {
    {PAD_SAR_GPIO2, PM_SAR_BANK, REG_SAR_GPIO2_GPIO_MODE, REG_SAR_GPIO2_GPIO_MODE_MASK, 0, PINMUX_FOR_GPIO_MODE},
};
const ST_PadMuxInfo sar_gpio3_tbl[] = {
    {PAD_SAR_GPIO3, PM_SAR_BANK, REG_SAR_GPIO3_GPIO_MODE, REG_SAR_GPIO3_GPIO_MODE_MASK, 0, PINMUX_FOR_GPIO_MODE},
};

const ST_PadMuxEntry m_stPadMuxEntry[] = {
    {(sizeof(uart_rx2_tbl) / sizeof(ST_PadMuxInfo)), uart_rx2_tbl},
    {(sizeof(uart_tx2_tbl) / sizeof(ST_PadMuxInfo)), uart_tx2_tbl},
    {(sizeof(gpio11_tbl) / sizeof(ST_PadMuxInfo)), gpio11_tbl},
    {(sizeof(eth_led0_tbl) / sizeof(ST_PadMuxInfo)), eth_led0_tbl},
    {(sizeof(eth_led1_tbl) / sizeof(ST_PadMuxInfo)), eth_led1_tbl},
    {(sizeof(fuart_rx_tbl) / sizeof(ST_PadMuxInfo)), fuart_rx_tbl},
    {(sizeof(fuart_tx_tbl) / sizeof(ST_PadMuxInfo)), fuart_tx_tbl},
    {(sizeof(fuart_cts_tbl) / sizeof(ST_PadMuxInfo)), fuart_cts_tbl},
    {(sizeof(fuart_rts_tbl) / sizeof(ST_PadMuxInfo)), fuart_rts_tbl},
    {(sizeof(i2c3_scl_tbl) / sizeof(ST_PadMuxInfo)), i2c3_scl_tbl},
    {(sizeof(i2c3_sda_tbl) / sizeof(ST_PadMuxInfo)), i2c3_sda_tbl},
    {(sizeof(irin_tbl) / sizeof(ST_PadMuxInfo)), irin_tbl},
    {(sizeof(sata_gpio0_tbl) / sizeof(ST_PadMuxInfo)), sata_gpio0_tbl},
    {(sizeof(sata_gpio1_tbl) / sizeof(ST_PadMuxInfo)), sata_gpio1_tbl},
    {(sizeof(pwm0_tbl) / sizeof(ST_PadMuxInfo)), pwm0_tbl},
    {(sizeof(pwm1_tbl) / sizeof(ST_PadMuxInfo)), pwm1_tbl},
    {(sizeof(sd0_gpio0_tbl) / sizeof(ST_PadMuxInfo)), sd0_gpio0_tbl},
    {(sizeof(sd0_vctrl_tbl) / sizeof(ST_PadMuxInfo)), sd0_vctrl_tbl},
    {(sizeof(sd0_cdz_tbl) / sizeof(ST_PadMuxInfo)), sd0_cdz_tbl},
    {(sizeof(sd0_d1_tbl) / sizeof(ST_PadMuxInfo)), sd0_d1_tbl},
    {(sizeof(sd0_d0_tbl) / sizeof(ST_PadMuxInfo)), sd0_d0_tbl},
    {(sizeof(sd0_clk_tbl) / sizeof(ST_PadMuxInfo)), sd0_clk_tbl},
    {(sizeof(sd0_cmd_tbl) / sizeof(ST_PadMuxInfo)), sd0_cmd_tbl},
    {(sizeof(sd0_d3_tbl) / sizeof(ST_PadMuxInfo)), sd0_d3_tbl},
    {(sizeof(sd0_d2_tbl) / sizeof(ST_PadMuxInfo)), sd0_d2_tbl},
    {(sizeof(gpio0_tbl) / sizeof(ST_PadMuxInfo)), gpio0_tbl},
    {(sizeof(gpio1_tbl) / sizeof(ST_PadMuxInfo)), gpio1_tbl},
    {(sizeof(gpio2_tbl) / sizeof(ST_PadMuxInfo)), gpio2_tbl},
    {(sizeof(gpio3_tbl) / sizeof(ST_PadMuxInfo)), gpio3_tbl},
    {(sizeof(gpio4_tbl) / sizeof(ST_PadMuxInfo)), gpio4_tbl},
    {(sizeof(gpio5_tbl) / sizeof(ST_PadMuxInfo)), gpio5_tbl},
    {(sizeof(emmc_d0_tbl) / sizeof(ST_PadMuxInfo)), emmc_d0_tbl},
    {(sizeof(emmc_d1_tbl) / sizeof(ST_PadMuxInfo)), emmc_d1_tbl},
    {(sizeof(emmc_d2_tbl) / sizeof(ST_PadMuxInfo)), emmc_d2_tbl},
    {(sizeof(emmc_d3_tbl) / sizeof(ST_PadMuxInfo)), emmc_d3_tbl},
    {(sizeof(emmc_d4_tbl) / sizeof(ST_PadMuxInfo)), emmc_d4_tbl},
    {(sizeof(emmc_d5_tbl) / sizeof(ST_PadMuxInfo)), emmc_d5_tbl},
    {(sizeof(emmc_d6_tbl) / sizeof(ST_PadMuxInfo)), emmc_d6_tbl},
    {(sizeof(emmc_d7_tbl) / sizeof(ST_PadMuxInfo)), emmc_d7_tbl},
    {(sizeof(emmc_ds_tbl) / sizeof(ST_PadMuxInfo)), emmc_ds_tbl},
    {(sizeof(emmc_cmd_tbl) / sizeof(ST_PadMuxInfo)), emmc_cmd_tbl},
    {(sizeof(emmc_clk_tbl) / sizeof(ST_PadMuxInfo)), emmc_clk_tbl},
    {(sizeof(emmc_rstn_tbl) / sizeof(ST_PadMuxInfo)), emmc_rstn_tbl},
    {(sizeof(outp_rx0_ch0_tbl) / sizeof(ST_PadMuxInfo)), outp_rx0_ch0_tbl},
    {(sizeof(outn_rx0_ch0_tbl) / sizeof(ST_PadMuxInfo)), outn_rx0_ch0_tbl},
    {(sizeof(outp_rx0_ch1_tbl) / sizeof(ST_PadMuxInfo)), outp_rx0_ch1_tbl},
    {(sizeof(outn_rx0_ch1_tbl) / sizeof(ST_PadMuxInfo)), outn_rx0_ch1_tbl},
    {(sizeof(outp_rx0_ch2_tbl) / sizeof(ST_PadMuxInfo)), outp_rx0_ch2_tbl},
    {(sizeof(outn_rx0_ch2_tbl) / sizeof(ST_PadMuxInfo)), outn_rx0_ch2_tbl},
    {(sizeof(outp_rx0_ch3_tbl) / sizeof(ST_PadMuxInfo)), outp_rx0_ch3_tbl},
    {(sizeof(outn_rx0_ch3_tbl) / sizeof(ST_PadMuxInfo)), outn_rx0_ch3_tbl},
    {(sizeof(outp_rx0_ch4_tbl) / sizeof(ST_PadMuxInfo)), outp_rx0_ch4_tbl},
    {(sizeof(outn_rx0_ch4_tbl) / sizeof(ST_PadMuxInfo)), outn_rx0_ch4_tbl},
    {(sizeof(outp_rx0_ch5_tbl) / sizeof(ST_PadMuxInfo)), outp_rx0_ch5_tbl},
    {(sizeof(outn_rx0_ch5_tbl) / sizeof(ST_PadMuxInfo)), outn_rx0_ch5_tbl},
    {(sizeof(outp_rx1_ch0_tbl) / sizeof(ST_PadMuxInfo)), outp_rx1_ch0_tbl},
    {(sizeof(outn_rx1_ch0_tbl) / sizeof(ST_PadMuxInfo)), outn_rx1_ch0_tbl},
    {(sizeof(outp_rx1_ch1_tbl) / sizeof(ST_PadMuxInfo)), outp_rx1_ch1_tbl},
    {(sizeof(outn_rx1_ch1_tbl) / sizeof(ST_PadMuxInfo)), outn_rx1_ch1_tbl},
    {(sizeof(outp_rx1_ch2_tbl) / sizeof(ST_PadMuxInfo)), outp_rx1_ch2_tbl},
    {(sizeof(outn_rx1_ch2_tbl) / sizeof(ST_PadMuxInfo)), outn_rx1_ch2_tbl},
    {(sizeof(outp_rx1_ch3_tbl) / sizeof(ST_PadMuxInfo)), outp_rx1_ch3_tbl},
    {(sizeof(outn_rx1_ch3_tbl) / sizeof(ST_PadMuxInfo)), outn_rx1_ch3_tbl},
    {(sizeof(outp_rx1_ch4_tbl) / sizeof(ST_PadMuxInfo)), outp_rx1_ch4_tbl},
    {(sizeof(outn_rx1_ch4_tbl) / sizeof(ST_PadMuxInfo)), outn_rx1_ch4_tbl},
    {(sizeof(outp_rx1_ch5_tbl) / sizeof(ST_PadMuxInfo)), outp_rx1_ch5_tbl},
    {(sizeof(outn_rx1_ch5_tbl) / sizeof(ST_PadMuxInfo)), outn_rx1_ch5_tbl},
    {(sizeof(vif_io00_tbl) / sizeof(ST_PadMuxInfo)), vif_io00_tbl},
    {(sizeof(vif_io01_tbl) / sizeof(ST_PadMuxInfo)), vif_io01_tbl},
    {(sizeof(vif_io02_tbl) / sizeof(ST_PadMuxInfo)), vif_io02_tbl},
    {(sizeof(vif_io03_tbl) / sizeof(ST_PadMuxInfo)), vif_io03_tbl},
    {(sizeof(vif_io04_tbl) / sizeof(ST_PadMuxInfo)), vif_io04_tbl},
    {(sizeof(vif_io05_tbl) / sizeof(ST_PadMuxInfo)), vif_io05_tbl},
    {(sizeof(vif_io06_tbl) / sizeof(ST_PadMuxInfo)), vif_io06_tbl},
    {(sizeof(vif_io07_tbl) / sizeof(ST_PadMuxInfo)), vif_io07_tbl},
    {(sizeof(vif_io08_tbl) / sizeof(ST_PadMuxInfo)), vif_io08_tbl},
    {(sizeof(vif_io09_tbl) / sizeof(ST_PadMuxInfo)), vif_io09_tbl},
    {(sizeof(vif_io10_tbl) / sizeof(ST_PadMuxInfo)), vif_io10_tbl},
    {(sizeof(vif_io11_tbl) / sizeof(ST_PadMuxInfo)), vif_io11_tbl},
    {(sizeof(vif_io12_tbl) / sizeof(ST_PadMuxInfo)), vif_io12_tbl},
    {(sizeof(vif_io13_tbl) / sizeof(ST_PadMuxInfo)), vif_io13_tbl},
    {(sizeof(vif_io14_tbl) / sizeof(ST_PadMuxInfo)), vif_io14_tbl},
    {(sizeof(vif_io15_tbl) / sizeof(ST_PadMuxInfo)), vif_io15_tbl},
    {(sizeof(vif_io16_tbl) / sizeof(ST_PadMuxInfo)), vif_io16_tbl},
    {(sizeof(vif_io17_tbl) / sizeof(ST_PadMuxInfo)), vif_io17_tbl},
    {(sizeof(rgmii1_rstn_tbl) / sizeof(ST_PadMuxInfo)), rgmii1_rstn_tbl},
    {(sizeof(rgmii1_mclk_tbl) / sizeof(ST_PadMuxInfo)), rgmii1_mclk_tbl},
    {(sizeof(rgmii1_rxclk_tbl) / sizeof(ST_PadMuxInfo)), rgmii1_rxclk_tbl},
    {(sizeof(rgmii1_rxctl_tbl) / sizeof(ST_PadMuxInfo)), rgmii1_rxctl_tbl},
    {(sizeof(rgmii1_rxd0_tbl) / sizeof(ST_PadMuxInfo)), rgmii1_rxd0_tbl},
    {(sizeof(rgmii1_rxd1_tbl) / sizeof(ST_PadMuxInfo)), rgmii1_rxd1_tbl},
    {(sizeof(rgmii1_rxd2_tbl) / sizeof(ST_PadMuxInfo)), rgmii1_rxd2_tbl},
    {(sizeof(rgmii1_rxd3_tbl) / sizeof(ST_PadMuxInfo)), rgmii1_rxd3_tbl},
    {(sizeof(rgmii1_txclk_tbl) / sizeof(ST_PadMuxInfo)), rgmii1_txclk_tbl},
    {(sizeof(rgmii1_txctl_tbl) / sizeof(ST_PadMuxInfo)), rgmii1_txctl_tbl},
    {(sizeof(rgmii1_txd0_tbl) / sizeof(ST_PadMuxInfo)), rgmii1_txd0_tbl},
    {(sizeof(rgmii1_txd1_tbl) / sizeof(ST_PadMuxInfo)), rgmii1_txd1_tbl},
    {(sizeof(rgmii1_txd2_tbl) / sizeof(ST_PadMuxInfo)), rgmii1_txd2_tbl},
    {(sizeof(rgmii1_txd3_tbl) / sizeof(ST_PadMuxInfo)), rgmii1_txd3_tbl},
    {(sizeof(rgmii1_mdio_tbl) / sizeof(ST_PadMuxInfo)), rgmii1_mdio_tbl},
    {(sizeof(rgmii1_mdc_tbl) / sizeof(ST_PadMuxInfo)), rgmii1_mdc_tbl},
    {(sizeof(rgmii0_rstn_tbl) / sizeof(ST_PadMuxInfo)), rgmii0_rstn_tbl},
    {(sizeof(rgmii0_rxclk_tbl) / sizeof(ST_PadMuxInfo)), rgmii0_rxclk_tbl},
    {(sizeof(rgmii0_rxctl_tbl) / sizeof(ST_PadMuxInfo)), rgmii0_rxctl_tbl},
    {(sizeof(rgmii0_rxd0_tbl) / sizeof(ST_PadMuxInfo)), rgmii0_rxd0_tbl},
    {(sizeof(rgmii0_rxd1_tbl) / sizeof(ST_PadMuxInfo)), rgmii0_rxd1_tbl},
    {(sizeof(rgmii0_rxd2_tbl) / sizeof(ST_PadMuxInfo)), rgmii0_rxd2_tbl},
    {(sizeof(rgmii0_rxd3_tbl) / sizeof(ST_PadMuxInfo)), rgmii0_rxd3_tbl},
    {(sizeof(rgmii0_txclk_tbl) / sizeof(ST_PadMuxInfo)), rgmii0_txclk_tbl},
    {(sizeof(rgmii0_txctl_tbl) / sizeof(ST_PadMuxInfo)), rgmii0_txctl_tbl},
    {(sizeof(rgmii0_txd0_tbl) / sizeof(ST_PadMuxInfo)), rgmii0_txd0_tbl},
    {(sizeof(rgmii0_txd1_tbl) / sizeof(ST_PadMuxInfo)), rgmii0_txd1_tbl},
    {(sizeof(rgmii0_txd2_tbl) / sizeof(ST_PadMuxInfo)), rgmii0_txd2_tbl},
    {(sizeof(rgmii0_txd3_tbl) / sizeof(ST_PadMuxInfo)), rgmii0_txd3_tbl},
    {(sizeof(rgmii0_mdio_tbl) / sizeof(ST_PadMuxInfo)), rgmii0_mdio_tbl},
    {(sizeof(rgmii0_mdc_tbl) / sizeof(ST_PadMuxInfo)), rgmii0_mdc_tbl},
    {(sizeof(hdmitx_scl_tbl) / sizeof(ST_PadMuxInfo)), hdmitx_scl_tbl},
    {(sizeof(hdmitx_sda_tbl) / sizeof(ST_PadMuxInfo)), hdmitx_sda_tbl},
    {(sizeof(hdmitx_hpd_tbl) / sizeof(ST_PadMuxInfo)), hdmitx_hpd_tbl},
    {(sizeof(hsync_tbl) / sizeof(ST_PadMuxInfo)), hsync_tbl},
    {(sizeof(vsync_tbl) / sizeof(ST_PadMuxInfo)), vsync_tbl},
    {(sizeof(spi_wpz_tbl) / sizeof(ST_PadMuxInfo)), spi_wpz_tbl},
    {(sizeof(spi_do_tbl) / sizeof(ST_PadMuxInfo)), spi_do_tbl},
    {(sizeof(spi_cz_tbl) / sizeof(ST_PadMuxInfo)), spi_cz_tbl},
    {(sizeof(spi_hld_tbl) / sizeof(ST_PadMuxInfo)), spi_hld_tbl},
    {(sizeof(spi_ck_tbl) / sizeof(ST_PadMuxInfo)), spi_ck_tbl},
    {(sizeof(spi_di_tbl) / sizeof(ST_PadMuxInfo)), spi_di_tbl},
    {(sizeof(i2c0_scl_tbl) / sizeof(ST_PadMuxInfo)), i2c0_scl_tbl},
    {(sizeof(i2c0_sda_tbl) / sizeof(ST_PadMuxInfo)), i2c0_sda_tbl},
    {(sizeof(uart_rx_tbl) / sizeof(ST_PadMuxInfo)), uart_rx_tbl},
    {(sizeof(uart_tx_tbl) / sizeof(ST_PadMuxInfo)), uart_tx_tbl},
    {(sizeof(uart_rx1_tbl) / sizeof(ST_PadMuxInfo)), uart_rx1_tbl},
    {(sizeof(uart_tx1_tbl) / sizeof(ST_PadMuxInfo)), uart_tx1_tbl},
    {(sizeof(gpio6_tbl) / sizeof(ST_PadMuxInfo)), gpio6_tbl},
    {(sizeof(gpio7_tbl) / sizeof(ST_PadMuxInfo)), gpio7_tbl},
    {(sizeof(gpio8_tbl) / sizeof(ST_PadMuxInfo)), gpio8_tbl},
    {(sizeof(gpio9_tbl) / sizeof(ST_PadMuxInfo)), gpio9_tbl},
    {(sizeof(gpio10_tbl) / sizeof(ST_PadMuxInfo)), gpio10_tbl},
    {(sizeof(rgmii0_mclk_tbl) / sizeof(ST_PadMuxInfo)), rgmii0_mclk_tbl},
    {(sizeof(sar_gpio0_tbl) / sizeof(ST_PadMuxInfo)), sar_gpio0_tbl},
    {(sizeof(sar_gpio1_tbl) / sizeof(ST_PadMuxInfo)), sar_gpio1_tbl},
    {(sizeof(sar_gpio2_tbl) / sizeof(ST_PadMuxInfo)), sar_gpio2_tbl},
    {(sizeof(sar_gpio3_tbl) / sizeof(ST_PadMuxInfo)), sar_gpio3_tbl},
};

static const ST_PadModeInfo m_stPadModeInfoTbl[] = {
    {"GPIO_MODE", 0, 0, 0},
    {"EJ_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_EJ_MODE), REG_EJ_MODE_MASK, BIT7},
    {"EJ_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_EJ_MODE), REG_EJ_MODE_MASK, BIT8},
    {"EJ_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_EJ_MODE), REG_EJ_MODE_MASK, BIT8 | BIT7},
    {"DLA_EJ_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_DLA_EJ_MODE), REG_DLA_EJ_MODE_MASK, BIT0},
    {"DLA_EJ_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_DLA_EJ_MODE), REG_DLA_EJ_MODE_MASK, BIT1},
    {"TEST_IN_MODE_1", _RIUA_16BIT(CHIPTOP_BANK, REG_TEST_IN_MODE), REG_TEST_IN_MODE_MASK, BIT0},
    {"TEST_IN_MODE_2", _RIUA_16BIT(CHIPTOP_BANK, REG_TEST_IN_MODE), REG_TEST_IN_MODE_MASK, BIT1},
    {"TEST_IN_MODE_3", _RIUA_16BIT(CHIPTOP_BANK, REG_TEST_IN_MODE), REG_TEST_IN_MODE_MASK, BIT1 | BIT0},
    {"TEST_OUT_MODE_1", _RIUA_16BIT(CHIPTOP_BANK, REG_TEST_OUT_MODE), REG_TEST_OUT_MODE_MASK, BIT4},
    {"TEST_OUT_MODE_2", _RIUA_16BIT(CHIPTOP_BANK, REG_TEST_OUT_MODE), REG_TEST_OUT_MODE_MASK, BIT5},
    {"TEST_OUT_MODE_3", _RIUA_16BIT(CHIPTOP_BANK, REG_TEST_OUT_MODE), REG_TEST_OUT_MODE_MASK, BIT5 | BIT4},
    {"UART_IS_GPIO_0", _RIUA_16BIT(PADTOP_BANK, REG_UART_IS_GPIO), REG_UART_IS_GPIO_MASK, 0},
    {"IR_IN_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_IR_IN_MODE), REG_IR_IN_MODE_MASK, BIT4},
    {"I2C0_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_I2C0_MODE), REG_I2C0_MODE_MASK, BIT0},
    {"I2C0_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_I2C0_MODE), REG_I2C0_MODE_MASK, BIT1},
    {"I2C0_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_I2C0_MODE), REG_I2C0_MODE_MASK, BIT1 | BIT0},
    {"I2C1_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_I2C1_MODE), REG_I2C1_MODE_MASK, BIT0},
    {"I2C1_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_I2C1_MODE), REG_I2C1_MODE_MASK, BIT1},
    {"I2C1_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_I2C1_MODE), REG_I2C1_MODE_MASK, BIT1 | BIT0},
    {"I2C1_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_I2C1_MODE), REG_I2C1_MODE_MASK, BIT2},
    {"I2C2_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_I2C2_MODE), REG_I2C2_MODE_MASK, BIT8},
    {"I2C2_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_I2C2_MODE), REG_I2C2_MODE_MASK, BIT9},
    {"I2C2_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_I2C2_MODE), REG_I2C2_MODE_MASK, BIT9 | BIT8},
    {"I2C2_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_I2C2_MODE), REG_I2C2_MODE_MASK, BIT10},
    {"I2C2_MODE_5", _RIUA_16BIT(PADTOP_BANK, REG_I2C2_MODE), REG_I2C2_MODE_MASK, BIT10 | BIT8},
    {"I2C3_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_I2C3_MODE), REG_I2C3_MODE_MASK, BIT0},
    {"I2C3_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_I2C3_MODE), REG_I2C3_MODE_MASK, BIT1},
    {"I2C3_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_I2C3_MODE), REG_I2C3_MODE_MASK, BIT1 | BIT0},
    {"I2C3_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_I2C3_MODE), REG_I2C3_MODE_MASK, BIT2},
    {"SPI0_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SPI0_MODE), REG_SPI0_MODE_MASK, BIT0},
    {"SPI0_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SPI0_MODE), REG_SPI0_MODE_MASK, BIT1},
    {"SPI0_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_SPI0_MODE), REG_SPI0_MODE_MASK, BIT1 | BIT0},
    {"SPI0_CZ1_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SPI0_CZ1_MODE), REG_SPI0_CZ1_MODE_MASK, BIT4},
    {"SPI0_CZ1_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SPI0_CZ1_MODE), REG_SPI0_CZ1_MODE_MASK, BIT5},
    {"FUART_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_FUART_MODE), REG_FUART_MODE_MASK, BIT8},
    {"FUART_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_FUART_MODE), REG_FUART_MODE_MASK, BIT9},
    {"FUART_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_FUART_MODE), REG_FUART_MODE_MASK, BIT9 | BIT8},
    {"FUART_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_FUART_MODE), REG_FUART_MODE_MASK, BIT10},
    {"FUART_2W_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_FUART_2W_MODE), REG_FUART_2W_MODE_MASK, BIT12},
    {"FUART_2W_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_FUART_2W_MODE), REG_FUART_2W_MODE_MASK, BIT13},
    {"FUART_2W_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_FUART_2W_MODE), REG_FUART_2W_MODE_MASK, BIT13 | BIT12},
    {"FUART_2W_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_FUART_2W_MODE), REG_FUART_2W_MODE_MASK, BIT14},
    {"UART0_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_UART0_MODE), REG_UART0_MODE_MASK, BIT0},
    {"UART0_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_UART0_MODE), REG_UART0_MODE_MASK, BIT1},
    {"UART1_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_UART1_MODE), REG_UART1_MODE_MASK, BIT4},
    {"UART1_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_UART1_MODE), REG_UART1_MODE_MASK, BIT5},
    {"UART1_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_UART1_MODE), REG_UART1_MODE_MASK, BIT5 | BIT4},
    {"UART1_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_UART1_MODE), REG_UART1_MODE_MASK, BIT6},
    {"UART2_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_UART2_MODE), REG_UART2_MODE_MASK, BIT8},
    {"UART2_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_UART2_MODE), REG_UART2_MODE_MASK, BIT9},
    {"SD0_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SD0_MODE), REG_SD0_MODE_MASK, BIT8},
    {"SD0_CDZ_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SD0_CDZ_MODE), REG_SD0_CDZ_MODE_MASK, BIT10},
    {"EMMC_8B_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_EMMC_8B_MODE), REG_EMMC_8B_MODE_MASK, BIT2},
    {"EMMC_4B_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_EMMC_4B_MODE), REG_EMMC_4B_MODE_MASK, BIT0},
    {"EMMC_RST_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_EMMC_RST_MODE), REG_EMMC_RST_MODE_MASK, BIT4},
    {"EMMC_AS_SD_CDZ_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_EMMC_AS_SD_CDZ_MODE), REG_EMMC_AS_SD_CDZ_MODE_MASK, BIT8},
    {"PWM0_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_PWM0_MODE), REG_PWM0_MODE_MASK, BIT0},
    {"PWM0_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_PWM0_MODE), REG_PWM0_MODE_MASK, BIT1},
    {"PWM0_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_PWM0_MODE), REG_PWM0_MODE_MASK, BIT1 | BIT0},
    {"PWM1_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_PWM1_MODE), REG_PWM1_MODE_MASK, BIT4},
    {"PWM1_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_PWM1_MODE), REG_PWM1_MODE_MASK, BIT5},
    {"PWM1_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_PWM1_MODE), REG_PWM1_MODE_MASK, BIT5 | BIT4},
    {"LED0_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_LED0_MODE), REG_LED0_MODE_MASK, BIT0},
    {"LED0_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_LED0_MODE), REG_LED0_MODE_MASK, BIT1},
    {"LED0_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_LED0_MODE), REG_LED0_MODE_MASK, BIT1 | BIT0},
    {"LED1_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_LED1_MODE), REG_LED1_MODE_MASK, BIT4},
    {"LED1_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_LED1_MODE), REG_LED1_MODE_MASK, BIT5},
    {"I2S0_MCK_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_I2S0_MCK_MODE), REG_I2S0_MCK_MODE_MASK, BIT0},
    {"I2S0_MCK_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_I2S0_MCK_MODE), REG_I2S0_MCK_MODE_MASK, BIT1},
    {"I2S0_RX_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_I2S0_RX_MODE), REG_I2S0_RX_MODE_MASK, BIT8},
    {"I2S0_RX_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_I2S0_RX_MODE), REG_I2S0_RX_MODE_MASK, BIT9},
    {"I2S0_TX_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_I2S0_TX_MODE), REG_I2S0_TX_MODE_MASK, BIT12},
    {"I2S0_TX_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_I2S0_TX_MODE), REG_I2S0_TX_MODE_MASK, BIT13},
    {"I2S0_RXTX_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_I2S0_RXTX_MODE), REG_I2S0_RXTX_MODE_MASK, BIT0},
    {"I2S0_RXTX_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_I2S0_RXTX_MODE), REG_I2S0_RXTX_MODE_MASK, BIT1},
    {"DMIC_4CH_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_DMIC_4CH_MODE), REG_DMIC_4CH_MODE_MASK, BIT0},
    {"DMIC_4CH_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_DMIC_4CH_MODE), REG_DMIC_4CH_MODE_MASK, BIT1},
    {"SR0_MIPI_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR0_MIPI_MODE), REG_SR0_MIPI_MODE_MASK, BIT0},
    {"SR0_MIPI_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR0_MIPI_MODE), REG_SR0_MIPI_MODE_MASK, BIT1},
    {"SR0_MIPI_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_SR0_MIPI_MODE), REG_SR0_MIPI_MODE_MASK, BIT1 | BIT0},
    {"SR1_MIPI_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR1_MIPI_MODE), REG_SR1_MIPI_MODE_MASK, BIT2},
    {"SR1_MIPI_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR1_MIPI_MODE), REG_SR1_MIPI_MODE_MASK, BIT3},
    {"SR1_MIPI_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_SR1_MIPI_MODE), REG_SR1_MIPI_MODE_MASK, BIT3 | BIT2},
    {"SR00_MCLK_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR00_MCLK_MODE), REG_SR00_MCLK_MODE_MASK, BIT0},
    {"SR00_MCLK_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR00_MCLK_MODE), REG_SR00_MCLK_MODE_MASK, BIT1},
    {"SR00_MCLK_MODE_3", _RIUA_16BIT(PADTOP_BANK, REG_SR00_MCLK_MODE), REG_SR00_MCLK_MODE_MASK, BIT1 | BIT0},
    {"SR00_MCLK_MODE_4", _RIUA_16BIT(PADTOP_BANK, REG_SR00_MCLK_MODE), REG_SR00_MCLK_MODE_MASK, BIT2},
    {"SR01_MCLK_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR01_MCLK_MODE), REG_SR01_MCLK_MODE_MASK, BIT3},
    {"SR10_MCLK_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR10_MCLK_MODE), REG_SR10_MCLK_MODE_MASK, BIT8},
    {"SR10_MCLK_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR10_MCLK_MODE), REG_SR10_MCLK_MODE_MASK, BIT9},
    {"SR11_MCLK_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR11_MCLK_MODE), REG_SR11_MCLK_MODE_MASK, BIT10},
    {"SR00_RST_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR00_RST_MODE), REG_SR00_RST_MODE_MASK, BIT0},
    {"SR00_RST_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR00_RST_MODE), REG_SR00_RST_MODE_MASK, BIT1},
    {"SR01_RST_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR01_RST_MODE), REG_SR01_RST_MODE_MASK, BIT2},
    {"SR01_RST_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR01_RST_MODE), REG_SR01_RST_MODE_MASK, BIT3},
    {"SR10_RST_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR10_RST_MODE), REG_SR10_RST_MODE_MASK, BIT8},
    {"SR10_RST_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR10_RST_MODE), REG_SR10_RST_MODE_MASK, BIT9},
    {"SR11_RST_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR11_RST_MODE), REG_SR11_RST_MODE_MASK, BIT10},
    {"SR11_RST_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR11_RST_MODE), REG_SR11_RST_MODE_MASK, BIT11},
    {"SR00_PDN_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR00_PDN_MODE), REG_SR00_PDN_MODE_MASK, BIT0},
    {"SR10_PDN_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR10_PDN_MODE), REG_SR10_PDN_MODE_MASK, BIT8},
    {"SR0_PCLK_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR0_PCLK_MODE), REG_SR0_PCLK_MODE_MASK, BIT0},
    {"SR1_PCLK_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR1_PCLK_MODE), REG_SR1_PCLK_MODE_MASK, BIT2},
    {"SR2_PCLK_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR2_PCLK_MODE), REG_SR2_PCLK_MODE_MASK, BIT4},
    {"SR3_PCLK_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR3_PCLK_MODE), REG_SR3_PCLK_MODE_MASK, BIT6},
    {"SR0_BT656_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR0_BT656_MODE), REG_SR0_BT656_MODE_MASK, BIT0},
    {"SR1_BT656_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR1_BT656_MODE), REG_SR1_BT656_MODE_MASK, BIT2},
    {"SR2_BT656_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR2_BT656_MODE), REG_SR2_BT656_MODE_MASK, BIT4},
    {"SR3_BT656_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR3_BT656_MODE), REG_SR3_BT656_MODE_MASK, BIT6},
    {"SR0_BT1120_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR0_BT1120_MODE), REG_SR0_BT1120_MODE_MASK, BIT0},
    {"SR0_BT1120_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR0_BT1120_MODE), REG_SR0_BT1120_MODE_MASK, BIT1},
    {"SR1_BT1120_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SR1_BT1120_MODE), REG_SR1_BT1120_MODE_MASK, BIT4},
    {"SR1_BT1120_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_SR1_BT1120_MODE), REG_SR1_BT1120_MODE_MASK, BIT5},
    {"TTL24_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_TTL24_MODE), REG_TTL24_MODE_MASK, BIT8},
    {"VGA_HSYNC_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_VGA_HSYNC_MODE), REG_VGA_HSYNC_MODE_MASK, BIT8},
    {"VGA_VSYNC_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_VGA_VSYNC_MODE), REG_VGA_VSYNC_MODE_MASK, BIT9},
    {"SATA0_LED_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SATA0_LED_MODE), REG_SATA0_LED_MODE_MASK, BIT0},
    {"SATA1_LED_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_SATA1_LED_MODE), REG_SATA1_LED_MODE_MASK, BIT4},
    {"GPHY0_REF_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_GPHY0_REF_MODE), REG_GPHY0_REF_MODE_MASK, BIT0},
    {"GPHY0_REF_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_GPHY0_REF_MODE), REG_GPHY0_REF_MODE_MASK, BIT1},
    {"GPHY1_REF_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_GPHY1_REF_MODE), REG_GPHY1_REF_MODE_MASK, BIT4},
    {"GPHY1_REF_MODE_2", _RIUA_16BIT(PADTOP_BANK, REG_GPHY1_REF_MODE), REG_GPHY1_REF_MODE_MASK, BIT5},
    {"RGMII0_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_RGMII0_MODE), REG_RGMII0_MODE_MASK, BIT0},
    {"RGMII1_MODE_1", _RIUA_16BIT(PADTOP_BANK, REG_RGMII1_MODE), REG_RGMII1_MODE_MASK, BIT1},
    {"OTP_TEST_1", _RIUA_16BIT(PADTOP_BANK, REG_OTP_TEST), REG_OTP_TEST_MASK, BIT8},
    {"SPI_GPIO_0", _RIUA_16BIT(PMSLEEP_BANK, REG_SPI_GPIO), REG_SPI_GPIO_MASK, 0},
    {"SPIWPN_GPIO_0", _RIUA_16BIT(PMSLEEP_BANK, REG_SPIWPN_GPIO), REG_SPIWPN_GPIO_MASK, 0},
    {"SPICSZ1_GPIO_0", _RIUA_16BIT(PMSLEEP_BANK, REG_SPICSZ1_GPIO), REG_SPICSZ1_GPIO_MASK, 0},
    {"SPICSZ2_MODE_1", _RIUA_16BIT(PM_PADTOP_BANK, REG_SPICSZ2_MODE), REG_SPICSZ2_MODE_MASK, BIT0},
    {"SPIHOLDN_MODE_0", _RIUA_16BIT(PM_PADTOP_BANK, REG_SPIHOLDN_MODE), REG_SPIHOLDN_MODE_MASK, 0},
};

//==============================================================================
//
//                              FUNCTIONS
//
//==============================================================================

//------------------------------------------------------------------------------
//  Function    : _HalCheckPin
//  Description :
//------------------------------------------------------------------------------
static S32 _HalCheckPin(U32 padID)
{
    if (GPIO_NR <= padID)
    {
        return FALSE;
    }
    return TRUE;
}

#if 0
static void _HalSARGPIOWriteRegBit(u32 u32RegOffset, bool bEnable, U8 u8BitMsk)
{
    if (bEnable)
        _GPIO_R_BYTE(_RIUA_8BIT(PM_SAR_BANK, u32RegOffset)) |= u8BitMsk;
    else
        _GPIO_R_BYTE(_RIUA_8BIT(PM_SAR_BANK, u32RegOffset)) &= (~u8BitMsk);
}
#endif

void _HalPadDisablePadMux(U32 u32PadModeID)
{
    if (_GPIO_R_WORD_MASK(m_stPadModeInfoTbl[u32PadModeID].u32ModeRIU, m_stPadModeInfoTbl[u32PadModeID].u16ModeMask))
    {
        _GPIO_W_WORD_MASK(m_stPadModeInfoTbl[u32PadModeID].u32ModeRIU, 0, m_stPadModeInfoTbl[u32PadModeID].u16ModeMask);
    }
}

void _HalPadEnablePadMux(U32 u32PadModeID)
{
    _GPIO_W_WORD_MASK(m_stPadModeInfoTbl[u32PadModeID].u32ModeRIU, m_stPadModeInfoTbl[u32PadModeID].u16ModeVal,
                      m_stPadModeInfoTbl[u32PadModeID].u16ModeMask);
}

static S32 HalPadSetMode_General(U32 u32PadID, U32 u32Mode)
{
    U32 u32RegAddr   = 0;
    U16 u16RegVal    = 0;
    U8  u8ModeIsFind = 0;
    U16 i            = 0;

    for (i = 0; i < m_stPadMuxEntry[u32PadID].size; i++)
    {
        u32RegAddr = _RIUA_16BIT(m_stPadMuxEntry[u32PadID].padmux[i].base, m_stPadMuxEntry[u32PadID].padmux[i].offset);
        if (u32Mode == m_stPadMuxEntry[u32PadID].padmux[i].mode)
        {
            u16RegVal = _GPIO_R_WORD_MASK(u32RegAddr, 0xFFFF);
            u16RegVal &= ~(m_stPadMuxEntry[u32PadID].padmux[i].mask);
            u16RegVal |= m_stPadMuxEntry[u32PadID].padmux[i].val; // CHECK Multi-Pad Mode
            _GPIO_W_WORD_MASK(u32RegAddr, u16RegVal, 0xFFFF);
            u8ModeIsFind       = 1;
            Pad_Mode[u32PadID] = u32Mode;
#if (ENABLE_CHECK_ALL_PAD_CONFLICT == 0)
            break;
#endif
        }
        else
        {
            if ((u32Mode == PINMUX_FOR_GPIO_MODE) && (m_stPadMuxEntry[u32PadID].padmux[i].mode > PRIORITY_GREATER_GPIO))
                continue;
            u16RegVal = _GPIO_R_WORD_MASK(u32RegAddr, m_stPadMuxEntry[u32PadID].padmux[i].mask);
            if (u16RegVal == m_stPadMuxEntry[u32PadID].padmux[i].val)
            {
                printk(KERN_INFO "[Padmux]reset PAD%d(reg 0x%x:%x; mask0x%x) t0 %s (org: %s)\n", u32PadID,
                       m_stPadMuxEntry[u32PadID].padmux[i].base, m_stPadMuxEntry[u32PadID].padmux[i].offset,
                       m_stPadMuxEntry[u32PadID].padmux[i].mask, m_stPadModeInfoTbl[u32Mode].u8PadName,
                       m_stPadModeInfoTbl[m_stPadMuxEntry[u32PadID].padmux[i].mode].u8PadName);
                if (m_stPadMuxEntry[u32PadID].padmux[i].val != 0)
                {
                    _GPIO_W_WORD_MASK(u32RegAddr, 0, m_stPadMuxEntry[u32PadID].padmux[i].mask);
                }
                else
                {
                    _GPIO_W_WORD_MASK(u32RegAddr, m_stPadMuxEntry[u32PadID].padmux[i].mask,
                                      m_stPadMuxEntry[u32PadID].padmux[i].mask);
                }
            }
        }
    }
    return (u8ModeIsFind) ? 0 : 1;
}

static S32 HalPadSetMode_GeneralPMPad(U32 u32PadID, U32 u32Mode)
{
    U32 u32RegAddr   = 0;
    U16 u16RegVal    = 0;
    U8  u8ModeIsFind = 0;
    U16 i, ExtItemID = 0;

    for (i = 0; i < m_stPadMuxEntry[u32PadID].size; i++)
    {
        u32RegAddr = _RIUA_16BIT(m_stPadMuxEntry[u32PadID].padmux[i].base, m_stPadMuxEntry[u32PadID].padmux[i].offset);
        if (u32Mode == m_stPadMuxEntry[u32PadID].padmux[i].mode)
        {
            u16RegVal = _GPIO_R_WORD_MASK(u32RegAddr, 0xFFFF);
            u16RegVal &= ~(m_stPadMuxEntry[u32PadID].padmux[i].mask);
            u16RegVal |= m_stPadMuxEntry[u32PadID].padmux[i].val; // CHECK Multi-Pad Mode
            _GPIO_W_WORD_MASK(u32RegAddr, u16RegVal, 0xFFFF);
            u8ModeIsFind       = 1;
            Pad_Mode[u32PadID] = u32Mode;
#if (ENABLE_CHECK_ALL_PAD_CONFLICT == 0)
            break;
#endif
        }
        else if ((m_stPadMuxEntry[u32PadID].padmux[i].mode >= PINMUX_FOR_SPI_WPZ_EXT_EN_MODE)
                 && (m_stPadMuxEntry[u32PadID].padmux[i].mode <= PINMUX_FOR_SPI_DI_EXT_EN_MODE))
        {
            ExtItemID = i;
        }
        else
        {
            if ((u32Mode == PINMUX_FOR_GPIO_MODE) && (m_stPadMuxEntry[u32PadID].padmux[i].mode > PRIORITY_GREATER_GPIO))
                continue;
            u16RegVal = _GPIO_R_WORD_MASK(u32RegAddr, m_stPadMuxEntry[u32PadID].padmux[i].mask);
            if (u16RegVal == m_stPadMuxEntry[u32PadID].padmux[i].val)
            {
                printk(KERN_INFO "[Padmux]reset PAD%d(reg 0x%x:%x; mask0x%x) t0 %s (org: %s)\n", u32PadID,
                       m_stPadMuxEntry[u32PadID].padmux[i].base, m_stPadMuxEntry[u32PadID].padmux[i].offset,
                       m_stPadMuxEntry[u32PadID].padmux[i].mask, m_stPadModeInfoTbl[u32Mode].u8PadName,
                       m_stPadModeInfoTbl[m_stPadMuxEntry[u32PadID].padmux[i].mode].u8PadName);
                if (m_stPadMuxEntry[u32PadID].padmux[i].val != 0)
                {
                    _GPIO_W_WORD_MASK(u32RegAddr, 0, m_stPadMuxEntry[u32PadID].padmux[i].mask);
                }
                else
                {
                    _GPIO_W_WORD_MASK(u32RegAddr, m_stPadMuxEntry[u32PadID].padmux[i].mask,
                                      m_stPadMuxEntry[u32PadID].padmux[i].mask);
                }
            }
        }
    }

    if (u8ModeIsFind)
    {
        // set external data mode
        u32RegAddr = _RIUA_16BIT(m_stPadMuxEntry[u32PadID].padmux[ExtItemID].base,
                                 m_stPadMuxEntry[u32PadID].padmux[ExtItemID].offset);
        u16RegVal  = _GPIO_R_WORD_MASK(u32RegAddr, 0xFFFF);
        u16RegVal &= ~(m_stPadMuxEntry[u32PadID].padmux[ExtItemID].mask);
        u16RegVal |= m_stPadMuxEntry[u32PadID].padmux[ExtItemID].val; // CHECK Multi-Pad Mode

        _GPIO_W_WORD_MASK(u32RegAddr, u16RegVal, 0xFFFF);
    }

    return (u8ModeIsFind) ? 0 : 1;
}

//#define PAD_PM_IRIN_PATCH // m6 should patch because hardware design
//------------------------------------------------------------------------------
//  Function    : HalPadSetVal
//  Description :
//------------------------------------------------------------------------------
S32 HalPadSetVal(U32 u32PadID, U32 u32Mode)
{
    if (FALSE == _HalCheckPin(u32PadID))
    {
        return 1;
    }
    if (u32PadID >= PAD_SPI_WPZ && u32PadID <= PAD_SPI_DI)
    {
        return HalPadSetMode_GeneralPMPad(u32PadID, u32Mode);
    }
    else
    {
        return HalPadSetMode_General(u32PadID, u32Mode);
    }
}

//------------------------------------------------------------------------------
//  Function    : HalPadSetVal
//  Description :
//------------------------------------------------------------------------------
S32 HalPadGetVal(U32 u32PadID, U32* u32Mode)
{
    if (FALSE == _HalCheckPin(u32PadID))
    {
        return 1;
    }
    *u32Mode = Pad_Mode[u32PadID];
    return 0;
}

//------------------------------------------------------------------------------
//  Function    :set GPIO voltage value
//  Description :only for i7
//------------------------------------------------------------------------------
void HalGPIOSetVol(U32 u32Group, U32 u32Mode) {}
//------------------------------------------------------------------------------
//  Function    : HalPadSet
//  Description :
//------------------------------------------------------------------------------
S32 HalPadSetMode(U32 u32Mode)
{
    U32 u32PadID;
    U16 k = 0;
    U16 i = 0;

    for (k = 0; k < sizeof(m_stPadMuxEntry) / sizeof(struct stPadMuxEntry); k++)
    {
        for (i = 0; i < m_stPadMuxEntry[k].size; i++)
        {
            if (u32Mode == m_stPadMuxEntry[k].padmux[i].mode)
            {
                u32PadID = m_stPadMuxEntry[k].padmux[i].padID;
                if (u32PadID >= GPIO_NR)
                {
                    return 1;
                }
                if (u32PadID >= PAD_SPI_WPZ && u32PadID <= PAD_SPI_DI)
                {
                    if (HalPadSetMode_GeneralPMPad(u32PadID, u32Mode))
                    {
                        return 1;
                    }
                }
                else
                {
                    if (HalPadSetMode_General(u32PadID, u32Mode))
                    {
                        return 1;
                    }
                }
            }
        }
    }
    return 0;
}

S32 _HalPadCheckDisablePadMux(U32 u32PadModeID)
{
    U16 u16RegVal = 0;

    u16RegVal =
        _GPIO_R_WORD_MASK(m_stPadModeInfoTbl[u32PadModeID].u32ModeRIU, m_stPadModeInfoTbl[u32PadModeID].u16ModeMask);

    if (u16RegVal != 0)
    {
        m_stPadCheckVal.infos[m_stPadCheckVal.infocount].base =
            (U16)((m_stPadModeInfoTbl[u32PadModeID].u32ModeRIU & 0xFFFF00) >> 9);
        m_stPadCheckVal.infos[m_stPadCheckVal.infocount].offset =
            (U16)((m_stPadModeInfoTbl[u32PadModeID].u32ModeRIU & 0x1FF) >> 2);
        m_stPadCheckVal.infos[m_stPadCheckVal.infocount].mask   = m_stPadModeInfoTbl[u32PadModeID].u16ModeMask;
        m_stPadCheckVal.infos[m_stPadCheckVal.infocount].val    = 0;
        m_stPadCheckVal.infos[m_stPadCheckVal.infocount].regval = u16RegVal;
        m_stPadCheckVal.infocount++;
        return 1;
    }
    return 0;
}

S32 _HalPadCheckEnablePadMux(U32 u32PadModeID)
{
    U16 u16RegVal = 0;

    u16RegVal =
        _GPIO_R_WORD_MASK(m_stPadModeInfoTbl[u32PadModeID].u32ModeRIU, m_stPadModeInfoTbl[u32PadModeID].u16ModeMask);

    if (u16RegVal != m_stPadModeInfoTbl[u32PadModeID].u16ModeVal)
    {
        m_stPadCheckVal.infos[m_stPadCheckVal.infocount].base =
            (U16)((m_stPadModeInfoTbl[u32PadModeID].u32ModeRIU & 0xFFFF00) >> 9);
        m_stPadCheckVal.infos[m_stPadCheckVal.infocount].offset =
            (U16)((m_stPadModeInfoTbl[u32PadModeID].u32ModeRIU & 0x1FF) >> 2);
        m_stPadCheckVal.infos[m_stPadCheckVal.infocount].mask   = m_stPadModeInfoTbl[u32PadModeID].u16ModeMask;
        m_stPadCheckVal.infos[m_stPadCheckVal.infocount].val    = m_stPadModeInfoTbl[u32PadModeID].u16ModeVal;
        m_stPadCheckVal.infos[m_stPadCheckVal.infocount].regval = u16RegVal;
        m_stPadCheckVal.infocount++;
        return 1;
    }
    return 0;
}

static S32 HalPadCheckMode_General(U32 u32PadID, U32 u32Mode)
{
    U32 u32RegAddr   = 0;
    U16 u16RegVal    = 0;
    U8  u8ModeIsFind = 0;
    U8  u8ModeIsErr  = 0;
    U16 i            = 0;

    for (i = 0; i < m_stPadMuxEntry[u32PadID].size; i++)
    {
        if (u32PadID == m_stPadMuxEntry[u32PadID].padmux[i].padID)
        {
            u32RegAddr =
                _RIUA_16BIT(m_stPadMuxEntry[u32PadID].padmux[i].base, m_stPadMuxEntry[u32PadID].padmux[i].offset);

            if (u32Mode == m_stPadMuxEntry[u32PadID].padmux[i].mode)
            {
                u16RegVal = _GPIO_R_WORD_MASK(u32RegAddr, 0xFFFF);
                u16RegVal &= (m_stPadMuxEntry[u32PadID].padmux[i].mask);
                if (u16RegVal != m_stPadMuxEntry[u32PadID].padmux[i].val) // CHECK Multi-Pad Mode
                {
                    u8ModeIsErr++;

                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].base =
                        (U16)(m_stPadMuxEntry[u32PadID].padmux[i].base >> 8);
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].offset =
                        m_stPadMuxEntry[u32PadID].padmux[i].offset;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].mask   = m_stPadMuxEntry[u32PadID].padmux[i].mask;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].val    = m_stPadMuxEntry[u32PadID].padmux[i].val;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].regval = u16RegVal;
                    m_stPadCheckVal.infocount++;
                }

                u8ModeIsFind = 1;
#if (ENABLE_CHECK_ALL_PAD_CONFLICT == 0)
                break;
#endif
            }
            else
            {
                if (u32Mode == PINMUX_FOR_GPIO_MODE)
                    continue;
                u16RegVal = _GPIO_R_WORD_MASK(u32RegAddr, m_stPadMuxEntry[u32PadID].padmux[i].mask);
                if (u16RegVal == m_stPadMuxEntry[u32PadID].padmux[i].val)
                {
                    u8ModeIsErr++;

                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].base =
                        (U16)(m_stPadMuxEntry[u32PadID].padmux[i].base >> 8);
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].offset =
                        m_stPadMuxEntry[u32PadID].padmux[i].offset;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].mask   = m_stPadMuxEntry[u32PadID].padmux[i].mask;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].val    = m_stPadMuxEntry[u32PadID].padmux[i].val;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].regval = u16RegVal;
                    m_stPadCheckVal.infocount++;
                }
            }
        }
    }

    return (u8ModeIsFind && !u8ModeIsErr) ? 0 : 1;
}

static S32 HalPadCheckMode_GeneralPMPad(U32 u32PadID, U32 u32Mode)
{
    U32 u32RegAddr   = 0;
    U16 u16RegVal    = 0;
    U8  u8ModeIsFind = 0;
    U8  u8ModeIsErr  = 0;
    U16 i, ExtItemID = 0;

    for (i = 0; i < m_stPadMuxEntry[u32PadID].size; i++)
    {
        if (u32PadID == m_stPadMuxEntry[u32PadID].padmux[i].padID)
        {
            u32RegAddr =
                _RIUA_16BIT(m_stPadMuxEntry[u32PadID].padmux[i].base, m_stPadMuxEntry[u32PadID].padmux[i].offset);

            if (u32Mode == m_stPadMuxEntry[u32PadID].padmux[i].mode)
            {
                u16RegVal = _GPIO_R_WORD_MASK(u32RegAddr, 0xFFFF);
                u16RegVal &= (m_stPadMuxEntry[u32PadID].padmux[i].mask);
                if (u16RegVal != m_stPadMuxEntry[u32PadID].padmux[i].val) // CHECK Multi-Pad Mode
                {
                    u8ModeIsErr++;

                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].base =
                        (U16)(m_stPadMuxEntry[u32PadID].padmux[i].base >> 8);
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].offset =
                        m_stPadMuxEntry[u32PadID].padmux[i].offset;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].mask   = m_stPadMuxEntry[u32PadID].padmux[i].mask;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].val    = m_stPadMuxEntry[u32PadID].padmux[i].val;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].regval = u16RegVal;
                    m_stPadCheckVal.infocount++;
                }

                u8ModeIsFind = 1;
#if (ENABLE_CHECK_ALL_PAD_CONFLICT == 0)
                break;
#endif
            }
            else if ((m_stPadMuxEntry[u32PadID].padmux[i].mode >= PINMUX_FOR_SPI_WPZ_EXT_EN_MODE)
                     && (m_stPadMuxEntry[u32PadID].padmux[i].mode <= PINMUX_FOR_SPI_DI_EXT_EN_MODE))
            {
                ExtItemID = i;
            }
            else
            {
                if (u32Mode == PINMUX_FOR_GPIO_MODE)
                    continue;
                u16RegVal = _GPIO_R_WORD_MASK(u32RegAddr, m_stPadMuxEntry[u32PadID].padmux[i].mask);
                if (u16RegVal == m_stPadMuxEntry[u32PadID].padmux[i].val)
                {
                    u8ModeIsErr++;

                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].base =
                        (U16)(m_stPadMuxEntry[u32PadID].padmux[i].base >> 8);
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].offset =
                        m_stPadMuxEntry[u32PadID].padmux[i].offset;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].mask   = m_stPadMuxEntry[u32PadID].padmux[i].mask;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].val    = m_stPadMuxEntry[u32PadID].padmux[i].val;
                    m_stPadCheckVal.infos[m_stPadCheckVal.infocount].regval = u16RegVal;
                    m_stPadCheckVal.infocount++;
                }
            }
        }
    }

    if (u8ModeIsFind)
    {
        // set external data mode
        u32RegAddr = _RIUA_16BIT(m_stPadMuxEntry[u32PadID].padmux[ExtItemID].base,
                                 m_stPadMuxEntry[u32PadID].padmux[ExtItemID].offset);
        u16RegVal  = _GPIO_R_WORD_MASK(u32RegAddr, 0xFFFF);
        u16RegVal &= (m_stPadMuxEntry[u32PadID].padmux[ExtItemID].mask);
        if (u16RegVal != m_stPadMuxEntry[u32PadID].padmux[ExtItemID].val)
        {
            u8ModeIsErr++;

            m_stPadCheckVal.infos[m_stPadCheckVal.infocount].base =
                (U16)(m_stPadMuxEntry[u32PadID].padmux[ExtItemID].base >> 8);
            m_stPadCheckVal.infos[m_stPadCheckVal.infocount].offset =
                m_stPadMuxEntry[u32PadID].padmux[ExtItemID].offset;
            m_stPadCheckVal.infos[m_stPadCheckVal.infocount].mask   = m_stPadMuxEntry[u32PadID].padmux[ExtItemID].mask;
            m_stPadCheckVal.infos[m_stPadCheckVal.infocount].val    = m_stPadMuxEntry[u32PadID].padmux[ExtItemID].val;
            m_stPadCheckVal.infos[m_stPadCheckVal.infocount].regval = u16RegVal;
            m_stPadCheckVal.infocount++;
        }
    }

    return (u8ModeIsFind && !u8ModeIsErr) ? 0 : 1;
}

S32 HalPadCheckVal(U32 u32PadID, U32 u32Mode)
{
    if (FALSE == _HalCheckPin(u32PadID))
    {
        return 1;
    }

    memset(&m_stPadCheckVal, 0, sizeof(m_stPadCheckVal));
    if (u32PadID >= PAD_SPI_WPZ && u32PadID <= PAD_SPI_DI)
    {
        return HalPadCheckMode_GeneralPMPad(u32PadID, u32Mode);
    }
    else
    {
        return HalPadCheckMode_General(u32PadID, u32Mode);
    }
}

U8 HalPadCheckInfoCount(void)
{
    return m_stPadCheckVal.infocount;
}

void* HalPadCheckInfoGet(U8 u8Index)
{
    return (void*)&m_stPadCheckVal.infos[u8Index];
}

U8 HalPadModeToVal(U8* pu8Mode, U8* u8Index)
{
    U16 index;
    for (index = 0; index < (sizeof(m_stPadModeInfoTbl) / sizeof(m_stPadModeInfoTbl[0])); index++)
    {
        if (!strcmp(m_stPadModeInfoTbl[index].u8PadName, pu8Mode))
        {
            *u8Index = index;
            return 0;
        }
    }
    return 1;
}

static U32 u32PadID[GPIO_NR + 1] = {0};

U32* HalPadModeToPadIndex(U32 u32Mode)
{
    U16 k     = 0;
    U16 i     = 0;
    U16 Count = 0;

    for (k = 0; k < sizeof(m_stPadMuxEntry) / sizeof(struct stPadMuxEntry); k++)
    {
        for (i = 0; i < m_stPadMuxEntry[k].size; i++)
        {
            if (u32Mode == m_stPadMuxEntry[k].padmux[i].mode)
            {
                u32PadID[Count] = m_stPadMuxEntry[k].padmux[i].padID;
                Count += 1;
            }
        }
    }
    u32PadID[Count] = PAD_UNKNOWN;
    return u32PadID;
}
