// Seed: 3422717898
module module_0 (
    input  tri   id_0,
    output wor   id_1,
    input  uwire id_2
    , id_5,
    input  wor   id_3
);
  parameter id_6 = 1;
  assign module_2.id_13 = 0;
  assign id_1 = -1;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    input wor id_2,
    input supply1 id_3,
    output tri id_4,
    input supply1 id_5,
    input tri1 id_6
);
  assign id_0 = !-1'h0;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_6,
      id_2
  );
endmodule
module module_2 #(
    parameter id_12 = 32'd11,
    parameter id_6  = 32'd40
) (
    output uwire id_0,
    output wor id_1,
    input tri0 id_2,
    input uwire id_3,
    input tri0 id_4,
    output tri1 id_5,
    input supply0 _id_6,
    input wire id_7
);
  logic id_9;
  ;
  assign id_0 = 1;
  parameter id_10 = 'b0;
  logic [7:0][-1 'b0 : !  -1] id_11;
  wire _id_12;
  wand id_13;
  logic id_14;
  ;
  assign id_13 = -1 - 1;
  assign (pull1, weak0) id_9[id_12] = id_10;
  assign id_11[id_6] = -1;
  wire id_15 = id_4;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_7,
      id_3
  );
  assign id_13 = id_2;
endmodule
