Verilog ML Benchmark Generator (Documentation)
======================================

.. toctree::
   :maxdepth: 2

   readme
   installation
   usage
   authors
   history

Package Struture
==================

.. toctree::
   :maxdepth: 3
	     
   modules

Indices and tables
==================
* :ref:`genindex`
* :ref:`modindex`
* :ref:`search`
