<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element EightBitsToSevenSeg_0
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element EightBitsToSevenSeg_1
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element RotaryCtl_0
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element RotaryCtl_1
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element ShiftRegCtl_0
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element clk_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="5CSEMA5F31C6" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="6" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="ecad_fpga.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface
   name="eightbitstosevenseg_0_led_pins"
   internal="EightBitsToSevenSeg_0.led_pins"
   type="conduit"
   dir="end" />
 <interface
   name="eightbitstosevenseg_1_led_pins"
   internal="EightBitsToSevenSeg_1.led_pins"
   type="conduit"
   dir="end" />
 <interface name="reset" internal="clk_0.clk_in_reset" type="reset" dir="end" />
 <interface
   name="rotaryctl_0_rotary_event"
   internal="RotaryCtl_0.rotary_event"
   type="conduit"
   dir="end" />
 <interface
   name="rotaryctl_0_rotary_in"
   internal="RotaryCtl_0.rotary_in"
   type="conduit"
   dir="end" />
 <interface
   name="rotaryctl_1_rotary_event"
   internal="RotaryCtl_1.rotary_event"
   type="conduit"
   dir="end" />
 <interface
   name="rotaryctl_1_rotary_in"
   internal="RotaryCtl_1.rotary_in"
   type="conduit"
   dir="end" />
 <interface
   name="shiftregctl_0_buttons"
   internal="ShiftRegCtl_0.buttons"
   type="conduit"
   dir="end" />
 <interface
   name="shiftregctl_0_shiftreg_ext"
   internal="ShiftRegCtl_0.shiftreg_ext"
   type="conduit"
   dir="end" />
 <module
   name="EightBitsToSevenSeg_0"
   kind="EightBitsToSevenSeg"
   version="1.0"
   enabled="1" />
 <module
   name="EightBitsToSevenSeg_1"
   kind="EightBitsToSevenSeg"
   version="1.0"
   enabled="1" />
 <module name="RotaryCtl_0" kind="RotaryCtl" version="1.0.1" enabled="1" />
 <module name="RotaryCtl_1" kind="RotaryCtl" version="1.0.1" enabled="1" />
 <module name="ShiftRegCtl_0" kind="ShiftRegCtl" version="1.0" enabled="1" />
 <module name="clk_0" kind="clock_source" version="16.1" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <connection
   kind="clock"
   version="16.1"
   start="clk_0.clk"
   end="EightBitsToSevenSeg_0.clock" />
 <connection kind="clock" version="16.1" start="clk_0.clk" end="RotaryCtl_0.clock" />
 <connection kind="clock" version="16.1" start="clk_0.clk" end="RotaryCtl_1.clock" />
 <connection
   kind="clock"
   version="16.1"
   start="clk_0.clk"
   end="EightBitsToSevenSeg_1.clock" />
 <connection
   kind="clock"
   version="16.1"
   start="clk_0.clk"
   end="ShiftRegCtl_0.clock_sink" />
 <connection
   kind="conduit"
   version="16.1"
   start="EightBitsToSevenSeg_1.data_in"
   end="RotaryCtl_1.rotary_pos">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="16.1"
   start="RotaryCtl_0.rotary_pos"
   end="EightBitsToSevenSeg_0.data_in">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="reset"
   version="16.1"
   start="clk_0.clk_reset"
   end="EightBitsToSevenSeg_0.reset" />
 <connection
   kind="reset"
   version="16.1"
   start="clk_0.clk_reset"
   end="RotaryCtl_0.reset" />
 <connection
   kind="reset"
   version="16.1"
   start="clk_0.clk_reset"
   end="RotaryCtl_1.reset" />
 <connection
   kind="reset"
   version="16.1"
   start="clk_0.clk_reset"
   end="EightBitsToSevenSeg_1.reset" />
 <connection
   kind="reset"
   version="16.1"
   start="clk_0.clk_reset"
   end="ShiftRegCtl_0.reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
