# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do WrapperULA_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/WrapperULA {C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/WrapperULA/Mux16bit2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:54 on Oct 06,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/WrapperULA" C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/WrapperULA/Mux16bit2x1.v 
# -- Compiling module Mux16bit2x1
# 
# Top level modules:
# 	Mux16bit2x1
# End time: 15:38:54 on Oct 06,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/WrapperULA {C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/WrapperULA/Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:54 on Oct 06,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/WrapperULA" C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/WrapperULA/Decoder.v 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 15:38:55 on Oct 06,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/WrapperULA {C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/WrapperULA/ULA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:55 on Oct 06,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/WrapperULA" C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/WrapperULA/ULA.v 
# -- Compiling module ULA
# 
# Top level modules:
# 	ULA
# End time: 15:38:55 on Oct 06,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/WrapperULA {C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/WrapperULA/RegisterBank.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:55 on Oct 06,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/WrapperULA" C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/WrapperULA/RegisterBank.v 
# -- Compiling module RegisterBank
# 
# Top level modules:
# 	RegisterBank
# End time: 15:38:56 on Oct 06,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/WrapperULA {C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/WrapperULA/WrapperULA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:56 on Oct 06,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/WrapperULA" C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/WrapperULA/WrapperULA.v 
# -- Compiling module WrapperULA
# 
# Top level modules:
# 	WrapperULA
# End time: 15:38:56 on Oct 06,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/WrapperULA {C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/WrapperULA/Dec7Seg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:56 on Oct 06,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/WrapperULA" C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/WrapperULA/Dec7Seg.v 
# -- Compiling module Dec7Seg
# 
# Top level modules:
# 	Dec7Seg
# End time: 15:38:56 on Oct 06,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/WrapperULA {C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/WrapperULA/Control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:57 on Oct 06,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/WrapperULA" C:/Users/Ricardo/Documents/GitHub/arquitetura_de_computadores/WrapperULA/Control.v 
# -- Compiling module Control
# 
# Top level modules:
# 	Control
# End time: 15:38:57 on Oct 06,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.ULA
# vsim work.ULA 
# Start time: 15:39:04 on Oct 06,2017
# Loading work.ULA
add wave -position insertpoint  \
sim:/ULA/InsADD \
sim:/ULA/InsSUB \
sim:/ULA/InsSLT \
sim:/ULA/InsAND \
sim:/ULA/InsOR \
sim:/ULA/InsXOR \
sim:/ULA/CLK \
sim:/ULA/Op \
sim:/ULA/OpA \
sim:/ULA/OpB \
sim:/ULA/Res \
sim:/ULA/flg
force -freeze sim:/ULA/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/ULA/Op 0000 0
force -freeze sim:/ULA/OpA 0000000000110011 0
force -freeze sim:/ULA/OpB 1111111111000011 0
run
force -freeze sim:/ULA/OpB 1111111111001011 0
run
force -freeze sim:/ULA/OpB 1111111111001001 0
run
force -freeze sim:/ULA/OpB 1111111111001111 0
run
force -freeze sim:/ULA/OpB 1111111111001101 0
run
force -freeze sim:/ULA/OpA 01111111110011100 0
force -freeze sim:/ULA/OpB 0000011100000000 0
run
force -freeze sim:/ULA/OpA 0111111110011100 0
run
# End time: 15:52:47 on Oct 06,2017, Elapsed time: 0:13:43
# Errors: 0, Warnings: 0
