<profile>

<ReportVersion>
<Version>2016.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020clg484-1</Part>
<TopModelName>insertion_sort</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>4.91</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>232</Best-caseLatency>
<Average-caseLatency>1030</Average-caseLatency>
<Worst-caseLatency>1790</Worst-caseLatency>
<Interval-min>233</Interval-min>
<Interval-max>1791</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<LOOP1>
<TripCount>1</TripCount>
<Latency>1</Latency>
<IterationLatency>1</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>2</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>5</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>3</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>7</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>4</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>9</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>5</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>11</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>6</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>13</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>7</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>15</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>17</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>9</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>19</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>10</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>21</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>11</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>23</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>12</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>25</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>13</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>27</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>14</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>29</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>15</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>31</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>16</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>33</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>17</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>35</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>18</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>37</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>19</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>39</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>20</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>41</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>21</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>43</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>22</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>45</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>23</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>47</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>24</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>49</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>25</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>51</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>26</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>53</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>27</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>55</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>28</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>57</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>29</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>59</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>30</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>61</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>31</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>63</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>32</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>65</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>33</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>67</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>34</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>69</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>35</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>71</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>36</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>73</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>37</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>75</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>38</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>77</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
<LOOP1>
<TripCount>
<range>
<min>1</min>
<max>39</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>79</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</LOOP1>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>4</BRAM_18K>
<FF>877</FF>
<LUT>1660</LUT>
<DSP48E>0</DSP48E>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP48E>220</DSP48E>
<FF>106400</FF>
<LUT>53200</LUT>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>s_axi_AXILiteS_AWVALID</name>
<Object>AXILiteS</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_AWREADY</name>
<Object>AXILiteS</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_AWADDR</name>
<Object>AXILiteS</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>10</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_WVALID</name>
<Object>AXILiteS</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_WREADY</name>
<Object>AXILiteS</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_WDATA</name>
<Object>AXILiteS</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_WSTRB</name>
<Object>AXILiteS</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_ARVALID</name>
<Object>AXILiteS</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_ARREADY</name>
<Object>AXILiteS</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_ARADDR</name>
<Object>AXILiteS</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>10</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_RVALID</name>
<Object>AXILiteS</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_RREADY</name>
<Object>AXILiteS</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_RDATA</name>
<Object>AXILiteS</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_RRESP</name>
<Object>AXILiteS</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_BVALID</name>
<Object>AXILiteS</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_BREADY</name>
<Object>AXILiteS</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_AXILiteS_BRESP</name>
<Object>AXILiteS</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>ap_clk</name>
<Object>insertion_sort</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>insertion_sort</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>interrupt</name>
<Object>insertion_sort</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
