[{"raw":{},"required":["Filename","Size"],"package":"covered-doc","source":"covered","version":"0.7.10-3.1","section":"doc","priority":"optional","architecture":"all","installedSize":2439,"maintainer":"Debian Electronics Team <pkg-electronics-devel@lists.alioth.debian.org>","description":"Verilog code coverage analysis tool - documentation","homepage":"http://covered.sourceforge.net/","filename":"pool/main/c/covered/covered-doc_0.7.10-3.1_all.deb","size":1690448,"md5":"ebbb863bd19042b981164b4476f852e5","sha256":"2416320aae74bdee802d278c040d374af8f612592a6afb0b98f58c115d490929","descriptionMd5":"33a78d25d4b98a5abc59af174252bf4d"}]