// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "03/12/2019 17:31:02"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module processador (
	addr_in,
	clk,
	r,
	hex0,
	hex1,
	hex2,
	hex3,
	rom_addr_t,
	rom_rd_t,
	rom_data_t,
	R_data_t,
	RAM_W_data_t,
	I_rd_t,
	RF_s_t,
	RF_W_wr_t,
	RF_Rp_rd_t,
	RF_Rq_rd_t,
	alu_s0_t,
	D_rd_t,
	D_wr_t,
	RF_W_addr_t,
	RF_Rp_addr_t,
	RF_Rq_addr_t,
	D_addr_t);
input 	[7:0] addr_in;
input 	clk;
input 	r;
output 	[6:0] hex0;
output 	[6:0] hex1;
output 	[6:0] hex2;
output 	[6:0] hex3;
output 	[7:0] rom_addr_t;
output 	rom_rd_t;
output 	[15:0] rom_data_t;
output 	[15:0] R_data_t;
output 	[15:0] RAM_W_data_t;
output 	I_rd_t;
output 	RF_s_t;
output 	RF_W_wr_t;
output 	RF_Rp_rd_t;
output 	RF_Rq_rd_t;
output 	alu_s0_t;
output 	D_rd_t;
output 	D_wr_t;
output 	[3:0] RF_W_addr_t;
output 	[3:0] RF_Rp_addr_t;
output 	[3:0] RF_Rq_addr_t;
output 	[7:0] D_addr_t;

// Design Ports Information
// hex0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_addr_t[0]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_addr_t[1]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_addr_t[2]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_addr_t[3]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_addr_t[4]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_addr_t[5]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_addr_t[6]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_addr_t[7]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_rd_t	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_t[0]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_t[1]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_t[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_t[3]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_t[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_t[5]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_t[6]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_t[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_t[8]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_t[9]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_t[10]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_t[11]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_t[12]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_t[13]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_t[14]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_t[15]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_data_t[0]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_data_t[1]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_data_t[2]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_data_t[3]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_data_t[4]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_data_t[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_data_t[6]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_data_t[7]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_data_t[8]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_data_t[9]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_data_t[10]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_data_t[11]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_data_t[12]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_data_t[13]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_data_t[14]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_data_t[15]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_W_data_t[0]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_W_data_t[1]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_W_data_t[2]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_W_data_t[3]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_W_data_t[4]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_W_data_t[5]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_W_data_t[6]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_W_data_t[7]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_W_data_t[8]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_W_data_t[9]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_W_data_t[10]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_W_data_t[11]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_W_data_t[12]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_W_data_t[13]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_W_data_t[14]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_W_data_t[15]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// I_rd_t	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_s_t	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_wr_t	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_Rp_rd_t	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_Rq_rd_t	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// alu_s0_t	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_rd_t	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_wr_t	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_addr_t[0]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_addr_t[1]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_addr_t[2]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_addr_t[3]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_Rp_addr_t[0]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_Rp_addr_t[1]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_Rp_addr_t[2]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_Rp_addr_t[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_Rq_addr_t[0]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_Rq_addr_t[1]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_Rq_addr_t[2]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_Rq_addr_t[3]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_addr_t[0]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_addr_t[1]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_addr_t[2]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_addr_t[3]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_addr_t[4]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_addr_t[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_addr_t[6]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_addr_t[7]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addr_in[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr_in[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr_in[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr_in[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr_in[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr_in[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr_in[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr_in[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// r	=>  Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \BO|bank|data_rtl_1|auto_generated|ram_block1a8 ;
wire \BO|bank|data_rtl_1|auto_generated|ram_block1a6 ;
wire \BO|bank|data_rtl_1|auto_generated|ram_block1a5 ;
wire \BO|bank|data_rtl_1|auto_generated|ram_block1a3 ;
wire \BO|bank|data_rtl_1|auto_generated|ram_block1a2 ;
wire \BO|bank|data_rtl_1|auto_generated|ram_block1a1 ;
wire \div|Add0~0_combout ;
wire \div|Add0~4_combout ;
wire \div|Add0~8_combout ;
wire \div|Add0~10_combout ;
wire \div|Add0~12_combout ;
wire \div|Add0~22_combout ;
wire \div|Add0~30_combout ;
wire \BINBDC|add2|ADD3_out[2]~0_combout ;
wire \BINBDC|add4|ADD3_out[2]~0_combout ;
wire \BINBDC|add5|ADD3_out[2]~0_combout ;
wire \BINBDC|add6|ADD3_out[2]~0_combout ;
wire \BINBDC|add7|ADD3_out[2]~0_combout ;
wire \BINBDC|add8|ADD3_out[2]~0_combout ;
wire \BINBDC|add9|ADD3_out[2]~0_combout ;
wire \BINBDC|add11|ADD3_out[1]~1_combout ;
wire \BINBDC|add0|ADD3_out[3]~0_combout ;
wire \BINBDC|add14|ADD3_out[0]~2_combout ;
wire \BINBDC|add16|ADD3_out[0]~2_combout ;
wire \BINBDC|add17|ADD3_out[0]~2_combout ;
wire \BINBDC|add18|ADD3_out[2]~0_combout ;
wire \BINBDC|add19|ADD3_out[0]~2_combout ;
wire \BINBDC|add20|ADD3_out[0]~2_combout ;
wire \BINBDC|add15|ADD3_out[3]~3_combout ;
wire \BINBDC|add24|ADD3_out[2]~0_combout ;
wire \BINBDC|add25|ADD3_out[2]~0_combout ;
wire \BINBDC|add26|ADD3_out[0]~2_combout ;
wire \BINBDC|add27|ADD3_out[2]~0_combout ;
wire \BINBDC|add24|ADD3_out[3]~3_combout ;
wire \BINBDC|add31|ADD3_out[2]~0_combout ;
wire \div|Equal0~0_combout ;
wire \div|cnt~2_combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \CU|IR|data_out[3]~feeder_combout ;
wire \CU|IR|data_out[10]~feeder_combout ;
wire \CU|IR|data_out[11]~feeder_combout ;
wire \div|Add0~35 ;
wire \div|Add0~36_combout ;
wire \div|cnt~1_combout ;
wire \div|cnt~0_combout ;
wire \div|cnt~3_combout ;
wire \div|Add0~1 ;
wire \div|Add0~2_combout ;
wire \div|Add0~3 ;
wire \div|Add0~5 ;
wire \div|Add0~6_combout ;
wire \div|Add0~7 ;
wire \div|Add0~9 ;
wire \div|Add0~11 ;
wire \div|Add0~13 ;
wire \div|Add0~14_combout ;
wire \div|Add0~15 ;
wire \div|Add0~16_combout ;
wire \div|cnt~4_combout ;
wire \div|cnt~5_combout ;
wire \div|Add0~17 ;
wire \div|Add0~18_combout ;
wire \div|Add0~19 ;
wire \div|Add0~20_combout ;
wire \div|Equal0~2_combout ;
wire \div|Equal0~1_combout ;
wire \div|Add0~21 ;
wire \div|Add0~23 ;
wire \div|Add0~24_combout ;
wire \div|cnt~6_combout ;
wire \div|Add0~25 ;
wire \div|Add0~26_combout ;
wire \div|Add0~27 ;
wire \div|Add0~28_combout ;
wire \div|Equal0~3_combout ;
wire \div|Equal0~4_combout ;
wire \div|cnt~9_combout ;
wire \div|Add0~37 ;
wire \div|Add0~38_combout ;
wire \div|Add0~39 ;
wire \div|Add0~40_combout ;
wire \div|cnt~8_combout ;
wire \div|cnt~7_combout ;
wire \div|Add0~29 ;
wire \div|Add0~31 ;
wire \div|Add0~33 ;
wire \div|Add0~34_combout ;
wire \div|Add0~32_combout ;
wire \div|Equal0~5_combout ;
wire \div|ax~0_combout ;
wire \div|ax~regout ;
wire \div|ax~clkctrl_outclk ;
wire \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ;
wire \~GND~combout ;
wire \CU|BC|y_present.start~feeder_combout ;
wire \r~combout ;
wire \r~clkctrl_outclk ;
wire \CU|BC|y_present.start~regout ;
wire \CU|PC|LPM_COUNTER_component|auto_generated|_~0_combout ;
wire \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ;
wire \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ;
wire \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ;
wire \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ;
wire \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ;
wire \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ;
wire \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ;
wire \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout ;
wire \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ;
wire \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout ;
wire \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ;
wire \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout ;
wire \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ;
wire \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout ;
wire \CU|BC|Selector11~1_combout ;
wire \CU|IR|data_out[12]~feeder_combout ;
wire \CU|BC|y_next.sum1~0_combout ;
wire \CU|BC|comb~1_combout ;
wire \CU|BC|y_next.sum1_318~combout ;
wire \CU|BC|y_present.sum1~regout ;
wire \CU|BC|y_next.sum2_306~combout ;
wire \CU|BC|y_present.sum2~regout ;
wire \CU|BC|y_next.decoding_387~combout ;
wire \CU|BC|y_present.decoding~regout ;
wire \CU|BC|y_next.store1~0_combout ;
wire \CU|BC|comb~2_combout ;
wire \CU|BC|y_next.store1_345~combout ;
wire \CU|BC|y_present.store1~feeder_combout ;
wire \CU|BC|y_present.store1~regout ;
wire \CU|BC|y_next.store2_333~combout ;
wire \CU|BC|y_present.store2~regout ;
wire \CU|BC|WideOr0~0_combout ;
wire \CU|BC|y_next.search_402~combout ;
wire \CU|BC|y_present.search~regout ;
wire \CU|BC|y_present.search~clkctrl_outclk ;
wire \CU|BC|Selector11~0_combout ;
wire \CU|BC|Selector11~0clkctrl_outclk ;
wire \CU|BC|comb~0_combout ;
wire \CU|BC|y_next.load1~0_combout ;
wire \CU|BC|y_next.load1_372~combout ;
wire \CU|BC|y_present.load1~regout ;
wire \CU|BC|y_next.load2_360~combout ;
wire \CU|BC|y_present.load2~regout ;
wire \CU|BC|RF_W_wr~combout ;
wire \CU|BC|RF_Rp_rd~combout ;
wire \CU|IR|data_out[0]~feeder_combout ;
wire \CU|BC|D_addr[0]~0_combout ;
wire \CU|BC|D_addr[1]~1_combout ;
wire \CU|IR|data_out[2]~feeder_combout ;
wire \CU|BC|D_addr[2]~2_combout ;
wire \CU|BC|D_addr[3]~3_combout ;
wire \CU|BC|D_addr[4]~4_combout ;
wire \CU|IR|data_out[5]~feeder_combout ;
wire \CU|BC|D_addr[5]~5_combout ;
wire \CU|IR|data_out[6]~feeder_combout ;
wire \CU|BC|D_addr[6]~6_combout ;
wire \CU|IR|data_out[7]~feeder_combout ;
wire \CU|BC|D_addr[7]~7_combout ;
wire \CU|IR|data_out[8]~feeder_combout ;
wire \CU|BC|RF_W_addr[0]~0_combout ;
wire \CU|IR|data_out[9]~feeder_combout ;
wire \CU|BC|RF_W_addr[1]~1_combout ;
wire \CU|BC|RF_W_addr[2]~2_combout ;
wire \CU|BC|RF_W_addr[3]~3_combout ;
wire \CU|BC|RF_W_wr~0_combout ;
wire \CU|BC|RF_Rp_addr[0]~0_combout ;
wire \CU|BC|RF_Rp_addr[1]~1_combout ;
wire \CU|BC|RF_Rp_addr[2]~2_combout ;
wire \CU|BC|RF_Rp_addr[3]~3_combout ;
wire \CU|BC|RF_s~combout ;
wire \CU|BC|RF_Rq_addr[0]~0_combout ;
wire \CU|BC|RF_Rq_addr[1]~1_combout ;
wire \CU|BC|RF_Rq_addr[2]~2_combout ;
wire \CU|BC|RF_Rq_addr[3]~3_combout ;
wire \BO|bank|data_rtl_1|auto_generated|ram_block1a14 ;
wire \BO|bank|data_rtl_1|auto_generated|ram_block1a15 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~1 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~2_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~33_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~49_combout ;
wire \BO|bank|data_rtl_1|auto_generated|ram_block1a13 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~3 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~4_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~34_combout ;
wire \BO|bank|data_rtl_0|auto_generated|ram_block1a2 ;
wire \BO|bank|data_rtl_0|auto_generated|ram_block1a1 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~50_combout ;
wire \BO|bank|data_rtl_0|auto_generated|ram_block1a3 ;
wire \BO|bank|data_rtl_1|auto_generated|ram_block1a12 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~5 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~6_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~35_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~51_combout ;
wire \BO|bank|data_rtl_0|auto_generated|ram_block1a4 ;
wire \BO|bank|data_rtl_1|auto_generated|ram_block1a11 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~7 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~8_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~36_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~52_combout ;
wire \BO|bank|data_rtl_0|auto_generated|ram_block1a5 ;
wire \BO|bank|data_rtl_1|auto_generated|ram_block1a10 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~9 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~10_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~37_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~53_combout ;
wire \BO|bank|data_rtl_0|auto_generated|ram_block1a6 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~11 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~12_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~38_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~54_combout ;
wire \BO|bank|data_rtl_1|auto_generated|ram_block1a9 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~13 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~14_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~39_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~55_combout ;
wire \BO|bank|data_rtl_0|auto_generated|ram_block1a8 ;
wire \BO|bank|data_rtl_1|auto_generated|ram_block1a7 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~15 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~16_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~40_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~56_combout ;
wire \BO|bank|data_rtl_0|auto_generated|ram_block1a7 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~17 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~18_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~41_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~57_combout ;
wire \BO|bank|data_rtl_0|auto_generated|ram_block1a9 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~19 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~20_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~42_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~58_combout ;
wire \BO|bank|data_rtl_0|auto_generated|ram_block1a10 ;
wire \BO|bank|data_rtl_1|auto_generated|ram_block1a4 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~21 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~22_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~43_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~59_combout ;
wire \BO|bank|data_rtl_0|auto_generated|ram_block1a11 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~23 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~24_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~44_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~60_combout ;
wire \BO|bank|data_rtl_0|auto_generated|ram_block1a12 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~25 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~26_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~45_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~61_combout ;
wire \BO|bank|data_rtl_0|auto_generated|ram_block1a13 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~27 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~28_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~46_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~62_combout ;
wire \BO|bank|data_rtl_0|auto_generated|ram_block1a14 ;
wire \BO|bank|data_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~29 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[15]~30_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~47_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~63_combout ;
wire \BO|bank|data_rtl_0|auto_generated|ram_block1a15 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~0_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~32_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~48_combout ;
wire \BO|bank|data_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \BINBDC|add1|ADD3_out[2]~0_combout ;
wire \BINBDC|add1|ADD3_out[1]~1_combout ;
wire \BINBDC|add2|ADD3_out[1]~1_combout ;
wire \BINBDC|add3_3|ADD3_out[1]~1_combout ;
wire \BINBDC|add3_3|ADD3_out[2]~0_combout ;
wire \BINBDC|add4|ADD3_out[1]~1_combout ;
wire \BINBDC|add5|ADD3_out[1]~1_combout ;
wire \BINBDC|add6|ADD3_out[1]~1_combout ;
wire \BINBDC|add7|ADD3_out[1]~1_combout ;
wire \BINBDC|add8|ADD3_out[1]~1_combout ;
wire \BINBDC|add9|ADD3_out[1]~1_combout ;
wire \BINBDC|add10|ADD3_out[2]~0_combout ;
wire \BINBDC|add10|ADD3_out[1]~1_combout ;
wire \BINBDC|add11|ADD3_out[2]~0_combout ;
wire \BINBDC|add12|ADD3_out[1]~1_combout ;
wire \BINBDC|add12|ADD3_out[2]~0_combout ;
wire \disp1|SD~0_combout ;
wire \disp1|SD~1_combout ;
wire \disp1|SD~2_combout ;
wire \disp1|SD~3_combout ;
wire \disp1|SD~4_combout ;
wire \disp1|SD~5_combout ;
wire \disp1|SD~6_combout ;
wire \BINBDC|add3_3|ADD3_out[3]~2_combout ;
wire \BINBDC|add1|ADD3_out[3]~2_combout ;
wire \BINBDC|add14|ADD3_out[1]~1_combout ;
wire \BINBDC|add14|ADD3_out[2]~0_combout ;
wire \BINBDC|add15|ADD3_out[0]~2_combout ;
wire \BINBDC|add15|ADD3_out[1]~1_combout ;
wire \BINBDC|add15|ADD3_out[2]~0_combout ;
wire \BINBDC|add16|ADD3_out[1]~1_combout ;
wire \BINBDC|add6|ADD3_out[3]~2_combout ;
wire \BINBDC|add16|ADD3_out[2]~0_combout ;
wire \BINBDC|add17|ADD3_out[1]~1_combout ;
wire \BINBDC|add17|ADD3_out[2]~0_combout ;
wire \BINBDC|add18|ADD3_out[1]~1_combout ;
wire \BINBDC|add19|ADD3_out[1]~1_combout ;
wire \BINBDC|add9|ADD3_out[3]~2_combout ;
wire \BINBDC|add19|ADD3_out[2]~0_combout ;
wire \BINBDC|add20|ADD3_out[1]~1_combout ;
wire \BINBDC|add20|ADD3_out[2]~0_combout ;
wire \BINBDC|add21|ADD3_out[1]~1_combout ;
wire \BINBDC|add21|ADD3_out[2]~0_combout ;
wire \BINBDC|add22|ADD3_out[2]~0_combout ;
wire \BINBDC|add22|ADD3_out[1]~2_combout ;
wire \BINBDC|add12|ADD3_out[3]~2_combout ;
wire \BINBDC|add22|ADD3_out[0]~1_combout ;
wire \disp2|SD~0_combout ;
wire \disp2|SD~1_combout ;
wire \disp2|SD~2_combout ;
wire \disp2|SD~3_combout ;
wire \disp2|SD~4_combout ;
wire \disp2|SD~5_combout ;
wire \disp2|SD~6_combout ;
wire \BINBDC|add13|ADD3_out[3]~3_combout ;
wire \BINBDC|add13|ADD3_out[3]~9_combout ;
wire \BINBDC|add24|ADD3_out[1]~1_combout ;
wire \BINBDC|add24|ADD3_out[0]~2_combout ;
wire \BINBDC|add25|ADD3_out[0]~2_combout ;
wire \BINBDC|add25|ADD3_out[1]~1_combout ;
wire \BINBDC|add26|ADD3_out[2]~0_combout ;
wire \BINBDC|add26|ADD3_out[1]~1_combout ;
wire \BINBDC|add27|ADD3_out[1]~1_combout ;
wire \BINBDC|add28|ADD3_out[1]~1_combout ;
wire \BINBDC|add28|ADD3_out[0]~2_combout ;
wire \BINBDC|add28|ADD3_out[2]~0_combout ;
wire \BINBDC|add29|ADD3_out[0]~1_combout ;
wire \BINBDC|add29|ADD3_out[1]~2_combout ;
wire \BINBDC|add29|ADD3_out[2]~0_combout ;
wire \disp3|SD~0_combout ;
wire \disp3|SD~1_combout ;
wire \disp3|SD~2_combout ;
wire \disp3|SD~3_combout ;
wire \disp3|SD~4_combout ;
wire \disp3|SD~5_combout ;
wire \disp3|SD~6_combout ;
wire \BINBDC|add23|ADD3_out[3]~0_combout ;
wire \BINBDC|add25|ADD3_out[3]~3_combout ;
wire \BINBDC|add31|ADD3_out[0]~2_combout ;
wire \BINBDC|add31|ADD3_out[1]~1_combout ;
wire \BINBDC|add32|ADD3_out[1]~1_combout ;
wire \BINBDC|add32|ADD3_out[0]~2_combout ;
wire \BINBDC|add32|ADD3_out[2]~0_combout ;
wire \BINBDC|add33|ADD3_out[0]~1_combout ;
wire \BINBDC|add33|ADD3_out[1]~2_combout ;
wire \BINBDC|add33|ADD3_out[2]~0_combout ;
wire \disp4|SD~0_combout ;
wire \disp4|SD~1_combout ;
wire \disp4|SD~2_combout ;
wire \disp4|SD~3_combout ;
wire \disp4|SD~4_combout ;
wire \disp4|SD~5_combout ;
wire \disp4|SD~6_combout ;
wire [3:0] \BINBDC|add1|ADD3_out ;
wire [3:0] \BINBDC|add2|ADD3_out ;
wire [3:0] \BINBDC|add3_3|ADD3_out ;
wire [3:0] \BINBDC|add4|ADD3_out ;
wire [3:0] \BINBDC|add5|ADD3_out ;
wire [3:0] \BINBDC|add6|ADD3_out ;
wire [3:0] \BINBDC|add7|ADD3_out ;
wire [3:0] \BINBDC|add8|ADD3_out ;
wire [3:0] \BINBDC|add9|ADD3_out ;
wire [3:0] \BINBDC|add10|ADD3_out ;
wire [3:0] \BINBDC|add11|ADD3_out ;
wire [3:0] \BINBDC|add12|ADD3_out ;
wire [3:0] \BINBDC|add14|ADD3_out ;
wire [3:0] \BINBDC|add16|ADD3_out ;
wire [3:0] \BINBDC|add17|ADD3_out ;
wire [3:0] \BINBDC|add18|ADD3_out ;
wire [3:0] \BINBDC|add19|ADD3_out ;
wire [3:0] \BINBDC|add20|ADD3_out ;
wire [3:0] \BINBDC|add21|ADD3_out ;
wire [3:0] \BINBDC|add22|ADD3_out ;
wire [3:0] \BINBDC|add26|ADD3_out ;
wire [3:0] \BINBDC|add27|ADD3_out ;
wire [3:0] \BINBDC|add28|ADD3_out ;
wire [3:0] \BINBDC|add29|ADD3_out ;
wire [15:0] \IM|altsyncram_component|auto_generated|q_a ;
wire [7:0] \CU|PC|LPM_COUNTER_component|auto_generated|safe_q ;
wire [15:0] \CU|IR|data_out ;
wire [15:0] \DM|altsyncram_component|auto_generated|q_b ;
wire [15:0] \DM|altsyncram_component|auto_generated|q_a ;
wire [20:0] \div|cnt ;
wire [7:0] \addr_in~combout ;

wire [15:0] \DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [15:0] \DM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [15:0] \IM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [15:0] \BO|bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [15:0] \BO|bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \DM|altsyncram_component|auto_generated|q_a [0] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \DM|altsyncram_component|auto_generated|q_a [1] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \DM|altsyncram_component|auto_generated|q_a [2] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \DM|altsyncram_component|auto_generated|q_a [3] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \DM|altsyncram_component|auto_generated|q_a [4] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \DM|altsyncram_component|auto_generated|q_a [5] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \DM|altsyncram_component|auto_generated|q_a [6] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \DM|altsyncram_component|auto_generated|q_a [7] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \DM|altsyncram_component|auto_generated|q_a [8] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \DM|altsyncram_component|auto_generated|q_a [9] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \DM|altsyncram_component|auto_generated|q_a [10] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \DM|altsyncram_component|auto_generated|q_a [11] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \DM|altsyncram_component|auto_generated|q_a [12] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \DM|altsyncram_component|auto_generated|q_a [13] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \DM|altsyncram_component|auto_generated|q_a [14] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \DM|altsyncram_component|auto_generated|q_a [15] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

assign \DM|altsyncram_component|auto_generated|q_b [0] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \DM|altsyncram_component|auto_generated|q_b [1] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \DM|altsyncram_component|auto_generated|q_b [2] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \DM|altsyncram_component|auto_generated|q_b [3] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \DM|altsyncram_component|auto_generated|q_b [4] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \DM|altsyncram_component|auto_generated|q_b [5] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \DM|altsyncram_component|auto_generated|q_b [6] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \DM|altsyncram_component|auto_generated|q_b [7] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \DM|altsyncram_component|auto_generated|q_b [8] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \DM|altsyncram_component|auto_generated|q_b [9] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \DM|altsyncram_component|auto_generated|q_b [10] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \DM|altsyncram_component|auto_generated|q_b [11] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \DM|altsyncram_component|auto_generated|q_b [12] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \DM|altsyncram_component|auto_generated|q_b [13] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \DM|altsyncram_component|auto_generated|q_b [14] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \DM|altsyncram_component|auto_generated|q_b [15] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

assign \IM|altsyncram_component|auto_generated|q_a [0] = \IM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \IM|altsyncram_component|auto_generated|q_a [1] = \IM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \IM|altsyncram_component|auto_generated|q_a [2] = \IM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \IM|altsyncram_component|auto_generated|q_a [3] = \IM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \IM|altsyncram_component|auto_generated|q_a [4] = \IM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \IM|altsyncram_component|auto_generated|q_a [5] = \IM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \IM|altsyncram_component|auto_generated|q_a [6] = \IM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \IM|altsyncram_component|auto_generated|q_a [7] = \IM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \IM|altsyncram_component|auto_generated|q_a [8] = \IM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \IM|altsyncram_component|auto_generated|q_a [9] = \IM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \IM|altsyncram_component|auto_generated|q_a [10] = \IM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \IM|altsyncram_component|auto_generated|q_a [11] = \IM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \IM|altsyncram_component|auto_generated|q_a [12] = \IM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \IM|altsyncram_component|auto_generated|q_a [13] = \IM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \IM|altsyncram_component|auto_generated|q_a [14] = \IM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \IM|altsyncram_component|auto_generated|q_a [15] = \IM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

assign \BO|bank|data_rtl_0|auto_generated|ram_block1a0~portbdataout  = \BO|bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \BO|bank|data_rtl_0|auto_generated|ram_block1a1  = \BO|bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \BO|bank|data_rtl_0|auto_generated|ram_block1a2  = \BO|bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \BO|bank|data_rtl_0|auto_generated|ram_block1a3  = \BO|bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \BO|bank|data_rtl_0|auto_generated|ram_block1a4  = \BO|bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \BO|bank|data_rtl_0|auto_generated|ram_block1a5  = \BO|bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \BO|bank|data_rtl_0|auto_generated|ram_block1a6  = \BO|bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \BO|bank|data_rtl_0|auto_generated|ram_block1a7  = \BO|bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \BO|bank|data_rtl_0|auto_generated|ram_block1a8  = \BO|bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \BO|bank|data_rtl_0|auto_generated|ram_block1a9  = \BO|bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \BO|bank|data_rtl_0|auto_generated|ram_block1a10  = \BO|bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \BO|bank|data_rtl_0|auto_generated|ram_block1a11  = \BO|bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \BO|bank|data_rtl_0|auto_generated|ram_block1a12  = \BO|bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \BO|bank|data_rtl_0|auto_generated|ram_block1a13  = \BO|bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \BO|bank|data_rtl_0|auto_generated|ram_block1a14  = \BO|bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \BO|bank|data_rtl_0|auto_generated|ram_block1a15  = \BO|bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

assign \BO|bank|data_rtl_1|auto_generated|ram_block1a0~portbdataout  = \BO|bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \BO|bank|data_rtl_1|auto_generated|ram_block1a1  = \BO|bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \BO|bank|data_rtl_1|auto_generated|ram_block1a2  = \BO|bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \BO|bank|data_rtl_1|auto_generated|ram_block1a3  = \BO|bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \BO|bank|data_rtl_1|auto_generated|ram_block1a4  = \BO|bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \BO|bank|data_rtl_1|auto_generated|ram_block1a5  = \BO|bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \BO|bank|data_rtl_1|auto_generated|ram_block1a6  = \BO|bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \BO|bank|data_rtl_1|auto_generated|ram_block1a7  = \BO|bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \BO|bank|data_rtl_1|auto_generated|ram_block1a8  = \BO|bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \BO|bank|data_rtl_1|auto_generated|ram_block1a9  = \BO|bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \BO|bank|data_rtl_1|auto_generated|ram_block1a10  = \BO|bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \BO|bank|data_rtl_1|auto_generated|ram_block1a11  = \BO|bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \BO|bank|data_rtl_1|auto_generated|ram_block1a12  = \BO|bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \BO|bank|data_rtl_1|auto_generated|ram_block1a13  = \BO|bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \BO|bank|data_rtl_1|auto_generated|ram_block1a14  = \BO|bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \BO|bank|data_rtl_1|auto_generated|ram_block1a15  = \BO|bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

// Location: M4K_X26_Y1
cycloneii_ram_block \DM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\CU|BC|y_present.store2~regout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\div|ax~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\BO|bank|data_rtl_0|auto_generated|ram_block1a1 ,\BO|bank|data_rtl_0|auto_generated|ram_block1a2 ,\BO|bank|data_rtl_0|auto_generated|ram_block1a3 ,\BO|bank|data_rtl_0|auto_generated|ram_block1a4 ,\BO|bank|data_rtl_0|auto_generated|ram_block1a5 ,
\BO|bank|data_rtl_0|auto_generated|ram_block1a6 ,\BO|bank|data_rtl_0|auto_generated|ram_block1a7 ,\BO|bank|data_rtl_0|auto_generated|ram_block1a8 ,\BO|bank|data_rtl_0|auto_generated|ram_block1a9 ,\BO|bank|data_rtl_0|auto_generated|ram_block1a10 ,
\BO|bank|data_rtl_0|auto_generated|ram_block1a11 ,\BO|bank|data_rtl_0|auto_generated|ram_block1a12 ,\BO|bank|data_rtl_0|auto_generated|ram_block1a13 ,\BO|bank|data_rtl_0|auto_generated|ram_block1a14 ,\BO|bank|data_rtl_0|auto_generated|ram_block1a15 ,
\BO|bank|data_rtl_0|auto_generated|ram_block1a0~portbdataout }),
	.portaaddr({\CU|BC|D_addr[7]~7_combout ,\CU|BC|D_addr[6]~6_combout ,\CU|BC|D_addr[5]~5_combout ,\CU|BC|D_addr[4]~4_combout ,\CU|BC|D_addr[3]~3_combout ,\CU|BC|D_addr[2]~2_combout ,\CU|BC|D_addr[1]~1_combout ,\CU|BC|D_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbaddr({\addr_in~combout [7],\addr_in~combout [6],\addr_in~combout [5],\addr_in~combout [4],\addr_in~combout [3],\addr_in~combout [2],\addr_in~combout [1],\addr_in~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\DM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ram_data.mif";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ALTSYNCRAM";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000029E015F;
// synopsys translate_on

// Location: M4K_X26_Y2
cycloneii_ram_block \BO|bank|data_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\CU|BC|RF_W_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|ax~clkctrl_outclk ),
	.clk1(\div|ax~clkctrl_outclk ),
	.ena0(\CU|BC|RF_W_wr~combout ),
	.ena1(\CU|BC|RF_W_wr~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~48_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~49_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~50_combout ,
\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~51_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~52_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~53_combout ,
\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~54_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~55_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~56_combout ,
\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~57_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~58_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~59_combout ,
\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~60_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~61_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~62_combout ,
\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~63_combout }),
	.portaaddr({\CU|BC|RF_W_addr[3]~3_combout ,\CU|BC|RF_W_addr[2]~2_combout ,\CU|BC|RF_W_addr[1]~1_combout ,\CU|BC|RF_W_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(16'b0000000000000000),
	.portbaddr({\CU|BC|RF_Rq_addr[3]~3_combout ,\CU|BC|RF_Rq_addr[2]~2_combout ,\CU|BC|RF_Rq_addr[1]~1_combout ,\CU|BC|RF_Rq_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\BO|bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ALTSYNCRAM";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N12
cycloneii_lcell_comb \div|Add0~0 (
// Equation(s):
// \div|Add0~0_combout  = \div|cnt [0] $ (VCC)
// \div|Add0~1  = CARRY(\div|cnt [0])

	.dataa(vcc),
	.datab(\div|cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\div|Add0~0_combout ),
	.cout(\div|Add0~1 ));
// synopsys translate_off
defparam \div|Add0~0 .lut_mask = 16'h33CC;
defparam \div|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N16
cycloneii_lcell_comb \div|Add0~4 (
// Equation(s):
// \div|Add0~4_combout  = (\div|cnt [2] & (\div|Add0~3  $ (GND))) # (!\div|cnt [2] & (!\div|Add0~3  & VCC))
// \div|Add0~5  = CARRY((\div|cnt [2] & !\div|Add0~3 ))

	.dataa(\div|cnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\div|Add0~3 ),
	.combout(\div|Add0~4_combout ),
	.cout(\div|Add0~5 ));
// synopsys translate_off
defparam \div|Add0~4 .lut_mask = 16'hA50A;
defparam \div|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N20
cycloneii_lcell_comb \div|Add0~8 (
// Equation(s):
// \div|Add0~8_combout  = (\div|cnt [4] & (\div|Add0~7  $ (GND))) # (!\div|cnt [4] & (!\div|Add0~7  & VCC))
// \div|Add0~9  = CARRY((\div|cnt [4] & !\div|Add0~7 ))

	.dataa(vcc),
	.datab(\div|cnt [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\div|Add0~7 ),
	.combout(\div|Add0~8_combout ),
	.cout(\div|Add0~9 ));
// synopsys translate_off
defparam \div|Add0~8 .lut_mask = 16'hC30C;
defparam \div|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N22
cycloneii_lcell_comb \div|Add0~10 (
// Equation(s):
// \div|Add0~10_combout  = (\div|cnt [5] & (!\div|Add0~9 )) # (!\div|cnt [5] & ((\div|Add0~9 ) # (GND)))
// \div|Add0~11  = CARRY((!\div|Add0~9 ) # (!\div|cnt [5]))

	.dataa(vcc),
	.datab(\div|cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\div|Add0~9 ),
	.combout(\div|Add0~10_combout ),
	.cout(\div|Add0~11 ));
// synopsys translate_off
defparam \div|Add0~10 .lut_mask = 16'h3C3F;
defparam \div|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N24
cycloneii_lcell_comb \div|Add0~12 (
// Equation(s):
// \div|Add0~12_combout  = (\div|cnt [6] & (\div|Add0~11  $ (GND))) # (!\div|cnt [6] & (!\div|Add0~11  & VCC))
// \div|Add0~13  = CARRY((\div|cnt [6] & !\div|Add0~11 ))

	.dataa(\div|cnt [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\div|Add0~11 ),
	.combout(\div|Add0~12_combout ),
	.cout(\div|Add0~13 ));
// synopsys translate_off
defparam \div|Add0~12 .lut_mask = 16'hA50A;
defparam \div|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N2
cycloneii_lcell_comb \div|Add0~22 (
// Equation(s):
// \div|Add0~22_combout  = (\div|cnt [11] & (!\div|Add0~21 )) # (!\div|cnt [11] & ((\div|Add0~21 ) # (GND)))
// \div|Add0~23  = CARRY((!\div|Add0~21 ) # (!\div|cnt [11]))

	.dataa(vcc),
	.datab(\div|cnt [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\div|Add0~21 ),
	.combout(\div|Add0~22_combout ),
	.cout(\div|Add0~23 ));
// synopsys translate_off
defparam \div|Add0~22 .lut_mask = 16'h3C3F;
defparam \div|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N10
cycloneii_lcell_comb \div|Add0~30 (
// Equation(s):
// \div|Add0~30_combout  = (\div|cnt [15] & (!\div|Add0~29 )) # (!\div|cnt [15] & ((\div|Add0~29 ) # (GND)))
// \div|Add0~31  = CARRY((!\div|Add0~29 ) # (!\div|cnt [15]))

	.dataa(vcc),
	.datab(\div|cnt [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\div|Add0~29 ),
	.combout(\div|Add0~30_combout ),
	.cout(\div|Add0~31 ));
// synopsys translate_off
defparam \div|Add0~30 .lut_mask = 16'h3C3F;
defparam \div|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N20
cycloneii_lcell_comb \BINBDC|add2|ADD3_out[2]~0 (
// Equation(s):
// \BINBDC|add2|ADD3_out[2]~0_combout  = (\DM|altsyncram_component|auto_generated|q_b [11] & (\BINBDC|add1|ADD3_out[2]~0_combout )) # (!\DM|altsyncram_component|auto_generated|q_b [11] & (((\BINBDC|add1|ADD3_out[1]~1_combout  & !\BINBDC|add1|ADD3_out [0]))))

	.dataa(\DM|altsyncram_component|auto_generated|q_b [11]),
	.datab(\BINBDC|add1|ADD3_out[2]~0_combout ),
	.datac(\BINBDC|add1|ADD3_out[1]~1_combout ),
	.datad(\BINBDC|add1|ADD3_out [0]),
	.cin(gnd),
	.combout(\BINBDC|add2|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add2|ADD3_out[2]~0 .lut_mask = 16'h88D8;
defparam \BINBDC|add2|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N6
cycloneii_lcell_comb \BINBDC|add4|ADD3_out[2]~0 (
// Equation(s):
// \BINBDC|add4|ADD3_out[2]~0_combout  = (\DM|altsyncram_component|auto_generated|q_b [9] & (((\BINBDC|add3_3|ADD3_out[2]~0_combout )))) # (!\DM|altsyncram_component|auto_generated|q_b [9] & (\BINBDC|add3_3|ADD3_out[1]~1_combout  & ((!\BINBDC|add3_3|ADD3_out 
// [0]))))

	.dataa(\DM|altsyncram_component|auto_generated|q_b [9]),
	.datab(\BINBDC|add3_3|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add3_3|ADD3_out[2]~0_combout ),
	.datad(\BINBDC|add3_3|ADD3_out [0]),
	.cin(gnd),
	.combout(\BINBDC|add4|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add4|ADD3_out[2]~0 .lut_mask = 16'hA0E4;
defparam \BINBDC|add4|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N12
cycloneii_lcell_comb \BINBDC|add5|ADD3_out[2]~0 (
// Equation(s):
// \BINBDC|add5|ADD3_out[2]~0_combout  = (\DM|altsyncram_component|auto_generated|q_b [8] & (\BINBDC|add4|ADD3_out[2]~0_combout )) # (!\DM|altsyncram_component|auto_generated|q_b [8] & (((\BINBDC|add4|ADD3_out[1]~1_combout  & !\BINBDC|add4|ADD3_out [0]))))

	.dataa(\BINBDC|add4|ADD3_out[2]~0_combout ),
	.datab(\DM|altsyncram_component|auto_generated|q_b [8]),
	.datac(\BINBDC|add4|ADD3_out[1]~1_combout ),
	.datad(\BINBDC|add4|ADD3_out [0]),
	.cin(gnd),
	.combout(\BINBDC|add5|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add5|ADD3_out[2]~0 .lut_mask = 16'h88B8;
defparam \BINBDC|add5|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N2
cycloneii_lcell_comb \BINBDC|add6|ADD3_out[2]~0 (
// Equation(s):
// \BINBDC|add6|ADD3_out[2]~0_combout  = (\DM|altsyncram_component|auto_generated|q_b [7] & (\BINBDC|add5|ADD3_out[2]~0_combout )) # (!\DM|altsyncram_component|auto_generated|q_b [7] & (((\BINBDC|add5|ADD3_out[1]~1_combout  & !\BINBDC|add5|ADD3_out [0]))))

	.dataa(\BINBDC|add5|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add5|ADD3_out[1]~1_combout ),
	.datac(\DM|altsyncram_component|auto_generated|q_b [7]),
	.datad(\BINBDC|add5|ADD3_out [0]),
	.cin(gnd),
	.combout(\BINBDC|add6|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add6|ADD3_out[2]~0 .lut_mask = 16'hA0AC;
defparam \BINBDC|add6|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N10
cycloneii_lcell_comb \BINBDC|add7|ADD3_out[2]~0 (
// Equation(s):
// \BINBDC|add7|ADD3_out[2]~0_combout  = (\DM|altsyncram_component|auto_generated|q_b [6] & (\BINBDC|add6|ADD3_out[2]~0_combout )) # (!\DM|altsyncram_component|auto_generated|q_b [6] & (((\BINBDC|add6|ADD3_out[1]~1_combout  & !\BINBDC|add6|ADD3_out [0]))))

	.dataa(\BINBDC|add6|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add6|ADD3_out[1]~1_combout ),
	.datac(\DM|altsyncram_component|auto_generated|q_b [6]),
	.datad(\BINBDC|add6|ADD3_out [0]),
	.cin(gnd),
	.combout(\BINBDC|add7|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add7|ADD3_out[2]~0 .lut_mask = 16'hA0AC;
defparam \BINBDC|add7|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N12
cycloneii_lcell_comb \BINBDC|add8|ADD3_out[2]~0 (
// Equation(s):
// \BINBDC|add8|ADD3_out[2]~0_combout  = (\DM|altsyncram_component|auto_generated|q_b [5] & (\BINBDC|add7|ADD3_out[2]~0_combout )) # (!\DM|altsyncram_component|auto_generated|q_b [5] & (((\BINBDC|add7|ADD3_out[1]~1_combout  & !\BINBDC|add7|ADD3_out [0]))))

	.dataa(\BINBDC|add7|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add7|ADD3_out[1]~1_combout ),
	.datac(\DM|altsyncram_component|auto_generated|q_b [5]),
	.datad(\BINBDC|add7|ADD3_out [0]),
	.cin(gnd),
	.combout(\BINBDC|add8|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add8|ADD3_out[2]~0 .lut_mask = 16'hA0AC;
defparam \BINBDC|add8|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N6
cycloneii_lcell_comb \BINBDC|add9|ADD3_out[2]~0 (
// Equation(s):
// \BINBDC|add9|ADD3_out[2]~0_combout  = (\DM|altsyncram_component|auto_generated|q_b [4] & (\BINBDC|add8|ADD3_out[2]~0_combout )) # (!\DM|altsyncram_component|auto_generated|q_b [4] & (((!\BINBDC|add8|ADD3_out [0] & \BINBDC|add8|ADD3_out[1]~1_combout ))))

	.dataa(\BINBDC|add8|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add8|ADD3_out [0]),
	.datac(\DM|altsyncram_component|auto_generated|q_b [4]),
	.datad(\BINBDC|add8|ADD3_out[1]~1_combout ),
	.cin(gnd),
	.combout(\BINBDC|add9|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add9|ADD3_out[2]~0 .lut_mask = 16'hA3A0;
defparam \BINBDC|add9|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N26
cycloneii_lcell_comb \BINBDC|add10|ADD3_out[0] (
// Equation(s):
// \BINBDC|add10|ADD3_out [0] = (\BINBDC|add9|ADD3_out[2]~0_combout  & (((!\DM|altsyncram_component|auto_generated|q_b [3])))) # (!\BINBDC|add9|ADD3_out[2]~0_combout  & ((\BINBDC|add9|ADD3_out[1]~1_combout  & (\BINBDC|add9|ADD3_out [0] & 
// !\DM|altsyncram_component|auto_generated|q_b [3])) # (!\BINBDC|add9|ADD3_out[1]~1_combout  & ((\DM|altsyncram_component|auto_generated|q_b [3])))))

	.dataa(\BINBDC|add9|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add9|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add9|ADD3_out [0]),
	.datad(\DM|altsyncram_component|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\BINBDC|add10|ADD3_out [0]),
	.cout());
// synopsys translate_off
defparam \BINBDC|add10|ADD3_out[0] .lut_mask = 16'h11EA;
defparam \BINBDC|add10|ADD3_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y1_N24
cycloneii_lcell_comb \BINBDC|add11|ADD3_out[1]~1 (
// Equation(s):
// \BINBDC|add11|ADD3_out[1]~1_combout  = (\DM|altsyncram_component|auto_generated|q_b [2] & (\BINBDC|add10|ADD3_out [0])) # (!\DM|altsyncram_component|auto_generated|q_b [2] & ((\BINBDC|add10|ADD3_out[2]~0_combout ) # ((\BINBDC|add10|ADD3_out [0] & 
// !\BINBDC|add10|ADD3_out[1]~1_combout ))))

	.dataa(\BINBDC|add10|ADD3_out [0]),
	.datab(\BINBDC|add10|ADD3_out[2]~0_combout ),
	.datac(\DM|altsyncram_component|auto_generated|q_b [2]),
	.datad(\BINBDC|add10|ADD3_out[1]~1_combout ),
	.cin(gnd),
	.combout(\BINBDC|add11|ADD3_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add11|ADD3_out[1]~1 .lut_mask = 16'hACAE;
defparam \BINBDC|add11|ADD3_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N4
cycloneii_lcell_comb \BINBDC|add0|ADD3_out[3]~0 (
// Equation(s):
// \BINBDC|add0|ADD3_out[3]~0_combout  = ((!\DM|altsyncram_component|auto_generated|q_b [14] & !\DM|altsyncram_component|auto_generated|q_b [13])) # (!\DM|altsyncram_component|auto_generated|q_b [15])

	.dataa(vcc),
	.datab(\DM|altsyncram_component|auto_generated|q_b [14]),
	.datac(\DM|altsyncram_component|auto_generated|q_b [13]),
	.datad(\DM|altsyncram_component|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\BINBDC|add0|ADD3_out[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add0|ADD3_out[3]~0 .lut_mask = 16'h03FF;
defparam \BINBDC|add0|ADD3_out[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N12
cycloneii_lcell_comb \BINBDC|add14|ADD3_out[0]~2 (
// Equation(s):
// \BINBDC|add14|ADD3_out[0]~2_combout  = (\BINBDC|add3_3|ADD3_out[3]~2_combout  & (\BINBDC|add1|ADD3_out[3]~2_combout  $ (((\BINBDC|add0|ADD3_out[3]~0_combout ) # (\BINBDC|add2|ADD3_out [3]))))) # (!\BINBDC|add3_3|ADD3_out[3]~2_combout  & 
// ((\BINBDC|add0|ADD3_out[3]~0_combout  & (\BINBDC|add2|ADD3_out [3] & \BINBDC|add1|ADD3_out[3]~2_combout )) # (!\BINBDC|add0|ADD3_out[3]~0_combout  & (!\BINBDC|add2|ADD3_out [3] & !\BINBDC|add1|ADD3_out[3]~2_combout ))))

	.dataa(\BINBDC|add0|ADD3_out[3]~0_combout ),
	.datab(\BINBDC|add3_3|ADD3_out[3]~2_combout ),
	.datac(\BINBDC|add2|ADD3_out [3]),
	.datad(\BINBDC|add1|ADD3_out[3]~2_combout ),
	.cin(gnd),
	.combout(\BINBDC|add14|ADD3_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add14|ADD3_out[0]~2 .lut_mask = 16'h24C9;
defparam \BINBDC|add14|ADD3_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N8
cycloneii_lcell_comb \BINBDC|add5|ADD3_out[3] (
// Equation(s):
// \BINBDC|add5|ADD3_out [3] = (\BINBDC|add4|ADD3_out[2]~0_combout ) # ((\BINBDC|add4|ADD3_out[1]~1_combout  & ((\DM|altsyncram_component|auto_generated|q_b [8]) # (\BINBDC|add4|ADD3_out [0]))))

	.dataa(\BINBDC|add4|ADD3_out[2]~0_combout ),
	.datab(\DM|altsyncram_component|auto_generated|q_b [8]),
	.datac(\BINBDC|add4|ADD3_out[1]~1_combout ),
	.datad(\BINBDC|add4|ADD3_out [0]),
	.cin(gnd),
	.combout(\BINBDC|add5|ADD3_out [3]),
	.cout());
// synopsys translate_off
defparam \BINBDC|add5|ADD3_out[3] .lut_mask = 16'hFAEA;
defparam \BINBDC|add5|ADD3_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N24
cycloneii_lcell_comb \BINBDC|add16|ADD3_out[0]~2 (
// Equation(s):
// \BINBDC|add16|ADD3_out[0]~2_combout  = (\BINBDC|add5|ADD3_out [3] & (((!\BINBDC|add15|ADD3_out[1]~1_combout  & !\BINBDC|add15|ADD3_out[2]~0_combout )))) # (!\BINBDC|add5|ADD3_out [3] & ((\BINBDC|add15|ADD3_out[2]~0_combout ) # 
// ((\BINBDC|add15|ADD3_out[0]~2_combout  & \BINBDC|add15|ADD3_out[1]~1_combout ))))

	.dataa(\BINBDC|add5|ADD3_out [3]),
	.datab(\BINBDC|add15|ADD3_out[0]~2_combout ),
	.datac(\BINBDC|add15|ADD3_out[1]~1_combout ),
	.datad(\BINBDC|add15|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add16|ADD3_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add16|ADD3_out[0]~2 .lut_mask = 16'h554A;
defparam \BINBDC|add16|ADD3_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N2
cycloneii_lcell_comb \BINBDC|add17|ADD3_out[0]~2 (
// Equation(s):
// \BINBDC|add17|ADD3_out[0]~2_combout  = (\BINBDC|add16|ADD3_out[1]~1_combout  & (!\BINBDC|add6|ADD3_out[3]~2_combout  & ((\BINBDC|add16|ADD3_out[0]~2_combout ) # (\BINBDC|add16|ADD3_out[2]~0_combout )))) # (!\BINBDC|add16|ADD3_out[1]~1_combout  & 
// ((\BINBDC|add6|ADD3_out[3]~2_combout  $ (\BINBDC|add16|ADD3_out[2]~0_combout ))))

	.dataa(\BINBDC|add16|ADD3_out[0]~2_combout ),
	.datab(\BINBDC|add16|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add6|ADD3_out[3]~2_combout ),
	.datad(\BINBDC|add16|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add17|ADD3_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add17|ADD3_out[0]~2 .lut_mask = 16'h0F38;
defparam \BINBDC|add17|ADD3_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N20
cycloneii_lcell_comb \BINBDC|add18|ADD3_out[2]~0 (
// Equation(s):
// \BINBDC|add18|ADD3_out[2]~0_combout  = (\BINBDC|add7|ADD3_out [3] & (((\BINBDC|add17|ADD3_out[2]~0_combout )))) # (!\BINBDC|add7|ADD3_out [3] & (!\BINBDC|add17|ADD3_out[0]~2_combout  & (\BINBDC|add17|ADD3_out[1]~1_combout )))

	.dataa(\BINBDC|add17|ADD3_out[0]~2_combout ),
	.datab(\BINBDC|add17|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add7|ADD3_out [3]),
	.datad(\BINBDC|add17|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add18|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add18|ADD3_out[2]~0 .lut_mask = 16'hF404;
defparam \BINBDC|add18|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N6
cycloneii_lcell_comb \BINBDC|add19|ADD3_out[0]~2 (
// Equation(s):
// \BINBDC|add19|ADD3_out[0]~2_combout  = (\BINBDC|add18|ADD3_out[2]~0_combout  & (((!\BINBDC|add8|ADD3_out [3])))) # (!\BINBDC|add18|ADD3_out[2]~0_combout  & ((\BINBDC|add18|ADD3_out[1]~1_combout  & (\BINBDC|add18|ADD3_out [0] & !\BINBDC|add8|ADD3_out [3])) 
// # (!\BINBDC|add18|ADD3_out[1]~1_combout  & ((\BINBDC|add8|ADD3_out [3])))))

	.dataa(\BINBDC|add18|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add18|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add18|ADD3_out [0]),
	.datad(\BINBDC|add8|ADD3_out [3]),
	.cin(gnd),
	.combout(\BINBDC|add19|ADD3_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add19|ADD3_out[0]~2 .lut_mask = 16'h11EA;
defparam \BINBDC|add19|ADD3_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N16
cycloneii_lcell_comb \BINBDC|add20|ADD3_out[0]~2 (
// Equation(s):
// \BINBDC|add20|ADD3_out[0]~2_combout  = (\BINBDC|add19|ADD3_out[1]~1_combout  & (!\BINBDC|add9|ADD3_out[3]~2_combout  & ((\BINBDC|add19|ADD3_out[0]~2_combout ) # (\BINBDC|add19|ADD3_out[2]~0_combout )))) # (!\BINBDC|add19|ADD3_out[1]~1_combout  & 
// ((\BINBDC|add9|ADD3_out[3]~2_combout  $ (\BINBDC|add19|ADD3_out[2]~0_combout ))))

	.dataa(\BINBDC|add19|ADD3_out[0]~2_combout ),
	.datab(\BINBDC|add19|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add9|ADD3_out[3]~2_combout ),
	.datad(\BINBDC|add19|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add20|ADD3_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add20|ADD3_out[0]~2 .lut_mask = 16'h0F38;
defparam \BINBDC|add20|ADD3_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N14
cycloneii_lcell_comb \BINBDC|add21|ADD3_out[0] (
// Equation(s):
// \BINBDC|add21|ADD3_out [0] = (\BINBDC|add20|ADD3_out[1]~1_combout  & (!\BINBDC|add10|ADD3_out [3] & ((\BINBDC|add20|ADD3_out[0]~2_combout ) # (\BINBDC|add20|ADD3_out[2]~0_combout )))) # (!\BINBDC|add20|ADD3_out[1]~1_combout  & ((\BINBDC|add10|ADD3_out [3] 
// $ (\BINBDC|add20|ADD3_out[2]~0_combout ))))

	.dataa(\BINBDC|add20|ADD3_out[0]~2_combout ),
	.datab(\BINBDC|add20|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add10|ADD3_out [3]),
	.datad(\BINBDC|add20|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add21|ADD3_out [0]),
	.cout());
// synopsys translate_off
defparam \BINBDC|add21|ADD3_out[0] .lut_mask = 16'h0F38;
defparam \BINBDC|add21|ADD3_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N6
cycloneii_lcell_comb \BINBDC|add15|ADD3_out[3]~3 (
// Equation(s):
// \BINBDC|add15|ADD3_out[3]~3_combout  = (\BINBDC|add14|ADD3_out[2]~0_combout ) # ((\BINBDC|add14|ADD3_out[1]~1_combout  & ((\BINBDC|add14|ADD3_out[0]~2_combout ) # (\BINBDC|add4|ADD3_out [3]))))

	.dataa(\BINBDC|add14|ADD3_out[0]~2_combout ),
	.datab(\BINBDC|add14|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add4|ADD3_out [3]),
	.datad(\BINBDC|add14|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add15|ADD3_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add15|ADD3_out[3]~3 .lut_mask = 16'hFFC8;
defparam \BINBDC|add15|ADD3_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y3_N12
cycloneii_lcell_comb \BINBDC|add24|ADD3_out[2]~0 (
// Equation(s):
// \BINBDC|add24|ADD3_out[2]~0_combout  = (\BINBDC|add16|ADD3_out [3] & (!\BINBDC|add15|ADD3_out[3]~3_combout  & (!\BINBDC|add13|ADD3_out[3]~9_combout  & !\BINBDC|add14|ADD3_out [3]))) # (!\BINBDC|add16|ADD3_out [3] & (\BINBDC|add14|ADD3_out [3] & 
// (\BINBDC|add15|ADD3_out[3]~3_combout  $ (\BINBDC|add13|ADD3_out[3]~9_combout ))))

	.dataa(\BINBDC|add15|ADD3_out[3]~3_combout ),
	.datab(\BINBDC|add16|ADD3_out [3]),
	.datac(\BINBDC|add13|ADD3_out[3]~9_combout ),
	.datad(\BINBDC|add14|ADD3_out [3]),
	.cin(gnd),
	.combout(\BINBDC|add24|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add24|ADD3_out[2]~0 .lut_mask = 16'h1204;
defparam \BINBDC|add24|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y3_N14
cycloneii_lcell_comb \BINBDC|add25|ADD3_out[2]~0 (
// Equation(s):
// \BINBDC|add25|ADD3_out[2]~0_combout  = (\BINBDC|add17|ADD3_out [3] & (\BINBDC|add24|ADD3_out[2]~0_combout )) # (!\BINBDC|add17|ADD3_out [3] & (((\BINBDC|add24|ADD3_out[1]~1_combout  & !\BINBDC|add24|ADD3_out[0]~2_combout ))))

	.dataa(\BINBDC|add24|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add24|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add17|ADD3_out [3]),
	.datad(\BINBDC|add24|ADD3_out[0]~2_combout ),
	.cin(gnd),
	.combout(\BINBDC|add25|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add25|ADD3_out[2]~0 .lut_mask = 16'hA0AC;
defparam \BINBDC|add25|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N12
cycloneii_lcell_comb \BINBDC|add26|ADD3_out[0]~2 (
// Equation(s):
// \BINBDC|add26|ADD3_out[0]~2_combout  = (\BINBDC|add25|ADD3_out[2]~0_combout  & (((!\BINBDC|add18|ADD3_out [3])))) # (!\BINBDC|add25|ADD3_out[2]~0_combout  & ((\BINBDC|add18|ADD3_out [3] & ((!\BINBDC|add25|ADD3_out[1]~1_combout ))) # 
// (!\BINBDC|add18|ADD3_out [3] & (\BINBDC|add25|ADD3_out[0]~2_combout  & \BINBDC|add25|ADD3_out[1]~1_combout ))))

	.dataa(\BINBDC|add25|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add25|ADD3_out[0]~2_combout ),
	.datac(\BINBDC|add18|ADD3_out [3]),
	.datad(\BINBDC|add25|ADD3_out[1]~1_combout ),
	.cin(gnd),
	.combout(\BINBDC|add26|ADD3_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add26|ADD3_out[0]~2 .lut_mask = 16'h0E5A;
defparam \BINBDC|add26|ADD3_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N22
cycloneii_lcell_comb \BINBDC|add27|ADD3_out[2]~0 (
// Equation(s):
// \BINBDC|add27|ADD3_out[2]~0_combout  = (\BINBDC|add19|ADD3_out [3] & (((\BINBDC|add26|ADD3_out[2]~0_combout )))) # (!\BINBDC|add19|ADD3_out [3] & (!\BINBDC|add26|ADD3_out[0]~2_combout  & ((\BINBDC|add26|ADD3_out[1]~1_combout ))))

	.dataa(\BINBDC|add26|ADD3_out[0]~2_combout ),
	.datab(\BINBDC|add26|ADD3_out[2]~0_combout ),
	.datac(\BINBDC|add19|ADD3_out [3]),
	.datad(\BINBDC|add26|ADD3_out[1]~1_combout ),
	.cin(gnd),
	.combout(\BINBDC|add27|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add27|ADD3_out[2]~0 .lut_mask = 16'hC5C0;
defparam \BINBDC|add27|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N26
cycloneii_lcell_comb \BINBDC|add21|ADD3_out[3] (
// Equation(s):
// \BINBDC|add21|ADD3_out [3] = (\BINBDC|add20|ADD3_out[2]~0_combout ) # ((\BINBDC|add20|ADD3_out[1]~1_combout  & ((\BINBDC|add20|ADD3_out[0]~2_combout ) # (\BINBDC|add10|ADD3_out [3]))))

	.dataa(\BINBDC|add20|ADD3_out[0]~2_combout ),
	.datab(\BINBDC|add20|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add10|ADD3_out [3]),
	.datad(\BINBDC|add20|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add21|ADD3_out [3]),
	.cout());
// synopsys translate_off
defparam \BINBDC|add21|ADD3_out[3] .lut_mask = 16'hFFC8;
defparam \BINBDC|add21|ADD3_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y3_N20
cycloneii_lcell_comb \BINBDC|add24|ADD3_out[3]~3 (
// Equation(s):
// \BINBDC|add24|ADD3_out[3]~3_combout  = (\BINBDC|add15|ADD3_out[3]~3_combout  & (\BINBDC|add14|ADD3_out [3] & ((\BINBDC|add16|ADD3_out [3]) # (\BINBDC|add13|ADD3_out[3]~9_combout )))) # (!\BINBDC|add15|ADD3_out[3]~3_combout  & 
// ((\BINBDC|add13|ADD3_out[3]~9_combout  & (\BINBDC|add16|ADD3_out [3] & \BINBDC|add14|ADD3_out [3])) # (!\BINBDC|add13|ADD3_out[3]~9_combout  & ((!\BINBDC|add14|ADD3_out [3])))))

	.dataa(\BINBDC|add15|ADD3_out[3]~3_combout ),
	.datab(\BINBDC|add16|ADD3_out [3]),
	.datac(\BINBDC|add13|ADD3_out[3]~9_combout ),
	.datad(\BINBDC|add14|ADD3_out [3]),
	.cin(gnd),
	.combout(\BINBDC|add24|ADD3_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add24|ADD3_out[3]~3 .lut_mask = 16'hE805;
defparam \BINBDC|add24|ADD3_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y3_N10
cycloneii_lcell_comb \BINBDC|add31|ADD3_out[2]~0 (
// Equation(s):
// \BINBDC|add31|ADD3_out[2]~0_combout  = (\BINBDC|add24|ADD3_out[3]~3_combout  & (!\BINBDC|add26|ADD3_out [3] & (\BINBDC|add23|ADD3_out[3]~0_combout  $ (\BINBDC|add25|ADD3_out[3]~3_combout )))) # (!\BINBDC|add24|ADD3_out[3]~3_combout  & 
// (!\BINBDC|add23|ADD3_out[3]~0_combout  & (!\BINBDC|add25|ADD3_out[3]~3_combout  & \BINBDC|add26|ADD3_out [3])))

	.dataa(\BINBDC|add24|ADD3_out[3]~3_combout ),
	.datab(\BINBDC|add23|ADD3_out[3]~0_combout ),
	.datac(\BINBDC|add25|ADD3_out[3]~3_combout ),
	.datad(\BINBDC|add26|ADD3_out [3]),
	.cin(gnd),
	.combout(\BINBDC|add31|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add31|ADD3_out[2]~0 .lut_mask = 16'h0128;
defparam \BINBDC|add31|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N2
cycloneii_lcell_comb \BINBDC|add28|ADD3_out[3] (
// Equation(s):
// \BINBDC|add28|ADD3_out [3] = (\BINBDC|add27|ADD3_out[2]~0_combout ) # ((\BINBDC|add27|ADD3_out[1]~1_combout  & ((\BINBDC|add27|ADD3_out [0]) # (\BINBDC|add20|ADD3_out [3]))))

	.dataa(\BINBDC|add27|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add27|ADD3_out [0]),
	.datac(\BINBDC|add20|ADD3_out [3]),
	.datad(\BINBDC|add27|ADD3_out[1]~1_combout ),
	.cin(gnd),
	.combout(\BINBDC|add28|ADD3_out [3]),
	.cout());
// synopsys translate_off
defparam \BINBDC|add28|ADD3_out[3] .lut_mask = 16'hFEAA;
defparam \BINBDC|add28|ADD3_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y4_N11
cycloneii_lcell_ff \CU|IR|data_out[10] (
	.clk(\div|ax~clkctrl_outclk ),
	.datain(\CU|IR|data_out[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|BC|y_present.search~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|IR|data_out [10]));

// Location: LCFF_X50_Y4_N25
cycloneii_lcell_ff \CU|IR|data_out[11] (
	.clk(\div|ax~clkctrl_outclk ),
	.datain(\CU|IR|data_out[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|BC|y_present.search~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|IR|data_out [11]));

// Location: LCFF_X50_Y4_N19
cycloneii_lcell_ff \CU|IR|data_out[4] (
	.clk(\div|ax~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IM|altsyncram_component|auto_generated|q_a [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|BC|y_present.search~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|IR|data_out [4]));

// Location: LCFF_X53_Y4_N3
cycloneii_lcell_ff \CU|IR|data_out[3] (
	.clk(\div|ax~clkctrl_outclk ),
	.datain(\CU|IR|data_out[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|BC|y_present.search~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|IR|data_out [3]));

// Location: LCFF_X47_Y20_N17
cycloneii_lcell_ff \div|cnt[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\div|Add0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\div|cnt [2]));

// Location: LCCOMB_X48_Y20_N12
cycloneii_lcell_comb \div|Equal0~0 (
// Equation(s):
// \div|Equal0~0_combout  = (!\div|cnt [1] & (\div|cnt [4] & (!\div|cnt [2] & !\div|cnt [3])))

	.dataa(\div|cnt [1]),
	.datab(\div|cnt [4]),
	.datac(\div|cnt [2]),
	.datad(\div|cnt [3]),
	.cin(gnd),
	.combout(\div|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \div|Equal0~0 .lut_mask = 16'h0004;
defparam \div|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y20_N11
cycloneii_lcell_ff \div|cnt[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\div|cnt~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\div|cnt [6]));

// Location: LCCOMB_X47_Y20_N10
cycloneii_lcell_comb \div|cnt~2 (
// Equation(s):
// \div|cnt~2_combout  = (\div|Add0~12_combout  & (((!\div|Equal0~4_combout ) # (!\div|cnt [20])) # (!\div|Equal0~5_combout )))

	.dataa(\div|Add0~12_combout ),
	.datab(\div|Equal0~5_combout ),
	.datac(\div|cnt [20]),
	.datad(\div|Equal0~4_combout ),
	.cin(gnd),
	.combout(\div|cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \div|cnt~2 .lut_mask = 16'h2AAA;
defparam \div|cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N2
cycloneii_lcell_comb \CU|IR|data_out[3]~feeder (
// Equation(s):
// \CU|IR|data_out[3]~feeder_combout  = \IM|altsyncram_component|auto_generated|q_a [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IM|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\CU|IR|data_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CU|IR|data_out[3]~feeder .lut_mask = 16'hFF00;
defparam \CU|IR|data_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y4_N10
cycloneii_lcell_comb \CU|IR|data_out[10]~feeder (
// Equation(s):
// \CU|IR|data_out[10]~feeder_combout  = \IM|altsyncram_component|auto_generated|q_a [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IM|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\CU|IR|data_out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CU|IR|data_out[10]~feeder .lut_mask = 16'hFF00;
defparam \CU|IR|data_out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y4_N24
cycloneii_lcell_comb \CU|IR|data_out[11]~feeder (
// Equation(s):
// \CU|IR|data_out[11]~feeder_combout  = \IM|altsyncram_component|auto_generated|q_a [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IM|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\CU|IR|data_out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CU|IR|data_out[11]~feeder .lut_mask = 16'hFF00;
defparam \CU|IR|data_out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N14
cycloneii_lcell_comb \div|Add0~34 (
// Equation(s):
// \div|Add0~34_combout  = (\div|cnt [17] & (!\div|Add0~33 )) # (!\div|cnt [17] & ((\div|Add0~33 ) # (GND)))
// \div|Add0~35  = CARRY((!\div|Add0~33 ) # (!\div|cnt [17]))

	.dataa(vcc),
	.datab(\div|cnt [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\div|Add0~33 ),
	.combout(\div|Add0~34_combout ),
	.cout(\div|Add0~35 ));
// synopsys translate_off
defparam \div|Add0~34 .lut_mask = 16'h3C3F;
defparam \div|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N16
cycloneii_lcell_comb \div|Add0~36 (
// Equation(s):
// \div|Add0~36_combout  = (\div|cnt [18] & (\div|Add0~35  $ (GND))) # (!\div|cnt [18] & (!\div|Add0~35  & VCC))
// \div|Add0~37  = CARRY((\div|cnt [18] & !\div|Add0~35 ))

	.dataa(vcc),
	.datab(\div|cnt [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\div|Add0~35 ),
	.combout(\div|Add0~36_combout ),
	.cout(\div|Add0~37 ));
// synopsys translate_off
defparam \div|Add0~36 .lut_mask = 16'hC30C;
defparam \div|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N8
cycloneii_lcell_comb \div|cnt~1 (
// Equation(s):
// \div|cnt~1_combout  = (\div|Add0~10_combout  & (((!\div|Equal0~4_combout ) # (!\div|cnt [20])) # (!\div|Equal0~5_combout )))

	.dataa(\div|Add0~10_combout ),
	.datab(\div|Equal0~5_combout ),
	.datac(\div|cnt [20]),
	.datad(\div|Equal0~4_combout ),
	.cin(gnd),
	.combout(\div|cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \div|cnt~1 .lut_mask = 16'h2AAA;
defparam \div|cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y20_N9
cycloneii_lcell_ff \div|cnt[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\div|cnt~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\div|cnt [5]));

// Location: LCCOMB_X47_Y20_N4
cycloneii_lcell_comb \div|cnt~0 (
// Equation(s):
// \div|cnt~0_combout  = (\div|Add0~8_combout  & (((!\div|Equal0~4_combout ) # (!\div|cnt [20])) # (!\div|Equal0~5_combout )))

	.dataa(\div|Add0~8_combout ),
	.datab(\div|Equal0~5_combout ),
	.datac(\div|cnt [20]),
	.datad(\div|Equal0~4_combout ),
	.cin(gnd),
	.combout(\div|cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \div|cnt~0 .lut_mask = 16'h2AAA;
defparam \div|cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y20_N5
cycloneii_lcell_ff \div|cnt[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\div|cnt~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\div|cnt [4]));

// Location: LCCOMB_X47_Y20_N0
cycloneii_lcell_comb \div|cnt~3 (
// Equation(s):
// \div|cnt~3_combout  = (\div|Add0~0_combout  & (((!\div|Equal0~4_combout ) # (!\div|cnt [20])) # (!\div|Equal0~5_combout )))

	.dataa(\div|Add0~0_combout ),
	.datab(\div|Equal0~5_combout ),
	.datac(\div|cnt [20]),
	.datad(\div|Equal0~4_combout ),
	.cin(gnd),
	.combout(\div|cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \div|cnt~3 .lut_mask = 16'h2AAA;
defparam \div|cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y20_N1
cycloneii_lcell_ff \div|cnt[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\div|cnt~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\div|cnt [0]));

// Location: LCCOMB_X47_Y20_N14
cycloneii_lcell_comb \div|Add0~2 (
// Equation(s):
// \div|Add0~2_combout  = (\div|cnt [1] & (!\div|Add0~1 )) # (!\div|cnt [1] & ((\div|Add0~1 ) # (GND)))
// \div|Add0~3  = CARRY((!\div|Add0~1 ) # (!\div|cnt [1]))

	.dataa(vcc),
	.datab(\div|cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\div|Add0~1 ),
	.combout(\div|Add0~2_combout ),
	.cout(\div|Add0~3 ));
// synopsys translate_off
defparam \div|Add0~2 .lut_mask = 16'h3C3F;
defparam \div|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X47_Y20_N15
cycloneii_lcell_ff \div|cnt[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\div|Add0~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\div|cnt [1]));

// Location: LCCOMB_X47_Y20_N18
cycloneii_lcell_comb \div|Add0~6 (
// Equation(s):
// \div|Add0~6_combout  = (\div|cnt [3] & (!\div|Add0~5 )) # (!\div|cnt [3] & ((\div|Add0~5 ) # (GND)))
// \div|Add0~7  = CARRY((!\div|Add0~5 ) # (!\div|cnt [3]))

	.dataa(vcc),
	.datab(\div|cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\div|Add0~5 ),
	.combout(\div|Add0~6_combout ),
	.cout(\div|Add0~7 ));
// synopsys translate_off
defparam \div|Add0~6 .lut_mask = 16'h3C3F;
defparam \div|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X47_Y20_N19
cycloneii_lcell_ff \div|cnt[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\div|Add0~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\div|cnt [3]));

// Location: LCCOMB_X47_Y20_N26
cycloneii_lcell_comb \div|Add0~14 (
// Equation(s):
// \div|Add0~14_combout  = (\div|cnt [7] & (!\div|Add0~13 )) # (!\div|cnt [7] & ((\div|Add0~13 ) # (GND)))
// \div|Add0~15  = CARRY((!\div|Add0~13 ) # (!\div|cnt [7]))

	.dataa(vcc),
	.datab(\div|cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\div|Add0~13 ),
	.combout(\div|Add0~14_combout ),
	.cout(\div|Add0~15 ));
// synopsys translate_off
defparam \div|Add0~14 .lut_mask = 16'h3C3F;
defparam \div|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X47_Y20_N27
cycloneii_lcell_ff \div|cnt[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\div|Add0~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\div|cnt [7]));

// Location: LCCOMB_X47_Y20_N28
cycloneii_lcell_comb \div|Add0~16 (
// Equation(s):
// \div|Add0~16_combout  = (\div|cnt [8] & (\div|Add0~15  $ (GND))) # (!\div|cnt [8] & (!\div|Add0~15  & VCC))
// \div|Add0~17  = CARRY((\div|cnt [8] & !\div|Add0~15 ))

	.dataa(\div|cnt [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\div|Add0~15 ),
	.combout(\div|Add0~16_combout ),
	.cout(\div|Add0~17 ));
// synopsys translate_off
defparam \div|Add0~16 .lut_mask = 16'hA50A;
defparam \div|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N6
cycloneii_lcell_comb \div|cnt~4 (
// Equation(s):
// \div|cnt~4_combout  = (\div|Add0~16_combout  & (((!\div|Equal0~4_combout ) # (!\div|cnt [20])) # (!\div|Equal0~5_combout )))

	.dataa(\div|Equal0~5_combout ),
	.datab(\div|Add0~16_combout ),
	.datac(\div|cnt [20]),
	.datad(\div|Equal0~4_combout ),
	.cin(gnd),
	.combout(\div|cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \div|cnt~4 .lut_mask = 16'h4CCC;
defparam \div|cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y20_N7
cycloneii_lcell_ff \div|cnt[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\div|cnt~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\div|cnt [8]));

// Location: LCCOMB_X47_Y19_N30
cycloneii_lcell_comb \div|cnt~5 (
// Equation(s):
// \div|cnt~5_combout  = (\div|Add0~22_combout  & (((!\div|Equal0~4_combout ) # (!\div|cnt [20])) # (!\div|Equal0~5_combout )))

	.dataa(\div|Add0~22_combout ),
	.datab(\div|Equal0~5_combout ),
	.datac(\div|cnt [20]),
	.datad(\div|Equal0~4_combout ),
	.cin(gnd),
	.combout(\div|cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \div|cnt~5 .lut_mask = 16'h2AAA;
defparam \div|cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y19_N31
cycloneii_lcell_ff \div|cnt[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\div|cnt~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\div|cnt [11]));

// Location: LCCOMB_X47_Y20_N30
cycloneii_lcell_comb \div|Add0~18 (
// Equation(s):
// \div|Add0~18_combout  = (\div|cnt [9] & (!\div|Add0~17 )) # (!\div|cnt [9] & ((\div|Add0~17 ) # (GND)))
// \div|Add0~19  = CARRY((!\div|Add0~17 ) # (!\div|cnt [9]))

	.dataa(vcc),
	.datab(\div|cnt [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\div|Add0~17 ),
	.combout(\div|Add0~18_combout ),
	.cout(\div|Add0~19 ));
// synopsys translate_off
defparam \div|Add0~18 .lut_mask = 16'h3C3F;
defparam \div|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X47_Y20_N31
cycloneii_lcell_ff \div|cnt[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\div|Add0~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\div|cnt [9]));

// Location: LCCOMB_X47_Y19_N0
cycloneii_lcell_comb \div|Add0~20 (
// Equation(s):
// \div|Add0~20_combout  = (\div|cnt [10] & (\div|Add0~19  $ (GND))) # (!\div|cnt [10] & (!\div|Add0~19  & VCC))
// \div|Add0~21  = CARRY((\div|cnt [10] & !\div|Add0~19 ))

	.dataa(vcc),
	.datab(\div|cnt [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\div|Add0~19 ),
	.combout(\div|Add0~20_combout ),
	.cout(\div|Add0~21 ));
// synopsys translate_off
defparam \div|Add0~20 .lut_mask = 16'hC30C;
defparam \div|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X47_Y19_N1
cycloneii_lcell_ff \div|cnt[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\div|Add0~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\div|cnt [10]));

// Location: LCCOMB_X48_Y20_N0
cycloneii_lcell_comb \div|Equal0~2 (
// Equation(s):
// \div|Equal0~2_combout  = (!\div|cnt [9] & (\div|cnt [8] & (\div|cnt [11] & !\div|cnt [10])))

	.dataa(\div|cnt [9]),
	.datab(\div|cnt [8]),
	.datac(\div|cnt [11]),
	.datad(\div|cnt [10]),
	.cin(gnd),
	.combout(\div|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \div|Equal0~2 .lut_mask = 16'h0040;
defparam \div|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N14
cycloneii_lcell_comb \div|Equal0~1 (
// Equation(s):
// \div|Equal0~1_combout  = (\div|cnt [6] & (!\div|cnt [7] & (!\div|cnt [0] & \div|cnt [5])))

	.dataa(\div|cnt [6]),
	.datab(\div|cnt [7]),
	.datac(\div|cnt [0]),
	.datad(\div|cnt [5]),
	.cin(gnd),
	.combout(\div|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \div|Equal0~1 .lut_mask = 16'h0200;
defparam \div|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N4
cycloneii_lcell_comb \div|Add0~24 (
// Equation(s):
// \div|Add0~24_combout  = (\div|cnt [12] & (\div|Add0~23  $ (GND))) # (!\div|cnt [12] & (!\div|Add0~23  & VCC))
// \div|Add0~25  = CARRY((\div|cnt [12] & !\div|Add0~23 ))

	.dataa(vcc),
	.datab(\div|cnt [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\div|Add0~23 ),
	.combout(\div|Add0~24_combout ),
	.cout(\div|Add0~25 ));
// synopsys translate_off
defparam \div|Add0~24 .lut_mask = 16'hC30C;
defparam \div|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N28
cycloneii_lcell_comb \div|cnt~6 (
// Equation(s):
// \div|cnt~6_combout  = (\div|Add0~24_combout  & (((!\div|Equal0~4_combout ) # (!\div|Equal0~5_combout )) # (!\div|cnt [20])))

	.dataa(\div|cnt [20]),
	.datab(\div|Equal0~5_combout ),
	.datac(\div|Add0~24_combout ),
	.datad(\div|Equal0~4_combout ),
	.cin(gnd),
	.combout(\div|cnt~6_combout ),
	.cout());
// synopsys translate_off
defparam \div|cnt~6 .lut_mask = 16'h70F0;
defparam \div|cnt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y19_N29
cycloneii_lcell_ff \div|cnt[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\div|cnt~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\div|cnt [12]));

// Location: LCCOMB_X47_Y19_N6
cycloneii_lcell_comb \div|Add0~26 (
// Equation(s):
// \div|Add0~26_combout  = (\div|cnt [13] & (!\div|Add0~25 )) # (!\div|cnt [13] & ((\div|Add0~25 ) # (GND)))
// \div|Add0~27  = CARRY((!\div|Add0~25 ) # (!\div|cnt [13]))

	.dataa(\div|cnt [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\div|Add0~25 ),
	.combout(\div|Add0~26_combout ),
	.cout(\div|Add0~27 ));
// synopsys translate_off
defparam \div|Add0~26 .lut_mask = 16'h5A5F;
defparam \div|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X47_Y19_N7
cycloneii_lcell_ff \div|cnt[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\div|Add0~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\div|cnt [13]));

// Location: LCCOMB_X47_Y19_N8
cycloneii_lcell_comb \div|Add0~28 (
// Equation(s):
// \div|Add0~28_combout  = (\div|cnt [14] & (\div|Add0~27  $ (GND))) # (!\div|cnt [14] & (!\div|Add0~27  & VCC))
// \div|Add0~29  = CARRY((\div|cnt [14] & !\div|Add0~27 ))

	.dataa(vcc),
	.datab(\div|cnt [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\div|Add0~27 ),
	.combout(\div|Add0~28_combout ),
	.cout(\div|Add0~29 ));
// synopsys translate_off
defparam \div|Add0~28 .lut_mask = 16'hC30C;
defparam \div|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X47_Y19_N9
cycloneii_lcell_ff \div|cnt[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\div|Add0~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\div|cnt [14]));

// Location: LCCOMB_X48_Y19_N0
cycloneii_lcell_comb \div|Equal0~3 (
// Equation(s):
// \div|Equal0~3_combout  = (\div|cnt [12] & (\div|cnt [15] & (!\div|cnt [13] & !\div|cnt [14])))

	.dataa(\div|cnt [12]),
	.datab(\div|cnt [15]),
	.datac(\div|cnt [13]),
	.datad(\div|cnt [14]),
	.cin(gnd),
	.combout(\div|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \div|Equal0~3 .lut_mask = 16'h0008;
defparam \div|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N22
cycloneii_lcell_comb \div|Equal0~4 (
// Equation(s):
// \div|Equal0~4_combout  = (\div|Equal0~0_combout  & (\div|Equal0~2_combout  & (\div|Equal0~1_combout  & \div|Equal0~3_combout )))

	.dataa(\div|Equal0~0_combout ),
	.datab(\div|Equal0~2_combout ),
	.datac(\div|Equal0~1_combout ),
	.datad(\div|Equal0~3_combout ),
	.cin(gnd),
	.combout(\div|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \div|Equal0~4 .lut_mask = 16'h8000;
defparam \div|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N26
cycloneii_lcell_comb \div|cnt~9 (
// Equation(s):
// \div|cnt~9_combout  = (\div|Add0~36_combout  & (((!\div|Equal0~4_combout ) # (!\div|Equal0~5_combout )) # (!\div|cnt [20])))

	.dataa(\div|cnt [20]),
	.datab(\div|Equal0~5_combout ),
	.datac(\div|Add0~36_combout ),
	.datad(\div|Equal0~4_combout ),
	.cin(gnd),
	.combout(\div|cnt~9_combout ),
	.cout());
// synopsys translate_off
defparam \div|cnt~9 .lut_mask = 16'h70F0;
defparam \div|cnt~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y19_N27
cycloneii_lcell_ff \div|cnt[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\div|cnt~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\div|cnt [18]));

// Location: LCCOMB_X47_Y19_N18
cycloneii_lcell_comb \div|Add0~38 (
// Equation(s):
// \div|Add0~38_combout  = (\div|cnt [19] & (!\div|Add0~37 )) # (!\div|cnt [19] & ((\div|Add0~37 ) # (GND)))
// \div|Add0~39  = CARRY((!\div|Add0~37 ) # (!\div|cnt [19]))

	.dataa(vcc),
	.datab(\div|cnt [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\div|Add0~37 ),
	.combout(\div|Add0~38_combout ),
	.cout(\div|Add0~39 ));
// synopsys translate_off
defparam \div|Add0~38 .lut_mask = 16'h3C3F;
defparam \div|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X47_Y19_N19
cycloneii_lcell_ff \div|cnt[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\div|Add0~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\div|cnt [19]));

// Location: LCCOMB_X47_Y19_N20
cycloneii_lcell_comb \div|Add0~40 (
// Equation(s):
// \div|Add0~40_combout  = \div|cnt [20] $ (!\div|Add0~39 )

	.dataa(\div|cnt [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\div|Add0~39 ),
	.combout(\div|Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \div|Add0~40 .lut_mask = 16'hA5A5;
defparam \div|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N24
cycloneii_lcell_comb \div|cnt~8 (
// Equation(s):
// \div|cnt~8_combout  = (\div|Add0~40_combout  & (((!\div|cnt [20]) # (!\div|Equal0~5_combout )) # (!\div|Equal0~4_combout )))

	.dataa(\div|Equal0~4_combout ),
	.datab(\div|Equal0~5_combout ),
	.datac(\div|cnt [20]),
	.datad(\div|Add0~40_combout ),
	.cin(gnd),
	.combout(\div|cnt~8_combout ),
	.cout());
// synopsys translate_off
defparam \div|cnt~8 .lut_mask = 16'h7F00;
defparam \div|cnt~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y19_N25
cycloneii_lcell_ff \div|cnt[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\div|cnt~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\div|cnt [20]));

// Location: LCCOMB_X47_Y19_N22
cycloneii_lcell_comb \div|cnt~7 (
// Equation(s):
// \div|cnt~7_combout  = (\div|Add0~30_combout  & (((!\div|Equal0~4_combout ) # (!\div|cnt [20])) # (!\div|Equal0~5_combout )))

	.dataa(\div|Add0~30_combout ),
	.datab(\div|Equal0~5_combout ),
	.datac(\div|cnt [20]),
	.datad(\div|Equal0~4_combout ),
	.cin(gnd),
	.combout(\div|cnt~7_combout ),
	.cout());
// synopsys translate_off
defparam \div|cnt~7 .lut_mask = 16'h2AAA;
defparam \div|cnt~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y19_N23
cycloneii_lcell_ff \div|cnt[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\div|cnt~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\div|cnt [15]));

// Location: LCCOMB_X47_Y19_N12
cycloneii_lcell_comb \div|Add0~32 (
// Equation(s):
// \div|Add0~32_combout  = (\div|cnt [16] & (\div|Add0~31  $ (GND))) # (!\div|cnt [16] & (!\div|Add0~31  & VCC))
// \div|Add0~33  = CARRY((\div|cnt [16] & !\div|Add0~31 ))

	.dataa(\div|cnt [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\div|Add0~31 ),
	.combout(\div|Add0~32_combout ),
	.cout(\div|Add0~33 ));
// synopsys translate_off
defparam \div|Add0~32 .lut_mask = 16'hA50A;
defparam \div|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X47_Y19_N15
cycloneii_lcell_ff \div|cnt[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\div|Add0~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\div|cnt [17]));

// Location: LCFF_X47_Y19_N13
cycloneii_lcell_ff \div|cnt[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\div|Add0~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\div|cnt [16]));

// Location: LCCOMB_X46_Y19_N16
cycloneii_lcell_comb \div|Equal0~5 (
// Equation(s):
// \div|Equal0~5_combout  = (\div|cnt [18] & (!\div|cnt [17] & (!\div|cnt [16] & !\div|cnt [19])))

	.dataa(\div|cnt [18]),
	.datab(\div|cnt [17]),
	.datac(\div|cnt [16]),
	.datad(\div|cnt [19]),
	.cin(gnd),
	.combout(\div|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \div|Equal0~5 .lut_mask = 16'h0002;
defparam \div|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N2
cycloneii_lcell_comb \div|ax~0 (
// Equation(s):
// \div|ax~0_combout  = \div|ax~regout  $ (((\div|cnt [20] & (\div|Equal0~5_combout  & \div|Equal0~4_combout ))))

	.dataa(\div|cnt [20]),
	.datab(\div|Equal0~5_combout ),
	.datac(\div|ax~regout ),
	.datad(\div|Equal0~4_combout ),
	.cin(gnd),
	.combout(\div|ax~0_combout ),
	.cout());
// synopsys translate_off
defparam \div|ax~0 .lut_mask = 16'h78F0;
defparam \div|ax~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y20_N3
cycloneii_lcell_ff \div|ax (
	.clk(\clk~clkctrl_outclk ),
	.datain(\div|ax~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\div|ax~regout ));

// Location: CLKCTRL_G6
cycloneii_clkctrl \div|ax~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\div|ax~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\div|ax~clkctrl_outclk ));
// synopsys translate_off
defparam \div|ax~clkctrl .clock_type = "global clock";
defparam \div|ax~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N4
cycloneii_lcell_comb \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita0 (
// Equation(s):
// \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout  = \CU|PC|LPM_COUNTER_component|auto_generated|safe_q [0] $ (VCC)
// \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  = CARRY(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [0])

	.dataa(vcc),
	.datab(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ),
	.cout(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y2_N16
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N28
cycloneii_lcell_comb \CU|BC|y_present.start~feeder (
// Equation(s):
// \CU|BC|y_present.start~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\CU|BC|y_present.start~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|y_present.start~feeder .lut_mask = 16'hFFFF;
defparam \CU|BC|y_present.start~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \r~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\r~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r));
// synopsys translate_off
defparam \r~I .input_async_reset = "none";
defparam \r~I .input_power_up = "low";
defparam \r~I .input_register_mode = "none";
defparam \r~I .input_sync_reset = "none";
defparam \r~I .oe_async_reset = "none";
defparam \r~I .oe_power_up = "low";
defparam \r~I .oe_register_mode = "none";
defparam \r~I .oe_sync_reset = "none";
defparam \r~I .operation_mode = "input";
defparam \r~I .output_async_reset = "none";
defparam \r~I .output_power_up = "low";
defparam \r~I .output_register_mode = "none";
defparam \r~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneii_clkctrl \r~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\r~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\r~clkctrl_outclk ));
// synopsys translate_off
defparam \r~clkctrl .clock_type = "global clock";
defparam \r~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X51_Y4_N29
cycloneii_lcell_ff \CU|BC|y_present.start (
	.clk(\div|ax~clkctrl_outclk ),
	.datain(\CU|BC|y_present.start~feeder_combout ),
	.sdata(gnd),
	.aclr(\r~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|BC|y_present.start~regout ));

// Location: LCCOMB_X53_Y4_N0
cycloneii_lcell_comb \CU|PC|LPM_COUNTER_component|auto_generated|_~0 (
// Equation(s):
// \CU|PC|LPM_COUNTER_component|auto_generated|_~0_combout  = (\CU|BC|y_present.search~regout ) # (!\CU|BC|y_present.start~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CU|BC|y_present.search~regout ),
	.datad(\CU|BC|y_present.start~regout ),
	.cin(gnd),
	.combout(\CU|PC|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PC|LPM_COUNTER_component|auto_generated|_~0 .lut_mask = 16'hF0FF;
defparam \CU|PC|LPM_COUNTER_component|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y4_N5
cycloneii_lcell_ff \CU|PC|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0] (
	.clk(\div|ax~clkctrl_outclk ),
	.datain(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\CU|BC|y_present.start~regout ),
	.ena(\CU|PC|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [0]));

// Location: LCCOMB_X53_Y4_N6
cycloneii_lcell_comb \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita1 (
// Equation(s):
// \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout  = (\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [1] & (!\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT )) # 
// (!\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [1] & ((\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ) # (GND)))
// \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  = CARRY((!\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ) # (!\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [1]))

	.dataa(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.combout(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ),
	.cout(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y4_N7
cycloneii_lcell_ff \CU|PC|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1] (
	.clk(\div|ax~clkctrl_outclk ),
	.datain(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\CU|BC|y_present.start~regout ),
	.ena(\CU|PC|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [1]));

// Location: LCCOMB_X53_Y4_N8
cycloneii_lcell_comb \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita2 (
// Equation(s):
// \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout  = (\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [2] & (\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  $ (GND))) # 
// (!\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [2] & (!\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  & VCC))
// \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  = CARRY((\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [2] & !\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ))

	.dataa(vcc),
	.datab(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.combout(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ),
	.cout(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y4_N9
cycloneii_lcell_ff \CU|PC|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2] (
	.clk(\div|ax~clkctrl_outclk ),
	.datain(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\CU|BC|y_present.start~regout ),
	.ena(\CU|PC|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [2]));

// Location: LCCOMB_X53_Y4_N10
cycloneii_lcell_comb \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita3 (
// Equation(s):
// \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout  = (\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [3] & (!\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT )) # 
// (!\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [3] & ((\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ) # (GND)))
// \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  = CARRY((!\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ) # (!\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [3]))

	.dataa(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.combout(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ),
	.cout(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y4_N11
cycloneii_lcell_ff \CU|PC|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3] (
	.clk(\div|ax~clkctrl_outclk ),
	.datain(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\CU|BC|y_present.start~regout ),
	.ena(\CU|PC|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [3]));

// Location: LCCOMB_X53_Y4_N12
cycloneii_lcell_comb \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita4 (
// Equation(s):
// \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout  = (\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [4] & (\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  $ (GND))) # 
// (!\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [4] & (!\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  & VCC))
// \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  = CARRY((\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [4] & !\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ))

	.dataa(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.combout(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout ),
	.cout(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y4_N13
cycloneii_lcell_ff \CU|PC|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4] (
	.clk(\div|ax~clkctrl_outclk ),
	.datain(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\CU|BC|y_present.start~regout ),
	.ena(\CU|PC|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [4]));

// Location: LCCOMB_X53_Y4_N14
cycloneii_lcell_comb \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita5 (
// Equation(s):
// \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout  = (\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [5] & (!\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT )) # 
// (!\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [5] & ((\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ) # (GND)))
// \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  = CARRY((!\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ) # (!\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [5]))

	.dataa(vcc),
	.datab(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.combout(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout ),
	.cout(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y4_N15
cycloneii_lcell_ff \CU|PC|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5] (
	.clk(\div|ax~clkctrl_outclk ),
	.datain(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\CU|BC|y_present.start~regout ),
	.ena(\CU|PC|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [5]));

// Location: LCCOMB_X53_Y4_N16
cycloneii_lcell_comb \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita6 (
// Equation(s):
// \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout  = (\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [6] & (\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  $ (GND))) # 
// (!\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [6] & (!\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  & VCC))
// \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  = CARRY((\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [6] & !\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ))

	.dataa(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.combout(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout ),
	.cout(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y4_N17
cycloneii_lcell_ff \CU|PC|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6] (
	.clk(\div|ax~clkctrl_outclk ),
	.datain(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\CU|BC|y_present.start~regout ),
	.ena(\CU|PC|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [6]));

// Location: LCCOMB_X53_Y4_N18
cycloneii_lcell_comb \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita7 (
// Equation(s):
// \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout  = \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  $ (\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [7]),
	.cin(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.combout(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout ),
	.cout());
// synopsys translate_off
defparam \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .lut_mask = 16'h0FF0;
defparam \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X53_Y4_N19
cycloneii_lcell_ff \CU|PC|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7] (
	.clk(\div|ax~clkctrl_outclk ),
	.datain(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\CU|BC|y_present.start~regout ),
	.ena(\CU|PC|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [7]));

// Location: M4K_X52_Y4
cycloneii_ram_block \IM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CU|BC|y_present.search~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(16'b0000000000000000),
	.portaaddr({\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [7],\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [6],\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [5],\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [4],\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [3],
\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [2],\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [1],\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(16'b0000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\IM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "rom_data.mif";
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ALTSYNCRAM";
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300C1B0B2B0A1A0A2A09190929081808280717072706160626051505250414042403130323021202220101010000;
// synopsys translate_on

// Location: LCFF_X50_Y4_N31
cycloneii_lcell_ff \CU|IR|data_out[13] (
	.clk(\div|ax~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IM|altsyncram_component|auto_generated|q_a [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|BC|y_present.search~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|IR|data_out [13]));

// Location: LCFF_X51_Y4_N19
cycloneii_lcell_ff \CU|IR|data_out[14] (
	.clk(\div|ax~regout ),
	.datain(gnd),
	.sdata(\IM|altsyncram_component|auto_generated|q_a [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|BC|y_present.search~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|IR|data_out [14]));

// Location: LCCOMB_X51_Y4_N26
cycloneii_lcell_comb \CU|BC|Selector11~1 (
// Equation(s):
// \CU|BC|Selector11~1_combout  = (!\CU|IR|data_out [15] & !\CU|IR|data_out [14])

	.dataa(vcc),
	.datab(vcc),
	.datac(\CU|IR|data_out [15]),
	.datad(\CU|IR|data_out [14]),
	.cin(gnd),
	.combout(\CU|BC|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|Selector11~1 .lut_mask = 16'h000F;
defparam \CU|BC|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N30
cycloneii_lcell_comb \CU|IR|data_out[12]~feeder (
// Equation(s):
// \CU|IR|data_out[12]~feeder_combout  = \IM|altsyncram_component|auto_generated|q_a [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IM|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\CU|IR|data_out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CU|IR|data_out[12]~feeder .lut_mask = 16'hFF00;
defparam \CU|IR|data_out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y4_N31
cycloneii_lcell_ff \CU|IR|data_out[12] (
	.clk(\div|ax~clkctrl_outclk ),
	.datain(\CU|IR|data_out[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|BC|y_present.search~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|IR|data_out [12]));

// Location: LCCOMB_X51_Y4_N30
cycloneii_lcell_comb \CU|BC|y_next.sum1~0 (
// Equation(s):
// \CU|BC|y_next.sum1~0_combout  = (\CU|BC|y_present.decoding~regout  & (\CU|IR|data_out [13] & (\CU|BC|Selector11~1_combout  & !\CU|IR|data_out [12])))

	.dataa(\CU|BC|y_present.decoding~regout ),
	.datab(\CU|IR|data_out [13]),
	.datac(\CU|BC|Selector11~1_combout ),
	.datad(\CU|IR|data_out [12]),
	.cin(gnd),
	.combout(\CU|BC|y_next.sum1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|y_next.sum1~0 .lut_mask = 16'h0080;
defparam \CU|BC|y_next.sum1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N24
cycloneii_lcell_comb \CU|BC|comb~1 (
// Equation(s):
// \CU|BC|comb~1_combout  = (\CU|BC|y_present.decoding~regout  & (((\CU|IR|data_out [13] & !\CU|IR|data_out [12])) # (!\CU|BC|Selector11~1_combout )))

	.dataa(\CU|BC|y_present.decoding~regout ),
	.datab(\CU|IR|data_out [13]),
	.datac(\CU|BC|Selector11~1_combout ),
	.datad(\CU|IR|data_out [12]),
	.cin(gnd),
	.combout(\CU|BC|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|comb~1 .lut_mask = 16'h0A8A;
defparam \CU|BC|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N12
cycloneii_lcell_comb \CU|BC|y_next.sum1_318 (
// Equation(s):
// \CU|BC|y_next.sum1_318~combout  = (\CU|BC|comb~1_combout  & ((\CU|BC|y_next.sum1~0_combout ) # (\CU|BC|y_next.sum1_318~combout )))

	.dataa(vcc),
	.datab(\CU|BC|y_next.sum1~0_combout ),
	.datac(\CU|BC|y_next.sum1_318~combout ),
	.datad(\CU|BC|comb~1_combout ),
	.cin(gnd),
	.combout(\CU|BC|y_next.sum1_318~combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|y_next.sum1_318 .lut_mask = 16'hFC00;
defparam \CU|BC|y_next.sum1_318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y4_N13
cycloneii_lcell_ff \CU|BC|y_present.sum1 (
	.clk(\div|ax~clkctrl_outclk ),
	.datain(\CU|BC|y_next.sum1_318~combout ),
	.sdata(gnd),
	.aclr(\r~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|BC|y_present.sum1~regout ));

// Location: LCCOMB_X51_Y4_N8
cycloneii_lcell_comb \CU|BC|y_next.sum2_306 (
// Equation(s):
// \CU|BC|y_next.sum2_306~combout  = (GLOBAL(\CU|BC|Selector11~0clkctrl_outclk ) & ((\CU|BC|y_present.sum1~regout ))) # (!GLOBAL(\CU|BC|Selector11~0clkctrl_outclk ) & (\CU|BC|y_next.sum2_306~combout ))

	.dataa(\CU|BC|y_next.sum2_306~combout ),
	.datab(vcc),
	.datac(\CU|BC|Selector11~0clkctrl_outclk ),
	.datad(\CU|BC|y_present.sum1~regout ),
	.cin(gnd),
	.combout(\CU|BC|y_next.sum2_306~combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|y_next.sum2_306 .lut_mask = 16'hFA0A;
defparam \CU|BC|y_next.sum2_306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y4_N9
cycloneii_lcell_ff \CU|BC|y_present.sum2 (
	.clk(\div|ax~clkctrl_outclk ),
	.datain(\CU|BC|y_next.sum2_306~combout ),
	.sdata(gnd),
	.aclr(\r~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|BC|y_present.sum2~regout ));

// Location: LCCOMB_X51_Y4_N10
cycloneii_lcell_comb \CU|BC|y_next.decoding_387 (
// Equation(s):
// \CU|BC|y_next.decoding_387~combout  = (GLOBAL(\CU|BC|Selector11~0clkctrl_outclk ) & (\CU|BC|y_present.search~regout )) # (!GLOBAL(\CU|BC|Selector11~0clkctrl_outclk ) & ((\CU|BC|y_next.decoding_387~combout )))

	.dataa(vcc),
	.datab(\CU|BC|y_present.search~regout ),
	.datac(\CU|BC|y_next.decoding_387~combout ),
	.datad(\CU|BC|Selector11~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\CU|BC|y_next.decoding_387~combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|y_next.decoding_387 .lut_mask = 16'hCCF0;
defparam \CU|BC|y_next.decoding_387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y4_N11
cycloneii_lcell_ff \CU|BC|y_present.decoding (
	.clk(\div|ax~clkctrl_outclk ),
	.datain(\CU|BC|y_next.decoding_387~combout ),
	.sdata(gnd),
	.aclr(\r~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|BC|y_present.decoding~regout ));

// Location: LCCOMB_X50_Y4_N30
cycloneii_lcell_comb \CU|BC|y_next.store1~0 (
// Equation(s):
// \CU|BC|y_next.store1~0_combout  = (\CU|BC|Selector11~1_combout  & (\CU|BC|y_present.decoding~regout  & (!\CU|IR|data_out [13] & \CU|IR|data_out [12])))

	.dataa(\CU|BC|Selector11~1_combout ),
	.datab(\CU|BC|y_present.decoding~regout ),
	.datac(\CU|IR|data_out [13]),
	.datad(\CU|IR|data_out [12]),
	.cin(gnd),
	.combout(\CU|BC|y_next.store1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|y_next.store1~0 .lut_mask = 16'h0800;
defparam \CU|BC|y_next.store1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y4_N8
cycloneii_lcell_comb \CU|BC|comb~2 (
// Equation(s):
// \CU|BC|comb~2_combout  = (\CU|BC|y_present.decoding~regout  & (((\CU|IR|data_out [12] & !\CU|IR|data_out [13])) # (!\CU|BC|Selector11~1_combout )))

	.dataa(\CU|BC|Selector11~1_combout ),
	.datab(\CU|BC|y_present.decoding~regout ),
	.datac(\CU|IR|data_out [12]),
	.datad(\CU|IR|data_out [13]),
	.cin(gnd),
	.combout(\CU|BC|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|comb~2 .lut_mask = 16'h44C4;
defparam \CU|BC|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y4_N26
cycloneii_lcell_comb \CU|BC|y_next.store1_345 (
// Equation(s):
// \CU|BC|y_next.store1_345~combout  = (\CU|BC|comb~2_combout  & ((\CU|BC|y_next.store1~0_combout ) # (\CU|BC|y_next.store1_345~combout )))

	.dataa(vcc),
	.datab(\CU|BC|y_next.store1~0_combout ),
	.datac(\CU|BC|comb~2_combout ),
	.datad(\CU|BC|y_next.store1_345~combout ),
	.cin(gnd),
	.combout(\CU|BC|y_next.store1_345~combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|y_next.store1_345 .lut_mask = 16'hF0C0;
defparam \CU|BC|y_next.store1_345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N22
cycloneii_lcell_comb \CU|BC|y_present.store1~feeder (
// Equation(s):
// \CU|BC|y_present.store1~feeder_combout  = \CU|BC|y_next.store1_345~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CU|BC|y_next.store1_345~combout ),
	.cin(gnd),
	.combout(\CU|BC|y_present.store1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|y_present.store1~feeder .lut_mask = 16'hFF00;
defparam \CU|BC|y_present.store1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y4_N23
cycloneii_lcell_ff \CU|BC|y_present.store1 (
	.clk(\div|ax~clkctrl_outclk ),
	.datain(\CU|BC|y_present.store1~feeder_combout ),
	.sdata(gnd),
	.aclr(\r~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|BC|y_present.store1~regout ));

// Location: LCCOMB_X51_Y4_N4
cycloneii_lcell_comb \CU|BC|y_next.store2_333 (
// Equation(s):
// \CU|BC|y_next.store2_333~combout  = (GLOBAL(\CU|BC|Selector11~0clkctrl_outclk ) & ((\CU|BC|y_present.store1~regout ))) # (!GLOBAL(\CU|BC|Selector11~0clkctrl_outclk ) & (\CU|BC|y_next.store2_333~combout ))

	.dataa(vcc),
	.datab(\CU|BC|y_next.store2_333~combout ),
	.datac(\CU|BC|Selector11~0clkctrl_outclk ),
	.datad(\CU|BC|y_present.store1~regout ),
	.cin(gnd),
	.combout(\CU|BC|y_next.store2_333~combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|y_next.store2_333 .lut_mask = 16'hFC0C;
defparam \CU|BC|y_next.store2_333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y4_N5
cycloneii_lcell_ff \CU|BC|y_present.store2 (
	.clk(\div|ax~clkctrl_outclk ),
	.datain(\CU|BC|y_next.store2_333~combout ),
	.sdata(gnd),
	.aclr(\r~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|BC|y_present.store2~regout ));

// Location: LCCOMB_X51_Y4_N6
cycloneii_lcell_comb \CU|BC|WideOr0~0 (
// Equation(s):
// \CU|BC|WideOr0~0_combout  = (\CU|BC|y_present.load2~regout ) # ((\CU|BC|y_present.sum2~regout ) # ((\CU|BC|y_present.store2~regout ) # (!\CU|BC|y_present.start~regout )))

	.dataa(\CU|BC|y_present.load2~regout ),
	.datab(\CU|BC|y_present.sum2~regout ),
	.datac(\CU|BC|y_present.store2~regout ),
	.datad(\CU|BC|y_present.start~regout ),
	.cin(gnd),
	.combout(\CU|BC|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|WideOr0~0 .lut_mask = 16'hFEFF;
defparam \CU|BC|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N20
cycloneii_lcell_comb \CU|BC|y_next.search_402 (
// Equation(s):
// \CU|BC|y_next.search_402~combout  = (GLOBAL(\CU|BC|Selector11~0clkctrl_outclk ) & ((\CU|BC|WideOr0~0_combout ))) # (!GLOBAL(\CU|BC|Selector11~0clkctrl_outclk ) & (\CU|BC|y_next.search_402~combout ))

	.dataa(\CU|BC|y_next.search_402~combout ),
	.datab(vcc),
	.datac(\CU|BC|Selector11~0clkctrl_outclk ),
	.datad(\CU|BC|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\CU|BC|y_next.search_402~combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|y_next.search_402 .lut_mask = 16'hFA0A;
defparam \CU|BC|y_next.search_402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y4_N21
cycloneii_lcell_ff \CU|BC|y_present.search (
	.clk(\div|ax~clkctrl_outclk ),
	.datain(\CU|BC|y_next.search_402~combout ),
	.sdata(gnd),
	.aclr(\r~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|BC|y_present.search~regout ));

// Location: CLKCTRL_G15
cycloneii_clkctrl \CU|BC|y_present.search~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CU|BC|y_present.search~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CU|BC|y_present.search~clkctrl_outclk ));
// synopsys translate_off
defparam \CU|BC|y_present.search~clkctrl .clock_type = "global clock";
defparam \CU|BC|y_present.search~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X51_Y4_N27
cycloneii_lcell_ff \CU|IR|data_out[15] (
	.clk(\div|ax~regout ),
	.datain(gnd),
	.sdata(\IM|altsyncram_component|auto_generated|q_a [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|BC|y_present.search~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|IR|data_out [15]));

// Location: LCCOMB_X51_Y4_N18
cycloneii_lcell_comb \CU|BC|Selector11~0 (
// Equation(s):
// \CU|BC|Selector11~0_combout  = ((!\CU|IR|data_out [15] & !\CU|IR|data_out [14])) # (!\CU|BC|y_present.decoding~regout )

	.dataa(vcc),
	.datab(\CU|IR|data_out [15]),
	.datac(\CU|IR|data_out [14]),
	.datad(\CU|BC|y_present.decoding~regout ),
	.cin(gnd),
	.combout(\CU|BC|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|Selector11~0 .lut_mask = 16'h03FF;
defparam \CU|BC|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneii_clkctrl \CU|BC|Selector11~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CU|BC|Selector11~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CU|BC|Selector11~0clkctrl_outclk ));
// synopsys translate_off
defparam \CU|BC|Selector11~0clkctrl .clock_type = "global clock";
defparam \CU|BC|Selector11~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N2
cycloneii_lcell_comb \CU|BC|comb~0 (
// Equation(s):
// \CU|BC|comb~0_combout  = (\CU|BC|y_present.decoding~regout  & (((!\CU|IR|data_out [13] & !\CU|IR|data_out [12])) # (!\CU|BC|Selector11~1_combout )))

	.dataa(\CU|BC|y_present.decoding~regout ),
	.datab(\CU|IR|data_out [13]),
	.datac(\CU|BC|Selector11~1_combout ),
	.datad(\CU|IR|data_out [12]),
	.cin(gnd),
	.combout(\CU|BC|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|comb~0 .lut_mask = 16'h0A2A;
defparam \CU|BC|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N14
cycloneii_lcell_comb \CU|BC|y_next.load1~0 (
// Equation(s):
// \CU|BC|y_next.load1~0_combout  = ((\CU|IR|data_out [13]) # ((\CU|IR|data_out [12]) # (!\CU|BC|Selector11~1_combout ))) # (!\CU|BC|y_present.decoding~regout )

	.dataa(\CU|BC|y_present.decoding~regout ),
	.datab(\CU|IR|data_out [13]),
	.datac(\CU|BC|Selector11~1_combout ),
	.datad(\CU|IR|data_out [12]),
	.cin(gnd),
	.combout(\CU|BC|y_next.load1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|y_next.load1~0 .lut_mask = 16'hFFDF;
defparam \CU|BC|y_next.load1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N0
cycloneii_lcell_comb \CU|BC|y_next.load1_372 (
// Equation(s):
// \CU|BC|y_next.load1_372~combout  = (\CU|BC|comb~0_combout  & ((\CU|BC|y_next.load1_372~combout ) # (!\CU|BC|y_next.load1~0_combout )))

	.dataa(vcc),
	.datab(\CU|BC|comb~0_combout ),
	.datac(\CU|BC|y_next.load1_372~combout ),
	.datad(\CU|BC|y_next.load1~0_combout ),
	.cin(gnd),
	.combout(\CU|BC|y_next.load1_372~combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|y_next.load1_372 .lut_mask = 16'hC0CC;
defparam \CU|BC|y_next.load1_372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y4_N1
cycloneii_lcell_ff \CU|BC|y_present.load1 (
	.clk(\div|ax~clkctrl_outclk ),
	.datain(\CU|BC|y_next.load1_372~combout ),
	.sdata(gnd),
	.aclr(\r~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|BC|y_present.load1~regout ));

// Location: LCCOMB_X51_Y4_N16
cycloneii_lcell_comb \CU|BC|y_next.load2_360 (
// Equation(s):
// \CU|BC|y_next.load2_360~combout  = (GLOBAL(\CU|BC|Selector11~0clkctrl_outclk ) & ((\CU|BC|y_present.load1~regout ))) # (!GLOBAL(\CU|BC|Selector11~0clkctrl_outclk ) & (\CU|BC|y_next.load2_360~combout ))

	.dataa(vcc),
	.datab(\CU|BC|y_next.load2_360~combout ),
	.datac(\CU|BC|Selector11~0clkctrl_outclk ),
	.datad(\CU|BC|y_present.load1~regout ),
	.cin(gnd),
	.combout(\CU|BC|y_next.load2_360~combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|y_next.load2_360 .lut_mask = 16'hFC0C;
defparam \CU|BC|y_next.load2_360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y4_N17
cycloneii_lcell_ff \CU|BC|y_present.load2 (
	.clk(\div|ax~clkctrl_outclk ),
	.datain(\CU|BC|y_next.load2_360~combout ),
	.sdata(gnd),
	.aclr(\r~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|BC|y_present.load2~regout ));

// Location: LCCOMB_X41_Y4_N2
cycloneii_lcell_comb \CU|BC|RF_W_wr (
// Equation(s):
// \CU|BC|RF_W_wr~combout  = (\CU|BC|y_present.load2~regout ) # ((\CU|BC|y_present.sum2~regout ) # (\CU|BC|y_present.sum1~regout ))

	.dataa(vcc),
	.datab(\CU|BC|y_present.load2~regout ),
	.datac(\CU|BC|y_present.sum2~regout ),
	.datad(\CU|BC|y_present.sum1~regout ),
	.cin(gnd),
	.combout(\CU|BC|RF_W_wr~combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|RF_W_wr .lut_mask = 16'hFFFC;
defparam \CU|BC|RF_W_wr .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N20
cycloneii_lcell_comb \CU|BC|RF_Rp_rd (
// Equation(s):
// \CU|BC|RF_Rp_rd~combout  = (\CU|BC|y_present.store1~regout ) # ((\CU|BC|y_present.sum2~regout ) # (\CU|BC|y_present.sum1~regout ))

	.dataa(vcc),
	.datab(\CU|BC|y_present.store1~regout ),
	.datac(\CU|BC|y_present.sum2~regout ),
	.datad(\CU|BC|y_present.sum1~regout ),
	.cin(gnd),
	.combout(\CU|BC|RF_Rp_rd~combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|RF_Rp_rd .lut_mask = 16'hFFFC;
defparam \CU|BC|RF_Rp_rd .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N24
cycloneii_lcell_comb \CU|IR|data_out[0]~feeder (
// Equation(s):
// \CU|IR|data_out[0]~feeder_combout  = \IM|altsyncram_component|auto_generated|q_a [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IM|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\CU|IR|data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CU|IR|data_out[0]~feeder .lut_mask = 16'hFF00;
defparam \CU|IR|data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y4_N25
cycloneii_lcell_ff \CU|IR|data_out[0] (
	.clk(\div|ax~clkctrl_outclk ),
	.datain(\CU|IR|data_out[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|BC|y_present.search~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|IR|data_out [0]));

// Location: LCCOMB_X50_Y4_N6
cycloneii_lcell_comb \CU|BC|D_addr[0]~0 (
// Equation(s):
// \CU|BC|D_addr[0]~0_combout  = (\CU|IR|data_out [0] & ((\CU|BC|y_present.store2~regout ) # ((\CU|BC|y_present.load1~regout ) # (\CU|BC|y_present.store1~regout ))))

	.dataa(\CU|BC|y_present.store2~regout ),
	.datab(\CU|BC|y_present.load1~regout ),
	.datac(\CU|BC|y_present.store1~regout ),
	.datad(\CU|IR|data_out [0]),
	.cin(gnd),
	.combout(\CU|BC|D_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|D_addr[0]~0 .lut_mask = 16'hFE00;
defparam \CU|BC|D_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y4_N3
cycloneii_lcell_ff \CU|IR|data_out[1] (
	.clk(\div|ax~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IM|altsyncram_component|auto_generated|q_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|BC|y_present.search~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|IR|data_out [1]));

// Location: LCCOMB_X50_Y4_N28
cycloneii_lcell_comb \CU|BC|D_addr[1]~1 (
// Equation(s):
// \CU|BC|D_addr[1]~1_combout  = (\CU|IR|data_out [1] & ((\CU|BC|y_present.store2~regout ) # ((\CU|BC|y_present.load1~regout ) # (\CU|BC|y_present.store1~regout ))))

	.dataa(\CU|BC|y_present.store2~regout ),
	.datab(\CU|BC|y_present.load1~regout ),
	.datac(\CU|BC|y_present.store1~regout ),
	.datad(\CU|IR|data_out [1]),
	.cin(gnd),
	.combout(\CU|BC|D_addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|D_addr[1]~1 .lut_mask = 16'hFE00;
defparam \CU|BC|D_addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y4_N14
cycloneii_lcell_comb \CU|IR|data_out[2]~feeder (
// Equation(s):
// \CU|IR|data_out[2]~feeder_combout  = \IM|altsyncram_component|auto_generated|q_a [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\CU|IR|data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CU|IR|data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \CU|IR|data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y4_N15
cycloneii_lcell_ff \CU|IR|data_out[2] (
	.clk(\div|ax~clkctrl_outclk ),
	.datain(\CU|IR|data_out[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|BC|y_present.search~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|IR|data_out [2]));

// Location: LCCOMB_X50_Y4_N22
cycloneii_lcell_comb \CU|BC|D_addr[2]~2 (
// Equation(s):
// \CU|BC|D_addr[2]~2_combout  = (\CU|IR|data_out [2] & ((\CU|BC|y_present.store2~regout ) # ((\CU|BC|y_present.load1~regout ) # (\CU|BC|y_present.store1~regout ))))

	.dataa(\CU|BC|y_present.store2~regout ),
	.datab(\CU|BC|y_present.load1~regout ),
	.datac(\CU|BC|y_present.store1~regout ),
	.datad(\CU|IR|data_out [2]),
	.cin(gnd),
	.combout(\CU|BC|D_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|D_addr[2]~2 .lut_mask = 16'hFE00;
defparam \CU|BC|D_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y4_N0
cycloneii_lcell_comb \CU|BC|D_addr[3]~3 (
// Equation(s):
// \CU|BC|D_addr[3]~3_combout  = (\CU|IR|data_out [3] & ((\CU|BC|y_present.load1~regout ) # ((\CU|BC|y_present.store2~regout ) # (\CU|BC|y_present.store1~regout ))))

	.dataa(\CU|IR|data_out [3]),
	.datab(\CU|BC|y_present.load1~regout ),
	.datac(\CU|BC|y_present.store2~regout ),
	.datad(\CU|BC|y_present.store1~regout ),
	.cin(gnd),
	.combout(\CU|BC|D_addr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|D_addr[3]~3 .lut_mask = 16'hAAA8;
defparam \CU|BC|D_addr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N4
cycloneii_lcell_comb \CU|BC|D_addr[4]~4 (
// Equation(s):
// \CU|BC|D_addr[4]~4_combout  = (\CU|IR|data_out [4] & ((\CU|BC|y_present.load1~regout ) # ((\CU|BC|y_present.store1~regout ) # (\CU|BC|y_present.store2~regout ))))

	.dataa(\CU|IR|data_out [4]),
	.datab(\CU|BC|y_present.load1~regout ),
	.datac(\CU|BC|y_present.store1~regout ),
	.datad(\CU|BC|y_present.store2~regout ),
	.cin(gnd),
	.combout(\CU|BC|D_addr[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|D_addr[4]~4 .lut_mask = 16'hAAA8;
defparam \CU|BC|D_addr[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N26
cycloneii_lcell_comb \CU|IR|data_out[5]~feeder (
// Equation(s):
// \CU|IR|data_out[5]~feeder_combout  = \IM|altsyncram_component|auto_generated|q_a [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IM|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\CU|IR|data_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CU|IR|data_out[5]~feeder .lut_mask = 16'hFF00;
defparam \CU|IR|data_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y4_N27
cycloneii_lcell_ff \CU|IR|data_out[5] (
	.clk(\div|ax~clkctrl_outclk ),
	.datain(\CU|IR|data_out[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|BC|y_present.search~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|IR|data_out [5]));

// Location: LCCOMB_X41_Y4_N22
cycloneii_lcell_comb \CU|BC|D_addr[5]~5 (
// Equation(s):
// \CU|BC|D_addr[5]~5_combout  = (\CU|IR|data_out [5] & ((\CU|BC|y_present.store2~regout ) # ((\CU|BC|y_present.load1~regout ) # (\CU|BC|y_present.store1~regout ))))

	.dataa(\CU|BC|y_present.store2~regout ),
	.datab(\CU|BC|y_present.load1~regout ),
	.datac(\CU|BC|y_present.store1~regout ),
	.datad(\CU|IR|data_out [5]),
	.cin(gnd),
	.combout(\CU|BC|D_addr[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|D_addr[5]~5 .lut_mask = 16'hFE00;
defparam \CU|BC|D_addr[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N28
cycloneii_lcell_comb \CU|IR|data_out[6]~feeder (
// Equation(s):
// \CU|IR|data_out[6]~feeder_combout  = \IM|altsyncram_component|auto_generated|q_a [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IM|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\CU|IR|data_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CU|IR|data_out[6]~feeder .lut_mask = 16'hFF00;
defparam \CU|IR|data_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y4_N29
cycloneii_lcell_ff \CU|IR|data_out[6] (
	.clk(\div|ax~clkctrl_outclk ),
	.datain(\CU|IR|data_out[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|BC|y_present.search~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|IR|data_out [6]));

// Location: LCCOMB_X41_Y4_N0
cycloneii_lcell_comb \CU|BC|D_addr[6]~6 (
// Equation(s):
// \CU|BC|D_addr[6]~6_combout  = (\CU|IR|data_out [6] & ((\CU|BC|y_present.store2~regout ) # ((\CU|BC|y_present.load1~regout ) # (\CU|BC|y_present.store1~regout ))))

	.dataa(\CU|BC|y_present.store2~regout ),
	.datab(\CU|BC|y_present.load1~regout ),
	.datac(\CU|BC|y_present.store1~regout ),
	.datad(\CU|IR|data_out [6]),
	.cin(gnd),
	.combout(\CU|BC|D_addr[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|D_addr[6]~6 .lut_mask = 16'hFE00;
defparam \CU|BC|D_addr[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N22
cycloneii_lcell_comb \CU|IR|data_out[7]~feeder (
// Equation(s):
// \CU|IR|data_out[7]~feeder_combout  = \IM|altsyncram_component|auto_generated|q_a [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IM|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\CU|IR|data_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CU|IR|data_out[7]~feeder .lut_mask = 16'hFF00;
defparam \CU|IR|data_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y4_N23
cycloneii_lcell_ff \CU|IR|data_out[7] (
	.clk(\div|ax~clkctrl_outclk ),
	.datain(\CU|IR|data_out[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|BC|y_present.search~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|IR|data_out [7]));

// Location: LCCOMB_X41_Y4_N6
cycloneii_lcell_comb \CU|BC|D_addr[7]~7 (
// Equation(s):
// \CU|BC|D_addr[7]~7_combout  = (\CU|IR|data_out [7] & ((\CU|BC|y_present.store2~regout ) # ((\CU|BC|y_present.load1~regout ) # (\CU|BC|y_present.store1~regout ))))

	.dataa(\CU|BC|y_present.store2~regout ),
	.datab(\CU|BC|y_present.load1~regout ),
	.datac(\CU|BC|y_present.store1~regout ),
	.datad(\CU|IR|data_out [7]),
	.cin(gnd),
	.combout(\CU|BC|D_addr[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|D_addr[7]~7 .lut_mask = 16'hFE00;
defparam \CU|BC|D_addr[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr_in[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr_in~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr_in[0]));
// synopsys translate_off
defparam \addr_in[0]~I .input_async_reset = "none";
defparam \addr_in[0]~I .input_power_up = "low";
defparam \addr_in[0]~I .input_register_mode = "none";
defparam \addr_in[0]~I .input_sync_reset = "none";
defparam \addr_in[0]~I .oe_async_reset = "none";
defparam \addr_in[0]~I .oe_power_up = "low";
defparam \addr_in[0]~I .oe_register_mode = "none";
defparam \addr_in[0]~I .oe_sync_reset = "none";
defparam \addr_in[0]~I .operation_mode = "input";
defparam \addr_in[0]~I .output_async_reset = "none";
defparam \addr_in[0]~I .output_power_up = "low";
defparam \addr_in[0]~I .output_register_mode = "none";
defparam \addr_in[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr_in[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr_in~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr_in[1]));
// synopsys translate_off
defparam \addr_in[1]~I .input_async_reset = "none";
defparam \addr_in[1]~I .input_power_up = "low";
defparam \addr_in[1]~I .input_register_mode = "none";
defparam \addr_in[1]~I .input_sync_reset = "none";
defparam \addr_in[1]~I .oe_async_reset = "none";
defparam \addr_in[1]~I .oe_power_up = "low";
defparam \addr_in[1]~I .oe_register_mode = "none";
defparam \addr_in[1]~I .oe_sync_reset = "none";
defparam \addr_in[1]~I .operation_mode = "input";
defparam \addr_in[1]~I .output_async_reset = "none";
defparam \addr_in[1]~I .output_power_up = "low";
defparam \addr_in[1]~I .output_register_mode = "none";
defparam \addr_in[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr_in[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr_in~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr_in[2]));
// synopsys translate_off
defparam \addr_in[2]~I .input_async_reset = "none";
defparam \addr_in[2]~I .input_power_up = "low";
defparam \addr_in[2]~I .input_register_mode = "none";
defparam \addr_in[2]~I .input_sync_reset = "none";
defparam \addr_in[2]~I .oe_async_reset = "none";
defparam \addr_in[2]~I .oe_power_up = "low";
defparam \addr_in[2]~I .oe_register_mode = "none";
defparam \addr_in[2]~I .oe_sync_reset = "none";
defparam \addr_in[2]~I .operation_mode = "input";
defparam \addr_in[2]~I .output_async_reset = "none";
defparam \addr_in[2]~I .output_power_up = "low";
defparam \addr_in[2]~I .output_register_mode = "none";
defparam \addr_in[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr_in[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr_in~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr_in[3]));
// synopsys translate_off
defparam \addr_in[3]~I .input_async_reset = "none";
defparam \addr_in[3]~I .input_power_up = "low";
defparam \addr_in[3]~I .input_register_mode = "none";
defparam \addr_in[3]~I .input_sync_reset = "none";
defparam \addr_in[3]~I .oe_async_reset = "none";
defparam \addr_in[3]~I .oe_power_up = "low";
defparam \addr_in[3]~I .oe_register_mode = "none";
defparam \addr_in[3]~I .oe_sync_reset = "none";
defparam \addr_in[3]~I .operation_mode = "input";
defparam \addr_in[3]~I .output_async_reset = "none";
defparam \addr_in[3]~I .output_power_up = "low";
defparam \addr_in[3]~I .output_register_mode = "none";
defparam \addr_in[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr_in[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr_in~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr_in[4]));
// synopsys translate_off
defparam \addr_in[4]~I .input_async_reset = "none";
defparam \addr_in[4]~I .input_power_up = "low";
defparam \addr_in[4]~I .input_register_mode = "none";
defparam \addr_in[4]~I .input_sync_reset = "none";
defparam \addr_in[4]~I .oe_async_reset = "none";
defparam \addr_in[4]~I .oe_power_up = "low";
defparam \addr_in[4]~I .oe_register_mode = "none";
defparam \addr_in[4]~I .oe_sync_reset = "none";
defparam \addr_in[4]~I .operation_mode = "input";
defparam \addr_in[4]~I .output_async_reset = "none";
defparam \addr_in[4]~I .output_power_up = "low";
defparam \addr_in[4]~I .output_register_mode = "none";
defparam \addr_in[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr_in[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr_in~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr_in[5]));
// synopsys translate_off
defparam \addr_in[5]~I .input_async_reset = "none";
defparam \addr_in[5]~I .input_power_up = "low";
defparam \addr_in[5]~I .input_register_mode = "none";
defparam \addr_in[5]~I .input_sync_reset = "none";
defparam \addr_in[5]~I .oe_async_reset = "none";
defparam \addr_in[5]~I .oe_power_up = "low";
defparam \addr_in[5]~I .oe_register_mode = "none";
defparam \addr_in[5]~I .oe_sync_reset = "none";
defparam \addr_in[5]~I .operation_mode = "input";
defparam \addr_in[5]~I .output_async_reset = "none";
defparam \addr_in[5]~I .output_power_up = "low";
defparam \addr_in[5]~I .output_register_mode = "none";
defparam \addr_in[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr_in[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr_in~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr_in[6]));
// synopsys translate_off
defparam \addr_in[6]~I .input_async_reset = "none";
defparam \addr_in[6]~I .input_power_up = "low";
defparam \addr_in[6]~I .input_register_mode = "none";
defparam \addr_in[6]~I .input_sync_reset = "none";
defparam \addr_in[6]~I .oe_async_reset = "none";
defparam \addr_in[6]~I .oe_power_up = "low";
defparam \addr_in[6]~I .oe_register_mode = "none";
defparam \addr_in[6]~I .oe_sync_reset = "none";
defparam \addr_in[6]~I .operation_mode = "input";
defparam \addr_in[6]~I .output_async_reset = "none";
defparam \addr_in[6]~I .output_power_up = "low";
defparam \addr_in[6]~I .output_register_mode = "none";
defparam \addr_in[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr_in[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr_in~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr_in[7]));
// synopsys translate_off
defparam \addr_in[7]~I .input_async_reset = "none";
defparam \addr_in[7]~I .input_power_up = "low";
defparam \addr_in[7]~I .input_register_mode = "none";
defparam \addr_in[7]~I .input_sync_reset = "none";
defparam \addr_in[7]~I .oe_async_reset = "none";
defparam \addr_in[7]~I .oe_power_up = "low";
defparam \addr_in[7]~I .oe_register_mode = "none";
defparam \addr_in[7]~I .oe_sync_reset = "none";
defparam \addr_in[7]~I .operation_mode = "input";
defparam \addr_in[7]~I .output_async_reset = "none";
defparam \addr_in[7]~I .output_power_up = "low";
defparam \addr_in[7]~I .output_register_mode = "none";
defparam \addr_in[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y4_N20
cycloneii_lcell_comb \CU|IR|data_out[8]~feeder (
// Equation(s):
// \CU|IR|data_out[8]~feeder_combout  = \IM|altsyncram_component|auto_generated|q_a [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IM|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\CU|IR|data_out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CU|IR|data_out[8]~feeder .lut_mask = 16'hFF00;
defparam \CU|IR|data_out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y4_N21
cycloneii_lcell_ff \CU|IR|data_out[8] (
	.clk(\div|ax~clkctrl_outclk ),
	.datain(\CU|IR|data_out[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|BC|y_present.search~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|IR|data_out [8]));

// Location: LCCOMB_X41_Y4_N8
cycloneii_lcell_comb \CU|BC|RF_W_addr[0]~0 (
// Equation(s):
// \CU|BC|RF_W_addr[0]~0_combout  = (\CU|IR|data_out [8] & ((\CU|BC|y_present.sum2~regout ) # ((\CU|BC|y_present.sum1~regout ) # (\CU|BC|y_present.load2~regout ))))

	.dataa(\CU|BC|y_present.sum2~regout ),
	.datab(\CU|BC|y_present.sum1~regout ),
	.datac(\CU|IR|data_out [8]),
	.datad(\CU|BC|y_present.load2~regout ),
	.cin(gnd),
	.combout(\CU|BC|RF_W_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|RF_W_addr[0]~0 .lut_mask = 16'hF0E0;
defparam \CU|BC|RF_W_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y4_N16
cycloneii_lcell_comb \CU|IR|data_out[9]~feeder (
// Equation(s):
// \CU|IR|data_out[9]~feeder_combout  = \IM|altsyncram_component|auto_generated|q_a [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IM|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\CU|IR|data_out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CU|IR|data_out[9]~feeder .lut_mask = 16'hFF00;
defparam \CU|IR|data_out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y4_N17
cycloneii_lcell_ff \CU|IR|data_out[9] (
	.clk(\div|ax~clkctrl_outclk ),
	.datain(\CU|IR|data_out[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|BC|y_present.search~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|IR|data_out [9]));

// Location: LCCOMB_X41_Y4_N10
cycloneii_lcell_comb \CU|BC|RF_W_addr[1]~1 (
// Equation(s):
// \CU|BC|RF_W_addr[1]~1_combout  = (\CU|IR|data_out [9] & ((\CU|BC|y_present.sum2~regout ) # ((\CU|BC|y_present.load2~regout ) # (\CU|BC|y_present.sum1~regout ))))

	.dataa(\CU|BC|y_present.sum2~regout ),
	.datab(\CU|IR|data_out [9]),
	.datac(\CU|BC|y_present.load2~regout ),
	.datad(\CU|BC|y_present.sum1~regout ),
	.cin(gnd),
	.combout(\CU|BC|RF_W_addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|RF_W_addr[1]~1 .lut_mask = 16'hCCC8;
defparam \CU|BC|RF_W_addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N24
cycloneii_lcell_comb \CU|BC|RF_W_addr[2]~2 (
// Equation(s):
// \CU|BC|RF_W_addr[2]~2_combout  = (\CU|IR|data_out [10] & ((\CU|BC|y_present.load2~regout ) # ((\CU|BC|y_present.sum2~regout ) # (\CU|BC|y_present.sum1~regout ))))

	.dataa(\CU|IR|data_out [10]),
	.datab(\CU|BC|y_present.load2~regout ),
	.datac(\CU|BC|y_present.sum2~regout ),
	.datad(\CU|BC|y_present.sum1~regout ),
	.cin(gnd),
	.combout(\CU|BC|RF_W_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|RF_W_addr[2]~2 .lut_mask = 16'hAAA8;
defparam \CU|BC|RF_W_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N14
cycloneii_lcell_comb \CU|BC|RF_W_addr[3]~3 (
// Equation(s):
// \CU|BC|RF_W_addr[3]~3_combout  = (\CU|IR|data_out [11] & ((\CU|BC|y_present.sum1~regout ) # ((\CU|BC|y_present.sum2~regout ) # (\CU|BC|y_present.load2~regout ))))

	.dataa(\CU|IR|data_out [11]),
	.datab(\CU|BC|y_present.sum1~regout ),
	.datac(\CU|BC|y_present.sum2~regout ),
	.datad(\CU|BC|y_present.load2~regout ),
	.cin(gnd),
	.combout(\CU|BC|RF_W_addr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|RF_W_addr[3]~3 .lut_mask = 16'hAAA8;
defparam \CU|BC|RF_W_addr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N30
cycloneii_lcell_comb \CU|BC|RF_W_wr~0 (
// Equation(s):
// \CU|BC|RF_W_wr~0_combout  = (\CU|BC|y_present.sum2~regout ) # (\CU|BC|y_present.sum1~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CU|BC|y_present.sum2~regout ),
	.datad(\CU|BC|y_present.sum1~regout ),
	.cin(gnd),
	.combout(\CU|BC|RF_W_wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|RF_W_wr~0 .lut_mask = 16'hFFF0;
defparam \CU|BC|RF_W_wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N12
cycloneii_lcell_comb \CU|BC|RF_Rp_addr[0]~0 (
// Equation(s):
// \CU|BC|RF_Rp_addr[0]~0_combout  = (\CU|BC|y_present.store1~regout  & (((\CU|IR|data_out [8])))) # (!\CU|BC|y_present.store1~regout  & (\CU|IR|data_out [4] & (\CU|BC|RF_W_wr~0_combout )))

	.dataa(\CU|IR|data_out [4]),
	.datab(\CU|BC|RF_W_wr~0_combout ),
	.datac(\CU|BC|y_present.store1~regout ),
	.datad(\CU|IR|data_out [8]),
	.cin(gnd),
	.combout(\CU|BC|RF_Rp_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|RF_Rp_addr[0]~0 .lut_mask = 16'hF808;
defparam \CU|BC|RF_Rp_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N26
cycloneii_lcell_comb \CU|BC|RF_Rp_addr[1]~1 (
// Equation(s):
// \CU|BC|RF_Rp_addr[1]~1_combout  = (\CU|BC|y_present.store1~regout  & (((\CU|IR|data_out [9])))) # (!\CU|BC|y_present.store1~regout  & (\CU|IR|data_out [5] & (\CU|BC|RF_W_wr~0_combout )))

	.dataa(\CU|IR|data_out [5]),
	.datab(\CU|BC|RF_W_wr~0_combout ),
	.datac(\CU|BC|y_present.store1~regout ),
	.datad(\CU|IR|data_out [9]),
	.cin(gnd),
	.combout(\CU|BC|RF_Rp_addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|RF_Rp_addr[1]~1 .lut_mask = 16'hF808;
defparam \CU|BC|RF_Rp_addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N28
cycloneii_lcell_comb \CU|BC|RF_Rp_addr[2]~2 (
// Equation(s):
// \CU|BC|RF_Rp_addr[2]~2_combout  = (\CU|BC|y_present.store1~regout  & (\CU|IR|data_out [10])) # (!\CU|BC|y_present.store1~regout  & (((\CU|BC|RF_W_wr~0_combout  & \CU|IR|data_out [6]))))

	.dataa(\CU|IR|data_out [10]),
	.datab(\CU|BC|RF_W_wr~0_combout ),
	.datac(\CU|BC|y_present.store1~regout ),
	.datad(\CU|IR|data_out [6]),
	.cin(gnd),
	.combout(\CU|BC|RF_Rp_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|RF_Rp_addr[2]~2 .lut_mask = 16'hACA0;
defparam \CU|BC|RF_Rp_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N18
cycloneii_lcell_comb \CU|BC|RF_Rp_addr[3]~3 (
// Equation(s):
// \CU|BC|RF_Rp_addr[3]~3_combout  = (\CU|BC|y_present.store1~regout  & (\CU|IR|data_out [11])) # (!\CU|BC|y_present.store1~regout  & (((\CU|IR|data_out [7] & \CU|BC|RF_W_wr~0_combout ))))

	.dataa(\CU|IR|data_out [11]),
	.datab(\CU|IR|data_out [7]),
	.datac(\CU|BC|y_present.store1~regout ),
	.datad(\CU|BC|RF_W_wr~0_combout ),
	.cin(gnd),
	.combout(\CU|BC|RF_Rp_addr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|RF_Rp_addr[3]~3 .lut_mask = 16'hACA0;
defparam \CU|BC|RF_Rp_addr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y4_N16
cycloneii_lcell_comb \CU|BC|RF_s (
// Equation(s):
// \CU|BC|RF_s~combout  = (\CU|BC|y_present.load1~regout ) # (\CU|BC|y_present.load2~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CU|BC|y_present.load1~regout ),
	.datad(\CU|BC|y_present.load2~regout ),
	.cin(gnd),
	.combout(\CU|BC|RF_s~combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|RF_s .lut_mask = 16'hFFF0;
defparam \CU|BC|RF_s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y4_N20
cycloneii_lcell_comb \CU|BC|RF_Rq_addr[0]~0 (
// Equation(s):
// \CU|BC|RF_Rq_addr[0]~0_combout  = (\CU|IR|data_out [0] & ((\CU|BC|y_present.sum2~regout ) # (\CU|BC|y_present.sum1~regout )))

	.dataa(\CU|BC|y_present.sum2~regout ),
	.datab(vcc),
	.datac(\CU|BC|y_present.sum1~regout ),
	.datad(\CU|IR|data_out [0]),
	.cin(gnd),
	.combout(\CU|BC|RF_Rq_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|RF_Rq_addr[0]~0 .lut_mask = 16'hFA00;
defparam \CU|BC|RF_Rq_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y4_N4
cycloneii_lcell_comb \CU|BC|RF_Rq_addr[1]~1 (
// Equation(s):
// \CU|BC|RF_Rq_addr[1]~1_combout  = (\CU|IR|data_out [1] & ((\CU|BC|y_present.sum2~regout ) # (\CU|BC|y_present.sum1~regout )))

	.dataa(\CU|BC|y_present.sum2~regout ),
	.datab(vcc),
	.datac(\CU|BC|y_present.sum1~regout ),
	.datad(\CU|IR|data_out [1]),
	.cin(gnd),
	.combout(\CU|BC|RF_Rq_addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|RF_Rq_addr[1]~1 .lut_mask = 16'hFA00;
defparam \CU|BC|RF_Rq_addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y4_N12
cycloneii_lcell_comb \CU|BC|RF_Rq_addr[2]~2 (
// Equation(s):
// \CU|BC|RF_Rq_addr[2]~2_combout  = (\CU|IR|data_out [2] & ((\CU|BC|y_present.sum2~regout ) # (\CU|BC|y_present.sum1~regout )))

	.dataa(\CU|BC|y_present.sum2~regout ),
	.datab(\CU|IR|data_out [2]),
	.datac(\CU|BC|y_present.sum1~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CU|BC|RF_Rq_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|RF_Rq_addr[2]~2 .lut_mask = 16'hC8C8;
defparam \CU|BC|RF_Rq_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y4_N18
cycloneii_lcell_comb \CU|BC|RF_Rq_addr[3]~3 (
// Equation(s):
// \CU|BC|RF_Rq_addr[3]~3_combout  = (\CU|IR|data_out [3] & ((\CU|BC|y_present.sum1~regout ) # (\CU|BC|y_present.sum2~regout )))

	.dataa(\CU|IR|data_out [3]),
	.datab(\CU|BC|y_present.sum1~regout ),
	.datac(vcc),
	.datad(\CU|BC|y_present.sum2~regout ),
	.cin(gnd),
	.combout(\CU|BC|RF_Rq_addr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|RF_Rq_addr[3]~3 .lut_mask = 16'hAA88;
defparam \CU|BC|RF_Rq_addr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N0
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~0 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~0_combout  = (\BO|bank|data_rtl_0|auto_generated|ram_block1a0~portbdataout  & (\BO|bank|data_rtl_1|auto_generated|ram_block1a15  $ (VCC))) # 
// (!\BO|bank|data_rtl_0|auto_generated|ram_block1a0~portbdataout  & (\BO|bank|data_rtl_1|auto_generated|ram_block1a15  & VCC))
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~1  = CARRY((\BO|bank|data_rtl_0|auto_generated|ram_block1a0~portbdataout  & \BO|bank|data_rtl_1|auto_generated|ram_block1a15 ))

	.dataa(\BO|bank|data_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(\BO|bank|data_rtl_1|auto_generated|ram_block1a15 ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~0_combout ),
	.cout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~1 ));
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~0 .lut_mask = 16'h6688;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N2
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~2 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~2_combout  = (\BO|bank|data_rtl_0|auto_generated|ram_block1a15  & ((\BO|bank|data_rtl_1|auto_generated|ram_block1a14  & (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~1  & 
// VCC)) # (!\BO|bank|data_rtl_1|auto_generated|ram_block1a14  & (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~1 )))) # (!\BO|bank|data_rtl_0|auto_generated|ram_block1a15  & ((\BO|bank|data_rtl_1|auto_generated|ram_block1a14  & 
// (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~1 )) # (!\BO|bank|data_rtl_1|auto_generated|ram_block1a14  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~1 ) # (GND)))))
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~3  = CARRY((\BO|bank|data_rtl_0|auto_generated|ram_block1a15  & (!\BO|bank|data_rtl_1|auto_generated|ram_block1a14  & !\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~1 )) # 
// (!\BO|bank|data_rtl_0|auto_generated|ram_block1a15  & ((!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~1 ) # (!\BO|bank|data_rtl_1|auto_generated|ram_block1a14 ))))

	.dataa(\BO|bank|data_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\BO|bank|data_rtl_1|auto_generated|ram_block1a14 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~1 ),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~2_combout ),
	.cout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~3 ));
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~2 .lut_mask = 16'h9617;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N18
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~33 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~33_combout  = (!\CU|BC|RF_s~combout  & ((\CU|BC|RF_W_wr~0_combout  & (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~2_combout )) # (!\CU|BC|RF_W_wr~0_combout  & 
// ((\BO|bank|data_rtl_0|auto_generated|ram_block1a15 )))))

	.dataa(\CU|BC|RF_s~combout ),
	.datab(\CU|BC|RF_W_wr~0_combout ),
	.datac(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~2_combout ),
	.datad(\BO|bank|data_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~33_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~33 .lut_mask = 16'h5140;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N22
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~49 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~49_combout  = (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~33_combout ) # ((\DM|altsyncram_component|auto_generated|q_a [1] & ((\CU|BC|y_present.load1~regout ) # 
// (\CU|BC|y_present.load2~regout ))))

	.dataa(\DM|altsyncram_component|auto_generated|q_a [1]),
	.datab(\CU|BC|y_present.load1~regout ),
	.datac(\CU|BC|y_present.load2~regout ),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~33_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~49_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~49 .lut_mask = 16'hFFA8;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N4
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~4 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~4_combout  = ((\BO|bank|data_rtl_0|auto_generated|ram_block1a14  $ (\BO|bank|data_rtl_1|auto_generated|ram_block1a13  $ (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~3 
// )))) # (GND)
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~5  = CARRY((\BO|bank|data_rtl_0|auto_generated|ram_block1a14  & ((\BO|bank|data_rtl_1|auto_generated|ram_block1a13 ) # (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~3 ))) 
// # (!\BO|bank|data_rtl_0|auto_generated|ram_block1a14  & (\BO|bank|data_rtl_1|auto_generated|ram_block1a13  & !\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~3 )))

	.dataa(\BO|bank|data_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\BO|bank|data_rtl_1|auto_generated|ram_block1a13 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~3 ),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~4_combout ),
	.cout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~5 ));
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~4 .lut_mask = 16'h698E;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N24
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~34 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~34_combout  = (!\CU|BC|RF_s~combout  & ((\CU|BC|RF_W_wr~0_combout  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~4_combout ))) # (!\CU|BC|RF_W_wr~0_combout  & 
// (\BO|bank|data_rtl_0|auto_generated|ram_block1a14 ))))

	.dataa(\BO|bank|data_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\CU|BC|RF_W_wr~0_combout ),
	.datac(\CU|BC|RF_s~combout ),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~4_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~34_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~34 .lut_mask = 16'h0E02;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y3
cycloneii_ram_block \BO|bank|data_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\CU|BC|RF_W_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|ax~clkctrl_outclk ),
	.clk1(\div|ax~clkctrl_outclk ),
	.ena0(\CU|BC|RF_W_wr~combout ),
	.ena1(\CU|BC|RF_Rp_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~49_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~50_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~51_combout ,
\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~52_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~53_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~54_combout ,
\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~55_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~56_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~57_combout ,
\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~58_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~59_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~60_combout ,
\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~61_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~62_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~63_combout ,
\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~48_combout }),
	.portaaddr({\CU|BC|RF_W_addr[3]~3_combout ,\CU|BC|RF_W_addr[2]~2_combout ,\CU|BC|RF_W_addr[1]~1_combout ,\CU|BC|RF_W_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(16'b0000000000000000),
	.portbaddr({\CU|BC|RF_Rp_addr[3]~3_combout ,\CU|BC|RF_Rp_addr[2]~2_combout ,\CU|BC|RF_Rp_addr[1]~1_combout ,\CU|BC|RF_Rp_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\BO|bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ALTSYNCRAM";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N4
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~50 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~50_combout  = (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~34_combout ) # ((\DM|altsyncram_component|auto_generated|q_a [2] & ((\CU|BC|y_present.load2~regout ) # 
// (\CU|BC|y_present.load1~regout ))))

	.dataa(\CU|BC|y_present.load2~regout ),
	.datab(\CU|BC|y_present.load1~regout ),
	.datac(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~34_combout ),
	.datad(\DM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~50_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~50 .lut_mask = 16'hFEF0;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N6
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~6 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~6_combout  = (\BO|bank|data_rtl_0|auto_generated|ram_block1a13  & ((\BO|bank|data_rtl_1|auto_generated|ram_block1a12  & (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~5  & 
// VCC)) # (!\BO|bank|data_rtl_1|auto_generated|ram_block1a12  & (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~5 )))) # (!\BO|bank|data_rtl_0|auto_generated|ram_block1a13  & ((\BO|bank|data_rtl_1|auto_generated|ram_block1a12  & 
// (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~5 )) # (!\BO|bank|data_rtl_1|auto_generated|ram_block1a12  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~5 ) # (GND)))))
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~7  = CARRY((\BO|bank|data_rtl_0|auto_generated|ram_block1a13  & (!\BO|bank|data_rtl_1|auto_generated|ram_block1a12  & !\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~5 )) # 
// (!\BO|bank|data_rtl_0|auto_generated|ram_block1a13  & ((!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~5 ) # (!\BO|bank|data_rtl_1|auto_generated|ram_block1a12 ))))

	.dataa(\BO|bank|data_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\BO|bank|data_rtl_1|auto_generated|ram_block1a12 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~5 ),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~6_combout ),
	.cout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~7 ));
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~6 .lut_mask = 16'h9617;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N30
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~35 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~35_combout  = (!\CU|BC|RF_s~combout  & ((\CU|BC|RF_W_wr~0_combout  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~6_combout ))) # (!\CU|BC|RF_W_wr~0_combout  & 
// (\BO|bank|data_rtl_0|auto_generated|ram_block1a13 ))))

	.dataa(\BO|bank|data_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\CU|BC|RF_W_wr~0_combout ),
	.datac(\CU|BC|RF_s~combout ),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~6_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~35_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~35 .lut_mask = 16'h0E02;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N14
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~51 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~51_combout  = (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~35_combout ) # ((\DM|altsyncram_component|auto_generated|q_a [3] & ((\CU|BC|y_present.load2~regout ) # 
// (\CU|BC|y_present.load1~regout ))))

	.dataa(\CU|BC|y_present.load2~regout ),
	.datab(\DM|altsyncram_component|auto_generated|q_a [3]),
	.datac(\CU|BC|y_present.load1~regout ),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~35_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~51_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~51 .lut_mask = 16'hFFC8;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N8
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~8 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~8_combout  = ((\BO|bank|data_rtl_0|auto_generated|ram_block1a12  $ (\BO|bank|data_rtl_1|auto_generated|ram_block1a11  $ (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~7 
// )))) # (GND)
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~9  = CARRY((\BO|bank|data_rtl_0|auto_generated|ram_block1a12  & ((\BO|bank|data_rtl_1|auto_generated|ram_block1a11 ) # (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~7 ))) 
// # (!\BO|bank|data_rtl_0|auto_generated|ram_block1a12  & (\BO|bank|data_rtl_1|auto_generated|ram_block1a11  & !\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~7 )))

	.dataa(\BO|bank|data_rtl_0|auto_generated|ram_block1a12 ),
	.datab(\BO|bank|data_rtl_1|auto_generated|ram_block1a11 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~7 ),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~8_combout ),
	.cout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~9 ));
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~8 .lut_mask = 16'h698E;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N12
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~36 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~36_combout  = (!\CU|BC|RF_s~combout  & ((\CU|BC|RF_W_wr~0_combout  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~8_combout ))) # (!\CU|BC|RF_W_wr~0_combout  & 
// (\BO|bank|data_rtl_0|auto_generated|ram_block1a12 ))))

	.dataa(\CU|BC|RF_s~combout ),
	.datab(\CU|BC|RF_W_wr~0_combout ),
	.datac(\BO|bank|data_rtl_0|auto_generated|ram_block1a12 ),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~8_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~36_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~36 .lut_mask = 16'h5410;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N8
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~52 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~52_combout  = (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~36_combout ) # ((\DM|altsyncram_component|auto_generated|q_a [4] & ((\CU|BC|y_present.load2~regout ) # 
// (\CU|BC|y_present.load1~regout ))))

	.dataa(\CU|BC|y_present.load2~regout ),
	.datab(\CU|BC|y_present.load1~regout ),
	.datac(\DM|altsyncram_component|auto_generated|q_a [4]),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~36_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~52_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~52 .lut_mask = 16'hFFE0;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N10
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~10 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~10_combout  = (\BO|bank|data_rtl_0|auto_generated|ram_block1a11  & ((\BO|bank|data_rtl_1|auto_generated|ram_block1a10  & (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~9  & 
// VCC)) # (!\BO|bank|data_rtl_1|auto_generated|ram_block1a10  & (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~9 )))) # (!\BO|bank|data_rtl_0|auto_generated|ram_block1a11  & ((\BO|bank|data_rtl_1|auto_generated|ram_block1a10  & 
// (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~9 )) # (!\BO|bank|data_rtl_1|auto_generated|ram_block1a10  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~9 ) # (GND)))))
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~11  = CARRY((\BO|bank|data_rtl_0|auto_generated|ram_block1a11  & (!\BO|bank|data_rtl_1|auto_generated|ram_block1a10  & !\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~9 )) # 
// (!\BO|bank|data_rtl_0|auto_generated|ram_block1a11  & ((!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~9 ) # (!\BO|bank|data_rtl_1|auto_generated|ram_block1a10 ))))

	.dataa(\BO|bank|data_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\BO|bank|data_rtl_1|auto_generated|ram_block1a10 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~9 ),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~10_combout ),
	.cout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~11 ));
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~10 .lut_mask = 16'h9617;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N6
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~37 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~37_combout  = (!\CU|BC|RF_s~combout  & ((\CU|BC|RF_W_wr~0_combout  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~10_combout ))) # (!\CU|BC|RF_W_wr~0_combout  & 
// (\BO|bank|data_rtl_0|auto_generated|ram_block1a11 ))))

	.dataa(\BO|bank|data_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\CU|BC|RF_W_wr~0_combout ),
	.datac(\CU|BC|RF_s~combout ),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~10_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~37_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~37 .lut_mask = 16'h0E02;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N26
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~53 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~53_combout  = (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~37_combout ) # ((\DM|altsyncram_component|auto_generated|q_a [5] & ((\CU|BC|y_present.load2~regout ) # 
// (\CU|BC|y_present.load1~regout ))))

	.dataa(\CU|BC|y_present.load2~regout ),
	.datab(\CU|BC|y_present.load1~regout ),
	.datac(\DM|altsyncram_component|auto_generated|q_a [5]),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~37_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~53_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~53 .lut_mask = 16'hFFE0;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N12
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~12 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~12_combout  = ((\BO|bank|data_rtl_0|auto_generated|ram_block1a10  $ (\BO|bank|data_rtl_1|auto_generated|ram_block1a9  $ (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~11 
// )))) # (GND)
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~13  = CARRY((\BO|bank|data_rtl_0|auto_generated|ram_block1a10  & ((\BO|bank|data_rtl_1|auto_generated|ram_block1a9 ) # (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~11 ))) 
// # (!\BO|bank|data_rtl_0|auto_generated|ram_block1a10  & (\BO|bank|data_rtl_1|auto_generated|ram_block1a9  & !\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~11 )))

	.dataa(\BO|bank|data_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\BO|bank|data_rtl_1|auto_generated|ram_block1a9 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~11 ),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~12_combout ),
	.cout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~13 ));
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~12 .lut_mask = 16'h698E;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N0
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~38 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~38_combout  = (!\CU|BC|RF_s~combout  & ((\CU|BC|RF_W_wr~0_combout  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~12_combout ))) # (!\CU|BC|RF_W_wr~0_combout  & 
// (\BO|bank|data_rtl_0|auto_generated|ram_block1a10 ))))

	.dataa(\CU|BC|RF_s~combout ),
	.datab(\CU|BC|RF_W_wr~0_combout ),
	.datac(\BO|bank|data_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~12_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~38_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~38 .lut_mask = 16'h5410;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N20
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~54 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~54_combout  = (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~38_combout ) # ((\DM|altsyncram_component|auto_generated|q_a [6] & ((\CU|BC|y_present.load2~regout ) # 
// (\CU|BC|y_present.load1~regout ))))

	.dataa(\CU|BC|y_present.load2~regout ),
	.datab(\CU|BC|y_present.load1~regout ),
	.datac(\DM|altsyncram_component|auto_generated|q_a [6]),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~38_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~54_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~54 .lut_mask = 16'hFFE0;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N14
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~14 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~14_combout  = (\BO|bank|data_rtl_1|auto_generated|ram_block1a8  & ((\BO|bank|data_rtl_0|auto_generated|ram_block1a9  & (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~13  & 
// VCC)) # (!\BO|bank|data_rtl_0|auto_generated|ram_block1a9  & (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~13 )))) # (!\BO|bank|data_rtl_1|auto_generated|ram_block1a8  & ((\BO|bank|data_rtl_0|auto_generated|ram_block1a9  & 
// (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~13 )) # (!\BO|bank|data_rtl_0|auto_generated|ram_block1a9  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~13 ) # (GND)))))
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~15  = CARRY((\BO|bank|data_rtl_1|auto_generated|ram_block1a8  & (!\BO|bank|data_rtl_0|auto_generated|ram_block1a9  & !\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~13 )) # 
// (!\BO|bank|data_rtl_1|auto_generated|ram_block1a8  & ((!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~13 ) # (!\BO|bank|data_rtl_0|auto_generated|ram_block1a9 ))))

	.dataa(\BO|bank|data_rtl_1|auto_generated|ram_block1a8 ),
	.datab(\BO|bank|data_rtl_0|auto_generated|ram_block1a9 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~13 ),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~14_combout ),
	.cout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~15 ));
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~14 .lut_mask = 16'h9617;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N8
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~39 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~39_combout  = (!\CU|BC|RF_s~combout  & ((\CU|BC|RF_W_wr~0_combout  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~14_combout ))) # (!\CU|BC|RF_W_wr~0_combout  & 
// (\BO|bank|data_rtl_0|auto_generated|ram_block1a9 ))))

	.dataa(\BO|bank|data_rtl_0|auto_generated|ram_block1a9 ),
	.datab(\CU|BC|RF_s~combout ),
	.datac(\CU|BC|RF_W_wr~0_combout ),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~14_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~39_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~39 .lut_mask = 16'h3202;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N4
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~55 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~55_combout  = (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~39_combout ) # ((\DM|altsyncram_component|auto_generated|q_a [7] & ((\CU|BC|y_present.load1~regout ) # 
// (\CU|BC|y_present.load2~regout ))))

	.dataa(\CU|BC|y_present.load1~regout ),
	.datab(\CU|BC|y_present.load2~regout ),
	.datac(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~39_combout ),
	.datad(\DM|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~55_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~55 .lut_mask = 16'hFEF0;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N16
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~16 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~16_combout  = ((\BO|bank|data_rtl_0|auto_generated|ram_block1a8  $ (\BO|bank|data_rtl_1|auto_generated|ram_block1a7  $ (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~15 
// )))) # (GND)
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~17  = CARRY((\BO|bank|data_rtl_0|auto_generated|ram_block1a8  & ((\BO|bank|data_rtl_1|auto_generated|ram_block1a7 ) # (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~15 ))) 
// # (!\BO|bank|data_rtl_0|auto_generated|ram_block1a8  & (\BO|bank|data_rtl_1|auto_generated|ram_block1a7  & !\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~15 )))

	.dataa(\BO|bank|data_rtl_0|auto_generated|ram_block1a8 ),
	.datab(\BO|bank|data_rtl_1|auto_generated|ram_block1a7 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~15 ),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~16_combout ),
	.cout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~17 ));
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~16 .lut_mask = 16'h698E;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N10
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~40 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~40_combout  = (!\CU|BC|RF_s~combout  & ((\CU|BC|RF_W_wr~0_combout  & (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~16_combout )) # (!\CU|BC|RF_W_wr~0_combout  & 
// ((\BO|bank|data_rtl_0|auto_generated|ram_block1a8 )))))

	.dataa(\CU|BC|RF_W_wr~0_combout ),
	.datab(\CU|BC|RF_s~combout ),
	.datac(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~16_combout ),
	.datad(\BO|bank|data_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~40_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~40 .lut_mask = 16'h3120;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N14
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~56 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~56_combout  = (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~40_combout ) # ((\DM|altsyncram_component|auto_generated|q_a [8] & ((\CU|BC|y_present.load1~regout ) # 
// (\CU|BC|y_present.load2~regout ))))

	.dataa(\CU|BC|y_present.load1~regout ),
	.datab(\CU|BC|y_present.load2~regout ),
	.datac(\DM|altsyncram_component|auto_generated|q_a [8]),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~40_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~56_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~56 .lut_mask = 16'hFFE0;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N18
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~18 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~18_combout  = (\BO|bank|data_rtl_1|auto_generated|ram_block1a6  & ((\BO|bank|data_rtl_0|auto_generated|ram_block1a7  & (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~17  & 
// VCC)) # (!\BO|bank|data_rtl_0|auto_generated|ram_block1a7  & (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~17 )))) # (!\BO|bank|data_rtl_1|auto_generated|ram_block1a6  & ((\BO|bank|data_rtl_0|auto_generated|ram_block1a7  & 
// (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~17 )) # (!\BO|bank|data_rtl_0|auto_generated|ram_block1a7  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~17 ) # (GND)))))
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~19  = CARRY((\BO|bank|data_rtl_1|auto_generated|ram_block1a6  & (!\BO|bank|data_rtl_0|auto_generated|ram_block1a7  & !\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~17 )) # 
// (!\BO|bank|data_rtl_1|auto_generated|ram_block1a6  & ((!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~17 ) # (!\BO|bank|data_rtl_0|auto_generated|ram_block1a7 ))))

	.dataa(\BO|bank|data_rtl_1|auto_generated|ram_block1a6 ),
	.datab(\BO|bank|data_rtl_0|auto_generated|ram_block1a7 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~17 ),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~18_combout ),
	.cout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~19 ));
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~18 .lut_mask = 16'h9617;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N20
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~41 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~41_combout  = (!\CU|BC|RF_s~combout  & ((\CU|BC|RF_W_wr~0_combout  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~18_combout ))) # (!\CU|BC|RF_W_wr~0_combout  & 
// (\BO|bank|data_rtl_0|auto_generated|ram_block1a7 ))))

	.dataa(\CU|BC|RF_W_wr~0_combout ),
	.datab(\CU|BC|RF_s~combout ),
	.datac(\BO|bank|data_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~18_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~41_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~41 .lut_mask = 16'h3210;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N16
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~57 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~57_combout  = (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~41_combout ) # ((\DM|altsyncram_component|auto_generated|q_a [9] & ((\CU|BC|y_present.load1~regout ) # 
// (\CU|BC|y_present.load2~regout ))))

	.dataa(\CU|BC|y_present.load1~regout ),
	.datab(\CU|BC|y_present.load2~regout ),
	.datac(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~41_combout ),
	.datad(\DM|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~57_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~57 .lut_mask = 16'hFEF0;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N20
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~20 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~20_combout  = ((\BO|bank|data_rtl_1|auto_generated|ram_block1a5  $ (\BO|bank|data_rtl_0|auto_generated|ram_block1a6  $ (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~19 
// )))) # (GND)
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~21  = CARRY((\BO|bank|data_rtl_1|auto_generated|ram_block1a5  & ((\BO|bank|data_rtl_0|auto_generated|ram_block1a6 ) # (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~19 ))) 
// # (!\BO|bank|data_rtl_1|auto_generated|ram_block1a5  & (\BO|bank|data_rtl_0|auto_generated|ram_block1a6  & !\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~19 )))

	.dataa(\BO|bank|data_rtl_1|auto_generated|ram_block1a5 ),
	.datab(\BO|bank|data_rtl_0|auto_generated|ram_block1a6 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~19 ),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~20_combout ),
	.cout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~21 ));
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~20 .lut_mask = 16'h698E;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N6
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~42 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~42_combout  = (!\CU|BC|RF_s~combout  & ((\CU|BC|RF_W_wr~0_combout  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~20_combout ))) # (!\CU|BC|RF_W_wr~0_combout  & 
// (\BO|bank|data_rtl_0|auto_generated|ram_block1a6 ))))

	.dataa(\CU|BC|RF_W_wr~0_combout ),
	.datab(\BO|bank|data_rtl_0|auto_generated|ram_block1a6 ),
	.datac(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~20_combout ),
	.datad(\CU|BC|RF_s~combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~42_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~42 .lut_mask = 16'h00E4;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N2
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~58 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~58_combout  = (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~42_combout ) # ((\DM|altsyncram_component|auto_generated|q_a [10] & ((\CU|BC|y_present.load1~regout ) # 
// (\CU|BC|y_present.load2~regout ))))

	.dataa(\CU|BC|y_present.load1~regout ),
	.datab(\CU|BC|y_present.load2~regout ),
	.datac(\DM|altsyncram_component|auto_generated|q_a [10]),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~42_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~58_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~58 .lut_mask = 16'hFFE0;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N22
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~22 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~22_combout  = (\BO|bank|data_rtl_0|auto_generated|ram_block1a5  & ((\BO|bank|data_rtl_1|auto_generated|ram_block1a4  & (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~21  & 
// VCC)) # (!\BO|bank|data_rtl_1|auto_generated|ram_block1a4  & (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~21 )))) # (!\BO|bank|data_rtl_0|auto_generated|ram_block1a5  & ((\BO|bank|data_rtl_1|auto_generated|ram_block1a4  & 
// (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~21 )) # (!\BO|bank|data_rtl_1|auto_generated|ram_block1a4  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~21 ) # (GND)))))
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~23  = CARRY((\BO|bank|data_rtl_0|auto_generated|ram_block1a5  & (!\BO|bank|data_rtl_1|auto_generated|ram_block1a4  & !\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~21 )) # 
// (!\BO|bank|data_rtl_0|auto_generated|ram_block1a5  & ((!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~21 ) # (!\BO|bank|data_rtl_1|auto_generated|ram_block1a4 ))))

	.dataa(\BO|bank|data_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\BO|bank|data_rtl_1|auto_generated|ram_block1a4 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~21 ),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~22_combout ),
	.cout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~23 ));
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~22 .lut_mask = 16'h9617;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N12
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~43 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~43_combout  = (!\CU|BC|RF_s~combout  & ((\CU|BC|RF_W_wr~0_combout  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~22_combout ))) # (!\CU|BC|RF_W_wr~0_combout  & 
// (\BO|bank|data_rtl_0|auto_generated|ram_block1a5 ))))

	.dataa(\BO|bank|data_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\CU|BC|RF_s~combout ),
	.datac(\CU|BC|RF_W_wr~0_combout ),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~22_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~43_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~43 .lut_mask = 16'h3202;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N24
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~59 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~59_combout  = (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~43_combout ) # ((\DM|altsyncram_component|auto_generated|q_a [11] & ((\CU|BC|y_present.load1~regout ) # 
// (\CU|BC|y_present.load2~regout ))))

	.dataa(\CU|BC|y_present.load1~regout ),
	.datab(\DM|altsyncram_component|auto_generated|q_a [11]),
	.datac(\CU|BC|y_present.load2~regout ),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~43_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~59_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~59 .lut_mask = 16'hFFC8;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N24
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~24 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~24_combout  = ((\BO|bank|data_rtl_1|auto_generated|ram_block1a3  $ (\BO|bank|data_rtl_0|auto_generated|ram_block1a4  $ (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~23 
// )))) # (GND)
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~25  = CARRY((\BO|bank|data_rtl_1|auto_generated|ram_block1a3  & ((\BO|bank|data_rtl_0|auto_generated|ram_block1a4 ) # (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~23 
// ))) # (!\BO|bank|data_rtl_1|auto_generated|ram_block1a3  & (\BO|bank|data_rtl_0|auto_generated|ram_block1a4  & !\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~23 )))

	.dataa(\BO|bank|data_rtl_1|auto_generated|ram_block1a3 ),
	.datab(\BO|bank|data_rtl_0|auto_generated|ram_block1a4 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~23 ),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~24_combout ),
	.cout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~25 ));
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~24 .lut_mask = 16'h698E;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N18
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~44 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~44_combout  = (!\CU|BC|RF_s~combout  & ((\CU|BC|RF_W_wr~0_combout  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~24_combout ))) # (!\CU|BC|RF_W_wr~0_combout  & 
// (\BO|bank|data_rtl_0|auto_generated|ram_block1a4 ))))

	.dataa(\CU|BC|RF_W_wr~0_combout ),
	.datab(\CU|BC|RF_s~combout ),
	.datac(\BO|bank|data_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~24_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~44_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~44 .lut_mask = 16'h3210;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N22
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~60 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~60_combout  = (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~44_combout ) # ((\DM|altsyncram_component|auto_generated|q_a [12] & ((\CU|BC|y_present.load1~regout ) # 
// (\CU|BC|y_present.load2~regout ))))

	.dataa(\CU|BC|y_present.load1~regout ),
	.datab(\CU|BC|y_present.load2~regout ),
	.datac(\DM|altsyncram_component|auto_generated|q_a [12]),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~44_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~60_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~60 .lut_mask = 16'hFFE0;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N26
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~26 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~26_combout  = (\BO|bank|data_rtl_1|auto_generated|ram_block1a2  & ((\BO|bank|data_rtl_0|auto_generated|ram_block1a3  & (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~25  & 
// VCC)) # (!\BO|bank|data_rtl_0|auto_generated|ram_block1a3  & (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~25 )))) # (!\BO|bank|data_rtl_1|auto_generated|ram_block1a2  & ((\BO|bank|data_rtl_0|auto_generated|ram_block1a3  & 
// (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~25 )) # (!\BO|bank|data_rtl_0|auto_generated|ram_block1a3  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~25 ) # (GND)))))
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~27  = CARRY((\BO|bank|data_rtl_1|auto_generated|ram_block1a2  & (!\BO|bank|data_rtl_0|auto_generated|ram_block1a3  & !\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~25 )) # 
// (!\BO|bank|data_rtl_1|auto_generated|ram_block1a2  & ((!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~25 ) # (!\BO|bank|data_rtl_0|auto_generated|ram_block1a3 ))))

	.dataa(\BO|bank|data_rtl_1|auto_generated|ram_block1a2 ),
	.datab(\BO|bank|data_rtl_0|auto_generated|ram_block1a3 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~25 ),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~26_combout ),
	.cout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~27 ));
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~26 .lut_mask = 16'h9617;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N28
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~45 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~45_combout  = (!\CU|BC|RF_s~combout  & ((\CU|BC|RF_W_wr~0_combout  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~26_combout ))) # (!\CU|BC|RF_W_wr~0_combout  & 
// (\BO|bank|data_rtl_0|auto_generated|ram_block1a3 ))))

	.dataa(\CU|BC|RF_W_wr~0_combout ),
	.datab(\BO|bank|data_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~26_combout ),
	.datad(\CU|BC|RF_s~combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~45_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~45 .lut_mask = 16'h00E4;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N0
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~61 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~61_combout  = (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~45_combout ) # ((\DM|altsyncram_component|auto_generated|q_a [13] & ((\CU|BC|y_present.load1~regout ) # 
// (\CU|BC|y_present.load2~regout ))))

	.dataa(\CU|BC|y_present.load1~regout ),
	.datab(\CU|BC|y_present.load2~regout ),
	.datac(\DM|altsyncram_component|auto_generated|q_a [13]),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~45_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~61_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~61 .lut_mask = 16'hFFE0;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N28
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~28 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~28_combout  = ((\BO|bank|data_rtl_1|auto_generated|ram_block1a1  $ (\BO|bank|data_rtl_0|auto_generated|ram_block1a2  $ (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~27 
// )))) # (GND)
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~29  = CARRY((\BO|bank|data_rtl_1|auto_generated|ram_block1a1  & ((\BO|bank|data_rtl_0|auto_generated|ram_block1a2 ) # (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~27 
// ))) # (!\BO|bank|data_rtl_1|auto_generated|ram_block1a1  & (\BO|bank|data_rtl_0|auto_generated|ram_block1a2  & !\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~27 )))

	.dataa(\BO|bank|data_rtl_1|auto_generated|ram_block1a1 ),
	.datab(\BO|bank|data_rtl_0|auto_generated|ram_block1a2 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~27 ),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~28_combout ),
	.cout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~29 ));
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~28 .lut_mask = 16'h698E;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N26
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~46 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~46_combout  = (!\CU|BC|RF_s~combout  & ((\CU|BC|RF_W_wr~0_combout  & (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~28_combout )) # (!\CU|BC|RF_W_wr~0_combout  & 
// ((\BO|bank|data_rtl_0|auto_generated|ram_block1a2 )))))

	.dataa(\CU|BC|RF_W_wr~0_combout ),
	.datab(\CU|BC|RF_s~combout ),
	.datac(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~28_combout ),
	.datad(\BO|bank|data_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~46_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~46 .lut_mask = 16'h3120;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y2_N30
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~62 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~62_combout  = (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~46_combout ) # ((\DM|altsyncram_component|auto_generated|q_a [14] & ((\CU|BC|y_present.load1~regout ) # 
// (\CU|BC|y_present.load2~regout ))))

	.dataa(\CU|BC|y_present.load1~regout ),
	.datab(\CU|BC|y_present.load2~regout ),
	.datac(\DM|altsyncram_component|auto_generated|q_a [14]),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~46_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~62_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~62 .lut_mask = 16'hFFE0;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N30
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[15]~30 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[15]~30_combout  = \BO|bank|data_rtl_0|auto_generated|ram_block1a1  $ (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~29  $ 
// (\BO|bank|data_rtl_1|auto_generated|ram_block1a0~portbdataout ))

	.dataa(vcc),
	.datab(\BO|bank|data_rtl_0|auto_generated|ram_block1a1 ),
	.datac(vcc),
	.datad(\BO|bank|data_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.cin(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~29 ),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[15]~30 .lut_mask = 16'hC33C;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N2
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~47 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~47_combout  = (!\CU|BC|RF_s~combout  & ((\CU|BC|RF_W_wr~0_combout  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[15]~30_combout ))) # (!\CU|BC|RF_W_wr~0_combout  & 
// (\BO|bank|data_rtl_0|auto_generated|ram_block1a1 ))))

	.dataa(\CU|BC|RF_s~combout ),
	.datab(\CU|BC|RF_W_wr~0_combout ),
	.datac(\BO|bank|data_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[15]~30_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~47_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~47 .lut_mask = 16'h5410;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N10
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~63 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~63_combout  = (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~47_combout ) # ((\DM|altsyncram_component|auto_generated|q_a [15] & ((\CU|BC|y_present.load2~regout ) # 
// (\CU|BC|y_present.load1~regout ))))

	.dataa(\CU|BC|y_present.load2~regout ),
	.datab(\CU|BC|y_present.load1~regout ),
	.datac(\DM|altsyncram_component|auto_generated|q_a [15]),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~47_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~63_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~63 .lut_mask = 16'hFFE0;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N28
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~32 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~32_combout  = (!\CU|BC|RF_s~combout  & ((\CU|BC|RF_W_wr~0_combout  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~0_combout ))) # (!\CU|BC|RF_W_wr~0_combout  & 
// (\BO|bank|data_rtl_0|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\CU|BC|RF_s~combout ),
	.datab(\CU|BC|RF_W_wr~0_combout ),
	.datac(\BO|bank|data_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~0_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~32_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~32 .lut_mask = 16'h5410;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y3_N16
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~48 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~48_combout  = (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~32_combout ) # ((\DM|altsyncram_component|auto_generated|q_a [0] & ((\CU|BC|y_present.load2~regout ) # 
// (\CU|BC|y_present.load1~regout ))))

	.dataa(\CU|BC|y_present.load2~regout ),
	.datab(\CU|BC|y_present.load1~regout ),
	.datac(\DM|altsyncram_component|auto_generated|q_a [0]),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~32_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~48_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~48 .lut_mask = 16'hFFE0;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N18
cycloneii_lcell_comb \BINBDC|add1|ADD3_out[2]~0 (
// Equation(s):
// \BINBDC|add1|ADD3_out[2]~0_combout  = (\DM|altsyncram_component|auto_generated|q_b [14] & (!\DM|altsyncram_component|auto_generated|q_b [12] & (\DM|altsyncram_component|auto_generated|q_b [15] $ (!\DM|altsyncram_component|auto_generated|q_b [13])))) # 
// (!\DM|altsyncram_component|auto_generated|q_b [14] & (\DM|altsyncram_component|auto_generated|q_b [15] & (!\DM|altsyncram_component|auto_generated|q_b [13] & \DM|altsyncram_component|auto_generated|q_b [12])))

	.dataa(\DM|altsyncram_component|auto_generated|q_b [15]),
	.datab(\DM|altsyncram_component|auto_generated|q_b [14]),
	.datac(\DM|altsyncram_component|auto_generated|q_b [13]),
	.datad(\DM|altsyncram_component|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\BINBDC|add1|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add1|ADD3_out[2]~0 .lut_mask = 16'h0284;
defparam \BINBDC|add1|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N16
cycloneii_lcell_comb \BINBDC|add1|ADD3_out[1]~1 (
// Equation(s):
// \BINBDC|add1|ADD3_out[1]~1_combout  = (\DM|altsyncram_component|auto_generated|q_b [15] & (!\DM|altsyncram_component|auto_generated|q_b [13] & ((\DM|altsyncram_component|auto_generated|q_b [14]) # (!\DM|altsyncram_component|auto_generated|q_b [12])))) # 
// (!\DM|altsyncram_component|auto_generated|q_b [15] & (\DM|altsyncram_component|auto_generated|q_b [13] & ((\DM|altsyncram_component|auto_generated|q_b [12]) # (!\DM|altsyncram_component|auto_generated|q_b [14]))))

	.dataa(\DM|altsyncram_component|auto_generated|q_b [15]),
	.datab(\DM|altsyncram_component|auto_generated|q_b [14]),
	.datac(\DM|altsyncram_component|auto_generated|q_b [13]),
	.datad(\DM|altsyncram_component|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\BINBDC|add1|ADD3_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add1|ADD3_out[1]~1 .lut_mask = 16'h581A;
defparam \BINBDC|add1|ADD3_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N12
cycloneii_lcell_comb \BINBDC|add1|ADD3_out[0] (
// Equation(s):
// \BINBDC|add1|ADD3_out [0] = (\DM|altsyncram_component|auto_generated|q_b [14] & ((\DM|altsyncram_component|auto_generated|q_b [15] & (!\DM|altsyncram_component|auto_generated|q_b [13] & \DM|altsyncram_component|auto_generated|q_b [12])) # 
// (!\DM|altsyncram_component|auto_generated|q_b [15] & (\DM|altsyncram_component|auto_generated|q_b [13] & !\DM|altsyncram_component|auto_generated|q_b [12])))) # (!\DM|altsyncram_component|auto_generated|q_b [14] & 
// (\DM|altsyncram_component|auto_generated|q_b [12] $ (((\DM|altsyncram_component|auto_generated|q_b [15] & !\DM|altsyncram_component|auto_generated|q_b [13])))))

	.dataa(\DM|altsyncram_component|auto_generated|q_b [15]),
	.datab(\DM|altsyncram_component|auto_generated|q_b [14]),
	.datac(\DM|altsyncram_component|auto_generated|q_b [13]),
	.datad(\DM|altsyncram_component|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\BINBDC|add1|ADD3_out [0]),
	.cout());
// synopsys translate_off
defparam \BINBDC|add1|ADD3_out[0] .lut_mask = 16'h3942;
defparam \BINBDC|add1|ADD3_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N22
cycloneii_lcell_comb \BINBDC|add2|ADD3_out[1]~1 (
// Equation(s):
// \BINBDC|add2|ADD3_out[1]~1_combout  = (\DM|altsyncram_component|auto_generated|q_b [11] & (((\BINBDC|add1|ADD3_out [0])))) # (!\DM|altsyncram_component|auto_generated|q_b [11] & ((\BINBDC|add1|ADD3_out[2]~0_combout ) # 
// ((!\BINBDC|add1|ADD3_out[1]~1_combout  & \BINBDC|add1|ADD3_out [0]))))

	.dataa(\DM|altsyncram_component|auto_generated|q_b [11]),
	.datab(\BINBDC|add1|ADD3_out[2]~0_combout ),
	.datac(\BINBDC|add1|ADD3_out[1]~1_combout ),
	.datad(\BINBDC|add1|ADD3_out [0]),
	.cin(gnd),
	.combout(\BINBDC|add2|ADD3_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add2|ADD3_out[1]~1 .lut_mask = 16'hEF44;
defparam \BINBDC|add2|ADD3_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N6
cycloneii_lcell_comb \BINBDC|add2|ADD3_out[0] (
// Equation(s):
// \BINBDC|add2|ADD3_out [0] = (\DM|altsyncram_component|auto_generated|q_b [11] & (!\BINBDC|add1|ADD3_out[2]~0_combout  & (!\BINBDC|add1|ADD3_out[1]~1_combout ))) # (!\DM|altsyncram_component|auto_generated|q_b [11] & ((\BINBDC|add1|ADD3_out[2]~0_combout ) 
// # ((\BINBDC|add1|ADD3_out[1]~1_combout  & \BINBDC|add1|ADD3_out [0]))))

	.dataa(\DM|altsyncram_component|auto_generated|q_b [11]),
	.datab(\BINBDC|add1|ADD3_out[2]~0_combout ),
	.datac(\BINBDC|add1|ADD3_out[1]~1_combout ),
	.datad(\BINBDC|add1|ADD3_out [0]),
	.cin(gnd),
	.combout(\BINBDC|add2|ADD3_out [0]),
	.cout());
// synopsys translate_off
defparam \BINBDC|add2|ADD3_out[0] .lut_mask = 16'h5646;
defparam \BINBDC|add2|ADD3_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N28
cycloneii_lcell_comb \BINBDC|add3_3|ADD3_out[1]~1 (
// Equation(s):
// \BINBDC|add3_3|ADD3_out[1]~1_combout  = (\DM|altsyncram_component|auto_generated|q_b [10] & (((\BINBDC|add2|ADD3_out [0])))) # (!\DM|altsyncram_component|auto_generated|q_b [10] & ((\BINBDC|add2|ADD3_out[2]~0_combout ) # 
// ((!\BINBDC|add2|ADD3_out[1]~1_combout  & \BINBDC|add2|ADD3_out [0]))))

	.dataa(\BINBDC|add2|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add2|ADD3_out[1]~1_combout ),
	.datac(\DM|altsyncram_component|auto_generated|q_b [10]),
	.datad(\BINBDC|add2|ADD3_out [0]),
	.cin(gnd),
	.combout(\BINBDC|add3_3|ADD3_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add3_3|ADD3_out[1]~1 .lut_mask = 16'hFB0A;
defparam \BINBDC|add3_3|ADD3_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N14
cycloneii_lcell_comb \BINBDC|add3_3|ADD3_out[2]~0 (
// Equation(s):
// \BINBDC|add3_3|ADD3_out[2]~0_combout  = (\DM|altsyncram_component|auto_generated|q_b [10] & (\BINBDC|add2|ADD3_out[2]~0_combout )) # (!\DM|altsyncram_component|auto_generated|q_b [10] & (((\BINBDC|add2|ADD3_out[1]~1_combout  & !\BINBDC|add2|ADD3_out 
// [0]))))

	.dataa(\BINBDC|add2|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add2|ADD3_out[1]~1_combout ),
	.datac(\DM|altsyncram_component|auto_generated|q_b [10]),
	.datad(\BINBDC|add2|ADD3_out [0]),
	.cin(gnd),
	.combout(\BINBDC|add3_3|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add3_3|ADD3_out[2]~0 .lut_mask = 16'hA0AC;
defparam \BINBDC|add3_3|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N24
cycloneii_lcell_comb \BINBDC|add3_3|ADD3_out[0] (
// Equation(s):
// \BINBDC|add3_3|ADD3_out [0] = (\BINBDC|add2|ADD3_out[2]~0_combout  & (((!\DM|altsyncram_component|auto_generated|q_b [10])))) # (!\BINBDC|add2|ADD3_out[2]~0_combout  & ((\BINBDC|add2|ADD3_out[1]~1_combout  & (!\DM|altsyncram_component|auto_generated|q_b 
// [10] & \BINBDC|add2|ADD3_out [0])) # (!\BINBDC|add2|ADD3_out[1]~1_combout  & (\DM|altsyncram_component|auto_generated|q_b [10]))))

	.dataa(\BINBDC|add2|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add2|ADD3_out[1]~1_combout ),
	.datac(\DM|altsyncram_component|auto_generated|q_b [10]),
	.datad(\BINBDC|add2|ADD3_out [0]),
	.cin(gnd),
	.combout(\BINBDC|add3_3|ADD3_out [0]),
	.cout());
// synopsys translate_off
defparam \BINBDC|add3_3|ADD3_out[0] .lut_mask = 16'h1E1A;
defparam \BINBDC|add3_3|ADD3_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N4
cycloneii_lcell_comb \BINBDC|add4|ADD3_out[1]~1 (
// Equation(s):
// \BINBDC|add4|ADD3_out[1]~1_combout  = (\DM|altsyncram_component|auto_generated|q_b [9] & (((\BINBDC|add3_3|ADD3_out [0])))) # (!\DM|altsyncram_component|auto_generated|q_b [9] & ((\BINBDC|add3_3|ADD3_out[2]~0_combout ) # 
// ((!\BINBDC|add3_3|ADD3_out[1]~1_combout  & \BINBDC|add3_3|ADD3_out [0]))))

	.dataa(\DM|altsyncram_component|auto_generated|q_b [9]),
	.datab(\BINBDC|add3_3|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add3_3|ADD3_out[2]~0_combout ),
	.datad(\BINBDC|add3_3|ADD3_out [0]),
	.cin(gnd),
	.combout(\BINBDC|add4|ADD3_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add4|ADD3_out[1]~1 .lut_mask = 16'hFB50;
defparam \BINBDC|add4|ADD3_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N28
cycloneii_lcell_comb \BINBDC|add4|ADD3_out[0] (
// Equation(s):
// \BINBDC|add4|ADD3_out [0] = (\DM|altsyncram_component|auto_generated|q_b [9] & (!\BINBDC|add3_3|ADD3_out[1]~1_combout  & (!\BINBDC|add3_3|ADD3_out[2]~0_combout ))) # (!\DM|altsyncram_component|auto_generated|q_b [9] & 
// ((\BINBDC|add3_3|ADD3_out[2]~0_combout ) # ((\BINBDC|add3_3|ADD3_out[1]~1_combout  & \BINBDC|add3_3|ADD3_out [0]))))

	.dataa(\DM|altsyncram_component|auto_generated|q_b [9]),
	.datab(\BINBDC|add3_3|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add3_3|ADD3_out[2]~0_combout ),
	.datad(\BINBDC|add3_3|ADD3_out [0]),
	.cin(gnd),
	.combout(\BINBDC|add4|ADD3_out [0]),
	.cout());
// synopsys translate_off
defparam \BINBDC|add4|ADD3_out[0] .lut_mask = 16'h5652;
defparam \BINBDC|add4|ADD3_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N30
cycloneii_lcell_comb \BINBDC|add5|ADD3_out[1]~1 (
// Equation(s):
// \BINBDC|add5|ADD3_out[1]~1_combout  = (\DM|altsyncram_component|auto_generated|q_b [8] & (((\BINBDC|add4|ADD3_out [0])))) # (!\DM|altsyncram_component|auto_generated|q_b [8] & ((\BINBDC|add4|ADD3_out[2]~0_combout ) # ((!\BINBDC|add4|ADD3_out[1]~1_combout  
// & \BINBDC|add4|ADD3_out [0]))))

	.dataa(\BINBDC|add4|ADD3_out[2]~0_combout ),
	.datab(\DM|altsyncram_component|auto_generated|q_b [8]),
	.datac(\BINBDC|add4|ADD3_out[1]~1_combout ),
	.datad(\BINBDC|add4|ADD3_out [0]),
	.cin(gnd),
	.combout(\BINBDC|add5|ADD3_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add5|ADD3_out[1]~1 .lut_mask = 16'hEF22;
defparam \BINBDC|add5|ADD3_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N10
cycloneii_lcell_comb \BINBDC|add5|ADD3_out[0] (
// Equation(s):
// \BINBDC|add5|ADD3_out [0] = (\BINBDC|add4|ADD3_out[2]~0_combout  & (!\DM|altsyncram_component|auto_generated|q_b [8])) # (!\BINBDC|add4|ADD3_out[2]~0_combout  & ((\DM|altsyncram_component|auto_generated|q_b [8] & (!\BINBDC|add4|ADD3_out[1]~1_combout )) # 
// (!\DM|altsyncram_component|auto_generated|q_b [8] & (\BINBDC|add4|ADD3_out[1]~1_combout  & \BINBDC|add4|ADD3_out [0]))))

	.dataa(\BINBDC|add4|ADD3_out[2]~0_combout ),
	.datab(\DM|altsyncram_component|auto_generated|q_b [8]),
	.datac(\BINBDC|add4|ADD3_out[1]~1_combout ),
	.datad(\BINBDC|add4|ADD3_out [0]),
	.cin(gnd),
	.combout(\BINBDC|add5|ADD3_out [0]),
	.cout());
// synopsys translate_off
defparam \BINBDC|add5|ADD3_out[0] .lut_mask = 16'h3626;
defparam \BINBDC|add5|ADD3_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N0
cycloneii_lcell_comb \BINBDC|add6|ADD3_out[1]~1 (
// Equation(s):
// \BINBDC|add6|ADD3_out[1]~1_combout  = (\DM|altsyncram_component|auto_generated|q_b [7] & (((\BINBDC|add5|ADD3_out [0])))) # (!\DM|altsyncram_component|auto_generated|q_b [7] & ((\BINBDC|add5|ADD3_out[2]~0_combout ) # ((!\BINBDC|add5|ADD3_out[1]~1_combout  
// & \BINBDC|add5|ADD3_out [0]))))

	.dataa(\BINBDC|add5|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add5|ADD3_out[1]~1_combout ),
	.datac(\DM|altsyncram_component|auto_generated|q_b [7]),
	.datad(\BINBDC|add5|ADD3_out [0]),
	.cin(gnd),
	.combout(\BINBDC|add6|ADD3_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add6|ADD3_out[1]~1 .lut_mask = 16'hFB0A;
defparam \BINBDC|add6|ADD3_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N24
cycloneii_lcell_comb \BINBDC|add6|ADD3_out[0] (
// Equation(s):
// \BINBDC|add6|ADD3_out [0] = (\BINBDC|add5|ADD3_out[2]~0_combout  & (((!\DM|altsyncram_component|auto_generated|q_b [7])))) # (!\BINBDC|add5|ADD3_out[2]~0_combout  & ((\BINBDC|add5|ADD3_out[1]~1_combout  & (!\DM|altsyncram_component|auto_generated|q_b [7] 
// & \BINBDC|add5|ADD3_out [0])) # (!\BINBDC|add5|ADD3_out[1]~1_combout  & (\DM|altsyncram_component|auto_generated|q_b [7]))))

	.dataa(\BINBDC|add5|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add5|ADD3_out[1]~1_combout ),
	.datac(\DM|altsyncram_component|auto_generated|q_b [7]),
	.datad(\BINBDC|add5|ADD3_out [0]),
	.cin(gnd),
	.combout(\BINBDC|add6|ADD3_out [0]),
	.cout());
// synopsys translate_off
defparam \BINBDC|add6|ADD3_out[0] .lut_mask = 16'h1E1A;
defparam \BINBDC|add6|ADD3_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N0
cycloneii_lcell_comb \BINBDC|add7|ADD3_out[1]~1 (
// Equation(s):
// \BINBDC|add7|ADD3_out[1]~1_combout  = (\DM|altsyncram_component|auto_generated|q_b [6] & (((\BINBDC|add6|ADD3_out [0])))) # (!\DM|altsyncram_component|auto_generated|q_b [6] & ((\BINBDC|add6|ADD3_out[2]~0_combout ) # ((!\BINBDC|add6|ADD3_out[1]~1_combout  
// & \BINBDC|add6|ADD3_out [0]))))

	.dataa(\BINBDC|add6|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add6|ADD3_out[1]~1_combout ),
	.datac(\DM|altsyncram_component|auto_generated|q_b [6]),
	.datad(\BINBDC|add6|ADD3_out [0]),
	.cin(gnd),
	.combout(\BINBDC|add7|ADD3_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add7|ADD3_out[1]~1 .lut_mask = 16'hFB0A;
defparam \BINBDC|add7|ADD3_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N28
cycloneii_lcell_comb \BINBDC|add7|ADD3_out[0] (
// Equation(s):
// \BINBDC|add7|ADD3_out [0] = (\BINBDC|add6|ADD3_out[2]~0_combout  & (((!\DM|altsyncram_component|auto_generated|q_b [6])))) # (!\BINBDC|add6|ADD3_out[2]~0_combout  & ((\BINBDC|add6|ADD3_out[1]~1_combout  & (!\DM|altsyncram_component|auto_generated|q_b [6] 
// & \BINBDC|add6|ADD3_out [0])) # (!\BINBDC|add6|ADD3_out[1]~1_combout  & (\DM|altsyncram_component|auto_generated|q_b [6]))))

	.dataa(\BINBDC|add6|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add6|ADD3_out[1]~1_combout ),
	.datac(\DM|altsyncram_component|auto_generated|q_b [6]),
	.datad(\BINBDC|add6|ADD3_out [0]),
	.cin(gnd),
	.combout(\BINBDC|add7|ADD3_out [0]),
	.cout());
// synopsys translate_off
defparam \BINBDC|add7|ADD3_out[0] .lut_mask = 16'h1E1A;
defparam \BINBDC|add7|ADD3_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N22
cycloneii_lcell_comb \BINBDC|add8|ADD3_out[0] (
// Equation(s):
// \BINBDC|add8|ADD3_out [0] = (\BINBDC|add7|ADD3_out[2]~0_combout  & (((!\DM|altsyncram_component|auto_generated|q_b [5])))) # (!\BINBDC|add7|ADD3_out[2]~0_combout  & ((\BINBDC|add7|ADD3_out[1]~1_combout  & (!\DM|altsyncram_component|auto_generated|q_b [5] 
// & \BINBDC|add7|ADD3_out [0])) # (!\BINBDC|add7|ADD3_out[1]~1_combout  & (\DM|altsyncram_component|auto_generated|q_b [5]))))

	.dataa(\BINBDC|add7|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add7|ADD3_out[1]~1_combout ),
	.datac(\DM|altsyncram_component|auto_generated|q_b [5]),
	.datad(\BINBDC|add7|ADD3_out [0]),
	.cin(gnd),
	.combout(\BINBDC|add8|ADD3_out [0]),
	.cout());
// synopsys translate_off
defparam \BINBDC|add8|ADD3_out[0] .lut_mask = 16'h1E1A;
defparam \BINBDC|add8|ADD3_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N18
cycloneii_lcell_comb \BINBDC|add8|ADD3_out[1]~1 (
// Equation(s):
// \BINBDC|add8|ADD3_out[1]~1_combout  = (\DM|altsyncram_component|auto_generated|q_b [5] & (((\BINBDC|add7|ADD3_out [0])))) # (!\DM|altsyncram_component|auto_generated|q_b [5] & ((\BINBDC|add7|ADD3_out[2]~0_combout ) # ((!\BINBDC|add7|ADD3_out[1]~1_combout  
// & \BINBDC|add7|ADD3_out [0]))))

	.dataa(\BINBDC|add7|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add7|ADD3_out[1]~1_combout ),
	.datac(\DM|altsyncram_component|auto_generated|q_b [5]),
	.datad(\BINBDC|add7|ADD3_out [0]),
	.cin(gnd),
	.combout(\BINBDC|add8|ADD3_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add8|ADD3_out[1]~1 .lut_mask = 16'hFB0A;
defparam \BINBDC|add8|ADD3_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N8
cycloneii_lcell_comb \BINBDC|add9|ADD3_out[1]~1 (
// Equation(s):
// \BINBDC|add9|ADD3_out[1]~1_combout  = (\DM|altsyncram_component|auto_generated|q_b [4] & (((\BINBDC|add8|ADD3_out [0])))) # (!\DM|altsyncram_component|auto_generated|q_b [4] & ((\BINBDC|add8|ADD3_out[2]~0_combout ) # ((\BINBDC|add8|ADD3_out [0] & 
// !\BINBDC|add8|ADD3_out[1]~1_combout ))))

	.dataa(\BINBDC|add8|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add8|ADD3_out [0]),
	.datac(\DM|altsyncram_component|auto_generated|q_b [4]),
	.datad(\BINBDC|add8|ADD3_out[1]~1_combout ),
	.cin(gnd),
	.combout(\BINBDC|add9|ADD3_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add9|ADD3_out[1]~1 .lut_mask = 16'hCACE;
defparam \BINBDC|add9|ADD3_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N20
cycloneii_lcell_comb \BINBDC|add9|ADD3_out[0] (
// Equation(s):
// \BINBDC|add9|ADD3_out [0] = (\BINBDC|add8|ADD3_out[2]~0_combout  & (((!\DM|altsyncram_component|auto_generated|q_b [4])))) # (!\BINBDC|add8|ADD3_out[2]~0_combout  & ((\DM|altsyncram_component|auto_generated|q_b [4] & ((!\BINBDC|add8|ADD3_out[1]~1_combout 
// ))) # (!\DM|altsyncram_component|auto_generated|q_b [4] & (\BINBDC|add8|ADD3_out [0] & \BINBDC|add8|ADD3_out[1]~1_combout ))))

	.dataa(\BINBDC|add8|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add8|ADD3_out [0]),
	.datac(\DM|altsyncram_component|auto_generated|q_b [4]),
	.datad(\BINBDC|add8|ADD3_out[1]~1_combout ),
	.cin(gnd),
	.combout(\BINBDC|add9|ADD3_out [0]),
	.cout());
// synopsys translate_off
defparam \BINBDC|add9|ADD3_out[0] .lut_mask = 16'h0E5A;
defparam \BINBDC|add9|ADD3_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N24
cycloneii_lcell_comb \BINBDC|add10|ADD3_out[2]~0 (
// Equation(s):
// \BINBDC|add10|ADD3_out[2]~0_combout  = (\DM|altsyncram_component|auto_generated|q_b [3] & (\BINBDC|add9|ADD3_out[2]~0_combout )) # (!\DM|altsyncram_component|auto_generated|q_b [3] & (((\BINBDC|add9|ADD3_out[1]~1_combout  & !\BINBDC|add9|ADD3_out [0]))))

	.dataa(\BINBDC|add9|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add9|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add9|ADD3_out [0]),
	.datad(\DM|altsyncram_component|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\BINBDC|add10|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add10|ADD3_out[2]~0 .lut_mask = 16'hAA0C;
defparam \BINBDC|add10|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N30
cycloneii_lcell_comb \BINBDC|add10|ADD3_out[1]~1 (
// Equation(s):
// \BINBDC|add10|ADD3_out[1]~1_combout  = (\DM|altsyncram_component|auto_generated|q_b [3] & (((\BINBDC|add9|ADD3_out [0])))) # (!\DM|altsyncram_component|auto_generated|q_b [3] & ((\BINBDC|add9|ADD3_out[2]~0_combout ) # ((!\BINBDC|add9|ADD3_out[1]~1_combout 
//  & \BINBDC|add9|ADD3_out [0]))))

	.dataa(\BINBDC|add9|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add9|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add9|ADD3_out [0]),
	.datad(\DM|altsyncram_component|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\BINBDC|add10|ADD3_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add10|ADD3_out[1]~1 .lut_mask = 16'hF0BA;
defparam \BINBDC|add10|ADD3_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y1_N0
cycloneii_lcell_comb \BINBDC|add11|ADD3_out[0] (
// Equation(s):
// \BINBDC|add11|ADD3_out [0] = (\BINBDC|add10|ADD3_out[2]~0_combout  & (((!\DM|altsyncram_component|auto_generated|q_b [2])))) # (!\BINBDC|add10|ADD3_out[2]~0_combout  & ((\DM|altsyncram_component|auto_generated|q_b [2] & 
// ((!\BINBDC|add10|ADD3_out[1]~1_combout ))) # (!\DM|altsyncram_component|auto_generated|q_b [2] & (\BINBDC|add10|ADD3_out [0] & \BINBDC|add10|ADD3_out[1]~1_combout ))))

	.dataa(\BINBDC|add10|ADD3_out [0]),
	.datab(\BINBDC|add10|ADD3_out[2]~0_combout ),
	.datac(\DM|altsyncram_component|auto_generated|q_b [2]),
	.datad(\BINBDC|add10|ADD3_out[1]~1_combout ),
	.cin(gnd),
	.combout(\BINBDC|add11|ADD3_out [0]),
	.cout());
// synopsys translate_off
defparam \BINBDC|add11|ADD3_out[0] .lut_mask = 16'h0E3C;
defparam \BINBDC|add11|ADD3_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y1_N30
cycloneii_lcell_comb \BINBDC|add11|ADD3_out[2]~0 (
// Equation(s):
// \BINBDC|add11|ADD3_out[2]~0_combout  = (\DM|altsyncram_component|auto_generated|q_b [2] & (((\BINBDC|add10|ADD3_out[2]~0_combout )))) # (!\DM|altsyncram_component|auto_generated|q_b [2] & (!\BINBDC|add10|ADD3_out [0] & 
// ((\BINBDC|add10|ADD3_out[1]~1_combout ))))

	.dataa(\BINBDC|add10|ADD3_out [0]),
	.datab(\BINBDC|add10|ADD3_out[2]~0_combout ),
	.datac(\DM|altsyncram_component|auto_generated|q_b [2]),
	.datad(\BINBDC|add10|ADD3_out[1]~1_combout ),
	.cin(gnd),
	.combout(\BINBDC|add11|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add11|ADD3_out[2]~0 .lut_mask = 16'hC5C0;
defparam \BINBDC|add11|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y1_N6
cycloneii_lcell_comb \BINBDC|add12|ADD3_out[1]~1 (
// Equation(s):
// \BINBDC|add12|ADD3_out[1]~1_combout  = (\DM|altsyncram_component|auto_generated|q_b [1] & (((\BINBDC|add11|ADD3_out [0])))) # (!\DM|altsyncram_component|auto_generated|q_b [1] & ((\BINBDC|add11|ADD3_out[2]~0_combout ) # 
// ((!\BINBDC|add11|ADD3_out[1]~1_combout  & \BINBDC|add11|ADD3_out [0]))))

	.dataa(\BINBDC|add11|ADD3_out[1]~1_combout ),
	.datab(\BINBDC|add11|ADD3_out [0]),
	.datac(\DM|altsyncram_component|auto_generated|q_b [1]),
	.datad(\BINBDC|add11|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add12|ADD3_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add12|ADD3_out[1]~1 .lut_mask = 16'hCFC4;
defparam \BINBDC|add12|ADD3_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y1_N14
cycloneii_lcell_comb \BINBDC|add12|ADD3_out[0] (
// Equation(s):
// \BINBDC|add12|ADD3_out [0] = (\BINBDC|add11|ADD3_out[1]~1_combout  & (!\DM|altsyncram_component|auto_generated|q_b [1] & ((\BINBDC|add11|ADD3_out [0]) # (\BINBDC|add11|ADD3_out[2]~0_combout )))) # (!\BINBDC|add11|ADD3_out[1]~1_combout  & 
// ((\DM|altsyncram_component|auto_generated|q_b [1] $ (\BINBDC|add11|ADD3_out[2]~0_combout ))))

	.dataa(\BINBDC|add11|ADD3_out[1]~1_combout ),
	.datab(\BINBDC|add11|ADD3_out [0]),
	.datac(\DM|altsyncram_component|auto_generated|q_b [1]),
	.datad(\BINBDC|add11|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add12|ADD3_out [0]),
	.cout());
// synopsys translate_off
defparam \BINBDC|add12|ADD3_out[0] .lut_mask = 16'h0F58;
defparam \BINBDC|add12|ADD3_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y1_N12
cycloneii_lcell_comb \BINBDC|add12|ADD3_out[2]~0 (
// Equation(s):
// \BINBDC|add12|ADD3_out[2]~0_combout  = (\DM|altsyncram_component|auto_generated|q_b [1] & (((\BINBDC|add11|ADD3_out[2]~0_combout )))) # (!\DM|altsyncram_component|auto_generated|q_b [1] & (\BINBDC|add11|ADD3_out[1]~1_combout  & (!\BINBDC|add11|ADD3_out 
// [0])))

	.dataa(\BINBDC|add11|ADD3_out[1]~1_combout ),
	.datab(\BINBDC|add11|ADD3_out [0]),
	.datac(\DM|altsyncram_component|auto_generated|q_b [1]),
	.datad(\BINBDC|add11|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add12|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add12|ADD3_out[2]~0 .lut_mask = 16'hF202;
defparam \BINBDC|add12|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y1_N4
cycloneii_lcell_comb \disp1|SD~0 (
// Equation(s):
// \disp1|SD~0_combout  = (\BINBDC|add12|ADD3_out [0]) # ((\BINBDC|add12|ADD3_out[2]~0_combout ) # (\BINBDC|add12|ADD3_out[1]~1_combout  $ (!\DM|altsyncram_component|auto_generated|q_b [0])))

	.dataa(\BINBDC|add12|ADD3_out[1]~1_combout ),
	.datab(\DM|altsyncram_component|auto_generated|q_b [0]),
	.datac(\BINBDC|add12|ADD3_out [0]),
	.datad(\BINBDC|add12|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\disp1|SD~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp1|SD~0 .lut_mask = 16'hFFF9;
defparam \disp1|SD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y1_N18
cycloneii_lcell_comb \disp1|SD~1 (
// Equation(s):
// \disp1|SD~1_combout  = ((\BINBDC|add12|ADD3_out[2]~0_combout ) # (\DM|altsyncram_component|auto_generated|q_b [0] $ (!\BINBDC|add12|ADD3_out [0]))) # (!\BINBDC|add12|ADD3_out[1]~1_combout )

	.dataa(\BINBDC|add12|ADD3_out[1]~1_combout ),
	.datab(\DM|altsyncram_component|auto_generated|q_b [0]),
	.datac(\BINBDC|add12|ADD3_out [0]),
	.datad(\BINBDC|add12|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\disp1|SD~1_combout ),
	.cout());
// synopsys translate_off
defparam \disp1|SD~1 .lut_mask = 16'hFFD7;
defparam \disp1|SD~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y1_N8
cycloneii_lcell_comb \disp1|SD~2 (
// Equation(s):
// \disp1|SD~2_combout  = (\DM|altsyncram_component|auto_generated|q_b [0]) # (((\BINBDC|add12|ADD3_out[1]~1_combout  & !\BINBDC|add12|ADD3_out[2]~0_combout )) # (!\BINBDC|add12|ADD3_out [0]))

	.dataa(\BINBDC|add12|ADD3_out[1]~1_combout ),
	.datab(\DM|altsyncram_component|auto_generated|q_b [0]),
	.datac(\BINBDC|add12|ADD3_out [0]),
	.datad(\BINBDC|add12|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\disp1|SD~2_combout ),
	.cout());
// synopsys translate_off
defparam \disp1|SD~2 .lut_mask = 16'hCFEF;
defparam \disp1|SD~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y1_N22
cycloneii_lcell_comb \disp1|SD~3 (
// Equation(s):
// \disp1|SD~3_combout  = (\DM|altsyncram_component|auto_generated|q_b [0] & (\BINBDC|add12|ADD3_out [0] $ (\BINBDC|add12|ADD3_out[1]~1_combout ))) # (!\DM|altsyncram_component|auto_generated|q_b [0] & ((\BINBDC|add12|ADD3_out [0]) # 
// (!\BINBDC|add12|ADD3_out[1]~1_combout )))

	.dataa(vcc),
	.datab(\DM|altsyncram_component|auto_generated|q_b [0]),
	.datac(\BINBDC|add12|ADD3_out [0]),
	.datad(\BINBDC|add12|ADD3_out[1]~1_combout ),
	.cin(gnd),
	.combout(\disp1|SD~3_combout ),
	.cout());
// synopsys translate_off
defparam \disp1|SD~3 .lut_mask = 16'h3CF3;
defparam \disp1|SD~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y1_N28
cycloneii_lcell_comb \disp1|SD~4 (
// Equation(s):
// \disp1|SD~4_combout  = (!\DM|altsyncram_component|auto_generated|q_b [0] & ((\BINBDC|add12|ADD3_out [0]) # (!\BINBDC|add12|ADD3_out[1]~1_combout )))

	.dataa(vcc),
	.datab(\DM|altsyncram_component|auto_generated|q_b [0]),
	.datac(\BINBDC|add12|ADD3_out [0]),
	.datad(\BINBDC|add12|ADD3_out[1]~1_combout ),
	.cin(gnd),
	.combout(\disp1|SD~4_combout ),
	.cout());
// synopsys translate_off
defparam \disp1|SD~4 .lut_mask = 16'h3033;
defparam \disp1|SD~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y1_N2
cycloneii_lcell_comb \disp1|SD~5 (
// Equation(s):
// \disp1|SD~5_combout  = (\BINBDC|add12|ADD3_out[2]~0_combout ) # ((\BINBDC|add12|ADD3_out[1]~1_combout  & ((!\BINBDC|add12|ADD3_out [0]) # (!\DM|altsyncram_component|auto_generated|q_b [0]))) # (!\BINBDC|add12|ADD3_out[1]~1_combout  & 
// (!\DM|altsyncram_component|auto_generated|q_b [0] & !\BINBDC|add12|ADD3_out [0])))

	.dataa(\BINBDC|add12|ADD3_out[1]~1_combout ),
	.datab(\DM|altsyncram_component|auto_generated|q_b [0]),
	.datac(\BINBDC|add12|ADD3_out [0]),
	.datad(\BINBDC|add12|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\disp1|SD~5_combout ),
	.cout());
// synopsys translate_off
defparam \disp1|SD~5 .lut_mask = 16'hFF2B;
defparam \disp1|SD~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y1_N16
cycloneii_lcell_comb \disp1|SD~6 (
// Equation(s):
// \disp1|SD~6_combout  = (\BINBDC|add12|ADD3_out[2]~0_combout ) # ((\BINBDC|add12|ADD3_out[1]~1_combout  & ((!\BINBDC|add12|ADD3_out [0]) # (!\DM|altsyncram_component|auto_generated|q_b [0]))) # (!\BINBDC|add12|ADD3_out[1]~1_combout  & 
// ((\BINBDC|add12|ADD3_out [0]))))

	.dataa(\BINBDC|add12|ADD3_out[1]~1_combout ),
	.datab(\DM|altsyncram_component|auto_generated|q_b [0]),
	.datac(\BINBDC|add12|ADD3_out [0]),
	.datad(\BINBDC|add12|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\disp1|SD~6_combout ),
	.cout());
// synopsys translate_off
defparam \disp1|SD~6 .lut_mask = 16'hFF7A;
defparam \disp1|SD~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N0
cycloneii_lcell_comb \BINBDC|add3_3|ADD3_out[3]~2 (
// Equation(s):
// \BINBDC|add3_3|ADD3_out[3]~2_combout  = (\BINBDC|add2|ADD3_out[2]~0_combout ) # ((\BINBDC|add2|ADD3_out[1]~1_combout  & ((\DM|altsyncram_component|auto_generated|q_b [10]) # (\BINBDC|add2|ADD3_out [0]))))

	.dataa(\BINBDC|add2|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add2|ADD3_out[1]~1_combout ),
	.datac(\DM|altsyncram_component|auto_generated|q_b [10]),
	.datad(\BINBDC|add2|ADD3_out [0]),
	.cin(gnd),
	.combout(\BINBDC|add3_3|ADD3_out[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add3_3|ADD3_out[3]~2 .lut_mask = 16'hEEEA;
defparam \BINBDC|add3_3|ADD3_out[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N26
cycloneii_lcell_comb \BINBDC|add2|ADD3_out[3] (
// Equation(s):
// \BINBDC|add2|ADD3_out [3] = (\BINBDC|add1|ADD3_out[2]~0_combout ) # ((\BINBDC|add1|ADD3_out[1]~1_combout  & ((\DM|altsyncram_component|auto_generated|q_b [11]) # (\BINBDC|add1|ADD3_out [0]))))

	.dataa(\DM|altsyncram_component|auto_generated|q_b [11]),
	.datab(\BINBDC|add1|ADD3_out[2]~0_combout ),
	.datac(\BINBDC|add1|ADD3_out[1]~1_combout ),
	.datad(\BINBDC|add1|ADD3_out [0]),
	.cin(gnd),
	.combout(\BINBDC|add2|ADD3_out [3]),
	.cout());
// synopsys translate_off
defparam \BINBDC|add2|ADD3_out[3] .lut_mask = 16'hFCEC;
defparam \BINBDC|add2|ADD3_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N10
cycloneii_lcell_comb \BINBDC|add1|ADD3_out[3]~2 (
// Equation(s):
// \BINBDC|add1|ADD3_out[3]~2_combout  = (\DM|altsyncram_component|auto_generated|q_b [15] & ((\DM|altsyncram_component|auto_generated|q_b [14] & (\DM|altsyncram_component|auto_generated|q_b [13] & \DM|altsyncram_component|auto_generated|q_b [12])) # 
// (!\DM|altsyncram_component|auto_generated|q_b [14] & (!\DM|altsyncram_component|auto_generated|q_b [13])))) # (!\DM|altsyncram_component|auto_generated|q_b [15] & (\DM|altsyncram_component|auto_generated|q_b [14] & 
// ((\DM|altsyncram_component|auto_generated|q_b [13]) # (\DM|altsyncram_component|auto_generated|q_b [12]))))

	.dataa(\DM|altsyncram_component|auto_generated|q_b [15]),
	.datab(\DM|altsyncram_component|auto_generated|q_b [14]),
	.datac(\DM|altsyncram_component|auto_generated|q_b [13]),
	.datad(\DM|altsyncram_component|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\BINBDC|add1|ADD3_out[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add1|ADD3_out[3]~2 .lut_mask = 16'hC642;
defparam \BINBDC|add1|ADD3_out[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N18
cycloneii_lcell_comb \BINBDC|add14|ADD3_out[1]~1 (
// Equation(s):
// \BINBDC|add14|ADD3_out[1]~1_combout  = (\BINBDC|add0|ADD3_out[3]~0_combout  & (\BINBDC|add2|ADD3_out [3] & ((\BINBDC|add3_3|ADD3_out[3]~2_combout ) # (!\BINBDC|add1|ADD3_out[3]~2_combout )))) # (!\BINBDC|add0|ADD3_out[3]~0_combout  & 
// (!\BINBDC|add2|ADD3_out [3] & ((\BINBDC|add1|ADD3_out[3]~2_combout ) # (!\BINBDC|add3_3|ADD3_out[3]~2_combout ))))

	.dataa(\BINBDC|add0|ADD3_out[3]~0_combout ),
	.datab(\BINBDC|add3_3|ADD3_out[3]~2_combout ),
	.datac(\BINBDC|add2|ADD3_out [3]),
	.datad(\BINBDC|add1|ADD3_out[3]~2_combout ),
	.cin(gnd),
	.combout(\BINBDC|add14|ADD3_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add14|ADD3_out[1]~1 .lut_mask = 16'h85A1;
defparam \BINBDC|add14|ADD3_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N22
cycloneii_lcell_comb \BINBDC|add4|ADD3_out[3] (
// Equation(s):
// \BINBDC|add4|ADD3_out [3] = (\BINBDC|add3_3|ADD3_out[2]~0_combout ) # ((\BINBDC|add3_3|ADD3_out[1]~1_combout  & ((\DM|altsyncram_component|auto_generated|q_b [9]) # (\BINBDC|add3_3|ADD3_out [0]))))

	.dataa(\DM|altsyncram_component|auto_generated|q_b [9]),
	.datab(\BINBDC|add3_3|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add3_3|ADD3_out[2]~0_combout ),
	.datad(\BINBDC|add3_3|ADD3_out [0]),
	.cin(gnd),
	.combout(\BINBDC|add4|ADD3_out [3]),
	.cout());
// synopsys translate_off
defparam \BINBDC|add4|ADD3_out[3] .lut_mask = 16'hFCF8;
defparam \BINBDC|add4|ADD3_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N28
cycloneii_lcell_comb \BINBDC|add14|ADD3_out[2]~0 (
// Equation(s):
// \BINBDC|add14|ADD3_out[2]~0_combout  = (\BINBDC|add3_3|ADD3_out[3]~2_combout  & (!\BINBDC|add0|ADD3_out[3]~0_combout  & (!\BINBDC|add2|ADD3_out [3] & !\BINBDC|add1|ADD3_out[3]~2_combout ))) # (!\BINBDC|add3_3|ADD3_out[3]~2_combout  & 
// (\BINBDC|add1|ADD3_out[3]~2_combout  & (\BINBDC|add0|ADD3_out[3]~0_combout  $ (\BINBDC|add2|ADD3_out [3]))))

	.dataa(\BINBDC|add0|ADD3_out[3]~0_combout ),
	.datab(\BINBDC|add3_3|ADD3_out[3]~2_combout ),
	.datac(\BINBDC|add2|ADD3_out [3]),
	.datad(\BINBDC|add1|ADD3_out[3]~2_combout ),
	.cin(gnd),
	.combout(\BINBDC|add14|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add14|ADD3_out[2]~0 .lut_mask = 16'h1204;
defparam \BINBDC|add14|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N30
cycloneii_lcell_comb \BINBDC|add15|ADD3_out[0]~2 (
// Equation(s):
// \BINBDC|add15|ADD3_out[0]~2_combout  = (\BINBDC|add14|ADD3_out[1]~1_combout  & (!\BINBDC|add4|ADD3_out [3] & ((\BINBDC|add14|ADD3_out[0]~2_combout ) # (\BINBDC|add14|ADD3_out[2]~0_combout )))) # (!\BINBDC|add14|ADD3_out[1]~1_combout  & 
// ((\BINBDC|add4|ADD3_out [3] $ (\BINBDC|add14|ADD3_out[2]~0_combout ))))

	.dataa(\BINBDC|add14|ADD3_out[0]~2_combout ),
	.datab(\BINBDC|add14|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add4|ADD3_out [3]),
	.datad(\BINBDC|add14|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add15|ADD3_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add15|ADD3_out[0]~2 .lut_mask = 16'h0F38;
defparam \BINBDC|add15|ADD3_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N20
cycloneii_lcell_comb \BINBDC|add15|ADD3_out[1]~1 (
// Equation(s):
// \BINBDC|add15|ADD3_out[1]~1_combout  = (\BINBDC|add4|ADD3_out [3] & (\BINBDC|add14|ADD3_out[0]~2_combout )) # (!\BINBDC|add4|ADD3_out [3] & ((\BINBDC|add14|ADD3_out[2]~0_combout ) # ((\BINBDC|add14|ADD3_out[0]~2_combout  & 
// !\BINBDC|add14|ADD3_out[1]~1_combout ))))

	.dataa(\BINBDC|add14|ADD3_out[0]~2_combout ),
	.datab(\BINBDC|add14|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add4|ADD3_out [3]),
	.datad(\BINBDC|add14|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add15|ADD3_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add15|ADD3_out[1]~1 .lut_mask = 16'hAFA2;
defparam \BINBDC|add15|ADD3_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N10
cycloneii_lcell_comb \BINBDC|add15|ADD3_out[2]~0 (
// Equation(s):
// \BINBDC|add15|ADD3_out[2]~0_combout  = (\BINBDC|add4|ADD3_out [3] & (((\BINBDC|add14|ADD3_out[2]~0_combout )))) # (!\BINBDC|add4|ADD3_out [3] & (!\BINBDC|add14|ADD3_out[0]~2_combout  & (\BINBDC|add14|ADD3_out[1]~1_combout )))

	.dataa(\BINBDC|add14|ADD3_out[0]~2_combout ),
	.datab(\BINBDC|add14|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add4|ADD3_out [3]),
	.datad(\BINBDC|add14|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add15|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add15|ADD3_out[2]~0 .lut_mask = 16'hF404;
defparam \BINBDC|add15|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N22
cycloneii_lcell_comb \BINBDC|add16|ADD3_out[1]~1 (
// Equation(s):
// \BINBDC|add16|ADD3_out[1]~1_combout  = (\BINBDC|add5|ADD3_out [3] & (\BINBDC|add15|ADD3_out[0]~2_combout )) # (!\BINBDC|add5|ADD3_out [3] & ((\BINBDC|add15|ADD3_out[2]~0_combout ) # ((\BINBDC|add15|ADD3_out[0]~2_combout  & 
// !\BINBDC|add15|ADD3_out[1]~1_combout ))))

	.dataa(\BINBDC|add5|ADD3_out [3]),
	.datab(\BINBDC|add15|ADD3_out[0]~2_combout ),
	.datac(\BINBDC|add15|ADD3_out[1]~1_combout ),
	.datad(\BINBDC|add15|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add16|ADD3_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add16|ADD3_out[1]~1 .lut_mask = 16'hDD8C;
defparam \BINBDC|add16|ADD3_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N18
cycloneii_lcell_comb \BINBDC|add6|ADD3_out[3]~2 (
// Equation(s):
// \BINBDC|add6|ADD3_out[3]~2_combout  = (\BINBDC|add5|ADD3_out[2]~0_combout ) # ((\BINBDC|add5|ADD3_out[1]~1_combout  & ((\DM|altsyncram_component|auto_generated|q_b [7]) # (\BINBDC|add5|ADD3_out [0]))))

	.dataa(\BINBDC|add5|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add5|ADD3_out[1]~1_combout ),
	.datac(\DM|altsyncram_component|auto_generated|q_b [7]),
	.datad(\BINBDC|add5|ADD3_out [0]),
	.cin(gnd),
	.combout(\BINBDC|add6|ADD3_out[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add6|ADD3_out[3]~2 .lut_mask = 16'hEEEA;
defparam \BINBDC|add6|ADD3_out[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N0
cycloneii_lcell_comb \BINBDC|add16|ADD3_out[2]~0 (
// Equation(s):
// \BINBDC|add16|ADD3_out[2]~0_combout  = (\BINBDC|add5|ADD3_out [3] & (((\BINBDC|add15|ADD3_out[2]~0_combout )))) # (!\BINBDC|add5|ADD3_out [3] & (!\BINBDC|add15|ADD3_out[0]~2_combout  & (\BINBDC|add15|ADD3_out[1]~1_combout )))

	.dataa(\BINBDC|add5|ADD3_out [3]),
	.datab(\BINBDC|add15|ADD3_out[0]~2_combout ),
	.datac(\BINBDC|add15|ADD3_out[1]~1_combout ),
	.datad(\BINBDC|add15|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add16|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add16|ADD3_out[2]~0 .lut_mask = 16'hBA10;
defparam \BINBDC|add16|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N16
cycloneii_lcell_comb \BINBDC|add17|ADD3_out[1]~1 (
// Equation(s):
// \BINBDC|add17|ADD3_out[1]~1_combout  = (\BINBDC|add6|ADD3_out[3]~2_combout  & (\BINBDC|add16|ADD3_out[0]~2_combout )) # (!\BINBDC|add6|ADD3_out[3]~2_combout  & ((\BINBDC|add16|ADD3_out[2]~0_combout ) # ((\BINBDC|add16|ADD3_out[0]~2_combout  & 
// !\BINBDC|add16|ADD3_out[1]~1_combout ))))

	.dataa(\BINBDC|add16|ADD3_out[0]~2_combout ),
	.datab(\BINBDC|add16|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add6|ADD3_out[3]~2_combout ),
	.datad(\BINBDC|add16|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add17|ADD3_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add17|ADD3_out[1]~1 .lut_mask = 16'hAFA2;
defparam \BINBDC|add17|ADD3_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N4
cycloneii_lcell_comb \BINBDC|add7|ADD3_out[3] (
// Equation(s):
// \BINBDC|add7|ADD3_out [3] = (\BINBDC|add6|ADD3_out[2]~0_combout ) # ((\BINBDC|add6|ADD3_out[1]~1_combout  & ((\DM|altsyncram_component|auto_generated|q_b [6]) # (\BINBDC|add6|ADD3_out [0]))))

	.dataa(\BINBDC|add6|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add6|ADD3_out[1]~1_combout ),
	.datac(\DM|altsyncram_component|auto_generated|q_b [6]),
	.datad(\BINBDC|add6|ADD3_out [0]),
	.cin(gnd),
	.combout(\BINBDC|add7|ADD3_out [3]),
	.cout());
// synopsys translate_off
defparam \BINBDC|add7|ADD3_out[3] .lut_mask = 16'hEEEA;
defparam \BINBDC|add7|ADD3_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N14
cycloneii_lcell_comb \BINBDC|add17|ADD3_out[2]~0 (
// Equation(s):
// \BINBDC|add17|ADD3_out[2]~0_combout  = (\BINBDC|add6|ADD3_out[3]~2_combout  & (((\BINBDC|add16|ADD3_out[2]~0_combout )))) # (!\BINBDC|add6|ADD3_out[3]~2_combout  & (!\BINBDC|add16|ADD3_out[0]~2_combout  & (\BINBDC|add16|ADD3_out[1]~1_combout )))

	.dataa(\BINBDC|add16|ADD3_out[0]~2_combout ),
	.datab(\BINBDC|add16|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add6|ADD3_out[3]~2_combout ),
	.datad(\BINBDC|add16|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add17|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add17|ADD3_out[2]~0 .lut_mask = 16'hF404;
defparam \BINBDC|add17|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N18
cycloneii_lcell_comb \BINBDC|add18|ADD3_out[1]~1 (
// Equation(s):
// \BINBDC|add18|ADD3_out[1]~1_combout  = (\BINBDC|add7|ADD3_out [3] & (\BINBDC|add17|ADD3_out[0]~2_combout )) # (!\BINBDC|add7|ADD3_out [3] & ((\BINBDC|add17|ADD3_out[2]~0_combout ) # ((\BINBDC|add17|ADD3_out[0]~2_combout  & 
// !\BINBDC|add17|ADD3_out[1]~1_combout ))))

	.dataa(\BINBDC|add17|ADD3_out[0]~2_combout ),
	.datab(\BINBDC|add17|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add7|ADD3_out [3]),
	.datad(\BINBDC|add17|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add18|ADD3_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add18|ADD3_out[1]~1 .lut_mask = 16'hAFA2;
defparam \BINBDC|add18|ADD3_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N24
cycloneii_lcell_comb \BINBDC|add18|ADD3_out[0] (
// Equation(s):
// \BINBDC|add18|ADD3_out [0] = (\BINBDC|add17|ADD3_out[1]~1_combout  & (!\BINBDC|add7|ADD3_out [3] & ((\BINBDC|add17|ADD3_out[0]~2_combout ) # (\BINBDC|add17|ADD3_out[2]~0_combout )))) # (!\BINBDC|add17|ADD3_out[1]~1_combout  & ((\BINBDC|add7|ADD3_out [3] $ 
// (\BINBDC|add17|ADD3_out[2]~0_combout ))))

	.dataa(\BINBDC|add17|ADD3_out[0]~2_combout ),
	.datab(\BINBDC|add17|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add7|ADD3_out [3]),
	.datad(\BINBDC|add17|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add18|ADD3_out [0]),
	.cout());
// synopsys translate_off
defparam \BINBDC|add18|ADD3_out[0] .lut_mask = 16'h0F38;
defparam \BINBDC|add18|ADD3_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N2
cycloneii_lcell_comb \BINBDC|add8|ADD3_out[3] (
// Equation(s):
// \BINBDC|add8|ADD3_out [3] = (\BINBDC|add7|ADD3_out[2]~0_combout ) # ((\BINBDC|add7|ADD3_out[1]~1_combout  & ((\DM|altsyncram_component|auto_generated|q_b [5]) # (\BINBDC|add7|ADD3_out [0]))))

	.dataa(\BINBDC|add7|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add7|ADD3_out[1]~1_combout ),
	.datac(\DM|altsyncram_component|auto_generated|q_b [5]),
	.datad(\BINBDC|add7|ADD3_out [0]),
	.cin(gnd),
	.combout(\BINBDC|add8|ADD3_out [3]),
	.cout());
// synopsys translate_off
defparam \BINBDC|add8|ADD3_out[3] .lut_mask = 16'hEEEA;
defparam \BINBDC|add8|ADD3_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N0
cycloneii_lcell_comb \BINBDC|add19|ADD3_out[1]~1 (
// Equation(s):
// \BINBDC|add19|ADD3_out[1]~1_combout  = (\BINBDC|add8|ADD3_out [3] & (((\BINBDC|add18|ADD3_out [0])))) # (!\BINBDC|add8|ADD3_out [3] & ((\BINBDC|add18|ADD3_out[2]~0_combout ) # ((!\BINBDC|add18|ADD3_out[1]~1_combout  & \BINBDC|add18|ADD3_out [0]))))

	.dataa(\BINBDC|add18|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add18|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add18|ADD3_out [0]),
	.datad(\BINBDC|add8|ADD3_out [3]),
	.cin(gnd),
	.combout(\BINBDC|add19|ADD3_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add19|ADD3_out[1]~1 .lut_mask = 16'hF0BA;
defparam \BINBDC|add19|ADD3_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N16
cycloneii_lcell_comb \BINBDC|add9|ADD3_out[3]~2 (
// Equation(s):
// \BINBDC|add9|ADD3_out[3]~2_combout  = (\BINBDC|add8|ADD3_out[2]~0_combout ) # ((\BINBDC|add8|ADD3_out[1]~1_combout  & ((\BINBDC|add8|ADD3_out [0]) # (\DM|altsyncram_component|auto_generated|q_b [4]))))

	.dataa(\BINBDC|add8|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add8|ADD3_out [0]),
	.datac(\DM|altsyncram_component|auto_generated|q_b [4]),
	.datad(\BINBDC|add8|ADD3_out[1]~1_combout ),
	.cin(gnd),
	.combout(\BINBDC|add9|ADD3_out[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add9|ADD3_out[3]~2 .lut_mask = 16'hFEAA;
defparam \BINBDC|add9|ADD3_out[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N2
cycloneii_lcell_comb \BINBDC|add19|ADD3_out[2]~0 (
// Equation(s):
// \BINBDC|add19|ADD3_out[2]~0_combout  = (\BINBDC|add8|ADD3_out [3] & (\BINBDC|add18|ADD3_out[2]~0_combout )) # (!\BINBDC|add8|ADD3_out [3] & (((\BINBDC|add18|ADD3_out[1]~1_combout  & !\BINBDC|add18|ADD3_out [0]))))

	.dataa(\BINBDC|add18|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add18|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add18|ADD3_out [0]),
	.datad(\BINBDC|add8|ADD3_out [3]),
	.cin(gnd),
	.combout(\BINBDC|add19|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add19|ADD3_out[2]~0 .lut_mask = 16'hAA0C;
defparam \BINBDC|add19|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N22
cycloneii_lcell_comb \BINBDC|add20|ADD3_out[1]~1 (
// Equation(s):
// \BINBDC|add20|ADD3_out[1]~1_combout  = (\BINBDC|add9|ADD3_out[3]~2_combout  & (\BINBDC|add19|ADD3_out[0]~2_combout )) # (!\BINBDC|add9|ADD3_out[3]~2_combout  & ((\BINBDC|add19|ADD3_out[2]~0_combout ) # ((\BINBDC|add19|ADD3_out[0]~2_combout  & 
// !\BINBDC|add19|ADD3_out[1]~1_combout ))))

	.dataa(\BINBDC|add19|ADD3_out[0]~2_combout ),
	.datab(\BINBDC|add19|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add9|ADD3_out[3]~2_combout ),
	.datad(\BINBDC|add19|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add20|ADD3_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add20|ADD3_out[1]~1 .lut_mask = 16'hAFA2;
defparam \BINBDC|add20|ADD3_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N14
cycloneii_lcell_comb \BINBDC|add10|ADD3_out[3] (
// Equation(s):
// \BINBDC|add10|ADD3_out [3] = (\BINBDC|add9|ADD3_out[2]~0_combout ) # ((\BINBDC|add9|ADD3_out[1]~1_combout  & ((\BINBDC|add9|ADD3_out [0]) # (\DM|altsyncram_component|auto_generated|q_b [3]))))

	.dataa(\BINBDC|add9|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add9|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add9|ADD3_out [0]),
	.datad(\DM|altsyncram_component|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\BINBDC|add10|ADD3_out [3]),
	.cout());
// synopsys translate_off
defparam \BINBDC|add10|ADD3_out[3] .lut_mask = 16'hEEEA;
defparam \BINBDC|add10|ADD3_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N28
cycloneii_lcell_comb \BINBDC|add20|ADD3_out[2]~0 (
// Equation(s):
// \BINBDC|add20|ADD3_out[2]~0_combout  = (\BINBDC|add9|ADD3_out[3]~2_combout  & (((\BINBDC|add19|ADD3_out[2]~0_combout )))) # (!\BINBDC|add9|ADD3_out[3]~2_combout  & (!\BINBDC|add19|ADD3_out[0]~2_combout  & (\BINBDC|add19|ADD3_out[1]~1_combout )))

	.dataa(\BINBDC|add19|ADD3_out[0]~2_combout ),
	.datab(\BINBDC|add19|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add9|ADD3_out[3]~2_combout ),
	.datad(\BINBDC|add19|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add20|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add20|ADD3_out[2]~0 .lut_mask = 16'hF404;
defparam \BINBDC|add20|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N4
cycloneii_lcell_comb \BINBDC|add21|ADD3_out[1]~1 (
// Equation(s):
// \BINBDC|add21|ADD3_out[1]~1_combout  = (\BINBDC|add10|ADD3_out [3] & (\BINBDC|add20|ADD3_out[0]~2_combout )) # (!\BINBDC|add10|ADD3_out [3] & ((\BINBDC|add20|ADD3_out[2]~0_combout ) # ((\BINBDC|add20|ADD3_out[0]~2_combout  & 
// !\BINBDC|add20|ADD3_out[1]~1_combout ))))

	.dataa(\BINBDC|add20|ADD3_out[0]~2_combout ),
	.datab(\BINBDC|add20|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add10|ADD3_out [3]),
	.datad(\BINBDC|add20|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add21|ADD3_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add21|ADD3_out[1]~1 .lut_mask = 16'hAFA2;
defparam \BINBDC|add21|ADD3_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y1_N10
cycloneii_lcell_comb \BINBDC|add11|ADD3_out[3] (
// Equation(s):
// \BINBDC|add11|ADD3_out [3] = (\BINBDC|add10|ADD3_out[2]~0_combout ) # ((\BINBDC|add10|ADD3_out[1]~1_combout  & ((\BINBDC|add10|ADD3_out [0]) # (\DM|altsyncram_component|auto_generated|q_b [2]))))

	.dataa(\BINBDC|add10|ADD3_out [0]),
	.datab(\BINBDC|add10|ADD3_out[2]~0_combout ),
	.datac(\DM|altsyncram_component|auto_generated|q_b [2]),
	.datad(\BINBDC|add10|ADD3_out[1]~1_combout ),
	.cin(gnd),
	.combout(\BINBDC|add11|ADD3_out [3]),
	.cout());
// synopsys translate_off
defparam \BINBDC|add11|ADD3_out[3] .lut_mask = 16'hFECC;
defparam \BINBDC|add11|ADD3_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N30
cycloneii_lcell_comb \BINBDC|add21|ADD3_out[2]~0 (
// Equation(s):
// \BINBDC|add21|ADD3_out[2]~0_combout  = (\BINBDC|add10|ADD3_out [3] & (((\BINBDC|add20|ADD3_out[2]~0_combout )))) # (!\BINBDC|add10|ADD3_out [3] & (!\BINBDC|add20|ADD3_out[0]~2_combout  & (\BINBDC|add20|ADD3_out[1]~1_combout )))

	.dataa(\BINBDC|add20|ADD3_out[0]~2_combout ),
	.datab(\BINBDC|add20|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add10|ADD3_out [3]),
	.datad(\BINBDC|add20|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add21|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add21|ADD3_out[2]~0 .lut_mask = 16'hF404;
defparam \BINBDC|add21|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y3_N12
cycloneii_lcell_comb \BINBDC|add22|ADD3_out[2]~0 (
// Equation(s):
// \BINBDC|add22|ADD3_out[2]~0_combout  = (\BINBDC|add11|ADD3_out [3] & (((\BINBDC|add21|ADD3_out[2]~0_combout )))) # (!\BINBDC|add11|ADD3_out [3] & (!\BINBDC|add21|ADD3_out [0] & (\BINBDC|add21|ADD3_out[1]~1_combout )))

	.dataa(\BINBDC|add21|ADD3_out [0]),
	.datab(\BINBDC|add21|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add11|ADD3_out [3]),
	.datad(\BINBDC|add21|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add22|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add22|ADD3_out[2]~0 .lut_mask = 16'hF404;
defparam \BINBDC|add22|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y3_N28
cycloneii_lcell_comb \BINBDC|add22|ADD3_out[1]~2 (
// Equation(s):
// \BINBDC|add22|ADD3_out[1]~2_combout  = (\BINBDC|add11|ADD3_out [3] & (\BINBDC|add21|ADD3_out [0])) # (!\BINBDC|add11|ADD3_out [3] & ((\BINBDC|add21|ADD3_out[2]~0_combout ) # ((\BINBDC|add21|ADD3_out [0] & !\BINBDC|add21|ADD3_out[1]~1_combout ))))

	.dataa(\BINBDC|add21|ADD3_out [0]),
	.datab(\BINBDC|add21|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add11|ADD3_out [3]),
	.datad(\BINBDC|add21|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add22|ADD3_out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add22|ADD3_out[1]~2 .lut_mask = 16'hAFA2;
defparam \BINBDC|add22|ADD3_out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y1_N20
cycloneii_lcell_comb \BINBDC|add12|ADD3_out[3]~2 (
// Equation(s):
// \BINBDC|add12|ADD3_out[3]~2_combout  = (\BINBDC|add11|ADD3_out[2]~0_combout ) # ((\BINBDC|add11|ADD3_out[1]~1_combout  & ((\BINBDC|add11|ADD3_out [0]) # (\DM|altsyncram_component|auto_generated|q_b [1]))))

	.dataa(\BINBDC|add11|ADD3_out[1]~1_combout ),
	.datab(\BINBDC|add11|ADD3_out [0]),
	.datac(\DM|altsyncram_component|auto_generated|q_b [1]),
	.datad(\BINBDC|add11|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add12|ADD3_out[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add12|ADD3_out[3]~2 .lut_mask = 16'hFFA8;
defparam \BINBDC|add12|ADD3_out[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y3_N22
cycloneii_lcell_comb \BINBDC|add22|ADD3_out[0]~1 (
// Equation(s):
// \BINBDC|add22|ADD3_out[0]~1_combout  = (\BINBDC|add21|ADD3_out[1]~1_combout  & (!\BINBDC|add11|ADD3_out [3] & ((\BINBDC|add21|ADD3_out [0]) # (\BINBDC|add21|ADD3_out[2]~0_combout )))) # (!\BINBDC|add21|ADD3_out[1]~1_combout  & ((\BINBDC|add11|ADD3_out [3] 
// $ (\BINBDC|add21|ADD3_out[2]~0_combout ))))

	.dataa(\BINBDC|add21|ADD3_out [0]),
	.datab(\BINBDC|add21|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add11|ADD3_out [3]),
	.datad(\BINBDC|add21|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add22|ADD3_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add22|ADD3_out[0]~1 .lut_mask = 16'h0F38;
defparam \BINBDC|add22|ADD3_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y3_N14
cycloneii_lcell_comb \disp2|SD~0 (
// Equation(s):
// \disp2|SD~0_combout  = (\BINBDC|add22|ADD3_out[2]~0_combout ) # ((\BINBDC|add22|ADD3_out[0]~1_combout ) # (\BINBDC|add22|ADD3_out[1]~2_combout  $ (!\BINBDC|add12|ADD3_out[3]~2_combout )))

	.dataa(\BINBDC|add22|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add22|ADD3_out[1]~2_combout ),
	.datac(\BINBDC|add12|ADD3_out[3]~2_combout ),
	.datad(\BINBDC|add22|ADD3_out[0]~1_combout ),
	.cin(gnd),
	.combout(\disp2|SD~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp2|SD~0 .lut_mask = 16'hFFEB;
defparam \disp2|SD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y3_N16
cycloneii_lcell_comb \disp2|SD~1 (
// Equation(s):
// \disp2|SD~1_combout  = (\BINBDC|add22|ADD3_out[2]~0_combout ) # ((\BINBDC|add12|ADD3_out[3]~2_combout  $ (!\BINBDC|add22|ADD3_out[0]~1_combout )) # (!\BINBDC|add22|ADD3_out[1]~2_combout ))

	.dataa(\BINBDC|add22|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add22|ADD3_out[1]~2_combout ),
	.datac(\BINBDC|add12|ADD3_out[3]~2_combout ),
	.datad(\BINBDC|add22|ADD3_out[0]~1_combout ),
	.cin(gnd),
	.combout(\disp2|SD~1_combout ),
	.cout());
// synopsys translate_off
defparam \disp2|SD~1 .lut_mask = 16'hFBBF;
defparam \disp2|SD~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y3_N2
cycloneii_lcell_comb \disp2|SD~2 (
// Equation(s):
// \disp2|SD~2_combout  = (\BINBDC|add12|ADD3_out[3]~2_combout ) # (((!\BINBDC|add22|ADD3_out[2]~0_combout  & \BINBDC|add22|ADD3_out[1]~2_combout )) # (!\BINBDC|add22|ADD3_out[0]~1_combout ))

	.dataa(\BINBDC|add22|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add22|ADD3_out[1]~2_combout ),
	.datac(\BINBDC|add12|ADD3_out[3]~2_combout ),
	.datad(\BINBDC|add22|ADD3_out[0]~1_combout ),
	.cin(gnd),
	.combout(\disp2|SD~2_combout ),
	.cout());
// synopsys translate_off
defparam \disp2|SD~2 .lut_mask = 16'hF4FF;
defparam \disp2|SD~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y3_N0
cycloneii_lcell_comb \disp2|SD~3 (
// Equation(s):
// \disp2|SD~3_combout  = (\BINBDC|add22|ADD3_out[1]~2_combout  & (\BINBDC|add12|ADD3_out[3]~2_combout  $ (\BINBDC|add22|ADD3_out[0]~1_combout ))) # (!\BINBDC|add22|ADD3_out[1]~2_combout  & ((\BINBDC|add22|ADD3_out[0]~1_combout ) # 
// (!\BINBDC|add12|ADD3_out[3]~2_combout )))

	.dataa(vcc),
	.datab(\BINBDC|add22|ADD3_out[1]~2_combout ),
	.datac(\BINBDC|add12|ADD3_out[3]~2_combout ),
	.datad(\BINBDC|add22|ADD3_out[0]~1_combout ),
	.cin(gnd),
	.combout(\disp2|SD~3_combout ),
	.cout());
// synopsys translate_off
defparam \disp2|SD~3 .lut_mask = 16'h3FC3;
defparam \disp2|SD~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y3_N10
cycloneii_lcell_comb \disp2|SD~4 (
// Equation(s):
// \disp2|SD~4_combout  = (!\BINBDC|add12|ADD3_out[3]~2_combout  & ((\BINBDC|add22|ADD3_out[0]~1_combout ) # (!\BINBDC|add22|ADD3_out[1]~2_combout )))

	.dataa(vcc),
	.datab(\BINBDC|add22|ADD3_out[1]~2_combout ),
	.datac(\BINBDC|add12|ADD3_out[3]~2_combout ),
	.datad(\BINBDC|add22|ADD3_out[0]~1_combout ),
	.cin(gnd),
	.combout(\disp2|SD~4_combout ),
	.cout());
// synopsys translate_off
defparam \disp2|SD~4 .lut_mask = 16'h0F03;
defparam \disp2|SD~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y3_N24
cycloneii_lcell_comb \disp2|SD~5 (
// Equation(s):
// \disp2|SD~5_combout  = (\BINBDC|add22|ADD3_out[2]~0_combout ) # ((\BINBDC|add22|ADD3_out[1]~2_combout  & ((!\BINBDC|add22|ADD3_out[0]~1_combout ) # (!\BINBDC|add12|ADD3_out[3]~2_combout ))) # (!\BINBDC|add22|ADD3_out[1]~2_combout  & 
// (!\BINBDC|add12|ADD3_out[3]~2_combout  & !\BINBDC|add22|ADD3_out[0]~1_combout )))

	.dataa(\BINBDC|add22|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add22|ADD3_out[1]~2_combout ),
	.datac(\BINBDC|add12|ADD3_out[3]~2_combout ),
	.datad(\BINBDC|add22|ADD3_out[0]~1_combout ),
	.cin(gnd),
	.combout(\disp2|SD~5_combout ),
	.cout());
// synopsys translate_off
defparam \disp2|SD~5 .lut_mask = 16'hAEEF;
defparam \disp2|SD~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y3_N26
cycloneii_lcell_comb \disp2|SD~6 (
// Equation(s):
// \disp2|SD~6_combout  = (\BINBDC|add22|ADD3_out[2]~0_combout ) # ((\BINBDC|add22|ADD3_out[1]~2_combout  & ((!\BINBDC|add22|ADD3_out[0]~1_combout ) # (!\BINBDC|add12|ADD3_out[3]~2_combout ))) # (!\BINBDC|add22|ADD3_out[1]~2_combout  & 
// ((\BINBDC|add22|ADD3_out[0]~1_combout ))))

	.dataa(\BINBDC|add22|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add22|ADD3_out[1]~2_combout ),
	.datac(\BINBDC|add12|ADD3_out[3]~2_combout ),
	.datad(\BINBDC|add22|ADD3_out[0]~1_combout ),
	.cin(gnd),
	.combout(\disp2|SD~6_combout ),
	.cout());
// synopsys translate_off
defparam \disp2|SD~6 .lut_mask = 16'hBFEE;
defparam \disp2|SD~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N8
cycloneii_lcell_comb \BINBDC|add16|ADD3_out[3] (
// Equation(s):
// \BINBDC|add16|ADD3_out [3] = (\BINBDC|add15|ADD3_out[2]~0_combout ) # ((\BINBDC|add15|ADD3_out[1]~1_combout  & ((\BINBDC|add5|ADD3_out [3]) # (\BINBDC|add15|ADD3_out[0]~2_combout ))))

	.dataa(\BINBDC|add5|ADD3_out [3]),
	.datab(\BINBDC|add15|ADD3_out[0]~2_combout ),
	.datac(\BINBDC|add15|ADD3_out[1]~1_combout ),
	.datad(\BINBDC|add15|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add16|ADD3_out [3]),
	.cout());
// synopsys translate_off
defparam \BINBDC|add16|ADD3_out[3] .lut_mask = 16'hFFE0;
defparam \BINBDC|add16|ADD3_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N2
cycloneii_lcell_comb \BINBDC|add13|ADD3_out[3]~3 (
// Equation(s):
// \BINBDC|add13|ADD3_out[3]~3_combout  = (!\DM|altsyncram_component|auto_generated|q_b [11] & !\DM|altsyncram_component|auto_generated|q_b [12])

	.dataa(\DM|altsyncram_component|auto_generated|q_b [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(\DM|altsyncram_component|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\BINBDC|add13|ADD3_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add13|ADD3_out[3]~3 .lut_mask = 16'h0055;
defparam \BINBDC|add13|ADD3_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N8
cycloneii_lcell_comb \BINBDC|add13|ADD3_out[3]~9 (
// Equation(s):
// \BINBDC|add13|ADD3_out[3]~9_combout  = (((!\DM|altsyncram_component|auto_generated|q_b [13] & \BINBDC|add13|ADD3_out[3]~3_combout )) # (!\DM|altsyncram_component|auto_generated|q_b [14])) # (!\DM|altsyncram_component|auto_generated|q_b [15])

	.dataa(\DM|altsyncram_component|auto_generated|q_b [15]),
	.datab(\DM|altsyncram_component|auto_generated|q_b [14]),
	.datac(\DM|altsyncram_component|auto_generated|q_b [13]),
	.datad(\BINBDC|add13|ADD3_out[3]~3_combout ),
	.cin(gnd),
	.combout(\BINBDC|add13|ADD3_out[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add13|ADD3_out[3]~9 .lut_mask = 16'h7F77;
defparam \BINBDC|add13|ADD3_out[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N4
cycloneii_lcell_comb \BINBDC|add14|ADD3_out[3] (
// Equation(s):
// \BINBDC|add14|ADD3_out [3] = (\BINBDC|add0|ADD3_out[3]~0_combout  & (\BINBDC|add1|ADD3_out[3]~2_combout  & ((\BINBDC|add3_3|ADD3_out[3]~2_combout ) # (\BINBDC|add2|ADD3_out [3])))) # (!\BINBDC|add0|ADD3_out[3]~0_combout  & ((\BINBDC|add2|ADD3_out [3] & 
// (\BINBDC|add3_3|ADD3_out[3]~2_combout  & \BINBDC|add1|ADD3_out[3]~2_combout )) # (!\BINBDC|add2|ADD3_out [3] & ((!\BINBDC|add1|ADD3_out[3]~2_combout )))))

	.dataa(\BINBDC|add0|ADD3_out[3]~0_combout ),
	.datab(\BINBDC|add3_3|ADD3_out[3]~2_combout ),
	.datac(\BINBDC|add2|ADD3_out [3]),
	.datad(\BINBDC|add1|ADD3_out[3]~2_combout ),
	.cin(gnd),
	.combout(\BINBDC|add14|ADD3_out [3]),
	.cout());
// synopsys translate_off
defparam \BINBDC|add14|ADD3_out[3] .lut_mask = 16'hE805;
defparam \BINBDC|add14|ADD3_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y3_N22
cycloneii_lcell_comb \BINBDC|add24|ADD3_out[1]~1 (
// Equation(s):
// \BINBDC|add24|ADD3_out[1]~1_combout  = (\BINBDC|add16|ADD3_out [3] & (\BINBDC|add15|ADD3_out[3]~3_combout  & (\BINBDC|add13|ADD3_out[3]~9_combout ))) # (!\BINBDC|add16|ADD3_out [3] & (!\BINBDC|add14|ADD3_out [3] & (\BINBDC|add15|ADD3_out[3]~3_combout  $ 
// (!\BINBDC|add13|ADD3_out[3]~9_combout ))))

	.dataa(\BINBDC|add15|ADD3_out[3]~3_combout ),
	.datab(\BINBDC|add16|ADD3_out [3]),
	.datac(\BINBDC|add13|ADD3_out[3]~9_combout ),
	.datad(\BINBDC|add14|ADD3_out [3]),
	.cin(gnd),
	.combout(\BINBDC|add24|ADD3_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add24|ADD3_out[1]~1 .lut_mask = 16'h80A1;
defparam \BINBDC|add24|ADD3_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y3_N26
cycloneii_lcell_comb \BINBDC|add17|ADD3_out[3] (
// Equation(s):
// \BINBDC|add17|ADD3_out [3] = (\BINBDC|add16|ADD3_out[2]~0_combout ) # ((\BINBDC|add16|ADD3_out[1]~1_combout  & ((\BINBDC|add16|ADD3_out[0]~2_combout ) # (\BINBDC|add6|ADD3_out[3]~2_combout ))))

	.dataa(\BINBDC|add16|ADD3_out[0]~2_combout ),
	.datab(\BINBDC|add16|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add6|ADD3_out[3]~2_combout ),
	.datad(\BINBDC|add16|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add17|ADD3_out [3]),
	.cout());
// synopsys translate_off
defparam \BINBDC|add17|ADD3_out[3] .lut_mask = 16'hFFC8;
defparam \BINBDC|add17|ADD3_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y3_N28
cycloneii_lcell_comb \BINBDC|add24|ADD3_out[0]~2 (
// Equation(s):
// \BINBDC|add24|ADD3_out[0]~2_combout  = (\BINBDC|add16|ADD3_out [3] & (\BINBDC|add14|ADD3_out [3] $ (((\BINBDC|add15|ADD3_out[3]~3_combout ) # (\BINBDC|add13|ADD3_out[3]~9_combout ))))) # (!\BINBDC|add16|ADD3_out [3] & ((\BINBDC|add15|ADD3_out[3]~3_combout 
//  & (\BINBDC|add13|ADD3_out[3]~9_combout  & \BINBDC|add14|ADD3_out [3])) # (!\BINBDC|add15|ADD3_out[3]~3_combout  & (!\BINBDC|add13|ADD3_out[3]~9_combout  & !\BINBDC|add14|ADD3_out [3]))))

	.dataa(\BINBDC|add15|ADD3_out[3]~3_combout ),
	.datab(\BINBDC|add16|ADD3_out [3]),
	.datac(\BINBDC|add13|ADD3_out[3]~9_combout ),
	.datad(\BINBDC|add14|ADD3_out [3]),
	.cin(gnd),
	.combout(\BINBDC|add24|ADD3_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add24|ADD3_out[0]~2 .lut_mask = 16'h24C9;
defparam \BINBDC|add24|ADD3_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y3_N6
cycloneii_lcell_comb \BINBDC|add25|ADD3_out[0]~2 (
// Equation(s):
// \BINBDC|add25|ADD3_out[0]~2_combout  = (\BINBDC|add24|ADD3_out[2]~0_combout  & (((!\BINBDC|add17|ADD3_out [3])))) # (!\BINBDC|add24|ADD3_out[2]~0_combout  & ((\BINBDC|add24|ADD3_out[1]~1_combout  & (!\BINBDC|add17|ADD3_out [3] & 
// \BINBDC|add24|ADD3_out[0]~2_combout )) # (!\BINBDC|add24|ADD3_out[1]~1_combout  & (\BINBDC|add17|ADD3_out [3]))))

	.dataa(\BINBDC|add24|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add24|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add17|ADD3_out [3]),
	.datad(\BINBDC|add24|ADD3_out[0]~2_combout ),
	.cin(gnd),
	.combout(\BINBDC|add25|ADD3_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add25|ADD3_out[0]~2 .lut_mask = 16'h1E1A;
defparam \BINBDC|add25|ADD3_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N8
cycloneii_lcell_comb \BINBDC|add18|ADD3_out[3] (
// Equation(s):
// \BINBDC|add18|ADD3_out [3] = (\BINBDC|add17|ADD3_out[2]~0_combout ) # ((\BINBDC|add17|ADD3_out[1]~1_combout  & ((\BINBDC|add17|ADD3_out[0]~2_combout ) # (\BINBDC|add7|ADD3_out [3]))))

	.dataa(\BINBDC|add17|ADD3_out[0]~2_combout ),
	.datab(\BINBDC|add17|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add7|ADD3_out [3]),
	.datad(\BINBDC|add17|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add18|ADD3_out [3]),
	.cout());
// synopsys translate_off
defparam \BINBDC|add18|ADD3_out[3] .lut_mask = 16'hFFC8;
defparam \BINBDC|add18|ADD3_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y3_N24
cycloneii_lcell_comb \BINBDC|add25|ADD3_out[1]~1 (
// Equation(s):
// \BINBDC|add25|ADD3_out[1]~1_combout  = (\BINBDC|add17|ADD3_out [3] & (((\BINBDC|add24|ADD3_out[0]~2_combout )))) # (!\BINBDC|add17|ADD3_out [3] & ((\BINBDC|add24|ADD3_out[2]~0_combout ) # ((!\BINBDC|add24|ADD3_out[1]~1_combout  & 
// \BINBDC|add24|ADD3_out[0]~2_combout ))))

	.dataa(\BINBDC|add24|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add24|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add17|ADD3_out [3]),
	.datad(\BINBDC|add24|ADD3_out[0]~2_combout ),
	.cin(gnd),
	.combout(\BINBDC|add25|ADD3_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add25|ADD3_out[1]~1 .lut_mask = 16'hFB0A;
defparam \BINBDC|add25|ADD3_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N28
cycloneii_lcell_comb \BINBDC|add26|ADD3_out[2]~0 (
// Equation(s):
// \BINBDC|add26|ADD3_out[2]~0_combout  = (\BINBDC|add18|ADD3_out [3] & (\BINBDC|add25|ADD3_out[2]~0_combout )) # (!\BINBDC|add18|ADD3_out [3] & (((!\BINBDC|add25|ADD3_out[0]~2_combout  & \BINBDC|add25|ADD3_out[1]~1_combout ))))

	.dataa(\BINBDC|add25|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add25|ADD3_out[0]~2_combout ),
	.datac(\BINBDC|add18|ADD3_out [3]),
	.datad(\BINBDC|add25|ADD3_out[1]~1_combout ),
	.cin(gnd),
	.combout(\BINBDC|add26|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add26|ADD3_out[2]~0 .lut_mask = 16'hA3A0;
defparam \BINBDC|add26|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N10
cycloneii_lcell_comb \BINBDC|add19|ADD3_out[3] (
// Equation(s):
// \BINBDC|add19|ADD3_out [3] = (\BINBDC|add18|ADD3_out[2]~0_combout ) # ((\BINBDC|add18|ADD3_out[1]~1_combout  & ((\BINBDC|add18|ADD3_out [0]) # (\BINBDC|add8|ADD3_out [3]))))

	.dataa(\BINBDC|add18|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add18|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add18|ADD3_out [0]),
	.datad(\BINBDC|add8|ADD3_out [3]),
	.cin(gnd),
	.combout(\BINBDC|add19|ADD3_out [3]),
	.cout());
// synopsys translate_off
defparam \BINBDC|add19|ADD3_out[3] .lut_mask = 16'hEEEA;
defparam \BINBDC|add19|ADD3_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N2
cycloneii_lcell_comb \BINBDC|add26|ADD3_out[1]~1 (
// Equation(s):
// \BINBDC|add26|ADD3_out[1]~1_combout  = (\BINBDC|add18|ADD3_out [3] & (((\BINBDC|add25|ADD3_out[0]~2_combout )))) # (!\BINBDC|add18|ADD3_out [3] & ((\BINBDC|add25|ADD3_out[2]~0_combout ) # ((\BINBDC|add25|ADD3_out[0]~2_combout  & 
// !\BINBDC|add25|ADD3_out[1]~1_combout ))))

	.dataa(\BINBDC|add25|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add25|ADD3_out[0]~2_combout ),
	.datac(\BINBDC|add18|ADD3_out [3]),
	.datad(\BINBDC|add25|ADD3_out[1]~1_combout ),
	.cin(gnd),
	.combout(\BINBDC|add26|ADD3_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add26|ADD3_out[1]~1 .lut_mask = 16'hCACE;
defparam \BINBDC|add26|ADD3_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N26
cycloneii_lcell_comb \BINBDC|add27|ADD3_out[0] (
// Equation(s):
// \BINBDC|add27|ADD3_out [0] = (\BINBDC|add26|ADD3_out[2]~0_combout  & (((!\BINBDC|add19|ADD3_out [3])))) # (!\BINBDC|add26|ADD3_out[2]~0_combout  & ((\BINBDC|add19|ADD3_out [3] & ((!\BINBDC|add26|ADD3_out[1]~1_combout ))) # (!\BINBDC|add19|ADD3_out [3] & 
// (\BINBDC|add26|ADD3_out[0]~2_combout  & \BINBDC|add26|ADD3_out[1]~1_combout ))))

	.dataa(\BINBDC|add26|ADD3_out[0]~2_combout ),
	.datab(\BINBDC|add26|ADD3_out[2]~0_combout ),
	.datac(\BINBDC|add19|ADD3_out [3]),
	.datad(\BINBDC|add26|ADD3_out[1]~1_combout ),
	.cin(gnd),
	.combout(\BINBDC|add27|ADD3_out [0]),
	.cout());
// synopsys translate_off
defparam \BINBDC|add27|ADD3_out[0] .lut_mask = 16'h0E3C;
defparam \BINBDC|add27|ADD3_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y3_N12
cycloneii_lcell_comb \BINBDC|add20|ADD3_out[3] (
// Equation(s):
// \BINBDC|add20|ADD3_out [3] = (\BINBDC|add19|ADD3_out[2]~0_combout ) # ((\BINBDC|add19|ADD3_out[1]~1_combout  & ((\BINBDC|add19|ADD3_out[0]~2_combout ) # (\BINBDC|add9|ADD3_out[3]~2_combout ))))

	.dataa(\BINBDC|add19|ADD3_out[0]~2_combout ),
	.datab(\BINBDC|add19|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add9|ADD3_out[3]~2_combout ),
	.datad(\BINBDC|add19|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add20|ADD3_out [3]),
	.cout());
// synopsys translate_off
defparam \BINBDC|add20|ADD3_out[3] .lut_mask = 16'hFFC8;
defparam \BINBDC|add20|ADD3_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N0
cycloneii_lcell_comb \BINBDC|add27|ADD3_out[1]~1 (
// Equation(s):
// \BINBDC|add27|ADD3_out[1]~1_combout  = (\BINBDC|add19|ADD3_out [3] & (\BINBDC|add26|ADD3_out[0]~2_combout )) # (!\BINBDC|add19|ADD3_out [3] & ((\BINBDC|add26|ADD3_out[2]~0_combout ) # ((\BINBDC|add26|ADD3_out[0]~2_combout  & 
// !\BINBDC|add26|ADD3_out[1]~1_combout ))))

	.dataa(\BINBDC|add26|ADD3_out[0]~2_combout ),
	.datab(\BINBDC|add26|ADD3_out[2]~0_combout ),
	.datac(\BINBDC|add19|ADD3_out [3]),
	.datad(\BINBDC|add26|ADD3_out[1]~1_combout ),
	.cin(gnd),
	.combout(\BINBDC|add27|ADD3_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add27|ADD3_out[1]~1 .lut_mask = 16'hACAE;
defparam \BINBDC|add27|ADD3_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N22
cycloneii_lcell_comb \BINBDC|add28|ADD3_out[1]~1 (
// Equation(s):
// \BINBDC|add28|ADD3_out[1]~1_combout  = (\BINBDC|add20|ADD3_out [3] & (((\BINBDC|add27|ADD3_out [0])))) # (!\BINBDC|add20|ADD3_out [3] & ((\BINBDC|add27|ADD3_out[2]~0_combout ) # ((\BINBDC|add27|ADD3_out [0] & !\BINBDC|add27|ADD3_out[1]~1_combout ))))

	.dataa(\BINBDC|add27|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add27|ADD3_out [0]),
	.datac(\BINBDC|add20|ADD3_out [3]),
	.datad(\BINBDC|add27|ADD3_out[1]~1_combout ),
	.cin(gnd),
	.combout(\BINBDC|add28|ADD3_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add28|ADD3_out[1]~1 .lut_mask = 16'hCACE;
defparam \BINBDC|add28|ADD3_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N4
cycloneii_lcell_comb \BINBDC|add28|ADD3_out[0]~2 (
// Equation(s):
// \BINBDC|add28|ADD3_out[0]~2_combout  = (\BINBDC|add27|ADD3_out[2]~0_combout  & (((!\BINBDC|add20|ADD3_out [3])))) # (!\BINBDC|add27|ADD3_out[2]~0_combout  & ((\BINBDC|add20|ADD3_out [3] & ((!\BINBDC|add27|ADD3_out[1]~1_combout ))) # 
// (!\BINBDC|add20|ADD3_out [3] & (\BINBDC|add27|ADD3_out [0] & \BINBDC|add27|ADD3_out[1]~1_combout ))))

	.dataa(\BINBDC|add27|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add27|ADD3_out [0]),
	.datac(\BINBDC|add20|ADD3_out [3]),
	.datad(\BINBDC|add27|ADD3_out[1]~1_combout ),
	.cin(gnd),
	.combout(\BINBDC|add28|ADD3_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add28|ADD3_out[0]~2 .lut_mask = 16'h0E5A;
defparam \BINBDC|add28|ADD3_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N12
cycloneii_lcell_comb \BINBDC|add28|ADD3_out[2]~0 (
// Equation(s):
// \BINBDC|add28|ADD3_out[2]~0_combout  = (\BINBDC|add20|ADD3_out [3] & (\BINBDC|add27|ADD3_out[2]~0_combout )) # (!\BINBDC|add20|ADD3_out [3] & (((!\BINBDC|add27|ADD3_out [0] & \BINBDC|add27|ADD3_out[1]~1_combout ))))

	.dataa(\BINBDC|add27|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add27|ADD3_out [0]),
	.datac(\BINBDC|add20|ADD3_out [3]),
	.datad(\BINBDC|add27|ADD3_out[1]~1_combout ),
	.cin(gnd),
	.combout(\BINBDC|add28|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add28|ADD3_out[2]~0 .lut_mask = 16'hA3A0;
defparam \BINBDC|add28|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N24
cycloneii_lcell_comb \BINBDC|add29|ADD3_out[0]~1 (
// Equation(s):
// \BINBDC|add29|ADD3_out[0]~1_combout  = (\BINBDC|add21|ADD3_out [3] & (!\BINBDC|add28|ADD3_out[1]~1_combout  & ((!\BINBDC|add28|ADD3_out[2]~0_combout )))) # (!\BINBDC|add21|ADD3_out [3] & ((\BINBDC|add28|ADD3_out[2]~0_combout ) # 
// ((\BINBDC|add28|ADD3_out[1]~1_combout  & \BINBDC|add28|ADD3_out[0]~2_combout ))))

	.dataa(\BINBDC|add21|ADD3_out [3]),
	.datab(\BINBDC|add28|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add28|ADD3_out[0]~2_combout ),
	.datad(\BINBDC|add28|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add29|ADD3_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add29|ADD3_out[0]~1 .lut_mask = 16'h5562;
defparam \BINBDC|add29|ADD3_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N26
cycloneii_lcell_comb \BINBDC|add29|ADD3_out[1]~2 (
// Equation(s):
// \BINBDC|add29|ADD3_out[1]~2_combout  = (\BINBDC|add21|ADD3_out [3] & (((\BINBDC|add28|ADD3_out[0]~2_combout )))) # (!\BINBDC|add21|ADD3_out [3] & ((\BINBDC|add28|ADD3_out[2]~0_combout ) # ((!\BINBDC|add28|ADD3_out[1]~1_combout  & 
// \BINBDC|add28|ADD3_out[0]~2_combout ))))

	.dataa(\BINBDC|add21|ADD3_out [3]),
	.datab(\BINBDC|add28|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add28|ADD3_out[0]~2_combout ),
	.datad(\BINBDC|add28|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add29|ADD3_out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add29|ADD3_out[1]~2 .lut_mask = 16'hF5B0;
defparam \BINBDC|add29|ADD3_out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y3_N8
cycloneii_lcell_comb \BINBDC|add22|ADD3_out[3] (
// Equation(s):
// \BINBDC|add22|ADD3_out [3] = (\BINBDC|add21|ADD3_out[2]~0_combout ) # ((\BINBDC|add21|ADD3_out[1]~1_combout  & ((\BINBDC|add21|ADD3_out [0]) # (\BINBDC|add11|ADD3_out [3]))))

	.dataa(\BINBDC|add21|ADD3_out [0]),
	.datab(\BINBDC|add21|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add11|ADD3_out [3]),
	.datad(\BINBDC|add21|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add22|ADD3_out [3]),
	.cout());
// synopsys translate_off
defparam \BINBDC|add22|ADD3_out[3] .lut_mask = 16'hFFC8;
defparam \BINBDC|add22|ADD3_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N10
cycloneii_lcell_comb \BINBDC|add29|ADD3_out[2]~0 (
// Equation(s):
// \BINBDC|add29|ADD3_out[2]~0_combout  = (\BINBDC|add21|ADD3_out [3] & (((\BINBDC|add28|ADD3_out[2]~0_combout )))) # (!\BINBDC|add21|ADD3_out [3] & (\BINBDC|add28|ADD3_out[1]~1_combout  & (!\BINBDC|add28|ADD3_out[0]~2_combout )))

	.dataa(\BINBDC|add21|ADD3_out [3]),
	.datab(\BINBDC|add28|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add28|ADD3_out[0]~2_combout ),
	.datad(\BINBDC|add28|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add29|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add29|ADD3_out[2]~0 .lut_mask = 16'hAE04;
defparam \BINBDC|add29|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N8
cycloneii_lcell_comb \disp3|SD~0 (
// Equation(s):
// \disp3|SD~0_combout  = (\BINBDC|add29|ADD3_out[0]~1_combout ) # ((\BINBDC|add29|ADD3_out[2]~0_combout ) # (\BINBDC|add29|ADD3_out[1]~2_combout  $ (!\BINBDC|add22|ADD3_out [3])))

	.dataa(\BINBDC|add29|ADD3_out[0]~1_combout ),
	.datab(\BINBDC|add29|ADD3_out[1]~2_combout ),
	.datac(\BINBDC|add22|ADD3_out [3]),
	.datad(\BINBDC|add29|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\disp3|SD~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp3|SD~0 .lut_mask = 16'hFFEB;
defparam \disp3|SD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N30
cycloneii_lcell_comb \disp3|SD~1 (
// Equation(s):
// \disp3|SD~1_combout  = ((\BINBDC|add29|ADD3_out[2]~0_combout ) # (\BINBDC|add29|ADD3_out[0]~1_combout  $ (!\BINBDC|add22|ADD3_out [3]))) # (!\BINBDC|add29|ADD3_out[1]~2_combout )

	.dataa(\BINBDC|add29|ADD3_out[0]~1_combout ),
	.datab(\BINBDC|add29|ADD3_out[1]~2_combout ),
	.datac(\BINBDC|add22|ADD3_out [3]),
	.datad(\BINBDC|add29|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\disp3|SD~1_combout ),
	.cout());
// synopsys translate_off
defparam \disp3|SD~1 .lut_mask = 16'hFFB7;
defparam \disp3|SD~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N16
cycloneii_lcell_comb \disp3|SD~2 (
// Equation(s):
// \disp3|SD~2_combout  = ((\BINBDC|add22|ADD3_out [3]) # ((\BINBDC|add29|ADD3_out[1]~2_combout  & !\BINBDC|add29|ADD3_out[2]~0_combout ))) # (!\BINBDC|add29|ADD3_out[0]~1_combout )

	.dataa(\BINBDC|add29|ADD3_out[0]~1_combout ),
	.datab(\BINBDC|add29|ADD3_out[1]~2_combout ),
	.datac(\BINBDC|add22|ADD3_out [3]),
	.datad(\BINBDC|add29|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\disp3|SD~2_combout ),
	.cout());
// synopsys translate_off
defparam \disp3|SD~2 .lut_mask = 16'hF5FD;
defparam \disp3|SD~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N18
cycloneii_lcell_comb \disp3|SD~3 (
// Equation(s):
// \disp3|SD~3_combout  = (\BINBDC|add29|ADD3_out[0]~1_combout  & ((!\BINBDC|add22|ADD3_out [3]) # (!\BINBDC|add29|ADD3_out[1]~2_combout ))) # (!\BINBDC|add29|ADD3_out[0]~1_combout  & (\BINBDC|add29|ADD3_out[1]~2_combout  $ (!\BINBDC|add22|ADD3_out [3])))

	.dataa(\BINBDC|add29|ADD3_out[0]~1_combout ),
	.datab(\BINBDC|add29|ADD3_out[1]~2_combout ),
	.datac(\BINBDC|add22|ADD3_out [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\disp3|SD~3_combout ),
	.cout());
// synopsys translate_off
defparam \disp3|SD~3 .lut_mask = 16'h6B6B;
defparam \disp3|SD~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N20
cycloneii_lcell_comb \disp3|SD~4 (
// Equation(s):
// \disp3|SD~4_combout  = (!\BINBDC|add22|ADD3_out [3] & ((\BINBDC|add29|ADD3_out[0]~1_combout ) # (!\BINBDC|add29|ADD3_out[1]~2_combout )))

	.dataa(\BINBDC|add29|ADD3_out[0]~1_combout ),
	.datab(\BINBDC|add29|ADD3_out[1]~2_combout ),
	.datac(\BINBDC|add22|ADD3_out [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\disp3|SD~4_combout ),
	.cout());
// synopsys translate_off
defparam \disp3|SD~4 .lut_mask = 16'h0B0B;
defparam \disp3|SD~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N14
cycloneii_lcell_comb \disp3|SD~5 (
// Equation(s):
// \disp3|SD~5_combout  = (\BINBDC|add29|ADD3_out[2]~0_combout ) # ((\BINBDC|add29|ADD3_out[0]~1_combout  & (\BINBDC|add29|ADD3_out[1]~2_combout  & !\BINBDC|add22|ADD3_out [3])) # (!\BINBDC|add29|ADD3_out[0]~1_combout  & ((\BINBDC|add29|ADD3_out[1]~2_combout 
// ) # (!\BINBDC|add22|ADD3_out [3]))))

	.dataa(\BINBDC|add29|ADD3_out[0]~1_combout ),
	.datab(\BINBDC|add29|ADD3_out[1]~2_combout ),
	.datac(\BINBDC|add22|ADD3_out [3]),
	.datad(\BINBDC|add29|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\disp3|SD~5_combout ),
	.cout());
// synopsys translate_off
defparam \disp3|SD~5 .lut_mask = 16'hFF4D;
defparam \disp3|SD~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N28
cycloneii_lcell_comb \disp3|SD~6 (
// Equation(s):
// \disp3|SD~6_combout  = (\BINBDC|add29|ADD3_out[2]~0_combout ) # ((\BINBDC|add29|ADD3_out[0]~1_combout  & ((!\BINBDC|add22|ADD3_out [3]) # (!\BINBDC|add29|ADD3_out[1]~2_combout ))) # (!\BINBDC|add29|ADD3_out[0]~1_combout  & 
// (\BINBDC|add29|ADD3_out[1]~2_combout )))

	.dataa(\BINBDC|add29|ADD3_out[0]~1_combout ),
	.datab(\BINBDC|add29|ADD3_out[1]~2_combout ),
	.datac(\BINBDC|add22|ADD3_out [3]),
	.datad(\BINBDC|add29|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\disp3|SD~6_combout ),
	.cout());
// synopsys translate_off
defparam \disp3|SD~6 .lut_mask = 16'hFF6E;
defparam \disp3|SD~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y3_N30
cycloneii_lcell_comb \BINBDC|add23|ADD3_out[3]~0 (
// Equation(s):
// \BINBDC|add23|ADD3_out[3]~0_combout  = (\BINBDC|add13|ADD3_out[3]~9_combout ) # ((!\BINBDC|add15|ADD3_out[3]~3_combout  & !\BINBDC|add14|ADD3_out [3]))

	.dataa(\BINBDC|add15|ADD3_out[3]~3_combout ),
	.datab(vcc),
	.datac(\BINBDC|add13|ADD3_out[3]~9_combout ),
	.datad(\BINBDC|add14|ADD3_out [3]),
	.cin(gnd),
	.combout(\BINBDC|add23|ADD3_out[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add23|ADD3_out[3]~0 .lut_mask = 16'hF0F5;
defparam \BINBDC|add23|ADD3_out[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y3_N4
cycloneii_lcell_comb \BINBDC|add25|ADD3_out[3]~3 (
// Equation(s):
// \BINBDC|add25|ADD3_out[3]~3_combout  = (\BINBDC|add24|ADD3_out[2]~0_combout ) # ((\BINBDC|add24|ADD3_out[1]~1_combout  & ((\BINBDC|add17|ADD3_out [3]) # (\BINBDC|add24|ADD3_out[0]~2_combout ))))

	.dataa(\BINBDC|add24|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add24|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add17|ADD3_out [3]),
	.datad(\BINBDC|add24|ADD3_out[0]~2_combout ),
	.cin(gnd),
	.combout(\BINBDC|add25|ADD3_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add25|ADD3_out[3]~3 .lut_mask = 16'hEEEA;
defparam \BINBDC|add25|ADD3_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N24
cycloneii_lcell_comb \BINBDC|add26|ADD3_out[3] (
// Equation(s):
// \BINBDC|add26|ADD3_out [3] = (\BINBDC|add25|ADD3_out[2]~0_combout ) # ((\BINBDC|add25|ADD3_out[1]~1_combout  & ((\BINBDC|add25|ADD3_out[0]~2_combout ) # (\BINBDC|add18|ADD3_out [3]))))

	.dataa(\BINBDC|add25|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add25|ADD3_out[0]~2_combout ),
	.datac(\BINBDC|add18|ADD3_out [3]),
	.datad(\BINBDC|add25|ADD3_out[1]~1_combout ),
	.cin(gnd),
	.combout(\BINBDC|add26|ADD3_out [3]),
	.cout());
// synopsys translate_off
defparam \BINBDC|add26|ADD3_out[3] .lut_mask = 16'hFEAA;
defparam \BINBDC|add26|ADD3_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y3_N26
cycloneii_lcell_comb \BINBDC|add31|ADD3_out[0]~2 (
// Equation(s):
// \BINBDC|add31|ADD3_out[0]~2_combout  = (\BINBDC|add24|ADD3_out[3]~3_combout  & ((\BINBDC|add23|ADD3_out[3]~0_combout  & (\BINBDC|add25|ADD3_out[3]~3_combout  & !\BINBDC|add26|ADD3_out [3])) # (!\BINBDC|add23|ADD3_out[3]~0_combout  & 
// (!\BINBDC|add25|ADD3_out[3]~3_combout  & \BINBDC|add26|ADD3_out [3])))) # (!\BINBDC|add24|ADD3_out[3]~3_combout  & (\BINBDC|add26|ADD3_out [3] $ (((!\BINBDC|add23|ADD3_out[3]~0_combout  & !\BINBDC|add25|ADD3_out[3]~3_combout )))))

	.dataa(\BINBDC|add24|ADD3_out[3]~3_combout ),
	.datab(\BINBDC|add23|ADD3_out[3]~0_combout ),
	.datac(\BINBDC|add25|ADD3_out[3]~3_combout ),
	.datad(\BINBDC|add26|ADD3_out [3]),
	.cin(gnd),
	.combout(\BINBDC|add31|ADD3_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add31|ADD3_out[0]~2 .lut_mask = 16'h5681;
defparam \BINBDC|add31|ADD3_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y3_N16
cycloneii_lcell_comb \BINBDC|add31|ADD3_out[1]~1 (
// Equation(s):
// \BINBDC|add31|ADD3_out[1]~1_combout  = (\BINBDC|add23|ADD3_out[3]~0_combout  & (\BINBDC|add25|ADD3_out[3]~3_combout  & ((\BINBDC|add26|ADD3_out [3]) # (!\BINBDC|add24|ADD3_out[3]~3_combout )))) # (!\BINBDC|add23|ADD3_out[3]~0_combout  & 
// (!\BINBDC|add25|ADD3_out[3]~3_combout  & ((\BINBDC|add24|ADD3_out[3]~3_combout ) # (!\BINBDC|add26|ADD3_out [3]))))

	.dataa(\BINBDC|add24|ADD3_out[3]~3_combout ),
	.datab(\BINBDC|add23|ADD3_out[3]~0_combout ),
	.datac(\BINBDC|add25|ADD3_out[3]~3_combout ),
	.datad(\BINBDC|add26|ADD3_out [3]),
	.cin(gnd),
	.combout(\BINBDC|add31|ADD3_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add31|ADD3_out[1]~1 .lut_mask = 16'hC243;
defparam \BINBDC|add31|ADD3_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y3_N30
cycloneii_lcell_comb \BINBDC|add27|ADD3_out[3] (
// Equation(s):
// \BINBDC|add27|ADD3_out [3] = (\BINBDC|add26|ADD3_out[2]~0_combout ) # ((\BINBDC|add26|ADD3_out[1]~1_combout  & ((\BINBDC|add26|ADD3_out[0]~2_combout ) # (\BINBDC|add19|ADD3_out [3]))))

	.dataa(\BINBDC|add26|ADD3_out[0]~2_combout ),
	.datab(\BINBDC|add26|ADD3_out[2]~0_combout ),
	.datac(\BINBDC|add19|ADD3_out [3]),
	.datad(\BINBDC|add26|ADD3_out[1]~1_combout ),
	.cin(gnd),
	.combout(\BINBDC|add27|ADD3_out [3]),
	.cout());
// synopsys translate_off
defparam \BINBDC|add27|ADD3_out[3] .lut_mask = 16'hFECC;
defparam \BINBDC|add27|ADD3_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y3_N18
cycloneii_lcell_comb \BINBDC|add32|ADD3_out[1]~1 (
// Equation(s):
// \BINBDC|add32|ADD3_out[1]~1_combout  = (\BINBDC|add27|ADD3_out [3] & (((\BINBDC|add31|ADD3_out[0]~2_combout )))) # (!\BINBDC|add27|ADD3_out [3] & ((\BINBDC|add31|ADD3_out[2]~0_combout ) # ((\BINBDC|add31|ADD3_out[0]~2_combout  & 
// !\BINBDC|add31|ADD3_out[1]~1_combout ))))

	.dataa(\BINBDC|add31|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add31|ADD3_out[0]~2_combout ),
	.datac(\BINBDC|add31|ADD3_out[1]~1_combout ),
	.datad(\BINBDC|add27|ADD3_out [3]),
	.cin(gnd),
	.combout(\BINBDC|add32|ADD3_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add32|ADD3_out[1]~1 .lut_mask = 16'hCCAE;
defparam \BINBDC|add32|ADD3_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y3_N8
cycloneii_lcell_comb \BINBDC|add32|ADD3_out[0]~2 (
// Equation(s):
// \BINBDC|add32|ADD3_out[0]~2_combout  = (\BINBDC|add31|ADD3_out[2]~0_combout  & (((!\BINBDC|add27|ADD3_out [3])))) # (!\BINBDC|add31|ADD3_out[2]~0_combout  & ((\BINBDC|add31|ADD3_out[1]~1_combout  & (\BINBDC|add31|ADD3_out[0]~2_combout  & 
// !\BINBDC|add27|ADD3_out [3])) # (!\BINBDC|add31|ADD3_out[1]~1_combout  & ((\BINBDC|add27|ADD3_out [3])))))

	.dataa(\BINBDC|add31|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add31|ADD3_out[0]~2_combout ),
	.datac(\BINBDC|add31|ADD3_out[1]~1_combout ),
	.datad(\BINBDC|add27|ADD3_out [3]),
	.cin(gnd),
	.combout(\BINBDC|add32|ADD3_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add32|ADD3_out[0]~2 .lut_mask = 16'h05EA;
defparam \BINBDC|add32|ADD3_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y3_N0
cycloneii_lcell_comb \BINBDC|add32|ADD3_out[2]~0 (
// Equation(s):
// \BINBDC|add32|ADD3_out[2]~0_combout  = (\BINBDC|add27|ADD3_out [3] & (\BINBDC|add31|ADD3_out[2]~0_combout )) # (!\BINBDC|add27|ADD3_out [3] & (((!\BINBDC|add31|ADD3_out[0]~2_combout  & \BINBDC|add31|ADD3_out[1]~1_combout ))))

	.dataa(\BINBDC|add31|ADD3_out[2]~0_combout ),
	.datab(\BINBDC|add31|ADD3_out[0]~2_combout ),
	.datac(\BINBDC|add31|ADD3_out[1]~1_combout ),
	.datad(\BINBDC|add27|ADD3_out [3]),
	.cin(gnd),
	.combout(\BINBDC|add32|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add32|ADD3_out[2]~0 .lut_mask = 16'hAA30;
defparam \BINBDC|add32|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N10
cycloneii_lcell_comb \BINBDC|add33|ADD3_out[0]~1 (
// Equation(s):
// \BINBDC|add33|ADD3_out[0]~1_combout  = (\BINBDC|add28|ADD3_out [3] & (!\BINBDC|add32|ADD3_out[1]~1_combout  & ((!\BINBDC|add32|ADD3_out[2]~0_combout )))) # (!\BINBDC|add28|ADD3_out [3] & ((\BINBDC|add32|ADD3_out[2]~0_combout ) # 
// ((\BINBDC|add32|ADD3_out[1]~1_combout  & \BINBDC|add32|ADD3_out[0]~2_combout ))))

	.dataa(\BINBDC|add28|ADD3_out [3]),
	.datab(\BINBDC|add32|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add32|ADD3_out[0]~2_combout ),
	.datad(\BINBDC|add32|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add33|ADD3_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add33|ADD3_out[0]~1 .lut_mask = 16'h5562;
defparam \BINBDC|add33|ADD3_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N0
cycloneii_lcell_comb \BINBDC|add29|ADD3_out[3] (
// Equation(s):
// \BINBDC|add29|ADD3_out [3] = (\BINBDC|add28|ADD3_out[2]~0_combout ) # ((\BINBDC|add28|ADD3_out[1]~1_combout  & ((\BINBDC|add21|ADD3_out [3]) # (\BINBDC|add28|ADD3_out[0]~2_combout ))))

	.dataa(\BINBDC|add21|ADD3_out [3]),
	.datab(\BINBDC|add28|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add28|ADD3_out[0]~2_combout ),
	.datad(\BINBDC|add28|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add29|ADD3_out [3]),
	.cout());
// synopsys translate_off
defparam \BINBDC|add29|ADD3_out[3] .lut_mask = 16'hFFC8;
defparam \BINBDC|add29|ADD3_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N24
cycloneii_lcell_comb \BINBDC|add33|ADD3_out[1]~2 (
// Equation(s):
// \BINBDC|add33|ADD3_out[1]~2_combout  = (\BINBDC|add28|ADD3_out [3] & (((\BINBDC|add32|ADD3_out[0]~2_combout )))) # (!\BINBDC|add28|ADD3_out [3] & ((\BINBDC|add32|ADD3_out[2]~0_combout ) # ((!\BINBDC|add32|ADD3_out[1]~1_combout  & 
// \BINBDC|add32|ADD3_out[0]~2_combout ))))

	.dataa(\BINBDC|add28|ADD3_out [3]),
	.datab(\BINBDC|add32|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add32|ADD3_out[0]~2_combout ),
	.datad(\BINBDC|add32|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add33|ADD3_out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add33|ADD3_out[1]~2 .lut_mask = 16'hF5B0;
defparam \BINBDC|add33|ADD3_out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N28
cycloneii_lcell_comb \BINBDC|add33|ADD3_out[2]~0 (
// Equation(s):
// \BINBDC|add33|ADD3_out[2]~0_combout  = (\BINBDC|add28|ADD3_out [3] & (((\BINBDC|add32|ADD3_out[2]~0_combout )))) # (!\BINBDC|add28|ADD3_out [3] & (\BINBDC|add32|ADD3_out[1]~1_combout  & (!\BINBDC|add32|ADD3_out[0]~2_combout )))

	.dataa(\BINBDC|add28|ADD3_out [3]),
	.datab(\BINBDC|add32|ADD3_out[1]~1_combout ),
	.datac(\BINBDC|add32|ADD3_out[0]~2_combout ),
	.datad(\BINBDC|add32|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\BINBDC|add33|ADD3_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BINBDC|add33|ADD3_out[2]~0 .lut_mask = 16'hAE04;
defparam \BINBDC|add33|ADD3_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N22
cycloneii_lcell_comb \disp4|SD~0 (
// Equation(s):
// \disp4|SD~0_combout  = (\BINBDC|add33|ADD3_out[0]~1_combout ) # ((\BINBDC|add33|ADD3_out[2]~0_combout ) # (\BINBDC|add29|ADD3_out [3] $ (!\BINBDC|add33|ADD3_out[1]~2_combout )))

	.dataa(\BINBDC|add33|ADD3_out[0]~1_combout ),
	.datab(\BINBDC|add29|ADD3_out [3]),
	.datac(\BINBDC|add33|ADD3_out[1]~2_combout ),
	.datad(\BINBDC|add33|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\disp4|SD~0_combout ),
	.cout());
// synopsys translate_off
defparam \disp4|SD~0 .lut_mask = 16'hFFEB;
defparam \disp4|SD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N16
cycloneii_lcell_comb \disp4|SD~1 (
// Equation(s):
// \disp4|SD~1_combout  = ((\BINBDC|add33|ADD3_out[2]~0_combout ) # (\BINBDC|add33|ADD3_out[0]~1_combout  $ (!\BINBDC|add29|ADD3_out [3]))) # (!\BINBDC|add33|ADD3_out[1]~2_combout )

	.dataa(\BINBDC|add33|ADD3_out[0]~1_combout ),
	.datab(\BINBDC|add29|ADD3_out [3]),
	.datac(\BINBDC|add33|ADD3_out[1]~2_combout ),
	.datad(\BINBDC|add33|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\disp4|SD~1_combout ),
	.cout());
// synopsys translate_off
defparam \disp4|SD~1 .lut_mask = 16'hFF9F;
defparam \disp4|SD~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N30
cycloneii_lcell_comb \disp4|SD~2 (
// Equation(s):
// \disp4|SD~2_combout  = ((\BINBDC|add29|ADD3_out [3]) # ((\BINBDC|add33|ADD3_out[1]~2_combout  & !\BINBDC|add33|ADD3_out[2]~0_combout ))) # (!\BINBDC|add33|ADD3_out[0]~1_combout )

	.dataa(\BINBDC|add33|ADD3_out[0]~1_combout ),
	.datab(\BINBDC|add29|ADD3_out [3]),
	.datac(\BINBDC|add33|ADD3_out[1]~2_combout ),
	.datad(\BINBDC|add33|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\disp4|SD~2_combout ),
	.cout());
// synopsys translate_off
defparam \disp4|SD~2 .lut_mask = 16'hDDFD;
defparam \disp4|SD~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N12
cycloneii_lcell_comb \disp4|SD~3 (
// Equation(s):
// \disp4|SD~3_combout  = (\BINBDC|add29|ADD3_out [3] & (\BINBDC|add33|ADD3_out[1]~2_combout  $ (\BINBDC|add33|ADD3_out[0]~1_combout ))) # (!\BINBDC|add29|ADD3_out [3] & ((\BINBDC|add33|ADD3_out[0]~1_combout ) # (!\BINBDC|add33|ADD3_out[1]~2_combout )))

	.dataa(vcc),
	.datab(\BINBDC|add29|ADD3_out [3]),
	.datac(\BINBDC|add33|ADD3_out[1]~2_combout ),
	.datad(\BINBDC|add33|ADD3_out[0]~1_combout ),
	.cin(gnd),
	.combout(\disp4|SD~3_combout ),
	.cout());
// synopsys translate_off
defparam \disp4|SD~3 .lut_mask = 16'h3FC3;
defparam \disp4|SD~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N14
cycloneii_lcell_comb \disp4|SD~4 (
// Equation(s):
// \disp4|SD~4_combout  = (!\BINBDC|add29|ADD3_out [3] & ((\BINBDC|add33|ADD3_out[0]~1_combout ) # (!\BINBDC|add33|ADD3_out[1]~2_combout )))

	.dataa(vcc),
	.datab(\BINBDC|add29|ADD3_out [3]),
	.datac(\BINBDC|add33|ADD3_out[1]~2_combout ),
	.datad(\BINBDC|add33|ADD3_out[0]~1_combout ),
	.cin(gnd),
	.combout(\disp4|SD~4_combout ),
	.cout());
// synopsys translate_off
defparam \disp4|SD~4 .lut_mask = 16'h3303;
defparam \disp4|SD~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N0
cycloneii_lcell_comb \disp4|SD~5 (
// Equation(s):
// \disp4|SD~5_combout  = (\BINBDC|add33|ADD3_out[2]~0_combout ) # ((\BINBDC|add33|ADD3_out[0]~1_combout  & (!\BINBDC|add29|ADD3_out [3] & \BINBDC|add33|ADD3_out[1]~2_combout )) # (!\BINBDC|add33|ADD3_out[0]~1_combout  & ((\BINBDC|add33|ADD3_out[1]~2_combout 
// ) # (!\BINBDC|add29|ADD3_out [3]))))

	.dataa(\BINBDC|add33|ADD3_out[0]~1_combout ),
	.datab(\BINBDC|add29|ADD3_out [3]),
	.datac(\BINBDC|add33|ADD3_out[1]~2_combout ),
	.datad(\BINBDC|add33|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\disp4|SD~5_combout ),
	.cout());
// synopsys translate_off
defparam \disp4|SD~5 .lut_mask = 16'hFF71;
defparam \disp4|SD~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y8_N26
cycloneii_lcell_comb \disp4|SD~6 (
// Equation(s):
// \disp4|SD~6_combout  = (\BINBDC|add33|ADD3_out[2]~0_combout ) # ((\BINBDC|add33|ADD3_out[0]~1_combout  & ((!\BINBDC|add33|ADD3_out[1]~2_combout ) # (!\BINBDC|add29|ADD3_out [3]))) # (!\BINBDC|add33|ADD3_out[0]~1_combout  & 
// ((\BINBDC|add33|ADD3_out[1]~2_combout ))))

	.dataa(\BINBDC|add33|ADD3_out[0]~1_combout ),
	.datab(\BINBDC|add29|ADD3_out [3]),
	.datac(\BINBDC|add33|ADD3_out[1]~2_combout ),
	.datad(\BINBDC|add33|ADD3_out[2]~0_combout ),
	.cin(gnd),
	.combout(\disp4|SD~6_combout ),
	.cout());
// synopsys translate_off
defparam \disp4|SD~6 .lut_mask = 16'hFF7A;
defparam \disp4|SD~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex0[0]~I (
	.datain(!\disp1|SD~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[0]));
// synopsys translate_off
defparam \hex0[0]~I .input_async_reset = "none";
defparam \hex0[0]~I .input_power_up = "low";
defparam \hex0[0]~I .input_register_mode = "none";
defparam \hex0[0]~I .input_sync_reset = "none";
defparam \hex0[0]~I .oe_async_reset = "none";
defparam \hex0[0]~I .oe_power_up = "low";
defparam \hex0[0]~I .oe_register_mode = "none";
defparam \hex0[0]~I .oe_sync_reset = "none";
defparam \hex0[0]~I .operation_mode = "output";
defparam \hex0[0]~I .output_async_reset = "none";
defparam \hex0[0]~I .output_power_up = "low";
defparam \hex0[0]~I .output_register_mode = "none";
defparam \hex0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex0[1]~I (
	.datain(!\disp1|SD~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[1]));
// synopsys translate_off
defparam \hex0[1]~I .input_async_reset = "none";
defparam \hex0[1]~I .input_power_up = "low";
defparam \hex0[1]~I .input_register_mode = "none";
defparam \hex0[1]~I .input_sync_reset = "none";
defparam \hex0[1]~I .oe_async_reset = "none";
defparam \hex0[1]~I .oe_power_up = "low";
defparam \hex0[1]~I .oe_register_mode = "none";
defparam \hex0[1]~I .oe_sync_reset = "none";
defparam \hex0[1]~I .operation_mode = "output";
defparam \hex0[1]~I .output_async_reset = "none";
defparam \hex0[1]~I .output_power_up = "low";
defparam \hex0[1]~I .output_register_mode = "none";
defparam \hex0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex0[2]~I (
	.datain(!\disp1|SD~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[2]));
// synopsys translate_off
defparam \hex0[2]~I .input_async_reset = "none";
defparam \hex0[2]~I .input_power_up = "low";
defparam \hex0[2]~I .input_register_mode = "none";
defparam \hex0[2]~I .input_sync_reset = "none";
defparam \hex0[2]~I .oe_async_reset = "none";
defparam \hex0[2]~I .oe_power_up = "low";
defparam \hex0[2]~I .oe_register_mode = "none";
defparam \hex0[2]~I .oe_sync_reset = "none";
defparam \hex0[2]~I .operation_mode = "output";
defparam \hex0[2]~I .output_async_reset = "none";
defparam \hex0[2]~I .output_power_up = "low";
defparam \hex0[2]~I .output_register_mode = "none";
defparam \hex0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex0[3]~I (
	.datain(!\disp1|SD~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[3]));
// synopsys translate_off
defparam \hex0[3]~I .input_async_reset = "none";
defparam \hex0[3]~I .input_power_up = "low";
defparam \hex0[3]~I .input_register_mode = "none";
defparam \hex0[3]~I .input_sync_reset = "none";
defparam \hex0[3]~I .oe_async_reset = "none";
defparam \hex0[3]~I .oe_power_up = "low";
defparam \hex0[3]~I .oe_register_mode = "none";
defparam \hex0[3]~I .oe_sync_reset = "none";
defparam \hex0[3]~I .operation_mode = "output";
defparam \hex0[3]~I .output_async_reset = "none";
defparam \hex0[3]~I .output_power_up = "low";
defparam \hex0[3]~I .output_register_mode = "none";
defparam \hex0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex0[4]~I (
	.datain(!\disp1|SD~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[4]));
// synopsys translate_off
defparam \hex0[4]~I .input_async_reset = "none";
defparam \hex0[4]~I .input_power_up = "low";
defparam \hex0[4]~I .input_register_mode = "none";
defparam \hex0[4]~I .input_sync_reset = "none";
defparam \hex0[4]~I .oe_async_reset = "none";
defparam \hex0[4]~I .oe_power_up = "low";
defparam \hex0[4]~I .oe_register_mode = "none";
defparam \hex0[4]~I .oe_sync_reset = "none";
defparam \hex0[4]~I .operation_mode = "output";
defparam \hex0[4]~I .output_async_reset = "none";
defparam \hex0[4]~I .output_power_up = "low";
defparam \hex0[4]~I .output_register_mode = "none";
defparam \hex0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex0[5]~I (
	.datain(!\disp1|SD~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[5]));
// synopsys translate_off
defparam \hex0[5]~I .input_async_reset = "none";
defparam \hex0[5]~I .input_power_up = "low";
defparam \hex0[5]~I .input_register_mode = "none";
defparam \hex0[5]~I .input_sync_reset = "none";
defparam \hex0[5]~I .oe_async_reset = "none";
defparam \hex0[5]~I .oe_power_up = "low";
defparam \hex0[5]~I .oe_register_mode = "none";
defparam \hex0[5]~I .oe_sync_reset = "none";
defparam \hex0[5]~I .operation_mode = "output";
defparam \hex0[5]~I .output_async_reset = "none";
defparam \hex0[5]~I .output_power_up = "low";
defparam \hex0[5]~I .output_register_mode = "none";
defparam \hex0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex0[6]~I (
	.datain(!\disp1|SD~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[6]));
// synopsys translate_off
defparam \hex0[6]~I .input_async_reset = "none";
defparam \hex0[6]~I .input_power_up = "low";
defparam \hex0[6]~I .input_register_mode = "none";
defparam \hex0[6]~I .input_sync_reset = "none";
defparam \hex0[6]~I .oe_async_reset = "none";
defparam \hex0[6]~I .oe_power_up = "low";
defparam \hex0[6]~I .oe_register_mode = "none";
defparam \hex0[6]~I .oe_sync_reset = "none";
defparam \hex0[6]~I .operation_mode = "output";
defparam \hex0[6]~I .output_async_reset = "none";
defparam \hex0[6]~I .output_power_up = "low";
defparam \hex0[6]~I .output_register_mode = "none";
defparam \hex0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[0]~I (
	.datain(!\disp2|SD~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[0]));
// synopsys translate_off
defparam \hex1[0]~I .input_async_reset = "none";
defparam \hex1[0]~I .input_power_up = "low";
defparam \hex1[0]~I .input_register_mode = "none";
defparam \hex1[0]~I .input_sync_reset = "none";
defparam \hex1[0]~I .oe_async_reset = "none";
defparam \hex1[0]~I .oe_power_up = "low";
defparam \hex1[0]~I .oe_register_mode = "none";
defparam \hex1[0]~I .oe_sync_reset = "none";
defparam \hex1[0]~I .operation_mode = "output";
defparam \hex1[0]~I .output_async_reset = "none";
defparam \hex1[0]~I .output_power_up = "low";
defparam \hex1[0]~I .output_register_mode = "none";
defparam \hex1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[1]~I (
	.datain(!\disp2|SD~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[1]));
// synopsys translate_off
defparam \hex1[1]~I .input_async_reset = "none";
defparam \hex1[1]~I .input_power_up = "low";
defparam \hex1[1]~I .input_register_mode = "none";
defparam \hex1[1]~I .input_sync_reset = "none";
defparam \hex1[1]~I .oe_async_reset = "none";
defparam \hex1[1]~I .oe_power_up = "low";
defparam \hex1[1]~I .oe_register_mode = "none";
defparam \hex1[1]~I .oe_sync_reset = "none";
defparam \hex1[1]~I .operation_mode = "output";
defparam \hex1[1]~I .output_async_reset = "none";
defparam \hex1[1]~I .output_power_up = "low";
defparam \hex1[1]~I .output_register_mode = "none";
defparam \hex1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[2]~I (
	.datain(!\disp2|SD~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[2]));
// synopsys translate_off
defparam \hex1[2]~I .input_async_reset = "none";
defparam \hex1[2]~I .input_power_up = "low";
defparam \hex1[2]~I .input_register_mode = "none";
defparam \hex1[2]~I .input_sync_reset = "none";
defparam \hex1[2]~I .oe_async_reset = "none";
defparam \hex1[2]~I .oe_power_up = "low";
defparam \hex1[2]~I .oe_register_mode = "none";
defparam \hex1[2]~I .oe_sync_reset = "none";
defparam \hex1[2]~I .operation_mode = "output";
defparam \hex1[2]~I .output_async_reset = "none";
defparam \hex1[2]~I .output_power_up = "low";
defparam \hex1[2]~I .output_register_mode = "none";
defparam \hex1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[3]~I (
	.datain(!\disp2|SD~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[3]));
// synopsys translate_off
defparam \hex1[3]~I .input_async_reset = "none";
defparam \hex1[3]~I .input_power_up = "low";
defparam \hex1[3]~I .input_register_mode = "none";
defparam \hex1[3]~I .input_sync_reset = "none";
defparam \hex1[3]~I .oe_async_reset = "none";
defparam \hex1[3]~I .oe_power_up = "low";
defparam \hex1[3]~I .oe_register_mode = "none";
defparam \hex1[3]~I .oe_sync_reset = "none";
defparam \hex1[3]~I .operation_mode = "output";
defparam \hex1[3]~I .output_async_reset = "none";
defparam \hex1[3]~I .output_power_up = "low";
defparam \hex1[3]~I .output_register_mode = "none";
defparam \hex1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[4]~I (
	.datain(!\disp2|SD~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[4]));
// synopsys translate_off
defparam \hex1[4]~I .input_async_reset = "none";
defparam \hex1[4]~I .input_power_up = "low";
defparam \hex1[4]~I .input_register_mode = "none";
defparam \hex1[4]~I .input_sync_reset = "none";
defparam \hex1[4]~I .oe_async_reset = "none";
defparam \hex1[4]~I .oe_power_up = "low";
defparam \hex1[4]~I .oe_register_mode = "none";
defparam \hex1[4]~I .oe_sync_reset = "none";
defparam \hex1[4]~I .operation_mode = "output";
defparam \hex1[4]~I .output_async_reset = "none";
defparam \hex1[4]~I .output_power_up = "low";
defparam \hex1[4]~I .output_register_mode = "none";
defparam \hex1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[5]~I (
	.datain(!\disp2|SD~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[5]));
// synopsys translate_off
defparam \hex1[5]~I .input_async_reset = "none";
defparam \hex1[5]~I .input_power_up = "low";
defparam \hex1[5]~I .input_register_mode = "none";
defparam \hex1[5]~I .input_sync_reset = "none";
defparam \hex1[5]~I .oe_async_reset = "none";
defparam \hex1[5]~I .oe_power_up = "low";
defparam \hex1[5]~I .oe_register_mode = "none";
defparam \hex1[5]~I .oe_sync_reset = "none";
defparam \hex1[5]~I .operation_mode = "output";
defparam \hex1[5]~I .output_async_reset = "none";
defparam \hex1[5]~I .output_power_up = "low";
defparam \hex1[5]~I .output_register_mode = "none";
defparam \hex1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[6]~I (
	.datain(!\disp2|SD~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[6]));
// synopsys translate_off
defparam \hex1[6]~I .input_async_reset = "none";
defparam \hex1[6]~I .input_power_up = "low";
defparam \hex1[6]~I .input_register_mode = "none";
defparam \hex1[6]~I .input_sync_reset = "none";
defparam \hex1[6]~I .oe_async_reset = "none";
defparam \hex1[6]~I .oe_power_up = "low";
defparam \hex1[6]~I .oe_register_mode = "none";
defparam \hex1[6]~I .oe_sync_reset = "none";
defparam \hex1[6]~I .operation_mode = "output";
defparam \hex1[6]~I .output_async_reset = "none";
defparam \hex1[6]~I .output_power_up = "low";
defparam \hex1[6]~I .output_register_mode = "none";
defparam \hex1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[0]~I (
	.datain(!\disp3|SD~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[0]));
// synopsys translate_off
defparam \hex2[0]~I .input_async_reset = "none";
defparam \hex2[0]~I .input_power_up = "low";
defparam \hex2[0]~I .input_register_mode = "none";
defparam \hex2[0]~I .input_sync_reset = "none";
defparam \hex2[0]~I .oe_async_reset = "none";
defparam \hex2[0]~I .oe_power_up = "low";
defparam \hex2[0]~I .oe_register_mode = "none";
defparam \hex2[0]~I .oe_sync_reset = "none";
defparam \hex2[0]~I .operation_mode = "output";
defparam \hex2[0]~I .output_async_reset = "none";
defparam \hex2[0]~I .output_power_up = "low";
defparam \hex2[0]~I .output_register_mode = "none";
defparam \hex2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[1]~I (
	.datain(!\disp3|SD~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[1]));
// synopsys translate_off
defparam \hex2[1]~I .input_async_reset = "none";
defparam \hex2[1]~I .input_power_up = "low";
defparam \hex2[1]~I .input_register_mode = "none";
defparam \hex2[1]~I .input_sync_reset = "none";
defparam \hex2[1]~I .oe_async_reset = "none";
defparam \hex2[1]~I .oe_power_up = "low";
defparam \hex2[1]~I .oe_register_mode = "none";
defparam \hex2[1]~I .oe_sync_reset = "none";
defparam \hex2[1]~I .operation_mode = "output";
defparam \hex2[1]~I .output_async_reset = "none";
defparam \hex2[1]~I .output_power_up = "low";
defparam \hex2[1]~I .output_register_mode = "none";
defparam \hex2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[2]~I (
	.datain(!\disp3|SD~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[2]));
// synopsys translate_off
defparam \hex2[2]~I .input_async_reset = "none";
defparam \hex2[2]~I .input_power_up = "low";
defparam \hex2[2]~I .input_register_mode = "none";
defparam \hex2[2]~I .input_sync_reset = "none";
defparam \hex2[2]~I .oe_async_reset = "none";
defparam \hex2[2]~I .oe_power_up = "low";
defparam \hex2[2]~I .oe_register_mode = "none";
defparam \hex2[2]~I .oe_sync_reset = "none";
defparam \hex2[2]~I .operation_mode = "output";
defparam \hex2[2]~I .output_async_reset = "none";
defparam \hex2[2]~I .output_power_up = "low";
defparam \hex2[2]~I .output_register_mode = "none";
defparam \hex2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[3]~I (
	.datain(!\disp3|SD~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[3]));
// synopsys translate_off
defparam \hex2[3]~I .input_async_reset = "none";
defparam \hex2[3]~I .input_power_up = "low";
defparam \hex2[3]~I .input_register_mode = "none";
defparam \hex2[3]~I .input_sync_reset = "none";
defparam \hex2[3]~I .oe_async_reset = "none";
defparam \hex2[3]~I .oe_power_up = "low";
defparam \hex2[3]~I .oe_register_mode = "none";
defparam \hex2[3]~I .oe_sync_reset = "none";
defparam \hex2[3]~I .operation_mode = "output";
defparam \hex2[3]~I .output_async_reset = "none";
defparam \hex2[3]~I .output_power_up = "low";
defparam \hex2[3]~I .output_register_mode = "none";
defparam \hex2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[4]~I (
	.datain(!\disp3|SD~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[4]));
// synopsys translate_off
defparam \hex2[4]~I .input_async_reset = "none";
defparam \hex2[4]~I .input_power_up = "low";
defparam \hex2[4]~I .input_register_mode = "none";
defparam \hex2[4]~I .input_sync_reset = "none";
defparam \hex2[4]~I .oe_async_reset = "none";
defparam \hex2[4]~I .oe_power_up = "low";
defparam \hex2[4]~I .oe_register_mode = "none";
defparam \hex2[4]~I .oe_sync_reset = "none";
defparam \hex2[4]~I .operation_mode = "output";
defparam \hex2[4]~I .output_async_reset = "none";
defparam \hex2[4]~I .output_power_up = "low";
defparam \hex2[4]~I .output_register_mode = "none";
defparam \hex2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[5]~I (
	.datain(!\disp3|SD~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[5]));
// synopsys translate_off
defparam \hex2[5]~I .input_async_reset = "none";
defparam \hex2[5]~I .input_power_up = "low";
defparam \hex2[5]~I .input_register_mode = "none";
defparam \hex2[5]~I .input_sync_reset = "none";
defparam \hex2[5]~I .oe_async_reset = "none";
defparam \hex2[5]~I .oe_power_up = "low";
defparam \hex2[5]~I .oe_register_mode = "none";
defparam \hex2[5]~I .oe_sync_reset = "none";
defparam \hex2[5]~I .operation_mode = "output";
defparam \hex2[5]~I .output_async_reset = "none";
defparam \hex2[5]~I .output_power_up = "low";
defparam \hex2[5]~I .output_register_mode = "none";
defparam \hex2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[6]~I (
	.datain(!\disp3|SD~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[6]));
// synopsys translate_off
defparam \hex2[6]~I .input_async_reset = "none";
defparam \hex2[6]~I .input_power_up = "low";
defparam \hex2[6]~I .input_register_mode = "none";
defparam \hex2[6]~I .input_sync_reset = "none";
defparam \hex2[6]~I .oe_async_reset = "none";
defparam \hex2[6]~I .oe_power_up = "low";
defparam \hex2[6]~I .oe_register_mode = "none";
defparam \hex2[6]~I .oe_sync_reset = "none";
defparam \hex2[6]~I .operation_mode = "output";
defparam \hex2[6]~I .output_async_reset = "none";
defparam \hex2[6]~I .output_power_up = "low";
defparam \hex2[6]~I .output_register_mode = "none";
defparam \hex2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[0]~I (
	.datain(!\disp4|SD~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[0]));
// synopsys translate_off
defparam \hex3[0]~I .input_async_reset = "none";
defparam \hex3[0]~I .input_power_up = "low";
defparam \hex3[0]~I .input_register_mode = "none";
defparam \hex3[0]~I .input_sync_reset = "none";
defparam \hex3[0]~I .oe_async_reset = "none";
defparam \hex3[0]~I .oe_power_up = "low";
defparam \hex3[0]~I .oe_register_mode = "none";
defparam \hex3[0]~I .oe_sync_reset = "none";
defparam \hex3[0]~I .operation_mode = "output";
defparam \hex3[0]~I .output_async_reset = "none";
defparam \hex3[0]~I .output_power_up = "low";
defparam \hex3[0]~I .output_register_mode = "none";
defparam \hex3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[1]~I (
	.datain(!\disp4|SD~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[1]));
// synopsys translate_off
defparam \hex3[1]~I .input_async_reset = "none";
defparam \hex3[1]~I .input_power_up = "low";
defparam \hex3[1]~I .input_register_mode = "none";
defparam \hex3[1]~I .input_sync_reset = "none";
defparam \hex3[1]~I .oe_async_reset = "none";
defparam \hex3[1]~I .oe_power_up = "low";
defparam \hex3[1]~I .oe_register_mode = "none";
defparam \hex3[1]~I .oe_sync_reset = "none";
defparam \hex3[1]~I .operation_mode = "output";
defparam \hex3[1]~I .output_async_reset = "none";
defparam \hex3[1]~I .output_power_up = "low";
defparam \hex3[1]~I .output_register_mode = "none";
defparam \hex3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[2]~I (
	.datain(!\disp4|SD~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[2]));
// synopsys translate_off
defparam \hex3[2]~I .input_async_reset = "none";
defparam \hex3[2]~I .input_power_up = "low";
defparam \hex3[2]~I .input_register_mode = "none";
defparam \hex3[2]~I .input_sync_reset = "none";
defparam \hex3[2]~I .oe_async_reset = "none";
defparam \hex3[2]~I .oe_power_up = "low";
defparam \hex3[2]~I .oe_register_mode = "none";
defparam \hex3[2]~I .oe_sync_reset = "none";
defparam \hex3[2]~I .operation_mode = "output";
defparam \hex3[2]~I .output_async_reset = "none";
defparam \hex3[2]~I .output_power_up = "low";
defparam \hex3[2]~I .output_register_mode = "none";
defparam \hex3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[3]~I (
	.datain(!\disp4|SD~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[3]));
// synopsys translate_off
defparam \hex3[3]~I .input_async_reset = "none";
defparam \hex3[3]~I .input_power_up = "low";
defparam \hex3[3]~I .input_register_mode = "none";
defparam \hex3[3]~I .input_sync_reset = "none";
defparam \hex3[3]~I .oe_async_reset = "none";
defparam \hex3[3]~I .oe_power_up = "low";
defparam \hex3[3]~I .oe_register_mode = "none";
defparam \hex3[3]~I .oe_sync_reset = "none";
defparam \hex3[3]~I .operation_mode = "output";
defparam \hex3[3]~I .output_async_reset = "none";
defparam \hex3[3]~I .output_power_up = "low";
defparam \hex3[3]~I .output_register_mode = "none";
defparam \hex3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[4]~I (
	.datain(!\disp4|SD~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[4]));
// synopsys translate_off
defparam \hex3[4]~I .input_async_reset = "none";
defparam \hex3[4]~I .input_power_up = "low";
defparam \hex3[4]~I .input_register_mode = "none";
defparam \hex3[4]~I .input_sync_reset = "none";
defparam \hex3[4]~I .oe_async_reset = "none";
defparam \hex3[4]~I .oe_power_up = "low";
defparam \hex3[4]~I .oe_register_mode = "none";
defparam \hex3[4]~I .oe_sync_reset = "none";
defparam \hex3[4]~I .operation_mode = "output";
defparam \hex3[4]~I .output_async_reset = "none";
defparam \hex3[4]~I .output_power_up = "low";
defparam \hex3[4]~I .output_register_mode = "none";
defparam \hex3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[5]~I (
	.datain(!\disp4|SD~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[5]));
// synopsys translate_off
defparam \hex3[5]~I .input_async_reset = "none";
defparam \hex3[5]~I .input_power_up = "low";
defparam \hex3[5]~I .input_register_mode = "none";
defparam \hex3[5]~I .input_sync_reset = "none";
defparam \hex3[5]~I .oe_async_reset = "none";
defparam \hex3[5]~I .oe_power_up = "low";
defparam \hex3[5]~I .oe_register_mode = "none";
defparam \hex3[5]~I .oe_sync_reset = "none";
defparam \hex3[5]~I .operation_mode = "output";
defparam \hex3[5]~I .output_async_reset = "none";
defparam \hex3[5]~I .output_power_up = "low";
defparam \hex3[5]~I .output_register_mode = "none";
defparam \hex3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[6]~I (
	.datain(!\disp4|SD~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[6]));
// synopsys translate_off
defparam \hex3[6]~I .input_async_reset = "none";
defparam \hex3[6]~I .input_power_up = "low";
defparam \hex3[6]~I .input_register_mode = "none";
defparam \hex3[6]~I .input_sync_reset = "none";
defparam \hex3[6]~I .oe_async_reset = "none";
defparam \hex3[6]~I .oe_power_up = "low";
defparam \hex3[6]~I .oe_register_mode = "none";
defparam \hex3[6]~I .oe_sync_reset = "none";
defparam \hex3[6]~I .operation_mode = "output";
defparam \hex3[6]~I .output_async_reset = "none";
defparam \hex3[6]~I .output_power_up = "low";
defparam \hex3[6]~I .output_register_mode = "none";
defparam \hex3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_addr_t[0]~I (
	.datain(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_addr_t[0]));
// synopsys translate_off
defparam \rom_addr_t[0]~I .input_async_reset = "none";
defparam \rom_addr_t[0]~I .input_power_up = "low";
defparam \rom_addr_t[0]~I .input_register_mode = "none";
defparam \rom_addr_t[0]~I .input_sync_reset = "none";
defparam \rom_addr_t[0]~I .oe_async_reset = "none";
defparam \rom_addr_t[0]~I .oe_power_up = "low";
defparam \rom_addr_t[0]~I .oe_register_mode = "none";
defparam \rom_addr_t[0]~I .oe_sync_reset = "none";
defparam \rom_addr_t[0]~I .operation_mode = "output";
defparam \rom_addr_t[0]~I .output_async_reset = "none";
defparam \rom_addr_t[0]~I .output_power_up = "low";
defparam \rom_addr_t[0]~I .output_register_mode = "none";
defparam \rom_addr_t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_addr_t[1]~I (
	.datain(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_addr_t[1]));
// synopsys translate_off
defparam \rom_addr_t[1]~I .input_async_reset = "none";
defparam \rom_addr_t[1]~I .input_power_up = "low";
defparam \rom_addr_t[1]~I .input_register_mode = "none";
defparam \rom_addr_t[1]~I .input_sync_reset = "none";
defparam \rom_addr_t[1]~I .oe_async_reset = "none";
defparam \rom_addr_t[1]~I .oe_power_up = "low";
defparam \rom_addr_t[1]~I .oe_register_mode = "none";
defparam \rom_addr_t[1]~I .oe_sync_reset = "none";
defparam \rom_addr_t[1]~I .operation_mode = "output";
defparam \rom_addr_t[1]~I .output_async_reset = "none";
defparam \rom_addr_t[1]~I .output_power_up = "low";
defparam \rom_addr_t[1]~I .output_register_mode = "none";
defparam \rom_addr_t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_addr_t[2]~I (
	.datain(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_addr_t[2]));
// synopsys translate_off
defparam \rom_addr_t[2]~I .input_async_reset = "none";
defparam \rom_addr_t[2]~I .input_power_up = "low";
defparam \rom_addr_t[2]~I .input_register_mode = "none";
defparam \rom_addr_t[2]~I .input_sync_reset = "none";
defparam \rom_addr_t[2]~I .oe_async_reset = "none";
defparam \rom_addr_t[2]~I .oe_power_up = "low";
defparam \rom_addr_t[2]~I .oe_register_mode = "none";
defparam \rom_addr_t[2]~I .oe_sync_reset = "none";
defparam \rom_addr_t[2]~I .operation_mode = "output";
defparam \rom_addr_t[2]~I .output_async_reset = "none";
defparam \rom_addr_t[2]~I .output_power_up = "low";
defparam \rom_addr_t[2]~I .output_register_mode = "none";
defparam \rom_addr_t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_addr_t[3]~I (
	.datain(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_addr_t[3]));
// synopsys translate_off
defparam \rom_addr_t[3]~I .input_async_reset = "none";
defparam \rom_addr_t[3]~I .input_power_up = "low";
defparam \rom_addr_t[3]~I .input_register_mode = "none";
defparam \rom_addr_t[3]~I .input_sync_reset = "none";
defparam \rom_addr_t[3]~I .oe_async_reset = "none";
defparam \rom_addr_t[3]~I .oe_power_up = "low";
defparam \rom_addr_t[3]~I .oe_register_mode = "none";
defparam \rom_addr_t[3]~I .oe_sync_reset = "none";
defparam \rom_addr_t[3]~I .operation_mode = "output";
defparam \rom_addr_t[3]~I .output_async_reset = "none";
defparam \rom_addr_t[3]~I .output_power_up = "low";
defparam \rom_addr_t[3]~I .output_register_mode = "none";
defparam \rom_addr_t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_addr_t[4]~I (
	.datain(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_addr_t[4]));
// synopsys translate_off
defparam \rom_addr_t[4]~I .input_async_reset = "none";
defparam \rom_addr_t[4]~I .input_power_up = "low";
defparam \rom_addr_t[4]~I .input_register_mode = "none";
defparam \rom_addr_t[4]~I .input_sync_reset = "none";
defparam \rom_addr_t[4]~I .oe_async_reset = "none";
defparam \rom_addr_t[4]~I .oe_power_up = "low";
defparam \rom_addr_t[4]~I .oe_register_mode = "none";
defparam \rom_addr_t[4]~I .oe_sync_reset = "none";
defparam \rom_addr_t[4]~I .operation_mode = "output";
defparam \rom_addr_t[4]~I .output_async_reset = "none";
defparam \rom_addr_t[4]~I .output_power_up = "low";
defparam \rom_addr_t[4]~I .output_register_mode = "none";
defparam \rom_addr_t[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_addr_t[5]~I (
	.datain(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_addr_t[5]));
// synopsys translate_off
defparam \rom_addr_t[5]~I .input_async_reset = "none";
defparam \rom_addr_t[5]~I .input_power_up = "low";
defparam \rom_addr_t[5]~I .input_register_mode = "none";
defparam \rom_addr_t[5]~I .input_sync_reset = "none";
defparam \rom_addr_t[5]~I .oe_async_reset = "none";
defparam \rom_addr_t[5]~I .oe_power_up = "low";
defparam \rom_addr_t[5]~I .oe_register_mode = "none";
defparam \rom_addr_t[5]~I .oe_sync_reset = "none";
defparam \rom_addr_t[5]~I .operation_mode = "output";
defparam \rom_addr_t[5]~I .output_async_reset = "none";
defparam \rom_addr_t[5]~I .output_power_up = "low";
defparam \rom_addr_t[5]~I .output_register_mode = "none";
defparam \rom_addr_t[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_addr_t[6]~I (
	.datain(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_addr_t[6]));
// synopsys translate_off
defparam \rom_addr_t[6]~I .input_async_reset = "none";
defparam \rom_addr_t[6]~I .input_power_up = "low";
defparam \rom_addr_t[6]~I .input_register_mode = "none";
defparam \rom_addr_t[6]~I .input_sync_reset = "none";
defparam \rom_addr_t[6]~I .oe_async_reset = "none";
defparam \rom_addr_t[6]~I .oe_power_up = "low";
defparam \rom_addr_t[6]~I .oe_register_mode = "none";
defparam \rom_addr_t[6]~I .oe_sync_reset = "none";
defparam \rom_addr_t[6]~I .operation_mode = "output";
defparam \rom_addr_t[6]~I .output_async_reset = "none";
defparam \rom_addr_t[6]~I .output_power_up = "low";
defparam \rom_addr_t[6]~I .output_register_mode = "none";
defparam \rom_addr_t[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_addr_t[7]~I (
	.datain(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_addr_t[7]));
// synopsys translate_off
defparam \rom_addr_t[7]~I .input_async_reset = "none";
defparam \rom_addr_t[7]~I .input_power_up = "low";
defparam \rom_addr_t[7]~I .input_register_mode = "none";
defparam \rom_addr_t[7]~I .input_sync_reset = "none";
defparam \rom_addr_t[7]~I .oe_async_reset = "none";
defparam \rom_addr_t[7]~I .oe_power_up = "low";
defparam \rom_addr_t[7]~I .oe_register_mode = "none";
defparam \rom_addr_t[7]~I .oe_sync_reset = "none";
defparam \rom_addr_t[7]~I .operation_mode = "output";
defparam \rom_addr_t[7]~I .output_async_reset = "none";
defparam \rom_addr_t[7]~I .output_power_up = "low";
defparam \rom_addr_t[7]~I .output_register_mode = "none";
defparam \rom_addr_t[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_rd_t~I (
	.datain(\CU|BC|y_present.search~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_rd_t));
// synopsys translate_off
defparam \rom_rd_t~I .input_async_reset = "none";
defparam \rom_rd_t~I .input_power_up = "low";
defparam \rom_rd_t~I .input_register_mode = "none";
defparam \rom_rd_t~I .input_sync_reset = "none";
defparam \rom_rd_t~I .oe_async_reset = "none";
defparam \rom_rd_t~I .oe_power_up = "low";
defparam \rom_rd_t~I .oe_register_mode = "none";
defparam \rom_rd_t~I .oe_sync_reset = "none";
defparam \rom_rd_t~I .operation_mode = "output";
defparam \rom_rd_t~I .output_async_reset = "none";
defparam \rom_rd_t~I .output_power_up = "low";
defparam \rom_rd_t~I .output_register_mode = "none";
defparam \rom_rd_t~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_t[0]~I (
	.datain(\IM|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_t[0]));
// synopsys translate_off
defparam \rom_data_t[0]~I .input_async_reset = "none";
defparam \rom_data_t[0]~I .input_power_up = "low";
defparam \rom_data_t[0]~I .input_register_mode = "none";
defparam \rom_data_t[0]~I .input_sync_reset = "none";
defparam \rom_data_t[0]~I .oe_async_reset = "none";
defparam \rom_data_t[0]~I .oe_power_up = "low";
defparam \rom_data_t[0]~I .oe_register_mode = "none";
defparam \rom_data_t[0]~I .oe_sync_reset = "none";
defparam \rom_data_t[0]~I .operation_mode = "output";
defparam \rom_data_t[0]~I .output_async_reset = "none";
defparam \rom_data_t[0]~I .output_power_up = "low";
defparam \rom_data_t[0]~I .output_register_mode = "none";
defparam \rom_data_t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_t[1]~I (
	.datain(\IM|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_t[1]));
// synopsys translate_off
defparam \rom_data_t[1]~I .input_async_reset = "none";
defparam \rom_data_t[1]~I .input_power_up = "low";
defparam \rom_data_t[1]~I .input_register_mode = "none";
defparam \rom_data_t[1]~I .input_sync_reset = "none";
defparam \rom_data_t[1]~I .oe_async_reset = "none";
defparam \rom_data_t[1]~I .oe_power_up = "low";
defparam \rom_data_t[1]~I .oe_register_mode = "none";
defparam \rom_data_t[1]~I .oe_sync_reset = "none";
defparam \rom_data_t[1]~I .operation_mode = "output";
defparam \rom_data_t[1]~I .output_async_reset = "none";
defparam \rom_data_t[1]~I .output_power_up = "low";
defparam \rom_data_t[1]~I .output_register_mode = "none";
defparam \rom_data_t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_t[2]~I (
	.datain(\IM|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_t[2]));
// synopsys translate_off
defparam \rom_data_t[2]~I .input_async_reset = "none";
defparam \rom_data_t[2]~I .input_power_up = "low";
defparam \rom_data_t[2]~I .input_register_mode = "none";
defparam \rom_data_t[2]~I .input_sync_reset = "none";
defparam \rom_data_t[2]~I .oe_async_reset = "none";
defparam \rom_data_t[2]~I .oe_power_up = "low";
defparam \rom_data_t[2]~I .oe_register_mode = "none";
defparam \rom_data_t[2]~I .oe_sync_reset = "none";
defparam \rom_data_t[2]~I .operation_mode = "output";
defparam \rom_data_t[2]~I .output_async_reset = "none";
defparam \rom_data_t[2]~I .output_power_up = "low";
defparam \rom_data_t[2]~I .output_register_mode = "none";
defparam \rom_data_t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_t[3]~I (
	.datain(\IM|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_t[3]));
// synopsys translate_off
defparam \rom_data_t[3]~I .input_async_reset = "none";
defparam \rom_data_t[3]~I .input_power_up = "low";
defparam \rom_data_t[3]~I .input_register_mode = "none";
defparam \rom_data_t[3]~I .input_sync_reset = "none";
defparam \rom_data_t[3]~I .oe_async_reset = "none";
defparam \rom_data_t[3]~I .oe_power_up = "low";
defparam \rom_data_t[3]~I .oe_register_mode = "none";
defparam \rom_data_t[3]~I .oe_sync_reset = "none";
defparam \rom_data_t[3]~I .operation_mode = "output";
defparam \rom_data_t[3]~I .output_async_reset = "none";
defparam \rom_data_t[3]~I .output_power_up = "low";
defparam \rom_data_t[3]~I .output_register_mode = "none";
defparam \rom_data_t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_t[4]~I (
	.datain(\IM|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_t[4]));
// synopsys translate_off
defparam \rom_data_t[4]~I .input_async_reset = "none";
defparam \rom_data_t[4]~I .input_power_up = "low";
defparam \rom_data_t[4]~I .input_register_mode = "none";
defparam \rom_data_t[4]~I .input_sync_reset = "none";
defparam \rom_data_t[4]~I .oe_async_reset = "none";
defparam \rom_data_t[4]~I .oe_power_up = "low";
defparam \rom_data_t[4]~I .oe_register_mode = "none";
defparam \rom_data_t[4]~I .oe_sync_reset = "none";
defparam \rom_data_t[4]~I .operation_mode = "output";
defparam \rom_data_t[4]~I .output_async_reset = "none";
defparam \rom_data_t[4]~I .output_power_up = "low";
defparam \rom_data_t[4]~I .output_register_mode = "none";
defparam \rom_data_t[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_t[5]~I (
	.datain(\IM|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_t[5]));
// synopsys translate_off
defparam \rom_data_t[5]~I .input_async_reset = "none";
defparam \rom_data_t[5]~I .input_power_up = "low";
defparam \rom_data_t[5]~I .input_register_mode = "none";
defparam \rom_data_t[5]~I .input_sync_reset = "none";
defparam \rom_data_t[5]~I .oe_async_reset = "none";
defparam \rom_data_t[5]~I .oe_power_up = "low";
defparam \rom_data_t[5]~I .oe_register_mode = "none";
defparam \rom_data_t[5]~I .oe_sync_reset = "none";
defparam \rom_data_t[5]~I .operation_mode = "output";
defparam \rom_data_t[5]~I .output_async_reset = "none";
defparam \rom_data_t[5]~I .output_power_up = "low";
defparam \rom_data_t[5]~I .output_register_mode = "none";
defparam \rom_data_t[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_t[6]~I (
	.datain(\IM|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_t[6]));
// synopsys translate_off
defparam \rom_data_t[6]~I .input_async_reset = "none";
defparam \rom_data_t[6]~I .input_power_up = "low";
defparam \rom_data_t[6]~I .input_register_mode = "none";
defparam \rom_data_t[6]~I .input_sync_reset = "none";
defparam \rom_data_t[6]~I .oe_async_reset = "none";
defparam \rom_data_t[6]~I .oe_power_up = "low";
defparam \rom_data_t[6]~I .oe_register_mode = "none";
defparam \rom_data_t[6]~I .oe_sync_reset = "none";
defparam \rom_data_t[6]~I .operation_mode = "output";
defparam \rom_data_t[6]~I .output_async_reset = "none";
defparam \rom_data_t[6]~I .output_power_up = "low";
defparam \rom_data_t[6]~I .output_register_mode = "none";
defparam \rom_data_t[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_t[7]~I (
	.datain(\IM|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_t[7]));
// synopsys translate_off
defparam \rom_data_t[7]~I .input_async_reset = "none";
defparam \rom_data_t[7]~I .input_power_up = "low";
defparam \rom_data_t[7]~I .input_register_mode = "none";
defparam \rom_data_t[7]~I .input_sync_reset = "none";
defparam \rom_data_t[7]~I .oe_async_reset = "none";
defparam \rom_data_t[7]~I .oe_power_up = "low";
defparam \rom_data_t[7]~I .oe_register_mode = "none";
defparam \rom_data_t[7]~I .oe_sync_reset = "none";
defparam \rom_data_t[7]~I .operation_mode = "output";
defparam \rom_data_t[7]~I .output_async_reset = "none";
defparam \rom_data_t[7]~I .output_power_up = "low";
defparam \rom_data_t[7]~I .output_register_mode = "none";
defparam \rom_data_t[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_t[8]~I (
	.datain(\IM|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_t[8]));
// synopsys translate_off
defparam \rom_data_t[8]~I .input_async_reset = "none";
defparam \rom_data_t[8]~I .input_power_up = "low";
defparam \rom_data_t[8]~I .input_register_mode = "none";
defparam \rom_data_t[8]~I .input_sync_reset = "none";
defparam \rom_data_t[8]~I .oe_async_reset = "none";
defparam \rom_data_t[8]~I .oe_power_up = "low";
defparam \rom_data_t[8]~I .oe_register_mode = "none";
defparam \rom_data_t[8]~I .oe_sync_reset = "none";
defparam \rom_data_t[8]~I .operation_mode = "output";
defparam \rom_data_t[8]~I .output_async_reset = "none";
defparam \rom_data_t[8]~I .output_power_up = "low";
defparam \rom_data_t[8]~I .output_register_mode = "none";
defparam \rom_data_t[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_t[9]~I (
	.datain(\IM|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_t[9]));
// synopsys translate_off
defparam \rom_data_t[9]~I .input_async_reset = "none";
defparam \rom_data_t[9]~I .input_power_up = "low";
defparam \rom_data_t[9]~I .input_register_mode = "none";
defparam \rom_data_t[9]~I .input_sync_reset = "none";
defparam \rom_data_t[9]~I .oe_async_reset = "none";
defparam \rom_data_t[9]~I .oe_power_up = "low";
defparam \rom_data_t[9]~I .oe_register_mode = "none";
defparam \rom_data_t[9]~I .oe_sync_reset = "none";
defparam \rom_data_t[9]~I .operation_mode = "output";
defparam \rom_data_t[9]~I .output_async_reset = "none";
defparam \rom_data_t[9]~I .output_power_up = "low";
defparam \rom_data_t[9]~I .output_register_mode = "none";
defparam \rom_data_t[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_t[10]~I (
	.datain(\IM|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_t[10]));
// synopsys translate_off
defparam \rom_data_t[10]~I .input_async_reset = "none";
defparam \rom_data_t[10]~I .input_power_up = "low";
defparam \rom_data_t[10]~I .input_register_mode = "none";
defparam \rom_data_t[10]~I .input_sync_reset = "none";
defparam \rom_data_t[10]~I .oe_async_reset = "none";
defparam \rom_data_t[10]~I .oe_power_up = "low";
defparam \rom_data_t[10]~I .oe_register_mode = "none";
defparam \rom_data_t[10]~I .oe_sync_reset = "none";
defparam \rom_data_t[10]~I .operation_mode = "output";
defparam \rom_data_t[10]~I .output_async_reset = "none";
defparam \rom_data_t[10]~I .output_power_up = "low";
defparam \rom_data_t[10]~I .output_register_mode = "none";
defparam \rom_data_t[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_t[11]~I (
	.datain(\IM|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_t[11]));
// synopsys translate_off
defparam \rom_data_t[11]~I .input_async_reset = "none";
defparam \rom_data_t[11]~I .input_power_up = "low";
defparam \rom_data_t[11]~I .input_register_mode = "none";
defparam \rom_data_t[11]~I .input_sync_reset = "none";
defparam \rom_data_t[11]~I .oe_async_reset = "none";
defparam \rom_data_t[11]~I .oe_power_up = "low";
defparam \rom_data_t[11]~I .oe_register_mode = "none";
defparam \rom_data_t[11]~I .oe_sync_reset = "none";
defparam \rom_data_t[11]~I .operation_mode = "output";
defparam \rom_data_t[11]~I .output_async_reset = "none";
defparam \rom_data_t[11]~I .output_power_up = "low";
defparam \rom_data_t[11]~I .output_register_mode = "none";
defparam \rom_data_t[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_t[12]~I (
	.datain(\IM|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_t[12]));
// synopsys translate_off
defparam \rom_data_t[12]~I .input_async_reset = "none";
defparam \rom_data_t[12]~I .input_power_up = "low";
defparam \rom_data_t[12]~I .input_register_mode = "none";
defparam \rom_data_t[12]~I .input_sync_reset = "none";
defparam \rom_data_t[12]~I .oe_async_reset = "none";
defparam \rom_data_t[12]~I .oe_power_up = "low";
defparam \rom_data_t[12]~I .oe_register_mode = "none";
defparam \rom_data_t[12]~I .oe_sync_reset = "none";
defparam \rom_data_t[12]~I .operation_mode = "output";
defparam \rom_data_t[12]~I .output_async_reset = "none";
defparam \rom_data_t[12]~I .output_power_up = "low";
defparam \rom_data_t[12]~I .output_register_mode = "none";
defparam \rom_data_t[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_t[13]~I (
	.datain(\IM|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_t[13]));
// synopsys translate_off
defparam \rom_data_t[13]~I .input_async_reset = "none";
defparam \rom_data_t[13]~I .input_power_up = "low";
defparam \rom_data_t[13]~I .input_register_mode = "none";
defparam \rom_data_t[13]~I .input_sync_reset = "none";
defparam \rom_data_t[13]~I .oe_async_reset = "none";
defparam \rom_data_t[13]~I .oe_power_up = "low";
defparam \rom_data_t[13]~I .oe_register_mode = "none";
defparam \rom_data_t[13]~I .oe_sync_reset = "none";
defparam \rom_data_t[13]~I .operation_mode = "output";
defparam \rom_data_t[13]~I .output_async_reset = "none";
defparam \rom_data_t[13]~I .output_power_up = "low";
defparam \rom_data_t[13]~I .output_register_mode = "none";
defparam \rom_data_t[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_t[14]~I (
	.datain(\IM|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_t[14]));
// synopsys translate_off
defparam \rom_data_t[14]~I .input_async_reset = "none";
defparam \rom_data_t[14]~I .input_power_up = "low";
defparam \rom_data_t[14]~I .input_register_mode = "none";
defparam \rom_data_t[14]~I .input_sync_reset = "none";
defparam \rom_data_t[14]~I .oe_async_reset = "none";
defparam \rom_data_t[14]~I .oe_power_up = "low";
defparam \rom_data_t[14]~I .oe_register_mode = "none";
defparam \rom_data_t[14]~I .oe_sync_reset = "none";
defparam \rom_data_t[14]~I .operation_mode = "output";
defparam \rom_data_t[14]~I .output_async_reset = "none";
defparam \rom_data_t[14]~I .output_power_up = "low";
defparam \rom_data_t[14]~I .output_register_mode = "none";
defparam \rom_data_t[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_t[15]~I (
	.datain(\IM|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_t[15]));
// synopsys translate_off
defparam \rom_data_t[15]~I .input_async_reset = "none";
defparam \rom_data_t[15]~I .input_power_up = "low";
defparam \rom_data_t[15]~I .input_register_mode = "none";
defparam \rom_data_t[15]~I .input_sync_reset = "none";
defparam \rom_data_t[15]~I .oe_async_reset = "none";
defparam \rom_data_t[15]~I .oe_power_up = "low";
defparam \rom_data_t[15]~I .oe_register_mode = "none";
defparam \rom_data_t[15]~I .oe_sync_reset = "none";
defparam \rom_data_t[15]~I .operation_mode = "output";
defparam \rom_data_t[15]~I .output_async_reset = "none";
defparam \rom_data_t[15]~I .output_power_up = "low";
defparam \rom_data_t[15]~I .output_register_mode = "none";
defparam \rom_data_t[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_data_t[0]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data_t[0]));
// synopsys translate_off
defparam \R_data_t[0]~I .input_async_reset = "none";
defparam \R_data_t[0]~I .input_power_up = "low";
defparam \R_data_t[0]~I .input_register_mode = "none";
defparam \R_data_t[0]~I .input_sync_reset = "none";
defparam \R_data_t[0]~I .oe_async_reset = "none";
defparam \R_data_t[0]~I .oe_power_up = "low";
defparam \R_data_t[0]~I .oe_register_mode = "none";
defparam \R_data_t[0]~I .oe_sync_reset = "none";
defparam \R_data_t[0]~I .operation_mode = "output";
defparam \R_data_t[0]~I .output_async_reset = "none";
defparam \R_data_t[0]~I .output_power_up = "low";
defparam \R_data_t[0]~I .output_register_mode = "none";
defparam \R_data_t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_data_t[1]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data_t[1]));
// synopsys translate_off
defparam \R_data_t[1]~I .input_async_reset = "none";
defparam \R_data_t[1]~I .input_power_up = "low";
defparam \R_data_t[1]~I .input_register_mode = "none";
defparam \R_data_t[1]~I .input_sync_reset = "none";
defparam \R_data_t[1]~I .oe_async_reset = "none";
defparam \R_data_t[1]~I .oe_power_up = "low";
defparam \R_data_t[1]~I .oe_register_mode = "none";
defparam \R_data_t[1]~I .oe_sync_reset = "none";
defparam \R_data_t[1]~I .operation_mode = "output";
defparam \R_data_t[1]~I .output_async_reset = "none";
defparam \R_data_t[1]~I .output_power_up = "low";
defparam \R_data_t[1]~I .output_register_mode = "none";
defparam \R_data_t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_data_t[2]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data_t[2]));
// synopsys translate_off
defparam \R_data_t[2]~I .input_async_reset = "none";
defparam \R_data_t[2]~I .input_power_up = "low";
defparam \R_data_t[2]~I .input_register_mode = "none";
defparam \R_data_t[2]~I .input_sync_reset = "none";
defparam \R_data_t[2]~I .oe_async_reset = "none";
defparam \R_data_t[2]~I .oe_power_up = "low";
defparam \R_data_t[2]~I .oe_register_mode = "none";
defparam \R_data_t[2]~I .oe_sync_reset = "none";
defparam \R_data_t[2]~I .operation_mode = "output";
defparam \R_data_t[2]~I .output_async_reset = "none";
defparam \R_data_t[2]~I .output_power_up = "low";
defparam \R_data_t[2]~I .output_register_mode = "none";
defparam \R_data_t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_data_t[3]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data_t[3]));
// synopsys translate_off
defparam \R_data_t[3]~I .input_async_reset = "none";
defparam \R_data_t[3]~I .input_power_up = "low";
defparam \R_data_t[3]~I .input_register_mode = "none";
defparam \R_data_t[3]~I .input_sync_reset = "none";
defparam \R_data_t[3]~I .oe_async_reset = "none";
defparam \R_data_t[3]~I .oe_power_up = "low";
defparam \R_data_t[3]~I .oe_register_mode = "none";
defparam \R_data_t[3]~I .oe_sync_reset = "none";
defparam \R_data_t[3]~I .operation_mode = "output";
defparam \R_data_t[3]~I .output_async_reset = "none";
defparam \R_data_t[3]~I .output_power_up = "low";
defparam \R_data_t[3]~I .output_register_mode = "none";
defparam \R_data_t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_data_t[4]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data_t[4]));
// synopsys translate_off
defparam \R_data_t[4]~I .input_async_reset = "none";
defparam \R_data_t[4]~I .input_power_up = "low";
defparam \R_data_t[4]~I .input_register_mode = "none";
defparam \R_data_t[4]~I .input_sync_reset = "none";
defparam \R_data_t[4]~I .oe_async_reset = "none";
defparam \R_data_t[4]~I .oe_power_up = "low";
defparam \R_data_t[4]~I .oe_register_mode = "none";
defparam \R_data_t[4]~I .oe_sync_reset = "none";
defparam \R_data_t[4]~I .operation_mode = "output";
defparam \R_data_t[4]~I .output_async_reset = "none";
defparam \R_data_t[4]~I .output_power_up = "low";
defparam \R_data_t[4]~I .output_register_mode = "none";
defparam \R_data_t[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_data_t[5]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data_t[5]));
// synopsys translate_off
defparam \R_data_t[5]~I .input_async_reset = "none";
defparam \R_data_t[5]~I .input_power_up = "low";
defparam \R_data_t[5]~I .input_register_mode = "none";
defparam \R_data_t[5]~I .input_sync_reset = "none";
defparam \R_data_t[5]~I .oe_async_reset = "none";
defparam \R_data_t[5]~I .oe_power_up = "low";
defparam \R_data_t[5]~I .oe_register_mode = "none";
defparam \R_data_t[5]~I .oe_sync_reset = "none";
defparam \R_data_t[5]~I .operation_mode = "output";
defparam \R_data_t[5]~I .output_async_reset = "none";
defparam \R_data_t[5]~I .output_power_up = "low";
defparam \R_data_t[5]~I .output_register_mode = "none";
defparam \R_data_t[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_data_t[6]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data_t[6]));
// synopsys translate_off
defparam \R_data_t[6]~I .input_async_reset = "none";
defparam \R_data_t[6]~I .input_power_up = "low";
defparam \R_data_t[6]~I .input_register_mode = "none";
defparam \R_data_t[6]~I .input_sync_reset = "none";
defparam \R_data_t[6]~I .oe_async_reset = "none";
defparam \R_data_t[6]~I .oe_power_up = "low";
defparam \R_data_t[6]~I .oe_register_mode = "none";
defparam \R_data_t[6]~I .oe_sync_reset = "none";
defparam \R_data_t[6]~I .operation_mode = "output";
defparam \R_data_t[6]~I .output_async_reset = "none";
defparam \R_data_t[6]~I .output_power_up = "low";
defparam \R_data_t[6]~I .output_register_mode = "none";
defparam \R_data_t[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_data_t[7]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data_t[7]));
// synopsys translate_off
defparam \R_data_t[7]~I .input_async_reset = "none";
defparam \R_data_t[7]~I .input_power_up = "low";
defparam \R_data_t[7]~I .input_register_mode = "none";
defparam \R_data_t[7]~I .input_sync_reset = "none";
defparam \R_data_t[7]~I .oe_async_reset = "none";
defparam \R_data_t[7]~I .oe_power_up = "low";
defparam \R_data_t[7]~I .oe_register_mode = "none";
defparam \R_data_t[7]~I .oe_sync_reset = "none";
defparam \R_data_t[7]~I .operation_mode = "output";
defparam \R_data_t[7]~I .output_async_reset = "none";
defparam \R_data_t[7]~I .output_power_up = "low";
defparam \R_data_t[7]~I .output_register_mode = "none";
defparam \R_data_t[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_data_t[8]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data_t[8]));
// synopsys translate_off
defparam \R_data_t[8]~I .input_async_reset = "none";
defparam \R_data_t[8]~I .input_power_up = "low";
defparam \R_data_t[8]~I .input_register_mode = "none";
defparam \R_data_t[8]~I .input_sync_reset = "none";
defparam \R_data_t[8]~I .oe_async_reset = "none";
defparam \R_data_t[8]~I .oe_power_up = "low";
defparam \R_data_t[8]~I .oe_register_mode = "none";
defparam \R_data_t[8]~I .oe_sync_reset = "none";
defparam \R_data_t[8]~I .operation_mode = "output";
defparam \R_data_t[8]~I .output_async_reset = "none";
defparam \R_data_t[8]~I .output_power_up = "low";
defparam \R_data_t[8]~I .output_register_mode = "none";
defparam \R_data_t[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_data_t[9]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data_t[9]));
// synopsys translate_off
defparam \R_data_t[9]~I .input_async_reset = "none";
defparam \R_data_t[9]~I .input_power_up = "low";
defparam \R_data_t[9]~I .input_register_mode = "none";
defparam \R_data_t[9]~I .input_sync_reset = "none";
defparam \R_data_t[9]~I .oe_async_reset = "none";
defparam \R_data_t[9]~I .oe_power_up = "low";
defparam \R_data_t[9]~I .oe_register_mode = "none";
defparam \R_data_t[9]~I .oe_sync_reset = "none";
defparam \R_data_t[9]~I .operation_mode = "output";
defparam \R_data_t[9]~I .output_async_reset = "none";
defparam \R_data_t[9]~I .output_power_up = "low";
defparam \R_data_t[9]~I .output_register_mode = "none";
defparam \R_data_t[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_data_t[10]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data_t[10]));
// synopsys translate_off
defparam \R_data_t[10]~I .input_async_reset = "none";
defparam \R_data_t[10]~I .input_power_up = "low";
defparam \R_data_t[10]~I .input_register_mode = "none";
defparam \R_data_t[10]~I .input_sync_reset = "none";
defparam \R_data_t[10]~I .oe_async_reset = "none";
defparam \R_data_t[10]~I .oe_power_up = "low";
defparam \R_data_t[10]~I .oe_register_mode = "none";
defparam \R_data_t[10]~I .oe_sync_reset = "none";
defparam \R_data_t[10]~I .operation_mode = "output";
defparam \R_data_t[10]~I .output_async_reset = "none";
defparam \R_data_t[10]~I .output_power_up = "low";
defparam \R_data_t[10]~I .output_register_mode = "none";
defparam \R_data_t[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_data_t[11]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data_t[11]));
// synopsys translate_off
defparam \R_data_t[11]~I .input_async_reset = "none";
defparam \R_data_t[11]~I .input_power_up = "low";
defparam \R_data_t[11]~I .input_register_mode = "none";
defparam \R_data_t[11]~I .input_sync_reset = "none";
defparam \R_data_t[11]~I .oe_async_reset = "none";
defparam \R_data_t[11]~I .oe_power_up = "low";
defparam \R_data_t[11]~I .oe_register_mode = "none";
defparam \R_data_t[11]~I .oe_sync_reset = "none";
defparam \R_data_t[11]~I .operation_mode = "output";
defparam \R_data_t[11]~I .output_async_reset = "none";
defparam \R_data_t[11]~I .output_power_up = "low";
defparam \R_data_t[11]~I .output_register_mode = "none";
defparam \R_data_t[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_data_t[12]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data_t[12]));
// synopsys translate_off
defparam \R_data_t[12]~I .input_async_reset = "none";
defparam \R_data_t[12]~I .input_power_up = "low";
defparam \R_data_t[12]~I .input_register_mode = "none";
defparam \R_data_t[12]~I .input_sync_reset = "none";
defparam \R_data_t[12]~I .oe_async_reset = "none";
defparam \R_data_t[12]~I .oe_power_up = "low";
defparam \R_data_t[12]~I .oe_register_mode = "none";
defparam \R_data_t[12]~I .oe_sync_reset = "none";
defparam \R_data_t[12]~I .operation_mode = "output";
defparam \R_data_t[12]~I .output_async_reset = "none";
defparam \R_data_t[12]~I .output_power_up = "low";
defparam \R_data_t[12]~I .output_register_mode = "none";
defparam \R_data_t[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_data_t[13]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data_t[13]));
// synopsys translate_off
defparam \R_data_t[13]~I .input_async_reset = "none";
defparam \R_data_t[13]~I .input_power_up = "low";
defparam \R_data_t[13]~I .input_register_mode = "none";
defparam \R_data_t[13]~I .input_sync_reset = "none";
defparam \R_data_t[13]~I .oe_async_reset = "none";
defparam \R_data_t[13]~I .oe_power_up = "low";
defparam \R_data_t[13]~I .oe_register_mode = "none";
defparam \R_data_t[13]~I .oe_sync_reset = "none";
defparam \R_data_t[13]~I .operation_mode = "output";
defparam \R_data_t[13]~I .output_async_reset = "none";
defparam \R_data_t[13]~I .output_power_up = "low";
defparam \R_data_t[13]~I .output_register_mode = "none";
defparam \R_data_t[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_data_t[14]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data_t[14]));
// synopsys translate_off
defparam \R_data_t[14]~I .input_async_reset = "none";
defparam \R_data_t[14]~I .input_power_up = "low";
defparam \R_data_t[14]~I .input_register_mode = "none";
defparam \R_data_t[14]~I .input_sync_reset = "none";
defparam \R_data_t[14]~I .oe_async_reset = "none";
defparam \R_data_t[14]~I .oe_power_up = "low";
defparam \R_data_t[14]~I .oe_register_mode = "none";
defparam \R_data_t[14]~I .oe_sync_reset = "none";
defparam \R_data_t[14]~I .operation_mode = "output";
defparam \R_data_t[14]~I .output_async_reset = "none";
defparam \R_data_t[14]~I .output_power_up = "low";
defparam \R_data_t[14]~I .output_register_mode = "none";
defparam \R_data_t[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_data_t[15]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data_t[15]));
// synopsys translate_off
defparam \R_data_t[15]~I .input_async_reset = "none";
defparam \R_data_t[15]~I .input_power_up = "low";
defparam \R_data_t[15]~I .input_register_mode = "none";
defparam \R_data_t[15]~I .input_sync_reset = "none";
defparam \R_data_t[15]~I .oe_async_reset = "none";
defparam \R_data_t[15]~I .oe_power_up = "low";
defparam \R_data_t[15]~I .oe_register_mode = "none";
defparam \R_data_t[15]~I .oe_sync_reset = "none";
defparam \R_data_t[15]~I .operation_mode = "output";
defparam \R_data_t[15]~I .output_async_reset = "none";
defparam \R_data_t[15]~I .output_power_up = "low";
defparam \R_data_t[15]~I .output_register_mode = "none";
defparam \R_data_t[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_W_data_t[0]~I (
	.datain(\BO|bank|data_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data_t[0]));
// synopsys translate_off
defparam \RAM_W_data_t[0]~I .input_async_reset = "none";
defparam \RAM_W_data_t[0]~I .input_power_up = "low";
defparam \RAM_W_data_t[0]~I .input_register_mode = "none";
defparam \RAM_W_data_t[0]~I .input_sync_reset = "none";
defparam \RAM_W_data_t[0]~I .oe_async_reset = "none";
defparam \RAM_W_data_t[0]~I .oe_power_up = "low";
defparam \RAM_W_data_t[0]~I .oe_register_mode = "none";
defparam \RAM_W_data_t[0]~I .oe_sync_reset = "none";
defparam \RAM_W_data_t[0]~I .operation_mode = "output";
defparam \RAM_W_data_t[0]~I .output_async_reset = "none";
defparam \RAM_W_data_t[0]~I .output_power_up = "low";
defparam \RAM_W_data_t[0]~I .output_register_mode = "none";
defparam \RAM_W_data_t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_W_data_t[1]~I (
	.datain(\BO|bank|data_rtl_0|auto_generated|ram_block1a15 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data_t[1]));
// synopsys translate_off
defparam \RAM_W_data_t[1]~I .input_async_reset = "none";
defparam \RAM_W_data_t[1]~I .input_power_up = "low";
defparam \RAM_W_data_t[1]~I .input_register_mode = "none";
defparam \RAM_W_data_t[1]~I .input_sync_reset = "none";
defparam \RAM_W_data_t[1]~I .oe_async_reset = "none";
defparam \RAM_W_data_t[1]~I .oe_power_up = "low";
defparam \RAM_W_data_t[1]~I .oe_register_mode = "none";
defparam \RAM_W_data_t[1]~I .oe_sync_reset = "none";
defparam \RAM_W_data_t[1]~I .operation_mode = "output";
defparam \RAM_W_data_t[1]~I .output_async_reset = "none";
defparam \RAM_W_data_t[1]~I .output_power_up = "low";
defparam \RAM_W_data_t[1]~I .output_register_mode = "none";
defparam \RAM_W_data_t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_W_data_t[2]~I (
	.datain(\BO|bank|data_rtl_0|auto_generated|ram_block1a14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data_t[2]));
// synopsys translate_off
defparam \RAM_W_data_t[2]~I .input_async_reset = "none";
defparam \RAM_W_data_t[2]~I .input_power_up = "low";
defparam \RAM_W_data_t[2]~I .input_register_mode = "none";
defparam \RAM_W_data_t[2]~I .input_sync_reset = "none";
defparam \RAM_W_data_t[2]~I .oe_async_reset = "none";
defparam \RAM_W_data_t[2]~I .oe_power_up = "low";
defparam \RAM_W_data_t[2]~I .oe_register_mode = "none";
defparam \RAM_W_data_t[2]~I .oe_sync_reset = "none";
defparam \RAM_W_data_t[2]~I .operation_mode = "output";
defparam \RAM_W_data_t[2]~I .output_async_reset = "none";
defparam \RAM_W_data_t[2]~I .output_power_up = "low";
defparam \RAM_W_data_t[2]~I .output_register_mode = "none";
defparam \RAM_W_data_t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_W_data_t[3]~I (
	.datain(\BO|bank|data_rtl_0|auto_generated|ram_block1a13 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data_t[3]));
// synopsys translate_off
defparam \RAM_W_data_t[3]~I .input_async_reset = "none";
defparam \RAM_W_data_t[3]~I .input_power_up = "low";
defparam \RAM_W_data_t[3]~I .input_register_mode = "none";
defparam \RAM_W_data_t[3]~I .input_sync_reset = "none";
defparam \RAM_W_data_t[3]~I .oe_async_reset = "none";
defparam \RAM_W_data_t[3]~I .oe_power_up = "low";
defparam \RAM_W_data_t[3]~I .oe_register_mode = "none";
defparam \RAM_W_data_t[3]~I .oe_sync_reset = "none";
defparam \RAM_W_data_t[3]~I .operation_mode = "output";
defparam \RAM_W_data_t[3]~I .output_async_reset = "none";
defparam \RAM_W_data_t[3]~I .output_power_up = "low";
defparam \RAM_W_data_t[3]~I .output_register_mode = "none";
defparam \RAM_W_data_t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_W_data_t[4]~I (
	.datain(\BO|bank|data_rtl_0|auto_generated|ram_block1a12 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data_t[4]));
// synopsys translate_off
defparam \RAM_W_data_t[4]~I .input_async_reset = "none";
defparam \RAM_W_data_t[4]~I .input_power_up = "low";
defparam \RAM_W_data_t[4]~I .input_register_mode = "none";
defparam \RAM_W_data_t[4]~I .input_sync_reset = "none";
defparam \RAM_W_data_t[4]~I .oe_async_reset = "none";
defparam \RAM_W_data_t[4]~I .oe_power_up = "low";
defparam \RAM_W_data_t[4]~I .oe_register_mode = "none";
defparam \RAM_W_data_t[4]~I .oe_sync_reset = "none";
defparam \RAM_W_data_t[4]~I .operation_mode = "output";
defparam \RAM_W_data_t[4]~I .output_async_reset = "none";
defparam \RAM_W_data_t[4]~I .output_power_up = "low";
defparam \RAM_W_data_t[4]~I .output_register_mode = "none";
defparam \RAM_W_data_t[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_W_data_t[5]~I (
	.datain(\BO|bank|data_rtl_0|auto_generated|ram_block1a11 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data_t[5]));
// synopsys translate_off
defparam \RAM_W_data_t[5]~I .input_async_reset = "none";
defparam \RAM_W_data_t[5]~I .input_power_up = "low";
defparam \RAM_W_data_t[5]~I .input_register_mode = "none";
defparam \RAM_W_data_t[5]~I .input_sync_reset = "none";
defparam \RAM_W_data_t[5]~I .oe_async_reset = "none";
defparam \RAM_W_data_t[5]~I .oe_power_up = "low";
defparam \RAM_W_data_t[5]~I .oe_register_mode = "none";
defparam \RAM_W_data_t[5]~I .oe_sync_reset = "none";
defparam \RAM_W_data_t[5]~I .operation_mode = "output";
defparam \RAM_W_data_t[5]~I .output_async_reset = "none";
defparam \RAM_W_data_t[5]~I .output_power_up = "low";
defparam \RAM_W_data_t[5]~I .output_register_mode = "none";
defparam \RAM_W_data_t[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_W_data_t[6]~I (
	.datain(\BO|bank|data_rtl_0|auto_generated|ram_block1a10 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data_t[6]));
// synopsys translate_off
defparam \RAM_W_data_t[6]~I .input_async_reset = "none";
defparam \RAM_W_data_t[6]~I .input_power_up = "low";
defparam \RAM_W_data_t[6]~I .input_register_mode = "none";
defparam \RAM_W_data_t[6]~I .input_sync_reset = "none";
defparam \RAM_W_data_t[6]~I .oe_async_reset = "none";
defparam \RAM_W_data_t[6]~I .oe_power_up = "low";
defparam \RAM_W_data_t[6]~I .oe_register_mode = "none";
defparam \RAM_W_data_t[6]~I .oe_sync_reset = "none";
defparam \RAM_W_data_t[6]~I .operation_mode = "output";
defparam \RAM_W_data_t[6]~I .output_async_reset = "none";
defparam \RAM_W_data_t[6]~I .output_power_up = "low";
defparam \RAM_W_data_t[6]~I .output_register_mode = "none";
defparam \RAM_W_data_t[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_W_data_t[7]~I (
	.datain(\BO|bank|data_rtl_0|auto_generated|ram_block1a9 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data_t[7]));
// synopsys translate_off
defparam \RAM_W_data_t[7]~I .input_async_reset = "none";
defparam \RAM_W_data_t[7]~I .input_power_up = "low";
defparam \RAM_W_data_t[7]~I .input_register_mode = "none";
defparam \RAM_W_data_t[7]~I .input_sync_reset = "none";
defparam \RAM_W_data_t[7]~I .oe_async_reset = "none";
defparam \RAM_W_data_t[7]~I .oe_power_up = "low";
defparam \RAM_W_data_t[7]~I .oe_register_mode = "none";
defparam \RAM_W_data_t[7]~I .oe_sync_reset = "none";
defparam \RAM_W_data_t[7]~I .operation_mode = "output";
defparam \RAM_W_data_t[7]~I .output_async_reset = "none";
defparam \RAM_W_data_t[7]~I .output_power_up = "low";
defparam \RAM_W_data_t[7]~I .output_register_mode = "none";
defparam \RAM_W_data_t[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_W_data_t[8]~I (
	.datain(\BO|bank|data_rtl_0|auto_generated|ram_block1a8 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data_t[8]));
// synopsys translate_off
defparam \RAM_W_data_t[8]~I .input_async_reset = "none";
defparam \RAM_W_data_t[8]~I .input_power_up = "low";
defparam \RAM_W_data_t[8]~I .input_register_mode = "none";
defparam \RAM_W_data_t[8]~I .input_sync_reset = "none";
defparam \RAM_W_data_t[8]~I .oe_async_reset = "none";
defparam \RAM_W_data_t[8]~I .oe_power_up = "low";
defparam \RAM_W_data_t[8]~I .oe_register_mode = "none";
defparam \RAM_W_data_t[8]~I .oe_sync_reset = "none";
defparam \RAM_W_data_t[8]~I .operation_mode = "output";
defparam \RAM_W_data_t[8]~I .output_async_reset = "none";
defparam \RAM_W_data_t[8]~I .output_power_up = "low";
defparam \RAM_W_data_t[8]~I .output_register_mode = "none";
defparam \RAM_W_data_t[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_W_data_t[9]~I (
	.datain(\BO|bank|data_rtl_0|auto_generated|ram_block1a7 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data_t[9]));
// synopsys translate_off
defparam \RAM_W_data_t[9]~I .input_async_reset = "none";
defparam \RAM_W_data_t[9]~I .input_power_up = "low";
defparam \RAM_W_data_t[9]~I .input_register_mode = "none";
defparam \RAM_W_data_t[9]~I .input_sync_reset = "none";
defparam \RAM_W_data_t[9]~I .oe_async_reset = "none";
defparam \RAM_W_data_t[9]~I .oe_power_up = "low";
defparam \RAM_W_data_t[9]~I .oe_register_mode = "none";
defparam \RAM_W_data_t[9]~I .oe_sync_reset = "none";
defparam \RAM_W_data_t[9]~I .operation_mode = "output";
defparam \RAM_W_data_t[9]~I .output_async_reset = "none";
defparam \RAM_W_data_t[9]~I .output_power_up = "low";
defparam \RAM_W_data_t[9]~I .output_register_mode = "none";
defparam \RAM_W_data_t[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_W_data_t[10]~I (
	.datain(\BO|bank|data_rtl_0|auto_generated|ram_block1a6 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data_t[10]));
// synopsys translate_off
defparam \RAM_W_data_t[10]~I .input_async_reset = "none";
defparam \RAM_W_data_t[10]~I .input_power_up = "low";
defparam \RAM_W_data_t[10]~I .input_register_mode = "none";
defparam \RAM_W_data_t[10]~I .input_sync_reset = "none";
defparam \RAM_W_data_t[10]~I .oe_async_reset = "none";
defparam \RAM_W_data_t[10]~I .oe_power_up = "low";
defparam \RAM_W_data_t[10]~I .oe_register_mode = "none";
defparam \RAM_W_data_t[10]~I .oe_sync_reset = "none";
defparam \RAM_W_data_t[10]~I .operation_mode = "output";
defparam \RAM_W_data_t[10]~I .output_async_reset = "none";
defparam \RAM_W_data_t[10]~I .output_power_up = "low";
defparam \RAM_W_data_t[10]~I .output_register_mode = "none";
defparam \RAM_W_data_t[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_W_data_t[11]~I (
	.datain(\BO|bank|data_rtl_0|auto_generated|ram_block1a5 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data_t[11]));
// synopsys translate_off
defparam \RAM_W_data_t[11]~I .input_async_reset = "none";
defparam \RAM_W_data_t[11]~I .input_power_up = "low";
defparam \RAM_W_data_t[11]~I .input_register_mode = "none";
defparam \RAM_W_data_t[11]~I .input_sync_reset = "none";
defparam \RAM_W_data_t[11]~I .oe_async_reset = "none";
defparam \RAM_W_data_t[11]~I .oe_power_up = "low";
defparam \RAM_W_data_t[11]~I .oe_register_mode = "none";
defparam \RAM_W_data_t[11]~I .oe_sync_reset = "none";
defparam \RAM_W_data_t[11]~I .operation_mode = "output";
defparam \RAM_W_data_t[11]~I .output_async_reset = "none";
defparam \RAM_W_data_t[11]~I .output_power_up = "low";
defparam \RAM_W_data_t[11]~I .output_register_mode = "none";
defparam \RAM_W_data_t[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_W_data_t[12]~I (
	.datain(\BO|bank|data_rtl_0|auto_generated|ram_block1a4 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data_t[12]));
// synopsys translate_off
defparam \RAM_W_data_t[12]~I .input_async_reset = "none";
defparam \RAM_W_data_t[12]~I .input_power_up = "low";
defparam \RAM_W_data_t[12]~I .input_register_mode = "none";
defparam \RAM_W_data_t[12]~I .input_sync_reset = "none";
defparam \RAM_W_data_t[12]~I .oe_async_reset = "none";
defparam \RAM_W_data_t[12]~I .oe_power_up = "low";
defparam \RAM_W_data_t[12]~I .oe_register_mode = "none";
defparam \RAM_W_data_t[12]~I .oe_sync_reset = "none";
defparam \RAM_W_data_t[12]~I .operation_mode = "output";
defparam \RAM_W_data_t[12]~I .output_async_reset = "none";
defparam \RAM_W_data_t[12]~I .output_power_up = "low";
defparam \RAM_W_data_t[12]~I .output_register_mode = "none";
defparam \RAM_W_data_t[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_W_data_t[13]~I (
	.datain(\BO|bank|data_rtl_0|auto_generated|ram_block1a3 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data_t[13]));
// synopsys translate_off
defparam \RAM_W_data_t[13]~I .input_async_reset = "none";
defparam \RAM_W_data_t[13]~I .input_power_up = "low";
defparam \RAM_W_data_t[13]~I .input_register_mode = "none";
defparam \RAM_W_data_t[13]~I .input_sync_reset = "none";
defparam \RAM_W_data_t[13]~I .oe_async_reset = "none";
defparam \RAM_W_data_t[13]~I .oe_power_up = "low";
defparam \RAM_W_data_t[13]~I .oe_register_mode = "none";
defparam \RAM_W_data_t[13]~I .oe_sync_reset = "none";
defparam \RAM_W_data_t[13]~I .operation_mode = "output";
defparam \RAM_W_data_t[13]~I .output_async_reset = "none";
defparam \RAM_W_data_t[13]~I .output_power_up = "low";
defparam \RAM_W_data_t[13]~I .output_register_mode = "none";
defparam \RAM_W_data_t[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_W_data_t[14]~I (
	.datain(\BO|bank|data_rtl_0|auto_generated|ram_block1a2 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data_t[14]));
// synopsys translate_off
defparam \RAM_W_data_t[14]~I .input_async_reset = "none";
defparam \RAM_W_data_t[14]~I .input_power_up = "low";
defparam \RAM_W_data_t[14]~I .input_register_mode = "none";
defparam \RAM_W_data_t[14]~I .input_sync_reset = "none";
defparam \RAM_W_data_t[14]~I .oe_async_reset = "none";
defparam \RAM_W_data_t[14]~I .oe_power_up = "low";
defparam \RAM_W_data_t[14]~I .oe_register_mode = "none";
defparam \RAM_W_data_t[14]~I .oe_sync_reset = "none";
defparam \RAM_W_data_t[14]~I .operation_mode = "output";
defparam \RAM_W_data_t[14]~I .output_async_reset = "none";
defparam \RAM_W_data_t[14]~I .output_power_up = "low";
defparam \RAM_W_data_t[14]~I .output_register_mode = "none";
defparam \RAM_W_data_t[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_W_data_t[15]~I (
	.datain(\BO|bank|data_rtl_0|auto_generated|ram_block1a1 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data_t[15]));
// synopsys translate_off
defparam \RAM_W_data_t[15]~I .input_async_reset = "none";
defparam \RAM_W_data_t[15]~I .input_power_up = "low";
defparam \RAM_W_data_t[15]~I .input_register_mode = "none";
defparam \RAM_W_data_t[15]~I .input_sync_reset = "none";
defparam \RAM_W_data_t[15]~I .oe_async_reset = "none";
defparam \RAM_W_data_t[15]~I .oe_power_up = "low";
defparam \RAM_W_data_t[15]~I .oe_register_mode = "none";
defparam \RAM_W_data_t[15]~I .oe_sync_reset = "none";
defparam \RAM_W_data_t[15]~I .operation_mode = "output";
defparam \RAM_W_data_t[15]~I .output_async_reset = "none";
defparam \RAM_W_data_t[15]~I .output_power_up = "low";
defparam \RAM_W_data_t[15]~I .output_register_mode = "none";
defparam \RAM_W_data_t[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \I_rd_t~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I_rd_t));
// synopsys translate_off
defparam \I_rd_t~I .input_async_reset = "none";
defparam \I_rd_t~I .input_power_up = "low";
defparam \I_rd_t~I .input_register_mode = "none";
defparam \I_rd_t~I .input_sync_reset = "none";
defparam \I_rd_t~I .oe_async_reset = "none";
defparam \I_rd_t~I .oe_power_up = "low";
defparam \I_rd_t~I .oe_register_mode = "none";
defparam \I_rd_t~I .oe_sync_reset = "none";
defparam \I_rd_t~I .operation_mode = "output";
defparam \I_rd_t~I .output_async_reset = "none";
defparam \I_rd_t~I .output_power_up = "low";
defparam \I_rd_t~I .output_register_mode = "none";
defparam \I_rd_t~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_s_t~I (
	.datain(\CU|BC|RF_s~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_s_t));
// synopsys translate_off
defparam \RF_s_t~I .input_async_reset = "none";
defparam \RF_s_t~I .input_power_up = "low";
defparam \RF_s_t~I .input_register_mode = "none";
defparam \RF_s_t~I .input_sync_reset = "none";
defparam \RF_s_t~I .oe_async_reset = "none";
defparam \RF_s_t~I .oe_power_up = "low";
defparam \RF_s_t~I .oe_register_mode = "none";
defparam \RF_s_t~I .oe_sync_reset = "none";
defparam \RF_s_t~I .operation_mode = "output";
defparam \RF_s_t~I .output_async_reset = "none";
defparam \RF_s_t~I .output_power_up = "low";
defparam \RF_s_t~I .output_register_mode = "none";
defparam \RF_s_t~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_wr_t~I (
	.datain(\CU|BC|RF_W_wr~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_wr_t));
// synopsys translate_off
defparam \RF_W_wr_t~I .input_async_reset = "none";
defparam \RF_W_wr_t~I .input_power_up = "low";
defparam \RF_W_wr_t~I .input_register_mode = "none";
defparam \RF_W_wr_t~I .input_sync_reset = "none";
defparam \RF_W_wr_t~I .oe_async_reset = "none";
defparam \RF_W_wr_t~I .oe_power_up = "low";
defparam \RF_W_wr_t~I .oe_register_mode = "none";
defparam \RF_W_wr_t~I .oe_sync_reset = "none";
defparam \RF_W_wr_t~I .operation_mode = "output";
defparam \RF_W_wr_t~I .output_async_reset = "none";
defparam \RF_W_wr_t~I .output_power_up = "low";
defparam \RF_W_wr_t~I .output_register_mode = "none";
defparam \RF_W_wr_t~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_Rp_rd_t~I (
	.datain(\CU|BC|RF_Rp_rd~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_Rp_rd_t));
// synopsys translate_off
defparam \RF_Rp_rd_t~I .input_async_reset = "none";
defparam \RF_Rp_rd_t~I .input_power_up = "low";
defparam \RF_Rp_rd_t~I .input_register_mode = "none";
defparam \RF_Rp_rd_t~I .input_sync_reset = "none";
defparam \RF_Rp_rd_t~I .oe_async_reset = "none";
defparam \RF_Rp_rd_t~I .oe_power_up = "low";
defparam \RF_Rp_rd_t~I .oe_register_mode = "none";
defparam \RF_Rp_rd_t~I .oe_sync_reset = "none";
defparam \RF_Rp_rd_t~I .operation_mode = "output";
defparam \RF_Rp_rd_t~I .output_async_reset = "none";
defparam \RF_Rp_rd_t~I .output_power_up = "low";
defparam \RF_Rp_rd_t~I .output_register_mode = "none";
defparam \RF_Rp_rd_t~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_Rq_rd_t~I (
	.datain(\CU|BC|RF_W_wr~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_Rq_rd_t));
// synopsys translate_off
defparam \RF_Rq_rd_t~I .input_async_reset = "none";
defparam \RF_Rq_rd_t~I .input_power_up = "low";
defparam \RF_Rq_rd_t~I .input_register_mode = "none";
defparam \RF_Rq_rd_t~I .input_sync_reset = "none";
defparam \RF_Rq_rd_t~I .oe_async_reset = "none";
defparam \RF_Rq_rd_t~I .oe_power_up = "low";
defparam \RF_Rq_rd_t~I .oe_register_mode = "none";
defparam \RF_Rq_rd_t~I .oe_sync_reset = "none";
defparam \RF_Rq_rd_t~I .operation_mode = "output";
defparam \RF_Rq_rd_t~I .output_async_reset = "none";
defparam \RF_Rq_rd_t~I .output_power_up = "low";
defparam \RF_Rq_rd_t~I .output_register_mode = "none";
defparam \RF_Rq_rd_t~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \alu_s0_t~I (
	.datain(\CU|BC|RF_W_wr~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_s0_t));
// synopsys translate_off
defparam \alu_s0_t~I .input_async_reset = "none";
defparam \alu_s0_t~I .input_power_up = "low";
defparam \alu_s0_t~I .input_register_mode = "none";
defparam \alu_s0_t~I .input_sync_reset = "none";
defparam \alu_s0_t~I .oe_async_reset = "none";
defparam \alu_s0_t~I .oe_power_up = "low";
defparam \alu_s0_t~I .oe_register_mode = "none";
defparam \alu_s0_t~I .oe_sync_reset = "none";
defparam \alu_s0_t~I .operation_mode = "output";
defparam \alu_s0_t~I .output_async_reset = "none";
defparam \alu_s0_t~I .output_power_up = "low";
defparam \alu_s0_t~I .output_register_mode = "none";
defparam \alu_s0_t~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_rd_t~I (
	.datain(\CU|BC|y_present.load1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_rd_t));
// synopsys translate_off
defparam \D_rd_t~I .input_async_reset = "none";
defparam \D_rd_t~I .input_power_up = "low";
defparam \D_rd_t~I .input_register_mode = "none";
defparam \D_rd_t~I .input_sync_reset = "none";
defparam \D_rd_t~I .oe_async_reset = "none";
defparam \D_rd_t~I .oe_power_up = "low";
defparam \D_rd_t~I .oe_register_mode = "none";
defparam \D_rd_t~I .oe_sync_reset = "none";
defparam \D_rd_t~I .operation_mode = "output";
defparam \D_rd_t~I .output_async_reset = "none";
defparam \D_rd_t~I .output_power_up = "low";
defparam \D_rd_t~I .output_register_mode = "none";
defparam \D_rd_t~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_wr_t~I (
	.datain(\CU|BC|y_present.store2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_wr_t));
// synopsys translate_off
defparam \D_wr_t~I .input_async_reset = "none";
defparam \D_wr_t~I .input_power_up = "low";
defparam \D_wr_t~I .input_register_mode = "none";
defparam \D_wr_t~I .input_sync_reset = "none";
defparam \D_wr_t~I .oe_async_reset = "none";
defparam \D_wr_t~I .oe_power_up = "low";
defparam \D_wr_t~I .oe_register_mode = "none";
defparam \D_wr_t~I .oe_sync_reset = "none";
defparam \D_wr_t~I .operation_mode = "output";
defparam \D_wr_t~I .output_async_reset = "none";
defparam \D_wr_t~I .output_power_up = "low";
defparam \D_wr_t~I .output_register_mode = "none";
defparam \D_wr_t~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_addr_t[0]~I (
	.datain(\CU|BC|RF_W_addr[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_addr_t[0]));
// synopsys translate_off
defparam \RF_W_addr_t[0]~I .input_async_reset = "none";
defparam \RF_W_addr_t[0]~I .input_power_up = "low";
defparam \RF_W_addr_t[0]~I .input_register_mode = "none";
defparam \RF_W_addr_t[0]~I .input_sync_reset = "none";
defparam \RF_W_addr_t[0]~I .oe_async_reset = "none";
defparam \RF_W_addr_t[0]~I .oe_power_up = "low";
defparam \RF_W_addr_t[0]~I .oe_register_mode = "none";
defparam \RF_W_addr_t[0]~I .oe_sync_reset = "none";
defparam \RF_W_addr_t[0]~I .operation_mode = "output";
defparam \RF_W_addr_t[0]~I .output_async_reset = "none";
defparam \RF_W_addr_t[0]~I .output_power_up = "low";
defparam \RF_W_addr_t[0]~I .output_register_mode = "none";
defparam \RF_W_addr_t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_addr_t[1]~I (
	.datain(\CU|BC|RF_W_addr[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_addr_t[1]));
// synopsys translate_off
defparam \RF_W_addr_t[1]~I .input_async_reset = "none";
defparam \RF_W_addr_t[1]~I .input_power_up = "low";
defparam \RF_W_addr_t[1]~I .input_register_mode = "none";
defparam \RF_W_addr_t[1]~I .input_sync_reset = "none";
defparam \RF_W_addr_t[1]~I .oe_async_reset = "none";
defparam \RF_W_addr_t[1]~I .oe_power_up = "low";
defparam \RF_W_addr_t[1]~I .oe_register_mode = "none";
defparam \RF_W_addr_t[1]~I .oe_sync_reset = "none";
defparam \RF_W_addr_t[1]~I .operation_mode = "output";
defparam \RF_W_addr_t[1]~I .output_async_reset = "none";
defparam \RF_W_addr_t[1]~I .output_power_up = "low";
defparam \RF_W_addr_t[1]~I .output_register_mode = "none";
defparam \RF_W_addr_t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_addr_t[2]~I (
	.datain(\CU|BC|RF_W_addr[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_addr_t[2]));
// synopsys translate_off
defparam \RF_W_addr_t[2]~I .input_async_reset = "none";
defparam \RF_W_addr_t[2]~I .input_power_up = "low";
defparam \RF_W_addr_t[2]~I .input_register_mode = "none";
defparam \RF_W_addr_t[2]~I .input_sync_reset = "none";
defparam \RF_W_addr_t[2]~I .oe_async_reset = "none";
defparam \RF_W_addr_t[2]~I .oe_power_up = "low";
defparam \RF_W_addr_t[2]~I .oe_register_mode = "none";
defparam \RF_W_addr_t[2]~I .oe_sync_reset = "none";
defparam \RF_W_addr_t[2]~I .operation_mode = "output";
defparam \RF_W_addr_t[2]~I .output_async_reset = "none";
defparam \RF_W_addr_t[2]~I .output_power_up = "low";
defparam \RF_W_addr_t[2]~I .output_register_mode = "none";
defparam \RF_W_addr_t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_addr_t[3]~I (
	.datain(\CU|BC|RF_W_addr[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_addr_t[3]));
// synopsys translate_off
defparam \RF_W_addr_t[3]~I .input_async_reset = "none";
defparam \RF_W_addr_t[3]~I .input_power_up = "low";
defparam \RF_W_addr_t[3]~I .input_register_mode = "none";
defparam \RF_W_addr_t[3]~I .input_sync_reset = "none";
defparam \RF_W_addr_t[3]~I .oe_async_reset = "none";
defparam \RF_W_addr_t[3]~I .oe_power_up = "low";
defparam \RF_W_addr_t[3]~I .oe_register_mode = "none";
defparam \RF_W_addr_t[3]~I .oe_sync_reset = "none";
defparam \RF_W_addr_t[3]~I .operation_mode = "output";
defparam \RF_W_addr_t[3]~I .output_async_reset = "none";
defparam \RF_W_addr_t[3]~I .output_power_up = "low";
defparam \RF_W_addr_t[3]~I .output_register_mode = "none";
defparam \RF_W_addr_t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_Rp_addr_t[0]~I (
	.datain(\CU|BC|RF_Rp_addr[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_Rp_addr_t[0]));
// synopsys translate_off
defparam \RF_Rp_addr_t[0]~I .input_async_reset = "none";
defparam \RF_Rp_addr_t[0]~I .input_power_up = "low";
defparam \RF_Rp_addr_t[0]~I .input_register_mode = "none";
defparam \RF_Rp_addr_t[0]~I .input_sync_reset = "none";
defparam \RF_Rp_addr_t[0]~I .oe_async_reset = "none";
defparam \RF_Rp_addr_t[0]~I .oe_power_up = "low";
defparam \RF_Rp_addr_t[0]~I .oe_register_mode = "none";
defparam \RF_Rp_addr_t[0]~I .oe_sync_reset = "none";
defparam \RF_Rp_addr_t[0]~I .operation_mode = "output";
defparam \RF_Rp_addr_t[0]~I .output_async_reset = "none";
defparam \RF_Rp_addr_t[0]~I .output_power_up = "low";
defparam \RF_Rp_addr_t[0]~I .output_register_mode = "none";
defparam \RF_Rp_addr_t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_Rp_addr_t[1]~I (
	.datain(\CU|BC|RF_Rp_addr[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_Rp_addr_t[1]));
// synopsys translate_off
defparam \RF_Rp_addr_t[1]~I .input_async_reset = "none";
defparam \RF_Rp_addr_t[1]~I .input_power_up = "low";
defparam \RF_Rp_addr_t[1]~I .input_register_mode = "none";
defparam \RF_Rp_addr_t[1]~I .input_sync_reset = "none";
defparam \RF_Rp_addr_t[1]~I .oe_async_reset = "none";
defparam \RF_Rp_addr_t[1]~I .oe_power_up = "low";
defparam \RF_Rp_addr_t[1]~I .oe_register_mode = "none";
defparam \RF_Rp_addr_t[1]~I .oe_sync_reset = "none";
defparam \RF_Rp_addr_t[1]~I .operation_mode = "output";
defparam \RF_Rp_addr_t[1]~I .output_async_reset = "none";
defparam \RF_Rp_addr_t[1]~I .output_power_up = "low";
defparam \RF_Rp_addr_t[1]~I .output_register_mode = "none";
defparam \RF_Rp_addr_t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_Rp_addr_t[2]~I (
	.datain(\CU|BC|RF_Rp_addr[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_Rp_addr_t[2]));
// synopsys translate_off
defparam \RF_Rp_addr_t[2]~I .input_async_reset = "none";
defparam \RF_Rp_addr_t[2]~I .input_power_up = "low";
defparam \RF_Rp_addr_t[2]~I .input_register_mode = "none";
defparam \RF_Rp_addr_t[2]~I .input_sync_reset = "none";
defparam \RF_Rp_addr_t[2]~I .oe_async_reset = "none";
defparam \RF_Rp_addr_t[2]~I .oe_power_up = "low";
defparam \RF_Rp_addr_t[2]~I .oe_register_mode = "none";
defparam \RF_Rp_addr_t[2]~I .oe_sync_reset = "none";
defparam \RF_Rp_addr_t[2]~I .operation_mode = "output";
defparam \RF_Rp_addr_t[2]~I .output_async_reset = "none";
defparam \RF_Rp_addr_t[2]~I .output_power_up = "low";
defparam \RF_Rp_addr_t[2]~I .output_register_mode = "none";
defparam \RF_Rp_addr_t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_Rp_addr_t[3]~I (
	.datain(\CU|BC|RF_Rp_addr[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_Rp_addr_t[3]));
// synopsys translate_off
defparam \RF_Rp_addr_t[3]~I .input_async_reset = "none";
defparam \RF_Rp_addr_t[3]~I .input_power_up = "low";
defparam \RF_Rp_addr_t[3]~I .input_register_mode = "none";
defparam \RF_Rp_addr_t[3]~I .input_sync_reset = "none";
defparam \RF_Rp_addr_t[3]~I .oe_async_reset = "none";
defparam \RF_Rp_addr_t[3]~I .oe_power_up = "low";
defparam \RF_Rp_addr_t[3]~I .oe_register_mode = "none";
defparam \RF_Rp_addr_t[3]~I .oe_sync_reset = "none";
defparam \RF_Rp_addr_t[3]~I .operation_mode = "output";
defparam \RF_Rp_addr_t[3]~I .output_async_reset = "none";
defparam \RF_Rp_addr_t[3]~I .output_power_up = "low";
defparam \RF_Rp_addr_t[3]~I .output_register_mode = "none";
defparam \RF_Rp_addr_t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_Rq_addr_t[0]~I (
	.datain(\CU|BC|RF_Rq_addr[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_Rq_addr_t[0]));
// synopsys translate_off
defparam \RF_Rq_addr_t[0]~I .input_async_reset = "none";
defparam \RF_Rq_addr_t[0]~I .input_power_up = "low";
defparam \RF_Rq_addr_t[0]~I .input_register_mode = "none";
defparam \RF_Rq_addr_t[0]~I .input_sync_reset = "none";
defparam \RF_Rq_addr_t[0]~I .oe_async_reset = "none";
defparam \RF_Rq_addr_t[0]~I .oe_power_up = "low";
defparam \RF_Rq_addr_t[0]~I .oe_register_mode = "none";
defparam \RF_Rq_addr_t[0]~I .oe_sync_reset = "none";
defparam \RF_Rq_addr_t[0]~I .operation_mode = "output";
defparam \RF_Rq_addr_t[0]~I .output_async_reset = "none";
defparam \RF_Rq_addr_t[0]~I .output_power_up = "low";
defparam \RF_Rq_addr_t[0]~I .output_register_mode = "none";
defparam \RF_Rq_addr_t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_Rq_addr_t[1]~I (
	.datain(\CU|BC|RF_Rq_addr[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_Rq_addr_t[1]));
// synopsys translate_off
defparam \RF_Rq_addr_t[1]~I .input_async_reset = "none";
defparam \RF_Rq_addr_t[1]~I .input_power_up = "low";
defparam \RF_Rq_addr_t[1]~I .input_register_mode = "none";
defparam \RF_Rq_addr_t[1]~I .input_sync_reset = "none";
defparam \RF_Rq_addr_t[1]~I .oe_async_reset = "none";
defparam \RF_Rq_addr_t[1]~I .oe_power_up = "low";
defparam \RF_Rq_addr_t[1]~I .oe_register_mode = "none";
defparam \RF_Rq_addr_t[1]~I .oe_sync_reset = "none";
defparam \RF_Rq_addr_t[1]~I .operation_mode = "output";
defparam \RF_Rq_addr_t[1]~I .output_async_reset = "none";
defparam \RF_Rq_addr_t[1]~I .output_power_up = "low";
defparam \RF_Rq_addr_t[1]~I .output_register_mode = "none";
defparam \RF_Rq_addr_t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_Rq_addr_t[2]~I (
	.datain(\CU|BC|RF_Rq_addr[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_Rq_addr_t[2]));
// synopsys translate_off
defparam \RF_Rq_addr_t[2]~I .input_async_reset = "none";
defparam \RF_Rq_addr_t[2]~I .input_power_up = "low";
defparam \RF_Rq_addr_t[2]~I .input_register_mode = "none";
defparam \RF_Rq_addr_t[2]~I .input_sync_reset = "none";
defparam \RF_Rq_addr_t[2]~I .oe_async_reset = "none";
defparam \RF_Rq_addr_t[2]~I .oe_power_up = "low";
defparam \RF_Rq_addr_t[2]~I .oe_register_mode = "none";
defparam \RF_Rq_addr_t[2]~I .oe_sync_reset = "none";
defparam \RF_Rq_addr_t[2]~I .operation_mode = "output";
defparam \RF_Rq_addr_t[2]~I .output_async_reset = "none";
defparam \RF_Rq_addr_t[2]~I .output_power_up = "low";
defparam \RF_Rq_addr_t[2]~I .output_register_mode = "none";
defparam \RF_Rq_addr_t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_Rq_addr_t[3]~I (
	.datain(\CU|BC|RF_Rq_addr[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_Rq_addr_t[3]));
// synopsys translate_off
defparam \RF_Rq_addr_t[3]~I .input_async_reset = "none";
defparam \RF_Rq_addr_t[3]~I .input_power_up = "low";
defparam \RF_Rq_addr_t[3]~I .input_register_mode = "none";
defparam \RF_Rq_addr_t[3]~I .input_sync_reset = "none";
defparam \RF_Rq_addr_t[3]~I .oe_async_reset = "none";
defparam \RF_Rq_addr_t[3]~I .oe_power_up = "low";
defparam \RF_Rq_addr_t[3]~I .oe_register_mode = "none";
defparam \RF_Rq_addr_t[3]~I .oe_sync_reset = "none";
defparam \RF_Rq_addr_t[3]~I .operation_mode = "output";
defparam \RF_Rq_addr_t[3]~I .output_async_reset = "none";
defparam \RF_Rq_addr_t[3]~I .output_power_up = "low";
defparam \RF_Rq_addr_t[3]~I .output_register_mode = "none";
defparam \RF_Rq_addr_t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_addr_t[0]~I (
	.datain(\CU|BC|D_addr[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_addr_t[0]));
// synopsys translate_off
defparam \D_addr_t[0]~I .input_async_reset = "none";
defparam \D_addr_t[0]~I .input_power_up = "low";
defparam \D_addr_t[0]~I .input_register_mode = "none";
defparam \D_addr_t[0]~I .input_sync_reset = "none";
defparam \D_addr_t[0]~I .oe_async_reset = "none";
defparam \D_addr_t[0]~I .oe_power_up = "low";
defparam \D_addr_t[0]~I .oe_register_mode = "none";
defparam \D_addr_t[0]~I .oe_sync_reset = "none";
defparam \D_addr_t[0]~I .operation_mode = "output";
defparam \D_addr_t[0]~I .output_async_reset = "none";
defparam \D_addr_t[0]~I .output_power_up = "low";
defparam \D_addr_t[0]~I .output_register_mode = "none";
defparam \D_addr_t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_addr_t[1]~I (
	.datain(\CU|BC|D_addr[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_addr_t[1]));
// synopsys translate_off
defparam \D_addr_t[1]~I .input_async_reset = "none";
defparam \D_addr_t[1]~I .input_power_up = "low";
defparam \D_addr_t[1]~I .input_register_mode = "none";
defparam \D_addr_t[1]~I .input_sync_reset = "none";
defparam \D_addr_t[1]~I .oe_async_reset = "none";
defparam \D_addr_t[1]~I .oe_power_up = "low";
defparam \D_addr_t[1]~I .oe_register_mode = "none";
defparam \D_addr_t[1]~I .oe_sync_reset = "none";
defparam \D_addr_t[1]~I .operation_mode = "output";
defparam \D_addr_t[1]~I .output_async_reset = "none";
defparam \D_addr_t[1]~I .output_power_up = "low";
defparam \D_addr_t[1]~I .output_register_mode = "none";
defparam \D_addr_t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_addr_t[2]~I (
	.datain(\CU|BC|D_addr[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_addr_t[2]));
// synopsys translate_off
defparam \D_addr_t[2]~I .input_async_reset = "none";
defparam \D_addr_t[2]~I .input_power_up = "low";
defparam \D_addr_t[2]~I .input_register_mode = "none";
defparam \D_addr_t[2]~I .input_sync_reset = "none";
defparam \D_addr_t[2]~I .oe_async_reset = "none";
defparam \D_addr_t[2]~I .oe_power_up = "low";
defparam \D_addr_t[2]~I .oe_register_mode = "none";
defparam \D_addr_t[2]~I .oe_sync_reset = "none";
defparam \D_addr_t[2]~I .operation_mode = "output";
defparam \D_addr_t[2]~I .output_async_reset = "none";
defparam \D_addr_t[2]~I .output_power_up = "low";
defparam \D_addr_t[2]~I .output_register_mode = "none";
defparam \D_addr_t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_addr_t[3]~I (
	.datain(\CU|BC|D_addr[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_addr_t[3]));
// synopsys translate_off
defparam \D_addr_t[3]~I .input_async_reset = "none";
defparam \D_addr_t[3]~I .input_power_up = "low";
defparam \D_addr_t[3]~I .input_register_mode = "none";
defparam \D_addr_t[3]~I .input_sync_reset = "none";
defparam \D_addr_t[3]~I .oe_async_reset = "none";
defparam \D_addr_t[3]~I .oe_power_up = "low";
defparam \D_addr_t[3]~I .oe_register_mode = "none";
defparam \D_addr_t[3]~I .oe_sync_reset = "none";
defparam \D_addr_t[3]~I .operation_mode = "output";
defparam \D_addr_t[3]~I .output_async_reset = "none";
defparam \D_addr_t[3]~I .output_power_up = "low";
defparam \D_addr_t[3]~I .output_register_mode = "none";
defparam \D_addr_t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_addr_t[4]~I (
	.datain(\CU|BC|D_addr[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_addr_t[4]));
// synopsys translate_off
defparam \D_addr_t[4]~I .input_async_reset = "none";
defparam \D_addr_t[4]~I .input_power_up = "low";
defparam \D_addr_t[4]~I .input_register_mode = "none";
defparam \D_addr_t[4]~I .input_sync_reset = "none";
defparam \D_addr_t[4]~I .oe_async_reset = "none";
defparam \D_addr_t[4]~I .oe_power_up = "low";
defparam \D_addr_t[4]~I .oe_register_mode = "none";
defparam \D_addr_t[4]~I .oe_sync_reset = "none";
defparam \D_addr_t[4]~I .operation_mode = "output";
defparam \D_addr_t[4]~I .output_async_reset = "none";
defparam \D_addr_t[4]~I .output_power_up = "low";
defparam \D_addr_t[4]~I .output_register_mode = "none";
defparam \D_addr_t[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_addr_t[5]~I (
	.datain(\CU|BC|D_addr[5]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_addr_t[5]));
// synopsys translate_off
defparam \D_addr_t[5]~I .input_async_reset = "none";
defparam \D_addr_t[5]~I .input_power_up = "low";
defparam \D_addr_t[5]~I .input_register_mode = "none";
defparam \D_addr_t[5]~I .input_sync_reset = "none";
defparam \D_addr_t[5]~I .oe_async_reset = "none";
defparam \D_addr_t[5]~I .oe_power_up = "low";
defparam \D_addr_t[5]~I .oe_register_mode = "none";
defparam \D_addr_t[5]~I .oe_sync_reset = "none";
defparam \D_addr_t[5]~I .operation_mode = "output";
defparam \D_addr_t[5]~I .output_async_reset = "none";
defparam \D_addr_t[5]~I .output_power_up = "low";
defparam \D_addr_t[5]~I .output_register_mode = "none";
defparam \D_addr_t[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_addr_t[6]~I (
	.datain(\CU|BC|D_addr[6]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_addr_t[6]));
// synopsys translate_off
defparam \D_addr_t[6]~I .input_async_reset = "none";
defparam \D_addr_t[6]~I .input_power_up = "low";
defparam \D_addr_t[6]~I .input_register_mode = "none";
defparam \D_addr_t[6]~I .input_sync_reset = "none";
defparam \D_addr_t[6]~I .oe_async_reset = "none";
defparam \D_addr_t[6]~I .oe_power_up = "low";
defparam \D_addr_t[6]~I .oe_register_mode = "none";
defparam \D_addr_t[6]~I .oe_sync_reset = "none";
defparam \D_addr_t[6]~I .operation_mode = "output";
defparam \D_addr_t[6]~I .output_async_reset = "none";
defparam \D_addr_t[6]~I .output_power_up = "low";
defparam \D_addr_t[6]~I .output_register_mode = "none";
defparam \D_addr_t[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_addr_t[7]~I (
	.datain(\CU|BC|D_addr[7]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_addr_t[7]));
// synopsys translate_off
defparam \D_addr_t[7]~I .input_async_reset = "none";
defparam \D_addr_t[7]~I .input_power_up = "low";
defparam \D_addr_t[7]~I .input_register_mode = "none";
defparam \D_addr_t[7]~I .input_sync_reset = "none";
defparam \D_addr_t[7]~I .oe_async_reset = "none";
defparam \D_addr_t[7]~I .oe_power_up = "low";
defparam \D_addr_t[7]~I .oe_register_mode = "none";
defparam \D_addr_t[7]~I .oe_sync_reset = "none";
defparam \D_addr_t[7]~I .operation_mode = "output";
defparam \D_addr_t[7]~I .output_async_reset = "none";
defparam \D_addr_t[7]~I .output_power_up = "low";
defparam \D_addr_t[7]~I .output_register_mode = "none";
defparam \D_addr_t[7]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
