<!doctype html><html lang=en-us><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1,user-scalable=no"><title>'amx' Dialect - MLIR</title><meta name=description content="Multi-Level IR Compiler Framework"><meta name=generator content="Hugo 0.80.0"><link href=https://mlir.llvm.org/index.xml rel=alternate type=application/rss+xml><link rel=canonical href=https://mlir.llvm.org/docs/Dialects/AMX/><link rel=stylesheet href=https://mlir.llvm.org/css/theme.css><script src=https://use.fontawesome.com/releases/v5.0.6/js/all.js></script><link rel=stylesheet href=https://mlir.llvm.org/css/chroma.min.css><script src=https://cdn.jsdelivr.net/npm/jquery@3.3.1/dist/jquery.min.js></script><script src=https://cdn.jsdelivr.net/npm/jquery.easing@1.4.1/jquery.easing.min.js></script><script src=https://mlir.llvm.org/js/bundle.js></script><script type=text/javascript src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script><script type=text/x-mathjax-config>
  MathJax.Hub.Config({
    tex2jax: {
      inlineMath: [['$', '$'] ],
      displayMath: [ ['$$','$$'], ["\\[","\\]"] ]
    }
  });
</script><link rel=apple-touch-icon sizes=180x180 href="/apple-touch-icon.png?v=1"><link rel=icon type=image/png sizes=32x32 href="/favicon-32x32.png?v=1"><link rel=icon type=image/png sizes=16x16 href="/favicon-16x16.png?v=1"><link rel=manifest href="/site.webmanifest?v=1"><link rel=mask-icon href="/safari-pinned-tab.svg?v=1" color=#3775e0><link rel="shortcut icon" href="/favicon.ico?v=1"><meta name=msapplication-TileColor content="#2d89ef"><meta name=theme-color content="#ffffff"><link rel=icon href=/favicon.svg type=image/svg+xml sizes=any><style>:root{}</style></head><body><div class=container><header><h1><div><img src=https://mlir.llvm.org//mlir-logo.png width=40px align=absmiddle>
MLIR</div></h1><p class=description>Multi-Level IR Compiler Framework</p></header><div class=global-menu><nav><ul><li class=parent><a href>Community<i class="fas fa-angle-right"></i></a><ul class=sub-menu><li class=child><a href=https://llvm.discourse.group/c/mlir/31>Forums</a></li><li class=child><a href=https://discord.gg/xS7Z362>Chat</a></li></ul></li><li><a href=/getting_started/Debugging/>Debugging Tips</a></li><li><a href=/getting_started/Faq/>FAQ</a></li><li class=parent><a href=https://github.com/llvm/llvm-project/tree/main/mlir>Source<i class="fas fa-angle-right"></i></a><ul class=sub-menu><li class=child><a href=/doxygen/>Doxygen</a></li><li class=child><a href=https://github.com/llvm/llvm-project/tree/main/mlir>GitHub</a></li></ul></li><li><a href="https://bugs.llvm.org/buglist.cgi?bug_status=__open__&list_id=177877&order=changeddate%20DESC%2Cpriority%2Cbug_severity&product=MLIR&query_format=specific">Bugs</a></li><li><a href=https://github.com/llvm/mlir-www/tree/main/website/static/LogoAssets>Logo Assets</a></li><li><a href=https://www.youtube.com/MLIRCompiler>Youtube Channel</a></li></ul></nav></div><div class=content-container><main><h1>'amx' Dialect</h1><p>The Intel Advanced Matrix Extensions (AMX) provide a tile matrix
multiply unit (TMUL), a tile control register (TILECFG), and eight
tile registers TMM0 through TMM7 (TILEDATA).</p><p>This <code>AMX</code> dialect provides a bridge between MLIR concepts such as
vectors and memrefs and the lower level LLVM IR support of AMX.
The dialect is split into user-facing AMX ops (AMX_Op) and
backend-facing intrinsic ops (AMX_IntrOp).</p><p>Note that since configuration changes (implicit at dialect level) are
costly, it is highly recommended to use the AMX dialect on same-shaped
vectors, at least within a single method.</p><p>For details, see the Intel documentation:
<a href=https://software.intel.com/content/www/us/en/develop/articles/intel-sdm.html>https://software.intel.com/content/www/us/en/develop/articles/intel-sdm.html</a></p><p><nav id=TableOfContents><ul><li><a href=#operation-definition>Operation definition</a><ul><li><a href=#amxtdpbf16ps-mliramxx86_amx_tdpbf16ps><code>amx.tdpbf16ps</code> (::mlir::amx::x86_amx_tdpbf16ps)</a></li><li><a href=#amxtdpbssd-mliramxx86_amx_tdpbssd><code>amx.tdpbssd</code> (::mlir::amx::x86_amx_tdpbssd)</a></li><li><a href=#amxtdpbsud-mliramxx86_amx_tdpbsud><code>amx.tdpbsud</code> (::mlir::amx::x86_amx_tdpbsud)</a></li><li><a href=#amxtdpbusd-mliramxx86_amx_tdpbusd><code>amx.tdpbusd</code> (::mlir::amx::x86_amx_tdpbusd)</a></li><li><a href=#amxtdpbuud-mliramxx86_amx_tdpbuud><code>amx.tdpbuud</code> (::mlir::amx::x86_amx_tdpbuud)</a></li><li><a href=#amxtileloadd64-mliramxx86_amx_tileloadd64><code>amx.tileloadd64</code> (::mlir::amx::x86_amx_tileloadd64)</a></li><li><a href=#amxtilestored64-mliramxx86_amx_tilestored64><code>amx.tilestored64</code> (::mlir::amx::x86_amx_tilestored64)</a></li><li><a href=#amxtilezero-mliramxx86_amx_tilezero><code>amx.tilezero</code> (::mlir::amx::x86_amx_tilezero)</a></li><li><a href=#amxtile_load-mliramxtileloadop><code>amx.tile_load</code> (::mlir::amx::TileLoadOp)</a></li><li><a href=#amxtile_mulf-mliramxtilemulfop><code>amx.tile_mulf</code> (::mlir::amx::TileMulFOp)</a></li><li><a href=#amxtile_muli-mliramxtilemuliop><code>amx.tile_muli</code> (::mlir::amx::TileMulIOp)</a></li><li><a href=#amxtile_store-mliramxtilestoreop><code>amx.tile_store</code> (::mlir::amx::TileStoreOp)</a></li><li><a href=#amxtile_zero-mliramxtilezeroop><code>amx.tile_zero</code> (::mlir::amx::TileZeroOp)</a></li></ul></li></ul><ul><li><a href=#type-constraint-definition>Type constraint definition</a><ul><li><a href=#llvm-dialect-compatible-type>LLVM dialect-compatible type</a></li></ul></li></ul></nav><h2 id=operation-definition>Operation definition&nbsp;<a class=headline-hash href=#operation-definition>¶</a></h2><h3 id=amxtdpbf16ps-mliramxx86_amx_tdpbf16ps><code>amx.tdpbf16ps</code> (::mlir::amx::x86_amx_tdpbf16ps)&nbsp;<a class=headline-hash href=#amxtdpbf16ps-mliramxx86_amx_tdpbf16ps>¶</a></h3><h4 id=operands>Operands:&nbsp;<a class=headline-hash href=#operands>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>«unnamed»</td><td>integer</td></tr><tr><td style=text-align:center>«unnamed»</td><td>integer</td></tr><tr><td style=text-align:center>«unnamed»</td><td>integer</td></tr><tr><td style=text-align:center>«unnamed»</td><td>LLVM dialect-compatible type</td></tr><tr><td style=text-align:center>«unnamed»</td><td>LLVM dialect-compatible type</td></tr><tr><td style=text-align:center>«unnamed»</td><td>LLVM dialect-compatible type</td></tr></tbody></table><h4 id=results>Results:&nbsp;<a class=headline-hash href=#results>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=amxtdpbssd-mliramxx86_amx_tdpbssd><code>amx.tdpbssd</code> (::mlir::amx::x86_amx_tdpbssd)&nbsp;<a class=headline-hash href=#amxtdpbssd-mliramxx86_amx_tdpbssd>¶</a></h3><h4 id=operands-1>Operands:&nbsp;<a class=headline-hash href=#operands-1>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>«unnamed»</td><td>integer</td></tr><tr><td style=text-align:center>«unnamed»</td><td>integer</td></tr><tr><td style=text-align:center>«unnamed»</td><td>integer</td></tr><tr><td style=text-align:center>«unnamed»</td><td>LLVM dialect-compatible type</td></tr><tr><td style=text-align:center>«unnamed»</td><td>LLVM dialect-compatible type</td></tr><tr><td style=text-align:center>«unnamed»</td><td>LLVM dialect-compatible type</td></tr></tbody></table><h4 id=results-1>Results:&nbsp;<a class=headline-hash href=#results-1>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=amxtdpbsud-mliramxx86_amx_tdpbsud><code>amx.tdpbsud</code> (::mlir::amx::x86_amx_tdpbsud)&nbsp;<a class=headline-hash href=#amxtdpbsud-mliramxx86_amx_tdpbsud>¶</a></h3><h4 id=operands-2>Operands:&nbsp;<a class=headline-hash href=#operands-2>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>«unnamed»</td><td>integer</td></tr><tr><td style=text-align:center>«unnamed»</td><td>integer</td></tr><tr><td style=text-align:center>«unnamed»</td><td>integer</td></tr><tr><td style=text-align:center>«unnamed»</td><td>LLVM dialect-compatible type</td></tr><tr><td style=text-align:center>«unnamed»</td><td>LLVM dialect-compatible type</td></tr><tr><td style=text-align:center>«unnamed»</td><td>LLVM dialect-compatible type</td></tr></tbody></table><h4 id=results-2>Results:&nbsp;<a class=headline-hash href=#results-2>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=amxtdpbusd-mliramxx86_amx_tdpbusd><code>amx.tdpbusd</code> (::mlir::amx::x86_amx_tdpbusd)&nbsp;<a class=headline-hash href=#amxtdpbusd-mliramxx86_amx_tdpbusd>¶</a></h3><h4 id=operands-3>Operands:&nbsp;<a class=headline-hash href=#operands-3>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>«unnamed»</td><td>integer</td></tr><tr><td style=text-align:center>«unnamed»</td><td>integer</td></tr><tr><td style=text-align:center>«unnamed»</td><td>integer</td></tr><tr><td style=text-align:center>«unnamed»</td><td>LLVM dialect-compatible type</td></tr><tr><td style=text-align:center>«unnamed»</td><td>LLVM dialect-compatible type</td></tr><tr><td style=text-align:center>«unnamed»</td><td>LLVM dialect-compatible type</td></tr></tbody></table><h4 id=results-3>Results:&nbsp;<a class=headline-hash href=#results-3>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=amxtdpbuud-mliramxx86_amx_tdpbuud><code>amx.tdpbuud</code> (::mlir::amx::x86_amx_tdpbuud)&nbsp;<a class=headline-hash href=#amxtdpbuud-mliramxx86_amx_tdpbuud>¶</a></h3><h4 id=operands-4>Operands:&nbsp;<a class=headline-hash href=#operands-4>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>«unnamed»</td><td>integer</td></tr><tr><td style=text-align:center>«unnamed»</td><td>integer</td></tr><tr><td style=text-align:center>«unnamed»</td><td>integer</td></tr><tr><td style=text-align:center>«unnamed»</td><td>LLVM dialect-compatible type</td></tr><tr><td style=text-align:center>«unnamed»</td><td>LLVM dialect-compatible type</td></tr><tr><td style=text-align:center>«unnamed»</td><td>LLVM dialect-compatible type</td></tr></tbody></table><h4 id=results-4>Results:&nbsp;<a class=headline-hash href=#results-4>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=amxtileloadd64-mliramxx86_amx_tileloadd64><code>amx.tileloadd64</code> (::mlir::amx::x86_amx_tileloadd64)&nbsp;<a class=headline-hash href=#amxtileloadd64-mliramxx86_amx_tileloadd64>¶</a></h3><h4 id=operands-5>Operands:&nbsp;<a class=headline-hash href=#operands-5>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>«unnamed»</td><td>integer</td></tr><tr><td style=text-align:center>«unnamed»</td><td>integer</td></tr><tr><td style=text-align:center>«unnamed»</td><td>LLVM pointer type</td></tr><tr><td style=text-align:center>«unnamed»</td><td>integer</td></tr></tbody></table><h4 id=results-5>Results:&nbsp;<a class=headline-hash href=#results-5>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=amxtilestored64-mliramxx86_amx_tilestored64><code>amx.tilestored64</code> (::mlir::amx::x86_amx_tilestored64)&nbsp;<a class=headline-hash href=#amxtilestored64-mliramxx86_amx_tilestored64>¶</a></h3><h4 id=operands-6>Operands:&nbsp;<a class=headline-hash href=#operands-6>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>«unnamed»</td><td>integer</td></tr><tr><td style=text-align:center>«unnamed»</td><td>integer</td></tr><tr><td style=text-align:center>«unnamed»</td><td>LLVM pointer type</td></tr><tr><td style=text-align:center>«unnamed»</td><td>integer</td></tr><tr><td style=text-align:center>«unnamed»</td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=amxtilezero-mliramxx86_amx_tilezero><code>amx.tilezero</code> (::mlir::amx::x86_amx_tilezero)&nbsp;<a class=headline-hash href=#amxtilezero-mliramxx86_amx_tilezero>¶</a></h3><h4 id=operands-7>Operands:&nbsp;<a class=headline-hash href=#operands-7>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>«unnamed»</td><td>integer</td></tr><tr><td style=text-align:center>«unnamed»</td><td>integer</td></tr></tbody></table><h4 id=results-6>Results:&nbsp;<a class=headline-hash href=#results-6>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=amxtile_load-mliramxtileloadop><code>amx.tile_load</code> (::mlir::amx::TileLoadOp)&nbsp;<a class=headline-hash href=#amxtile_load-mliramxtileloadop>¶</a></h3><p>tile load operation</p><p>Syntax:</p><pre><code>operation ::= `amx.tile_load` $base `[` $indices `]` attr-dict `:` type($base) `into` type($res)
</code></pre><p>Loads a tile from memory defined by a base and indices, with the
shape defined by the 2-dim vector type of the result. This is
eventually lowered into the &ldquo;tileloadd&rdquo; instruction with the
corresponding tile configuration.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir>  <span class=nv>%0</span> <span class=p>=</span> amx<span class=p>.</span>tile_load <span class=nv>%arg0</span><span class=p>[</span><span class=nv>%c0</span><span class=p>,</span> <span class=nv>%c0</span><span class=p>]</span> <span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>i8</span><span class=p>&gt;</span> into <span class=kt>vector</span><span class=p>&lt;</span><span class=m>16x64x</span><span class=k>i8</span><span class=p>&gt;</span>
</code></pre></div><p>Interfaces: NoSideEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-8>Operands:&nbsp;<a class=headline-hash href=#operands-8>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>base</code></td><td>memref of any type values</td></tr><tr><td style=text-align:center><code>indices</code></td><td>index</td></tr></tbody></table><h4 id=results-7>Results:&nbsp;<a class=headline-hash href=#results-7>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>vector of 32-bit float or bfloat16 type or 32-bit signless integer or 8-bit signless integer values of ranks 2</td></tr></tbody></table><h3 id=amxtile_mulf-mliramxtilemulfop><code>amx.tile_mulf</code> (::mlir::amx::TileMulFOp)&nbsp;<a class=headline-hash href=#amxtile_mulf-mliramxtilemulfop>¶</a></h3><p>tile multiplication operation (floating-point)</p><p>Syntax:</p><pre><code>operation ::= `amx.tile_mulf` $lhs `,` $rhs `,` $acc attr-dict `:` type($lhs) `,` type($rhs) `,` type($acc)
</code></pre><p>Multiplies a &ldquo;m x k&rdquo; tile with a &ldquo;k x n&rdquo; tile and accumulates the results
into a &ldquo;m x n&rdquo; destination tile. Supports &ldquo;f32 &lt;- bf16 x bf16&rdquo; (with
pairs of &ldquo;bf16&rdquo;). The operation is eventually lowered into the
&ldquo;tdpbf16ps&rdquo; instruction with the corresponding tile configuration.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir>  <span class=nv>%0</span> <span class=p>=</span> amx<span class=p>.</span>tile_mulf <span class=nv>%a</span><span class=p>,</span> <span class=nv>%b</span><span class=p>,</span> <span class=nv>%c</span>
    <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>16x32x</span><span class=k>bf16</span><span class=p>&gt;,</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>16x32x</span><span class=k>bf16</span><span class=p>&gt;,</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>16x16x</span><span class=k>f32</span><span class=p>&gt;</span>
</code></pre></div><p>Interfaces: NoSideEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-9>Operands:&nbsp;<a class=headline-hash href=#operands-9>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>lhs</code></td><td>vector of 32-bit float or bfloat16 type values of ranks 2</td></tr><tr><td style=text-align:center><code>rhs</code></td><td>vector of 32-bit float or bfloat16 type values of ranks 2</td></tr><tr><td style=text-align:center><code>acc</code></td><td>vector of 32-bit float or bfloat16 type values of ranks 2</td></tr></tbody></table><h4 id=results-8>Results:&nbsp;<a class=headline-hash href=#results-8>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>vector of 32-bit float or bfloat16 type values of ranks 2</td></tr></tbody></table><h3 id=amxtile_muli-mliramxtilemuliop><code>amx.tile_muli</code> (::mlir::amx::TileMulIOp)&nbsp;<a class=headline-hash href=#amxtile_muli-mliramxtilemuliop>¶</a></h3><p>tile multiplication operation (integer)</p><p>Syntax:</p><pre><code>operation ::= `amx.tile_muli` $lhs (`zext` $isZextLhs^)? `,` $rhs (`zext` $isZextRhs^)? `,` $acc attr-dict `:` type($lhs) `,` type($rhs) `,` type($acc)
</code></pre><p>Multiplies a &ldquo;m x k&rdquo; tile with a &ldquo;k x n&rdquo; tile and accumulates the results
into a &ldquo;m x n&rdquo; destination tile. Supports all &ldquo;si32 &lt;- s/ui8 x s/ui8&rdquo;
combinations (4 bytes packed into dwords in the columns of both the
source operand tiles; the zero or sign extension is specified with
the attributes and default to sign extended). The operation is eventually
lowered into one of the &ldquo;tdpbssd&rdquo;, &ldquo;tdpbsud&rdquo;, &ldquo;tdpbusd&rdquo;, or &ldquo;tdpbuud&rdquo;
instructions with the corresponding tile configuration.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir>  <span class=nv>%0</span> <span class=p>=</span> amx<span class=p>.</span>tile_muli <span class=nv>%a</span> zext<span class=p>,</span> <span class=nv>%b</span> zext<span class=p>,</span> <span class=nv>%c</span>
    <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>16x64x</span><span class=k>i8</span><span class=p>&gt;,</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>16x64x</span><span class=k>i8</span><span class=p>&gt;,</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>16x16x</span><span class=k>i32</span><span class=p>&gt;</span>
</code></pre></div><p>Interfaces: NoSideEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=attributes>Attributes:&nbsp;<a class=headline-hash href=#attributes>¶</a></h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>isZextLhs</code></td><td style=text-align:center>::mlir::UnitAttr</td><td>unit attribute</td></tr><tr><td style=text-align:center><code>isZextRhs</code></td><td style=text-align:center>::mlir::UnitAttr</td><td>unit attribute</td></tr></tbody></table><h4 id=operands-10>Operands:&nbsp;<a class=headline-hash href=#operands-10>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>lhs</code></td><td>vector of 32-bit signless integer or 8-bit signless integer values of ranks 2</td></tr><tr><td style=text-align:center><code>rhs</code></td><td>vector of 32-bit signless integer or 8-bit signless integer values of ranks 2</td></tr><tr><td style=text-align:center><code>acc</code></td><td>vector of 32-bit signless integer or 8-bit signless integer values of ranks 2</td></tr></tbody></table><h4 id=results-9>Results:&nbsp;<a class=headline-hash href=#results-9>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>vector of 32-bit signless integer or 8-bit signless integer values of ranks 2</td></tr></tbody></table><h3 id=amxtile_store-mliramxtilestoreop><code>amx.tile_store</code> (::mlir::amx::TileStoreOp)&nbsp;<a class=headline-hash href=#amxtile_store-mliramxtilestoreop>¶</a></h3><p>tile store operation</p><p>Syntax:</p><pre><code>operation ::= `amx.tile_store` $base `[` $indices `]` `,` $val attr-dict `:` type($base) `,` type($val)
</code></pre><p>Stores a tile to memory defined by a base and indices, with the
shape defined by the 2-dim vector type of the value. This is
eventually lowered into the &ldquo;tilestored&rdquo; instruction with the
corresponding tile configuration.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir>  amx<span class=p>.</span>tile_store <span class=nv>%arg1</span><span class=p>[</span><span class=nv>%c0</span><span class=p>,</span> <span class=nv>%c0</span><span class=p>],</span> <span class=nv>%0</span> <span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>i8</span><span class=p>&gt;,</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>16x64x</span><span class=k>i8</span><span class=p>&gt;</span>
</code></pre></div><h4 id=operands-11>Operands:&nbsp;<a class=headline-hash href=#operands-11>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>base</code></td><td>memref of any type values</td></tr><tr><td style=text-align:center><code>indices</code></td><td>index</td></tr><tr><td style=text-align:center><code>val</code></td><td>vector of 32-bit float or bfloat16 type or 32-bit signless integer or 8-bit signless integer values of ranks 2</td></tr></tbody></table><h3 id=amxtile_zero-mliramxtilezeroop><code>amx.tile_zero</code> (::mlir::amx::TileZeroOp)&nbsp;<a class=headline-hash href=#amxtile_zero-mliramxtilezeroop>¶</a></h3><p>tile zero operation</p><p>Syntax:</p><pre><code>operation ::= `amx.tile_zero` attr-dict `:` type($res)
</code></pre><p>Zeroes the destination tile, with the shape defined by the 2-dim
vector type of the result. This is eventually lowered into the
&ldquo;tilezero&rdquo; instruction with the corresponding tile configuration.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir>  <span class=nv>%0</span> <span class=p>=</span> amx<span class=p>.</span>tile_zero <span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>16x16x</span><span class=k>bf16</span><span class=p>&gt;</span>
</code></pre></div><p>Interfaces: NoSideEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=results-10>Results:&nbsp;<a class=headline-hash href=#results-10>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>vector of 32-bit float or bfloat16 type or 32-bit signless integer or 8-bit signless integer values of ranks 2</td></tr></tbody></table><h1 id=llvm-dialect>&lsquo;llvm&rsquo; Dialect</h1><p><nav id=TableOfContents><ul><li><a href=#operation-definition>Operation definition</a><ul><li><a href=#amxtdpbf16ps-mliramxx86_amx_tdpbf16ps><code>amx.tdpbf16ps</code> (::mlir::amx::x86_amx_tdpbf16ps)</a></li><li><a href=#amxtdpbssd-mliramxx86_amx_tdpbssd><code>amx.tdpbssd</code> (::mlir::amx::x86_amx_tdpbssd)</a></li><li><a href=#amxtdpbsud-mliramxx86_amx_tdpbsud><code>amx.tdpbsud</code> (::mlir::amx::x86_amx_tdpbsud)</a></li><li><a href=#amxtdpbusd-mliramxx86_amx_tdpbusd><code>amx.tdpbusd</code> (::mlir::amx::x86_amx_tdpbusd)</a></li><li><a href=#amxtdpbuud-mliramxx86_amx_tdpbuud><code>amx.tdpbuud</code> (::mlir::amx::x86_amx_tdpbuud)</a></li><li><a href=#amxtileloadd64-mliramxx86_amx_tileloadd64><code>amx.tileloadd64</code> (::mlir::amx::x86_amx_tileloadd64)</a></li><li><a href=#amxtilestored64-mliramxx86_amx_tilestored64><code>amx.tilestored64</code> (::mlir::amx::x86_amx_tilestored64)</a></li><li><a href=#amxtilezero-mliramxx86_amx_tilezero><code>amx.tilezero</code> (::mlir::amx::x86_amx_tilezero)</a></li><li><a href=#amxtile_load-mliramxtileloadop><code>amx.tile_load</code> (::mlir::amx::TileLoadOp)</a></li><li><a href=#amxtile_mulf-mliramxtilemulfop><code>amx.tile_mulf</code> (::mlir::amx::TileMulFOp)</a></li><li><a href=#amxtile_muli-mliramxtilemuliop><code>amx.tile_muli</code> (::mlir::amx::TileMulIOp)</a></li><li><a href=#amxtile_store-mliramxtilestoreop><code>amx.tile_store</code> (::mlir::amx::TileStoreOp)</a></li><li><a href=#amxtile_zero-mliramxtilezeroop><code>amx.tile_zero</code> (::mlir::amx::TileZeroOp)</a></li></ul></li></ul><ul><li><a href=#type-constraint-definition>Type constraint definition</a><ul><li><a href=#llvm-dialect-compatible-type>LLVM dialect-compatible type</a></li></ul></li></ul></nav><h2 id=type-constraint-definition>Type constraint definition&nbsp;<a class=headline-hash href=#type-constraint-definition>¶</a></h2><h3 id=llvm-dialect-compatible-type>LLVM dialect-compatible type&nbsp;<a class=headline-hash href=#llvm-dialect-compatible-type>¶</a></h3><div class=edit-meta><br></div><nav class=pagination><a class="nav nav-prev" href=/docs/Dialects/Affine/ title="'affine' Dialect"><i class="fas fa-arrow-left" aria-hidden=true></i>Prev - 'affine' Dialect</a>
<a class="nav nav-next" href=/docs/Dialects/ArithmeticOps/ title="'arith' Dialect">Next - 'arith' Dialect <i class="fas fa-arrow-right" aria-hidden=true></i></a></nav><footer><p class=powered>Powered by <a href=https://gohugo.io>Hugo</a>. Theme by <a href=https://themes.gohugo.io/hugo-theme-techdoc/>TechDoc</a>. Designed by <a href=https://github.com/thingsym/hugo-theme-techdoc>Thingsym</a>.</p></footer></main><div class=sidebar><nav class=slide-menu><ul><li><a href=https://mlir.llvm.org/>Home</a></li><li><a href=/pubs/>MLIR Related Publications</a></li><li><a href=/talks/>Talks</a></li><li><a href=/users/>Users of MLIR</a></li><li class=has-sub-menu><a href=/getting_started/>Getting Started<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=/getting_started/Debugging/>Debugging Tips</a></li><li><a href=/getting_started/Faq/>FAQ</a></li><li><a href=/getting_started/Contributing/>How to Contribute</a></li><li><a href=/getting_started/DeveloperGuide/>Developer Guide</a></li><li><a href=/getting_started/openprojects/>Open Projects</a></li><li><a href=/getting_started/Glossary/>Glossary</a></li><li><a href=/getting_started/TestingGuide/>Testing Guide</a></li></ul></li><li class="parent has-sub-menu"><a href=/docs/>Code Documentation<span class="mark opened">-</span></a><ul class=sub-menu><li class=has-sub-menu><a href=/docs/Bindings/>Bindings<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=/docs/Bindings/Python/>MLIR Python Bindings</a></li></ul></li><li class=has-sub-menu><a href=/docs/Tools/>Tools<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=/docs/Tools/MLIRLSP/>MLIR : Language Server Protocol</a></li><li><a href=/docs/Tools/mlir-reduce/>MLIR Reduce</a></li></ul></li><li><a href=/docs/BufferDeallocationInternals/>Buffer Deallocation - Internals</a></li><li><a href=/docs/Bufferization/>Bufferization</a></li><li><a href=/docs/DataLayout/>Data Layout Modeling</a></li><li><a href=/docs/DebugActions/>Debug Actions</a></li><li><a href=/docs/AttributesAndTypes/>Defining Dialect Attributes and Types</a></li><li><a href=/docs/DefiningDialects/>Defining Dialects</a></li><li><a href=/docs/Diagnostics/>Diagnostic Infrastructure</a></li><li><a href=/docs/DialectConversion/>Dialect Conversion</a></li><li class="parent has-sub-menu"><a href=/docs/Dialects/>Dialects<span class="mark opened">-</span></a><ul class=sub-menu><li><a href=/docs/Dialects/OpenACCDialect/>'acc' Dialect</a></li><li><a href=/docs/Dialects/Affine/>'affine' Dialect</a></li><li class=active><a href=/docs/Dialects/AMX/>'amx' Dialect</a></li><li><a href=/docs/Dialects/ArithmeticOps/>'arith' Dialect</a></li><li><a href=/docs/Dialects/ArmNeon/>'arm_neon' Dialect</a></li><li><a href=/docs/Dialects/ArmSVE/>'arm_sve' Dialect</a></li><li><a href=/docs/Dialects/AsyncDialect/>'async' Dialect</a></li><li><a href=/docs/Dialects/BufferizationOps/>'bufferization' Dialect</a></li><li><a href=/docs/Dialects/ControlFlowDialect/>'cf' Dialect</a></li><li><a href=/docs/Dialects/ComplexOps/>'complex' Dialect</a></li><li><a href=/docs/Dialects/DLTIDialect/>'dlti' Dialect</a></li><li><a href=/docs/Dialects/EmitC/>'emitc' Dialect</a></li><li><a href=/docs/Dialects/Func/>'func' Dialect</a></li><li><a href=/docs/Dialects/GPU/>'gpu' Dialect</a></li><li class=has-sub-menu><a href=/docs/Dialects/Linalg/>'linalg' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=/docs/Dialects/Linalg/OpDSL/>Linalg OpDSL</a></li></ul></li><li><a href=/docs/Dialects/LLVM/>'llvm' Dialect</a></li><li><a href=/docs/Dialects/MathOps/>'math' Dialect</a></li><li><a href=/docs/Dialects/MemRef/>'memref' Dialect</a></li><li><a href=/docs/Dialects/MLProgramOps/>'ml_program' Dialect</a></li><li><a href=/docs/Dialects/NVGPU/>'nvgpu' Dialect</a></li><li><a href=/docs/Dialects/NVVMDialect/>'nvvm' Dialect</a></li><li><a href=/docs/Dialects/OpenMPDialect/>'omp' Dialect</a></li><li><a href=/docs/Dialects/PDLOps/>'pdl' Dialect</a></li><li><a href=/docs/Dialects/PDLInterpOps/>'pdl_interp' Dialect</a></li><li><a href=/docs/Dialects/QuantDialect/>'quant' Dialect</a></li><li><a href=/docs/Dialects/ROCDLDialect/>'rocdl' Dialect</a></li><li><a href=/docs/Dialects/SCFDialect/>'scf' Dialect</a></li><li><a href=/docs/Dialects/ShapeDialect/>'shape' Dialect</a></li><li><a href=/docs/Dialects/SparseTensorOps/>'sparse_tensor' Dialect</a></li><li><a href=/docs/Dialects/SPIR-V/>'spv' Dialect</a></li><li><a href=/docs/Dialects/TensorOps/>'tensor' Dialect</a></li><li><a href=/docs/Dialects/Vector/>'vector' Dialect</a></li><li><a href=/docs/Dialects/X86Vector/>'x86vector' Dialect</a></li><li><a href=/docs/Dialects/Builtin/>Builtin Dialect</a></li><li><a href=/docs/Dialects/TOSA/>Tensor Operator Set Architecture (TOSA) Dialect</a></li><li><a href=/docs/Dialects/Transform/>Transform Dialect</a></li></ul></li><li><a href=/docs/ExtensibleDialects/>Extensible dialects</a></li><li><a href=/docs/Interfaces/>Interfaces</a></li><li><a href=/docs/TargetLLVMIR/>LLVM IR Target</a></li><li><a href=/docs/CAPI/>MLIR C API</a></li><li><a href=/docs/LangRef/>MLIR Language Reference</a></li><li><a href=/docs/Canonicalization/>Operation Canonicalization</a></li><li><a href=/docs/OpDefinitions/>Operation Definition Specification (ODS)</a></li><li><a href=/docs/PassManagement/>Pass Infrastructure</a></li><li><a href=/docs/Passes/>Passes</a></li><li><a href=/docs/PatternRewriter/>Pattern Rewriting : Generic DAG-to-DAG Rewriting</a></li><li><a href=/docs/PDLL/>PDLL - PDL Language</a></li><li><a href=/docs/Quantization/>Quantization</a></li><li class=has-sub-menu><a href=/docs/Rationale/>Rationale<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=/docs/Rationale/RationaleGenericDAGRewriter/>Generic DAG Rewriter Infrastructure Rationale</a></li><li><a href=/docs/Rationale/RationaleLinalgDialect/>Linalg Dialect Rationale: The Case For Compiler-Friendly Custom Operations</a></li><li><a href=/docs/Rationale/Rationale/>MLIR Rationale</a></li><li><a href=/docs/Rationale/MLIRForGraphAlgorithms/>MLIR: Incremental Application to Graph Algorithms in ML Frameworks</a></li><li><a href=/docs/Rationale/RationaleSimplifiedPolyhedralForm/>MLIR: The case for a simplified polyhedral form</a></li><li><a href=/docs/Rationale/UsageOfConst/>Usage of 'const' in MLIR, for core IR types</a></li></ul></li><li><a href=/docs/ShapeInference/>Shape Inference</a></li><li><a href=/docs/SPIRVToLLVMDialectConversion/>SPIR-V Dialect to LLVM Dialect conversion manual</a></li><li><a href=/docs/SymbolsAndSymbolTables/>Symbols and Symbol Tables</a></li><li><a href=/docs/DeclarativeRewrites/>Table-driven Declarative Rewrite Rule (DRR)</a></li><li><a href=/docs/Traits/>Traits</a></li><li class=has-sub-menu><a href=/docs/Tutorials/>Tutorials<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=/docs/Tutorials/CreatingADialect/>Creating a Dialect</a></li><li><a href=/docs/Tutorials/QuickstartRewrites/>Quickstart tutorial to adding MLIR graph rewrite</a></li><li class=has-sub-menu><a href=/docs/Tutorials/Toy/>Toy Tutorial<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=/docs/Tutorials/Toy/Ch-1/>Chapter 1: Toy Language and AST</a></li><li><a href=/docs/Tutorials/Toy/Ch-2/>Chapter 2: Emitting Basic MLIR</a></li><li><a href=/docs/Tutorials/Toy/Ch-3/>Chapter 3: High-level Language-Specific Analysis and Transformation</a></li><li><a href=/docs/Tutorials/Toy/Ch-4/>Chapter 4: Enabling Generic Transformation with Interfaces</a></li><li><a href=/docs/Tutorials/Toy/Ch-5/>Chapter 5: Partial Lowering to Lower-Level Dialects for Optimization</a></li><li><a href=/docs/Tutorials/Toy/Ch-6/>Chapter 6: Lowering to LLVM and CodeGeneration</a></li><li><a href=/docs/Tutorials/Toy/Ch-7/>Chapter 7: Adding a Composite Type to Toy</a></li></ul></li><li><a href=/docs/Tutorials/UnderstandingTheIRStructure/>Understanding the IR Structure</a></li><li><a href=/docs/Tutorials/DataFlowAnalysis/>Writing DataFlow Analyses in MLIR</a></li></ul></li></ul></li></ul></nav><div class=sidebar-footer></div></div></div><a href=# id=backtothetop-fixed class=backtothetop data-backtothetop-duration=600 data-backtothetop-easing=easeOutQuart data-backtothetop-fixed-fadein=1000 data-backtothetop-fixed-fadeout=1000 data-backtothetop-fixed-bottom=10 data-backtothetop-fixed-right=20><span class="fa-layers fa-fw"><i class="fas fa-circle"></i><i class="fas fa-arrow-circle-up"></i></span></a></div></body></html>