<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="303" />
   <irq preferredWidth="34" />
   <name preferredWidth="198" />
   <inputclock preferredWidth="122" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="463" />
   <clocksource preferredWidth="462" />
   <frequency preferredWidth="455" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/University Program,Project,Library,Library/University Program/Memory" />
 <window width="1688" height="1028" x="-4" y="-4" />
 <hdlexample language="VHDL" />
</preferences>
