module partsel_00502(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire signed [0:25] x4;
  wire signed [6:29] x5;
  wire signed [25:3] x6;
  wire signed [27:4] x7;
  wire signed [29:5] x8;
  wire signed [24:4] x9;
  wire signed [0:24] x10;
  wire signed [6:26] x11;
  wire [5:28] x12;
  wire [4:26] x13;
  wire signed [26:3] x14;
  wire [6:30] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire [31:0] y1;
  wire [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [0:27] p0 = 378905292;
  localparam [0:30] p1 = 906058585;
  localparam [30:7] p2 = 861358894;
  localparam [3:26] p3 = 969374666;
  assign x4 = (p3[10 + s0] - x2);
  assign x5 = p3;
  assign x6 = ({x4[14 +: 3], x5[23 + s2 +: 1]} & p1[5 + s1 +: 2]);
  assign x7 = x0[22 + s2 -: 6];
  assign x8 = {2{{{p2[10 + s0 -: 8], p1[18 + s1 +: 5]}, (({2{x0[6 + s1 -: 7]}} - {(p2[4 + s2] ^ x4[13]), x4[9 + s3 +: 4]}) ^ (((x5[7 + s0] - p1[20 -: 4]) - x1) - p1))}}};
  assign x9 = ({2{x7[16 -: 4]}} ^ p3[29 + s0 +: 4]);
  assign x10 = ({2{x0[19 -: 2]}} - p2[24 + s0 +: 4]);
  assign x11 = x2[18];
  assign x12 = x4;
  assign x13 = {2{{2{((((p0 - p3[15 +: 1]) + x11[19 -: 2]) + p3[20]) + {x2[10 + s1 -: 1], {x5[8 + s3], p3[12 + s0 +: 8]}})}}}};
  assign x14 = ((x8[12 + s3] - x7[15 +: 3]) | p0[15 + s3]);
  assign x15 = p1;
  assign y0 = (x2[12 -: 2] & (x3[16 +: 2] & {x6[16 -: 4], ({2{(x4[27 + s0 +: 6] & p1[19 -: 1])}} & {2{x7[20 + s1 -: 8]}})}));
  assign y1 = p1;
  assign y2 = ({2{p2[17 -: 4]}} ^ (x5[9 + s2] | ((ctrl[3] && !ctrl[3] && ctrl[2] ? x15[9] : x1[9 +: 2]) ^ ((x6[23] | p0) & (p0[22] - p2[13 +: 3])))));
  assign y3 = (!ctrl[3] || ctrl[3] && !ctrl[1] ? {2{(ctrl[3] || ctrl[0] && ctrl[1] ? (ctrl[0] || ctrl[0] && ctrl[2] ? (x14[19 +: 2] - (x13[10 + s2] ^ x6[10])) : x7[7 + s2 +: 7]) : (p3 | (p1[13 + s1 +: 4] | p2[9 + s2 -: 8])))}} : {{2{x11[28 + s3 +: 6]}}, p2[22 -: 2]});
endmodule
