
L451YASS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000093ec  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002a78  0800958c  0800958c  0001958c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c004  0800c004  00020094  2**0
                  CONTENTS
  4 .ARM          00000000  0800c004  0800c004  00020094  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800c004  0800c004  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c004  0800c004  0001c004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c008  0800c008  0001c008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  0800c00c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000d328  20000094  0800c0a0  00020094  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000d3bc  0800c0a0  0002d3bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022866  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000040e7  00000000  00000000  0004292a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019c8  00000000  00000000  00046a18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00005c4c  00000000  00000000  000483e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0001b81a  00000000  00000000  0004e02c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000ecf7f  00000000  00000000  00069846  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  001567c5  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00001808  00000000  00000000  00156818  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007254  00000000  00000000  00158020  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000094 	.word	0x20000094
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009574 	.word	0x08009574

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000098 	.word	0x20000098
 80001dc:	08009574 	.word	0x08009574

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_dmul>:
 8000280:	b570      	push	{r4, r5, r6, lr}
 8000282:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000286:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800028a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800028e:	bf1d      	ittte	ne
 8000290:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000294:	ea94 0f0c 	teqne	r4, ip
 8000298:	ea95 0f0c 	teqne	r5, ip
 800029c:	f000 f8de 	bleq	800045c <__aeabi_dmul+0x1dc>
 80002a0:	442c      	add	r4, r5
 80002a2:	ea81 0603 	eor.w	r6, r1, r3
 80002a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002b2:	bf18      	it	ne
 80002b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002c0:	d038      	beq.n	8000334 <__aeabi_dmul+0xb4>
 80002c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002c6:	f04f 0500 	mov.w	r5, #0
 80002ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80002d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002d6:	f04f 0600 	mov.w	r6, #0
 80002da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002de:	f09c 0f00 	teq	ip, #0
 80002e2:	bf18      	it	ne
 80002e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80002ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80002f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80002f4:	d204      	bcs.n	8000300 <__aeabi_dmul+0x80>
 80002f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002fa:	416d      	adcs	r5, r5
 80002fc:	eb46 0606 	adc.w	r6, r6, r6
 8000300:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000304:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000308:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800030c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000310:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000314:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000318:	bf88      	it	hi
 800031a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800031e:	d81e      	bhi.n	800035e <__aeabi_dmul+0xde>
 8000320:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	bd70      	pop	{r4, r5, r6, pc}
 8000334:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000338:	ea46 0101 	orr.w	r1, r6, r1
 800033c:	ea40 0002 	orr.w	r0, r0, r2
 8000340:	ea81 0103 	eor.w	r1, r1, r3
 8000344:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000348:	bfc2      	ittt	gt
 800034a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800034e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000352:	bd70      	popgt	{r4, r5, r6, pc}
 8000354:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000358:	f04f 0e00 	mov.w	lr, #0
 800035c:	3c01      	subs	r4, #1
 800035e:	f300 80ab 	bgt.w	80004b8 <__aeabi_dmul+0x238>
 8000362:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000366:	bfde      	ittt	le
 8000368:	2000      	movle	r0, #0
 800036a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800036e:	bd70      	pople	{r4, r5, r6, pc}
 8000370:	f1c4 0400 	rsb	r4, r4, #0
 8000374:	3c20      	subs	r4, #32
 8000376:	da35      	bge.n	80003e4 <__aeabi_dmul+0x164>
 8000378:	340c      	adds	r4, #12
 800037a:	dc1b      	bgt.n	80003b4 <__aeabi_dmul+0x134>
 800037c:	f104 0414 	add.w	r4, r4, #20
 8000380:	f1c4 0520 	rsb	r5, r4, #32
 8000384:	fa00 f305 	lsl.w	r3, r0, r5
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea40 0002 	orr.w	r0, r0, r2
 8000394:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000398:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800039c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003a0:	fa21 f604 	lsr.w	r6, r1, r4
 80003a4:	eb42 0106 	adc.w	r1, r2, r6
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f1c4 040c 	rsb	r4, r4, #12
 80003b8:	f1c4 0520 	rsb	r5, r4, #32
 80003bc:	fa00 f304 	lsl.w	r3, r0, r4
 80003c0:	fa20 f005 	lsr.w	r0, r0, r5
 80003c4:	fa01 f204 	lsl.w	r2, r1, r4
 80003c8:	ea40 0002 	orr.w	r0, r0, r2
 80003cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d4:	f141 0100 	adc.w	r1, r1, #0
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 0520 	rsb	r5, r4, #32
 80003e8:	fa00 f205 	lsl.w	r2, r0, r5
 80003ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80003f0:	fa20 f304 	lsr.w	r3, r0, r4
 80003f4:	fa01 f205 	lsl.w	r2, r1, r5
 80003f8:	ea43 0302 	orr.w	r3, r3, r2
 80003fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000404:	fa21 f204 	lsr.w	r2, r1, r4
 8000408:	ea20 0002 	bic.w	r0, r0, r2
 800040c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000410:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000414:	bf08      	it	eq
 8000416:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800041a:	bd70      	pop	{r4, r5, r6, pc}
 800041c:	f094 0f00 	teq	r4, #0
 8000420:	d10f      	bne.n	8000442 <__aeabi_dmul+0x1c2>
 8000422:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000426:	0040      	lsls	r0, r0, #1
 8000428:	eb41 0101 	adc.w	r1, r1, r1
 800042c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000430:	bf08      	it	eq
 8000432:	3c01      	subeq	r4, #1
 8000434:	d0f7      	beq.n	8000426 <__aeabi_dmul+0x1a6>
 8000436:	ea41 0106 	orr.w	r1, r1, r6
 800043a:	f095 0f00 	teq	r5, #0
 800043e:	bf18      	it	ne
 8000440:	4770      	bxne	lr
 8000442:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000446:	0052      	lsls	r2, r2, #1
 8000448:	eb43 0303 	adc.w	r3, r3, r3
 800044c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000450:	bf08      	it	eq
 8000452:	3d01      	subeq	r5, #1
 8000454:	d0f7      	beq.n	8000446 <__aeabi_dmul+0x1c6>
 8000456:	ea43 0306 	orr.w	r3, r3, r6
 800045a:	4770      	bx	lr
 800045c:	ea94 0f0c 	teq	r4, ip
 8000460:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000464:	bf18      	it	ne
 8000466:	ea95 0f0c 	teqne	r5, ip
 800046a:	d00c      	beq.n	8000486 <__aeabi_dmul+0x206>
 800046c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000470:	bf18      	it	ne
 8000472:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000476:	d1d1      	bne.n	800041c <__aeabi_dmul+0x19c>
 8000478:	ea81 0103 	eor.w	r1, r1, r3
 800047c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000480:	f04f 0000 	mov.w	r0, #0
 8000484:	bd70      	pop	{r4, r5, r6, pc}
 8000486:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800048a:	bf06      	itte	eq
 800048c:	4610      	moveq	r0, r2
 800048e:	4619      	moveq	r1, r3
 8000490:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000494:	d019      	beq.n	80004ca <__aeabi_dmul+0x24a>
 8000496:	ea94 0f0c 	teq	r4, ip
 800049a:	d102      	bne.n	80004a2 <__aeabi_dmul+0x222>
 800049c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004a0:	d113      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004a2:	ea95 0f0c 	teq	r5, ip
 80004a6:	d105      	bne.n	80004b4 <__aeabi_dmul+0x234>
 80004a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004ac:	bf1c      	itt	ne
 80004ae:	4610      	movne	r0, r2
 80004b0:	4619      	movne	r1, r3
 80004b2:	d10a      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004b4:	ea81 0103 	eor.w	r1, r1, r3
 80004b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd70      	pop	{r4, r5, r6, pc}
 80004ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80004d2:	bd70      	pop	{r4, r5, r6, pc}

080004d4 <__aeabi_drsub>:
 80004d4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e002      	b.n	80004e0 <__adddf3>
 80004da:	bf00      	nop

080004dc <__aeabi_dsub>:
 80004dc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080004e0 <__adddf3>:
 80004e0:	b530      	push	{r4, r5, lr}
 80004e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004ea:	ea94 0f05 	teq	r4, r5
 80004ee:	bf08      	it	eq
 80004f0:	ea90 0f02 	teqeq	r0, r2
 80004f4:	bf1f      	itttt	ne
 80004f6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004fa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000502:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000506:	f000 80e2 	beq.w	80006ce <__adddf3+0x1ee>
 800050a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800050e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000512:	bfb8      	it	lt
 8000514:	426d      	neglt	r5, r5
 8000516:	dd0c      	ble.n	8000532 <__adddf3+0x52>
 8000518:	442c      	add	r4, r5
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	ea82 0000 	eor.w	r0, r2, r0
 8000526:	ea83 0101 	eor.w	r1, r3, r1
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	2d36      	cmp	r5, #54	; 0x36
 8000534:	bf88      	it	hi
 8000536:	bd30      	pophi	{r4, r5, pc}
 8000538:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800053c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000540:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000544:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000548:	d002      	beq.n	8000550 <__adddf3+0x70>
 800054a:	4240      	negs	r0, r0
 800054c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000550:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000554:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000558:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800055c:	d002      	beq.n	8000564 <__adddf3+0x84>
 800055e:	4252      	negs	r2, r2
 8000560:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000564:	ea94 0f05 	teq	r4, r5
 8000568:	f000 80a7 	beq.w	80006ba <__adddf3+0x1da>
 800056c:	f1a4 0401 	sub.w	r4, r4, #1
 8000570:	f1d5 0e20 	rsbs	lr, r5, #32
 8000574:	db0d      	blt.n	8000592 <__adddf3+0xb2>
 8000576:	fa02 fc0e 	lsl.w	ip, r2, lr
 800057a:	fa22 f205 	lsr.w	r2, r2, r5
 800057e:	1880      	adds	r0, r0, r2
 8000580:	f141 0100 	adc.w	r1, r1, #0
 8000584:	fa03 f20e 	lsl.w	r2, r3, lr
 8000588:	1880      	adds	r0, r0, r2
 800058a:	fa43 f305 	asr.w	r3, r3, r5
 800058e:	4159      	adcs	r1, r3
 8000590:	e00e      	b.n	80005b0 <__adddf3+0xd0>
 8000592:	f1a5 0520 	sub.w	r5, r5, #32
 8000596:	f10e 0e20 	add.w	lr, lr, #32
 800059a:	2a01      	cmp	r2, #1
 800059c:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005a0:	bf28      	it	cs
 80005a2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005a6:	fa43 f305 	asr.w	r3, r3, r5
 80005aa:	18c0      	adds	r0, r0, r3
 80005ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	d507      	bpl.n	80005c6 <__adddf3+0xe6>
 80005b6:	f04f 0e00 	mov.w	lr, #0
 80005ba:	f1dc 0c00 	rsbs	ip, ip, #0
 80005be:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005c2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005c6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005ca:	d31b      	bcc.n	8000604 <__adddf3+0x124>
 80005cc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005d0:	d30c      	bcc.n	80005ec <__adddf3+0x10c>
 80005d2:	0849      	lsrs	r1, r1, #1
 80005d4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005dc:	f104 0401 	add.w	r4, r4, #1
 80005e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005e4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80005e8:	f080 809a 	bcs.w	8000720 <__adddf3+0x240>
 80005ec:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80005f0:	bf08      	it	eq
 80005f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005f6:	f150 0000 	adcs.w	r0, r0, #0
 80005fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fe:	ea41 0105 	orr.w	r1, r1, r5
 8000602:	bd30      	pop	{r4, r5, pc}
 8000604:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000608:	4140      	adcs	r0, r0
 800060a:	eb41 0101 	adc.w	r1, r1, r1
 800060e:	3c01      	subs	r4, #1
 8000610:	bf28      	it	cs
 8000612:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000616:	d2e9      	bcs.n	80005ec <__adddf3+0x10c>
 8000618:	f091 0f00 	teq	r1, #0
 800061c:	bf04      	itt	eq
 800061e:	4601      	moveq	r1, r0
 8000620:	2000      	moveq	r0, #0
 8000622:	fab1 f381 	clz	r3, r1
 8000626:	bf08      	it	eq
 8000628:	3320      	addeq	r3, #32
 800062a:	f1a3 030b 	sub.w	r3, r3, #11
 800062e:	f1b3 0220 	subs.w	r2, r3, #32
 8000632:	da0c      	bge.n	800064e <__adddf3+0x16e>
 8000634:	320c      	adds	r2, #12
 8000636:	dd08      	ble.n	800064a <__adddf3+0x16a>
 8000638:	f102 0c14 	add.w	ip, r2, #20
 800063c:	f1c2 020c 	rsb	r2, r2, #12
 8000640:	fa01 f00c 	lsl.w	r0, r1, ip
 8000644:	fa21 f102 	lsr.w	r1, r1, r2
 8000648:	e00c      	b.n	8000664 <__adddf3+0x184>
 800064a:	f102 0214 	add.w	r2, r2, #20
 800064e:	bfd8      	it	le
 8000650:	f1c2 0c20 	rsble	ip, r2, #32
 8000654:	fa01 f102 	lsl.w	r1, r1, r2
 8000658:	fa20 fc0c 	lsr.w	ip, r0, ip
 800065c:	bfdc      	itt	le
 800065e:	ea41 010c 	orrle.w	r1, r1, ip
 8000662:	4090      	lslle	r0, r2
 8000664:	1ae4      	subs	r4, r4, r3
 8000666:	bfa2      	ittt	ge
 8000668:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800066c:	4329      	orrge	r1, r5
 800066e:	bd30      	popge	{r4, r5, pc}
 8000670:	ea6f 0404 	mvn.w	r4, r4
 8000674:	3c1f      	subs	r4, #31
 8000676:	da1c      	bge.n	80006b2 <__adddf3+0x1d2>
 8000678:	340c      	adds	r4, #12
 800067a:	dc0e      	bgt.n	800069a <__adddf3+0x1ba>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0220 	rsb	r2, r4, #32
 8000684:	fa20 f004 	lsr.w	r0, r0, r4
 8000688:	fa01 f302 	lsl.w	r3, r1, r2
 800068c:	ea40 0003 	orr.w	r0, r0, r3
 8000690:	fa21 f304 	lsr.w	r3, r1, r4
 8000694:	ea45 0103 	orr.w	r1, r5, r3
 8000698:	bd30      	pop	{r4, r5, pc}
 800069a:	f1c4 040c 	rsb	r4, r4, #12
 800069e:	f1c4 0220 	rsb	r2, r4, #32
 80006a2:	fa20 f002 	lsr.w	r0, r0, r2
 80006a6:	fa01 f304 	lsl.w	r3, r1, r4
 80006aa:	ea40 0003 	orr.w	r0, r0, r3
 80006ae:	4629      	mov	r1, r5
 80006b0:	bd30      	pop	{r4, r5, pc}
 80006b2:	fa21 f004 	lsr.w	r0, r1, r4
 80006b6:	4629      	mov	r1, r5
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	f094 0f00 	teq	r4, #0
 80006be:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006c2:	bf06      	itte	eq
 80006c4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006c8:	3401      	addeq	r4, #1
 80006ca:	3d01      	subne	r5, #1
 80006cc:	e74e      	b.n	800056c <__adddf3+0x8c>
 80006ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006d2:	bf18      	it	ne
 80006d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006d8:	d029      	beq.n	800072e <__adddf3+0x24e>
 80006da:	ea94 0f05 	teq	r4, r5
 80006de:	bf08      	it	eq
 80006e0:	ea90 0f02 	teqeq	r0, r2
 80006e4:	d005      	beq.n	80006f2 <__adddf3+0x212>
 80006e6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006ea:	bf04      	itt	eq
 80006ec:	4619      	moveq	r1, r3
 80006ee:	4610      	moveq	r0, r2
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	ea91 0f03 	teq	r1, r3
 80006f6:	bf1e      	ittt	ne
 80006f8:	2100      	movne	r1, #0
 80006fa:	2000      	movne	r0, #0
 80006fc:	bd30      	popne	{r4, r5, pc}
 80006fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000702:	d105      	bne.n	8000710 <__adddf3+0x230>
 8000704:	0040      	lsls	r0, r0, #1
 8000706:	4149      	adcs	r1, r1
 8000708:	bf28      	it	cs
 800070a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800070e:	bd30      	pop	{r4, r5, pc}
 8000710:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000714:	bf3c      	itt	cc
 8000716:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800071a:	bd30      	popcc	{r4, r5, pc}
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000720:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000724:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000728:	f04f 0000 	mov.w	r0, #0
 800072c:	bd30      	pop	{r4, r5, pc}
 800072e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000732:	bf1a      	itte	ne
 8000734:	4619      	movne	r1, r3
 8000736:	4610      	movne	r0, r2
 8000738:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800073c:	bf1c      	itt	ne
 800073e:	460b      	movne	r3, r1
 8000740:	4602      	movne	r2, r0
 8000742:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000746:	bf06      	itte	eq
 8000748:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800074c:	ea91 0f03 	teqeq	r1, r3
 8000750:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000754:	bd30      	pop	{r4, r5, pc}
 8000756:	bf00      	nop

08000758 <__aeabi_ui2d>:
 8000758:	f090 0f00 	teq	r0, #0
 800075c:	bf04      	itt	eq
 800075e:	2100      	moveq	r1, #0
 8000760:	4770      	bxeq	lr
 8000762:	b530      	push	{r4, r5, lr}
 8000764:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000768:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800076c:	f04f 0500 	mov.w	r5, #0
 8000770:	f04f 0100 	mov.w	r1, #0
 8000774:	e750      	b.n	8000618 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_i2d>:
 8000778:	f090 0f00 	teq	r0, #0
 800077c:	bf04      	itt	eq
 800077e:	2100      	moveq	r1, #0
 8000780:	4770      	bxeq	lr
 8000782:	b530      	push	{r4, r5, lr}
 8000784:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000788:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800078c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000790:	bf48      	it	mi
 8000792:	4240      	negmi	r0, r0
 8000794:	f04f 0100 	mov.w	r1, #0
 8000798:	e73e      	b.n	8000618 <__adddf3+0x138>
 800079a:	bf00      	nop

0800079c <__aeabi_f2d>:
 800079c:	0042      	lsls	r2, r0, #1
 800079e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007aa:	bf1f      	itttt	ne
 80007ac:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007b0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007b4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007b8:	4770      	bxne	lr
 80007ba:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007be:	bf08      	it	eq
 80007c0:	4770      	bxeq	lr
 80007c2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007c6:	bf04      	itt	eq
 80007c8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007cc:	4770      	bxeq	lr
 80007ce:	b530      	push	{r4, r5, lr}
 80007d0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	e71c      	b.n	8000618 <__adddf3+0x138>
 80007de:	bf00      	nop

080007e0 <__aeabi_ul2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f04f 0500 	mov.w	r5, #0
 80007ee:	e00a      	b.n	8000806 <__aeabi_l2d+0x16>

080007f0 <__aeabi_l2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80007fe:	d502      	bpl.n	8000806 <__aeabi_l2d+0x16>
 8000800:	4240      	negs	r0, r0
 8000802:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000806:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800080a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800080e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000812:	f43f aed8 	beq.w	80005c6 <__adddf3+0xe6>
 8000816:	f04f 0203 	mov.w	r2, #3
 800081a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800081e:	bf18      	it	ne
 8000820:	3203      	addne	r2, #3
 8000822:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000826:	bf18      	it	ne
 8000828:	3203      	addne	r2, #3
 800082a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800082e:	f1c2 0320 	rsb	r3, r2, #32
 8000832:	fa00 fc03 	lsl.w	ip, r0, r3
 8000836:	fa20 f002 	lsr.w	r0, r0, r2
 800083a:	fa01 fe03 	lsl.w	lr, r1, r3
 800083e:	ea40 000e 	orr.w	r0, r0, lr
 8000842:	fa21 f102 	lsr.w	r1, r1, r2
 8000846:	4414      	add	r4, r2
 8000848:	e6bd      	b.n	80005c6 <__adddf3+0xe6>
 800084a:	bf00      	nop

0800084c <__aeabi_d2uiz>:
 800084c:	004a      	lsls	r2, r1, #1
 800084e:	d211      	bcs.n	8000874 <__aeabi_d2uiz+0x28>
 8000850:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000854:	d211      	bcs.n	800087a <__aeabi_d2uiz+0x2e>
 8000856:	d50d      	bpl.n	8000874 <__aeabi_d2uiz+0x28>
 8000858:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800085c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000860:	d40e      	bmi.n	8000880 <__aeabi_d2uiz+0x34>
 8000862:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000866:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800086a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800086e:	fa23 f002 	lsr.w	r0, r3, r2
 8000872:	4770      	bx	lr
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	4770      	bx	lr
 800087a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800087e:	d102      	bne.n	8000886 <__aeabi_d2uiz+0x3a>
 8000880:	f04f 30ff 	mov.w	r0, #4294967295
 8000884:	4770      	bx	lr
 8000886:	f04f 0000 	mov.w	r0, #0
 800088a:	4770      	bx	lr

0800088c <ILI9163_writeCommand>:

extern SPI_HandleTypeDef DISP_SPI;
extern uint8_t SPI_DMA_FL;

void ILI9163_writeCommand(uint8_t address)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b082      	sub	sp, #8
 8000890:	af00      	add	r7, sp, #0
 8000892:	4603      	mov	r3, r0
 8000894:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(DISP_CS_Port, DISP_CS_Pin, 0);
 8000896:	2200      	movs	r2, #0
 8000898:	f44f 7100 	mov.w	r1, #512	; 0x200
 800089c:	480c      	ldr	r0, [pc, #48]	; (80008d0 <ILI9163_writeCommand+0x44>)
 800089e:	f003 f897 	bl	80039d0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(DISP_DC_Port, DISP_DC_Pin, 0);
 80008a2:	2200      	movs	r2, #0
 80008a4:	2102      	movs	r1, #2
 80008a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008aa:	f003 f891 	bl	80039d0 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&DISP_SPI, &address, 1, 0);
 80008ae:	1df9      	adds	r1, r7, #7
 80008b0:	2300      	movs	r3, #0
 80008b2:	2201      	movs	r2, #1
 80008b4:	4807      	ldr	r0, [pc, #28]	; (80008d4 <ILI9163_writeCommand+0x48>)
 80008b6:	f004 fb18 	bl	8004eea <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(DISP_CS_Port, DISP_CS_Pin, 1);
 80008ba:	2201      	movs	r2, #1
 80008bc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008c0:	4803      	ldr	r0, [pc, #12]	; (80008d0 <ILI9163_writeCommand+0x44>)
 80008c2:	f003 f885 	bl	80039d0 <HAL_GPIO_WritePin>
}
 80008c6:	bf00      	nop
 80008c8:	3708      	adds	r7, #8
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	bf00      	nop
 80008d0:	48000400 	.word	0x48000400
 80008d4:	2000d1bc 	.word	0x2000d1bc

080008d8 <ILI9163_writeData>:

void ILI9163_writeData(uint8_t data)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b082      	sub	sp, #8
 80008dc:	af00      	add	r7, sp, #0
 80008de:	4603      	mov	r3, r0
 80008e0:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(DISP_CS_Port, DISP_CS_Pin, 0);
 80008e2:	2200      	movs	r2, #0
 80008e4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008e8:	480c      	ldr	r0, [pc, #48]	; (800091c <ILI9163_writeData+0x44>)
 80008ea:	f003 f871 	bl	80039d0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(DISP_DC_Port, DISP_DC_Pin, 1);
 80008ee:	2201      	movs	r2, #1
 80008f0:	2102      	movs	r1, #2
 80008f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008f6:	f003 f86b 	bl	80039d0 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&DISP_SPI, &data, 1, 0);
 80008fa:	1df9      	adds	r1, r7, #7
 80008fc:	2300      	movs	r3, #0
 80008fe:	2201      	movs	r2, #1
 8000900:	4807      	ldr	r0, [pc, #28]	; (8000920 <ILI9163_writeData+0x48>)
 8000902:	f004 faf2 	bl	8004eea <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(DISP_CS_Port, DISP_CS_Pin, 1);
 8000906:	2201      	movs	r2, #1
 8000908:	f44f 7100 	mov.w	r1, #512	; 0x200
 800090c:	4803      	ldr	r0, [pc, #12]	; (800091c <ILI9163_writeData+0x44>)
 800090e:	f003 f85f 	bl	80039d0 <HAL_GPIO_WritePin>
}
 8000912:	bf00      	nop
 8000914:	3708      	adds	r7, #8
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	48000400 	.word	0x48000400
 8000920:	2000d1bc 	.word	0x2000d1bc

08000924 <ILI9163_writeData16>:

void ILI9163_writeData16(uint16_t word)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b084      	sub	sp, #16
 8000928:	af00      	add	r7, sp, #0
 800092a:	4603      	mov	r3, r0
 800092c:	80fb      	strh	r3, [r7, #6]
    HAL_GPIO_WritePin(DISP_CS_Port, DISP_CS_Pin, 0);
 800092e:	2200      	movs	r2, #0
 8000930:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000934:	4810      	ldr	r0, [pc, #64]	; (8000978 <ILI9163_writeData16+0x54>)
 8000936:	f003 f84b 	bl	80039d0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(DISP_DC_Port, DISP_DC_Pin, 1);
 800093a:	2201      	movs	r2, #1
 800093c:	2102      	movs	r1, #2
 800093e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000942:	f003 f845 	bl	80039d0 <HAL_GPIO_WritePin>

    uint8_t data[2] = { (word >> 8) & 0x00FF, word & 0x00FF };
 8000946:	88fb      	ldrh	r3, [r7, #6]
 8000948:	0a1b      	lsrs	r3, r3, #8
 800094a:	b29b      	uxth	r3, r3
 800094c:	b2db      	uxtb	r3, r3
 800094e:	733b      	strb	r3, [r7, #12]
 8000950:	88fb      	ldrh	r3, [r7, #6]
 8000952:	b2db      	uxtb	r3, r3
 8000954:	737b      	strb	r3, [r7, #13]
    HAL_SPI_Transmit(&DISP_SPI, data, 2, 0);
 8000956:	f107 010c 	add.w	r1, r7, #12
 800095a:	2300      	movs	r3, #0
 800095c:	2202      	movs	r2, #2
 800095e:	4807      	ldr	r0, [pc, #28]	; (800097c <ILI9163_writeData16+0x58>)
 8000960:	f004 fac3 	bl	8004eea <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(DISP_CS_Port, DISP_CS_Pin, 1);
 8000964:	2201      	movs	r2, #1
 8000966:	f44f 7100 	mov.w	r1, #512	; 0x200
 800096a:	4803      	ldr	r0, [pc, #12]	; (8000978 <ILI9163_writeData16+0x54>)
 800096c:	f003 f830 	bl	80039d0 <HAL_GPIO_WritePin>
}
 8000970:	bf00      	nop
 8000972:	3710      	adds	r7, #16
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}
 8000978:	48000400 	.word	0x48000400
 800097c:	2000d1bc 	.word	0x2000d1bc

08000980 <ILI9163_setAddress>:

void ILI9163_setAddress(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 8000980:	b590      	push	{r4, r7, lr}
 8000982:	b083      	sub	sp, #12
 8000984:	af00      	add	r7, sp, #0
 8000986:	4604      	mov	r4, r0
 8000988:	4608      	mov	r0, r1
 800098a:	4611      	mov	r1, r2
 800098c:	461a      	mov	r2, r3
 800098e:	4623      	mov	r3, r4
 8000990:	80fb      	strh	r3, [r7, #6]
 8000992:	4603      	mov	r3, r0
 8000994:	80bb      	strh	r3, [r7, #4]
 8000996:	460b      	mov	r3, r1
 8000998:	807b      	strh	r3, [r7, #2]
 800099a:	4613      	mov	r3, r2
 800099c:	803b      	strh	r3, [r7, #0]
    ILI9163_writeCommand(ILI9163_CMD_SET_COLUMN_ADDRESS);
 800099e:	202a      	movs	r0, #42	; 0x2a
 80009a0:	f7ff ff74 	bl	800088c <ILI9163_writeCommand>
    ILI9163_writeData16(x1);
 80009a4:	88fb      	ldrh	r3, [r7, #6]
 80009a6:	4618      	mov	r0, r3
 80009a8:	f7ff ffbc 	bl	8000924 <ILI9163_writeData16>
    ILI9163_writeData16(x2);
 80009ac:	887b      	ldrh	r3, [r7, #2]
 80009ae:	4618      	mov	r0, r3
 80009b0:	f7ff ffb8 	bl	8000924 <ILI9163_writeData16>

    ILI9163_writeCommand(ILI9163_CMD_SET_PAGE_ADDRESS);
 80009b4:	202b      	movs	r0, #43	; 0x2b
 80009b6:	f7ff ff69 	bl	800088c <ILI9163_writeCommand>
    ILI9163_writeData16(y1);
 80009ba:	88bb      	ldrh	r3, [r7, #4]
 80009bc:	4618      	mov	r0, r3
 80009be:	f7ff ffb1 	bl	8000924 <ILI9163_writeData16>
    ILI9163_writeData16(y2);
 80009c2:	883b      	ldrh	r3, [r7, #0]
 80009c4:	4618      	mov	r0, r3
 80009c6:	f7ff ffad 	bl	8000924 <ILI9163_writeData16>

    ILI9163_writeCommand(ILI9163_CMD_WRITE_MEMORY_START);
 80009ca:	202c      	movs	r0, #44	; 0x2c
 80009cc:	f7ff ff5e 	bl	800088c <ILI9163_writeCommand>
}
 80009d0:	bf00      	nop
 80009d2:	370c      	adds	r7, #12
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd90      	pop	{r4, r7, pc}

080009d8 <ILI9163_reset>:

void ILI9163_reset(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(DISP_RST_Port, DISP_RST_Pin, 0);
 80009dc:	2200      	movs	r2, #0
 80009de:	2108      	movs	r1, #8
 80009e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009e4:	f002 fff4 	bl	80039d0 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 80009e8:	2032      	movs	r0, #50	; 0x32
 80009ea:	f001 fa9f 	bl	8001f2c <HAL_Delay>

    HAL_GPIO_WritePin(DISP_RST_Port, DISP_RST_Pin, 1);
 80009ee:	2201      	movs	r2, #1
 80009f0:	2108      	movs	r1, #8
 80009f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009f6:	f002 ffeb 	bl	80039d0 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 80009fa:	2064      	movs	r0, #100	; 0x64
 80009fc:	f001 fa96 	bl	8001f2c <HAL_Delay>
}
 8000a00:	bf00      	nop
 8000a02:	bd80      	pop	{r7, pc}

08000a04 <ILI9163_init>:
    ILI9163_writeCommand(0x29); // Display On
    ILI9163_writeCommand(0x2C);
}

void ILI9163_init(int rotation)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b082      	sub	sp, #8
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(DISP_CS_Port, DISP_CS_Pin, 1);
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a12:	486e      	ldr	r0, [pc, #440]	; (8000bcc <ILI9163_init+0x1c8>)
 8000a14:	f002 ffdc 	bl	80039d0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(DISP_RST_Port, DISP_RST_Pin, 1);
 8000a18:	2201      	movs	r2, #1
 8000a1a:	2108      	movs	r1, #8
 8000a1c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a20:	f002 ffd6 	bl	80039d0 <HAL_GPIO_WritePin>

    ILI9163_reset(); // Hardware reset the LCD
 8000a24:	f7ff ffd8 	bl	80009d8 <ILI9163_reset>

    ILI9163_writeCommand(ILI9163_CMD_EXIT_SLEEP_MODE);
 8000a28:	2011      	movs	r0, #17
 8000a2a:	f7ff ff2f 	bl	800088c <ILI9163_writeCommand>
    HAL_Delay(5); // Wait for the screen to wake up
 8000a2e:	2005      	movs	r0, #5
 8000a30:	f001 fa7c 	bl	8001f2c <HAL_Delay>

    ILI9163_writeCommand(ILI9163_CMD_SET_PIXEL_FORMAT);
 8000a34:	203a      	movs	r0, #58	; 0x3a
 8000a36:	f7ff ff29 	bl	800088c <ILI9163_writeCommand>
    ILI9163_writeData(0x05); // 16 bpp
 8000a3a:	2005      	movs	r0, #5
 8000a3c:	f7ff ff4c 	bl	80008d8 <ILI9163_writeData>

    ILI9163_writeCommand(ILI9163_CMD_SET_GAMMA_CURVE);
 8000a40:	2026      	movs	r0, #38	; 0x26
 8000a42:	f7ff ff23 	bl	800088c <ILI9163_writeCommand>
    ILI9163_writeData(0x04); // Gamma curve 3
 8000a46:	2004      	movs	r0, #4
 8000a48:	f7ff ff46 	bl	80008d8 <ILI9163_writeData>

    ILI9163_writeCommand(ILI9163_CMD_GAM_R_SEL);
 8000a4c:	20f2      	movs	r0, #242	; 0xf2
 8000a4e:	f7ff ff1d 	bl	800088c <ILI9163_writeCommand>
    ILI9163_writeData(0x01); // Gamma curve enable
 8000a52:	2001      	movs	r0, #1
 8000a54:	f7ff ff40 	bl	80008d8 <ILI9163_writeData>

    ILI9163_writeCommand(ILI9163_CMD_POSITIVE_GAMMA_CORRECT);
 8000a58:	20e0      	movs	r0, #224	; 0xe0
 8000a5a:	f7ff ff17 	bl	800088c <ILI9163_writeCommand>
    ILI9163_writeData(0x3f);
 8000a5e:	203f      	movs	r0, #63	; 0x3f
 8000a60:	f7ff ff3a 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(0x25);
 8000a64:	2025      	movs	r0, #37	; 0x25
 8000a66:	f7ff ff37 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(0x1c);
 8000a6a:	201c      	movs	r0, #28
 8000a6c:	f7ff ff34 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(0x1e);
 8000a70:	201e      	movs	r0, #30
 8000a72:	f7ff ff31 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(0x20);
 8000a76:	2020      	movs	r0, #32
 8000a78:	f7ff ff2e 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(0x12);
 8000a7c:	2012      	movs	r0, #18
 8000a7e:	f7ff ff2b 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(0x2a);
 8000a82:	202a      	movs	r0, #42	; 0x2a
 8000a84:	f7ff ff28 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(0x90);
 8000a88:	2090      	movs	r0, #144	; 0x90
 8000a8a:	f7ff ff25 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(0x24);
 8000a8e:	2024      	movs	r0, #36	; 0x24
 8000a90:	f7ff ff22 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(0x11);
 8000a94:	2011      	movs	r0, #17
 8000a96:	f7ff ff1f 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(0x00);
 8000a9a:	2000      	movs	r0, #0
 8000a9c:	f7ff ff1c 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(0x00);
 8000aa0:	2000      	movs	r0, #0
 8000aa2:	f7ff ff19 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(0x00);
 8000aa6:	2000      	movs	r0, #0
 8000aa8:	f7ff ff16 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(0x00);
 8000aac:	2000      	movs	r0, #0
 8000aae:	f7ff ff13 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(0x00);
 8000ab2:	2000      	movs	r0, #0
 8000ab4:	f7ff ff10 	bl	80008d8 <ILI9163_writeData>

    ILI9163_writeCommand(ILI9163_CMD_NEGATIVE_GAMMA_CORRECT);
 8000ab8:	20e1      	movs	r0, #225	; 0xe1
 8000aba:	f7ff fee7 	bl	800088c <ILI9163_writeCommand>
    ILI9163_writeData(0x20);
 8000abe:	2020      	movs	r0, #32
 8000ac0:	f7ff ff0a 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(0x20);
 8000ac4:	2020      	movs	r0, #32
 8000ac6:	f7ff ff07 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(0x20);
 8000aca:	2020      	movs	r0, #32
 8000acc:	f7ff ff04 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(0x20);
 8000ad0:	2020      	movs	r0, #32
 8000ad2:	f7ff ff01 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(0x05);
 8000ad6:	2005      	movs	r0, #5
 8000ad8:	f7ff fefe 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(0x00);
 8000adc:	2000      	movs	r0, #0
 8000ade:	f7ff fefb 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(0x15);
 8000ae2:	2015      	movs	r0, #21
 8000ae4:	f7ff fef8 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(0xa7);
 8000ae8:	20a7      	movs	r0, #167	; 0xa7
 8000aea:	f7ff fef5 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(0x3d);
 8000aee:	203d      	movs	r0, #61	; 0x3d
 8000af0:	f7ff fef2 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(0x18);
 8000af4:	2018      	movs	r0, #24
 8000af6:	f7ff feef 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(0x25);
 8000afa:	2025      	movs	r0, #37	; 0x25
 8000afc:	f7ff feec 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(0x2a);
 8000b00:	202a      	movs	r0, #42	; 0x2a
 8000b02:	f7ff fee9 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(0x2b);
 8000b06:	202b      	movs	r0, #43	; 0x2b
 8000b08:	f7ff fee6 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(0x2b);
 8000b0c:	202b      	movs	r0, #43	; 0x2b
 8000b0e:	f7ff fee3 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(0x3a);
 8000b12:	203a      	movs	r0, #58	; 0x3a
 8000b14:	f7ff fee0 	bl	80008d8 <ILI9163_writeData>

    ILI9163_writeCommand(ILI9163_CMD_FRAME_RATE_CONTROL1);
 8000b18:	20b1      	movs	r0, #177	; 0xb1
 8000b1a:	f7ff feb7 	bl	800088c <ILI9163_writeCommand>
    ILI9163_writeData(0x08); // DIVA = 8
 8000b1e:	2008      	movs	r0, #8
 8000b20:	f7ff feda 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(0x02); // VPA = 8
 8000b24:	2002      	movs	r0, #2
 8000b26:	f7ff fed7 	bl	80008d8 <ILI9163_writeData>

    ILI9163_writeCommand(ILI9163_CMD_FRAME_RATE_CONTROL2);
 8000b2a:	20b2      	movs	r0, #178	; 0xb2
 8000b2c:	f7ff feae 	bl	800088c <ILI9163_writeCommand>
    ILI9163_writeData(0x08); // DIVA = 8
 8000b30:	2008      	movs	r0, #8
 8000b32:	f7ff fed1 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(0x02); // VPA = 8
 8000b36:	2002      	movs	r0, #2
 8000b38:	f7ff fece 	bl	80008d8 <ILI9163_writeData>

    ILI9163_writeCommand(ILI9163_CMD_FRAME_RATE_CONTROL3);
 8000b3c:	20b3      	movs	r0, #179	; 0xb3
 8000b3e:	f7ff fea5 	bl	800088c <ILI9163_writeCommand>
    ILI9163_writeData(0x08); // DIVA = 8
 8000b42:	2008      	movs	r0, #8
 8000b44:	f7ff fec8 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(0x02); // VPA = 8
 8000b48:	2002      	movs	r0, #2
 8000b4a:	f7ff fec5 	bl	80008d8 <ILI9163_writeData>

    ILI9163_writeCommand(ILI9163_CMD_DISPLAY_INVERSION);
 8000b4e:	20b4      	movs	r0, #180	; 0xb4
 8000b50:	f7ff fe9c 	bl	800088c <ILI9163_writeCommand>
    ILI9163_writeData(0x07); // NLA = 1, NLB = 1, NLC = 1 (all on Frame Inversion)
 8000b54:	2007      	movs	r0, #7
 8000b56:	f7ff febf 	bl	80008d8 <ILI9163_writeData>

    ILI9163_writeCommand(ILI9163_CMD_VCOM_OFFSET_CONTROL);
    ILI9163_writeData(0x40); // nVM = 0, VMF = 64: VCOMH output = VMH, VCOML output = VML
    */

    ILI9163_writeCommand(ILI9163_CMD_SET_COLUMN_ADDRESS);
 8000b5a:	202a      	movs	r0, #42	; 0x2a
 8000b5c:	f7ff fe96 	bl	800088c <ILI9163_writeCommand>
    ILI9163_writeData(0x00); // XSH
 8000b60:	2000      	movs	r0, #0
 8000b62:	f7ff feb9 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(0x00); // XSL
 8000b66:	2000      	movs	r0, #0
 8000b68:	f7ff feb6 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(0x00); // XEH
 8000b6c:	2000      	movs	r0, #0
 8000b6e:	f7ff feb3 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(ILI9163_HEIGHT - 1); // XEL (128 pixels x)
 8000b72:	207f      	movs	r0, #127	; 0x7f
 8000b74:	f7ff feb0 	bl	80008d8 <ILI9163_writeData>

    ILI9163_writeCommand(ILI9163_CMD_SET_PAGE_ADDRESS);
 8000b78:	202b      	movs	r0, #43	; 0x2b
 8000b7a:	f7ff fe87 	bl	800088c <ILI9163_writeCommand>
    ILI9163_writeData(0x00);
 8000b7e:	2000      	movs	r0, #0
 8000b80:	f7ff feaa 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(0x00);
 8000b84:	2000      	movs	r0, #0
 8000b86:	f7ff fea7 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(0x00);
 8000b8a:	2000      	movs	r0, #0
 8000b8c:	f7ff fea4 	bl	80008d8 <ILI9163_writeData>
    ILI9163_writeData(ILI9163_WIDTH - 1); // 160 pixels y
 8000b90:	209f      	movs	r0, #159	; 0x9f
 8000b92:	f7ff fea1 	bl	80008d8 <ILI9163_writeData>

    ILI9163_writeCommand(ILI9163_CMD_SET_ADDRESS_MODE);
 8000b96:	2036      	movs	r0, #54	; 0x36
 8000b98:	f7ff fe78 	bl	800088c <ILI9163_writeCommand>
    if (rotation)
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d003      	beq.n	8000baa <ILI9163_init+0x1a6>
        ILI9163_writeData(0x80 | 0x20 | 0x08);
 8000ba2:	20a8      	movs	r0, #168	; 0xa8
 8000ba4:	f7ff fe98 	bl	80008d8 <ILI9163_writeData>
 8000ba8:	e002      	b.n	8000bb0 <ILI9163_init+0x1ac>
    else
        ILI9163_writeData(0x40 | 0x20 | 0x08);
 8000baa:	2068      	movs	r0, #104	; 0x68
 8000bac:	f7ff fe94 	bl	80008d8 <ILI9163_writeData>

    ILI9163_writeCommand(ILI9163_CMD_ENTER_NORMAL_MODE);
 8000bb0:	2013      	movs	r0, #19
 8000bb2:	f7ff fe6b 	bl	800088c <ILI9163_writeCommand>
    ILI9163_writeCommand(ILI9163_CMD_SET_DISPLAY_ON);
 8000bb6:	2029      	movs	r0, #41	; 0x29
 8000bb8:	f7ff fe68 	bl	800088c <ILI9163_writeCommand>
    ILI9163_writeCommand(ILI9163_CMD_WRITE_MEMORY_START);
 8000bbc:	202c      	movs	r0, #44	; 0x2c
 8000bbe:	f7ff fe65 	bl	800088c <ILI9163_writeCommand>
}
 8000bc2:	bf00      	nop
 8000bc4:	3708      	adds	r7, #8
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	48000400 	.word	0x48000400

08000bd0 <ILI9163_newFrame>:

void ILI9163_newFrame()
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	b083      	sub	sp, #12
 8000bd4:	af00      	add	r7, sp, #0
    for (uint32_t i = 0; i < (ILI9163_WIDTH * ILI9163_HEIGHT); i++)
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	607b      	str	r3, [r7, #4]
 8000bda:	e008      	b.n	8000bee <ILI9163_newFrame+0x1e>
        frameBuffer[i] = 0xFFFF;
 8000bdc:	4a09      	ldr	r2, [pc, #36]	; (8000c04 <ILI9163_newFrame+0x34>)
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000be4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (uint32_t i = 0; i < (ILI9163_WIDTH * ILI9163_HEIGHT); i++)
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	3301      	adds	r3, #1
 8000bec:	607b      	str	r3, [r7, #4]
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 8000bf4:	d3f2      	bcc.n	8000bdc <ILI9163_newFrame+0xc>
}
 8000bf6:	bf00      	nop
 8000bf8:	bf00      	nop
 8000bfa:	370c      	adds	r7, #12
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c02:	4770      	bx	lr
 8000c04:	200000b0 	.word	0x200000b0

08000c08 <ILI9163_render>:

void ILI9163_render()
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	af00      	add	r7, sp, #0
    ILI9163_setAddress(0, 0, ILI9163_WIDTH, ILI9163_HEIGHT);
 8000c0c:	2380      	movs	r3, #128	; 0x80
 8000c0e:	22a0      	movs	r2, #160	; 0xa0
 8000c10:	2100      	movs	r1, #0
 8000c12:	2000      	movs	r0, #0
 8000c14:	f7ff feb4 	bl	8000980 <ILI9163_setAddress>
    HAL_GPIO_WritePin(DISP_CS_Port, DISP_CS_Pin, 0);
 8000c18:	2200      	movs	r2, #0
 8000c1a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c1e:	480d      	ldr	r0, [pc, #52]	; (8000c54 <ILI9163_render+0x4c>)
 8000c20:	f002 fed6 	bl	80039d0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(DISP_DC_Port, DISP_DC_Pin, 1);
 8000c24:	2201      	movs	r2, #1
 8000c26:	2102      	movs	r1, #2
 8000c28:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c2c:	f002 fed0 	bl	80039d0 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit_DMA(&DISP_SPI, (uint8_t*)frameBuffer, BUFSIZE * 2);
 8000c30:	f44f 4220 	mov.w	r2, #40960	; 0xa000
 8000c34:	4908      	ldr	r1, [pc, #32]	; (8000c58 <ILI9163_render+0x50>)
 8000c36:	4809      	ldr	r0, [pc, #36]	; (8000c5c <ILI9163_render+0x54>)
 8000c38:	f004 fac6 	bl	80051c8 <HAL_SPI_Transmit_DMA>

    SPI_DMA_FL = 0;
 8000c3c:	4b08      	ldr	r3, [pc, #32]	; (8000c60 <ILI9163_render+0x58>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	701a      	strb	r2, [r3, #0]
    while (!SPI_DMA_FL) {
 8000c42:	bf00      	nop
 8000c44:	4b06      	ldr	r3, [pc, #24]	; (8000c60 <ILI9163_render+0x58>)
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d0fb      	beq.n	8000c44 <ILI9163_render+0x3c>
    } // This can be commented out if your thread sends new frames slower than SPI
      // transmits them. Otherwise, memory havoc. See README.md

    //	HAL_GPIO_WritePin(DISP_DC_Port, DISP_DC_Pin, 0);
    //	HAL_GPIO_WritePin(DISP_CS_Port, DISP_CS_Pin, 1);
}
 8000c4c:	bf00      	nop
 8000c4e:	bf00      	nop
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	48000400 	.word	0x48000400
 8000c58:	200000b0 	.word	0x200000b0
 8000c5c:	2000d1bc 	.word	0x2000d1bc
 8000c60:	2000a0b0 	.word	0x2000a0b0

08000c64 <ILI9163_drawPixel>:

void ILI9163_drawPixel(uint8_t x, uint8_t y, uint16_t color)
{
 8000c64:	b480      	push	{r7}
 8000c66:	b083      	sub	sp, #12
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	71fb      	strb	r3, [r7, #7]
 8000c6e:	460b      	mov	r3, r1
 8000c70:	71bb      	strb	r3, [r7, #6]
 8000c72:	4613      	mov	r3, r2
 8000c74:	80bb      	strh	r3, [r7, #4]
    if ((x < 0) || (x >= ILI9163_WIDTH) || (y < 0) || (y >= ILI9163_HEIGHT))
 8000c76:	79fb      	ldrb	r3, [r7, #7]
 8000c78:	2b9f      	cmp	r3, #159	; 0x9f
 8000c7a:	d80f      	bhi.n	8000c9c <ILI9163_drawPixel+0x38>
 8000c7c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	db0b      	blt.n	8000c9c <ILI9163_drawPixel+0x38>
        return;
    frameBuffer[((x) + (y * ILI9163_WIDTH))] = color; // >> 8;
 8000c84:	79f9      	ldrb	r1, [r7, #7]
 8000c86:	79ba      	ldrb	r2, [r7, #6]
 8000c88:	4613      	mov	r3, r2
 8000c8a:	009b      	lsls	r3, r3, #2
 8000c8c:	4413      	add	r3, r2
 8000c8e:	015b      	lsls	r3, r3, #5
 8000c90:	440b      	add	r3, r1
 8000c92:	4905      	ldr	r1, [pc, #20]	; (8000ca8 <ILI9163_drawPixel+0x44>)
 8000c94:	88ba      	ldrh	r2, [r7, #4]
 8000c96:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
 8000c9a:	e000      	b.n	8000c9e <ILI9163_drawPixel+0x3a>
        return;
 8000c9c:	bf00      	nop
    // frameBuffer[((x*2)+(y*2*ILI9163_WIDTH))+1] = color & 0xFF;
}
 8000c9e:	370c      	adds	r7, #12
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca6:	4770      	bx	lr
 8000ca8:	200000b0 	.word	0x200000b0

08000cac <ILI9163_fillRect>:

void ILI9163_fillRect(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, uint16_t color)
{
 8000cac:	b590      	push	{r4, r7, lr}
 8000cae:	b085      	sub	sp, #20
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	4604      	mov	r4, r0
 8000cb4:	4608      	mov	r0, r1
 8000cb6:	4611      	mov	r1, r2
 8000cb8:	461a      	mov	r2, r3
 8000cba:	4623      	mov	r3, r4
 8000cbc:	71fb      	strb	r3, [r7, #7]
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	71bb      	strb	r3, [r7, #6]
 8000cc2:	460b      	mov	r3, r1
 8000cc4:	717b      	strb	r3, [r7, #5]
 8000cc6:	4613      	mov	r3, r2
 8000cc8:	713b      	strb	r3, [r7, #4]
    for (uint8_t x = x1; x < x2; x++)
 8000cca:	79fb      	ldrb	r3, [r7, #7]
 8000ccc:	73fb      	strb	r3, [r7, #15]
 8000cce:	e012      	b.n	8000cf6 <ILI9163_fillRect+0x4a>
        for (uint8_t y = y1; y < y2; y++)
 8000cd0:	79bb      	ldrb	r3, [r7, #6]
 8000cd2:	73bb      	strb	r3, [r7, #14]
 8000cd4:	e008      	b.n	8000ce8 <ILI9163_fillRect+0x3c>
            ILI9163_drawPixel(x, y, color);
 8000cd6:	8c3a      	ldrh	r2, [r7, #32]
 8000cd8:	7bb9      	ldrb	r1, [r7, #14]
 8000cda:	7bfb      	ldrb	r3, [r7, #15]
 8000cdc:	4618      	mov	r0, r3
 8000cde:	f7ff ffc1 	bl	8000c64 <ILI9163_drawPixel>
        for (uint8_t y = y1; y < y2; y++)
 8000ce2:	7bbb      	ldrb	r3, [r7, #14]
 8000ce4:	3301      	adds	r3, #1
 8000ce6:	73bb      	strb	r3, [r7, #14]
 8000ce8:	7bba      	ldrb	r2, [r7, #14]
 8000cea:	793b      	ldrb	r3, [r7, #4]
 8000cec:	429a      	cmp	r2, r3
 8000cee:	d3f2      	bcc.n	8000cd6 <ILI9163_fillRect+0x2a>
    for (uint8_t x = x1; x < x2; x++)
 8000cf0:	7bfb      	ldrb	r3, [r7, #15]
 8000cf2:	3301      	adds	r3, #1
 8000cf4:	73fb      	strb	r3, [r7, #15]
 8000cf6:	7bfa      	ldrb	r2, [r7, #15]
 8000cf8:	797b      	ldrb	r3, [r7, #5]
 8000cfa:	429a      	cmp	r2, r3
 8000cfc:	d3e8      	bcc.n	8000cd0 <ILI9163_fillRect+0x24>
}
 8000cfe:	bf00      	nop
 8000d00:	bf00      	nop
 8000d02:	3714      	adds	r7, #20
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd90      	pop	{r4, r7, pc}

08000d08 <ILI9163_drawRect>:

void ILI9163_drawRect(
    uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, uint8_t thickness, uint16_t color)
{
 8000d08:	b590      	push	{r4, r7, lr}
 8000d0a:	b085      	sub	sp, #20
 8000d0c:	af02      	add	r7, sp, #8
 8000d0e:	4604      	mov	r4, r0
 8000d10:	4608      	mov	r0, r1
 8000d12:	4611      	mov	r1, r2
 8000d14:	461a      	mov	r2, r3
 8000d16:	4623      	mov	r3, r4
 8000d18:	71fb      	strb	r3, [r7, #7]
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	71bb      	strb	r3, [r7, #6]
 8000d1e:	460b      	mov	r3, r1
 8000d20:	717b      	strb	r3, [r7, #5]
 8000d22:	4613      	mov	r3, r2
 8000d24:	713b      	strb	r3, [r7, #4]
    ILI9163_fillRect(x1, y1, x2, y1 + thickness, color);
 8000d26:	79ba      	ldrb	r2, [r7, #6]
 8000d28:	7e3b      	ldrb	r3, [r7, #24]
 8000d2a:	4413      	add	r3, r2
 8000d2c:	b2dc      	uxtb	r4, r3
 8000d2e:	797a      	ldrb	r2, [r7, #5]
 8000d30:	79b9      	ldrb	r1, [r7, #6]
 8000d32:	79f8      	ldrb	r0, [r7, #7]
 8000d34:	8bbb      	ldrh	r3, [r7, #28]
 8000d36:	9300      	str	r3, [sp, #0]
 8000d38:	4623      	mov	r3, r4
 8000d3a:	f7ff ffb7 	bl	8000cac <ILI9163_fillRect>
    ILI9163_fillRect(x1, y2 - thickness, x2, y2, color);
 8000d3e:	793a      	ldrb	r2, [r7, #4]
 8000d40:	7e3b      	ldrb	r3, [r7, #24]
 8000d42:	1ad3      	subs	r3, r2, r3
 8000d44:	b2d9      	uxtb	r1, r3
 8000d46:	793c      	ldrb	r4, [r7, #4]
 8000d48:	797a      	ldrb	r2, [r7, #5]
 8000d4a:	79f8      	ldrb	r0, [r7, #7]
 8000d4c:	8bbb      	ldrh	r3, [r7, #28]
 8000d4e:	9300      	str	r3, [sp, #0]
 8000d50:	4623      	mov	r3, r4
 8000d52:	f7ff ffab 	bl	8000cac <ILI9163_fillRect>

    ILI9163_fillRect(x1, y1, x1 + thickness, y2, color);
 8000d56:	79fa      	ldrb	r2, [r7, #7]
 8000d58:	7e3b      	ldrb	r3, [r7, #24]
 8000d5a:	4413      	add	r3, r2
 8000d5c:	b2da      	uxtb	r2, r3
 8000d5e:	793c      	ldrb	r4, [r7, #4]
 8000d60:	79b9      	ldrb	r1, [r7, #6]
 8000d62:	79f8      	ldrb	r0, [r7, #7]
 8000d64:	8bbb      	ldrh	r3, [r7, #28]
 8000d66:	9300      	str	r3, [sp, #0]
 8000d68:	4623      	mov	r3, r4
 8000d6a:	f7ff ff9f 	bl	8000cac <ILI9163_fillRect>
    ILI9163_fillRect(x2 - thickness, y1, x2, y2, color);
 8000d6e:	797a      	ldrb	r2, [r7, #5]
 8000d70:	7e3b      	ldrb	r3, [r7, #24]
 8000d72:	1ad3      	subs	r3, r2, r3
 8000d74:	b2d8      	uxtb	r0, r3
 8000d76:	793c      	ldrb	r4, [r7, #4]
 8000d78:	797a      	ldrb	r2, [r7, #5]
 8000d7a:	79b9      	ldrb	r1, [r7, #6]
 8000d7c:	8bbb      	ldrh	r3, [r7, #28]
 8000d7e:	9300      	str	r3, [sp, #0]
 8000d80:	4623      	mov	r3, r4
 8000d82:	f7ff ff93 	bl	8000cac <ILI9163_fillRect>
}
 8000d86:	bf00      	nop
 8000d88:	370c      	adds	r7, #12
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd90      	pop	{r4, r7, pc}

08000d8e <ILI9163_drawChar>:
{
    ILI9163_fillRect(0, 0, ILI9163_WIDTH, ILI9163_HEIGHT, color);
}

void ILI9163_drawChar(uint8_t x, uint8_t y, char ch, FontDef font, uint16_t color)
{
 8000d8e:	b082      	sub	sp, #8
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b084      	sub	sp, #16
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	61fb      	str	r3, [r7, #28]
 8000d98:	4603      	mov	r3, r0
 8000d9a:	71fb      	strb	r3, [r7, #7]
 8000d9c:	460b      	mov	r3, r1
 8000d9e:	71bb      	strb	r3, [r7, #6]
 8000da0:	4613      	mov	r3, r2
 8000da2:	717b      	strb	r3, [r7, #5]
    uint16_t i, b, j;
    for (i = 0; i < font.height; i++) {
 8000da4:	2300      	movs	r3, #0
 8000da6:	81fb      	strh	r3, [r7, #14]
 8000da8:	e02f      	b.n	8000e0a <ILI9163_drawChar+0x7c>
        b = font.data[(ch - 32) * font.height + i];
 8000daa:	6a3a      	ldr	r2, [r7, #32]
 8000dac:	797b      	ldrb	r3, [r7, #5]
 8000dae:	3b20      	subs	r3, #32
 8000db0:	7f79      	ldrb	r1, [r7, #29]
 8000db2:	fb01 f103 	mul.w	r1, r1, r3
 8000db6:	89fb      	ldrh	r3, [r7, #14]
 8000db8:	440b      	add	r3, r1
 8000dba:	005b      	lsls	r3, r3, #1
 8000dbc:	4413      	add	r3, r2
 8000dbe:	881b      	ldrh	r3, [r3, #0]
 8000dc0:	817b      	strh	r3, [r7, #10]
        for (j = 0; j < font.width; j++) {
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	81bb      	strh	r3, [r7, #12]
 8000dc6:	e018      	b.n	8000dfa <ILI9163_drawChar+0x6c>
            if ((b << j) & 0x8000) {
 8000dc8:	897a      	ldrh	r2, [r7, #10]
 8000dca:	89bb      	ldrh	r3, [r7, #12]
 8000dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d00d      	beq.n	8000df4 <ILI9163_drawChar+0x66>
                ILI9163_drawPixel(x + j, y + i, color);
 8000dd8:	89bb      	ldrh	r3, [r7, #12]
 8000dda:	b2da      	uxtb	r2, r3
 8000ddc:	79fb      	ldrb	r3, [r7, #7]
 8000dde:	4413      	add	r3, r2
 8000de0:	b2d8      	uxtb	r0, r3
 8000de2:	89fb      	ldrh	r3, [r7, #14]
 8000de4:	b2da      	uxtb	r2, r3
 8000de6:	79bb      	ldrb	r3, [r7, #6]
 8000de8:	4413      	add	r3, r2
 8000dea:	b2db      	uxtb	r3, r3
 8000dec:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8000dee:	4619      	mov	r1, r3
 8000df0:	f7ff ff38 	bl	8000c64 <ILI9163_drawPixel>
        for (j = 0; j < font.width; j++) {
 8000df4:	89bb      	ldrh	r3, [r7, #12]
 8000df6:	3301      	adds	r3, #1
 8000df8:	81bb      	strh	r3, [r7, #12]
 8000dfa:	7f3b      	ldrb	r3, [r7, #28]
 8000dfc:	b29b      	uxth	r3, r3
 8000dfe:	89ba      	ldrh	r2, [r7, #12]
 8000e00:	429a      	cmp	r2, r3
 8000e02:	d3e1      	bcc.n	8000dc8 <ILI9163_drawChar+0x3a>
    for (i = 0; i < font.height; i++) {
 8000e04:	89fb      	ldrh	r3, [r7, #14]
 8000e06:	3301      	adds	r3, #1
 8000e08:	81fb      	strh	r3, [r7, #14]
 8000e0a:	7f7b      	ldrb	r3, [r7, #29]
 8000e0c:	b29b      	uxth	r3, r3
 8000e0e:	89fa      	ldrh	r2, [r7, #14]
 8000e10:	429a      	cmp	r2, r3
 8000e12:	d3ca      	bcc.n	8000daa <ILI9163_drawChar+0x1c>
            }
        }
    }
}
 8000e14:	bf00      	nop
 8000e16:	bf00      	nop
 8000e18:	3710      	adds	r7, #16
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000e20:	b002      	add	sp, #8
 8000e22:	4770      	bx	lr

08000e24 <ILI9163_drawString>:

void ILI9163_drawString(
    uint8_t x, uint8_t y, FontDef font, uint16_t color, const char* string)
{
 8000e24:	b590      	push	{r4, r7, lr}
 8000e26:	b087      	sub	sp, #28
 8000e28:	af02      	add	r7, sp, #8
 8000e2a:	4604      	mov	r4, r0
 8000e2c:	4608      	mov	r0, r1
 8000e2e:	1d39      	adds	r1, r7, #4
 8000e30:	e881 000c 	stmia.w	r1, {r2, r3}
 8000e34:	4623      	mov	r3, r4
 8000e36:	73fb      	strb	r3, [r7, #15]
 8000e38:	4603      	mov	r3, r0
 8000e3a:	73bb      	strb	r3, [r7, #14]
    while (*string) {
 8000e3c:	e029      	b.n	8000e92 <ILI9163_drawString+0x6e>
        if (x + font.width >= ILI9163_WIDTH) {
 8000e3e:	7bfb      	ldrb	r3, [r7, #15]
 8000e40:	793a      	ldrb	r2, [r7, #4]
 8000e42:	4413      	add	r3, r2
 8000e44:	2b9f      	cmp	r3, #159	; 0x9f
 8000e46:	dd12      	ble.n	8000e6e <ILI9163_drawString+0x4a>
            x = 0;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	73fb      	strb	r3, [r7, #15]
            y += font.height;
 8000e4c:	797a      	ldrb	r2, [r7, #5]
 8000e4e:	7bbb      	ldrb	r3, [r7, #14]
 8000e50:	4413      	add	r3, r2
 8000e52:	73bb      	strb	r3, [r7, #14]
            if (y + font.height >= ILI9163_HEIGHT)
 8000e54:	7bbb      	ldrb	r3, [r7, #14]
 8000e56:	797a      	ldrb	r2, [r7, #5]
 8000e58:	4413      	add	r3, r2
 8000e5a:	2b7f      	cmp	r3, #127	; 0x7f
 8000e5c:	dc1e      	bgt.n	8000e9c <ILI9163_drawString+0x78>
                break;

            if (*string == ' ') {
 8000e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e60:	781b      	ldrb	r3, [r3, #0]
 8000e62:	2b20      	cmp	r3, #32
 8000e64:	d103      	bne.n	8000e6e <ILI9163_drawString+0x4a>
                // skip spaces in the beginning of the new line
                string++;
 8000e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e68:	3301      	adds	r3, #1
 8000e6a:	627b      	str	r3, [r7, #36]	; 0x24
                continue;
 8000e6c:	e011      	b.n	8000e92 <ILI9163_drawString+0x6e>
            }
        }

        ILI9163_drawChar(x, y, *string, font, color);
 8000e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e70:	781a      	ldrb	r2, [r3, #0]
 8000e72:	7bb9      	ldrb	r1, [r7, #14]
 8000e74:	7bf8      	ldrb	r0, [r7, #15]
 8000e76:	8c3b      	ldrh	r3, [r7, #32]
 8000e78:	9301      	str	r3, [sp, #4]
 8000e7a:	68bb      	ldr	r3, [r7, #8]
 8000e7c:	9300      	str	r3, [sp, #0]
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	f7ff ff85 	bl	8000d8e <ILI9163_drawChar>

        x += font.width;
 8000e84:	793a      	ldrb	r2, [r7, #4]
 8000e86:	7bfb      	ldrb	r3, [r7, #15]
 8000e88:	4413      	add	r3, r2
 8000e8a:	73fb      	strb	r3, [r7, #15]
        string++;
 8000e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e8e:	3301      	adds	r3, #1
 8000e90:	627b      	str	r3, [r7, #36]	; 0x24
    while (*string) {
 8000e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e94:	781b      	ldrb	r3, [r3, #0]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d1d1      	bne.n	8000e3e <ILI9163_drawString+0x1a>
    }
}
 8000e9a:	e000      	b.n	8000e9e <ILI9163_drawString+0x7a>
                break;
 8000e9c:	bf00      	nop
}
 8000e9e:	bf00      	nop
 8000ea0:	3714      	adds	r7, #20
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd90      	pop	{r4, r7, pc}

08000ea6 <ILI9163_drawStringF>:

void ILI9163_drawStringF(
    uint8_t x, uint8_t y, FontDef font, uint16_t color, char* szFormat, ...)
{
 8000ea6:	b590      	push	{r4, r7, lr}
 8000ea8:	b099      	sub	sp, #100	; 0x64
 8000eaa:	af02      	add	r7, sp, #8
 8000eac:	4604      	mov	r4, r0
 8000eae:	4608      	mov	r0, r1
 8000eb0:	1d39      	adds	r1, r7, #4
 8000eb2:	e881 000c 	stmia.w	r1, {r2, r3}
 8000eb6:	4623      	mov	r3, r4
 8000eb8:	73fb      	strb	r3, [r7, #15]
 8000eba:	4603      	mov	r3, r0
 8000ebc:	73bb      	strb	r3, [r7, #14]
    char szBuffer[64];
    va_list pArgs;
    va_start(pArgs, szFormat);
 8000ebe:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000ec2:	617b      	str	r3, [r7, #20]
    vsnprintf(szBuffer, 63, szFormat, pArgs);
 8000ec4:	f107 0018 	add.w	r0, r7, #24
 8000ec8:	697b      	ldr	r3, [r7, #20]
 8000eca:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8000ecc:	213f      	movs	r1, #63	; 0x3f
 8000ece:	f007 ffaf 	bl	8008e30 <vsniprintf>
    va_end(pArgs);

    ILI9163_drawString(x, y, font, color, szBuffer);
 8000ed2:	7bb9      	ldrb	r1, [r7, #14]
 8000ed4:	7bf8      	ldrb	r0, [r7, #15]
 8000ed6:	f107 0318 	add.w	r3, r7, #24
 8000eda:	9301      	str	r3, [sp, #4]
 8000edc:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 8000ee0:	9300      	str	r3, [sp, #0]
 8000ee2:	1d3b      	adds	r3, r7, #4
 8000ee4:	cb0c      	ldmia	r3, {r2, r3}
 8000ee6:	f7ff ff9d 	bl	8000e24 <ILI9163_drawString>
}
 8000eea:	bf00      	nop
 8000eec:	375c      	adds	r7, #92	; 0x5c
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd90      	pop	{r4, r7, pc}
	...

08000ef4 <HAL_SPI_TxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef* hspi) // Your TxCpltCallback
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
    SPI_DMA_CNT--;
 8000efc:	4b0a      	ldr	r3, [pc, #40]	; (8000f28 <HAL_SPI_TxCpltCallback+0x34>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	3b01      	subs	r3, #1
 8000f02:	4a09      	ldr	r2, [pc, #36]	; (8000f28 <HAL_SPI_TxCpltCallback+0x34>)
 8000f04:	6013      	str	r3, [r2, #0]
    if (SPI_DMA_CNT == 0) {
 8000f06:	4b08      	ldr	r3, [pc, #32]	; (8000f28 <HAL_SPI_TxCpltCallback+0x34>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d108      	bne.n	8000f20 <HAL_SPI_TxCpltCallback+0x2c>
        HAL_SPI_DMAStop(&hspi2);
 8000f0e:	4807      	ldr	r0, [pc, #28]	; (8000f2c <HAL_SPI_TxCpltCallback+0x38>)
 8000f10:	f004 fa4e 	bl	80053b0 <HAL_SPI_DMAStop>
        SPI_DMA_CNT = 1;
 8000f14:	4b04      	ldr	r3, [pc, #16]	; (8000f28 <HAL_SPI_TxCpltCallback+0x34>)
 8000f16:	2201      	movs	r2, #1
 8000f18:	601a      	str	r2, [r3, #0]
        SPI_DMA_FL = 1;
 8000f1a:	4b05      	ldr	r3, [pc, #20]	; (8000f30 <HAL_SPI_TxCpltCallback+0x3c>)
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	701a      	strb	r2, [r3, #0]
    }
}
 8000f20:	bf00      	nop
 8000f22:	3708      	adds	r7, #8
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	20000018 	.word	0x20000018
 8000f2c:	2000d1bc 	.word	0x2000d1bc
 8000f30:	2000a0b0 	.word	0x2000a0b0

08000f34 <map>:


uint8_t map(uint8_t value, uint8_t max, uint8_t newMax) {
 8000f34:	b480      	push	{r7}
 8000f36:	b083      	sub	sp, #12
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	71fb      	strb	r3, [r7, #7]
 8000f3e:	460b      	mov	r3, r1
 8000f40:	71bb      	strb	r3, [r7, #6]
 8000f42:	4613      	mov	r3, r2
 8000f44:	717b      	strb	r3, [r7, #5]
	return ((value * newMax) / max);
 8000f46:	79fb      	ldrb	r3, [r7, #7]
 8000f48:	797a      	ldrb	r2, [r7, #5]
 8000f4a:	fb02 f203 	mul.w	r2, r2, r3
 8000f4e:	79bb      	ldrb	r3, [r7, #6]
 8000f50:	fb92 f3f3 	sdiv	r3, r2, r3
 8000f54:	b2db      	uxtb	r3, r3
}
 8000f56:	4618      	mov	r0, r3
 8000f58:	370c      	adds	r7, #12
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr
 8000f62:	0000      	movs	r0, r0
 8000f64:	0000      	movs	r0, r0
	...

08000f68 <getTemp>:

uint16_t getTemp() {
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
	return (uint16_t) ((float)currentTemp * 1000 / 1241) * 0.106 + 13;
 8000f6c:	4b18      	ldr	r3, [pc, #96]	; (8000fd0 <getTemp+0x68>)
 8000f6e:	881b      	ldrh	r3, [r3, #0]
 8000f70:	ee07 3a90 	vmov	s15, r3
 8000f74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f78:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8000fd4 <getTemp+0x6c>
 8000f7c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000f80:	eddf 6a15 	vldr	s13, [pc, #84]	; 8000fd8 <getTemp+0x70>
 8000f84:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f88:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000f8c:	ee17 3a90 	vmov	r3, s15
 8000f90:	b29b      	uxth	r3, r3
 8000f92:	4618      	mov	r0, r3
 8000f94:	f7ff fbf0 	bl	8000778 <__aeabi_i2d>
 8000f98:	a30b      	add	r3, pc, #44	; (adr r3, 8000fc8 <getTemp+0x60>)
 8000f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f9e:	f7ff f96f 	bl	8000280 <__aeabi_dmul>
 8000fa2:	4602      	mov	r2, r0
 8000fa4:	460b      	mov	r3, r1
 8000fa6:	4610      	mov	r0, r2
 8000fa8:	4619      	mov	r1, r3
 8000faa:	f04f 0200 	mov.w	r2, #0
 8000fae:	4b0b      	ldr	r3, [pc, #44]	; (8000fdc <getTemp+0x74>)
 8000fb0:	f7ff fa96 	bl	80004e0 <__adddf3>
 8000fb4:	4602      	mov	r2, r0
 8000fb6:	460b      	mov	r3, r1
 8000fb8:	4610      	mov	r0, r2
 8000fba:	4619      	mov	r1, r3
 8000fbc:	f7ff fc46 	bl	800084c <__aeabi_d2uiz>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	b29b      	uxth	r3, r3
}
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	e5604189 	.word	0xe5604189
 8000fcc:	3fbb22d0 	.word	0x3fbb22d0
 8000fd0:	2000a0b4 	.word	0x2000a0b4
 8000fd4:	447a0000 	.word	0x447a0000
 8000fd8:	449b2000 	.word	0x449b2000
 8000fdc:	402a0000 	.word	0x402a0000

08000fe0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fe4:	f000 ff69 	bl	8001eba <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fe8:	f000 f896 	bl	8001118 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_DMA_Init();
 8000fec:	f000 f988 	bl	8001300 <MX_DMA_Init>
  MX_GPIO_Init();
 8000ff0:	f000 f9a4 	bl	800133c <MX_GPIO_Init>
  MX_ADC1_Init();
 8000ff4:	f000 f8e2 	bl	80011bc <MX_ADC1_Init>
  MX_SPI2_Init();
 8000ff8:	f000 f944 	bl	8001284 <MX_SPI2_Init>

  /* USER CODE BEGIN 2 */

  ILI9163_init(0);
 8000ffc:	2000      	movs	r0, #0
 8000ffe:	f7ff fd01 	bl	8000a04 <ILI9163_init>

  PID_init(&ironPID);
 8001002:	482b      	ldr	r0, [pc, #172]	; (80010b0 <main+0xd0>)
 8001004:	f000 fc37 	bl	8001876 <PID_init>

  ironPID.max = 100;
 8001008:	4b29      	ldr	r3, [pc, #164]	; (80010b0 <main+0xd0>)
 800100a:	4a2a      	ldr	r2, [pc, #168]	; (80010b4 <main+0xd4>)
 800100c:	615a      	str	r2, [r3, #20]
  ironPID.min = 0;
 800100e:	4b28      	ldr	r3, [pc, #160]	; (80010b0 <main+0xd0>)
 8001010:	f04f 0200 	mov.w	r2, #0
 8001014:	611a      	str	r2, [r3, #16]
  ironPID.Kp = PID_KP;
 8001016:	4b26      	ldr	r3, [pc, #152]	; (80010b0 <main+0xd0>)
 8001018:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 800101c:	601a      	str	r2, [r3, #0]
  ironPID.Ki = PID_KI;
 800101e:	4b24      	ldr	r3, [pc, #144]	; (80010b0 <main+0xd0>)
 8001020:	4a25      	ldr	r2, [pc, #148]	; (80010b8 <main+0xd8>)
 8001022:	605a      	str	r2, [r3, #4]
  ironPID.Kd = PID_KD;
 8001024:	4b22      	ldr	r3, [pc, #136]	; (80010b0 <main+0xd0>)
 8001026:	4a25      	ldr	r2, [pc, #148]	; (80010bc <main+0xdc>)
 8001028:	609a      	str	r2, [r3, #8]
  ironPID.tau = PID_TAU;
 800102a:	4b21      	ldr	r3, [pc, #132]	; (80010b0 <main+0xd0>)
 800102c:	4a24      	ldr	r2, [pc, #144]	; (80010c0 <main+0xe0>)
 800102e:	60da      	str	r2, [r3, #12]
  ironPID.T = PID_SAMPLE_TIME;
 8001030:	4b1f      	ldr	r3, [pc, #124]	; (80010b0 <main+0xd0>)
 8001032:	4a24      	ldr	r2, [pc, #144]	; (80010c4 <main+0xe4>)
 8001034:	619a      	str	r2, [r3, #24]


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001036:	f004 fec5 	bl	8005dc4 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of zeroCrossingSemaphore */
  zeroCrossingSemaphoreHandle = osSemaphoreNew(1, 1, &zeroCrossingSemaphore_attributes);
 800103a:	4a23      	ldr	r2, [pc, #140]	; (80010c8 <main+0xe8>)
 800103c:	2101      	movs	r1, #1
 800103e:	2001      	movs	r0, #1
 8001040:	f004 ffb7 	bl	8005fb2 <osSemaphoreNew>
 8001044:	4603      	mov	r3, r0
 8001046:	4a21      	ldr	r2, [pc, #132]	; (80010cc <main+0xec>)
 8001048:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of tempMeasure */
  tempMeasureHandle = osThreadNew(tempMeas, NULL, &tempMeasure_attributes);
 800104a:	4a21      	ldr	r2, [pc, #132]	; (80010d0 <main+0xf0>)
 800104c:	2100      	movs	r1, #0
 800104e:	4821      	ldr	r0, [pc, #132]	; (80010d4 <main+0xf4>)
 8001050:	f004 ff02 	bl	8005e58 <osThreadNew>
 8001054:	4603      	mov	r3, r0
 8001056:	4a20      	ldr	r2, [pc, #128]	; (80010d8 <main+0xf8>)
 8001058:	6013      	str	r3, [r2, #0]

  /* creation of ironControll */
  ironControllHandle = osThreadNew(ironControl, NULL, &ironControll_attributes);
 800105a:	4a20      	ldr	r2, [pc, #128]	; (80010dc <main+0xfc>)
 800105c:	2100      	movs	r1, #0
 800105e:	4820      	ldr	r0, [pc, #128]	; (80010e0 <main+0x100>)
 8001060:	f004 fefa 	bl	8005e58 <osThreadNew>
 8001064:	4603      	mov	r3, r0
 8001066:	4a1f      	ldr	r2, [pc, #124]	; (80010e4 <main+0x104>)
 8001068:	6013      	str	r3, [r2, #0]

  /* creation of screen */
  screenHandle = osThreadNew(screenTask, NULL, &screen_attributes);
 800106a:	4a1f      	ldr	r2, [pc, #124]	; (80010e8 <main+0x108>)
 800106c:	2100      	movs	r1, #0
 800106e:	481f      	ldr	r0, [pc, #124]	; (80010ec <main+0x10c>)
 8001070:	f004 fef2 	bl	8005e58 <osThreadNew>
 8001074:	4603      	mov	r3, r0
 8001076:	4a1e      	ldr	r2, [pc, #120]	; (80010f0 <main+0x110>)
 8001078:	6013      	str	r3, [r2, #0]

  /* creation of controls */
  controlsHandle = osThreadNew(controlTask, NULL, &controls_attributes);
 800107a:	4a1e      	ldr	r2, [pc, #120]	; (80010f4 <main+0x114>)
 800107c:	2100      	movs	r1, #0
 800107e:	481e      	ldr	r0, [pc, #120]	; (80010f8 <main+0x118>)
 8001080:	f004 feea 	bl	8005e58 <osThreadNew>
 8001084:	4603      	mov	r3, r0
 8001086:	4a1d      	ldr	r2, [pc, #116]	; (80010fc <main+0x11c>)
 8001088:	6013      	str	r3, [r2, #0]

  /* creation of zeroCrossingTas */
  zeroCrossingTasHandle = osThreadNew(zeroCrossing, NULL, &zeroCrossingTas_attributes);
 800108a:	4a1d      	ldr	r2, [pc, #116]	; (8001100 <main+0x120>)
 800108c:	2100      	movs	r1, #0
 800108e:	481d      	ldr	r0, [pc, #116]	; (8001104 <main+0x124>)
 8001090:	f004 fee2 	bl	8005e58 <osThreadNew>
 8001094:	4603      	mov	r3, r0
 8001096:	4a1c      	ldr	r2, [pc, #112]	; (8001108 <main+0x128>)
 8001098:	6013      	str	r3, [r2, #0]

  /* creation of measureTimerTas */
  measureTimerTasHandle = osThreadNew(timeHandler, NULL, &measureTimerTas_attributes);
 800109a:	4a1c      	ldr	r2, [pc, #112]	; (800110c <main+0x12c>)
 800109c:	2100      	movs	r1, #0
 800109e:	481c      	ldr	r0, [pc, #112]	; (8001110 <main+0x130>)
 80010a0:	f004 feda 	bl	8005e58 <osThreadNew>
 80010a4:	4603      	mov	r3, r0
 80010a6:	4a1b      	ldr	r2, [pc, #108]	; (8001114 <main+0x134>)
 80010a8:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80010aa:	f004 feaf 	bl	8005e0c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80010ae:	e7fe      	b.n	80010ae <main+0xce>
 80010b0:	2000d2a0 	.word	0x2000d2a0
 80010b4:	42c80000 	.word	0x42c80000
 80010b8:	3d3851ec 	.word	0x3d3851ec
 80010bc:	3d428f5c 	.word	0x3d428f5c
 80010c0:	3ca3d70a 	.word	0x3ca3d70a
 80010c4:	3df5c28f 	.word	0x3df5c28f
 80010c8:	0800bf18 	.word	0x0800bf18
 80010cc:	2000d224 	.word	0x2000d224
 80010d0:	0800be40 	.word	0x0800be40
 80010d4:	08001475 	.word	0x08001475
 80010d8:	2000d298 	.word	0x2000d298
 80010dc:	0800be64 	.word	0x0800be64
 80010e0:	08001511 	.word	0x08001511
 80010e4:	2000d294 	.word	0x2000d294
 80010e8:	0800be88 	.word	0x0800be88
 80010ec:	08001629 	.word	0x08001629
 80010f0:	2000d220 	.word	0x2000d220
 80010f4:	0800beac 	.word	0x0800beac
 80010f8:	08001721 	.word	0x08001721
 80010fc:	2000d228 	.word	0x2000d228
 8001100:	0800bed0 	.word	0x0800bed0
 8001104:	08001801 	.word	0x08001801
 8001108:	2000d29c 	.word	0x2000d29c
 800110c:	0800bef4 	.word	0x0800bef4
 8001110:	08001839 	.word	0x08001839
 8001114:	2000d318 	.word	0x2000d318

08001118 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b096      	sub	sp, #88	; 0x58
 800111c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800111e:	f107 0314 	add.w	r3, r7, #20
 8001122:	2244      	movs	r2, #68	; 0x44
 8001124:	2100      	movs	r1, #0
 8001126:	4618      	mov	r0, r3
 8001128:	f007 fd7a 	bl	8008c20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800112c:	463b      	mov	r3, r7
 800112e:	2200      	movs	r2, #0
 8001130:	601a      	str	r2, [r3, #0]
 8001132:	605a      	str	r2, [r3, #4]
 8001134:	609a      	str	r2, [r3, #8]
 8001136:	60da      	str	r2, [r3, #12]
 8001138:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800113a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800113e:	f002 fc6d 	bl	8003a1c <HAL_PWREx_ControlVoltageScaling>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d001      	beq.n	800114c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001148:	f000 fb90 	bl	800186c <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800114c:	2302      	movs	r3, #2
 800114e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001150:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001154:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001156:	2340      	movs	r3, #64	; 0x40
 8001158:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800115a:	2302      	movs	r3, #2
 800115c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800115e:	2302      	movs	r3, #2
 8001160:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001162:	2301      	movs	r3, #1
 8001164:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001166:	230a      	movs	r3, #10
 8001168:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800116a:	2307      	movs	r3, #7
 800116c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800116e:	2302      	movs	r3, #2
 8001170:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001172:	2302      	movs	r3, #2
 8001174:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001176:	f107 0314 	add.w	r3, r7, #20
 800117a:	4618      	mov	r0, r3
 800117c:	f002 fca4 	bl	8003ac8 <HAL_RCC_OscConfig>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001186:	f000 fb71 	bl	800186c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800118a:	230f      	movs	r3, #15
 800118c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800118e:	2303      	movs	r3, #3
 8001190:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001192:	2300      	movs	r3, #0
 8001194:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001196:	2300      	movs	r3, #0
 8001198:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800119a:	2300      	movs	r3, #0
 800119c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800119e:	463b      	mov	r3, r7
 80011a0:	2104      	movs	r1, #4
 80011a2:	4618      	mov	r0, r3
 80011a4:	f003 f8b0 	bl	8004308 <HAL_RCC_ClockConfig>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d001      	beq.n	80011b2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80011ae:	f000 fb5d 	bl	800186c <Error_Handler>
  }
}
 80011b2:	bf00      	nop
 80011b4:	3758      	adds	r7, #88	; 0x58
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
	...

080011bc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b086      	sub	sp, #24
 80011c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011c2:	463b      	mov	r3, r7
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	605a      	str	r2, [r3, #4]
 80011ca:	609a      	str	r2, [r3, #8]
 80011cc:	60da      	str	r2, [r3, #12]
 80011ce:	611a      	str	r2, [r3, #16]
 80011d0:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80011d2:	4b29      	ldr	r3, [pc, #164]	; (8001278 <MX_ADC1_Init+0xbc>)
 80011d4:	4a29      	ldr	r2, [pc, #164]	; (800127c <MX_ADC1_Init+0xc0>)
 80011d6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80011d8:	4b27      	ldr	r3, [pc, #156]	; (8001278 <MX_ADC1_Init+0xbc>)
 80011da:	2200      	movs	r2, #0
 80011dc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011de:	4b26      	ldr	r3, [pc, #152]	; (8001278 <MX_ADC1_Init+0xbc>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011e4:	4b24      	ldr	r3, [pc, #144]	; (8001278 <MX_ADC1_Init+0xbc>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80011ea:	4b23      	ldr	r3, [pc, #140]	; (8001278 <MX_ADC1_Init+0xbc>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011f0:	4b21      	ldr	r3, [pc, #132]	; (8001278 <MX_ADC1_Init+0xbc>)
 80011f2:	2204      	movs	r2, #4
 80011f4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80011f6:	4b20      	ldr	r3, [pc, #128]	; (8001278 <MX_ADC1_Init+0xbc>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80011fc:	4b1e      	ldr	r3, [pc, #120]	; (8001278 <MX_ADC1_Init+0xbc>)
 80011fe:	2200      	movs	r2, #0
 8001200:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001202:	4b1d      	ldr	r3, [pc, #116]	; (8001278 <MX_ADC1_Init+0xbc>)
 8001204:	2201      	movs	r2, #1
 8001206:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001208:	4b1b      	ldr	r3, [pc, #108]	; (8001278 <MX_ADC1_Init+0xbc>)
 800120a:	2200      	movs	r2, #0
 800120c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001210:	4b19      	ldr	r3, [pc, #100]	; (8001278 <MX_ADC1_Init+0xbc>)
 8001212:	2200      	movs	r2, #0
 8001214:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001216:	4b18      	ldr	r3, [pc, #96]	; (8001278 <MX_ADC1_Init+0xbc>)
 8001218:	2200      	movs	r2, #0
 800121a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800121c:	4b16      	ldr	r3, [pc, #88]	; (8001278 <MX_ADC1_Init+0xbc>)
 800121e:	2200      	movs	r2, #0
 8001220:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001224:	4b14      	ldr	r3, [pc, #80]	; (8001278 <MX_ADC1_Init+0xbc>)
 8001226:	2200      	movs	r2, #0
 8001228:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800122a:	4b13      	ldr	r3, [pc, #76]	; (8001278 <MX_ADC1_Init+0xbc>)
 800122c:	2200      	movs	r2, #0
 800122e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001232:	4811      	ldr	r0, [pc, #68]	; (8001278 <MX_ADC1_Init+0xbc>)
 8001234:	f001 f878 	bl	8002328 <HAL_ADC_Init>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 800123e:	f000 fb15 	bl	800186c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001242:	4b0f      	ldr	r3, [pc, #60]	; (8001280 <MX_ADC1_Init+0xc4>)
 8001244:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001246:	2306      	movs	r3, #6
 8001248:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800124a:	2300      	movs	r3, #0
 800124c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800124e:	237f      	movs	r3, #127	; 0x7f
 8001250:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001252:	2304      	movs	r3, #4
 8001254:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001256:	2300      	movs	r3, #0
 8001258:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800125a:	463b      	mov	r3, r7
 800125c:	4619      	mov	r1, r3
 800125e:	4806      	ldr	r0, [pc, #24]	; (8001278 <MX_ADC1_Init+0xbc>)
 8001260:	f001 faae 	bl	80027c0 <HAL_ADC_ConfigChannel>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800126a:	f000 faff 	bl	800186c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800126e:	bf00      	nop
 8001270:	3718      	adds	r7, #24
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	2000d22c 	.word	0x2000d22c
 800127c:	50040000 	.word	0x50040000
 8001280:	04300002 	.word	0x04300002

08001284 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001288:	4b1b      	ldr	r3, [pc, #108]	; (80012f8 <MX_SPI2_Init+0x74>)
 800128a:	4a1c      	ldr	r2, [pc, #112]	; (80012fc <MX_SPI2_Init+0x78>)
 800128c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800128e:	4b1a      	ldr	r3, [pc, #104]	; (80012f8 <MX_SPI2_Init+0x74>)
 8001290:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001294:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001296:	4b18      	ldr	r3, [pc, #96]	; (80012f8 <MX_SPI2_Init+0x74>)
 8001298:	2200      	movs	r2, #0
 800129a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800129c:	4b16      	ldr	r3, [pc, #88]	; (80012f8 <MX_SPI2_Init+0x74>)
 800129e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80012a2:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012a4:	4b14      	ldr	r3, [pc, #80]	; (80012f8 <MX_SPI2_Init+0x74>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012aa:	4b13      	ldr	r3, [pc, #76]	; (80012f8 <MX_SPI2_Init+0x74>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80012b0:	4b11      	ldr	r3, [pc, #68]	; (80012f8 <MX_SPI2_Init+0x74>)
 80012b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012b6:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80012b8:	4b0f      	ldr	r3, [pc, #60]	; (80012f8 <MX_SPI2_Init+0x74>)
 80012ba:	2218      	movs	r2, #24
 80012bc:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012be:	4b0e      	ldr	r3, [pc, #56]	; (80012f8 <MX_SPI2_Init+0x74>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80012c4:	4b0c      	ldr	r3, [pc, #48]	; (80012f8 <MX_SPI2_Init+0x74>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012ca:	4b0b      	ldr	r3, [pc, #44]	; (80012f8 <MX_SPI2_Init+0x74>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80012d0:	4b09      	ldr	r3, [pc, #36]	; (80012f8 <MX_SPI2_Init+0x74>)
 80012d2:	2207      	movs	r2, #7
 80012d4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80012d6:	4b08      	ldr	r3, [pc, #32]	; (80012f8 <MX_SPI2_Init+0x74>)
 80012d8:	2200      	movs	r2, #0
 80012da:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80012dc:	4b06      	ldr	r3, [pc, #24]	; (80012f8 <MX_SPI2_Init+0x74>)
 80012de:	2208      	movs	r2, #8
 80012e0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80012e2:	4805      	ldr	r0, [pc, #20]	; (80012f8 <MX_SPI2_Init+0x74>)
 80012e4:	f003 fd5e 	bl	8004da4 <HAL_SPI_Init>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d001      	beq.n	80012f2 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80012ee:	f000 fabd 	bl	800186c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80012f2:	bf00      	nop
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	2000d1bc 	.word	0x2000d1bc
 80012fc:	40003800 	.word	0x40003800

08001300 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001306:	4b0c      	ldr	r3, [pc, #48]	; (8001338 <MX_DMA_Init+0x38>)
 8001308:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800130a:	4a0b      	ldr	r2, [pc, #44]	; (8001338 <MX_DMA_Init+0x38>)
 800130c:	f043 0301 	orr.w	r3, r3, #1
 8001310:	6493      	str	r3, [r2, #72]	; 0x48
 8001312:	4b09      	ldr	r3, [pc, #36]	; (8001338 <MX_DMA_Init+0x38>)
 8001314:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001316:	f003 0301 	and.w	r3, r3, #1
 800131a:	607b      	str	r3, [r7, #4]
 800131c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 800131e:	2200      	movs	r2, #0
 8001320:	2105      	movs	r1, #5
 8001322:	200f      	movs	r0, #15
 8001324:	f001 ff62 	bl	80031ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001328:	200f      	movs	r0, #15
 800132a:	f001 ff7b 	bl	8003224 <HAL_NVIC_EnableIRQ>

}
 800132e:	bf00      	nop
 8001330:	3708      	adds	r7, #8
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	40021000 	.word	0x40021000

0800133c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b088      	sub	sp, #32
 8001340:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001342:	f107 030c 	add.w	r3, r7, #12
 8001346:	2200      	movs	r2, #0
 8001348:	601a      	str	r2, [r3, #0]
 800134a:	605a      	str	r2, [r3, #4]
 800134c:	609a      	str	r2, [r3, #8]
 800134e:	60da      	str	r2, [r3, #12]
 8001350:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001352:	4b44      	ldr	r3, [pc, #272]	; (8001464 <MX_GPIO_Init+0x128>)
 8001354:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001356:	4a43      	ldr	r2, [pc, #268]	; (8001464 <MX_GPIO_Init+0x128>)
 8001358:	f043 0304 	orr.w	r3, r3, #4
 800135c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800135e:	4b41      	ldr	r3, [pc, #260]	; (8001464 <MX_GPIO_Init+0x128>)
 8001360:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001362:	f003 0304 	and.w	r3, r3, #4
 8001366:	60bb      	str	r3, [r7, #8]
 8001368:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800136a:	4b3e      	ldr	r3, [pc, #248]	; (8001464 <MX_GPIO_Init+0x128>)
 800136c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800136e:	4a3d      	ldr	r2, [pc, #244]	; (8001464 <MX_GPIO_Init+0x128>)
 8001370:	f043 0301 	orr.w	r3, r3, #1
 8001374:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001376:	4b3b      	ldr	r3, [pc, #236]	; (8001464 <MX_GPIO_Init+0x128>)
 8001378:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800137a:	f003 0301 	and.w	r3, r3, #1
 800137e:	607b      	str	r3, [r7, #4]
 8001380:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001382:	4b38      	ldr	r3, [pc, #224]	; (8001464 <MX_GPIO_Init+0x128>)
 8001384:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001386:	4a37      	ldr	r2, [pc, #220]	; (8001464 <MX_GPIO_Init+0x128>)
 8001388:	f043 0302 	orr.w	r3, r3, #2
 800138c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800138e:	4b35      	ldr	r3, [pc, #212]	; (8001464 <MX_GPIO_Init+0x128>)
 8001390:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001392:	f003 0302 	and.w	r3, r3, #2
 8001396:	603b      	str	r3, [r7, #0]
 8001398:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_8, GPIO_PIN_RESET);
 800139a:	2200      	movs	r2, #0
 800139c:	f44f 7185 	mov.w	r1, #266	; 0x10a
 80013a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013a4:	f002 fb14 	bl	80039d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_9, GPIO_PIN_RESET);
 80013a8:	2200      	movs	r2, #0
 80013aa:	f44f 5190 	mov.w	r1, #4608	; 0x1200
 80013ae:	482e      	ldr	r0, [pc, #184]	; (8001468 <MX_GPIO_Init+0x12c>)
 80013b0:	f002 fb0e 	bl	80039d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA1 PA3 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_8;
 80013b4:	f44f 7385 	mov.w	r3, #266	; 0x10a
 80013b8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013ba:	2301      	movs	r3, #1
 80013bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013be:	2300      	movs	r3, #0
 80013c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c2:	2300      	movs	r3, #0
 80013c4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013c6:	f107 030c 	add.w	r3, r7, #12
 80013ca:	4619      	mov	r1, r3
 80013cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013d0:	f002 f96c 	bl	80036ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80013d4:	2304      	movs	r3, #4
 80013d6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013d8:	4b24      	ldr	r3, [pc, #144]	; (800146c <MX_GPIO_Init+0x130>)
 80013da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013dc:	2300      	movs	r3, #0
 80013de:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013e0:	f107 030c 	add.w	r3, r7, #12
 80013e4:	4619      	mov	r1, r3
 80013e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013ea:	f002 f95f 	bl	80036ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PC5 PC7 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8;
 80013ee:	f44f 73d0 	mov.w	r3, #416	; 0x1a0
 80013f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013f4:	2300      	movs	r3, #0
 80013f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f8:	2300      	movs	r3, #0
 80013fa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013fc:	f107 030c 	add.w	r3, r7, #12
 8001400:	4619      	mov	r1, r3
 8001402:	481b      	ldr	r0, [pc, #108]	; (8001470 <MX_GPIO_Init+0x134>)
 8001404:	f002 f952 	bl	80036ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001408:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800140c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800140e:	2300      	movs	r3, #0
 8001410:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001412:	2300      	movs	r3, #0
 8001414:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001416:	f107 030c 	add.w	r3, r7, #12
 800141a:	4619      	mov	r1, r3
 800141c:	4812      	ldr	r0, [pc, #72]	; (8001468 <MX_GPIO_Init+0x12c>)
 800141e:	f002 f945 	bl	80036ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_9;
 8001422:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 8001426:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001428:	2301      	movs	r3, #1
 800142a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142c:	2300      	movs	r3, #0
 800142e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001430:	2300      	movs	r3, #0
 8001432:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001434:	f107 030c 	add.w	r3, r7, #12
 8001438:	4619      	mov	r1, r3
 800143a:	480b      	ldr	r0, [pc, #44]	; (8001468 <MX_GPIO_Init+0x12c>)
 800143c:	f002 f936 	bl	80036ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001440:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001444:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001446:	4b09      	ldr	r3, [pc, #36]	; (800146c <MX_GPIO_Init+0x130>)
 8001448:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144a:	2300      	movs	r3, #0
 800144c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800144e:	f107 030c 	add.w	r3, r7, #12
 8001452:	4619      	mov	r1, r3
 8001454:	4806      	ldr	r0, [pc, #24]	; (8001470 <MX_GPIO_Init+0x134>)
 8001456:	f002 f929 	bl	80036ac <HAL_GPIO_Init>

}
 800145a:	bf00      	nop
 800145c:	3720      	adds	r7, #32
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	40021000 	.word	0x40021000
 8001468:	48000400 	.word	0x48000400
 800146c:	10110000 	.word	0x10110000
 8001470:	48000800 	.word	0x48000800

08001474 <tempMeas>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_tempMeas */
void tempMeas(void *argument)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b086      	sub	sp, #24
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {

	  measuringTemp = true;
 800147c:	4b20      	ldr	r3, [pc, #128]	; (8001500 <tempMeas+0x8c>)
 800147e:	2201      	movs	r2, #1
 8001480:	701a      	strb	r2, [r3, #0]
	  osDelay(20);
 8001482:	2014      	movs	r0, #20
 8001484:	f004 fd7a 	bl	8005f7c <osDelay>

	  if (heaterOn) {
 8001488:	4b1e      	ldr	r3, [pc, #120]	; (8001504 <tempMeas+0x90>)
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d00d      	beq.n	80014ac <tempMeas+0x38>
		  osDelay(1);
 8001490:	2001      	movs	r0, #1
 8001492:	f004 fd73 	bl	8005f7c <osDelay>
		  while (heaterOn) {
 8001496:	e005      	b.n	80014a4 <tempMeas+0x30>
			  measuringTemp = true;
 8001498:	4b19      	ldr	r3, [pc, #100]	; (8001500 <tempMeas+0x8c>)
 800149a:	2201      	movs	r2, #1
 800149c:	701a      	strb	r2, [r3, #0]
			  osDelay(1);
 800149e:	2001      	movs	r0, #1
 80014a0:	f004 fd6c 	bl	8005f7c <osDelay>
		  while (heaterOn) {
 80014a4:	4b17      	ldr	r3, [pc, #92]	; (8001504 <tempMeas+0x90>)
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d1f5      	bne.n	8001498 <tempMeas+0x24>
		  }
	  }

	  uint32_t sum = 0;
 80014ac:	2300      	movs	r3, #0
 80014ae:	617b      	str	r3, [r7, #20]
	  uint8_t avgCount = 10;
 80014b0:	230a      	movs	r3, #10
 80014b2:	73fb      	strb	r3, [r7, #15]

	  for (int i = 0; i < avgCount; i++) {
 80014b4:	2300      	movs	r3, #0
 80014b6:	613b      	str	r3, [r7, #16]
 80014b8:	e010      	b.n	80014dc <tempMeas+0x68>
		  HAL_ADC_Start(&hadc1);
 80014ba:	4813      	ldr	r0, [pc, #76]	; (8001508 <tempMeas+0x94>)
 80014bc:	f001 f880 	bl	80025c0 <HAL_ADC_Start>
		  HAL_ADC_PollForConversion(&hadc1, 100);
 80014c0:	2164      	movs	r1, #100	; 0x64
 80014c2:	4811      	ldr	r0, [pc, #68]	; (8001508 <tempMeas+0x94>)
 80014c4:	f001 f8df 	bl	8002686 <HAL_ADC_PollForConversion>
		  sum += HAL_ADC_GetValue(&hadc1);
 80014c8:	480f      	ldr	r0, [pc, #60]	; (8001508 <tempMeas+0x94>)
 80014ca:	f001 f96b 	bl	80027a4 <HAL_ADC_GetValue>
 80014ce:	4602      	mov	r2, r0
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	4413      	add	r3, r2
 80014d4:	617b      	str	r3, [r7, #20]
	  for (int i = 0; i < avgCount; i++) {
 80014d6:	693b      	ldr	r3, [r7, #16]
 80014d8:	3301      	adds	r3, #1
 80014da:	613b      	str	r3, [r7, #16]
 80014dc:	7bfb      	ldrb	r3, [r7, #15]
 80014de:	693a      	ldr	r2, [r7, #16]
 80014e0:	429a      	cmp	r2, r3
 80014e2:	dbea      	blt.n	80014ba <tempMeas+0x46>
	  }



	  currentTemp = sum / avgCount;
 80014e4:	7bfb      	ldrb	r3, [r7, #15]
 80014e6:	697a      	ldr	r2, [r7, #20]
 80014e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80014ec:	b29a      	uxth	r2, r3
 80014ee:	4b07      	ldr	r3, [pc, #28]	; (800150c <tempMeas+0x98>)
 80014f0:	801a      	strh	r2, [r3, #0]

	  measuringTemp = false;
 80014f2:	4b03      	ldr	r3, [pc, #12]	; (8001500 <tempMeas+0x8c>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	701a      	strb	r2, [r3, #0]
	  osDelay(100);
 80014f8:	2064      	movs	r0, #100	; 0x64
 80014fa:	f004 fd3f 	bl	8005f7c <osDelay>
  {
 80014fe:	e7bd      	b.n	800147c <tempMeas+0x8>
 8001500:	2000a0b2 	.word	0x2000a0b2
 8001504:	2000a0b1 	.word	0x2000a0b1
 8001508:	2000d22c 	.word	0x2000d22c
 800150c:	2000a0b4 	.word	0x2000a0b4

08001510 <ironControl>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ironControl */
void ironControl(void *argument)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	ed2d 8b02 	vpush	{d8}
 8001516:	b084      	sub	sp, #16
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ironControl */
  /* Infinite loop */
	for (;;) {
		powerLevel = (uint16_t)PID_update(&ironPID, sleepMode ? SLEEP_TEMP : setTemp, getTemp());
 800151c:	4b39      	ldr	r3, [pc, #228]	; (8001604 <ironControl+0xf4>)
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d002      	beq.n	800152a <ironControl+0x1a>
 8001524:	ed9f 8a38 	vldr	s16, [pc, #224]	; 8001608 <ironControl+0xf8>
 8001528:	e005      	b.n	8001536 <ironControl+0x26>
 800152a:	4b38      	ldr	r3, [pc, #224]	; (800160c <ironControl+0xfc>)
 800152c:	881b      	ldrh	r3, [r3, #0]
 800152e:	ee07 3a90 	vmov	s15, r3
 8001532:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8001536:	f7ff fd17 	bl	8000f68 <getTemp>
 800153a:	4603      	mov	r3, r0
 800153c:	ee07 3a90 	vmov	s15, r3
 8001540:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001544:	eef0 0a67 	vmov.f32	s1, s15
 8001548:	eeb0 0a48 	vmov.f32	s0, s16
 800154c:	4830      	ldr	r0, [pc, #192]	; (8001610 <ironControl+0x100>)
 800154e:	f000 f9b0 	bl	80018b2 <PID_update>
 8001552:	eef0 7a40 	vmov.f32	s15, s0
 8001556:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800155a:	ee17 3a90 	vmov	r3, s15
 800155e:	b29a      	uxth	r2, r3
 8001560:	4b2c      	ldr	r3, [pc, #176]	; (8001614 <ironControl+0x104>)
 8001562:	801a      	strh	r2, [r3, #0]

		if (measuringTemp) {
 8001564:	4b2c      	ldr	r3, [pc, #176]	; (8001618 <ironControl+0x108>)
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d00d      	beq.n	8001588 <ironControl+0x78>
			heaterOn = false;
 800156c:	4b2b      	ldr	r3, [pc, #172]	; (800161c <ironControl+0x10c>)
 800156e:	2200      	movs	r2, #0
 8001570:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8001572:	2200      	movs	r2, #0
 8001574:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001578:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800157c:	f002 fa28 	bl	80039d0 <HAL_GPIO_WritePin>
			osDelay(1);
 8001580:	2001      	movs	r0, #1
 8001582:	f004 fcfb 	bl	8005f7c <osDelay>
 8001586:	e7c9      	b.n	800151c <ironControl+0xc>
		} else {

			while (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5) != GPIO_PIN_SET) {
 8001588:	bf00      	nop
 800158a:	2120      	movs	r1, #32
 800158c:	4824      	ldr	r0, [pc, #144]	; (8001620 <ironControl+0x110>)
 800158e:	f002 fa07 	bl	80039a0 <HAL_GPIO_ReadPin>
 8001592:	4603      	mov	r3, r0
 8001594:	2b01      	cmp	r3, #1
 8001596:	d1f8      	bne.n	800158a <ironControl+0x7a>
				;
			}
			osDelay(8);
 8001598:	2008      	movs	r0, #8
 800159a:	f004 fcef 	bl	8005f7c <osDelay>

			heaterOn = true;
 800159e:	4b1f      	ldr	r3, [pc, #124]	; (800161c <ironControl+0x10c>)
 80015a0:	2201      	movs	r2, #1
 80015a2:	701a      	strb	r2, [r3, #0]
			uint16_t powerDelay = powerLevel / 10;
 80015a4:	4b1b      	ldr	r3, [pc, #108]	; (8001614 <ironControl+0x104>)
 80015a6:	881b      	ldrh	r3, [r3, #0]
 80015a8:	4a1e      	ldr	r2, [pc, #120]	; (8001624 <ironControl+0x114>)
 80015aa:	fba2 2303 	umull	r2, r3, r2, r3
 80015ae:	08db      	lsrs	r3, r3, #3
 80015b0:	81fb      	strh	r3, [r7, #14]

			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80015b2:	2201      	movs	r2, #1
 80015b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015bc:	f002 fa08 	bl	80039d0 <HAL_GPIO_WritePin>
			osDelay(powerDelay* 10);
 80015c0:	89fa      	ldrh	r2, [r7, #14]
 80015c2:	4613      	mov	r3, r2
 80015c4:	009b      	lsls	r3, r3, #2
 80015c6:	4413      	add	r3, r2
 80015c8:	005b      	lsls	r3, r3, #1
 80015ca:	4618      	mov	r0, r3
 80015cc:	f004 fcd6 	bl	8005f7c <osDelay>


			while (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5) != GPIO_PIN_SET) {
 80015d0:	bf00      	nop
 80015d2:	2120      	movs	r1, #32
 80015d4:	4812      	ldr	r0, [pc, #72]	; (8001620 <ironControl+0x110>)
 80015d6:	f002 f9e3 	bl	80039a0 <HAL_GPIO_ReadPin>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b01      	cmp	r3, #1
 80015de:	d1f8      	bne.n	80015d2 <ironControl+0xc2>
				;
			}
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80015e0:	2200      	movs	r2, #0
 80015e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015ea:	f002 f9f1 	bl	80039d0 <HAL_GPIO_WritePin>

			osDelay(100 - (powerDelay * 10));
 80015ee:	89fb      	ldrh	r3, [r7, #14]
 80015f0:	f06f 0209 	mvn.w	r2, #9
 80015f4:	fb02 f303 	mul.w	r3, r2, r3
 80015f8:	3364      	adds	r3, #100	; 0x64
 80015fa:	4618      	mov	r0, r3
 80015fc:	f004 fcbe 	bl	8005f7c <osDelay>
		powerLevel = (uint16_t)PID_update(&ironPID, sleepMode ? SLEEP_TEMP : setTemp, getTemp());
 8001600:	e78c      	b.n	800151c <ironControl+0xc>
 8001602:	bf00      	nop
 8001604:	2000a0b3 	.word	0x2000a0b3
 8001608:	43160000 	.word	0x43160000
 800160c:	2000001c 	.word	0x2000001c
 8001610:	2000d2a0 	.word	0x2000d2a0
 8001614:	2000a0b6 	.word	0x2000a0b6
 8001618:	2000a0b2 	.word	0x2000a0b2
 800161c:	2000a0b1 	.word	0x2000a0b1
 8001620:	48000800 	.word	0x48000800
 8001624:	cccccccd 	.word	0xcccccccd

08001628 <screenTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_screenTask */
void screenTask(void *argument)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b086      	sub	sp, #24
 800162c:	af04      	add	r7, sp, #16
 800162e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN screenTask */
  /* Infinite loop */
  for(;;)
  {

	  HAL_GPIO_WritePin(RTP_CS_GPIO, RTP_PIN, 1);
 8001630:	2201      	movs	r2, #1
 8001632:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001636:	482f      	ldr	r0, [pc, #188]	; (80016f4 <screenTask+0xcc>)
 8001638:	f002 f9ca 	bl	80039d0 <HAL_GPIO_WritePin>



	  ILI9163_newFrame();
 800163c:	f7ff fac8 	bl	8000bd0 <ILI9163_newFrame>
	  ILI9163_fillRect(0,  ILI9163_HEIGHT - 20, map(powerLevel, 100, ILI9163_WIDTH), ILI9163_HEIGHT, ORANGE);
 8001640:	4b2d      	ldr	r3, [pc, #180]	; (80016f8 <screenTask+0xd0>)
 8001642:	881b      	ldrh	r3, [r3, #0]
 8001644:	b2db      	uxtb	r3, r3
 8001646:	22a0      	movs	r2, #160	; 0xa0
 8001648:	2164      	movs	r1, #100	; 0x64
 800164a:	4618      	mov	r0, r3
 800164c:	f7ff fc72 	bl	8000f34 <map>
 8001650:	4603      	mov	r3, r0
 8001652:	461a      	mov	r2, r3
 8001654:	f64f 0311 	movw	r3, #63505	; 0xf811
 8001658:	9300      	str	r3, [sp, #0]
 800165a:	2380      	movs	r3, #128	; 0x80
 800165c:	216c      	movs	r1, #108	; 0x6c
 800165e:	2000      	movs	r0, #0
 8001660:	f7ff fb24 	bl	8000cac <ILI9163_fillRect>
	  ILI9163_drawRect(0,  ILI9163_HEIGHT - 20, ILI9163_WIDTH, ILI9163_HEIGHT, 1, ORANGE);
 8001664:	f64f 0311 	movw	r3, #63505	; 0xf811
 8001668:	9301      	str	r3, [sp, #4]
 800166a:	2301      	movs	r3, #1
 800166c:	9300      	str	r3, [sp, #0]
 800166e:	2380      	movs	r3, #128	; 0x80
 8001670:	22a0      	movs	r2, #160	; 0xa0
 8001672:	216c      	movs	r1, #108	; 0x6c
 8001674:	2000      	movs	r0, #0
 8001676:	f7ff fb47 	bl	8000d08 <ILI9163_drawRect>


	  if (sleepMode) {
 800167a:	4b20      	ldr	r3, [pc, #128]	; (80016fc <screenTask+0xd4>)
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d014      	beq.n	80016ac <screenTask+0x84>
		  ILI9163_fillRect(0,  0, (4 * ILI9163_WIDTH) / 10, 28, GREEN);
 8001682:	230c      	movs	r3, #12
 8001684:	9300      	str	r3, [sp, #0]
 8001686:	231c      	movs	r3, #28
 8001688:	2240      	movs	r2, #64	; 0x40
 800168a:	2100      	movs	r1, #0
 800168c:	2000      	movs	r0, #0
 800168e:	f7ff fb0d 	bl	8000cac <ILI9163_fillRect>
		  ILI9163_drawStringF(4, 5, Font_11x18, WHITE, "%s", "SLEEP");
 8001692:	4b1b      	ldr	r3, [pc, #108]	; (8001700 <screenTask+0xd8>)
 8001694:	4a1b      	ldr	r2, [pc, #108]	; (8001704 <screenTask+0xdc>)
 8001696:	9202      	str	r2, [sp, #8]
 8001698:	4a1b      	ldr	r2, [pc, #108]	; (8001708 <screenTask+0xe0>)
 800169a:	9201      	str	r2, [sp, #4]
 800169c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80016a0:	9200      	str	r2, [sp, #0]
 80016a2:	cb0c      	ldmia	r3, {r2, r3}
 80016a4:	2105      	movs	r1, #5
 80016a6:	2004      	movs	r0, #4
 80016a8:	f7ff fbfd 	bl	8000ea6 <ILI9163_drawStringF>
	  }



	  ILI9163_drawStringF(ILI9163_WIDTH - 80, 10, Font_7x10, BLACK, "Set: %hu C", setTemp);
 80016ac:	4b17      	ldr	r3, [pc, #92]	; (800170c <screenTask+0xe4>)
 80016ae:	881b      	ldrh	r3, [r3, #0]
 80016b0:	461a      	mov	r2, r3
 80016b2:	4b17      	ldr	r3, [pc, #92]	; (8001710 <screenTask+0xe8>)
 80016b4:	9202      	str	r2, [sp, #8]
 80016b6:	4a17      	ldr	r2, [pc, #92]	; (8001714 <screenTask+0xec>)
 80016b8:	9201      	str	r2, [sp, #4]
 80016ba:	2200      	movs	r2, #0
 80016bc:	9200      	str	r2, [sp, #0]
 80016be:	cb0c      	ldmia	r3, {r2, r3}
 80016c0:	210a      	movs	r1, #10
 80016c2:	2050      	movs	r0, #80	; 0x50
 80016c4:	f7ff fbef 	bl	8000ea6 <ILI9163_drawStringF>

//	  ILI9163_drawStringF(80, 80, Font_7x10, BLACK, "%humV", currentTemp * 1000 / 1241);
//	  ILI9163_drawStringF(80, 60, Font_7x10, BLACK, "%hu%", powerLevel);
//	  ILI9163_drawStringF(100, 60, Font_7x10, BLACK, "%hu%", (powerLevel / 10)*10);

	  ILI9163_drawStringF(45, 55, Font_16x26, BLACK, "%huC", getTemp());
 80016c8:	f7ff fc4e 	bl	8000f68 <getTemp>
 80016cc:	4603      	mov	r3, r0
 80016ce:	461a      	mov	r2, r3
 80016d0:	4b11      	ldr	r3, [pc, #68]	; (8001718 <screenTask+0xf0>)
 80016d2:	9202      	str	r2, [sp, #8]
 80016d4:	4a11      	ldr	r2, [pc, #68]	; (800171c <screenTask+0xf4>)
 80016d6:	9201      	str	r2, [sp, #4]
 80016d8:	2200      	movs	r2, #0
 80016da:	9200      	str	r2, [sp, #0]
 80016dc:	cb0c      	ldmia	r3, {r2, r3}
 80016de:	2137      	movs	r1, #55	; 0x37
 80016e0:	202d      	movs	r0, #45	; 0x2d
 80016e2:	f7ff fbe0 	bl	8000ea6 <ILI9163_drawStringF>


	  ILI9163_render();
 80016e6:	f7ff fa8f 	bl	8000c08 <ILI9163_render>

	  osDelay(5);
 80016ea:	2005      	movs	r0, #5
 80016ec:	f004 fc46 	bl	8005f7c <osDelay>
	  HAL_GPIO_WritePin(RTP_CS_GPIO, RTP_PIN, 1);
 80016f0:	e79e      	b.n	8001630 <screenTask+0x8>
 80016f2:	bf00      	nop
 80016f4:	48000400 	.word	0x48000400
 80016f8:	2000a0b6 	.word	0x2000a0b6
 80016fc:	2000a0b3 	.word	0x2000a0b3
 8001700:	20000008 	.word	0x20000008
 8001704:	080095f4 	.word	0x080095f4
 8001708:	080095fc 	.word	0x080095fc
 800170c:	2000001c 	.word	0x2000001c
 8001710:	20000000 	.word	0x20000000
 8001714:	08009600 	.word	0x08009600
 8001718:	20000010 	.word	0x20000010
 800171c:	0800960c 	.word	0x0800960c

08001720 <controlTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_controlTask */
void controlTask(void *argument)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN controlTask */
  /* Infinite loop */
  for(;;)
  {
	  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_8) == GPIO_PIN_RESET) {
 8001728:	f44f 7180 	mov.w	r1, #256	; 0x100
 800172c:	4832      	ldr	r0, [pc, #200]	; (80017f8 <controlTask+0xd8>)
 800172e:	f002 f937 	bl	80039a0 <HAL_GPIO_ReadPin>
 8001732:	4603      	mov	r3, r0
 8001734:	2b00      	cmp	r3, #0
 8001736:	d14a      	bne.n	80017ce <controlTask+0xae>
	  		if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7) == GPIO_PIN_RESET) {
 8001738:	2180      	movs	r1, #128	; 0x80
 800173a:	482f      	ldr	r0, [pc, #188]	; (80017f8 <controlTask+0xd8>)
 800173c:	f002 f930 	bl	80039a0 <HAL_GPIO_ReadPin>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d11a      	bne.n	800177c <controlTask+0x5c>
	  			while (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7) == GPIO_PIN_RESET){};
 8001746:	bf00      	nop
 8001748:	2180      	movs	r1, #128	; 0x80
 800174a:	482b      	ldr	r0, [pc, #172]	; (80017f8 <controlTask+0xd8>)
 800174c:	f002 f928 	bl	80039a0 <HAL_GPIO_ReadPin>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d0f8      	beq.n	8001748 <controlTask+0x28>
	  			while (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_8) == GPIO_PIN_RESET) {};
 8001756:	bf00      	nop
 8001758:	f44f 7180 	mov.w	r1, #256	; 0x100
 800175c:	4826      	ldr	r0, [pc, #152]	; (80017f8 <controlTask+0xd8>)
 800175e:	f002 f91f 	bl	80039a0 <HAL_GPIO_ReadPin>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d0f7      	beq.n	8001758 <controlTask+0x38>

	  			setTemp -= 5;
 8001768:	4b24      	ldr	r3, [pc, #144]	; (80017fc <controlTask+0xdc>)
 800176a:	881b      	ldrh	r3, [r3, #0]
 800176c:	3b05      	subs	r3, #5
 800176e:	b29a      	uxth	r2, r3
 8001770:	4b22      	ldr	r3, [pc, #136]	; (80017fc <controlTask+0xdc>)
 8001772:	801a      	strh	r2, [r3, #0]
	  			osDelay(1);
 8001774:	2001      	movs	r0, #1
 8001776:	f004 fc01 	bl	8005f7c <osDelay>
 800177a:	e028      	b.n	80017ce <controlTask+0xae>



	  		}
	  		else if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7) == GPIO_PIN_SET) {
 800177c:	2180      	movs	r1, #128	; 0x80
 800177e:	481e      	ldr	r0, [pc, #120]	; (80017f8 <controlTask+0xd8>)
 8001780:	f002 f90e 	bl	80039a0 <HAL_GPIO_ReadPin>
 8001784:	4603      	mov	r3, r0
 8001786:	2b01      	cmp	r3, #1
 8001788:	d121      	bne.n	80017ce <controlTask+0xae>
	  			while (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7) == GPIO_PIN_SET) {};
 800178a:	bf00      	nop
 800178c:	2180      	movs	r1, #128	; 0x80
 800178e:	481a      	ldr	r0, [pc, #104]	; (80017f8 <controlTask+0xd8>)
 8001790:	f002 f906 	bl	80039a0 <HAL_GPIO_ReadPin>
 8001794:	4603      	mov	r3, r0
 8001796:	2b01      	cmp	r3, #1
 8001798:	d0f8      	beq.n	800178c <controlTask+0x6c>
				while (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_8) == GPIO_PIN_RESET) {};
 800179a:	bf00      	nop
 800179c:	f44f 7180 	mov.w	r1, #256	; 0x100
 80017a0:	4815      	ldr	r0, [pc, #84]	; (80017f8 <controlTask+0xd8>)
 80017a2:	f002 f8fd 	bl	80039a0 <HAL_GPIO_ReadPin>
 80017a6:	4603      	mov	r3, r0
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d0f7      	beq.n	800179c <controlTask+0x7c>
				while (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7) == GPIO_PIN_RESET) {};
 80017ac:	bf00      	nop
 80017ae:	2180      	movs	r1, #128	; 0x80
 80017b0:	4811      	ldr	r0, [pc, #68]	; (80017f8 <controlTask+0xd8>)
 80017b2:	f002 f8f5 	bl	80039a0 <HAL_GPIO_ReadPin>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d0f8      	beq.n	80017ae <controlTask+0x8e>

				setTemp += 5;
 80017bc:	4b0f      	ldr	r3, [pc, #60]	; (80017fc <controlTask+0xdc>)
 80017be:	881b      	ldrh	r3, [r3, #0]
 80017c0:	3305      	adds	r3, #5
 80017c2:	b29a      	uxth	r2, r3
 80017c4:	4b0d      	ldr	r3, [pc, #52]	; (80017fc <controlTask+0xdc>)
 80017c6:	801a      	strh	r2, [r3, #0]



				osDelay(1);
 80017c8:	2001      	movs	r0, #1
 80017ca:	f004 fbd7 	bl	8005f7c <osDelay>


			}
	  	}
	  if (setTemp >= 450) {
 80017ce:	4b0b      	ldr	r3, [pc, #44]	; (80017fc <controlTask+0xdc>)
 80017d0:	881b      	ldrh	r3, [r3, #0]
 80017d2:	f5b3 7fe1 	cmp.w	r3, #450	; 0x1c2
 80017d6:	d304      	bcc.n	80017e2 <controlTask+0xc2>
		  setTemp = 450;
 80017d8:	4b08      	ldr	r3, [pc, #32]	; (80017fc <controlTask+0xdc>)
 80017da:	f44f 72e1 	mov.w	r2, #450	; 0x1c2
 80017de:	801a      	strh	r2, [r3, #0]
 80017e0:	e006      	b.n	80017f0 <controlTask+0xd0>
	  } else if (setTemp <= 0) {
 80017e2:	4b06      	ldr	r3, [pc, #24]	; (80017fc <controlTask+0xdc>)
 80017e4:	881b      	ldrh	r3, [r3, #0]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d102      	bne.n	80017f0 <controlTask+0xd0>
		  setTemp = 0;
 80017ea:	4b04      	ldr	r3, [pc, #16]	; (80017fc <controlTask+0xdc>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	801a      	strh	r2, [r3, #0]
	  }

    osDelay(1);
 80017f0:	2001      	movs	r0, #1
 80017f2:	f004 fbc3 	bl	8005f7c <osDelay>
	  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_8) == GPIO_PIN_RESET) {
 80017f6:	e797      	b.n	8001728 <controlTask+0x8>
 80017f8:	48000800 	.word	0x48000800
 80017fc:	2000001c 	.word	0x2000001c

08001800 <zeroCrossing>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_zeroCrossing */
void zeroCrossing(void *argument)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN zeroCrossing */
  /* Infinite loop */
  for(;;)
  {
	  if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10) == GPIO_PIN_RESET) {
 8001808:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800180c:	4808      	ldr	r0, [pc, #32]	; (8001830 <zeroCrossing+0x30>)
 800180e:	f002 f8c7 	bl	80039a0 <HAL_GPIO_ReadPin>
 8001812:	4603      	mov	r3, r0
 8001814:	2b00      	cmp	r3, #0
 8001816:	d103      	bne.n	8001820 <zeroCrossing+0x20>
		  sleepMode = true;
 8001818:	4b06      	ldr	r3, [pc, #24]	; (8001834 <zeroCrossing+0x34>)
 800181a:	2201      	movs	r2, #1
 800181c:	701a      	strb	r2, [r3, #0]
 800181e:	e002      	b.n	8001826 <zeroCrossing+0x26>
	  } else {
		  sleepMode = false;
 8001820:	4b04      	ldr	r3, [pc, #16]	; (8001834 <zeroCrossing+0x34>)
 8001822:	2200      	movs	r2, #0
 8001824:	701a      	strb	r2, [r3, #0]
//		  canSwitch = false;
////		  osSemaphoreAcquire(zeroCrossingSemaphoreHandle, osWaitForever);
//		  b++;
//		  // Cannot switch here
//	  }
	  osDelay(5);
 8001826:	2005      	movs	r0, #5
 8001828:	f004 fba8 	bl	8005f7c <osDelay>
	  if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10) == GPIO_PIN_RESET) {
 800182c:	e7ec      	b.n	8001808 <zeroCrossing+0x8>
 800182e:	bf00      	nop
 8001830:	48000400 	.word	0x48000400
 8001834:	2000a0b3 	.word	0x2000a0b3

08001838 <timeHandler>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_timeHandler */
void timeHandler(void *argument)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
//
//	  while(measureInProgress)
//		  ;
//
//	  measuringTemp = false;
	  osDelay(1);
 8001840:	2001      	movs	r0, #1
 8001842:	f004 fb9b 	bl	8005f7c <osDelay>
 8001846:	e7fb      	b.n	8001840 <timeHandler+0x8>

08001848 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a04      	ldr	r2, [pc, #16]	; (8001868 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d101      	bne.n	800185e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800185a:	f000 fb47 	bl	8001eec <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800185e:	bf00      	nop
 8001860:	3708      	adds	r7, #8
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	40001000 	.word	0x40001000

0800186c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001870:	b672      	cpsid	i
}
 8001872:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001874:	e7fe      	b.n	8001874 <Error_Handler+0x8>

08001876 <PID_init>:
 *      Author: Matt Gilpin
 */

#include "pid.h"

void PID_init(PIDController *pid) {
 8001876:	b480      	push	{r7}
 8001878:	b083      	sub	sp, #12
 800187a:	af00      	add	r7, sp, #0
 800187c:	6078      	str	r0, [r7, #4]
	pid->integrator = 0;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	f04f 0200 	mov.w	r2, #0
 8001884:	61da      	str	r2, [r3, #28]
	pid->prevErr = 0;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	f04f 0200 	mov.w	r2, #0
 800188c:	621a      	str	r2, [r3, #32]

	pid->differntiator = 0;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	f04f 0200 	mov.w	r2, #0
 8001894:	625a      	str	r2, [r3, #36]	; 0x24
	pid->prevMeas = 0;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	f04f 0200 	mov.w	r2, #0
 800189c:	629a      	str	r2, [r3, #40]	; 0x28
	pid->out = 0;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	f04f 0200 	mov.w	r2, #0
 80018a4:	62da      	str	r2, [r3, #44]	; 0x2c

}
 80018a6:	bf00      	nop
 80018a8:	370c      	adds	r7, #12
 80018aa:	46bd      	mov	sp, r7
 80018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b0:	4770      	bx	lr

080018b2 <PID_update>:


float PID_update(PIDController *pid, float setpoint, float measurement) {
 80018b2:	b480      	push	{r7}
 80018b4:	b08b      	sub	sp, #44	; 0x2c
 80018b6:	af00      	add	r7, sp, #0
 80018b8:	60f8      	str	r0, [r7, #12]
 80018ba:	ed87 0a02 	vstr	s0, [r7, #8]
 80018be:	edc7 0a01 	vstr	s1, [r7, #4]
	// Error
	float error = setpoint - measurement;
 80018c2:	ed97 7a02 	vldr	s14, [r7, #8]
 80018c6:	edd7 7a01 	vldr	s15, [r7, #4]
 80018ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018ce:	edc7 7a07 	vstr	s15, [r7, #28]

	float proportional = pid->Kp * error;
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	edd3 7a00 	vldr	s15, [r3]
 80018d8:	ed97 7a07 	vldr	s14, [r7, #28]
 80018dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018e0:	edc7 7a06 	vstr	s15, [r7, #24]

	pid->integrator = pid->integrator + (pid->Ki * pid->T / 2 ) * (error + pid->prevErr);
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	ed93 7a07 	vldr	s14, [r3, #28]
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	edd3 6a01 	vldr	s13, [r3, #4]
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	edd3 7a06 	vldr	s15, [r3, #24]
 80018f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018fa:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 80018fe:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	ed93 6a08 	vldr	s12, [r3, #32]
 8001908:	edd7 7a07 	vldr	s15, [r7, #28]
 800190c:	ee76 7a27 	vadd.f32	s15, s12, s15
 8001910:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001914:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	edc3 7a07 	vstr	s15, [r3, #28]


	// Anti-windup
	float limMinInt, limMaxInt;

	if (pid->max > proportional) {
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	edd3 7a05 	vldr	s15, [r3, #20]
 8001924:	ed97 7a06 	vldr	s14, [r7, #24]
 8001928:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800192c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001930:	d509      	bpl.n	8001946 <PID_update+0x94>
		limMaxInt = pid->max - proportional;
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	ed93 7a05 	vldr	s14, [r3, #20]
 8001938:	edd7 7a06 	vldr	s15, [r7, #24]
 800193c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001940:	edc7 7a08 	vstr	s15, [r7, #32]
 8001944:	e002      	b.n	800194c <PID_update+0x9a>
	} else {
		limMaxInt = 0;
 8001946:	f04f 0300 	mov.w	r3, #0
 800194a:	623b      	str	r3, [r7, #32]
	}

	if (pid->min < proportional) {
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001952:	ed97 7a06 	vldr	s14, [r7, #24]
 8001956:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800195a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800195e:	dd09      	ble.n	8001974 <PID_update+0xc2>
		limMinInt = pid->min - proportional;
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	ed93 7a04 	vldr	s14, [r3, #16]
 8001966:	edd7 7a06 	vldr	s15, [r7, #24]
 800196a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800196e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
 8001972:	e002      	b.n	800197a <PID_update+0xc8>
	} else {
		limMinInt = 0;
 8001974:	f04f 0300 	mov.w	r3, #0
 8001978:	627b      	str	r3, [r7, #36]	; 0x24
	}


	// Clamp integrator

	if (pid->integrator > limMaxInt) {
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	edd3 7a07 	vldr	s15, [r3, #28]
 8001980:	ed97 7a08 	vldr	s14, [r7, #32]
 8001984:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001988:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800198c:	d503      	bpl.n	8001996 <PID_update+0xe4>
		pid->integrator = limMaxInt;
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	6a3a      	ldr	r2, [r7, #32]
 8001992:	61da      	str	r2, [r3, #28]
 8001994:	e00c      	b.n	80019b0 <PID_update+0xfe>
	} else if (pid->integrator < limMinInt) {
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	edd3 7a07 	vldr	s15, [r3, #28]
 800199c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80019a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019a8:	dd02      	ble.n	80019b0 <PID_update+0xfe>
		pid->integrator = limMinInt;
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019ae:	61da      	str	r2, [r3, #28]
	}



	float diffTerm1 = (2 * pid->tau - pid->T) / (2 * pid->tau + pid->T) * pid->differntiator;
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	edd3 7a03 	vldr	s15, [r3, #12]
 80019b6:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	edd3 7a06 	vldr	s15, [r3, #24]
 80019c0:	ee77 6a67 	vsub.f32	s13, s14, s15
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	edd3 7a03 	vldr	s15, [r3, #12]
 80019ca:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	edd3 7a06 	vldr	s15, [r3, #24]
 80019d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80019e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019e6:	edc7 7a05 	vstr	s15, [r7, #20]

	pid->differntiator = 2 * pid->Kd * (measurement - pid->prevMeas) + diffTerm1;
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	edd3 7a02 	vldr	s15, [r3, #8]
 80019f0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80019fa:	edd7 6a01 	vldr	s13, [r7, #4]
 80019fe:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001a02:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a06:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a0a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24


	// Sum of terms
	pid->out = proportional + pid->integrator + pid->differntiator;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	ed93 7a07 	vldr	s14, [r3, #28]
 8001a1a:	edd7 7a06 	vldr	s15, [r7, #24]
 8001a1e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001a28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c

	if (pid->out > pid->max) {
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	edd3 7a05 	vldr	s15, [r3, #20]
 8001a3e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a46:	dd04      	ble.n	8001a52 <PID_update+0x1a0>
		pid->out = pid->max;
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	695a      	ldr	r2, [r3, #20]
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	62da      	str	r2, [r3, #44]	; 0x2c
 8001a50:	e00e      	b.n	8001a70 <PID_update+0x1be>
	} else if (pid->out < pid->min) {
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	edd3 7a04 	vldr	s15, [r3, #16]
 8001a5e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a66:	d503      	bpl.n	8001a70 <PID_update+0x1be>
		pid->out = pid->min;
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	691a      	ldr	r2, [r3, #16]
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	62da      	str	r2, [r3, #44]	; 0x2c
	}


	pid->prevErr = error;
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	69fa      	ldr	r2, [r7, #28]
 8001a74:	621a      	str	r2, [r3, #32]
	pid->prevMeas = measurement;
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	687a      	ldr	r2, [r7, #4]
 8001a7a:	629a      	str	r2, [r3, #40]	; 0x28

	return pid->out;
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a80:	ee07 3a90 	vmov	s15, r3

}
 8001a84:	eeb0 0a67 	vmov.f32	s0, s15
 8001a88:	372c      	adds	r7, #44	; 0x2c
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr
	...

08001a94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b082      	sub	sp, #8
 8001a98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a9a:	4b11      	ldr	r3, [pc, #68]	; (8001ae0 <HAL_MspInit+0x4c>)
 8001a9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a9e:	4a10      	ldr	r2, [pc, #64]	; (8001ae0 <HAL_MspInit+0x4c>)
 8001aa0:	f043 0301 	orr.w	r3, r3, #1
 8001aa4:	6613      	str	r3, [r2, #96]	; 0x60
 8001aa6:	4b0e      	ldr	r3, [pc, #56]	; (8001ae0 <HAL_MspInit+0x4c>)
 8001aa8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001aaa:	f003 0301 	and.w	r3, r3, #1
 8001aae:	607b      	str	r3, [r7, #4]
 8001ab0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ab2:	4b0b      	ldr	r3, [pc, #44]	; (8001ae0 <HAL_MspInit+0x4c>)
 8001ab4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ab6:	4a0a      	ldr	r2, [pc, #40]	; (8001ae0 <HAL_MspInit+0x4c>)
 8001ab8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001abc:	6593      	str	r3, [r2, #88]	; 0x58
 8001abe:	4b08      	ldr	r3, [pc, #32]	; (8001ae0 <HAL_MspInit+0x4c>)
 8001ac0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ac2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ac6:	603b      	str	r3, [r7, #0]
 8001ac8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001aca:	2200      	movs	r2, #0
 8001acc:	210f      	movs	r1, #15
 8001ace:	f06f 0001 	mvn.w	r0, #1
 8001ad2:	f001 fb8b 	bl	80031ec <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ad6:	bf00      	nop
 8001ad8:	3708      	adds	r7, #8
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	40021000 	.word	0x40021000

08001ae4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b0a2      	sub	sp, #136	; 0x88
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aec:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001af0:	2200      	movs	r2, #0
 8001af2:	601a      	str	r2, [r3, #0]
 8001af4:	605a      	str	r2, [r3, #4]
 8001af6:	609a      	str	r2, [r3, #8]
 8001af8:	60da      	str	r2, [r3, #12]
 8001afa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001afc:	f107 0310 	add.w	r3, r7, #16
 8001b00:	2264      	movs	r2, #100	; 0x64
 8001b02:	2100      	movs	r1, #0
 8001b04:	4618      	mov	r0, r3
 8001b06:	f007 f88b 	bl	8008c20 <memset>
  if(hadc->Instance==ADC1)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4a25      	ldr	r2, [pc, #148]	; (8001ba4 <HAL_ADC_MspInit+0xc0>)
 8001b10:	4293      	cmp	r3, r2
 8001b12:	d142      	bne.n	8001b9a <HAL_ADC_MspInit+0xb6>
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001b14:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001b18:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001b1a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001b1e:	66bb      	str	r3, [r7, #104]	; 0x68
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8001b20:	2302      	movs	r3, #2
 8001b22:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001b24:	2301      	movs	r3, #1
 8001b26:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8001b28:	2308      	movs	r3, #8
 8001b2a:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001b2c:	2307      	movs	r3, #7
 8001b2e:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001b30:	2302      	movs	r3, #2
 8001b32:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001b34:	2302      	movs	r3, #2
 8001b36:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001b38:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001b3c:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b3e:	f107 0310 	add.w	r3, r7, #16
 8001b42:	4618      	mov	r0, r3
 8001b44:	f002 fe02 	bl	800474c <HAL_RCCEx_PeriphCLKConfig>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d001      	beq.n	8001b52 <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 8001b4e:	f7ff fe8d 	bl	800186c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001b52:	4b15      	ldr	r3, [pc, #84]	; (8001ba8 <HAL_ADC_MspInit+0xc4>)
 8001b54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b56:	4a14      	ldr	r2, [pc, #80]	; (8001ba8 <HAL_ADC_MspInit+0xc4>)
 8001b58:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001b5c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b5e:	4b12      	ldr	r3, [pc, #72]	; (8001ba8 <HAL_ADC_MspInit+0xc4>)
 8001b60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b62:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001b66:	60fb      	str	r3, [r7, #12]
 8001b68:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b6a:	4b0f      	ldr	r3, [pc, #60]	; (8001ba8 <HAL_ADC_MspInit+0xc4>)
 8001b6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b6e:	4a0e      	ldr	r2, [pc, #56]	; (8001ba8 <HAL_ADC_MspInit+0xc4>)
 8001b70:	f043 0304 	orr.w	r3, r3, #4
 8001b74:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b76:	4b0c      	ldr	r3, [pc, #48]	; (8001ba8 <HAL_ADC_MspInit+0xc4>)
 8001b78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b7a:	f003 0304 	and.w	r3, r3, #4
 8001b7e:	60bb      	str	r3, [r7, #8]
 8001b80:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001b82:	2301      	movs	r3, #1
 8001b84:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001b86:	230b      	movs	r3, #11
 8001b88:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b8e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001b92:	4619      	mov	r1, r3
 8001b94:	4805      	ldr	r0, [pc, #20]	; (8001bac <HAL_ADC_MspInit+0xc8>)
 8001b96:	f001 fd89 	bl	80036ac <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001b9a:	bf00      	nop
 8001b9c:	3788      	adds	r7, #136	; 0x88
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	50040000 	.word	0x50040000
 8001ba8:	40021000 	.word	0x40021000
 8001bac:	48000800 	.word	0x48000800

08001bb0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b08a      	sub	sp, #40	; 0x28
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb8:	f107 0314 	add.w	r3, r7, #20
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	601a      	str	r2, [r3, #0]
 8001bc0:	605a      	str	r2, [r3, #4]
 8001bc2:	609a      	str	r2, [r3, #8]
 8001bc4:	60da      	str	r2, [r3, #12]
 8001bc6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a2d      	ldr	r2, [pc, #180]	; (8001c84 <HAL_SPI_MspInit+0xd4>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d153      	bne.n	8001c7a <HAL_SPI_MspInit+0xca>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001bd2:	4b2d      	ldr	r3, [pc, #180]	; (8001c88 <HAL_SPI_MspInit+0xd8>)
 8001bd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bd6:	4a2c      	ldr	r2, [pc, #176]	; (8001c88 <HAL_SPI_MspInit+0xd8>)
 8001bd8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bdc:	6593      	str	r3, [r2, #88]	; 0x58
 8001bde:	4b2a      	ldr	r3, [pc, #168]	; (8001c88 <HAL_SPI_MspInit+0xd8>)
 8001be0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001be2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001be6:	613b      	str	r3, [r7, #16]
 8001be8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bea:	4b27      	ldr	r3, [pc, #156]	; (8001c88 <HAL_SPI_MspInit+0xd8>)
 8001bec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bee:	4a26      	ldr	r2, [pc, #152]	; (8001c88 <HAL_SPI_MspInit+0xd8>)
 8001bf0:	f043 0302 	orr.w	r3, r3, #2
 8001bf4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bf6:	4b24      	ldr	r3, [pc, #144]	; (8001c88 <HAL_SPI_MspInit+0xd8>)
 8001bf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bfa:	f003 0302 	and.w	r3, r3, #2
 8001bfe:	60fb      	str	r3, [r7, #12]
 8001c00:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001c02:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001c06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c08:	2302      	movs	r3, #2
 8001c0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c10:	2303      	movs	r3, #3
 8001c12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001c14:	2305      	movs	r3, #5
 8001c16:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c18:	f107 0314 	add.w	r3, r7, #20
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	481b      	ldr	r0, [pc, #108]	; (8001c8c <HAL_SPI_MspInit+0xdc>)
 8001c20:	f001 fd44 	bl	80036ac <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8001c24:	4b1a      	ldr	r3, [pc, #104]	; (8001c90 <HAL_SPI_MspInit+0xe0>)
 8001c26:	4a1b      	ldr	r2, [pc, #108]	; (8001c94 <HAL_SPI_MspInit+0xe4>)
 8001c28:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_1;
 8001c2a:	4b19      	ldr	r3, [pc, #100]	; (8001c90 <HAL_SPI_MspInit+0xe0>)
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001c30:	4b17      	ldr	r3, [pc, #92]	; (8001c90 <HAL_SPI_MspInit+0xe0>)
 8001c32:	2210      	movs	r2, #16
 8001c34:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c36:	4b16      	ldr	r3, [pc, #88]	; (8001c90 <HAL_SPI_MspInit+0xe0>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001c3c:	4b14      	ldr	r3, [pc, #80]	; (8001c90 <HAL_SPI_MspInit+0xe0>)
 8001c3e:	2280      	movs	r2, #128	; 0x80
 8001c40:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001c42:	4b13      	ldr	r3, [pc, #76]	; (8001c90 <HAL_SPI_MspInit+0xe0>)
 8001c44:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c48:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001c4a:	4b11      	ldr	r3, [pc, #68]	; (8001c90 <HAL_SPI_MspInit+0xe0>)
 8001c4c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c50:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 8001c52:	4b0f      	ldr	r3, [pc, #60]	; (8001c90 <HAL_SPI_MspInit+0xe0>)
 8001c54:	2220      	movs	r2, #32
 8001c56:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001c58:	4b0d      	ldr	r3, [pc, #52]	; (8001c90 <HAL_SPI_MspInit+0xe0>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001c5e:	480c      	ldr	r0, [pc, #48]	; (8001c90 <HAL_SPI_MspInit+0xe0>)
 8001c60:	f001 faee 	bl	8003240 <HAL_DMA_Init>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d001      	beq.n	8001c6e <HAL_SPI_MspInit+0xbe>
    {
      Error_Handler();
 8001c6a:	f7ff fdff 	bl	800186c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	4a07      	ldr	r2, [pc, #28]	; (8001c90 <HAL_SPI_MspInit+0xe0>)
 8001c72:	655a      	str	r2, [r3, #84]	; 0x54
 8001c74:	4a06      	ldr	r2, [pc, #24]	; (8001c90 <HAL_SPI_MspInit+0xe0>)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001c7a:	bf00      	nop
 8001c7c:	3728      	adds	r7, #40	; 0x28
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	40003800 	.word	0x40003800
 8001c88:	40021000 	.word	0x40021000
 8001c8c:	48000400 	.word	0x48000400
 8001c90:	2000d2d0 	.word	0x2000d2d0
 8001c94:	40020058 	.word	0x40020058

08001c98 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b08c      	sub	sp, #48	; 0x30
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001ca8:	2200      	movs	r2, #0
 8001caa:	6879      	ldr	r1, [r7, #4]
 8001cac:	2036      	movs	r0, #54	; 0x36
 8001cae:	f001 fa9d 	bl	80031ec <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001cb2:	2036      	movs	r0, #54	; 0x36
 8001cb4:	f001 fab6 	bl	8003224 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001cb8:	4b1e      	ldr	r3, [pc, #120]	; (8001d34 <HAL_InitTick+0x9c>)
 8001cba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cbc:	4a1d      	ldr	r2, [pc, #116]	; (8001d34 <HAL_InitTick+0x9c>)
 8001cbe:	f043 0310 	orr.w	r3, r3, #16
 8001cc2:	6593      	str	r3, [r2, #88]	; 0x58
 8001cc4:	4b1b      	ldr	r3, [pc, #108]	; (8001d34 <HAL_InitTick+0x9c>)
 8001cc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cc8:	f003 0310 	and.w	r3, r3, #16
 8001ccc:	60fb      	str	r3, [r7, #12]
 8001cce:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001cd0:	f107 0210 	add.w	r2, r7, #16
 8001cd4:	f107 0314 	add.w	r3, r7, #20
 8001cd8:	4611      	mov	r1, r2
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f002 fca4 	bl	8004628 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001ce0:	f002 fc8c 	bl	80045fc <HAL_RCC_GetPCLK1Freq>
 8001ce4:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001ce6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ce8:	4a13      	ldr	r2, [pc, #76]	; (8001d38 <HAL_InitTick+0xa0>)
 8001cea:	fba2 2303 	umull	r2, r3, r2, r3
 8001cee:	0c9b      	lsrs	r3, r3, #18
 8001cf0:	3b01      	subs	r3, #1
 8001cf2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001cf4:	4b11      	ldr	r3, [pc, #68]	; (8001d3c <HAL_InitTick+0xa4>)
 8001cf6:	4a12      	ldr	r2, [pc, #72]	; (8001d40 <HAL_InitTick+0xa8>)
 8001cf8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001cfa:	4b10      	ldr	r3, [pc, #64]	; (8001d3c <HAL_InitTick+0xa4>)
 8001cfc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001d00:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001d02:	4a0e      	ldr	r2, [pc, #56]	; (8001d3c <HAL_InitTick+0xa4>)
 8001d04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d06:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001d08:	4b0c      	ldr	r3, [pc, #48]	; (8001d3c <HAL_InitTick+0xa4>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d0e:	4b0b      	ldr	r3, [pc, #44]	; (8001d3c <HAL_InitTick+0xa4>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001d14:	4809      	ldr	r0, [pc, #36]	; (8001d3c <HAL_InitTick+0xa4>)
 8001d16:	f003 fd7f 	bl	8005818 <HAL_TIM_Base_Init>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d104      	bne.n	8001d2a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001d20:	4806      	ldr	r0, [pc, #24]	; (8001d3c <HAL_InitTick+0xa4>)
 8001d22:	f003 fddb 	bl	80058dc <HAL_TIM_Base_Start_IT>
 8001d26:	4603      	mov	r3, r0
 8001d28:	e000      	b.n	8001d2c <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8001d2a:	2301      	movs	r3, #1
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	3730      	adds	r7, #48	; 0x30
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	40021000 	.word	0x40021000
 8001d38:	431bde83 	.word	0x431bde83
 8001d3c:	2000d31c 	.word	0x2000d31c
 8001d40:	40001000 	.word	0x40001000

08001d44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d48:	e7fe      	b.n	8001d48 <NMI_Handler+0x4>

08001d4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d4a:	b480      	push	{r7}
 8001d4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d4e:	e7fe      	b.n	8001d4e <HardFault_Handler+0x4>

08001d50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d54:	e7fe      	b.n	8001d54 <MemManage_Handler+0x4>

08001d56 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d56:	b480      	push	{r7}
 8001d58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d5a:	e7fe      	b.n	8001d5a <BusFault_Handler+0x4>

08001d5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d60:	e7fe      	b.n	8001d60 <UsageFault_Handler+0x4>

08001d62 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d62:	b480      	push	{r7}
 8001d64:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d66:	bf00      	nop
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr

08001d70 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001d74:	4802      	ldr	r0, [pc, #8]	; (8001d80 <DMA1_Channel5_IRQHandler+0x10>)
 8001d76:	f001 fbb9 	bl	80034ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001d7a:	bf00      	nop
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	2000d2d0 	.word	0x2000d2d0

08001d84 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 underrun error interrupt.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001d88:	4802      	ldr	r0, [pc, #8]	; (8001d94 <TIM6_DAC_IRQHandler+0x10>)
 8001d8a:	f003 fe03 	bl	8005994 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001d8e:	bf00      	nop
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	2000d31c 	.word	0x2000d31c

08001d98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b086      	sub	sp, #24
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001da0:	4a14      	ldr	r2, [pc, #80]	; (8001df4 <_sbrk+0x5c>)
 8001da2:	4b15      	ldr	r3, [pc, #84]	; (8001df8 <_sbrk+0x60>)
 8001da4:	1ad3      	subs	r3, r2, r3
 8001da6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001da8:	697b      	ldr	r3, [r7, #20]
 8001daa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001dac:	4b13      	ldr	r3, [pc, #76]	; (8001dfc <_sbrk+0x64>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d102      	bne.n	8001dba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001db4:	4b11      	ldr	r3, [pc, #68]	; (8001dfc <_sbrk+0x64>)
 8001db6:	4a12      	ldr	r2, [pc, #72]	; (8001e00 <_sbrk+0x68>)
 8001db8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dba:	4b10      	ldr	r3, [pc, #64]	; (8001dfc <_sbrk+0x64>)
 8001dbc:	681a      	ldr	r2, [r3, #0]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	4413      	add	r3, r2
 8001dc2:	693a      	ldr	r2, [r7, #16]
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d207      	bcs.n	8001dd8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001dc8:	f006 fef0 	bl	8008bac <__errno>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	220c      	movs	r2, #12
 8001dd0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dd2:	f04f 33ff 	mov.w	r3, #4294967295
 8001dd6:	e009      	b.n	8001dec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001dd8:	4b08      	ldr	r3, [pc, #32]	; (8001dfc <_sbrk+0x64>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dde:	4b07      	ldr	r3, [pc, #28]	; (8001dfc <_sbrk+0x64>)
 8001de0:	681a      	ldr	r2, [r3, #0]
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	4413      	add	r3, r2
 8001de6:	4a05      	ldr	r2, [pc, #20]	; (8001dfc <_sbrk+0x64>)
 8001de8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dea:	68fb      	ldr	r3, [r7, #12]
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	3718      	adds	r7, #24
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	20020000 	.word	0x20020000
 8001df8:	00000400 	.word	0x00000400
 8001dfc:	2000a0b8 	.word	0x2000a0b8
 8001e00:	2000d3c0 	.word	0x2000d3c0

08001e04 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001e08:	4b15      	ldr	r3, [pc, #84]	; (8001e60 <SystemInit+0x5c>)
 8001e0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e0e:	4a14      	ldr	r2, [pc, #80]	; (8001e60 <SystemInit+0x5c>)
 8001e10:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e14:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001e18:	4b12      	ldr	r3, [pc, #72]	; (8001e64 <SystemInit+0x60>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a11      	ldr	r2, [pc, #68]	; (8001e64 <SystemInit+0x60>)
 8001e1e:	f043 0301 	orr.w	r3, r3, #1
 8001e22:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001e24:	4b0f      	ldr	r3, [pc, #60]	; (8001e64 <SystemInit+0x60>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001e2a:	4b0e      	ldr	r3, [pc, #56]	; (8001e64 <SystemInit+0x60>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4a0d      	ldr	r2, [pc, #52]	; (8001e64 <SystemInit+0x60>)
 8001e30:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001e34:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001e38:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001e3a:	4b0a      	ldr	r3, [pc, #40]	; (8001e64 <SystemInit+0x60>)
 8001e3c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e40:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001e42:	4b08      	ldr	r3, [pc, #32]	; (8001e64 <SystemInit+0x60>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a07      	ldr	r2, [pc, #28]	; (8001e64 <SystemInit+0x60>)
 8001e48:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e4c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001e4e:	4b05      	ldr	r3, [pc, #20]	; (8001e64 <SystemInit+0x60>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	619a      	str	r2, [r3, #24]
}
 8001e54:	bf00      	nop
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr
 8001e5e:	bf00      	nop
 8001e60:	e000ed00 	.word	0xe000ed00
 8001e64:	40021000 	.word	0x40021000

08001e68 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001e68:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ea0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e6c:	f7ff ffca 	bl	8001e04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001e70:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001e72:	e003      	b.n	8001e7c <LoopCopyDataInit>

08001e74 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001e74:	4b0b      	ldr	r3, [pc, #44]	; (8001ea4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001e76:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001e78:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001e7a:	3104      	adds	r1, #4

08001e7c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001e7c:	480a      	ldr	r0, [pc, #40]	; (8001ea8 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001e7e:	4b0b      	ldr	r3, [pc, #44]	; (8001eac <LoopForever+0xe>)
	adds	r2, r0, r1
 8001e80:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001e82:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001e84:	d3f6      	bcc.n	8001e74 <CopyDataInit>
	ldr	r2, =_sbss
 8001e86:	4a0a      	ldr	r2, [pc, #40]	; (8001eb0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001e88:	e002      	b.n	8001e90 <LoopFillZerobss>

08001e8a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001e8a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001e8c:	f842 3b04 	str.w	r3, [r2], #4

08001e90 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001e90:	4b08      	ldr	r3, [pc, #32]	; (8001eb4 <LoopForever+0x16>)
	cmp	r2, r3
 8001e92:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001e94:	d3f9      	bcc.n	8001e8a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e96:	f006 fe8f 	bl	8008bb8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e9a:	f7ff f8a1 	bl	8000fe0 <main>

08001e9e <LoopForever>:

LoopForever:
    b LoopForever
 8001e9e:	e7fe      	b.n	8001e9e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001ea0:	20020000 	.word	0x20020000
	ldr	r3, =_sidata
 8001ea4:	0800c00c 	.word	0x0800c00c
	ldr	r0, =_sdata
 8001ea8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001eac:	20000094 	.word	0x20000094
	ldr	r2, =_sbss
 8001eb0:	20000094 	.word	0x20000094
	ldr	r3, = _ebss
 8001eb4:	2000d3bc 	.word	0x2000d3bc

08001eb8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001eb8:	e7fe      	b.n	8001eb8 <ADC1_IRQHandler>

08001eba <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001eba:	b580      	push	{r7, lr}
 8001ebc:	b082      	sub	sp, #8
 8001ebe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ec4:	2003      	movs	r0, #3
 8001ec6:	f001 f986 	bl	80031d6 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001eca:	200f      	movs	r0, #15
 8001ecc:	f7ff fee4 	bl	8001c98 <HAL_InitTick>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d002      	beq.n	8001edc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	71fb      	strb	r3, [r7, #7]
 8001eda:	e001      	b.n	8001ee0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001edc:	f7ff fdda 	bl	8001a94 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ee0:	79fb      	ldrb	r3, [r7, #7]
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	3708      	adds	r7, #8
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
	...

08001eec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001ef0:	4b06      	ldr	r3, [pc, #24]	; (8001f0c <HAL_IncTick+0x20>)
 8001ef2:	781b      	ldrb	r3, [r3, #0]
 8001ef4:	461a      	mov	r2, r3
 8001ef6:	4b06      	ldr	r3, [pc, #24]	; (8001f10 <HAL_IncTick+0x24>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	4413      	add	r3, r2
 8001efc:	4a04      	ldr	r2, [pc, #16]	; (8001f10 <HAL_IncTick+0x24>)
 8001efe:	6013      	str	r3, [r2, #0]
}
 8001f00:	bf00      	nop
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr
 8001f0a:	bf00      	nop
 8001f0c:	20000028 	.word	0x20000028
 8001f10:	2000d368 	.word	0x2000d368

08001f14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
  return uwTick;
 8001f18:	4b03      	ldr	r3, [pc, #12]	; (8001f28 <HAL_GetTick+0x14>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr
 8001f26:	bf00      	nop
 8001f28:	2000d368 	.word	0x2000d368

08001f2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b084      	sub	sp, #16
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f34:	f7ff ffee 	bl	8001f14 <HAL_GetTick>
 8001f38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f44:	d005      	beq.n	8001f52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001f46:	4b0a      	ldr	r3, [pc, #40]	; (8001f70 <HAL_Delay+0x44>)
 8001f48:	781b      	ldrb	r3, [r3, #0]
 8001f4a:	461a      	mov	r2, r3
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	4413      	add	r3, r2
 8001f50:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f52:	bf00      	nop
 8001f54:	f7ff ffde 	bl	8001f14 <HAL_GetTick>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	68bb      	ldr	r3, [r7, #8]
 8001f5c:	1ad3      	subs	r3, r2, r3
 8001f5e:	68fa      	ldr	r2, [r7, #12]
 8001f60:	429a      	cmp	r2, r3
 8001f62:	d8f7      	bhi.n	8001f54 <HAL_Delay+0x28>
  {
  }
}
 8001f64:	bf00      	nop
 8001f66:	bf00      	nop
 8001f68:	3710      	adds	r7, #16
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	20000028 	.word	0x20000028

08001f74 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b083      	sub	sp, #12
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
 8001f7c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	689b      	ldr	r3, [r3, #8]
 8001f82:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	431a      	orrs	r2, r3
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	609a      	str	r2, [r3, #8]
}
 8001f8e:	bf00      	nop
 8001f90:	370c      	adds	r7, #12
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr

08001f9a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001f9a:	b480      	push	{r7}
 8001f9c:	b083      	sub	sp, #12
 8001f9e:	af00      	add	r7, sp, #0
 8001fa0:	6078      	str	r0, [r7, #4]
 8001fa2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	689b      	ldr	r3, [r3, #8]
 8001fa8:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	431a      	orrs	r2, r3
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	609a      	str	r2, [r3, #8]
}
 8001fb4:	bf00      	nop
 8001fb6:	370c      	adds	r7, #12
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbe:	4770      	bx	lr

08001fc0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b083      	sub	sp, #12
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	689b      	ldr	r3, [r3, #8]
 8001fcc:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	370c      	adds	r7, #12
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr

08001fdc <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b087      	sub	sp, #28
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	60f8      	str	r0, [r7, #12]
 8001fe4:	60b9      	str	r1, [r7, #8]
 8001fe6:	607a      	str	r2, [r7, #4]
 8001fe8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	3360      	adds	r3, #96	; 0x60
 8001fee:	461a      	mov	r2, r3
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	4413      	add	r3, r2
 8001ff6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ff8:	697b      	ldr	r3, [r7, #20]
 8001ffa:	681a      	ldr	r2, [r3, #0]
 8001ffc:	4b08      	ldr	r3, [pc, #32]	; (8002020 <LL_ADC_SetOffset+0x44>)
 8001ffe:	4013      	ands	r3, r2
 8002000:	687a      	ldr	r2, [r7, #4]
 8002002:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8002006:	683a      	ldr	r2, [r7, #0]
 8002008:	430a      	orrs	r2, r1
 800200a:	4313      	orrs	r3, r2
 800200c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002010:	697b      	ldr	r3, [r7, #20]
 8002012:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002014:	bf00      	nop
 8002016:	371c      	adds	r7, #28
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr
 8002020:	03fff000 	.word	0x03fff000

08002024 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002024:	b480      	push	{r7}
 8002026:	b085      	sub	sp, #20
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
 800202c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	3360      	adds	r3, #96	; 0x60
 8002032:	461a      	mov	r2, r3
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	4413      	add	r3, r2
 800203a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002044:	4618      	mov	r0, r3
 8002046:	3714      	adds	r7, #20
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr

08002050 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002050:	b480      	push	{r7}
 8002052:	b087      	sub	sp, #28
 8002054:	af00      	add	r7, sp, #0
 8002056:	60f8      	str	r0, [r7, #12]
 8002058:	60b9      	str	r1, [r7, #8]
 800205a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	3360      	adds	r3, #96	; 0x60
 8002060:	461a      	mov	r2, r3
 8002062:	68bb      	ldr	r3, [r7, #8]
 8002064:	009b      	lsls	r3, r3, #2
 8002066:	4413      	add	r3, r2
 8002068:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800206a:	697b      	ldr	r3, [r7, #20]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	431a      	orrs	r2, r3
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800207a:	bf00      	nop
 800207c:	371c      	adds	r7, #28
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr

08002086 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002086:	b480      	push	{r7}
 8002088:	b083      	sub	sp, #12
 800208a:	af00      	add	r7, sp, #0
 800208c:	6078      	str	r0, [r7, #4]
 800208e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	695b      	ldr	r3, [r3, #20]
 8002094:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	431a      	orrs	r2, r3
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	615a      	str	r2, [r3, #20]
}
 80020a0:	bf00      	nop
 80020a2:	370c      	adds	r7, #12
 80020a4:	46bd      	mov	sp, r7
 80020a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020aa:	4770      	bx	lr

080020ac <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b083      	sub	sp, #12
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	68db      	ldr	r3, [r3, #12]
 80020b8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d101      	bne.n	80020c4 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80020c0:	2301      	movs	r3, #1
 80020c2:	e000      	b.n	80020c6 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80020c4:	2300      	movs	r3, #0
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	370c      	adds	r7, #12
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr

080020d2 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80020d2:	b480      	push	{r7}
 80020d4:	b087      	sub	sp, #28
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	60f8      	str	r0, [r7, #12]
 80020da:	60b9      	str	r1, [r7, #8]
 80020dc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	3330      	adds	r3, #48	; 0x30
 80020e2:	461a      	mov	r2, r3
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	0a1b      	lsrs	r3, r3, #8
 80020e8:	009b      	lsls	r3, r3, #2
 80020ea:	f003 030c 	and.w	r3, r3, #12
 80020ee:	4413      	add	r3, r2
 80020f0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	681a      	ldr	r2, [r3, #0]
 80020f6:	68bb      	ldr	r3, [r7, #8]
 80020f8:	f003 031f 	and.w	r3, r3, #31
 80020fc:	211f      	movs	r1, #31
 80020fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002102:	43db      	mvns	r3, r3
 8002104:	401a      	ands	r2, r3
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	0e9b      	lsrs	r3, r3, #26
 800210a:	f003 011f 	and.w	r1, r3, #31
 800210e:	68bb      	ldr	r3, [r7, #8]
 8002110:	f003 031f 	and.w	r3, r3, #31
 8002114:	fa01 f303 	lsl.w	r3, r1, r3
 8002118:	431a      	orrs	r2, r3
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800211e:	bf00      	nop
 8002120:	371c      	adds	r7, #28
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr

0800212a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800212a:	b480      	push	{r7}
 800212c:	b087      	sub	sp, #28
 800212e:	af00      	add	r7, sp, #0
 8002130:	60f8      	str	r0, [r7, #12]
 8002132:	60b9      	str	r1, [r7, #8]
 8002134:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	3314      	adds	r3, #20
 800213a:	461a      	mov	r2, r3
 800213c:	68bb      	ldr	r3, [r7, #8]
 800213e:	0e5b      	lsrs	r3, r3, #25
 8002140:	009b      	lsls	r3, r3, #2
 8002142:	f003 0304 	and.w	r3, r3, #4
 8002146:	4413      	add	r3, r2
 8002148:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	681a      	ldr	r2, [r3, #0]
 800214e:	68bb      	ldr	r3, [r7, #8]
 8002150:	0d1b      	lsrs	r3, r3, #20
 8002152:	f003 031f 	and.w	r3, r3, #31
 8002156:	2107      	movs	r1, #7
 8002158:	fa01 f303 	lsl.w	r3, r1, r3
 800215c:	43db      	mvns	r3, r3
 800215e:	401a      	ands	r2, r3
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	0d1b      	lsrs	r3, r3, #20
 8002164:	f003 031f 	and.w	r3, r3, #31
 8002168:	6879      	ldr	r1, [r7, #4]
 800216a:	fa01 f303 	lsl.w	r3, r1, r3
 800216e:	431a      	orrs	r2, r3
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002174:	bf00      	nop
 8002176:	371c      	adds	r7, #28
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr

08002180 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002180:	b480      	push	{r7}
 8002182:	b085      	sub	sp, #20
 8002184:	af00      	add	r7, sp, #0
 8002186:	60f8      	str	r0, [r7, #12]
 8002188:	60b9      	str	r1, [r7, #8]
 800218a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002192:	68bb      	ldr	r3, [r7, #8]
 8002194:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002198:	43db      	mvns	r3, r3
 800219a:	401a      	ands	r2, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	f003 0318 	and.w	r3, r3, #24
 80021a2:	4908      	ldr	r1, [pc, #32]	; (80021c4 <LL_ADC_SetChannelSingleDiff+0x44>)
 80021a4:	40d9      	lsrs	r1, r3
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	400b      	ands	r3, r1
 80021aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021ae:	431a      	orrs	r2, r3
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80021b6:	bf00      	nop
 80021b8:	3714      	adds	r7, #20
 80021ba:	46bd      	mov	sp, r7
 80021bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c0:	4770      	bx	lr
 80021c2:	bf00      	nop
 80021c4:	0007ffff 	.word	0x0007ffff

080021c8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b083      	sub	sp, #12
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80021d8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80021dc:	687a      	ldr	r2, [r7, #4]
 80021de:	6093      	str	r3, [r2, #8]
}
 80021e0:	bf00      	nop
 80021e2:	370c      	adds	r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b083      	sub	sp, #12
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80021fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002200:	d101      	bne.n	8002206 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002202:	2301      	movs	r3, #1
 8002204:	e000      	b.n	8002208 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002206:	2300      	movs	r3, #0
}
 8002208:	4618      	mov	r0, r3
 800220a:	370c      	adds	r7, #12
 800220c:	46bd      	mov	sp, r7
 800220e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002212:	4770      	bx	lr

08002214 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002214:	b480      	push	{r7}
 8002216:	b083      	sub	sp, #12
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002224:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002228:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002230:	bf00      	nop
 8002232:	370c      	adds	r7, #12
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr

0800223c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800223c:	b480      	push	{r7}
 800223e:	b083      	sub	sp, #12
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800224c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002250:	d101      	bne.n	8002256 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002252:	2301      	movs	r3, #1
 8002254:	e000      	b.n	8002258 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002256:	2300      	movs	r3, #0
}
 8002258:	4618      	mov	r0, r3
 800225a:	370c      	adds	r7, #12
 800225c:	46bd      	mov	sp, r7
 800225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002262:	4770      	bx	lr

08002264 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002264:	b480      	push	{r7}
 8002266:	b083      	sub	sp, #12
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002274:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002278:	f043 0201 	orr.w	r2, r3, #1
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002280:	bf00      	nop
 8002282:	370c      	adds	r7, #12
 8002284:	46bd      	mov	sp, r7
 8002286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228a:	4770      	bx	lr

0800228c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800228c:	b480      	push	{r7}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	689b      	ldr	r3, [r3, #8]
 8002298:	f003 0301 	and.w	r3, r3, #1
 800229c:	2b01      	cmp	r3, #1
 800229e:	d101      	bne.n	80022a4 <LL_ADC_IsEnabled+0x18>
 80022a0:	2301      	movs	r3, #1
 80022a2:	e000      	b.n	80022a6 <LL_ADC_IsEnabled+0x1a>
 80022a4:	2300      	movs	r3, #0
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	370c      	adds	r7, #12
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr

080022b2 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80022b2:	b480      	push	{r7}
 80022b4:	b083      	sub	sp, #12
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80022c2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80022c6:	f043 0204 	orr.w	r2, r3, #4
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80022ce:	bf00      	nop
 80022d0:	370c      	adds	r7, #12
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr

080022da <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80022da:	b480      	push	{r7}
 80022dc:	b083      	sub	sp, #12
 80022de:	af00      	add	r7, sp, #0
 80022e0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	689b      	ldr	r3, [r3, #8]
 80022e6:	f003 0304 	and.w	r3, r3, #4
 80022ea:	2b04      	cmp	r3, #4
 80022ec:	d101      	bne.n	80022f2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80022ee:	2301      	movs	r3, #1
 80022f0:	e000      	b.n	80022f4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80022f2:	2300      	movs	r3, #0
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	370c      	adds	r7, #12
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr

08002300 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002300:	b480      	push	{r7}
 8002302:	b083      	sub	sp, #12
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	689b      	ldr	r3, [r3, #8]
 800230c:	f003 0308 	and.w	r3, r3, #8
 8002310:	2b08      	cmp	r3, #8
 8002312:	d101      	bne.n	8002318 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002314:	2301      	movs	r3, #1
 8002316:	e000      	b.n	800231a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002318:	2300      	movs	r3, #0
}
 800231a:	4618      	mov	r0, r3
 800231c:	370c      	adds	r7, #12
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
	...

08002328 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b088      	sub	sp, #32
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002330:	2300      	movs	r3, #0
 8002332:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002334:	2300      	movs	r3, #0
 8002336:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d101      	bne.n	8002342 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	e12f      	b.n	80025a2 <HAL_ADC_Init+0x27a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	691b      	ldr	r3, [r3, #16]
 8002346:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800234c:	2b00      	cmp	r3, #0
 800234e:	d109      	bne.n	8002364 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002350:	6878      	ldr	r0, [r7, #4]
 8002352:	f7ff fbc7 	bl	8001ae4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2200      	movs	r2, #0
 800235a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2200      	movs	r2, #0
 8002360:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4618      	mov	r0, r3
 800236a:	f7ff ff3f 	bl	80021ec <LL_ADC_IsDeepPowerDownEnabled>
 800236e:	4603      	mov	r3, r0
 8002370:	2b00      	cmp	r3, #0
 8002372:	d004      	beq.n	800237e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4618      	mov	r0, r3
 800237a:	f7ff ff25 	bl	80021c8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4618      	mov	r0, r3
 8002384:	f7ff ff5a 	bl	800223c <LL_ADC_IsInternalRegulatorEnabled>
 8002388:	4603      	mov	r3, r0
 800238a:	2b00      	cmp	r3, #0
 800238c:	d115      	bne.n	80023ba <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4618      	mov	r0, r3
 8002394:	f7ff ff3e 	bl	8002214 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002398:	4b84      	ldr	r3, [pc, #528]	; (80025ac <HAL_ADC_Init+0x284>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	099b      	lsrs	r3, r3, #6
 800239e:	4a84      	ldr	r2, [pc, #528]	; (80025b0 <HAL_ADC_Init+0x288>)
 80023a0:	fba2 2303 	umull	r2, r3, r2, r3
 80023a4:	099b      	lsrs	r3, r3, #6
 80023a6:	3301      	adds	r3, #1
 80023a8:	005b      	lsls	r3, r3, #1
 80023aa:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80023ac:	e002      	b.n	80023b4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80023ae:	68bb      	ldr	r3, [r7, #8]
 80023b0:	3b01      	subs	r3, #1
 80023b2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d1f9      	bne.n	80023ae <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4618      	mov	r0, r3
 80023c0:	f7ff ff3c 	bl	800223c <LL_ADC_IsInternalRegulatorEnabled>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d10d      	bne.n	80023e6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023ce:	f043 0210 	orr.w	r2, r3, #16
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023da:	f043 0201 	orr.w	r2, r3, #1
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4618      	mov	r0, r3
 80023ec:	f7ff ff75 	bl	80022da <LL_ADC_REG_IsConversionOngoing>
 80023f0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023f6:	f003 0310 	and.w	r3, r3, #16
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	f040 80c8 	bne.w	8002590 <HAL_ADC_Init+0x268>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002400:	697b      	ldr	r3, [r7, #20]
 8002402:	2b00      	cmp	r3, #0
 8002404:	f040 80c4 	bne.w	8002590 <HAL_ADC_Init+0x268>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800240c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002410:	f043 0202 	orr.w	r2, r3, #2
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4618      	mov	r0, r3
 800241e:	f7ff ff35 	bl	800228c <LL_ADC_IsEnabled>
 8002422:	4603      	mov	r3, r0
 8002424:	2b00      	cmp	r3, #0
 8002426:	d10b      	bne.n	8002440 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002428:	4862      	ldr	r0, [pc, #392]	; (80025b4 <HAL_ADC_Init+0x28c>)
 800242a:	f7ff ff2f 	bl	800228c <LL_ADC_IsEnabled>
 800242e:	4603      	mov	r3, r0
 8002430:	2b00      	cmp	r3, #0
 8002432:	d105      	bne.n	8002440 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	4619      	mov	r1, r3
 800243a:	485f      	ldr	r0, [pc, #380]	; (80025b8 <HAL_ADC_Init+0x290>)
 800243c:	f7ff fd9a 	bl	8001f74 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	7e5b      	ldrb	r3, [r3, #25]
 8002444:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800244a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002450:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002456:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800245e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002460:	4313      	orrs	r3, r2
 8002462:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	f893 3020 	ldrb.w	r3, [r3, #32]
 800246a:	2b01      	cmp	r3, #1
 800246c:	d106      	bne.n	800247c <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002472:	3b01      	subs	r3, #1
 8002474:	045b      	lsls	r3, r3, #17
 8002476:	69ba      	ldr	r2, [r7, #24]
 8002478:	4313      	orrs	r3, r2
 800247a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002480:	2b00      	cmp	r3, #0
 8002482:	d009      	beq.n	8002498 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002488:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002490:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002492:	69ba      	ldr	r2, [r7, #24]
 8002494:	4313      	orrs	r3, r2
 8002496:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	68da      	ldr	r2, [r3, #12]
 800249e:	4b47      	ldr	r3, [pc, #284]	; (80025bc <HAL_ADC_Init+0x294>)
 80024a0:	4013      	ands	r3, r2
 80024a2:	687a      	ldr	r2, [r7, #4]
 80024a4:	6812      	ldr	r2, [r2, #0]
 80024a6:	69b9      	ldr	r1, [r7, #24]
 80024a8:	430b      	orrs	r3, r1
 80024aa:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4618      	mov	r0, r3
 80024b2:	f7ff ff12 	bl	80022da <LL_ADC_REG_IsConversionOngoing>
 80024b6:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4618      	mov	r0, r3
 80024be:	f7ff ff1f 	bl	8002300 <LL_ADC_INJ_IsConversionOngoing>
 80024c2:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d140      	bne.n	800254c <HAL_ADC_Init+0x224>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d13d      	bne.n	800254c <HAL_ADC_Init+0x224>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	7e1b      	ldrb	r3, [r3, #24]
 80024d8:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80024da:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80024e2:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80024e4:	4313      	orrs	r3, r2
 80024e6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	68db      	ldr	r3, [r3, #12]
 80024ee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80024f2:	f023 0306 	bic.w	r3, r3, #6
 80024f6:	687a      	ldr	r2, [r7, #4]
 80024f8:	6812      	ldr	r2, [r2, #0]
 80024fa:	69b9      	ldr	r1, [r7, #24]
 80024fc:	430b      	orrs	r3, r1
 80024fe:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002506:	2b01      	cmp	r3, #1
 8002508:	d118      	bne.n	800253c <HAL_ADC_Init+0x214>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	691b      	ldr	r3, [r3, #16]
 8002510:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002514:	f023 0304 	bic.w	r3, r3, #4
 8002518:	687a      	ldr	r2, [r7, #4]
 800251a:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800251c:	687a      	ldr	r2, [r7, #4]
 800251e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002520:	4311      	orrs	r1, r2
 8002522:	687a      	ldr	r2, [r7, #4]
 8002524:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002526:	4311      	orrs	r1, r2
 8002528:	687a      	ldr	r2, [r7, #4]
 800252a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800252c:	430a      	orrs	r2, r1
 800252e:	431a      	orrs	r2, r3
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f042 0201 	orr.w	r2, r2, #1
 8002538:	611a      	str	r2, [r3, #16]
 800253a:	e007      	b.n	800254c <HAL_ADC_Init+0x224>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	691a      	ldr	r2, [r3, #16]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f022 0201 	bic.w	r2, r2, #1
 800254a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	691b      	ldr	r3, [r3, #16]
 8002550:	2b01      	cmp	r3, #1
 8002552:	d10c      	bne.n	800256e <HAL_ADC_Init+0x246>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800255a:	f023 010f 	bic.w	r1, r3, #15
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	69db      	ldr	r3, [r3, #28]
 8002562:	1e5a      	subs	r2, r3, #1
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	430a      	orrs	r2, r1
 800256a:	631a      	str	r2, [r3, #48]	; 0x30
 800256c:	e007      	b.n	800257e <HAL_ADC_Init+0x256>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f022 020f 	bic.w	r2, r2, #15
 800257c:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002582:	f023 0303 	bic.w	r3, r3, #3
 8002586:	f043 0201 	orr.w	r2, r3, #1
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	659a      	str	r2, [r3, #88]	; 0x58
 800258e:	e007      	b.n	80025a0 <HAL_ADC_Init+0x278>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002594:	f043 0210 	orr.w	r2, r3, #16
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800259c:	2301      	movs	r3, #1
 800259e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80025a0:	7ffb      	ldrb	r3, [r7, #31]
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3720      	adds	r7, #32
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	20000020 	.word	0x20000020
 80025b0:	053e2d63 	.word	0x053e2d63
 80025b4:	50040000 	.word	0x50040000
 80025b8:	50040300 	.word	0x50040300
 80025bc:	fff0c007 	.word	0xfff0c007

080025c0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b084      	sub	sp, #16
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7ff fe84 	bl	80022da <LL_ADC_REG_IsConversionOngoing>
 80025d2:	4603      	mov	r3, r0
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d14f      	bne.n	8002678 <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80025de:	2b01      	cmp	r3, #1
 80025e0:	d101      	bne.n	80025e6 <HAL_ADC_Start+0x26>
 80025e2:	2302      	movs	r3, #2
 80025e4:	e04b      	b.n	800267e <HAL_ADC_Start+0xbe>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2201      	movs	r2, #1
 80025ea:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80025ee:	6878      	ldr	r0, [r7, #4]
 80025f0:	f000 fce2 	bl	8002fb8 <ADC_Enable>
 80025f4:	4603      	mov	r3, r0
 80025f6:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80025f8:	7bfb      	ldrb	r3, [r7, #15]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d137      	bne.n	800266e <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002602:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002606:	f023 0301 	bic.w	r3, r3, #1
 800260a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	659a      	str	r2, [r3, #88]	; 0x58
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002616:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800261a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800261e:	d106      	bne.n	800262e <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002624:	f023 0206 	bic.w	r2, r3, #6
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	65da      	str	r2, [r3, #92]	; 0x5c
 800262c:	e002      	b.n	8002634 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2200      	movs	r2, #0
 8002632:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	221c      	movs	r2, #28
 800263a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2200      	movs	r2, #0
 8002640:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	68db      	ldr	r3, [r3, #12]
 800264a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800264e:	2b00      	cmp	r3, #0
 8002650:	d007      	beq.n	8002662 <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002656:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800265a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4618      	mov	r0, r3
 8002668:	f7ff fe23 	bl	80022b2 <LL_ADC_REG_StartConversion>
 800266c:	e006      	b.n	800267c <HAL_ADC_Start+0xbc>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2200      	movs	r2, #0
 8002672:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8002676:	e001      	b.n	800267c <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002678:	2302      	movs	r3, #2
 800267a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 800267c:	7bfb      	ldrb	r3, [r7, #15]
}
 800267e:	4618      	mov	r0, r3
 8002680:	3710      	adds	r7, #16
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}

08002686 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002686:	b580      	push	{r7, lr}
 8002688:	b086      	sub	sp, #24
 800268a:	af00      	add	r7, sp, #0
 800268c:	6078      	str	r0, [r7, #4]
 800268e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	695b      	ldr	r3, [r3, #20]
 8002694:	2b08      	cmp	r3, #8
 8002696:	d102      	bne.n	800269e <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002698:	2308      	movs	r3, #8
 800269a:	617b      	str	r3, [r7, #20]
 800269c:	e010      	b.n	80026c0 <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	68db      	ldr	r3, [r3, #12]
 80026a4:	f003 0301 	and.w	r3, r3, #1
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d007      	beq.n	80026bc <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026b0:	f043 0220 	orr.w	r2, r3, #32
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 80026b8:	2301      	movs	r3, #1
 80026ba:	e06f      	b.n	800279c <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 80026bc:	2304      	movs	r3, #4
 80026be:	617b      	str	r3, [r7, #20]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80026c0:	f7ff fc28 	bl	8001f14 <HAL_GetTick>
 80026c4:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80026c6:	e021      	b.n	800270c <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026ce:	d01d      	beq.n	800270c <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80026d0:	f7ff fc20 	bl	8001f14 <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	683a      	ldr	r2, [r7, #0]
 80026dc:	429a      	cmp	r2, r3
 80026de:	d302      	bcc.n	80026e6 <HAL_ADC_PollForConversion+0x60>
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d112      	bne.n	800270c <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	681a      	ldr	r2, [r3, #0]
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	4013      	ands	r3, r2
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d10b      	bne.n	800270c <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026f8:	f043 0204 	orr.w	r2, r3, #4
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	659a      	str	r2, [r3, #88]	; 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2200      	movs	r2, #0
 8002704:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

          return HAL_TIMEOUT;
 8002708:	2303      	movs	r3, #3
 800270a:	e047      	b.n	800279c <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	681a      	ldr	r2, [r3, #0]
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	4013      	ands	r3, r2
 8002716:	2b00      	cmp	r3, #0
 8002718:	d0d6      	beq.n	80026c8 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800271e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4618      	mov	r0, r3
 800272c:	f7ff fcbe 	bl	80020ac <LL_ADC_REG_IsTriggerSourceSWStart>
 8002730:	4603      	mov	r3, r0
 8002732:	2b00      	cmp	r3, #0
 8002734:	d01c      	beq.n	8002770 <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	7e5b      	ldrb	r3, [r3, #25]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d118      	bne.n	8002770 <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f003 0308 	and.w	r3, r3, #8
 8002748:	2b08      	cmp	r3, #8
 800274a:	d111      	bne.n	8002770 <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002750:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	659a      	str	r2, [r3, #88]	; 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800275c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002760:	2b00      	cmp	r3, #0
 8002762:	d105      	bne.n	8002770 <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002768:	f043 0201 	orr.w	r2, r3, #1
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	659a      	str	r2, [r3, #88]	; 0x58
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	68db      	ldr	r3, [r3, #12]
 8002776:	60fb      	str	r3, [r7, #12]
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002778:	697b      	ldr	r3, [r7, #20]
 800277a:	2b08      	cmp	r3, #8
 800277c:	d104      	bne.n	8002788 <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	2208      	movs	r2, #8
 8002784:	601a      	str	r2, [r3, #0]
 8002786:	e008      	b.n	800279a <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800278e:	2b00      	cmp	r3, #0
 8002790:	d103      	bne.n	800279a <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	220c      	movs	r2, #12
 8002798:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800279a:	2300      	movs	r3, #0
}
 800279c:	4618      	mov	r0, r3
 800279e:	3718      	adds	r7, #24
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bd80      	pop	{r7, pc}

080027a4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b083      	sub	sp, #12
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	370c      	adds	r7, #12
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr
	...

080027c0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b0b6      	sub	sp, #216	; 0xd8
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
 80027c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027ca:	2300      	movs	r3, #0
 80027cc:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80027d0:	2300      	movs	r3, #0
 80027d2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80027da:	2b01      	cmp	r3, #1
 80027dc:	d101      	bne.n	80027e2 <HAL_ADC_ConfigChannel+0x22>
 80027de:	2302      	movs	r3, #2
 80027e0:	e3d5      	b.n	8002f8e <HAL_ADC_ConfigChannel+0x7ce>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2201      	movs	r2, #1
 80027e6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4618      	mov	r0, r3
 80027f0:	f7ff fd73 	bl	80022da <LL_ADC_REG_IsConversionOngoing>
 80027f4:	4603      	mov	r3, r0
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	f040 83ba 	bne.w	8002f70 <HAL_ADC_ConfigChannel+0x7b0>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	2b05      	cmp	r3, #5
 8002802:	d824      	bhi.n	800284e <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	3b02      	subs	r3, #2
 800280a:	2b03      	cmp	r3, #3
 800280c:	d81b      	bhi.n	8002846 <HAL_ADC_ConfigChannel+0x86>
 800280e:	a201      	add	r2, pc, #4	; (adr r2, 8002814 <HAL_ADC_ConfigChannel+0x54>)
 8002810:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002814:	08002825 	.word	0x08002825
 8002818:	0800282d 	.word	0x0800282d
 800281c:	08002835 	.word	0x08002835
 8002820:	0800283d 	.word	0x0800283d
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	220c      	movs	r2, #12
 8002828:	605a      	str	r2, [r3, #4]
          break;
 800282a:	e011      	b.n	8002850 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	2212      	movs	r2, #18
 8002830:	605a      	str	r2, [r3, #4]
          break;
 8002832:	e00d      	b.n	8002850 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	2218      	movs	r2, #24
 8002838:	605a      	str	r2, [r3, #4]
          break;
 800283a:	e009      	b.n	8002850 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002842:	605a      	str	r2, [r3, #4]
          break;
 8002844:	e004      	b.n	8002850 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	2206      	movs	r2, #6
 800284a:	605a      	str	r2, [r3, #4]
          break;
 800284c:	e000      	b.n	8002850 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 800284e:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6818      	ldr	r0, [r3, #0]
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	6859      	ldr	r1, [r3, #4]
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	461a      	mov	r2, r3
 800285e:	f7ff fc38 	bl	80020d2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4618      	mov	r0, r3
 8002868:	f7ff fd37 	bl	80022da <LL_ADC_REG_IsConversionOngoing>
 800286c:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4618      	mov	r0, r3
 8002876:	f7ff fd43 	bl	8002300 <LL_ADC_INJ_IsConversionOngoing>
 800287a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800287e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002882:	2b00      	cmp	r3, #0
 8002884:	f040 81c1 	bne.w	8002c0a <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002888:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800288c:	2b00      	cmp	r3, #0
 800288e:	f040 81bc 	bne.w	8002c0a <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	689b      	ldr	r3, [r3, #8]
 8002896:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800289a:	d10f      	bne.n	80028bc <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6818      	ldr	r0, [r3, #0]
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	2200      	movs	r2, #0
 80028a6:	4619      	mov	r1, r3
 80028a8:	f7ff fc3f 	bl	800212a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80028b4:	4618      	mov	r0, r3
 80028b6:	f7ff fbe6 	bl	8002086 <LL_ADC_SetSamplingTimeCommonConfig>
 80028ba:	e00e      	b.n	80028da <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6818      	ldr	r0, [r3, #0]
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	6819      	ldr	r1, [r3, #0]
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	461a      	mov	r2, r3
 80028ca:	f7ff fc2e 	bl	800212a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	2100      	movs	r1, #0
 80028d4:	4618      	mov	r0, r3
 80028d6:	f7ff fbd6 	bl	8002086 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	695a      	ldr	r2, [r3, #20]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	68db      	ldr	r3, [r3, #12]
 80028e4:	08db      	lsrs	r3, r3, #3
 80028e6:	f003 0303 	and.w	r3, r3, #3
 80028ea:	005b      	lsls	r3, r3, #1
 80028ec:	fa02 f303 	lsl.w	r3, r2, r3
 80028f0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	691b      	ldr	r3, [r3, #16]
 80028f8:	2b04      	cmp	r3, #4
 80028fa:	d00a      	beq.n	8002912 <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6818      	ldr	r0, [r3, #0]
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	6919      	ldr	r1, [r3, #16]
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800290c:	f7ff fb66 	bl	8001fdc <LL_ADC_SetOffset>
 8002910:	e17b      	b.n	8002c0a <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	2100      	movs	r1, #0
 8002918:	4618      	mov	r0, r3
 800291a:	f7ff fb83 	bl	8002024 <LL_ADC_GetOffsetChannel>
 800291e:	4603      	mov	r3, r0
 8002920:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002924:	2b00      	cmp	r3, #0
 8002926:	d10a      	bne.n	800293e <HAL_ADC_ConfigChannel+0x17e>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	2100      	movs	r1, #0
 800292e:	4618      	mov	r0, r3
 8002930:	f7ff fb78 	bl	8002024 <LL_ADC_GetOffsetChannel>
 8002934:	4603      	mov	r3, r0
 8002936:	0e9b      	lsrs	r3, r3, #26
 8002938:	f003 021f 	and.w	r2, r3, #31
 800293c:	e01e      	b.n	800297c <HAL_ADC_ConfigChannel+0x1bc>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	2100      	movs	r1, #0
 8002944:	4618      	mov	r0, r3
 8002946:	f7ff fb6d 	bl	8002024 <LL_ADC_GetOffsetChannel>
 800294a:	4603      	mov	r3, r0
 800294c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002950:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002954:	fa93 f3a3 	rbit	r3, r3
 8002958:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800295c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002960:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002964:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002968:	2b00      	cmp	r3, #0
 800296a:	d101      	bne.n	8002970 <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 800296c:	2320      	movs	r3, #32
 800296e:	e004      	b.n	800297a <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 8002970:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002974:	fab3 f383 	clz	r3, r3
 8002978:	b2db      	uxtb	r3, r3
 800297a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002984:	2b00      	cmp	r3, #0
 8002986:	d105      	bne.n	8002994 <HAL_ADC_ConfigChannel+0x1d4>
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	0e9b      	lsrs	r3, r3, #26
 800298e:	f003 031f 	and.w	r3, r3, #31
 8002992:	e018      	b.n	80029c6 <HAL_ADC_ConfigChannel+0x206>
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800299c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80029a0:	fa93 f3a3 	rbit	r3, r3
 80029a4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80029a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80029ac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80029b0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d101      	bne.n	80029bc <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 80029b8:	2320      	movs	r3, #32
 80029ba:	e004      	b.n	80029c6 <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 80029bc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80029c0:	fab3 f383 	clz	r3, r3
 80029c4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80029c6:	429a      	cmp	r2, r3
 80029c8:	d106      	bne.n	80029d8 <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	2200      	movs	r2, #0
 80029d0:	2100      	movs	r1, #0
 80029d2:	4618      	mov	r0, r3
 80029d4:	f7ff fb3c 	bl	8002050 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	2101      	movs	r1, #1
 80029de:	4618      	mov	r0, r3
 80029e0:	f7ff fb20 	bl	8002024 <LL_ADC_GetOffsetChannel>
 80029e4:	4603      	mov	r3, r0
 80029e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d10a      	bne.n	8002a04 <HAL_ADC_ConfigChannel+0x244>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	2101      	movs	r1, #1
 80029f4:	4618      	mov	r0, r3
 80029f6:	f7ff fb15 	bl	8002024 <LL_ADC_GetOffsetChannel>
 80029fa:	4603      	mov	r3, r0
 80029fc:	0e9b      	lsrs	r3, r3, #26
 80029fe:	f003 021f 	and.w	r2, r3, #31
 8002a02:	e01e      	b.n	8002a42 <HAL_ADC_ConfigChannel+0x282>
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	2101      	movs	r1, #1
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f7ff fb0a 	bl	8002024 <LL_ADC_GetOffsetChannel>
 8002a10:	4603      	mov	r3, r0
 8002a12:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a16:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002a1a:	fa93 f3a3 	rbit	r3, r3
 8002a1e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002a22:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002a26:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002a2a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d101      	bne.n	8002a36 <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 8002a32:	2320      	movs	r3, #32
 8002a34:	e004      	b.n	8002a40 <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 8002a36:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002a3a:	fab3 f383 	clz	r3, r3
 8002a3e:	b2db      	uxtb	r3, r3
 8002a40:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d105      	bne.n	8002a5a <HAL_ADC_ConfigChannel+0x29a>
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	0e9b      	lsrs	r3, r3, #26
 8002a54:	f003 031f 	and.w	r3, r3, #31
 8002a58:	e018      	b.n	8002a8c <HAL_ADC_ConfigChannel+0x2cc>
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a62:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002a66:	fa93 f3a3 	rbit	r3, r3
 8002a6a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002a6e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002a72:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002a76:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d101      	bne.n	8002a82 <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 8002a7e:	2320      	movs	r3, #32
 8002a80:	e004      	b.n	8002a8c <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 8002a82:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002a86:	fab3 f383 	clz	r3, r3
 8002a8a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	d106      	bne.n	8002a9e <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	2200      	movs	r2, #0
 8002a96:	2101      	movs	r1, #1
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f7ff fad9 	bl	8002050 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	2102      	movs	r1, #2
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f7ff fabd 	bl	8002024 <LL_ADC_GetOffsetChannel>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d10a      	bne.n	8002aca <HAL_ADC_ConfigChannel+0x30a>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	2102      	movs	r1, #2
 8002aba:	4618      	mov	r0, r3
 8002abc:	f7ff fab2 	bl	8002024 <LL_ADC_GetOffsetChannel>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	0e9b      	lsrs	r3, r3, #26
 8002ac4:	f003 021f 	and.w	r2, r3, #31
 8002ac8:	e01e      	b.n	8002b08 <HAL_ADC_ConfigChannel+0x348>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	2102      	movs	r1, #2
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f7ff faa7 	bl	8002024 <LL_ADC_GetOffsetChannel>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002adc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002ae0:	fa93 f3a3 	rbit	r3, r3
 8002ae4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002ae8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002aec:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002af0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d101      	bne.n	8002afc <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 8002af8:	2320      	movs	r3, #32
 8002afa:	e004      	b.n	8002b06 <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 8002afc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002b00:	fab3 f383 	clz	r3, r3
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d105      	bne.n	8002b20 <HAL_ADC_ConfigChannel+0x360>
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	0e9b      	lsrs	r3, r3, #26
 8002b1a:	f003 031f 	and.w	r3, r3, #31
 8002b1e:	e016      	b.n	8002b4e <HAL_ADC_ConfigChannel+0x38e>
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b28:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002b2c:	fa93 f3a3 	rbit	r3, r3
 8002b30:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8002b32:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002b34:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8002b38:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d101      	bne.n	8002b44 <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 8002b40:	2320      	movs	r3, #32
 8002b42:	e004      	b.n	8002b4e <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8002b44:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002b48:	fab3 f383 	clz	r3, r3
 8002b4c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002b4e:	429a      	cmp	r2, r3
 8002b50:	d106      	bne.n	8002b60 <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	2200      	movs	r2, #0
 8002b58:	2102      	movs	r1, #2
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f7ff fa78 	bl	8002050 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	2103      	movs	r1, #3
 8002b66:	4618      	mov	r0, r3
 8002b68:	f7ff fa5c 	bl	8002024 <LL_ADC_GetOffsetChannel>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d10a      	bne.n	8002b8c <HAL_ADC_ConfigChannel+0x3cc>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	2103      	movs	r1, #3
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f7ff fa51 	bl	8002024 <LL_ADC_GetOffsetChannel>
 8002b82:	4603      	mov	r3, r0
 8002b84:	0e9b      	lsrs	r3, r3, #26
 8002b86:	f003 021f 	and.w	r2, r3, #31
 8002b8a:	e017      	b.n	8002bbc <HAL_ADC_ConfigChannel+0x3fc>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	2103      	movs	r1, #3
 8002b92:	4618      	mov	r0, r3
 8002b94:	f7ff fa46 	bl	8002024 <LL_ADC_GetOffsetChannel>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b9c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002b9e:	fa93 f3a3 	rbit	r3, r3
 8002ba2:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002ba4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002ba6:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002ba8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d101      	bne.n	8002bb2 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8002bae:	2320      	movs	r3, #32
 8002bb0:	e003      	b.n	8002bba <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8002bb2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002bb4:	fab3 f383 	clz	r3, r3
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d105      	bne.n	8002bd4 <HAL_ADC_ConfigChannel+0x414>
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	0e9b      	lsrs	r3, r3, #26
 8002bce:	f003 031f 	and.w	r3, r3, #31
 8002bd2:	e011      	b.n	8002bf8 <HAL_ADC_ConfigChannel+0x438>
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bda:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002bdc:	fa93 f3a3 	rbit	r3, r3
 8002be0:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002be2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002be4:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002be6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d101      	bne.n	8002bf0 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8002bec:	2320      	movs	r3, #32
 8002bee:	e003      	b.n	8002bf8 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8002bf0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002bf2:	fab3 f383 	clz	r3, r3
 8002bf6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	d106      	bne.n	8002c0a <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	2200      	movs	r2, #0
 8002c02:	2103      	movs	r1, #3
 8002c04:	4618      	mov	r0, r3
 8002c06:	f7ff fa23 	bl	8002050 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f7ff fb3c 	bl	800228c <LL_ADC_IsEnabled>
 8002c14:	4603      	mov	r3, r0
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	f040 8140 	bne.w	8002e9c <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6818      	ldr	r0, [r3, #0]
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	6819      	ldr	r1, [r3, #0]
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	68db      	ldr	r3, [r3, #12]
 8002c28:	461a      	mov	r2, r3
 8002c2a:	f7ff faa9 	bl	8002180 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	68db      	ldr	r3, [r3, #12]
 8002c32:	4a8f      	ldr	r2, [pc, #572]	; (8002e70 <HAL_ADC_ConfigChannel+0x6b0>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	f040 8131 	bne.w	8002e9c <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d10b      	bne.n	8002c62 <HAL_ADC_ConfigChannel+0x4a2>
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	0e9b      	lsrs	r3, r3, #26
 8002c50:	3301      	adds	r3, #1
 8002c52:	f003 031f 	and.w	r3, r3, #31
 8002c56:	2b09      	cmp	r3, #9
 8002c58:	bf94      	ite	ls
 8002c5a:	2301      	movls	r3, #1
 8002c5c:	2300      	movhi	r3, #0
 8002c5e:	b2db      	uxtb	r3, r3
 8002c60:	e019      	b.n	8002c96 <HAL_ADC_ConfigChannel+0x4d6>
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c68:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c6a:	fa93 f3a3 	rbit	r3, r3
 8002c6e:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002c70:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c72:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002c74:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d101      	bne.n	8002c7e <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 8002c7a:	2320      	movs	r3, #32
 8002c7c:	e003      	b.n	8002c86 <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 8002c7e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002c80:	fab3 f383 	clz	r3, r3
 8002c84:	b2db      	uxtb	r3, r3
 8002c86:	3301      	adds	r3, #1
 8002c88:	f003 031f 	and.w	r3, r3, #31
 8002c8c:	2b09      	cmp	r3, #9
 8002c8e:	bf94      	ite	ls
 8002c90:	2301      	movls	r3, #1
 8002c92:	2300      	movhi	r3, #0
 8002c94:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d079      	beq.n	8002d8e <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d107      	bne.n	8002cb6 <HAL_ADC_ConfigChannel+0x4f6>
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	0e9b      	lsrs	r3, r3, #26
 8002cac:	3301      	adds	r3, #1
 8002cae:	069b      	lsls	r3, r3, #26
 8002cb0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002cb4:	e015      	b.n	8002ce2 <HAL_ADC_ConfigChannel+0x522>
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cbc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002cbe:	fa93 f3a3 	rbit	r3, r3
 8002cc2:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002cc4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002cc6:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002cc8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d101      	bne.n	8002cd2 <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 8002cce:	2320      	movs	r3, #32
 8002cd0:	e003      	b.n	8002cda <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 8002cd2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002cd4:	fab3 f383 	clz	r3, r3
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	3301      	adds	r3, #1
 8002cdc:	069b      	lsls	r3, r3, #26
 8002cde:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d109      	bne.n	8002d02 <HAL_ADC_ConfigChannel+0x542>
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	0e9b      	lsrs	r3, r3, #26
 8002cf4:	3301      	adds	r3, #1
 8002cf6:	f003 031f 	and.w	r3, r3, #31
 8002cfa:	2101      	movs	r1, #1
 8002cfc:	fa01 f303 	lsl.w	r3, r1, r3
 8002d00:	e017      	b.n	8002d32 <HAL_ADC_ConfigChannel+0x572>
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d08:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d0a:	fa93 f3a3 	rbit	r3, r3
 8002d0e:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002d10:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d12:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002d14:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d101      	bne.n	8002d1e <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 8002d1a:	2320      	movs	r3, #32
 8002d1c:	e003      	b.n	8002d26 <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 8002d1e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d20:	fab3 f383 	clz	r3, r3
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	3301      	adds	r3, #1
 8002d28:	f003 031f 	and.w	r3, r3, #31
 8002d2c:	2101      	movs	r1, #1
 8002d2e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d32:	ea42 0103 	orr.w	r1, r2, r3
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d10a      	bne.n	8002d58 <HAL_ADC_ConfigChannel+0x598>
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	0e9b      	lsrs	r3, r3, #26
 8002d48:	3301      	adds	r3, #1
 8002d4a:	f003 021f 	and.w	r2, r3, #31
 8002d4e:	4613      	mov	r3, r2
 8002d50:	005b      	lsls	r3, r3, #1
 8002d52:	4413      	add	r3, r2
 8002d54:	051b      	lsls	r3, r3, #20
 8002d56:	e018      	b.n	8002d8a <HAL_ADC_ConfigChannel+0x5ca>
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d60:	fa93 f3a3 	rbit	r3, r3
 8002d64:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002d66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d68:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002d6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d101      	bne.n	8002d74 <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 8002d70:	2320      	movs	r3, #32
 8002d72:	e003      	b.n	8002d7c <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 8002d74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d76:	fab3 f383 	clz	r3, r3
 8002d7a:	b2db      	uxtb	r3, r3
 8002d7c:	3301      	adds	r3, #1
 8002d7e:	f003 021f 	and.w	r2, r3, #31
 8002d82:	4613      	mov	r3, r2
 8002d84:	005b      	lsls	r3, r3, #1
 8002d86:	4413      	add	r3, r2
 8002d88:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d8a:	430b      	orrs	r3, r1
 8002d8c:	e081      	b.n	8002e92 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d107      	bne.n	8002daa <HAL_ADC_ConfigChannel+0x5ea>
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	0e9b      	lsrs	r3, r3, #26
 8002da0:	3301      	adds	r3, #1
 8002da2:	069b      	lsls	r3, r3, #26
 8002da4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002da8:	e015      	b.n	8002dd6 <HAL_ADC_ConfigChannel+0x616>
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002db0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002db2:	fa93 f3a3 	rbit	r3, r3
 8002db6:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002db8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dba:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002dbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d101      	bne.n	8002dc6 <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 8002dc2:	2320      	movs	r3, #32
 8002dc4:	e003      	b.n	8002dce <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 8002dc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dc8:	fab3 f383 	clz	r3, r3
 8002dcc:	b2db      	uxtb	r3, r3
 8002dce:	3301      	adds	r3, #1
 8002dd0:	069b      	lsls	r3, r3, #26
 8002dd2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d109      	bne.n	8002df6 <HAL_ADC_ConfigChannel+0x636>
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	0e9b      	lsrs	r3, r3, #26
 8002de8:	3301      	adds	r3, #1
 8002dea:	f003 031f 	and.w	r3, r3, #31
 8002dee:	2101      	movs	r1, #1
 8002df0:	fa01 f303 	lsl.w	r3, r1, r3
 8002df4:	e017      	b.n	8002e26 <HAL_ADC_ConfigChannel+0x666>
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dfc:	6a3b      	ldr	r3, [r7, #32]
 8002dfe:	fa93 f3a3 	rbit	r3, r3
 8002e02:	61fb      	str	r3, [r7, #28]
  return result;
 8002e04:	69fb      	ldr	r3, [r7, #28]
 8002e06:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d101      	bne.n	8002e12 <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 8002e0e:	2320      	movs	r3, #32
 8002e10:	e003      	b.n	8002e1a <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 8002e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e14:	fab3 f383 	clz	r3, r3
 8002e18:	b2db      	uxtb	r3, r3
 8002e1a:	3301      	adds	r3, #1
 8002e1c:	f003 031f 	and.w	r3, r3, #31
 8002e20:	2101      	movs	r1, #1
 8002e22:	fa01 f303 	lsl.w	r3, r1, r3
 8002e26:	ea42 0103 	orr.w	r1, r2, r3
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d10d      	bne.n	8002e52 <HAL_ADC_ConfigChannel+0x692>
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	0e9b      	lsrs	r3, r3, #26
 8002e3c:	3301      	adds	r3, #1
 8002e3e:	f003 021f 	and.w	r2, r3, #31
 8002e42:	4613      	mov	r3, r2
 8002e44:	005b      	lsls	r3, r3, #1
 8002e46:	4413      	add	r3, r2
 8002e48:	3b1e      	subs	r3, #30
 8002e4a:	051b      	lsls	r3, r3, #20
 8002e4c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002e50:	e01e      	b.n	8002e90 <HAL_ADC_ConfigChannel+0x6d0>
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	fa93 f3a3 	rbit	r3, r3
 8002e5e:	613b      	str	r3, [r7, #16]
  return result;
 8002e60:	693b      	ldr	r3, [r7, #16]
 8002e62:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002e64:	69bb      	ldr	r3, [r7, #24]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d104      	bne.n	8002e74 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8002e6a:	2320      	movs	r3, #32
 8002e6c:	e006      	b.n	8002e7c <HAL_ADC_ConfigChannel+0x6bc>
 8002e6e:	bf00      	nop
 8002e70:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002e74:	69bb      	ldr	r3, [r7, #24]
 8002e76:	fab3 f383 	clz	r3, r3
 8002e7a:	b2db      	uxtb	r3, r3
 8002e7c:	3301      	adds	r3, #1
 8002e7e:	f003 021f 	and.w	r2, r3, #31
 8002e82:	4613      	mov	r3, r2
 8002e84:	005b      	lsls	r3, r3, #1
 8002e86:	4413      	add	r3, r2
 8002e88:	3b1e      	subs	r3, #30
 8002e8a:	051b      	lsls	r3, r3, #20
 8002e8c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e90:	430b      	orrs	r3, r1
 8002e92:	683a      	ldr	r2, [r7, #0]
 8002e94:	6892      	ldr	r2, [r2, #8]
 8002e96:	4619      	mov	r1, r3
 8002e98:	f7ff f947 	bl	800212a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	4b3d      	ldr	r3, [pc, #244]	; (8002f98 <HAL_ADC_ConfigChannel+0x7d8>)
 8002ea2:	4013      	ands	r3, r2
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d06c      	beq.n	8002f82 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ea8:	483c      	ldr	r0, [pc, #240]	; (8002f9c <HAL_ADC_ConfigChannel+0x7dc>)
 8002eaa:	f7ff f889 	bl	8001fc0 <LL_ADC_GetCommonPathInternalCh>
 8002eae:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a3a      	ldr	r2, [pc, #232]	; (8002fa0 <HAL_ADC_ConfigChannel+0x7e0>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d127      	bne.n	8002f0c <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002ebc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002ec0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d121      	bne.n	8002f0c <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a35      	ldr	r2, [pc, #212]	; (8002fa4 <HAL_ADC_ConfigChannel+0x7e4>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d157      	bne.n	8002f82 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ed2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002ed6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002eda:	4619      	mov	r1, r3
 8002edc:	482f      	ldr	r0, [pc, #188]	; (8002f9c <HAL_ADC_ConfigChannel+0x7dc>)
 8002ede:	f7ff f85c 	bl	8001f9a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ee2:	4b31      	ldr	r3, [pc, #196]	; (8002fa8 <HAL_ADC_ConfigChannel+0x7e8>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	099b      	lsrs	r3, r3, #6
 8002ee8:	4a30      	ldr	r2, [pc, #192]	; (8002fac <HAL_ADC_ConfigChannel+0x7ec>)
 8002eea:	fba2 2303 	umull	r2, r3, r2, r3
 8002eee:	099b      	lsrs	r3, r3, #6
 8002ef0:	1c5a      	adds	r2, r3, #1
 8002ef2:	4613      	mov	r3, r2
 8002ef4:	005b      	lsls	r3, r3, #1
 8002ef6:	4413      	add	r3, r2
 8002ef8:	009b      	lsls	r3, r3, #2
 8002efa:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002efc:	e002      	b.n	8002f04 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	3b01      	subs	r3, #1
 8002f02:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d1f9      	bne.n	8002efe <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f0a:	e03a      	b.n	8002f82 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a27      	ldr	r2, [pc, #156]	; (8002fb0 <HAL_ADC_ConfigChannel+0x7f0>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d113      	bne.n	8002f3e <HAL_ADC_ConfigChannel+0x77e>
 8002f16:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f1a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d10d      	bne.n	8002f3e <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a1f      	ldr	r2, [pc, #124]	; (8002fa4 <HAL_ADC_ConfigChannel+0x7e4>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d12a      	bne.n	8002f82 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f2c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f30:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f34:	4619      	mov	r1, r3
 8002f36:	4819      	ldr	r0, [pc, #100]	; (8002f9c <HAL_ADC_ConfigChannel+0x7dc>)
 8002f38:	f7ff f82f 	bl	8001f9a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f3c:	e021      	b.n	8002f82 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4a1c      	ldr	r2, [pc, #112]	; (8002fb4 <HAL_ADC_ConfigChannel+0x7f4>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d11c      	bne.n	8002f82 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002f48:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f4c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d116      	bne.n	8002f82 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a12      	ldr	r2, [pc, #72]	; (8002fa4 <HAL_ADC_ConfigChannel+0x7e4>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d111      	bne.n	8002f82 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f5e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f62:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002f66:	4619      	mov	r1, r3
 8002f68:	480c      	ldr	r0, [pc, #48]	; (8002f9c <HAL_ADC_ConfigChannel+0x7dc>)
 8002f6a:	f7ff f816 	bl	8001f9a <LL_ADC_SetCommonPathInternalCh>
 8002f6e:	e008      	b.n	8002f82 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f74:	f043 0220 	orr.w	r2, r3, #32
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2200      	movs	r2, #0
 8002f86:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8002f8a:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002f8e:	4618      	mov	r0, r3
 8002f90:	37d8      	adds	r7, #216	; 0xd8
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}
 8002f96:	bf00      	nop
 8002f98:	80080000 	.word	0x80080000
 8002f9c:	50040300 	.word	0x50040300
 8002fa0:	c7520000 	.word	0xc7520000
 8002fa4:	50040000 	.word	0x50040000
 8002fa8:	20000020 	.word	0x20000020
 8002fac:	053e2d63 	.word	0x053e2d63
 8002fb0:	cb840000 	.word	0xcb840000
 8002fb4:	80000001 	.word	0x80000001

08002fb8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b084      	sub	sp, #16
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f7ff f961 	bl	800228c <LL_ADC_IsEnabled>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d14d      	bne.n	800306c <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	689a      	ldr	r2, [r3, #8]
 8002fd6:	4b28      	ldr	r3, [pc, #160]	; (8003078 <ADC_Enable+0xc0>)
 8002fd8:	4013      	ands	r3, r2
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d00d      	beq.n	8002ffa <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fe2:	f043 0210 	orr.w	r2, r3, #16
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fee:	f043 0201 	orr.w	r2, r3, #1
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e039      	b.n	800306e <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4618      	mov	r0, r3
 8003000:	f7ff f930 	bl	8002264 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003004:	f7fe ff86 	bl	8001f14 <HAL_GetTick>
 8003008:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800300a:	e028      	b.n	800305e <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4618      	mov	r0, r3
 8003012:	f7ff f93b 	bl	800228c <LL_ADC_IsEnabled>
 8003016:	4603      	mov	r3, r0
 8003018:	2b00      	cmp	r3, #0
 800301a:	d104      	bne.n	8003026 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4618      	mov	r0, r3
 8003022:	f7ff f91f 	bl	8002264 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003026:	f7fe ff75 	bl	8001f14 <HAL_GetTick>
 800302a:	4602      	mov	r2, r0
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	1ad3      	subs	r3, r2, r3
 8003030:	2b02      	cmp	r3, #2
 8003032:	d914      	bls.n	800305e <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 0301 	and.w	r3, r3, #1
 800303e:	2b01      	cmp	r3, #1
 8003040:	d00d      	beq.n	800305e <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003046:	f043 0210 	orr.w	r2, r3, #16
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003052:	f043 0201 	orr.w	r2, r3, #1
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	e007      	b.n	800306e <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f003 0301 	and.w	r3, r3, #1
 8003068:	2b01      	cmp	r3, #1
 800306a:	d1cf      	bne.n	800300c <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800306c:	2300      	movs	r3, #0
}
 800306e:	4618      	mov	r0, r3
 8003070:	3710      	adds	r7, #16
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
 8003076:	bf00      	nop
 8003078:	8000003f 	.word	0x8000003f

0800307c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800307c:	b480      	push	{r7}
 800307e:	b085      	sub	sp, #20
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	f003 0307 	and.w	r3, r3, #7
 800308a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800308c:	4b0c      	ldr	r3, [pc, #48]	; (80030c0 <__NVIC_SetPriorityGrouping+0x44>)
 800308e:	68db      	ldr	r3, [r3, #12]
 8003090:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003092:	68ba      	ldr	r2, [r7, #8]
 8003094:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003098:	4013      	ands	r3, r2
 800309a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80030a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80030a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80030ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030ae:	4a04      	ldr	r2, [pc, #16]	; (80030c0 <__NVIC_SetPriorityGrouping+0x44>)
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	60d3      	str	r3, [r2, #12]
}
 80030b4:	bf00      	nop
 80030b6:	3714      	adds	r7, #20
 80030b8:	46bd      	mov	sp, r7
 80030ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030be:	4770      	bx	lr
 80030c0:	e000ed00 	.word	0xe000ed00

080030c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030c4:	b480      	push	{r7}
 80030c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030c8:	4b04      	ldr	r3, [pc, #16]	; (80030dc <__NVIC_GetPriorityGrouping+0x18>)
 80030ca:	68db      	ldr	r3, [r3, #12]
 80030cc:	0a1b      	lsrs	r3, r3, #8
 80030ce:	f003 0307 	and.w	r3, r3, #7
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	46bd      	mov	sp, r7
 80030d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030da:	4770      	bx	lr
 80030dc:	e000ed00 	.word	0xe000ed00

080030e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b083      	sub	sp, #12
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	4603      	mov	r3, r0
 80030e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	db0b      	blt.n	800310a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030f2:	79fb      	ldrb	r3, [r7, #7]
 80030f4:	f003 021f 	and.w	r2, r3, #31
 80030f8:	4907      	ldr	r1, [pc, #28]	; (8003118 <__NVIC_EnableIRQ+0x38>)
 80030fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030fe:	095b      	lsrs	r3, r3, #5
 8003100:	2001      	movs	r0, #1
 8003102:	fa00 f202 	lsl.w	r2, r0, r2
 8003106:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800310a:	bf00      	nop
 800310c:	370c      	adds	r7, #12
 800310e:	46bd      	mov	sp, r7
 8003110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003114:	4770      	bx	lr
 8003116:	bf00      	nop
 8003118:	e000e100 	.word	0xe000e100

0800311c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800311c:	b480      	push	{r7}
 800311e:	b083      	sub	sp, #12
 8003120:	af00      	add	r7, sp, #0
 8003122:	4603      	mov	r3, r0
 8003124:	6039      	str	r1, [r7, #0]
 8003126:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003128:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800312c:	2b00      	cmp	r3, #0
 800312e:	db0a      	blt.n	8003146 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	b2da      	uxtb	r2, r3
 8003134:	490c      	ldr	r1, [pc, #48]	; (8003168 <__NVIC_SetPriority+0x4c>)
 8003136:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800313a:	0112      	lsls	r2, r2, #4
 800313c:	b2d2      	uxtb	r2, r2
 800313e:	440b      	add	r3, r1
 8003140:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003144:	e00a      	b.n	800315c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	b2da      	uxtb	r2, r3
 800314a:	4908      	ldr	r1, [pc, #32]	; (800316c <__NVIC_SetPriority+0x50>)
 800314c:	79fb      	ldrb	r3, [r7, #7]
 800314e:	f003 030f 	and.w	r3, r3, #15
 8003152:	3b04      	subs	r3, #4
 8003154:	0112      	lsls	r2, r2, #4
 8003156:	b2d2      	uxtb	r2, r2
 8003158:	440b      	add	r3, r1
 800315a:	761a      	strb	r2, [r3, #24]
}
 800315c:	bf00      	nop
 800315e:	370c      	adds	r7, #12
 8003160:	46bd      	mov	sp, r7
 8003162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003166:	4770      	bx	lr
 8003168:	e000e100 	.word	0xe000e100
 800316c:	e000ed00 	.word	0xe000ed00

08003170 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003170:	b480      	push	{r7}
 8003172:	b089      	sub	sp, #36	; 0x24
 8003174:	af00      	add	r7, sp, #0
 8003176:	60f8      	str	r0, [r7, #12]
 8003178:	60b9      	str	r1, [r7, #8]
 800317a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	f003 0307 	and.w	r3, r3, #7
 8003182:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003184:	69fb      	ldr	r3, [r7, #28]
 8003186:	f1c3 0307 	rsb	r3, r3, #7
 800318a:	2b04      	cmp	r3, #4
 800318c:	bf28      	it	cs
 800318e:	2304      	movcs	r3, #4
 8003190:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003192:	69fb      	ldr	r3, [r7, #28]
 8003194:	3304      	adds	r3, #4
 8003196:	2b06      	cmp	r3, #6
 8003198:	d902      	bls.n	80031a0 <NVIC_EncodePriority+0x30>
 800319a:	69fb      	ldr	r3, [r7, #28]
 800319c:	3b03      	subs	r3, #3
 800319e:	e000      	b.n	80031a2 <NVIC_EncodePriority+0x32>
 80031a0:	2300      	movs	r3, #0
 80031a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031a4:	f04f 32ff 	mov.w	r2, #4294967295
 80031a8:	69bb      	ldr	r3, [r7, #24]
 80031aa:	fa02 f303 	lsl.w	r3, r2, r3
 80031ae:	43da      	mvns	r2, r3
 80031b0:	68bb      	ldr	r3, [r7, #8]
 80031b2:	401a      	ands	r2, r3
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031b8:	f04f 31ff 	mov.w	r1, #4294967295
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	fa01 f303 	lsl.w	r3, r1, r3
 80031c2:	43d9      	mvns	r1, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031c8:	4313      	orrs	r3, r2
         );
}
 80031ca:	4618      	mov	r0, r3
 80031cc:	3724      	adds	r7, #36	; 0x24
 80031ce:	46bd      	mov	sp, r7
 80031d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d4:	4770      	bx	lr

080031d6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031d6:	b580      	push	{r7, lr}
 80031d8:	b082      	sub	sp, #8
 80031da:	af00      	add	r7, sp, #0
 80031dc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031de:	6878      	ldr	r0, [r7, #4]
 80031e0:	f7ff ff4c 	bl	800307c <__NVIC_SetPriorityGrouping>
}
 80031e4:	bf00      	nop
 80031e6:	3708      	adds	r7, #8
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}

080031ec <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b086      	sub	sp, #24
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	4603      	mov	r3, r0
 80031f4:	60b9      	str	r1, [r7, #8]
 80031f6:	607a      	str	r2, [r7, #4]
 80031f8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80031fa:	2300      	movs	r3, #0
 80031fc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80031fe:	f7ff ff61 	bl	80030c4 <__NVIC_GetPriorityGrouping>
 8003202:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003204:	687a      	ldr	r2, [r7, #4]
 8003206:	68b9      	ldr	r1, [r7, #8]
 8003208:	6978      	ldr	r0, [r7, #20]
 800320a:	f7ff ffb1 	bl	8003170 <NVIC_EncodePriority>
 800320e:	4602      	mov	r2, r0
 8003210:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003214:	4611      	mov	r1, r2
 8003216:	4618      	mov	r0, r3
 8003218:	f7ff ff80 	bl	800311c <__NVIC_SetPriority>
}
 800321c:	bf00      	nop
 800321e:	3718      	adds	r7, #24
 8003220:	46bd      	mov	sp, r7
 8003222:	bd80      	pop	{r7, pc}

08003224 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b082      	sub	sp, #8
 8003228:	af00      	add	r7, sp, #0
 800322a:	4603      	mov	r3, r0
 800322c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800322e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003232:	4618      	mov	r0, r3
 8003234:	f7ff ff54 	bl	80030e0 <__NVIC_EnableIRQ>
}
 8003238:	bf00      	nop
 800323a:	3708      	adds	r7, #8
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}

08003240 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003240:	b480      	push	{r7}
 8003242:	b085      	sub	sp, #20
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d101      	bne.n	8003252 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e098      	b.n	8003384 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	461a      	mov	r2, r3
 8003258:	4b4d      	ldr	r3, [pc, #308]	; (8003390 <HAL_DMA_Init+0x150>)
 800325a:	429a      	cmp	r2, r3
 800325c:	d80f      	bhi.n	800327e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	461a      	mov	r2, r3
 8003264:	4b4b      	ldr	r3, [pc, #300]	; (8003394 <HAL_DMA_Init+0x154>)
 8003266:	4413      	add	r3, r2
 8003268:	4a4b      	ldr	r2, [pc, #300]	; (8003398 <HAL_DMA_Init+0x158>)
 800326a:	fba2 2303 	umull	r2, r3, r2, r3
 800326e:	091b      	lsrs	r3, r3, #4
 8003270:	009a      	lsls	r2, r3, #2
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	4a48      	ldr	r2, [pc, #288]	; (800339c <HAL_DMA_Init+0x15c>)
 800327a:	641a      	str	r2, [r3, #64]	; 0x40
 800327c:	e00e      	b.n	800329c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	461a      	mov	r2, r3
 8003284:	4b46      	ldr	r3, [pc, #280]	; (80033a0 <HAL_DMA_Init+0x160>)
 8003286:	4413      	add	r3, r2
 8003288:	4a43      	ldr	r2, [pc, #268]	; (8003398 <HAL_DMA_Init+0x158>)
 800328a:	fba2 2303 	umull	r2, r3, r2, r3
 800328e:	091b      	lsrs	r3, r3, #4
 8003290:	009a      	lsls	r2, r3, #2
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	4a42      	ldr	r2, [pc, #264]	; (80033a4 <HAL_DMA_Init+0x164>)
 800329a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2202      	movs	r2, #2
 80032a0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80032b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032b6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80032c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	691b      	ldr	r3, [r3, #16]
 80032c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	699b      	ldr	r3, [r3, #24]
 80032d2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032d8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6a1b      	ldr	r3, [r3, #32]
 80032de:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80032e0:	68fa      	ldr	r2, [r7, #12]
 80032e2:	4313      	orrs	r3, r2
 80032e4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	68fa      	ldr	r2, [r7, #12]
 80032ec:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80032f6:	d039      	beq.n	800336c <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032fc:	4a27      	ldr	r2, [pc, #156]	; (800339c <HAL_DMA_Init+0x15c>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d11a      	bne.n	8003338 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003302:	4b29      	ldr	r3, [pc, #164]	; (80033a8 <HAL_DMA_Init+0x168>)
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800330a:	f003 031c 	and.w	r3, r3, #28
 800330e:	210f      	movs	r1, #15
 8003310:	fa01 f303 	lsl.w	r3, r1, r3
 8003314:	43db      	mvns	r3, r3
 8003316:	4924      	ldr	r1, [pc, #144]	; (80033a8 <HAL_DMA_Init+0x168>)
 8003318:	4013      	ands	r3, r2
 800331a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800331c:	4b22      	ldr	r3, [pc, #136]	; (80033a8 <HAL_DMA_Init+0x168>)
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6859      	ldr	r1, [r3, #4]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003328:	f003 031c 	and.w	r3, r3, #28
 800332c:	fa01 f303 	lsl.w	r3, r1, r3
 8003330:	491d      	ldr	r1, [pc, #116]	; (80033a8 <HAL_DMA_Init+0x168>)
 8003332:	4313      	orrs	r3, r2
 8003334:	600b      	str	r3, [r1, #0]
 8003336:	e019      	b.n	800336c <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003338:	4b1c      	ldr	r3, [pc, #112]	; (80033ac <HAL_DMA_Init+0x16c>)
 800333a:	681a      	ldr	r2, [r3, #0]
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003340:	f003 031c 	and.w	r3, r3, #28
 8003344:	210f      	movs	r1, #15
 8003346:	fa01 f303 	lsl.w	r3, r1, r3
 800334a:	43db      	mvns	r3, r3
 800334c:	4917      	ldr	r1, [pc, #92]	; (80033ac <HAL_DMA_Init+0x16c>)
 800334e:	4013      	ands	r3, r2
 8003350:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003352:	4b16      	ldr	r3, [pc, #88]	; (80033ac <HAL_DMA_Init+0x16c>)
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6859      	ldr	r1, [r3, #4]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800335e:	f003 031c 	and.w	r3, r3, #28
 8003362:	fa01 f303 	lsl.w	r3, r1, r3
 8003366:	4911      	ldr	r1, [pc, #68]	; (80033ac <HAL_DMA_Init+0x16c>)
 8003368:	4313      	orrs	r3, r2
 800336a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2200      	movs	r2, #0
 8003370:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2201      	movs	r2, #1
 8003376:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2200      	movs	r2, #0
 800337e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003382:	2300      	movs	r3, #0
}
 8003384:	4618      	mov	r0, r3
 8003386:	3714      	adds	r7, #20
 8003388:	46bd      	mov	sp, r7
 800338a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338e:	4770      	bx	lr
 8003390:	40020407 	.word	0x40020407
 8003394:	bffdfff8 	.word	0xbffdfff8
 8003398:	cccccccd 	.word	0xcccccccd
 800339c:	40020000 	.word	0x40020000
 80033a0:	bffdfbf8 	.word	0xbffdfbf8
 80033a4:	40020400 	.word	0x40020400
 80033a8:	400200a8 	.word	0x400200a8
 80033ac:	400204a8 	.word	0x400204a8

080033b0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b086      	sub	sp, #24
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	60f8      	str	r0, [r7, #12]
 80033b8:	60b9      	str	r1, [r7, #8]
 80033ba:	607a      	str	r2, [r7, #4]
 80033bc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80033be:	2300      	movs	r3, #0
 80033c0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80033c8:	2b01      	cmp	r3, #1
 80033ca:	d101      	bne.n	80033d0 <HAL_DMA_Start_IT+0x20>
 80033cc:	2302      	movs	r3, #2
 80033ce:	e04b      	b.n	8003468 <HAL_DMA_Start_IT+0xb8>
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2201      	movs	r2, #1
 80033d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80033de:	b2db      	uxtb	r3, r3
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d13a      	bne.n	800345a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2202      	movs	r2, #2
 80033e8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2200      	movs	r2, #0
 80033f0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f022 0201 	bic.w	r2, r2, #1
 8003400:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	687a      	ldr	r2, [r7, #4]
 8003406:	68b9      	ldr	r1, [r7, #8]
 8003408:	68f8      	ldr	r0, [r7, #12]
 800340a:	f000 f91e 	bl	800364a <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003412:	2b00      	cmp	r3, #0
 8003414:	d008      	beq.n	8003428 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	681a      	ldr	r2, [r3, #0]
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f042 020e 	orr.w	r2, r2, #14
 8003424:	601a      	str	r2, [r3, #0]
 8003426:	e00f      	b.n	8003448 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f022 0204 	bic.w	r2, r2, #4
 8003436:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	681a      	ldr	r2, [r3, #0]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f042 020a 	orr.w	r2, r2, #10
 8003446:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	681a      	ldr	r2, [r3, #0]
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f042 0201 	orr.w	r2, r2, #1
 8003456:	601a      	str	r2, [r3, #0]
 8003458:	e005      	b.n	8003466 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	2200      	movs	r2, #0
 800345e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003462:	2302      	movs	r3, #2
 8003464:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003466:	7dfb      	ldrb	r3, [r7, #23]
}
 8003468:	4618      	mov	r0, r3
 800346a:	3718      	adds	r7, #24
 800346c:	46bd      	mov	sp, r7
 800346e:	bd80      	pop	{r7, pc}

08003470 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003470:	b480      	push	{r7}
 8003472:	b085      	sub	sp, #20
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003478:	2300      	movs	r3, #0
 800347a:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003482:	b2db      	uxtb	r3, r3
 8003484:	2b02      	cmp	r3, #2
 8003486:	d008      	beq.n	800349a <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2204      	movs	r2, #4
 800348c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2200      	movs	r2, #0
 8003492:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	e022      	b.n	80034e0 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	681a      	ldr	r2, [r3, #0]
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f022 020e 	bic.w	r2, r2, #14
 80034a8:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	681a      	ldr	r2, [r3, #0]
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f022 0201 	bic.w	r2, r2, #1
 80034b8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034be:	f003 021c 	and.w	r2, r3, #28
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c6:	2101      	movs	r1, #1
 80034c8:	fa01 f202 	lsl.w	r2, r1, r2
 80034cc:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2201      	movs	r2, #1
 80034d2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2200      	movs	r2, #0
 80034da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80034de:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	3714      	adds	r7, #20
 80034e4:	46bd      	mov	sp, r7
 80034e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ea:	4770      	bx	lr

080034ec <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b084      	sub	sp, #16
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003508:	f003 031c 	and.w	r3, r3, #28
 800350c:	2204      	movs	r2, #4
 800350e:	409a      	lsls	r2, r3
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	4013      	ands	r3, r2
 8003514:	2b00      	cmp	r3, #0
 8003516:	d026      	beq.n	8003566 <HAL_DMA_IRQHandler+0x7a>
 8003518:	68bb      	ldr	r3, [r7, #8]
 800351a:	f003 0304 	and.w	r3, r3, #4
 800351e:	2b00      	cmp	r3, #0
 8003520:	d021      	beq.n	8003566 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f003 0320 	and.w	r3, r3, #32
 800352c:	2b00      	cmp	r3, #0
 800352e:	d107      	bne.n	8003540 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	681a      	ldr	r2, [r3, #0]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f022 0204 	bic.w	r2, r2, #4
 800353e:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003544:	f003 021c 	and.w	r2, r3, #28
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800354c:	2104      	movs	r1, #4
 800354e:	fa01 f202 	lsl.w	r2, r1, r2
 8003552:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003558:	2b00      	cmp	r3, #0
 800355a:	d071      	beq.n	8003640 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003560:	6878      	ldr	r0, [r7, #4]
 8003562:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8003564:	e06c      	b.n	8003640 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800356a:	f003 031c 	and.w	r3, r3, #28
 800356e:	2202      	movs	r2, #2
 8003570:	409a      	lsls	r2, r3
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	4013      	ands	r3, r2
 8003576:	2b00      	cmp	r3, #0
 8003578:	d02e      	beq.n	80035d8 <HAL_DMA_IRQHandler+0xec>
 800357a:	68bb      	ldr	r3, [r7, #8]
 800357c:	f003 0302 	and.w	r3, r3, #2
 8003580:	2b00      	cmp	r3, #0
 8003582:	d029      	beq.n	80035d8 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f003 0320 	and.w	r3, r3, #32
 800358e:	2b00      	cmp	r3, #0
 8003590:	d10b      	bne.n	80035aa <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f022 020a 	bic.w	r2, r2, #10
 80035a0:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2201      	movs	r2, #1
 80035a6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035ae:	f003 021c 	and.w	r2, r3, #28
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035b6:	2102      	movs	r1, #2
 80035b8:	fa01 f202 	lsl.w	r2, r1, r2
 80035bc:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2200      	movs	r2, #0
 80035c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d038      	beq.n	8003640 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035d2:	6878      	ldr	r0, [r7, #4]
 80035d4:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80035d6:	e033      	b.n	8003640 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035dc:	f003 031c 	and.w	r3, r3, #28
 80035e0:	2208      	movs	r2, #8
 80035e2:	409a      	lsls	r2, r3
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	4013      	ands	r3, r2
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d02a      	beq.n	8003642 <HAL_DMA_IRQHandler+0x156>
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	f003 0308 	and.w	r3, r3, #8
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d025      	beq.n	8003642 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	681a      	ldr	r2, [r3, #0]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f022 020e 	bic.w	r2, r2, #14
 8003604:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800360a:	f003 021c 	and.w	r2, r3, #28
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003612:	2101      	movs	r1, #1
 8003614:	fa01 f202 	lsl.w	r2, r1, r2
 8003618:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2201      	movs	r2, #1
 800361e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2201      	movs	r2, #1
 8003624:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2200      	movs	r2, #0
 800362c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003634:	2b00      	cmp	r3, #0
 8003636:	d004      	beq.n	8003642 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800363c:	6878      	ldr	r0, [r7, #4]
 800363e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003640:	bf00      	nop
 8003642:	bf00      	nop
}
 8003644:	3710      	adds	r7, #16
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}

0800364a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800364a:	b480      	push	{r7}
 800364c:	b085      	sub	sp, #20
 800364e:	af00      	add	r7, sp, #0
 8003650:	60f8      	str	r0, [r7, #12]
 8003652:	60b9      	str	r1, [r7, #8]
 8003654:	607a      	str	r2, [r7, #4]
 8003656:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800365c:	f003 021c 	and.w	r2, r3, #28
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003664:	2101      	movs	r1, #1
 8003666:	fa01 f202 	lsl.w	r2, r1, r2
 800366a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	683a      	ldr	r2, [r7, #0]
 8003672:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	689b      	ldr	r3, [r3, #8]
 8003678:	2b10      	cmp	r3, #16
 800367a:	d108      	bne.n	800368e <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	687a      	ldr	r2, [r7, #4]
 8003682:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	68ba      	ldr	r2, [r7, #8]
 800368a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800368c:	e007      	b.n	800369e <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	68ba      	ldr	r2, [r7, #8]
 8003694:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	687a      	ldr	r2, [r7, #4]
 800369c:	60da      	str	r2, [r3, #12]
}
 800369e:	bf00      	nop
 80036a0:	3714      	adds	r7, #20
 80036a2:	46bd      	mov	sp, r7
 80036a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a8:	4770      	bx	lr
	...

080036ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b087      	sub	sp, #28
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
 80036b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80036b6:	2300      	movs	r3, #0
 80036b8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036ba:	e154      	b.n	8003966 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	681a      	ldr	r2, [r3, #0]
 80036c0:	2101      	movs	r1, #1
 80036c2:	697b      	ldr	r3, [r7, #20]
 80036c4:	fa01 f303 	lsl.w	r3, r1, r3
 80036c8:	4013      	ands	r3, r2
 80036ca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	f000 8146 	beq.w	8003960 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	2b01      	cmp	r3, #1
 80036da:	d00b      	beq.n	80036f4 <HAL_GPIO_Init+0x48>
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	2b02      	cmp	r3, #2
 80036e2:	d007      	beq.n	80036f4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80036e8:	2b11      	cmp	r3, #17
 80036ea:	d003      	beq.n	80036f4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	2b12      	cmp	r3, #18
 80036f2:	d130      	bne.n	8003756 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	005b      	lsls	r3, r3, #1
 80036fe:	2203      	movs	r2, #3
 8003700:	fa02 f303 	lsl.w	r3, r2, r3
 8003704:	43db      	mvns	r3, r3
 8003706:	693a      	ldr	r2, [r7, #16]
 8003708:	4013      	ands	r3, r2
 800370a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	68da      	ldr	r2, [r3, #12]
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	005b      	lsls	r3, r3, #1
 8003714:	fa02 f303 	lsl.w	r3, r2, r3
 8003718:	693a      	ldr	r2, [r7, #16]
 800371a:	4313      	orrs	r3, r2
 800371c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	693a      	ldr	r2, [r7, #16]
 8003722:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800372a:	2201      	movs	r2, #1
 800372c:	697b      	ldr	r3, [r7, #20]
 800372e:	fa02 f303 	lsl.w	r3, r2, r3
 8003732:	43db      	mvns	r3, r3
 8003734:	693a      	ldr	r2, [r7, #16]
 8003736:	4013      	ands	r3, r2
 8003738:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	091b      	lsrs	r3, r3, #4
 8003740:	f003 0201 	and.w	r2, r3, #1
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	fa02 f303 	lsl.w	r3, r2, r3
 800374a:	693a      	ldr	r2, [r7, #16]
 800374c:	4313      	orrs	r3, r2
 800374e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	693a      	ldr	r2, [r7, #16]
 8003754:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	68db      	ldr	r3, [r3, #12]
 800375a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	005b      	lsls	r3, r3, #1
 8003760:	2203      	movs	r2, #3
 8003762:	fa02 f303 	lsl.w	r3, r2, r3
 8003766:	43db      	mvns	r3, r3
 8003768:	693a      	ldr	r2, [r7, #16]
 800376a:	4013      	ands	r3, r2
 800376c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	689a      	ldr	r2, [r3, #8]
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	005b      	lsls	r3, r3, #1
 8003776:	fa02 f303 	lsl.w	r3, r2, r3
 800377a:	693a      	ldr	r2, [r7, #16]
 800377c:	4313      	orrs	r3, r2
 800377e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	693a      	ldr	r2, [r7, #16]
 8003784:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	2b02      	cmp	r3, #2
 800378c:	d003      	beq.n	8003796 <HAL_GPIO_Init+0xea>
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	2b12      	cmp	r3, #18
 8003794:	d123      	bne.n	80037de <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003796:	697b      	ldr	r3, [r7, #20]
 8003798:	08da      	lsrs	r2, r3, #3
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	3208      	adds	r2, #8
 800379e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037a2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80037a4:	697b      	ldr	r3, [r7, #20]
 80037a6:	f003 0307 	and.w	r3, r3, #7
 80037aa:	009b      	lsls	r3, r3, #2
 80037ac:	220f      	movs	r2, #15
 80037ae:	fa02 f303 	lsl.w	r3, r2, r3
 80037b2:	43db      	mvns	r3, r3
 80037b4:	693a      	ldr	r2, [r7, #16]
 80037b6:	4013      	ands	r3, r2
 80037b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	691a      	ldr	r2, [r3, #16]
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	f003 0307 	and.w	r3, r3, #7
 80037c4:	009b      	lsls	r3, r3, #2
 80037c6:	fa02 f303 	lsl.w	r3, r2, r3
 80037ca:	693a      	ldr	r2, [r7, #16]
 80037cc:	4313      	orrs	r3, r2
 80037ce:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80037d0:	697b      	ldr	r3, [r7, #20]
 80037d2:	08da      	lsrs	r2, r3, #3
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	3208      	adds	r2, #8
 80037d8:	6939      	ldr	r1, [r7, #16]
 80037da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80037e4:	697b      	ldr	r3, [r7, #20]
 80037e6:	005b      	lsls	r3, r3, #1
 80037e8:	2203      	movs	r2, #3
 80037ea:	fa02 f303 	lsl.w	r3, r2, r3
 80037ee:	43db      	mvns	r3, r3
 80037f0:	693a      	ldr	r2, [r7, #16]
 80037f2:	4013      	ands	r3, r2
 80037f4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	f003 0203 	and.w	r2, r3, #3
 80037fe:	697b      	ldr	r3, [r7, #20]
 8003800:	005b      	lsls	r3, r3, #1
 8003802:	fa02 f303 	lsl.w	r3, r2, r3
 8003806:	693a      	ldr	r2, [r7, #16]
 8003808:	4313      	orrs	r3, r2
 800380a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	693a      	ldr	r2, [r7, #16]
 8003810:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800381a:	2b00      	cmp	r3, #0
 800381c:	f000 80a0 	beq.w	8003960 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003820:	4b58      	ldr	r3, [pc, #352]	; (8003984 <HAL_GPIO_Init+0x2d8>)
 8003822:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003824:	4a57      	ldr	r2, [pc, #348]	; (8003984 <HAL_GPIO_Init+0x2d8>)
 8003826:	f043 0301 	orr.w	r3, r3, #1
 800382a:	6613      	str	r3, [r2, #96]	; 0x60
 800382c:	4b55      	ldr	r3, [pc, #340]	; (8003984 <HAL_GPIO_Init+0x2d8>)
 800382e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003830:	f003 0301 	and.w	r3, r3, #1
 8003834:	60bb      	str	r3, [r7, #8]
 8003836:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003838:	4a53      	ldr	r2, [pc, #332]	; (8003988 <HAL_GPIO_Init+0x2dc>)
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	089b      	lsrs	r3, r3, #2
 800383e:	3302      	adds	r3, #2
 8003840:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003844:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	f003 0303 	and.w	r3, r3, #3
 800384c:	009b      	lsls	r3, r3, #2
 800384e:	220f      	movs	r2, #15
 8003850:	fa02 f303 	lsl.w	r3, r2, r3
 8003854:	43db      	mvns	r3, r3
 8003856:	693a      	ldr	r2, [r7, #16]
 8003858:	4013      	ands	r3, r2
 800385a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003862:	d019      	beq.n	8003898 <HAL_GPIO_Init+0x1ec>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	4a49      	ldr	r2, [pc, #292]	; (800398c <HAL_GPIO_Init+0x2e0>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d013      	beq.n	8003894 <HAL_GPIO_Init+0x1e8>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	4a48      	ldr	r2, [pc, #288]	; (8003990 <HAL_GPIO_Init+0x2e4>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d00d      	beq.n	8003890 <HAL_GPIO_Init+0x1e4>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	4a47      	ldr	r2, [pc, #284]	; (8003994 <HAL_GPIO_Init+0x2e8>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d007      	beq.n	800388c <HAL_GPIO_Init+0x1e0>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	4a46      	ldr	r2, [pc, #280]	; (8003998 <HAL_GPIO_Init+0x2ec>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d101      	bne.n	8003888 <HAL_GPIO_Init+0x1dc>
 8003884:	2304      	movs	r3, #4
 8003886:	e008      	b.n	800389a <HAL_GPIO_Init+0x1ee>
 8003888:	2307      	movs	r3, #7
 800388a:	e006      	b.n	800389a <HAL_GPIO_Init+0x1ee>
 800388c:	2303      	movs	r3, #3
 800388e:	e004      	b.n	800389a <HAL_GPIO_Init+0x1ee>
 8003890:	2302      	movs	r3, #2
 8003892:	e002      	b.n	800389a <HAL_GPIO_Init+0x1ee>
 8003894:	2301      	movs	r3, #1
 8003896:	e000      	b.n	800389a <HAL_GPIO_Init+0x1ee>
 8003898:	2300      	movs	r3, #0
 800389a:	697a      	ldr	r2, [r7, #20]
 800389c:	f002 0203 	and.w	r2, r2, #3
 80038a0:	0092      	lsls	r2, r2, #2
 80038a2:	4093      	lsls	r3, r2
 80038a4:	693a      	ldr	r2, [r7, #16]
 80038a6:	4313      	orrs	r3, r2
 80038a8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80038aa:	4937      	ldr	r1, [pc, #220]	; (8003988 <HAL_GPIO_Init+0x2dc>)
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	089b      	lsrs	r3, r3, #2
 80038b0:	3302      	adds	r3, #2
 80038b2:	693a      	ldr	r2, [r7, #16]
 80038b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80038b8:	4b38      	ldr	r3, [pc, #224]	; (800399c <HAL_GPIO_Init+0x2f0>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	43db      	mvns	r3, r3
 80038c2:	693a      	ldr	r2, [r7, #16]
 80038c4:	4013      	ands	r3, r2
 80038c6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d003      	beq.n	80038dc <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80038d4:	693a      	ldr	r2, [r7, #16]
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	4313      	orrs	r3, r2
 80038da:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80038dc:	4a2f      	ldr	r2, [pc, #188]	; (800399c <HAL_GPIO_Init+0x2f0>)
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80038e2:	4b2e      	ldr	r3, [pc, #184]	; (800399c <HAL_GPIO_Init+0x2f0>)
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	43db      	mvns	r3, r3
 80038ec:	693a      	ldr	r2, [r7, #16]
 80038ee:	4013      	ands	r3, r2
 80038f0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d003      	beq.n	8003906 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80038fe:	693a      	ldr	r2, [r7, #16]
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	4313      	orrs	r3, r2
 8003904:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003906:	4a25      	ldr	r2, [pc, #148]	; (800399c <HAL_GPIO_Init+0x2f0>)
 8003908:	693b      	ldr	r3, [r7, #16]
 800390a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800390c:	4b23      	ldr	r3, [pc, #140]	; (800399c <HAL_GPIO_Init+0x2f0>)
 800390e:	689b      	ldr	r3, [r3, #8]
 8003910:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	43db      	mvns	r3, r3
 8003916:	693a      	ldr	r2, [r7, #16]
 8003918:	4013      	ands	r3, r2
 800391a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003924:	2b00      	cmp	r3, #0
 8003926:	d003      	beq.n	8003930 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8003928:	693a      	ldr	r2, [r7, #16]
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	4313      	orrs	r3, r2
 800392e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003930:	4a1a      	ldr	r2, [pc, #104]	; (800399c <HAL_GPIO_Init+0x2f0>)
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003936:	4b19      	ldr	r3, [pc, #100]	; (800399c <HAL_GPIO_Init+0x2f0>)
 8003938:	68db      	ldr	r3, [r3, #12]
 800393a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	43db      	mvns	r3, r3
 8003940:	693a      	ldr	r2, [r7, #16]
 8003942:	4013      	ands	r3, r2
 8003944:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	685b      	ldr	r3, [r3, #4]
 800394a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800394e:	2b00      	cmp	r3, #0
 8003950:	d003      	beq.n	800395a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003952:	693a      	ldr	r2, [r7, #16]
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	4313      	orrs	r3, r2
 8003958:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800395a:	4a10      	ldr	r2, [pc, #64]	; (800399c <HAL_GPIO_Init+0x2f0>)
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003960:	697b      	ldr	r3, [r7, #20]
 8003962:	3301      	adds	r3, #1
 8003964:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	697b      	ldr	r3, [r7, #20]
 800396c:	fa22 f303 	lsr.w	r3, r2, r3
 8003970:	2b00      	cmp	r3, #0
 8003972:	f47f aea3 	bne.w	80036bc <HAL_GPIO_Init+0x10>
  }
}
 8003976:	bf00      	nop
 8003978:	bf00      	nop
 800397a:	371c      	adds	r7, #28
 800397c:	46bd      	mov	sp, r7
 800397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003982:	4770      	bx	lr
 8003984:	40021000 	.word	0x40021000
 8003988:	40010000 	.word	0x40010000
 800398c:	48000400 	.word	0x48000400
 8003990:	48000800 	.word	0x48000800
 8003994:	48000c00 	.word	0x48000c00
 8003998:	48001000 	.word	0x48001000
 800399c:	40010400 	.word	0x40010400

080039a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b085      	sub	sp, #20
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
 80039a8:	460b      	mov	r3, r1
 80039aa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	691a      	ldr	r2, [r3, #16]
 80039b0:	887b      	ldrh	r3, [r7, #2]
 80039b2:	4013      	ands	r3, r2
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d002      	beq.n	80039be <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80039b8:	2301      	movs	r3, #1
 80039ba:	73fb      	strb	r3, [r7, #15]
 80039bc:	e001      	b.n	80039c2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80039be:	2300      	movs	r3, #0
 80039c0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80039c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80039c4:	4618      	mov	r0, r3
 80039c6:	3714      	adds	r7, #20
 80039c8:	46bd      	mov	sp, r7
 80039ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ce:	4770      	bx	lr

080039d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b083      	sub	sp, #12
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
 80039d8:	460b      	mov	r3, r1
 80039da:	807b      	strh	r3, [r7, #2]
 80039dc:	4613      	mov	r3, r2
 80039de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80039e0:	787b      	ldrb	r3, [r7, #1]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d003      	beq.n	80039ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80039e6:	887a      	ldrh	r2, [r7, #2]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80039ec:	e002      	b.n	80039f4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80039ee:	887a      	ldrh	r2, [r7, #2]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80039f4:	bf00      	nop
 80039f6:	370c      	adds	r7, #12
 80039f8:	46bd      	mov	sp, r7
 80039fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fe:	4770      	bx	lr

08003a00 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003a00:	b480      	push	{r7}
 8003a02:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003a04:	4b04      	ldr	r3, [pc, #16]	; (8003a18 <HAL_PWREx_GetVoltageRange+0x18>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a14:	4770      	bx	lr
 8003a16:	bf00      	nop
 8003a18:	40007000 	.word	0x40007000

08003a1c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b085      	sub	sp, #20
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a2a:	d130      	bne.n	8003a8e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a2c:	4b23      	ldr	r3, [pc, #140]	; (8003abc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003a34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a38:	d038      	beq.n	8003aac <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003a3a:	4b20      	ldr	r3, [pc, #128]	; (8003abc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003a42:	4a1e      	ldr	r2, [pc, #120]	; (8003abc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a44:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003a48:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003a4a:	4b1d      	ldr	r3, [pc, #116]	; (8003ac0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	2232      	movs	r2, #50	; 0x32
 8003a50:	fb02 f303 	mul.w	r3, r2, r3
 8003a54:	4a1b      	ldr	r2, [pc, #108]	; (8003ac4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003a56:	fba2 2303 	umull	r2, r3, r2, r3
 8003a5a:	0c9b      	lsrs	r3, r3, #18
 8003a5c:	3301      	adds	r3, #1
 8003a5e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a60:	e002      	b.n	8003a68 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	3b01      	subs	r3, #1
 8003a66:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a68:	4b14      	ldr	r3, [pc, #80]	; (8003abc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a6a:	695b      	ldr	r3, [r3, #20]
 8003a6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a74:	d102      	bne.n	8003a7c <HAL_PWREx_ControlVoltageScaling+0x60>
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d1f2      	bne.n	8003a62 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003a7c:	4b0f      	ldr	r3, [pc, #60]	; (8003abc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a7e:	695b      	ldr	r3, [r3, #20]
 8003a80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a88:	d110      	bne.n	8003aac <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003a8a:	2303      	movs	r3, #3
 8003a8c:	e00f      	b.n	8003aae <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003a8e:	4b0b      	ldr	r3, [pc, #44]	; (8003abc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003a96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a9a:	d007      	beq.n	8003aac <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003a9c:	4b07      	ldr	r3, [pc, #28]	; (8003abc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003aa4:	4a05      	ldr	r2, [pc, #20]	; (8003abc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003aa6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003aaa:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003aac:	2300      	movs	r3, #0
}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	3714      	adds	r7, #20
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab8:	4770      	bx	lr
 8003aba:	bf00      	nop
 8003abc:	40007000 	.word	0x40007000
 8003ac0:	20000020 	.word	0x20000020
 8003ac4:	431bde83 	.word	0x431bde83

08003ac8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b088      	sub	sp, #32
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d102      	bne.n	8003adc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	f000 bc11 	b.w	80042fe <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003adc:	4ba0      	ldr	r3, [pc, #640]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	f003 030c 	and.w	r3, r3, #12
 8003ae4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003ae6:	4b9e      	ldr	r3, [pc, #632]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003ae8:	68db      	ldr	r3, [r3, #12]
 8003aea:	f003 0303 	and.w	r3, r3, #3
 8003aee:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f003 0310 	and.w	r3, r3, #16
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	f000 80e4 	beq.w	8003cc6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003afe:	69bb      	ldr	r3, [r7, #24]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d007      	beq.n	8003b14 <HAL_RCC_OscConfig+0x4c>
 8003b04:	69bb      	ldr	r3, [r7, #24]
 8003b06:	2b0c      	cmp	r3, #12
 8003b08:	f040 808b 	bne.w	8003c22 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	2b01      	cmp	r3, #1
 8003b10:	f040 8087 	bne.w	8003c22 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003b14:	4b92      	ldr	r3, [pc, #584]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f003 0302 	and.w	r3, r3, #2
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d005      	beq.n	8003b2c <HAL_RCC_OscConfig+0x64>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	699b      	ldr	r3, [r3, #24]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d101      	bne.n	8003b2c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003b28:	2301      	movs	r3, #1
 8003b2a:	e3e8      	b.n	80042fe <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6a1a      	ldr	r2, [r3, #32]
 8003b30:	4b8b      	ldr	r3, [pc, #556]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f003 0308 	and.w	r3, r3, #8
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d004      	beq.n	8003b46 <HAL_RCC_OscConfig+0x7e>
 8003b3c:	4b88      	ldr	r3, [pc, #544]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b44:	e005      	b.n	8003b52 <HAL_RCC_OscConfig+0x8a>
 8003b46:	4b86      	ldr	r3, [pc, #536]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003b48:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b4c:	091b      	lsrs	r3, r3, #4
 8003b4e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d223      	bcs.n	8003b9e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6a1b      	ldr	r3, [r3, #32]
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f000 fd96 	bl	800468c <RCC_SetFlashLatencyFromMSIRange>
 8003b60:	4603      	mov	r3, r0
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d001      	beq.n	8003b6a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003b66:	2301      	movs	r3, #1
 8003b68:	e3c9      	b.n	80042fe <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b6a:	4b7d      	ldr	r3, [pc, #500]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a7c      	ldr	r2, [pc, #496]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003b70:	f043 0308 	orr.w	r3, r3, #8
 8003b74:	6013      	str	r3, [r2, #0]
 8003b76:	4b7a      	ldr	r3, [pc, #488]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6a1b      	ldr	r3, [r3, #32]
 8003b82:	4977      	ldr	r1, [pc, #476]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003b84:	4313      	orrs	r3, r2
 8003b86:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b88:	4b75      	ldr	r3, [pc, #468]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	69db      	ldr	r3, [r3, #28]
 8003b94:	021b      	lsls	r3, r3, #8
 8003b96:	4972      	ldr	r1, [pc, #456]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	604b      	str	r3, [r1, #4]
 8003b9c:	e025      	b.n	8003bea <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b9e:	4b70      	ldr	r3, [pc, #448]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4a6f      	ldr	r2, [pc, #444]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003ba4:	f043 0308 	orr.w	r3, r3, #8
 8003ba8:	6013      	str	r3, [r2, #0]
 8003baa:	4b6d      	ldr	r3, [pc, #436]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6a1b      	ldr	r3, [r3, #32]
 8003bb6:	496a      	ldr	r1, [pc, #424]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003bbc:	4b68      	ldr	r3, [pc, #416]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	69db      	ldr	r3, [r3, #28]
 8003bc8:	021b      	lsls	r3, r3, #8
 8003bca:	4965      	ldr	r1, [pc, #404]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003bd0:	69bb      	ldr	r3, [r7, #24]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d109      	bne.n	8003bea <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6a1b      	ldr	r3, [r3, #32]
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f000 fd56 	bl	800468c <RCC_SetFlashLatencyFromMSIRange>
 8003be0:	4603      	mov	r3, r0
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d001      	beq.n	8003bea <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003be6:	2301      	movs	r3, #1
 8003be8:	e389      	b.n	80042fe <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003bea:	f000 fc6f 	bl	80044cc <HAL_RCC_GetSysClockFreq>
 8003bee:	4602      	mov	r2, r0
 8003bf0:	4b5b      	ldr	r3, [pc, #364]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	091b      	lsrs	r3, r3, #4
 8003bf6:	f003 030f 	and.w	r3, r3, #15
 8003bfa:	495a      	ldr	r1, [pc, #360]	; (8003d64 <HAL_RCC_OscConfig+0x29c>)
 8003bfc:	5ccb      	ldrb	r3, [r1, r3]
 8003bfe:	f003 031f 	and.w	r3, r3, #31
 8003c02:	fa22 f303 	lsr.w	r3, r2, r3
 8003c06:	4a58      	ldr	r2, [pc, #352]	; (8003d68 <HAL_RCC_OscConfig+0x2a0>)
 8003c08:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003c0a:	4b58      	ldr	r3, [pc, #352]	; (8003d6c <HAL_RCC_OscConfig+0x2a4>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4618      	mov	r0, r3
 8003c10:	f7fe f842 	bl	8001c98 <HAL_InitTick>
 8003c14:	4603      	mov	r3, r0
 8003c16:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003c18:	7bfb      	ldrb	r3, [r7, #15]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d052      	beq.n	8003cc4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003c1e:	7bfb      	ldrb	r3, [r7, #15]
 8003c20:	e36d      	b.n	80042fe <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	699b      	ldr	r3, [r3, #24]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d032      	beq.n	8003c90 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003c2a:	4b4d      	ldr	r3, [pc, #308]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a4c      	ldr	r2, [pc, #304]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003c30:	f043 0301 	orr.w	r3, r3, #1
 8003c34:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003c36:	f7fe f96d 	bl	8001f14 <HAL_GetTick>
 8003c3a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003c3c:	e008      	b.n	8003c50 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003c3e:	f7fe f969 	bl	8001f14 <HAL_GetTick>
 8003c42:	4602      	mov	r2, r0
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	1ad3      	subs	r3, r2, r3
 8003c48:	2b02      	cmp	r3, #2
 8003c4a:	d901      	bls.n	8003c50 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003c4c:	2303      	movs	r3, #3
 8003c4e:	e356      	b.n	80042fe <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003c50:	4b43      	ldr	r3, [pc, #268]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f003 0302 	and.w	r3, r3, #2
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d0f0      	beq.n	8003c3e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c5c:	4b40      	ldr	r3, [pc, #256]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a3f      	ldr	r2, [pc, #252]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003c62:	f043 0308 	orr.w	r3, r3, #8
 8003c66:	6013      	str	r3, [r2, #0]
 8003c68:	4b3d      	ldr	r3, [pc, #244]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6a1b      	ldr	r3, [r3, #32]
 8003c74:	493a      	ldr	r1, [pc, #232]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003c76:	4313      	orrs	r3, r2
 8003c78:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003c7a:	4b39      	ldr	r3, [pc, #228]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	69db      	ldr	r3, [r3, #28]
 8003c86:	021b      	lsls	r3, r3, #8
 8003c88:	4935      	ldr	r1, [pc, #212]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	604b      	str	r3, [r1, #4]
 8003c8e:	e01a      	b.n	8003cc6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003c90:	4b33      	ldr	r3, [pc, #204]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a32      	ldr	r2, [pc, #200]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003c96:	f023 0301 	bic.w	r3, r3, #1
 8003c9a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003c9c:	f7fe f93a 	bl	8001f14 <HAL_GetTick>
 8003ca0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003ca2:	e008      	b.n	8003cb6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003ca4:	f7fe f936 	bl	8001f14 <HAL_GetTick>
 8003ca8:	4602      	mov	r2, r0
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	1ad3      	subs	r3, r2, r3
 8003cae:	2b02      	cmp	r3, #2
 8003cb0:	d901      	bls.n	8003cb6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003cb2:	2303      	movs	r3, #3
 8003cb4:	e323      	b.n	80042fe <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003cb6:	4b2a      	ldr	r3, [pc, #168]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f003 0302 	and.w	r3, r3, #2
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d1f0      	bne.n	8003ca4 <HAL_RCC_OscConfig+0x1dc>
 8003cc2:	e000      	b.n	8003cc6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003cc4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f003 0301 	and.w	r3, r3, #1
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d073      	beq.n	8003dba <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003cd2:	69bb      	ldr	r3, [r7, #24]
 8003cd4:	2b08      	cmp	r3, #8
 8003cd6:	d005      	beq.n	8003ce4 <HAL_RCC_OscConfig+0x21c>
 8003cd8:	69bb      	ldr	r3, [r7, #24]
 8003cda:	2b0c      	cmp	r3, #12
 8003cdc:	d10e      	bne.n	8003cfc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	2b03      	cmp	r3, #3
 8003ce2:	d10b      	bne.n	8003cfc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ce4:	4b1e      	ldr	r3, [pc, #120]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d063      	beq.n	8003db8 <HAL_RCC_OscConfig+0x2f0>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d15f      	bne.n	8003db8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	e300      	b.n	80042fe <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d04:	d106      	bne.n	8003d14 <HAL_RCC_OscConfig+0x24c>
 8003d06:	4b16      	ldr	r3, [pc, #88]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4a15      	ldr	r2, [pc, #84]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003d0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d10:	6013      	str	r3, [r2, #0]
 8003d12:	e01d      	b.n	8003d50 <HAL_RCC_OscConfig+0x288>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d1c:	d10c      	bne.n	8003d38 <HAL_RCC_OscConfig+0x270>
 8003d1e:	4b10      	ldr	r3, [pc, #64]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a0f      	ldr	r2, [pc, #60]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003d24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d28:	6013      	str	r3, [r2, #0]
 8003d2a:	4b0d      	ldr	r3, [pc, #52]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4a0c      	ldr	r2, [pc, #48]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003d30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d34:	6013      	str	r3, [r2, #0]
 8003d36:	e00b      	b.n	8003d50 <HAL_RCC_OscConfig+0x288>
 8003d38:	4b09      	ldr	r3, [pc, #36]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a08      	ldr	r2, [pc, #32]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003d3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d42:	6013      	str	r3, [r2, #0]
 8003d44:	4b06      	ldr	r3, [pc, #24]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a05      	ldr	r2, [pc, #20]	; (8003d60 <HAL_RCC_OscConfig+0x298>)
 8003d4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d01b      	beq.n	8003d90 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d58:	f7fe f8dc 	bl	8001f14 <HAL_GetTick>
 8003d5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d5e:	e010      	b.n	8003d82 <HAL_RCC_OscConfig+0x2ba>
 8003d60:	40021000 	.word	0x40021000
 8003d64:	0800bf28 	.word	0x0800bf28
 8003d68:	20000020 	.word	0x20000020
 8003d6c:	20000024 	.word	0x20000024
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d70:	f7fe f8d0 	bl	8001f14 <HAL_GetTick>
 8003d74:	4602      	mov	r2, r0
 8003d76:	693b      	ldr	r3, [r7, #16]
 8003d78:	1ad3      	subs	r3, r2, r3
 8003d7a:	2b64      	cmp	r3, #100	; 0x64
 8003d7c:	d901      	bls.n	8003d82 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003d7e:	2303      	movs	r3, #3
 8003d80:	e2bd      	b.n	80042fe <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d82:	4baf      	ldr	r3, [pc, #700]	; (8004040 <HAL_RCC_OscConfig+0x578>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d0f0      	beq.n	8003d70 <HAL_RCC_OscConfig+0x2a8>
 8003d8e:	e014      	b.n	8003dba <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d90:	f7fe f8c0 	bl	8001f14 <HAL_GetTick>
 8003d94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d96:	e008      	b.n	8003daa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d98:	f7fe f8bc 	bl	8001f14 <HAL_GetTick>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	1ad3      	subs	r3, r2, r3
 8003da2:	2b64      	cmp	r3, #100	; 0x64
 8003da4:	d901      	bls.n	8003daa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003da6:	2303      	movs	r3, #3
 8003da8:	e2a9      	b.n	80042fe <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003daa:	4ba5      	ldr	r3, [pc, #660]	; (8004040 <HAL_RCC_OscConfig+0x578>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d1f0      	bne.n	8003d98 <HAL_RCC_OscConfig+0x2d0>
 8003db6:	e000      	b.n	8003dba <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003db8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 0302 	and.w	r3, r3, #2
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d060      	beq.n	8003e88 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003dc6:	69bb      	ldr	r3, [r7, #24]
 8003dc8:	2b04      	cmp	r3, #4
 8003dca:	d005      	beq.n	8003dd8 <HAL_RCC_OscConfig+0x310>
 8003dcc:	69bb      	ldr	r3, [r7, #24]
 8003dce:	2b0c      	cmp	r3, #12
 8003dd0:	d119      	bne.n	8003e06 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	2b02      	cmp	r3, #2
 8003dd6:	d116      	bne.n	8003e06 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003dd8:	4b99      	ldr	r3, [pc, #612]	; (8004040 <HAL_RCC_OscConfig+0x578>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d005      	beq.n	8003df0 <HAL_RCC_OscConfig+0x328>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	68db      	ldr	r3, [r3, #12]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d101      	bne.n	8003df0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003dec:	2301      	movs	r3, #1
 8003dee:	e286      	b.n	80042fe <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003df0:	4b93      	ldr	r3, [pc, #588]	; (8004040 <HAL_RCC_OscConfig+0x578>)
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	691b      	ldr	r3, [r3, #16]
 8003dfc:	061b      	lsls	r3, r3, #24
 8003dfe:	4990      	ldr	r1, [pc, #576]	; (8004040 <HAL_RCC_OscConfig+0x578>)
 8003e00:	4313      	orrs	r3, r2
 8003e02:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e04:	e040      	b.n	8003e88 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	68db      	ldr	r3, [r3, #12]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d023      	beq.n	8003e56 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e0e:	4b8c      	ldr	r3, [pc, #560]	; (8004040 <HAL_RCC_OscConfig+0x578>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a8b      	ldr	r2, [pc, #556]	; (8004040 <HAL_RCC_OscConfig+0x578>)
 8003e14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e1a:	f7fe f87b 	bl	8001f14 <HAL_GetTick>
 8003e1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e20:	e008      	b.n	8003e34 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e22:	f7fe f877 	bl	8001f14 <HAL_GetTick>
 8003e26:	4602      	mov	r2, r0
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	1ad3      	subs	r3, r2, r3
 8003e2c:	2b02      	cmp	r3, #2
 8003e2e:	d901      	bls.n	8003e34 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003e30:	2303      	movs	r3, #3
 8003e32:	e264      	b.n	80042fe <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e34:	4b82      	ldr	r3, [pc, #520]	; (8004040 <HAL_RCC_OscConfig+0x578>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d0f0      	beq.n	8003e22 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e40:	4b7f      	ldr	r3, [pc, #508]	; (8004040 <HAL_RCC_OscConfig+0x578>)
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	691b      	ldr	r3, [r3, #16]
 8003e4c:	061b      	lsls	r3, r3, #24
 8003e4e:	497c      	ldr	r1, [pc, #496]	; (8004040 <HAL_RCC_OscConfig+0x578>)
 8003e50:	4313      	orrs	r3, r2
 8003e52:	604b      	str	r3, [r1, #4]
 8003e54:	e018      	b.n	8003e88 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e56:	4b7a      	ldr	r3, [pc, #488]	; (8004040 <HAL_RCC_OscConfig+0x578>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4a79      	ldr	r2, [pc, #484]	; (8004040 <HAL_RCC_OscConfig+0x578>)
 8003e5c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e62:	f7fe f857 	bl	8001f14 <HAL_GetTick>
 8003e66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e68:	e008      	b.n	8003e7c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e6a:	f7fe f853 	bl	8001f14 <HAL_GetTick>
 8003e6e:	4602      	mov	r2, r0
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	1ad3      	subs	r3, r2, r3
 8003e74:	2b02      	cmp	r3, #2
 8003e76:	d901      	bls.n	8003e7c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003e78:	2303      	movs	r3, #3
 8003e7a:	e240      	b.n	80042fe <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e7c:	4b70      	ldr	r3, [pc, #448]	; (8004040 <HAL_RCC_OscConfig+0x578>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d1f0      	bne.n	8003e6a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f003 0308 	and.w	r3, r3, #8
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d03c      	beq.n	8003f0e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	695b      	ldr	r3, [r3, #20]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d01c      	beq.n	8003ed6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e9c:	4b68      	ldr	r3, [pc, #416]	; (8004040 <HAL_RCC_OscConfig+0x578>)
 8003e9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ea2:	4a67      	ldr	r2, [pc, #412]	; (8004040 <HAL_RCC_OscConfig+0x578>)
 8003ea4:	f043 0301 	orr.w	r3, r3, #1
 8003ea8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003eac:	f7fe f832 	bl	8001f14 <HAL_GetTick>
 8003eb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003eb2:	e008      	b.n	8003ec6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003eb4:	f7fe f82e 	bl	8001f14 <HAL_GetTick>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	1ad3      	subs	r3, r2, r3
 8003ebe:	2b02      	cmp	r3, #2
 8003ec0:	d901      	bls.n	8003ec6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003ec2:	2303      	movs	r3, #3
 8003ec4:	e21b      	b.n	80042fe <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ec6:	4b5e      	ldr	r3, [pc, #376]	; (8004040 <HAL_RCC_OscConfig+0x578>)
 8003ec8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ecc:	f003 0302 	and.w	r3, r3, #2
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d0ef      	beq.n	8003eb4 <HAL_RCC_OscConfig+0x3ec>
 8003ed4:	e01b      	b.n	8003f0e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ed6:	4b5a      	ldr	r3, [pc, #360]	; (8004040 <HAL_RCC_OscConfig+0x578>)
 8003ed8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003edc:	4a58      	ldr	r2, [pc, #352]	; (8004040 <HAL_RCC_OscConfig+0x578>)
 8003ede:	f023 0301 	bic.w	r3, r3, #1
 8003ee2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ee6:	f7fe f815 	bl	8001f14 <HAL_GetTick>
 8003eea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003eec:	e008      	b.n	8003f00 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003eee:	f7fe f811 	bl	8001f14 <HAL_GetTick>
 8003ef2:	4602      	mov	r2, r0
 8003ef4:	693b      	ldr	r3, [r7, #16]
 8003ef6:	1ad3      	subs	r3, r2, r3
 8003ef8:	2b02      	cmp	r3, #2
 8003efa:	d901      	bls.n	8003f00 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003efc:	2303      	movs	r3, #3
 8003efe:	e1fe      	b.n	80042fe <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f00:	4b4f      	ldr	r3, [pc, #316]	; (8004040 <HAL_RCC_OscConfig+0x578>)
 8003f02:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f06:	f003 0302 	and.w	r3, r3, #2
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d1ef      	bne.n	8003eee <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f003 0304 	and.w	r3, r3, #4
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	f000 80a6 	beq.w	8004068 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003f20:	4b47      	ldr	r3, [pc, #284]	; (8004040 <HAL_RCC_OscConfig+0x578>)
 8003f22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d10d      	bne.n	8003f48 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f2c:	4b44      	ldr	r3, [pc, #272]	; (8004040 <HAL_RCC_OscConfig+0x578>)
 8003f2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f30:	4a43      	ldr	r2, [pc, #268]	; (8004040 <HAL_RCC_OscConfig+0x578>)
 8003f32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f36:	6593      	str	r3, [r2, #88]	; 0x58
 8003f38:	4b41      	ldr	r3, [pc, #260]	; (8004040 <HAL_RCC_OscConfig+0x578>)
 8003f3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f40:	60bb      	str	r3, [r7, #8]
 8003f42:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f44:	2301      	movs	r3, #1
 8003f46:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f48:	4b3e      	ldr	r3, [pc, #248]	; (8004044 <HAL_RCC_OscConfig+0x57c>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d118      	bne.n	8003f86 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f54:	4b3b      	ldr	r3, [pc, #236]	; (8004044 <HAL_RCC_OscConfig+0x57c>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a3a      	ldr	r2, [pc, #232]	; (8004044 <HAL_RCC_OscConfig+0x57c>)
 8003f5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f5e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f60:	f7fd ffd8 	bl	8001f14 <HAL_GetTick>
 8003f64:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f66:	e008      	b.n	8003f7a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f68:	f7fd ffd4 	bl	8001f14 <HAL_GetTick>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	1ad3      	subs	r3, r2, r3
 8003f72:	2b02      	cmp	r3, #2
 8003f74:	d901      	bls.n	8003f7a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003f76:	2303      	movs	r3, #3
 8003f78:	e1c1      	b.n	80042fe <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f7a:	4b32      	ldr	r3, [pc, #200]	; (8004044 <HAL_RCC_OscConfig+0x57c>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d0f0      	beq.n	8003f68 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	689b      	ldr	r3, [r3, #8]
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d108      	bne.n	8003fa0 <HAL_RCC_OscConfig+0x4d8>
 8003f8e:	4b2c      	ldr	r3, [pc, #176]	; (8004040 <HAL_RCC_OscConfig+0x578>)
 8003f90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f94:	4a2a      	ldr	r2, [pc, #168]	; (8004040 <HAL_RCC_OscConfig+0x578>)
 8003f96:	f043 0301 	orr.w	r3, r3, #1
 8003f9a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003f9e:	e024      	b.n	8003fea <HAL_RCC_OscConfig+0x522>
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	689b      	ldr	r3, [r3, #8]
 8003fa4:	2b05      	cmp	r3, #5
 8003fa6:	d110      	bne.n	8003fca <HAL_RCC_OscConfig+0x502>
 8003fa8:	4b25      	ldr	r3, [pc, #148]	; (8004040 <HAL_RCC_OscConfig+0x578>)
 8003faa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fae:	4a24      	ldr	r2, [pc, #144]	; (8004040 <HAL_RCC_OscConfig+0x578>)
 8003fb0:	f043 0304 	orr.w	r3, r3, #4
 8003fb4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003fb8:	4b21      	ldr	r3, [pc, #132]	; (8004040 <HAL_RCC_OscConfig+0x578>)
 8003fba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fbe:	4a20      	ldr	r2, [pc, #128]	; (8004040 <HAL_RCC_OscConfig+0x578>)
 8003fc0:	f043 0301 	orr.w	r3, r3, #1
 8003fc4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003fc8:	e00f      	b.n	8003fea <HAL_RCC_OscConfig+0x522>
 8003fca:	4b1d      	ldr	r3, [pc, #116]	; (8004040 <HAL_RCC_OscConfig+0x578>)
 8003fcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fd0:	4a1b      	ldr	r2, [pc, #108]	; (8004040 <HAL_RCC_OscConfig+0x578>)
 8003fd2:	f023 0301 	bic.w	r3, r3, #1
 8003fd6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003fda:	4b19      	ldr	r3, [pc, #100]	; (8004040 <HAL_RCC_OscConfig+0x578>)
 8003fdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fe0:	4a17      	ldr	r2, [pc, #92]	; (8004040 <HAL_RCC_OscConfig+0x578>)
 8003fe2:	f023 0304 	bic.w	r3, r3, #4
 8003fe6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	689b      	ldr	r3, [r3, #8]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d016      	beq.n	8004020 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ff2:	f7fd ff8f 	bl	8001f14 <HAL_GetTick>
 8003ff6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ff8:	e00a      	b.n	8004010 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ffa:	f7fd ff8b 	bl	8001f14 <HAL_GetTick>
 8003ffe:	4602      	mov	r2, r0
 8004000:	693b      	ldr	r3, [r7, #16]
 8004002:	1ad3      	subs	r3, r2, r3
 8004004:	f241 3288 	movw	r2, #5000	; 0x1388
 8004008:	4293      	cmp	r3, r2
 800400a:	d901      	bls.n	8004010 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 800400c:	2303      	movs	r3, #3
 800400e:	e176      	b.n	80042fe <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004010:	4b0b      	ldr	r3, [pc, #44]	; (8004040 <HAL_RCC_OscConfig+0x578>)
 8004012:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004016:	f003 0302 	and.w	r3, r3, #2
 800401a:	2b00      	cmp	r3, #0
 800401c:	d0ed      	beq.n	8003ffa <HAL_RCC_OscConfig+0x532>
 800401e:	e01a      	b.n	8004056 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004020:	f7fd ff78 	bl	8001f14 <HAL_GetTick>
 8004024:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004026:	e00f      	b.n	8004048 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004028:	f7fd ff74 	bl	8001f14 <HAL_GetTick>
 800402c:	4602      	mov	r2, r0
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	1ad3      	subs	r3, r2, r3
 8004032:	f241 3288 	movw	r2, #5000	; 0x1388
 8004036:	4293      	cmp	r3, r2
 8004038:	d906      	bls.n	8004048 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800403a:	2303      	movs	r3, #3
 800403c:	e15f      	b.n	80042fe <HAL_RCC_OscConfig+0x836>
 800403e:	bf00      	nop
 8004040:	40021000 	.word	0x40021000
 8004044:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004048:	4baa      	ldr	r3, [pc, #680]	; (80042f4 <HAL_RCC_OscConfig+0x82c>)
 800404a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800404e:	f003 0302 	and.w	r3, r3, #2
 8004052:	2b00      	cmp	r3, #0
 8004054:	d1e8      	bne.n	8004028 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004056:	7ffb      	ldrb	r3, [r7, #31]
 8004058:	2b01      	cmp	r3, #1
 800405a:	d105      	bne.n	8004068 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800405c:	4ba5      	ldr	r3, [pc, #660]	; (80042f4 <HAL_RCC_OscConfig+0x82c>)
 800405e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004060:	4aa4      	ldr	r2, [pc, #656]	; (80042f4 <HAL_RCC_OscConfig+0x82c>)
 8004062:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004066:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f003 0320 	and.w	r3, r3, #32
 8004070:	2b00      	cmp	r3, #0
 8004072:	d03c      	beq.n	80040ee <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004078:	2b00      	cmp	r3, #0
 800407a:	d01c      	beq.n	80040b6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800407c:	4b9d      	ldr	r3, [pc, #628]	; (80042f4 <HAL_RCC_OscConfig+0x82c>)
 800407e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004082:	4a9c      	ldr	r2, [pc, #624]	; (80042f4 <HAL_RCC_OscConfig+0x82c>)
 8004084:	f043 0301 	orr.w	r3, r3, #1
 8004088:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800408c:	f7fd ff42 	bl	8001f14 <HAL_GetTick>
 8004090:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004092:	e008      	b.n	80040a6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004094:	f7fd ff3e 	bl	8001f14 <HAL_GetTick>
 8004098:	4602      	mov	r2, r0
 800409a:	693b      	ldr	r3, [r7, #16]
 800409c:	1ad3      	subs	r3, r2, r3
 800409e:	2b02      	cmp	r3, #2
 80040a0:	d901      	bls.n	80040a6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80040a2:	2303      	movs	r3, #3
 80040a4:	e12b      	b.n	80042fe <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80040a6:	4b93      	ldr	r3, [pc, #588]	; (80042f4 <HAL_RCC_OscConfig+0x82c>)
 80040a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80040ac:	f003 0302 	and.w	r3, r3, #2
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d0ef      	beq.n	8004094 <HAL_RCC_OscConfig+0x5cc>
 80040b4:	e01b      	b.n	80040ee <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80040b6:	4b8f      	ldr	r3, [pc, #572]	; (80042f4 <HAL_RCC_OscConfig+0x82c>)
 80040b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80040bc:	4a8d      	ldr	r2, [pc, #564]	; (80042f4 <HAL_RCC_OscConfig+0x82c>)
 80040be:	f023 0301 	bic.w	r3, r3, #1
 80040c2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040c6:	f7fd ff25 	bl	8001f14 <HAL_GetTick>
 80040ca:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80040cc:	e008      	b.n	80040e0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80040ce:	f7fd ff21 	bl	8001f14 <HAL_GetTick>
 80040d2:	4602      	mov	r2, r0
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	1ad3      	subs	r3, r2, r3
 80040d8:	2b02      	cmp	r3, #2
 80040da:	d901      	bls.n	80040e0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80040dc:	2303      	movs	r3, #3
 80040de:	e10e      	b.n	80042fe <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80040e0:	4b84      	ldr	r3, [pc, #528]	; (80042f4 <HAL_RCC_OscConfig+0x82c>)
 80040e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80040e6:	f003 0302 	and.w	r3, r3, #2
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d1ef      	bne.n	80040ce <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	f000 8102 	beq.w	80042fc <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040fc:	2b02      	cmp	r3, #2
 80040fe:	f040 80c5 	bne.w	800428c <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004102:	4b7c      	ldr	r3, [pc, #496]	; (80042f4 <HAL_RCC_OscConfig+0x82c>)
 8004104:	68db      	ldr	r3, [r3, #12]
 8004106:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004108:	697b      	ldr	r3, [r7, #20]
 800410a:	f003 0203 	and.w	r2, r3, #3
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004112:	429a      	cmp	r2, r3
 8004114:	d12c      	bne.n	8004170 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004116:	697b      	ldr	r3, [r7, #20]
 8004118:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004120:	3b01      	subs	r3, #1
 8004122:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004124:	429a      	cmp	r2, r3
 8004126:	d123      	bne.n	8004170 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004128:	697b      	ldr	r3, [r7, #20]
 800412a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004132:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004134:	429a      	cmp	r2, r3
 8004136:	d11b      	bne.n	8004170 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004142:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004144:	429a      	cmp	r2, r3
 8004146:	d113      	bne.n	8004170 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004148:	697b      	ldr	r3, [r7, #20]
 800414a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004152:	085b      	lsrs	r3, r3, #1
 8004154:	3b01      	subs	r3, #1
 8004156:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004158:	429a      	cmp	r2, r3
 800415a:	d109      	bne.n	8004170 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004166:	085b      	lsrs	r3, r3, #1
 8004168:	3b01      	subs	r3, #1
 800416a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800416c:	429a      	cmp	r2, r3
 800416e:	d067      	beq.n	8004240 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004170:	69bb      	ldr	r3, [r7, #24]
 8004172:	2b0c      	cmp	r3, #12
 8004174:	d062      	beq.n	800423c <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004176:	4b5f      	ldr	r3, [pc, #380]	; (80042f4 <HAL_RCC_OscConfig+0x82c>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800417e:	2b00      	cmp	r3, #0
 8004180:	d001      	beq.n	8004186 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	e0bb      	b.n	80042fe <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004186:	4b5b      	ldr	r3, [pc, #364]	; (80042f4 <HAL_RCC_OscConfig+0x82c>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4a5a      	ldr	r2, [pc, #360]	; (80042f4 <HAL_RCC_OscConfig+0x82c>)
 800418c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004190:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004192:	f7fd febf 	bl	8001f14 <HAL_GetTick>
 8004196:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004198:	e008      	b.n	80041ac <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800419a:	f7fd febb 	bl	8001f14 <HAL_GetTick>
 800419e:	4602      	mov	r2, r0
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	1ad3      	subs	r3, r2, r3
 80041a4:	2b02      	cmp	r3, #2
 80041a6:	d901      	bls.n	80041ac <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80041a8:	2303      	movs	r3, #3
 80041aa:	e0a8      	b.n	80042fe <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80041ac:	4b51      	ldr	r3, [pc, #324]	; (80042f4 <HAL_RCC_OscConfig+0x82c>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d1f0      	bne.n	800419a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80041b8:	4b4e      	ldr	r3, [pc, #312]	; (80042f4 <HAL_RCC_OscConfig+0x82c>)
 80041ba:	68da      	ldr	r2, [r3, #12]
 80041bc:	4b4e      	ldr	r3, [pc, #312]	; (80042f8 <HAL_RCC_OscConfig+0x830>)
 80041be:	4013      	ands	r3, r2
 80041c0:	687a      	ldr	r2, [r7, #4]
 80041c2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80041c4:	687a      	ldr	r2, [r7, #4]
 80041c6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80041c8:	3a01      	subs	r2, #1
 80041ca:	0112      	lsls	r2, r2, #4
 80041cc:	4311      	orrs	r1, r2
 80041ce:	687a      	ldr	r2, [r7, #4]
 80041d0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80041d2:	0212      	lsls	r2, r2, #8
 80041d4:	4311      	orrs	r1, r2
 80041d6:	687a      	ldr	r2, [r7, #4]
 80041d8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80041da:	0852      	lsrs	r2, r2, #1
 80041dc:	3a01      	subs	r2, #1
 80041de:	0552      	lsls	r2, r2, #21
 80041e0:	4311      	orrs	r1, r2
 80041e2:	687a      	ldr	r2, [r7, #4]
 80041e4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80041e6:	0852      	lsrs	r2, r2, #1
 80041e8:	3a01      	subs	r2, #1
 80041ea:	0652      	lsls	r2, r2, #25
 80041ec:	4311      	orrs	r1, r2
 80041ee:	687a      	ldr	r2, [r7, #4]
 80041f0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80041f2:	06d2      	lsls	r2, r2, #27
 80041f4:	430a      	orrs	r2, r1
 80041f6:	493f      	ldr	r1, [pc, #252]	; (80042f4 <HAL_RCC_OscConfig+0x82c>)
 80041f8:	4313      	orrs	r3, r2
 80041fa:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80041fc:	4b3d      	ldr	r3, [pc, #244]	; (80042f4 <HAL_RCC_OscConfig+0x82c>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4a3c      	ldr	r2, [pc, #240]	; (80042f4 <HAL_RCC_OscConfig+0x82c>)
 8004202:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004206:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004208:	4b3a      	ldr	r3, [pc, #232]	; (80042f4 <HAL_RCC_OscConfig+0x82c>)
 800420a:	68db      	ldr	r3, [r3, #12]
 800420c:	4a39      	ldr	r2, [pc, #228]	; (80042f4 <HAL_RCC_OscConfig+0x82c>)
 800420e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004212:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004214:	f7fd fe7e 	bl	8001f14 <HAL_GetTick>
 8004218:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800421a:	e008      	b.n	800422e <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800421c:	f7fd fe7a 	bl	8001f14 <HAL_GetTick>
 8004220:	4602      	mov	r2, r0
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	1ad3      	subs	r3, r2, r3
 8004226:	2b02      	cmp	r3, #2
 8004228:	d901      	bls.n	800422e <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800422a:	2303      	movs	r3, #3
 800422c:	e067      	b.n	80042fe <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800422e:	4b31      	ldr	r3, [pc, #196]	; (80042f4 <HAL_RCC_OscConfig+0x82c>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004236:	2b00      	cmp	r3, #0
 8004238:	d0f0      	beq.n	800421c <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800423a:	e05f      	b.n	80042fc <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800423c:	2301      	movs	r3, #1
 800423e:	e05e      	b.n	80042fe <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004240:	4b2c      	ldr	r3, [pc, #176]	; (80042f4 <HAL_RCC_OscConfig+0x82c>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004248:	2b00      	cmp	r3, #0
 800424a:	d157      	bne.n	80042fc <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800424c:	4b29      	ldr	r3, [pc, #164]	; (80042f4 <HAL_RCC_OscConfig+0x82c>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a28      	ldr	r2, [pc, #160]	; (80042f4 <HAL_RCC_OscConfig+0x82c>)
 8004252:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004256:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004258:	4b26      	ldr	r3, [pc, #152]	; (80042f4 <HAL_RCC_OscConfig+0x82c>)
 800425a:	68db      	ldr	r3, [r3, #12]
 800425c:	4a25      	ldr	r2, [pc, #148]	; (80042f4 <HAL_RCC_OscConfig+0x82c>)
 800425e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004262:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004264:	f7fd fe56 	bl	8001f14 <HAL_GetTick>
 8004268:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800426a:	e008      	b.n	800427e <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800426c:	f7fd fe52 	bl	8001f14 <HAL_GetTick>
 8004270:	4602      	mov	r2, r0
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	1ad3      	subs	r3, r2, r3
 8004276:	2b02      	cmp	r3, #2
 8004278:	d901      	bls.n	800427e <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 800427a:	2303      	movs	r3, #3
 800427c:	e03f      	b.n	80042fe <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800427e:	4b1d      	ldr	r3, [pc, #116]	; (80042f4 <HAL_RCC_OscConfig+0x82c>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004286:	2b00      	cmp	r3, #0
 8004288:	d0f0      	beq.n	800426c <HAL_RCC_OscConfig+0x7a4>
 800428a:	e037      	b.n	80042fc <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800428c:	69bb      	ldr	r3, [r7, #24]
 800428e:	2b0c      	cmp	r3, #12
 8004290:	d02d      	beq.n	80042ee <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004292:	4b18      	ldr	r3, [pc, #96]	; (80042f4 <HAL_RCC_OscConfig+0x82c>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a17      	ldr	r2, [pc, #92]	; (80042f4 <HAL_RCC_OscConfig+0x82c>)
 8004298:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800429c:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800429e:	4b15      	ldr	r3, [pc, #84]	; (80042f4 <HAL_RCC_OscConfig+0x82c>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d105      	bne.n	80042b6 <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80042aa:	4b12      	ldr	r3, [pc, #72]	; (80042f4 <HAL_RCC_OscConfig+0x82c>)
 80042ac:	68db      	ldr	r3, [r3, #12]
 80042ae:	4a11      	ldr	r2, [pc, #68]	; (80042f4 <HAL_RCC_OscConfig+0x82c>)
 80042b0:	f023 0303 	bic.w	r3, r3, #3
 80042b4:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80042b6:	4b0f      	ldr	r3, [pc, #60]	; (80042f4 <HAL_RCC_OscConfig+0x82c>)
 80042b8:	68db      	ldr	r3, [r3, #12]
 80042ba:	4a0e      	ldr	r2, [pc, #56]	; (80042f4 <HAL_RCC_OscConfig+0x82c>)
 80042bc:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80042c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80042c4:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042c6:	f7fd fe25 	bl	8001f14 <HAL_GetTick>
 80042ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042cc:	e008      	b.n	80042e0 <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042ce:	f7fd fe21 	bl	8001f14 <HAL_GetTick>
 80042d2:	4602      	mov	r2, r0
 80042d4:	693b      	ldr	r3, [r7, #16]
 80042d6:	1ad3      	subs	r3, r2, r3
 80042d8:	2b02      	cmp	r3, #2
 80042da:	d901      	bls.n	80042e0 <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 80042dc:	2303      	movs	r3, #3
 80042de:	e00e      	b.n	80042fe <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042e0:	4b04      	ldr	r3, [pc, #16]	; (80042f4 <HAL_RCC_OscConfig+0x82c>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d1f0      	bne.n	80042ce <HAL_RCC_OscConfig+0x806>
 80042ec:	e006      	b.n	80042fc <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80042ee:	2301      	movs	r3, #1
 80042f0:	e005      	b.n	80042fe <HAL_RCC_OscConfig+0x836>
 80042f2:	bf00      	nop
 80042f4:	40021000 	.word	0x40021000
 80042f8:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 80042fc:	2300      	movs	r3, #0
}
 80042fe:	4618      	mov	r0, r3
 8004300:	3720      	adds	r7, #32
 8004302:	46bd      	mov	sp, r7
 8004304:	bd80      	pop	{r7, pc}
 8004306:	bf00      	nop

08004308 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b084      	sub	sp, #16
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
 8004310:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d101      	bne.n	800431c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	e0c8      	b.n	80044ae <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800431c:	4b66      	ldr	r3, [pc, #408]	; (80044b8 <HAL_RCC_ClockConfig+0x1b0>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 0307 	and.w	r3, r3, #7
 8004324:	683a      	ldr	r2, [r7, #0]
 8004326:	429a      	cmp	r2, r3
 8004328:	d910      	bls.n	800434c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800432a:	4b63      	ldr	r3, [pc, #396]	; (80044b8 <HAL_RCC_ClockConfig+0x1b0>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f023 0207 	bic.w	r2, r3, #7
 8004332:	4961      	ldr	r1, [pc, #388]	; (80044b8 <HAL_RCC_ClockConfig+0x1b0>)
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	4313      	orrs	r3, r2
 8004338:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800433a:	4b5f      	ldr	r3, [pc, #380]	; (80044b8 <HAL_RCC_ClockConfig+0x1b0>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f003 0307 	and.w	r3, r3, #7
 8004342:	683a      	ldr	r2, [r7, #0]
 8004344:	429a      	cmp	r2, r3
 8004346:	d001      	beq.n	800434c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004348:	2301      	movs	r3, #1
 800434a:	e0b0      	b.n	80044ae <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f003 0301 	and.w	r3, r3, #1
 8004354:	2b00      	cmp	r3, #0
 8004356:	d04c      	beq.n	80043f2 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	2b03      	cmp	r3, #3
 800435e:	d107      	bne.n	8004370 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004360:	4b56      	ldr	r3, [pc, #344]	; (80044bc <HAL_RCC_ClockConfig+0x1b4>)
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004368:	2b00      	cmp	r3, #0
 800436a:	d121      	bne.n	80043b0 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800436c:	2301      	movs	r3, #1
 800436e:	e09e      	b.n	80044ae <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	2b02      	cmp	r3, #2
 8004376:	d107      	bne.n	8004388 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004378:	4b50      	ldr	r3, [pc, #320]	; (80044bc <HAL_RCC_ClockConfig+0x1b4>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004380:	2b00      	cmp	r3, #0
 8004382:	d115      	bne.n	80043b0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	e092      	b.n	80044ae <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d107      	bne.n	80043a0 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004390:	4b4a      	ldr	r3, [pc, #296]	; (80044bc <HAL_RCC_ClockConfig+0x1b4>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f003 0302 	and.w	r3, r3, #2
 8004398:	2b00      	cmp	r3, #0
 800439a:	d109      	bne.n	80043b0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800439c:	2301      	movs	r3, #1
 800439e:	e086      	b.n	80044ae <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80043a0:	4b46      	ldr	r3, [pc, #280]	; (80044bc <HAL_RCC_ClockConfig+0x1b4>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d101      	bne.n	80043b0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80043ac:	2301      	movs	r3, #1
 80043ae:	e07e      	b.n	80044ae <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80043b0:	4b42      	ldr	r3, [pc, #264]	; (80044bc <HAL_RCC_ClockConfig+0x1b4>)
 80043b2:	689b      	ldr	r3, [r3, #8]
 80043b4:	f023 0203 	bic.w	r2, r3, #3
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	493f      	ldr	r1, [pc, #252]	; (80044bc <HAL_RCC_ClockConfig+0x1b4>)
 80043be:	4313      	orrs	r3, r2
 80043c0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043c2:	f7fd fda7 	bl	8001f14 <HAL_GetTick>
 80043c6:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043c8:	e00a      	b.n	80043e0 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043ca:	f7fd fda3 	bl	8001f14 <HAL_GetTick>
 80043ce:	4602      	mov	r2, r0
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	1ad3      	subs	r3, r2, r3
 80043d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80043d8:	4293      	cmp	r3, r2
 80043da:	d901      	bls.n	80043e0 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80043dc:	2303      	movs	r3, #3
 80043de:	e066      	b.n	80044ae <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043e0:	4b36      	ldr	r3, [pc, #216]	; (80044bc <HAL_RCC_ClockConfig+0x1b4>)
 80043e2:	689b      	ldr	r3, [r3, #8]
 80043e4:	f003 020c 	and.w	r2, r3, #12
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	009b      	lsls	r3, r3, #2
 80043ee:	429a      	cmp	r2, r3
 80043f0:	d1eb      	bne.n	80043ca <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f003 0302 	and.w	r3, r3, #2
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d008      	beq.n	8004410 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043fe:	4b2f      	ldr	r3, [pc, #188]	; (80044bc <HAL_RCC_ClockConfig+0x1b4>)
 8004400:	689b      	ldr	r3, [r3, #8]
 8004402:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	689b      	ldr	r3, [r3, #8]
 800440a:	492c      	ldr	r1, [pc, #176]	; (80044bc <HAL_RCC_ClockConfig+0x1b4>)
 800440c:	4313      	orrs	r3, r2
 800440e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004410:	4b29      	ldr	r3, [pc, #164]	; (80044b8 <HAL_RCC_ClockConfig+0x1b0>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f003 0307 	and.w	r3, r3, #7
 8004418:	683a      	ldr	r2, [r7, #0]
 800441a:	429a      	cmp	r2, r3
 800441c:	d210      	bcs.n	8004440 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800441e:	4b26      	ldr	r3, [pc, #152]	; (80044b8 <HAL_RCC_ClockConfig+0x1b0>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f023 0207 	bic.w	r2, r3, #7
 8004426:	4924      	ldr	r1, [pc, #144]	; (80044b8 <HAL_RCC_ClockConfig+0x1b0>)
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	4313      	orrs	r3, r2
 800442c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800442e:	4b22      	ldr	r3, [pc, #136]	; (80044b8 <HAL_RCC_ClockConfig+0x1b0>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 0307 	and.w	r3, r3, #7
 8004436:	683a      	ldr	r2, [r7, #0]
 8004438:	429a      	cmp	r2, r3
 800443a:	d001      	beq.n	8004440 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800443c:	2301      	movs	r3, #1
 800443e:	e036      	b.n	80044ae <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 0304 	and.w	r3, r3, #4
 8004448:	2b00      	cmp	r3, #0
 800444a:	d008      	beq.n	800445e <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800444c:	4b1b      	ldr	r3, [pc, #108]	; (80044bc <HAL_RCC_ClockConfig+0x1b4>)
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	68db      	ldr	r3, [r3, #12]
 8004458:	4918      	ldr	r1, [pc, #96]	; (80044bc <HAL_RCC_ClockConfig+0x1b4>)
 800445a:	4313      	orrs	r3, r2
 800445c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f003 0308 	and.w	r3, r3, #8
 8004466:	2b00      	cmp	r3, #0
 8004468:	d009      	beq.n	800447e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800446a:	4b14      	ldr	r3, [pc, #80]	; (80044bc <HAL_RCC_ClockConfig+0x1b4>)
 800446c:	689b      	ldr	r3, [r3, #8]
 800446e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	691b      	ldr	r3, [r3, #16]
 8004476:	00db      	lsls	r3, r3, #3
 8004478:	4910      	ldr	r1, [pc, #64]	; (80044bc <HAL_RCC_ClockConfig+0x1b4>)
 800447a:	4313      	orrs	r3, r2
 800447c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800447e:	f000 f825 	bl	80044cc <HAL_RCC_GetSysClockFreq>
 8004482:	4602      	mov	r2, r0
 8004484:	4b0d      	ldr	r3, [pc, #52]	; (80044bc <HAL_RCC_ClockConfig+0x1b4>)
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	091b      	lsrs	r3, r3, #4
 800448a:	f003 030f 	and.w	r3, r3, #15
 800448e:	490c      	ldr	r1, [pc, #48]	; (80044c0 <HAL_RCC_ClockConfig+0x1b8>)
 8004490:	5ccb      	ldrb	r3, [r1, r3]
 8004492:	f003 031f 	and.w	r3, r3, #31
 8004496:	fa22 f303 	lsr.w	r3, r2, r3
 800449a:	4a0a      	ldr	r2, [pc, #40]	; (80044c4 <HAL_RCC_ClockConfig+0x1bc>)
 800449c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800449e:	4b0a      	ldr	r3, [pc, #40]	; (80044c8 <HAL_RCC_ClockConfig+0x1c0>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	4618      	mov	r0, r3
 80044a4:	f7fd fbf8 	bl	8001c98 <HAL_InitTick>
 80044a8:	4603      	mov	r3, r0
 80044aa:	72fb      	strb	r3, [r7, #11]

  return status;
 80044ac:	7afb      	ldrb	r3, [r7, #11]
}
 80044ae:	4618      	mov	r0, r3
 80044b0:	3710      	adds	r7, #16
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd80      	pop	{r7, pc}
 80044b6:	bf00      	nop
 80044b8:	40022000 	.word	0x40022000
 80044bc:	40021000 	.word	0x40021000
 80044c0:	0800bf28 	.word	0x0800bf28
 80044c4:	20000020 	.word	0x20000020
 80044c8:	20000024 	.word	0x20000024

080044cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b089      	sub	sp, #36	; 0x24
 80044d0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80044d2:	2300      	movs	r3, #0
 80044d4:	61fb      	str	r3, [r7, #28]
 80044d6:	2300      	movs	r3, #0
 80044d8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80044da:	4b3e      	ldr	r3, [pc, #248]	; (80045d4 <HAL_RCC_GetSysClockFreq+0x108>)
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	f003 030c 	and.w	r3, r3, #12
 80044e2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80044e4:	4b3b      	ldr	r3, [pc, #236]	; (80045d4 <HAL_RCC_GetSysClockFreq+0x108>)
 80044e6:	68db      	ldr	r3, [r3, #12]
 80044e8:	f003 0303 	and.w	r3, r3, #3
 80044ec:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80044ee:	693b      	ldr	r3, [r7, #16]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d005      	beq.n	8004500 <HAL_RCC_GetSysClockFreq+0x34>
 80044f4:	693b      	ldr	r3, [r7, #16]
 80044f6:	2b0c      	cmp	r3, #12
 80044f8:	d121      	bne.n	800453e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d11e      	bne.n	800453e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004500:	4b34      	ldr	r3, [pc, #208]	; (80045d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f003 0308 	and.w	r3, r3, #8
 8004508:	2b00      	cmp	r3, #0
 800450a:	d107      	bne.n	800451c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800450c:	4b31      	ldr	r3, [pc, #196]	; (80045d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800450e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004512:	0a1b      	lsrs	r3, r3, #8
 8004514:	f003 030f 	and.w	r3, r3, #15
 8004518:	61fb      	str	r3, [r7, #28]
 800451a:	e005      	b.n	8004528 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800451c:	4b2d      	ldr	r3, [pc, #180]	; (80045d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	091b      	lsrs	r3, r3, #4
 8004522:	f003 030f 	and.w	r3, r3, #15
 8004526:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004528:	4a2b      	ldr	r2, [pc, #172]	; (80045d8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800452a:	69fb      	ldr	r3, [r7, #28]
 800452c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004530:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d10d      	bne.n	8004554 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004538:	69fb      	ldr	r3, [r7, #28]
 800453a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800453c:	e00a      	b.n	8004554 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	2b04      	cmp	r3, #4
 8004542:	d102      	bne.n	800454a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004544:	4b25      	ldr	r3, [pc, #148]	; (80045dc <HAL_RCC_GetSysClockFreq+0x110>)
 8004546:	61bb      	str	r3, [r7, #24]
 8004548:	e004      	b.n	8004554 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	2b08      	cmp	r3, #8
 800454e:	d101      	bne.n	8004554 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004550:	4b23      	ldr	r3, [pc, #140]	; (80045e0 <HAL_RCC_GetSysClockFreq+0x114>)
 8004552:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004554:	693b      	ldr	r3, [r7, #16]
 8004556:	2b0c      	cmp	r3, #12
 8004558:	d134      	bne.n	80045c4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800455a:	4b1e      	ldr	r3, [pc, #120]	; (80045d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800455c:	68db      	ldr	r3, [r3, #12]
 800455e:	f003 0303 	and.w	r3, r3, #3
 8004562:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004564:	68bb      	ldr	r3, [r7, #8]
 8004566:	2b02      	cmp	r3, #2
 8004568:	d003      	beq.n	8004572 <HAL_RCC_GetSysClockFreq+0xa6>
 800456a:	68bb      	ldr	r3, [r7, #8]
 800456c:	2b03      	cmp	r3, #3
 800456e:	d003      	beq.n	8004578 <HAL_RCC_GetSysClockFreq+0xac>
 8004570:	e005      	b.n	800457e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004572:	4b1a      	ldr	r3, [pc, #104]	; (80045dc <HAL_RCC_GetSysClockFreq+0x110>)
 8004574:	617b      	str	r3, [r7, #20]
      break;
 8004576:	e005      	b.n	8004584 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004578:	4b19      	ldr	r3, [pc, #100]	; (80045e0 <HAL_RCC_GetSysClockFreq+0x114>)
 800457a:	617b      	str	r3, [r7, #20]
      break;
 800457c:	e002      	b.n	8004584 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800457e:	69fb      	ldr	r3, [r7, #28]
 8004580:	617b      	str	r3, [r7, #20]
      break;
 8004582:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004584:	4b13      	ldr	r3, [pc, #76]	; (80045d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004586:	68db      	ldr	r3, [r3, #12]
 8004588:	091b      	lsrs	r3, r3, #4
 800458a:	f003 0307 	and.w	r3, r3, #7
 800458e:	3301      	adds	r3, #1
 8004590:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004592:	4b10      	ldr	r3, [pc, #64]	; (80045d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004594:	68db      	ldr	r3, [r3, #12]
 8004596:	0a1b      	lsrs	r3, r3, #8
 8004598:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800459c:	697a      	ldr	r2, [r7, #20]
 800459e:	fb02 f203 	mul.w	r2, r2, r3
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80045a8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80045aa:	4b0a      	ldr	r3, [pc, #40]	; (80045d4 <HAL_RCC_GetSysClockFreq+0x108>)
 80045ac:	68db      	ldr	r3, [r3, #12]
 80045ae:	0e5b      	lsrs	r3, r3, #25
 80045b0:	f003 0303 	and.w	r3, r3, #3
 80045b4:	3301      	adds	r3, #1
 80045b6:	005b      	lsls	r3, r3, #1
 80045b8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80045ba:	697a      	ldr	r2, [r7, #20]
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	fbb2 f3f3 	udiv	r3, r2, r3
 80045c2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80045c4:	69bb      	ldr	r3, [r7, #24]
}
 80045c6:	4618      	mov	r0, r3
 80045c8:	3724      	adds	r7, #36	; 0x24
 80045ca:	46bd      	mov	sp, r7
 80045cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d0:	4770      	bx	lr
 80045d2:	bf00      	nop
 80045d4:	40021000 	.word	0x40021000
 80045d8:	0800bf40 	.word	0x0800bf40
 80045dc:	00f42400 	.word	0x00f42400
 80045e0:	007a1200 	.word	0x007a1200

080045e4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80045e4:	b480      	push	{r7}
 80045e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80045e8:	4b03      	ldr	r3, [pc, #12]	; (80045f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80045ea:	681b      	ldr	r3, [r3, #0]
}
 80045ec:	4618      	mov	r0, r3
 80045ee:	46bd      	mov	sp, r7
 80045f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f4:	4770      	bx	lr
 80045f6:	bf00      	nop
 80045f8:	20000020 	.word	0x20000020

080045fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004600:	f7ff fff0 	bl	80045e4 <HAL_RCC_GetHCLKFreq>
 8004604:	4602      	mov	r2, r0
 8004606:	4b06      	ldr	r3, [pc, #24]	; (8004620 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004608:	689b      	ldr	r3, [r3, #8]
 800460a:	0a1b      	lsrs	r3, r3, #8
 800460c:	f003 0307 	and.w	r3, r3, #7
 8004610:	4904      	ldr	r1, [pc, #16]	; (8004624 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004612:	5ccb      	ldrb	r3, [r1, r3]
 8004614:	f003 031f 	and.w	r3, r3, #31
 8004618:	fa22 f303 	lsr.w	r3, r2, r3
}
 800461c:	4618      	mov	r0, r3
 800461e:	bd80      	pop	{r7, pc}
 8004620:	40021000 	.word	0x40021000
 8004624:	0800bf38 	.word	0x0800bf38

08004628 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004628:	b480      	push	{r7}
 800462a:	b083      	sub	sp, #12
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
 8004630:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	220f      	movs	r2, #15
 8004636:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004638:	4b12      	ldr	r3, [pc, #72]	; (8004684 <HAL_RCC_GetClockConfig+0x5c>)
 800463a:	689b      	ldr	r3, [r3, #8]
 800463c:	f003 0203 	and.w	r2, r3, #3
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004644:	4b0f      	ldr	r3, [pc, #60]	; (8004684 <HAL_RCC_GetClockConfig+0x5c>)
 8004646:	689b      	ldr	r3, [r3, #8]
 8004648:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004650:	4b0c      	ldr	r3, [pc, #48]	; (8004684 <HAL_RCC_GetClockConfig+0x5c>)
 8004652:	689b      	ldr	r3, [r3, #8]
 8004654:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800465c:	4b09      	ldr	r3, [pc, #36]	; (8004684 <HAL_RCC_GetClockConfig+0x5c>)
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	08db      	lsrs	r3, r3, #3
 8004662:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800466a:	4b07      	ldr	r3, [pc, #28]	; (8004688 <HAL_RCC_GetClockConfig+0x60>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f003 0207 	and.w	r2, r3, #7
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	601a      	str	r2, [r3, #0]
}
 8004676:	bf00      	nop
 8004678:	370c      	adds	r7, #12
 800467a:	46bd      	mov	sp, r7
 800467c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004680:	4770      	bx	lr
 8004682:	bf00      	nop
 8004684:	40021000 	.word	0x40021000
 8004688:	40022000 	.word	0x40022000

0800468c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b086      	sub	sp, #24
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004694:	2300      	movs	r3, #0
 8004696:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004698:	4b2a      	ldr	r3, [pc, #168]	; (8004744 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800469a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800469c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d003      	beq.n	80046ac <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80046a4:	f7ff f9ac 	bl	8003a00 <HAL_PWREx_GetVoltageRange>
 80046a8:	6178      	str	r0, [r7, #20]
 80046aa:	e014      	b.n	80046d6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80046ac:	4b25      	ldr	r3, [pc, #148]	; (8004744 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80046ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046b0:	4a24      	ldr	r2, [pc, #144]	; (8004744 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80046b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046b6:	6593      	str	r3, [r2, #88]	; 0x58
 80046b8:	4b22      	ldr	r3, [pc, #136]	; (8004744 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80046ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046c0:	60fb      	str	r3, [r7, #12]
 80046c2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80046c4:	f7ff f99c 	bl	8003a00 <HAL_PWREx_GetVoltageRange>
 80046c8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80046ca:	4b1e      	ldr	r3, [pc, #120]	; (8004744 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80046cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046ce:	4a1d      	ldr	r2, [pc, #116]	; (8004744 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80046d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80046d4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80046dc:	d10b      	bne.n	80046f6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2b80      	cmp	r3, #128	; 0x80
 80046e2:	d919      	bls.n	8004718 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2ba0      	cmp	r3, #160	; 0xa0
 80046e8:	d902      	bls.n	80046f0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80046ea:	2302      	movs	r3, #2
 80046ec:	613b      	str	r3, [r7, #16]
 80046ee:	e013      	b.n	8004718 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80046f0:	2301      	movs	r3, #1
 80046f2:	613b      	str	r3, [r7, #16]
 80046f4:	e010      	b.n	8004718 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2b80      	cmp	r3, #128	; 0x80
 80046fa:	d902      	bls.n	8004702 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80046fc:	2303      	movs	r3, #3
 80046fe:	613b      	str	r3, [r7, #16]
 8004700:	e00a      	b.n	8004718 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2b80      	cmp	r3, #128	; 0x80
 8004706:	d102      	bne.n	800470e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004708:	2302      	movs	r3, #2
 800470a:	613b      	str	r3, [r7, #16]
 800470c:	e004      	b.n	8004718 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2b70      	cmp	r3, #112	; 0x70
 8004712:	d101      	bne.n	8004718 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004714:	2301      	movs	r3, #1
 8004716:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004718:	4b0b      	ldr	r3, [pc, #44]	; (8004748 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f023 0207 	bic.w	r2, r3, #7
 8004720:	4909      	ldr	r1, [pc, #36]	; (8004748 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004722:	693b      	ldr	r3, [r7, #16]
 8004724:	4313      	orrs	r3, r2
 8004726:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004728:	4b07      	ldr	r3, [pc, #28]	; (8004748 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f003 0307 	and.w	r3, r3, #7
 8004730:	693a      	ldr	r2, [r7, #16]
 8004732:	429a      	cmp	r2, r3
 8004734:	d001      	beq.n	800473a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004736:	2301      	movs	r3, #1
 8004738:	e000      	b.n	800473c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800473a:	2300      	movs	r3, #0
}
 800473c:	4618      	mov	r0, r3
 800473e:	3718      	adds	r7, #24
 8004740:	46bd      	mov	sp, r7
 8004742:	bd80      	pop	{r7, pc}
 8004744:	40021000 	.word	0x40021000
 8004748:	40022000 	.word	0x40022000

0800474c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b086      	sub	sp, #24
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004754:	2300      	movs	r3, #0
 8004756:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004758:	2300      	movs	r3, #0
 800475a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004764:	2b00      	cmp	r3, #0
 8004766:	d031      	beq.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800476c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004770:	d01a      	beq.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8004772:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004776:	d814      	bhi.n	80047a2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004778:	2b00      	cmp	r3, #0
 800477a:	d009      	beq.n	8004790 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800477c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004780:	d10f      	bne.n	80047a2 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8004782:	4b5d      	ldr	r3, [pc, #372]	; (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004784:	68db      	ldr	r3, [r3, #12]
 8004786:	4a5c      	ldr	r2, [pc, #368]	; (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004788:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800478c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800478e:	e00c      	b.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	3304      	adds	r3, #4
 8004794:	2100      	movs	r1, #0
 8004796:	4618      	mov	r0, r3
 8004798:	f000 fa12 	bl	8004bc0 <RCCEx_PLLSAI1_Config>
 800479c:	4603      	mov	r3, r0
 800479e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80047a0:	e003      	b.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80047a2:	2301      	movs	r3, #1
 80047a4:	74fb      	strb	r3, [r7, #19]
      break;
 80047a6:	e000      	b.n	80047aa <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80047a8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80047aa:	7cfb      	ldrb	r3, [r7, #19]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d10b      	bne.n	80047c8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80047b0:	4b51      	ldr	r3, [pc, #324]	; (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80047b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047b6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047be:	494e      	ldr	r1, [pc, #312]	; (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80047c0:	4313      	orrs	r3, r2
 80047c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80047c6:	e001      	b.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047c8:	7cfb      	ldrb	r3, [r7, #19]
 80047ca:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	f000 809e 	beq.w	8004916 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80047da:	2300      	movs	r3, #0
 80047dc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80047de:	4b46      	ldr	r3, [pc, #280]	; (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80047e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d101      	bne.n	80047ee <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80047ea:	2301      	movs	r3, #1
 80047ec:	e000      	b.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80047ee:	2300      	movs	r3, #0
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d00d      	beq.n	8004810 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047f4:	4b40      	ldr	r3, [pc, #256]	; (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80047f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047f8:	4a3f      	ldr	r2, [pc, #252]	; (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80047fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047fe:	6593      	str	r3, [r2, #88]	; 0x58
 8004800:	4b3d      	ldr	r3, [pc, #244]	; (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004802:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004804:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004808:	60bb      	str	r3, [r7, #8]
 800480a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800480c:	2301      	movs	r3, #1
 800480e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004810:	4b3a      	ldr	r3, [pc, #232]	; (80048fc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a39      	ldr	r2, [pc, #228]	; (80048fc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004816:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800481a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800481c:	f7fd fb7a 	bl	8001f14 <HAL_GetTick>
 8004820:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004822:	e009      	b.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004824:	f7fd fb76 	bl	8001f14 <HAL_GetTick>
 8004828:	4602      	mov	r2, r0
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	1ad3      	subs	r3, r2, r3
 800482e:	2b02      	cmp	r3, #2
 8004830:	d902      	bls.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8004832:	2303      	movs	r3, #3
 8004834:	74fb      	strb	r3, [r7, #19]
        break;
 8004836:	e005      	b.n	8004844 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004838:	4b30      	ldr	r3, [pc, #192]	; (80048fc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004840:	2b00      	cmp	r3, #0
 8004842:	d0ef      	beq.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8004844:	7cfb      	ldrb	r3, [r7, #19]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d15a      	bne.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800484a:	4b2b      	ldr	r3, [pc, #172]	; (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800484c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004850:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004854:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004856:	697b      	ldr	r3, [r7, #20]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d01e      	beq.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004860:	697a      	ldr	r2, [r7, #20]
 8004862:	429a      	cmp	r2, r3
 8004864:	d019      	beq.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004866:	4b24      	ldr	r3, [pc, #144]	; (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004868:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800486c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004870:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004872:	4b21      	ldr	r3, [pc, #132]	; (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004874:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004878:	4a1f      	ldr	r2, [pc, #124]	; (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800487a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800487e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004882:	4b1d      	ldr	r3, [pc, #116]	; (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004884:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004888:	4a1b      	ldr	r2, [pc, #108]	; (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800488a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800488e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004892:	4a19      	ldr	r2, [pc, #100]	; (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	f003 0301 	and.w	r3, r3, #1
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d016      	beq.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048a4:	f7fd fb36 	bl	8001f14 <HAL_GetTick>
 80048a8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80048aa:	e00b      	b.n	80048c4 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048ac:	f7fd fb32 	bl	8001f14 <HAL_GetTick>
 80048b0:	4602      	mov	r2, r0
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	1ad3      	subs	r3, r2, r3
 80048b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d902      	bls.n	80048c4 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80048be:	2303      	movs	r3, #3
 80048c0:	74fb      	strb	r3, [r7, #19]
            break;
 80048c2:	e006      	b.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80048c4:	4b0c      	ldr	r3, [pc, #48]	; (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80048c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048ca:	f003 0302 	and.w	r3, r3, #2
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d0ec      	beq.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80048d2:	7cfb      	ldrb	r3, [r7, #19]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d10b      	bne.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80048d8:	4b07      	ldr	r3, [pc, #28]	; (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80048da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048de:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80048e6:	4904      	ldr	r1, [pc, #16]	; (80048f8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80048e8:	4313      	orrs	r3, r2
 80048ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80048ee:	e009      	b.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80048f0:	7cfb      	ldrb	r3, [r7, #19]
 80048f2:	74bb      	strb	r3, [r7, #18]
 80048f4:	e006      	b.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80048f6:	bf00      	nop
 80048f8:	40021000 	.word	0x40021000
 80048fc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004900:	7cfb      	ldrb	r3, [r7, #19]
 8004902:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004904:	7c7b      	ldrb	r3, [r7, #17]
 8004906:	2b01      	cmp	r3, #1
 8004908:	d105      	bne.n	8004916 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800490a:	4bac      	ldr	r3, [pc, #688]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800490c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800490e:	4aab      	ldr	r2, [pc, #684]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004910:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004914:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 0301 	and.w	r3, r3, #1
 800491e:	2b00      	cmp	r3, #0
 8004920:	d00a      	beq.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004922:	4ba6      	ldr	r3, [pc, #664]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004924:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004928:	f023 0203 	bic.w	r2, r3, #3
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6a1b      	ldr	r3, [r3, #32]
 8004930:	49a2      	ldr	r1, [pc, #648]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004932:	4313      	orrs	r3, r2
 8004934:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f003 0302 	and.w	r3, r3, #2
 8004940:	2b00      	cmp	r3, #0
 8004942:	d00a      	beq.n	800495a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004944:	4b9d      	ldr	r3, [pc, #628]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004946:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800494a:	f023 020c 	bic.w	r2, r3, #12
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004952:	499a      	ldr	r1, [pc, #616]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004954:	4313      	orrs	r3, r2
 8004956:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f003 0304 	and.w	r3, r3, #4
 8004962:	2b00      	cmp	r3, #0
 8004964:	d00a      	beq.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004966:	4b95      	ldr	r3, [pc, #596]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004968:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800496c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004974:	4991      	ldr	r1, [pc, #580]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004976:	4313      	orrs	r3, r2
 8004978:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 0308 	and.w	r3, r3, #8
 8004984:	2b00      	cmp	r3, #0
 8004986:	d00a      	beq.n	800499e <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004988:	4b8c      	ldr	r3, [pc, #560]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800498a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800498e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004996:	4989      	ldr	r1, [pc, #548]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004998:	4313      	orrs	r3, r2
 800499a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f003 0320 	and.w	r3, r3, #32
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d00a      	beq.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80049aa:	4b84      	ldr	r3, [pc, #528]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80049ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049b0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049b8:	4980      	ldr	r1, [pc, #512]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80049ba:	4313      	orrs	r3, r2
 80049bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d00a      	beq.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80049cc:	4b7b      	ldr	r3, [pc, #492]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80049ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049d2:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049da:	4978      	ldr	r1, [pc, #480]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80049dc:	4313      	orrs	r3, r2
 80049de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d00a      	beq.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80049ee:	4b73      	ldr	r3, [pc, #460]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80049f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049f4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049fc:	496f      	ldr	r1, [pc, #444]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80049fe:	4313      	orrs	r3, r2
 8004a00:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d00a      	beq.n	8004a26 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004a10:	4b6a      	ldr	r3, [pc, #424]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004a12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a16:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a1e:	4967      	ldr	r1, [pc, #412]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004a20:	4313      	orrs	r3, r2
 8004a22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d00a      	beq.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004a32:	4b62      	ldr	r3, [pc, #392]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004a34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a38:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a40:	495e      	ldr	r1, [pc, #376]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004a42:	4313      	orrs	r3, r2
 8004a44:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d00a      	beq.n	8004a6a <HAL_RCCEx_PeriphCLKConfig+0x31e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004a54:	4b59      	ldr	r3, [pc, #356]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a5a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a62:	4956      	ldr	r1, [pc, #344]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004a64:	4313      	orrs	r3, r2
 8004a66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d00a      	beq.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004a76:	4b51      	ldr	r3, [pc, #324]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004a78:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004a7c:	f023 0203 	bic.w	r2, r3, #3
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a84:	494d      	ldr	r1, [pc, #308]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004a86:	4313      	orrs	r3, r2
 8004a88:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d028      	beq.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004a98:	4b48      	ldr	r3, [pc, #288]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004a9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a9e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004aa6:	4945      	ldr	r1, [pc, #276]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ab2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004ab6:	d106      	bne.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0x37a>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ab8:	4b40      	ldr	r3, [pc, #256]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004aba:	68db      	ldr	r3, [r3, #12]
 8004abc:	4a3f      	ldr	r2, [pc, #252]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004abe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004ac2:	60d3      	str	r3, [r2, #12]
 8004ac4:	e011      	b.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004aca:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004ace:	d10c      	bne.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	3304      	adds	r3, #4
 8004ad4:	2101      	movs	r1, #1
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	f000 f872 	bl	8004bc0 <RCCEx_PLLSAI1_Config>
 8004adc:	4603      	mov	r3, r0
 8004ade:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004ae0:	7cfb      	ldrb	r3, [r7, #19]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d001      	beq.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0x39e>
      {
        /* set overall return value */
        status = ret;
 8004ae6:	7cfb      	ldrb	r3, [r7, #19]
 8004ae8:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d028      	beq.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004af6:	4b31      	ldr	r3, [pc, #196]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004af8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004afc:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b04:	492d      	ldr	r1, [pc, #180]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004b06:	4313      	orrs	r3, r2
 8004b08:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b10:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004b14:	d106      	bne.n	8004b24 <HAL_RCCEx_PeriphCLKConfig+0x3d8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b16:	4b29      	ldr	r3, [pc, #164]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004b18:	68db      	ldr	r3, [r3, #12]
 8004b1a:	4a28      	ldr	r2, [pc, #160]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004b1c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004b20:	60d3      	str	r3, [r2, #12]
 8004b22:	e011      	b.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b28:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004b2c:	d10c      	bne.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	3304      	adds	r3, #4
 8004b32:	2101      	movs	r1, #1
 8004b34:	4618      	mov	r0, r3
 8004b36:	f000 f843 	bl	8004bc0 <RCCEx_PLLSAI1_Config>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004b3e:	7cfb      	ldrb	r3, [r7, #19]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d001      	beq.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
      {
        /* set overall return value */
        status = ret;
 8004b44:	7cfb      	ldrb	r3, [r7, #19]
 8004b46:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d01c      	beq.n	8004b8e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004b54:	4b19      	ldr	r3, [pc, #100]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004b56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b5a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b62:	4916      	ldr	r1, [pc, #88]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004b64:	4313      	orrs	r3, r2
 8004b66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b6e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004b72:	d10c      	bne.n	8004b8e <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	3304      	adds	r3, #4
 8004b78:	2102      	movs	r1, #2
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	f000 f820 	bl	8004bc0 <RCCEx_PLLSAI1_Config>
 8004b80:	4603      	mov	r3, r0
 8004b82:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004b84:	7cfb      	ldrb	r3, [r7, #19]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d001      	beq.n	8004b8e <HAL_RCCEx_PeriphCLKConfig+0x442>
      {
        /* set overall return value */
        status = ret;
 8004b8a:	7cfb      	ldrb	r3, [r7, #19]
 8004b8c:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d00a      	beq.n	8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x464>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004b9a:	4b08      	ldr	r3, [pc, #32]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004b9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ba0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ba8:	4904      	ldr	r1, [pc, #16]	; (8004bbc <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004baa:	4313      	orrs	r3, r2
 8004bac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004bb0:	7cbb      	ldrb	r3, [r7, #18]
}
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	3718      	adds	r7, #24
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	bd80      	pop	{r7, pc}
 8004bba:	bf00      	nop
 8004bbc:	40021000 	.word	0x40021000

08004bc0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b084      	sub	sp, #16
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
 8004bc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004bca:	2300      	movs	r3, #0
 8004bcc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004bce:	4b74      	ldr	r3, [pc, #464]	; (8004da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004bd0:	68db      	ldr	r3, [r3, #12]
 8004bd2:	f003 0303 	and.w	r3, r3, #3
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d018      	beq.n	8004c0c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004bda:	4b71      	ldr	r3, [pc, #452]	; (8004da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004bdc:	68db      	ldr	r3, [r3, #12]
 8004bde:	f003 0203 	and.w	r2, r3, #3
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	429a      	cmp	r2, r3
 8004be8:	d10d      	bne.n	8004c06 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
       ||
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d009      	beq.n	8004c06 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004bf2:	4b6b      	ldr	r3, [pc, #428]	; (8004da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004bf4:	68db      	ldr	r3, [r3, #12]
 8004bf6:	091b      	lsrs	r3, r3, #4
 8004bf8:	f003 0307 	and.w	r3, r3, #7
 8004bfc:	1c5a      	adds	r2, r3, #1
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	685b      	ldr	r3, [r3, #4]
       ||
 8004c02:	429a      	cmp	r2, r3
 8004c04:	d047      	beq.n	8004c96 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	73fb      	strb	r3, [r7, #15]
 8004c0a:	e044      	b.n	8004c96 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	2b03      	cmp	r3, #3
 8004c12:	d018      	beq.n	8004c46 <RCCEx_PLLSAI1_Config+0x86>
 8004c14:	2b03      	cmp	r3, #3
 8004c16:	d825      	bhi.n	8004c64 <RCCEx_PLLSAI1_Config+0xa4>
 8004c18:	2b01      	cmp	r3, #1
 8004c1a:	d002      	beq.n	8004c22 <RCCEx_PLLSAI1_Config+0x62>
 8004c1c:	2b02      	cmp	r3, #2
 8004c1e:	d009      	beq.n	8004c34 <RCCEx_PLLSAI1_Config+0x74>
 8004c20:	e020      	b.n	8004c64 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004c22:	4b5f      	ldr	r3, [pc, #380]	; (8004da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f003 0302 	and.w	r3, r3, #2
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d11d      	bne.n	8004c6a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c32:	e01a      	b.n	8004c6a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004c34:	4b5a      	ldr	r3, [pc, #360]	; (8004da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d116      	bne.n	8004c6e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004c40:	2301      	movs	r3, #1
 8004c42:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c44:	e013      	b.n	8004c6e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004c46:	4b56      	ldr	r3, [pc, #344]	; (8004da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d10f      	bne.n	8004c72 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004c52:	4b53      	ldr	r3, [pc, #332]	; (8004da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d109      	bne.n	8004c72 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004c5e:	2301      	movs	r3, #1
 8004c60:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004c62:	e006      	b.n	8004c72 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004c64:	2301      	movs	r3, #1
 8004c66:	73fb      	strb	r3, [r7, #15]
      break;
 8004c68:	e004      	b.n	8004c74 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004c6a:	bf00      	nop
 8004c6c:	e002      	b.n	8004c74 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004c6e:	bf00      	nop
 8004c70:	e000      	b.n	8004c74 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004c72:	bf00      	nop
    }

    if(status == HAL_OK)
 8004c74:	7bfb      	ldrb	r3, [r7, #15]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d10d      	bne.n	8004c96 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004c7a:	4b49      	ldr	r3, [pc, #292]	; (8004da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004c7c:	68db      	ldr	r3, [r3, #12]
 8004c7e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6819      	ldr	r1, [r3, #0]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	3b01      	subs	r3, #1
 8004c8c:	011b      	lsls	r3, r3, #4
 8004c8e:	430b      	orrs	r3, r1
 8004c90:	4943      	ldr	r1, [pc, #268]	; (8004da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004c92:	4313      	orrs	r3, r2
 8004c94:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004c96:	7bfb      	ldrb	r3, [r7, #15]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d17c      	bne.n	8004d96 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004c9c:	4b40      	ldr	r3, [pc, #256]	; (8004da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a3f      	ldr	r2, [pc, #252]	; (8004da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ca2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004ca6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ca8:	f7fd f934 	bl	8001f14 <HAL_GetTick>
 8004cac:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004cae:	e009      	b.n	8004cc4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004cb0:	f7fd f930 	bl	8001f14 <HAL_GetTick>
 8004cb4:	4602      	mov	r2, r0
 8004cb6:	68bb      	ldr	r3, [r7, #8]
 8004cb8:	1ad3      	subs	r3, r2, r3
 8004cba:	2b02      	cmp	r3, #2
 8004cbc:	d902      	bls.n	8004cc4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004cbe:	2303      	movs	r3, #3
 8004cc0:	73fb      	strb	r3, [r7, #15]
        break;
 8004cc2:	e005      	b.n	8004cd0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004cc4:	4b36      	ldr	r3, [pc, #216]	; (8004da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d1ef      	bne.n	8004cb0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004cd0:	7bfb      	ldrb	r3, [r7, #15]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d15f      	bne.n	8004d96 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d110      	bne.n	8004cfe <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004cdc:	4b30      	ldr	r3, [pc, #192]	; (8004da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004cde:	691b      	ldr	r3, [r3, #16]
 8004ce0:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8004ce4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004ce8:	687a      	ldr	r2, [r7, #4]
 8004cea:	6892      	ldr	r2, [r2, #8]
 8004cec:	0211      	lsls	r1, r2, #8
 8004cee:	687a      	ldr	r2, [r7, #4]
 8004cf0:	68d2      	ldr	r2, [r2, #12]
 8004cf2:	06d2      	lsls	r2, r2, #27
 8004cf4:	430a      	orrs	r2, r1
 8004cf6:	492a      	ldr	r1, [pc, #168]	; (8004da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004cf8:	4313      	orrs	r3, r2
 8004cfa:	610b      	str	r3, [r1, #16]
 8004cfc:	e027      	b.n	8004d4e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	2b01      	cmp	r3, #1
 8004d02:	d112      	bne.n	8004d2a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004d04:	4b26      	ldr	r3, [pc, #152]	; (8004da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d06:	691b      	ldr	r3, [r3, #16]
 8004d08:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004d0c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004d10:	687a      	ldr	r2, [r7, #4]
 8004d12:	6892      	ldr	r2, [r2, #8]
 8004d14:	0211      	lsls	r1, r2, #8
 8004d16:	687a      	ldr	r2, [r7, #4]
 8004d18:	6912      	ldr	r2, [r2, #16]
 8004d1a:	0852      	lsrs	r2, r2, #1
 8004d1c:	3a01      	subs	r2, #1
 8004d1e:	0552      	lsls	r2, r2, #21
 8004d20:	430a      	orrs	r2, r1
 8004d22:	491f      	ldr	r1, [pc, #124]	; (8004da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d24:	4313      	orrs	r3, r2
 8004d26:	610b      	str	r3, [r1, #16]
 8004d28:	e011      	b.n	8004d4e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004d2a:	4b1d      	ldr	r3, [pc, #116]	; (8004da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d2c:	691b      	ldr	r3, [r3, #16]
 8004d2e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004d32:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004d36:	687a      	ldr	r2, [r7, #4]
 8004d38:	6892      	ldr	r2, [r2, #8]
 8004d3a:	0211      	lsls	r1, r2, #8
 8004d3c:	687a      	ldr	r2, [r7, #4]
 8004d3e:	6952      	ldr	r2, [r2, #20]
 8004d40:	0852      	lsrs	r2, r2, #1
 8004d42:	3a01      	subs	r2, #1
 8004d44:	0652      	lsls	r2, r2, #25
 8004d46:	430a      	orrs	r2, r1
 8004d48:	4915      	ldr	r1, [pc, #84]	; (8004da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004d4e:	4b14      	ldr	r3, [pc, #80]	; (8004da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4a13      	ldr	r2, [pc, #76]	; (8004da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d54:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004d58:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d5a:	f7fd f8db 	bl	8001f14 <HAL_GetTick>
 8004d5e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004d60:	e009      	b.n	8004d76 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004d62:	f7fd f8d7 	bl	8001f14 <HAL_GetTick>
 8004d66:	4602      	mov	r2, r0
 8004d68:	68bb      	ldr	r3, [r7, #8]
 8004d6a:	1ad3      	subs	r3, r2, r3
 8004d6c:	2b02      	cmp	r3, #2
 8004d6e:	d902      	bls.n	8004d76 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004d70:	2303      	movs	r3, #3
 8004d72:	73fb      	strb	r3, [r7, #15]
          break;
 8004d74:	e005      	b.n	8004d82 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004d76:	4b0a      	ldr	r3, [pc, #40]	; (8004da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d0ef      	beq.n	8004d62 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8004d82:	7bfb      	ldrb	r3, [r7, #15]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d106      	bne.n	8004d96 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004d88:	4b05      	ldr	r3, [pc, #20]	; (8004da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d8a:	691a      	ldr	r2, [r3, #16]
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	699b      	ldr	r3, [r3, #24]
 8004d90:	4903      	ldr	r1, [pc, #12]	; (8004da0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004d92:	4313      	orrs	r3, r2
 8004d94:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004d96:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	3710      	adds	r7, #16
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	bd80      	pop	{r7, pc}
 8004da0:	40021000 	.word	0x40021000

08004da4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b084      	sub	sp, #16
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d101      	bne.n	8004db6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004db2:	2301      	movs	r3, #1
 8004db4:	e095      	b.n	8004ee2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d108      	bne.n	8004dd0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004dc6:	d009      	beq.n	8004ddc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	61da      	str	r2, [r3, #28]
 8004dce:	e005      	b.n	8004ddc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2200      	movs	r2, #0
 8004dda:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2200      	movs	r2, #0
 8004de0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004de8:	b2db      	uxtb	r3, r3
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d106      	bne.n	8004dfc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2200      	movs	r2, #0
 8004df2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004df6:	6878      	ldr	r0, [r7, #4]
 8004df8:	f7fc feda 	bl	8001bb0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2202      	movs	r2, #2
 8004e00:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	681a      	ldr	r2, [r3, #0]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e12:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	68db      	ldr	r3, [r3, #12]
 8004e18:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004e1c:	d902      	bls.n	8004e24 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004e1e:	2300      	movs	r3, #0
 8004e20:	60fb      	str	r3, [r7, #12]
 8004e22:	e002      	b.n	8004e2a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004e24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004e28:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	68db      	ldr	r3, [r3, #12]
 8004e2e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004e32:	d007      	beq.n	8004e44 <HAL_SPI_Init+0xa0>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	68db      	ldr	r3, [r3, #12]
 8004e38:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004e3c:	d002      	beq.n	8004e44 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2200      	movs	r2, #0
 8004e42:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	689b      	ldr	r3, [r3, #8]
 8004e50:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004e54:	431a      	orrs	r2, r3
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	691b      	ldr	r3, [r3, #16]
 8004e5a:	f003 0302 	and.w	r3, r3, #2
 8004e5e:	431a      	orrs	r2, r3
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	695b      	ldr	r3, [r3, #20]
 8004e64:	f003 0301 	and.w	r3, r3, #1
 8004e68:	431a      	orrs	r2, r3
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	699b      	ldr	r3, [r3, #24]
 8004e6e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e72:	431a      	orrs	r2, r3
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	69db      	ldr	r3, [r3, #28]
 8004e78:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004e7c:	431a      	orrs	r2, r3
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6a1b      	ldr	r3, [r3, #32]
 8004e82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e86:	ea42 0103 	orr.w	r1, r2, r3
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e8e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	430a      	orrs	r2, r1
 8004e98:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	699b      	ldr	r3, [r3, #24]
 8004e9e:	0c1b      	lsrs	r3, r3, #16
 8004ea0:	f003 0204 	and.w	r2, r3, #4
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ea8:	f003 0310 	and.w	r3, r3, #16
 8004eac:	431a      	orrs	r2, r3
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004eb2:	f003 0308 	and.w	r3, r3, #8
 8004eb6:	431a      	orrs	r2, r3
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	68db      	ldr	r3, [r3, #12]
 8004ebc:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004ec0:	ea42 0103 	orr.w	r1, r2, r3
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	430a      	orrs	r2, r1
 8004ed0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2201      	movs	r2, #1
 8004edc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004ee0:	2300      	movs	r3, #0
}
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	3710      	adds	r7, #16
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	bd80      	pop	{r7, pc}

08004eea <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004eea:	b580      	push	{r7, lr}
 8004eec:	b088      	sub	sp, #32
 8004eee:	af00      	add	r7, sp, #0
 8004ef0:	60f8      	str	r0, [r7, #12]
 8004ef2:	60b9      	str	r1, [r7, #8]
 8004ef4:	603b      	str	r3, [r7, #0]
 8004ef6:	4613      	mov	r3, r2
 8004ef8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004efa:	2300      	movs	r3, #0
 8004efc:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004f04:	2b01      	cmp	r3, #1
 8004f06:	d101      	bne.n	8004f0c <HAL_SPI_Transmit+0x22>
 8004f08:	2302      	movs	r3, #2
 8004f0a:	e158      	b.n	80051be <HAL_SPI_Transmit+0x2d4>
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	2201      	movs	r2, #1
 8004f10:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004f14:	f7fc fffe 	bl	8001f14 <HAL_GetTick>
 8004f18:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004f1a:	88fb      	ldrh	r3, [r7, #6]
 8004f1c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004f24:	b2db      	uxtb	r3, r3
 8004f26:	2b01      	cmp	r3, #1
 8004f28:	d002      	beq.n	8004f30 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004f2a:	2302      	movs	r3, #2
 8004f2c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004f2e:	e13d      	b.n	80051ac <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d002      	beq.n	8004f3c <HAL_SPI_Transmit+0x52>
 8004f36:	88fb      	ldrh	r3, [r7, #6]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d102      	bne.n	8004f42 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004f3c:	2301      	movs	r3, #1
 8004f3e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004f40:	e134      	b.n	80051ac <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	2203      	movs	r2, #3
 8004f46:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	68ba      	ldr	r2, [r7, #8]
 8004f54:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	88fa      	ldrh	r2, [r7, #6]
 8004f5a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	88fa      	ldrh	r2, [r7, #6]
 8004f60:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	2200      	movs	r2, #0
 8004f66:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	2200      	movs	r2, #0
 8004f74:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	2200      	movs	r2, #0
 8004f82:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f8c:	d10f      	bne.n	8004fae <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	681a      	ldr	r2, [r3, #0]
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f9c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	681a      	ldr	r2, [r3, #0]
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004fac:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fb8:	2b40      	cmp	r3, #64	; 0x40
 8004fba:	d007      	beq.n	8004fcc <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004fca:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	68db      	ldr	r3, [r3, #12]
 8004fd0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004fd4:	d94b      	bls.n	800506e <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d002      	beq.n	8004fe4 <HAL_SPI_Transmit+0xfa>
 8004fde:	8afb      	ldrh	r3, [r7, #22]
 8004fe0:	2b01      	cmp	r3, #1
 8004fe2:	d13e      	bne.n	8005062 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fe8:	881a      	ldrh	r2, [r3, #0]
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ff4:	1c9a      	adds	r2, r3, #2
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ffe:	b29b      	uxth	r3, r3
 8005000:	3b01      	subs	r3, #1
 8005002:	b29a      	uxth	r2, r3
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005008:	e02b      	b.n	8005062 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	f003 0302 	and.w	r3, r3, #2
 8005014:	2b02      	cmp	r3, #2
 8005016:	d112      	bne.n	800503e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800501c:	881a      	ldrh	r2, [r3, #0]
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005028:	1c9a      	adds	r2, r3, #2
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005032:	b29b      	uxth	r3, r3
 8005034:	3b01      	subs	r3, #1
 8005036:	b29a      	uxth	r2, r3
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800503c:	e011      	b.n	8005062 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800503e:	f7fc ff69 	bl	8001f14 <HAL_GetTick>
 8005042:	4602      	mov	r2, r0
 8005044:	69bb      	ldr	r3, [r7, #24]
 8005046:	1ad3      	subs	r3, r2, r3
 8005048:	683a      	ldr	r2, [r7, #0]
 800504a:	429a      	cmp	r2, r3
 800504c:	d803      	bhi.n	8005056 <HAL_SPI_Transmit+0x16c>
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005054:	d102      	bne.n	800505c <HAL_SPI_Transmit+0x172>
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d102      	bne.n	8005062 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800505c:	2303      	movs	r3, #3
 800505e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005060:	e0a4      	b.n	80051ac <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005066:	b29b      	uxth	r3, r3
 8005068:	2b00      	cmp	r3, #0
 800506a:	d1ce      	bne.n	800500a <HAL_SPI_Transmit+0x120>
 800506c:	e07c      	b.n	8005168 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d002      	beq.n	800507c <HAL_SPI_Transmit+0x192>
 8005076:	8afb      	ldrh	r3, [r7, #22]
 8005078:	2b01      	cmp	r3, #1
 800507a:	d170      	bne.n	800515e <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005080:	b29b      	uxth	r3, r3
 8005082:	2b01      	cmp	r3, #1
 8005084:	d912      	bls.n	80050ac <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800508a:	881a      	ldrh	r2, [r3, #0]
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005096:	1c9a      	adds	r2, r3, #2
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050a0:	b29b      	uxth	r3, r3
 80050a2:	3b02      	subs	r3, #2
 80050a4:	b29a      	uxth	r2, r3
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80050aa:	e058      	b.n	800515e <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	330c      	adds	r3, #12
 80050b6:	7812      	ldrb	r2, [r2, #0]
 80050b8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050be:	1c5a      	adds	r2, r3, #1
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050c8:	b29b      	uxth	r3, r3
 80050ca:	3b01      	subs	r3, #1
 80050cc:	b29a      	uxth	r2, r3
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80050d2:	e044      	b.n	800515e <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	689b      	ldr	r3, [r3, #8]
 80050da:	f003 0302 	and.w	r3, r3, #2
 80050de:	2b02      	cmp	r3, #2
 80050e0:	d12b      	bne.n	800513a <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050e6:	b29b      	uxth	r3, r3
 80050e8:	2b01      	cmp	r3, #1
 80050ea:	d912      	bls.n	8005112 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050f0:	881a      	ldrh	r2, [r3, #0]
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050fc:	1c9a      	adds	r2, r3, #2
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005106:	b29b      	uxth	r3, r3
 8005108:	3b02      	subs	r3, #2
 800510a:	b29a      	uxth	r2, r3
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005110:	e025      	b.n	800515e <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	330c      	adds	r3, #12
 800511c:	7812      	ldrb	r2, [r2, #0]
 800511e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005124:	1c5a      	adds	r2, r3, #1
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800512e:	b29b      	uxth	r3, r3
 8005130:	3b01      	subs	r3, #1
 8005132:	b29a      	uxth	r2, r3
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005138:	e011      	b.n	800515e <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800513a:	f7fc feeb 	bl	8001f14 <HAL_GetTick>
 800513e:	4602      	mov	r2, r0
 8005140:	69bb      	ldr	r3, [r7, #24]
 8005142:	1ad3      	subs	r3, r2, r3
 8005144:	683a      	ldr	r2, [r7, #0]
 8005146:	429a      	cmp	r2, r3
 8005148:	d803      	bhi.n	8005152 <HAL_SPI_Transmit+0x268>
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005150:	d102      	bne.n	8005158 <HAL_SPI_Transmit+0x26e>
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d102      	bne.n	800515e <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8005158:	2303      	movs	r3, #3
 800515a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800515c:	e026      	b.n	80051ac <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005162:	b29b      	uxth	r3, r3
 8005164:	2b00      	cmp	r3, #0
 8005166:	d1b5      	bne.n	80050d4 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005168:	69ba      	ldr	r2, [r7, #24]
 800516a:	6839      	ldr	r1, [r7, #0]
 800516c:	68f8      	ldr	r0, [r7, #12]
 800516e:	f000 fb0d 	bl	800578c <SPI_EndRxTxTransaction>
 8005172:	4603      	mov	r3, r0
 8005174:	2b00      	cmp	r3, #0
 8005176:	d002      	beq.n	800517e <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	2220      	movs	r2, #32
 800517c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	689b      	ldr	r3, [r3, #8]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d10a      	bne.n	800519c <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005186:	2300      	movs	r3, #0
 8005188:	613b      	str	r3, [r7, #16]
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	68db      	ldr	r3, [r3, #12]
 8005190:	613b      	str	r3, [r7, #16]
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	689b      	ldr	r3, [r3, #8]
 8005198:	613b      	str	r3, [r7, #16]
 800519a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d002      	beq.n	80051aa <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 80051a4:	2301      	movs	r3, #1
 80051a6:	77fb      	strb	r3, [r7, #31]
 80051a8:	e000      	b.n	80051ac <HAL_SPI_Transmit+0x2c2>
  }

error:
 80051aa:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2201      	movs	r2, #1
 80051b0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	2200      	movs	r2, #0
 80051b8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80051bc:	7ffb      	ldrb	r3, [r7, #31]
}
 80051be:	4618      	mov	r0, r3
 80051c0:	3720      	adds	r7, #32
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bd80      	pop	{r7, pc}
	...

080051c8 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b086      	sub	sp, #24
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	60f8      	str	r0, [r7, #12]
 80051d0:	60b9      	str	r1, [r7, #8]
 80051d2:	4613      	mov	r3, r2
 80051d4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80051d6:	2300      	movs	r3, #0
 80051d8:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	d101      	bne.n	80051e8 <HAL_SPI_Transmit_DMA+0x20>
 80051e4:	2302      	movs	r3, #2
 80051e6:	e0d8      	b.n	800539a <HAL_SPI_Transmit_DMA+0x1d2>
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2201      	movs	r2, #1
 80051ec:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80051f6:	b2db      	uxtb	r3, r3
 80051f8:	2b01      	cmp	r3, #1
 80051fa:	d002      	beq.n	8005202 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 80051fc:	2302      	movs	r3, #2
 80051fe:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005200:	e0c6      	b.n	8005390 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 8005202:	68bb      	ldr	r3, [r7, #8]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d002      	beq.n	800520e <HAL_SPI_Transmit_DMA+0x46>
 8005208:	88fb      	ldrh	r3, [r7, #6]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d102      	bne.n	8005214 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800520e:	2301      	movs	r3, #1
 8005210:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005212:	e0bd      	b.n	8005390 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	2203      	movs	r2, #3
 8005218:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2200      	movs	r2, #0
 8005220:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	68ba      	ldr	r2, [r7, #8]
 8005226:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	88fa      	ldrh	r2, [r7, #6]
 800522c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	88fa      	ldrh	r2, [r7, #6]
 8005232:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2200      	movs	r2, #0
 8005238:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	2200      	movs	r2, #0
 800523e:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	2200      	movs	r2, #0
 8005244:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	2200      	movs	r2, #0
 800524a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	2200      	movs	r2, #0
 8005252:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800525e:	d10f      	bne.n	8005280 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	681a      	ldr	r2, [r3, #0]
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800526e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	681a      	ldr	r2, [r3, #0]
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800527e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005284:	4a47      	ldr	r2, [pc, #284]	; (80053a4 <HAL_SPI_Transmit_DMA+0x1dc>)
 8005286:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800528c:	4a46      	ldr	r2, [pc, #280]	; (80053a8 <HAL_SPI_Transmit_DMA+0x1e0>)
 800528e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005294:	4a45      	ldr	r2, [pc, #276]	; (80053ac <HAL_SPI_Transmit_DMA+0x1e4>)
 8005296:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800529c:	2200      	movs	r2, #0
 800529e:	639a      	str	r2, [r3, #56]	; 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	685a      	ldr	r2, [r3, #4]
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80052ae:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	68db      	ldr	r3, [r3, #12]
 80052b4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80052b8:	d82d      	bhi.n	8005316 <HAL_SPI_Transmit_DMA+0x14e>
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052be:	699b      	ldr	r3, [r3, #24]
 80052c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052c4:	d127      	bne.n	8005316 <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052ca:	b29b      	uxth	r3, r3
 80052cc:	f003 0301 	and.w	r3, r3, #1
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d10f      	bne.n	80052f4 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	685a      	ldr	r2, [r3, #4]
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80052e2:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052e8:	b29b      	uxth	r3, r3
 80052ea:	085b      	lsrs	r3, r3, #1
 80052ec:	b29a      	uxth	r2, r3
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80052f2:	e010      	b.n	8005316 <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	685a      	ldr	r2, [r3, #4]
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005302:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005308:	b29b      	uxth	r3, r3
 800530a:	085b      	lsrs	r3, r3, #1
 800530c:	b29b      	uxth	r3, r3
 800530e:	3301      	adds	r3, #1
 8005310:	b29a      	uxth	r2, r3
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800531e:	4619      	mov	r1, r3
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	330c      	adds	r3, #12
 8005326:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800532c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800532e:	f7fe f83f 	bl	80033b0 <HAL_DMA_Start_IT>
 8005332:	4603      	mov	r3, r0
 8005334:	2b00      	cmp	r3, #0
 8005336:	d00c      	beq.n	8005352 <HAL_SPI_Transmit_DMA+0x18a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800533c:	f043 0210 	orr.w	r2, r3, #16
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8005344:	2301      	movs	r3, #1
 8005346:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2201      	movs	r2, #1
 800534c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8005350:	e01e      	b.n	8005390 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800535c:	2b40      	cmp	r3, #64	; 0x40
 800535e:	d007      	beq.n	8005370 <HAL_SPI_Transmit_DMA+0x1a8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	681a      	ldr	r2, [r3, #0]
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800536e:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	685a      	ldr	r2, [r3, #4]
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f042 0220 	orr.w	r2, r2, #32
 800537e:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	685a      	ldr	r2, [r3, #4]
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f042 0202 	orr.w	r2, r2, #2
 800538e:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	2200      	movs	r2, #0
 8005394:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005398:	7dfb      	ldrb	r3, [r7, #23]
}
 800539a:	4618      	mov	r0, r3
 800539c:	3718      	adds	r7, #24
 800539e:	46bd      	mov	sp, r7
 80053a0:	bd80      	pop	{r7, pc}
 80053a2:	bf00      	nop
 80053a4:	080054fd 	.word	0x080054fd
 80053a8:	08005457 	.word	0x08005457
 80053ac:	08005519 	.word	0x08005519

080053b0 <HAL_SPI_DMAStop>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b084      	sub	sp, #16
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80053b8:	2300      	movs	r3, #0
 80053ba:	73fb      	strb	r3, [r7, #15]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_SPI_TxCpltCallback() or HAL_SPI_RxCpltCallback() or HAL_SPI_TxRxCpltCallback()
     */

  /* Abort the SPI DMA tx Stream/Channel  */
  if (hspi->hdmatx != NULL)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d00f      	beq.n	80053e4 <HAL_SPI_DMAStop+0x34>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmatx))
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053c8:	4618      	mov	r0, r3
 80053ca:	f7fe f851 	bl	8003470 <HAL_DMA_Abort>
 80053ce:	4603      	mov	r3, r0
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d007      	beq.n	80053e4 <HAL_SPI_DMAStop+0x34>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053d8:	f043 0210 	orr.w	r2, r3, #16
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	661a      	str	r2, [r3, #96]	; 0x60
      errorcode = HAL_ERROR;
 80053e0:	2301      	movs	r3, #1
 80053e2:	73fb      	strb	r3, [r7, #15]
    }
  }
  /* Abort the SPI DMA rx Stream/Channel  */
  if (hspi->hdmarx != NULL)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d00f      	beq.n	800540c <HAL_SPI_DMAStop+0x5c>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmarx))
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053f0:	4618      	mov	r0, r3
 80053f2:	f7fe f83d 	bl	8003470 <HAL_DMA_Abort>
 80053f6:	4603      	mov	r3, r0
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d007      	beq.n	800540c <HAL_SPI_DMAStop+0x5c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005400:	f043 0210 	orr.w	r2, r3, #16
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	661a      	str	r2, [r3, #96]	; 0x60
      errorcode = HAL_ERROR;
 8005408:	2301      	movs	r3, #1
 800540a:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* Disable the SPI DMA Tx & Rx requests */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	685a      	ldr	r2, [r3, #4]
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f022 0203 	bic.w	r2, r2, #3
 800541a:	605a      	str	r2, [r3, #4]
  hspi->State = HAL_SPI_STATE_READY;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2201      	movs	r2, #1
 8005420:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  return errorcode;
 8005424:	7bfb      	ldrb	r3, [r7, #15]
}
 8005426:	4618      	mov	r0, r3
 8005428:	3710      	adds	r7, #16
 800542a:	46bd      	mov	sp, r7
 800542c:	bd80      	pop	{r7, pc}

0800542e <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800542e:	b480      	push	{r7}
 8005430:	b083      	sub	sp, #12
 8005432:	af00      	add	r7, sp, #0
 8005434:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8005436:	bf00      	nop
 8005438:	370c      	adds	r7, #12
 800543a:	46bd      	mov	sp, r7
 800543c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005440:	4770      	bx	lr

08005442 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005442:	b480      	push	{r7}
 8005444:	b083      	sub	sp, #12
 8005446:	af00      	add	r7, sp, #0
 8005448:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800544a:	bf00      	nop
 800544c:	370c      	adds	r7, #12
 800544e:	46bd      	mov	sp, r7
 8005450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005454:	4770      	bx	lr

08005456 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005456:	b580      	push	{r7, lr}
 8005458:	b086      	sub	sp, #24
 800545a:	af00      	add	r7, sp, #0
 800545c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005462:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005464:	f7fc fd56 	bl	8001f14 <HAL_GetTick>
 8005468:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f003 0320 	and.w	r3, r3, #32
 8005474:	2b20      	cmp	r3, #32
 8005476:	d03b      	beq.n	80054f0 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	685a      	ldr	r2, [r3, #4]
 800547e:	697b      	ldr	r3, [r7, #20]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f022 0220 	bic.w	r2, r2, #32
 8005486:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005488:	697b      	ldr	r3, [r7, #20]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	685a      	ldr	r2, [r3, #4]
 800548e:	697b      	ldr	r3, [r7, #20]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f022 0202 	bic.w	r2, r2, #2
 8005496:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005498:	693a      	ldr	r2, [r7, #16]
 800549a:	2164      	movs	r1, #100	; 0x64
 800549c:	6978      	ldr	r0, [r7, #20]
 800549e:	f000 f975 	bl	800578c <SPI_EndRxTxTransaction>
 80054a2:	4603      	mov	r3, r0
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d005      	beq.n	80054b4 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054a8:	697b      	ldr	r3, [r7, #20]
 80054aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054ac:	f043 0220 	orr.w	r2, r3, #32
 80054b0:	697b      	ldr	r3, [r7, #20]
 80054b2:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80054b4:	697b      	ldr	r3, [r7, #20]
 80054b6:	689b      	ldr	r3, [r3, #8]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d10a      	bne.n	80054d2 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80054bc:	2300      	movs	r3, #0
 80054be:	60fb      	str	r3, [r7, #12]
 80054c0:	697b      	ldr	r3, [r7, #20]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	68db      	ldr	r3, [r3, #12]
 80054c6:	60fb      	str	r3, [r7, #12]
 80054c8:	697b      	ldr	r3, [r7, #20]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	689b      	ldr	r3, [r3, #8]
 80054ce:	60fb      	str	r3, [r7, #12]
 80054d0:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80054d2:	697b      	ldr	r3, [r7, #20]
 80054d4:	2200      	movs	r2, #0
 80054d6:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80054d8:	697b      	ldr	r3, [r7, #20]
 80054da:	2201      	movs	r2, #1
 80054dc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80054e0:	697b      	ldr	r3, [r7, #20]
 80054e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d003      	beq.n	80054f0 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80054e8:	6978      	ldr	r0, [r7, #20]
 80054ea:	f7ff ffaa 	bl	8005442 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80054ee:	e002      	b.n	80054f6 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80054f0:	6978      	ldr	r0, [r7, #20]
 80054f2:	f7fb fcff 	bl	8000ef4 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80054f6:	3718      	adds	r7, #24
 80054f8:	46bd      	mov	sp, r7
 80054fa:	bd80      	pop	{r7, pc}

080054fc <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b084      	sub	sp, #16
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005508:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800550a:	68f8      	ldr	r0, [r7, #12]
 800550c:	f7ff ff8f 	bl	800542e <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005510:	bf00      	nop
 8005512:	3710      	adds	r7, #16
 8005514:	46bd      	mov	sp, r7
 8005516:	bd80      	pop	{r7, pc}

08005518 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b084      	sub	sp, #16
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005524:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	685a      	ldr	r2, [r3, #4]
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f022 0203 	bic.w	r2, r2, #3
 8005534:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800553a:	f043 0210 	orr.w	r2, r3, #16
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	2201      	movs	r2, #1
 8005546:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800554a:	68f8      	ldr	r0, [r7, #12]
 800554c:	f7ff ff79 	bl	8005442 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005550:	bf00      	nop
 8005552:	3710      	adds	r7, #16
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}

08005558 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b088      	sub	sp, #32
 800555c:	af00      	add	r7, sp, #0
 800555e:	60f8      	str	r0, [r7, #12]
 8005560:	60b9      	str	r1, [r7, #8]
 8005562:	603b      	str	r3, [r7, #0]
 8005564:	4613      	mov	r3, r2
 8005566:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005568:	f7fc fcd4 	bl	8001f14 <HAL_GetTick>
 800556c:	4602      	mov	r2, r0
 800556e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005570:	1a9b      	subs	r3, r3, r2
 8005572:	683a      	ldr	r2, [r7, #0]
 8005574:	4413      	add	r3, r2
 8005576:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005578:	f7fc fccc 	bl	8001f14 <HAL_GetTick>
 800557c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800557e:	4b39      	ldr	r3, [pc, #228]	; (8005664 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	015b      	lsls	r3, r3, #5
 8005584:	0d1b      	lsrs	r3, r3, #20
 8005586:	69fa      	ldr	r2, [r7, #28]
 8005588:	fb02 f303 	mul.w	r3, r2, r3
 800558c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800558e:	e054      	b.n	800563a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005596:	d050      	beq.n	800563a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005598:	f7fc fcbc 	bl	8001f14 <HAL_GetTick>
 800559c:	4602      	mov	r2, r0
 800559e:	69bb      	ldr	r3, [r7, #24]
 80055a0:	1ad3      	subs	r3, r2, r3
 80055a2:	69fa      	ldr	r2, [r7, #28]
 80055a4:	429a      	cmp	r2, r3
 80055a6:	d902      	bls.n	80055ae <SPI_WaitFlagStateUntilTimeout+0x56>
 80055a8:	69fb      	ldr	r3, [r7, #28]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d13d      	bne.n	800562a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	685a      	ldr	r2, [r3, #4]
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80055bc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80055c6:	d111      	bne.n	80055ec <SPI_WaitFlagStateUntilTimeout+0x94>
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	689b      	ldr	r3, [r3, #8]
 80055cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80055d0:	d004      	beq.n	80055dc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	689b      	ldr	r3, [r3, #8]
 80055d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055da:	d107      	bne.n	80055ec <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	681a      	ldr	r2, [r3, #0]
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055ea:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055f4:	d10f      	bne.n	8005616 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	681a      	ldr	r2, [r3, #0]
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005604:	601a      	str	r2, [r3, #0]
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	681a      	ldr	r2, [r3, #0]
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005614:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	2201      	movs	r2, #1
 800561a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2200      	movs	r2, #0
 8005622:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005626:	2303      	movs	r3, #3
 8005628:	e017      	b.n	800565a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800562a:	697b      	ldr	r3, [r7, #20]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d101      	bne.n	8005634 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005630:	2300      	movs	r3, #0
 8005632:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005634:	697b      	ldr	r3, [r7, #20]
 8005636:	3b01      	subs	r3, #1
 8005638:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	689a      	ldr	r2, [r3, #8]
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	4013      	ands	r3, r2
 8005644:	68ba      	ldr	r2, [r7, #8]
 8005646:	429a      	cmp	r2, r3
 8005648:	bf0c      	ite	eq
 800564a:	2301      	moveq	r3, #1
 800564c:	2300      	movne	r3, #0
 800564e:	b2db      	uxtb	r3, r3
 8005650:	461a      	mov	r2, r3
 8005652:	79fb      	ldrb	r3, [r7, #7]
 8005654:	429a      	cmp	r2, r3
 8005656:	d19b      	bne.n	8005590 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005658:	2300      	movs	r3, #0
}
 800565a:	4618      	mov	r0, r3
 800565c:	3720      	adds	r7, #32
 800565e:	46bd      	mov	sp, r7
 8005660:	bd80      	pop	{r7, pc}
 8005662:	bf00      	nop
 8005664:	20000020 	.word	0x20000020

08005668 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b088      	sub	sp, #32
 800566c:	af00      	add	r7, sp, #0
 800566e:	60f8      	str	r0, [r7, #12]
 8005670:	60b9      	str	r1, [r7, #8]
 8005672:	607a      	str	r2, [r7, #4]
 8005674:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005676:	f7fc fc4d 	bl	8001f14 <HAL_GetTick>
 800567a:	4602      	mov	r2, r0
 800567c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800567e:	1a9b      	subs	r3, r3, r2
 8005680:	683a      	ldr	r2, [r7, #0]
 8005682:	4413      	add	r3, r2
 8005684:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005686:	f7fc fc45 	bl	8001f14 <HAL_GetTick>
 800568a:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800568c:	4b3e      	ldr	r3, [pc, #248]	; (8005788 <SPI_WaitFifoStateUntilTimeout+0x120>)
 800568e:	681a      	ldr	r2, [r3, #0]
 8005690:	4613      	mov	r3, r2
 8005692:	009b      	lsls	r3, r3, #2
 8005694:	4413      	add	r3, r2
 8005696:	00da      	lsls	r2, r3, #3
 8005698:	1ad3      	subs	r3, r2, r3
 800569a:	0d1b      	lsrs	r3, r3, #20
 800569c:	69fa      	ldr	r2, [r7, #28]
 800569e:	fb02 f303 	mul.w	r3, r2, r3
 80056a2:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 80056a4:	e062      	b.n	800576c <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80056a6:	68bb      	ldr	r3, [r7, #8]
 80056a8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80056ac:	d109      	bne.n	80056c2 <SPI_WaitFifoStateUntilTimeout+0x5a>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d106      	bne.n	80056c2 <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	330c      	adds	r3, #12
 80056ba:	781b      	ldrb	r3, [r3, #0]
 80056bc:	b2db      	uxtb	r3, r3
 80056be:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 80056c0:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056c8:	d050      	beq.n	800576c <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80056ca:	f7fc fc23 	bl	8001f14 <HAL_GetTick>
 80056ce:	4602      	mov	r2, r0
 80056d0:	69bb      	ldr	r3, [r7, #24]
 80056d2:	1ad3      	subs	r3, r2, r3
 80056d4:	69fa      	ldr	r2, [r7, #28]
 80056d6:	429a      	cmp	r2, r3
 80056d8:	d902      	bls.n	80056e0 <SPI_WaitFifoStateUntilTimeout+0x78>
 80056da:	69fb      	ldr	r3, [r7, #28]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d13d      	bne.n	800575c <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	685a      	ldr	r2, [r3, #4]
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80056ee:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	685b      	ldr	r3, [r3, #4]
 80056f4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80056f8:	d111      	bne.n	800571e <SPI_WaitFifoStateUntilTimeout+0xb6>
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	689b      	ldr	r3, [r3, #8]
 80056fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005702:	d004      	beq.n	800570e <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	689b      	ldr	r3, [r3, #8]
 8005708:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800570c:	d107      	bne.n	800571e <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	681a      	ldr	r2, [r3, #0]
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800571c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005722:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005726:	d10f      	bne.n	8005748 <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	681a      	ldr	r2, [r3, #0]
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005736:	601a      	str	r2, [r3, #0]
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	681a      	ldr	r2, [r3, #0]
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005746:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	2201      	movs	r2, #1
 800574c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	2200      	movs	r2, #0
 8005754:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005758:	2303      	movs	r3, #3
 800575a:	e010      	b.n	800577e <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800575c:	693b      	ldr	r3, [r7, #16]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d101      	bne.n	8005766 <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 8005762:	2300      	movs	r3, #0
 8005764:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 8005766:	693b      	ldr	r3, [r7, #16]
 8005768:	3b01      	subs	r3, #1
 800576a:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	689a      	ldr	r2, [r3, #8]
 8005772:	68bb      	ldr	r3, [r7, #8]
 8005774:	4013      	ands	r3, r2
 8005776:	687a      	ldr	r2, [r7, #4]
 8005778:	429a      	cmp	r2, r3
 800577a:	d194      	bne.n	80056a6 <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 800577c:	2300      	movs	r3, #0
}
 800577e:	4618      	mov	r0, r3
 8005780:	3720      	adds	r7, #32
 8005782:	46bd      	mov	sp, r7
 8005784:	bd80      	pop	{r7, pc}
 8005786:	bf00      	nop
 8005788:	20000020 	.word	0x20000020

0800578c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b086      	sub	sp, #24
 8005790:	af02      	add	r7, sp, #8
 8005792:	60f8      	str	r0, [r7, #12]
 8005794:	60b9      	str	r1, [r7, #8]
 8005796:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	9300      	str	r3, [sp, #0]
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	2200      	movs	r2, #0
 80057a0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80057a4:	68f8      	ldr	r0, [r7, #12]
 80057a6:	f7ff ff5f 	bl	8005668 <SPI_WaitFifoStateUntilTimeout>
 80057aa:	4603      	mov	r3, r0
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d007      	beq.n	80057c0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057b4:	f043 0220 	orr.w	r2, r3, #32
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80057bc:	2303      	movs	r3, #3
 80057be:	e027      	b.n	8005810 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	9300      	str	r3, [sp, #0]
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	2200      	movs	r2, #0
 80057c8:	2180      	movs	r1, #128	; 0x80
 80057ca:	68f8      	ldr	r0, [r7, #12]
 80057cc:	f7ff fec4 	bl	8005558 <SPI_WaitFlagStateUntilTimeout>
 80057d0:	4603      	mov	r3, r0
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d007      	beq.n	80057e6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057da:	f043 0220 	orr.w	r2, r3, #32
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80057e2:	2303      	movs	r3, #3
 80057e4:	e014      	b.n	8005810 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	9300      	str	r3, [sp, #0]
 80057ea:	68bb      	ldr	r3, [r7, #8]
 80057ec:	2200      	movs	r2, #0
 80057ee:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80057f2:	68f8      	ldr	r0, [r7, #12]
 80057f4:	f7ff ff38 	bl	8005668 <SPI_WaitFifoStateUntilTimeout>
 80057f8:	4603      	mov	r3, r0
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d007      	beq.n	800580e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005802:	f043 0220 	orr.w	r2, r3, #32
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800580a:	2303      	movs	r3, #3
 800580c:	e000      	b.n	8005810 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800580e:	2300      	movs	r3, #0
}
 8005810:	4618      	mov	r0, r3
 8005812:	3710      	adds	r7, #16
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}

08005818 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b082      	sub	sp, #8
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d101      	bne.n	800582a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005826:	2301      	movs	r3, #1
 8005828:	e049      	b.n	80058be <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005830:	b2db      	uxtb	r3, r3
 8005832:	2b00      	cmp	r3, #0
 8005834:	d106      	bne.n	8005844 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2200      	movs	r2, #0
 800583a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800583e:	6878      	ldr	r0, [r7, #4]
 8005840:	f000 f841 	bl	80058c6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2202      	movs	r2, #2
 8005848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681a      	ldr	r2, [r3, #0]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	3304      	adds	r3, #4
 8005854:	4619      	mov	r1, r3
 8005856:	4610      	mov	r0, r2
 8005858:	f000 f9e4 	bl	8005c24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2201      	movs	r2, #1
 8005860:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2201      	movs	r2, #1
 8005868:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2201      	movs	r2, #1
 8005870:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2201      	movs	r2, #1
 8005878:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2201      	movs	r2, #1
 8005880:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2201      	movs	r2, #1
 8005890:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2201      	movs	r2, #1
 8005898:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2201      	movs	r2, #1
 80058a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2201      	movs	r2, #1
 80058a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2201      	movs	r2, #1
 80058b0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2201      	movs	r2, #1
 80058b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80058bc:	2300      	movs	r3, #0
}
 80058be:	4618      	mov	r0, r3
 80058c0:	3708      	adds	r7, #8
 80058c2:	46bd      	mov	sp, r7
 80058c4:	bd80      	pop	{r7, pc}

080058c6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80058c6:	b480      	push	{r7}
 80058c8:	b083      	sub	sp, #12
 80058ca:	af00      	add	r7, sp, #0
 80058cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80058ce:	bf00      	nop
 80058d0:	370c      	adds	r7, #12
 80058d2:	46bd      	mov	sp, r7
 80058d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d8:	4770      	bx	lr
	...

080058dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80058dc:	b480      	push	{r7}
 80058de:	b085      	sub	sp, #20
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058ea:	b2db      	uxtb	r3, r3
 80058ec:	2b01      	cmp	r3, #1
 80058ee:	d001      	beq.n	80058f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80058f0:	2301      	movs	r3, #1
 80058f2:	e040      	b.n	8005976 <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2202      	movs	r2, #2
 80058f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	68da      	ldr	r2, [r3, #12]
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f042 0201 	orr.w	r2, r2, #1
 800590a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4a1c      	ldr	r2, [pc, #112]	; (8005984 <HAL_TIM_Base_Start_IT+0xa8>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d00e      	beq.n	8005934 <HAL_TIM_Base_Start_IT+0x58>
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800591e:	d009      	beq.n	8005934 <HAL_TIM_Base_Start_IT+0x58>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4a18      	ldr	r2, [pc, #96]	; (8005988 <HAL_TIM_Base_Start_IT+0xac>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d004      	beq.n	8005934 <HAL_TIM_Base_Start_IT+0x58>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4a17      	ldr	r2, [pc, #92]	; (800598c <HAL_TIM_Base_Start_IT+0xb0>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d115      	bne.n	8005960 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	689a      	ldr	r2, [r3, #8]
 800593a:	4b15      	ldr	r3, [pc, #84]	; (8005990 <HAL_TIM_Base_Start_IT+0xb4>)
 800593c:	4013      	ands	r3, r2
 800593e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2b06      	cmp	r3, #6
 8005944:	d015      	beq.n	8005972 <HAL_TIM_Base_Start_IT+0x96>
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800594c:	d011      	beq.n	8005972 <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	681a      	ldr	r2, [r3, #0]
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f042 0201 	orr.w	r2, r2, #1
 800595c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800595e:	e008      	b.n	8005972 <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	681a      	ldr	r2, [r3, #0]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f042 0201 	orr.w	r2, r2, #1
 800596e:	601a      	str	r2, [r3, #0]
 8005970:	e000      	b.n	8005974 <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005972:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005974:	2300      	movs	r3, #0
}
 8005976:	4618      	mov	r0, r3
 8005978:	3714      	adds	r7, #20
 800597a:	46bd      	mov	sp, r7
 800597c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005980:	4770      	bx	lr
 8005982:	bf00      	nop
 8005984:	40012c00 	.word	0x40012c00
 8005988:	40000400 	.word	0x40000400
 800598c:	40014000 	.word	0x40014000
 8005990:	00010007 	.word	0x00010007

08005994 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b082      	sub	sp, #8
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	691b      	ldr	r3, [r3, #16]
 80059a2:	f003 0302 	and.w	r3, r3, #2
 80059a6:	2b02      	cmp	r3, #2
 80059a8:	d122      	bne.n	80059f0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	68db      	ldr	r3, [r3, #12]
 80059b0:	f003 0302 	and.w	r3, r3, #2
 80059b4:	2b02      	cmp	r3, #2
 80059b6:	d11b      	bne.n	80059f0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f06f 0202 	mvn.w	r2, #2
 80059c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2201      	movs	r2, #1
 80059c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	699b      	ldr	r3, [r3, #24]
 80059ce:	f003 0303 	and.w	r3, r3, #3
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d003      	beq.n	80059de <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80059d6:	6878      	ldr	r0, [r7, #4]
 80059d8:	f000 f905 	bl	8005be6 <HAL_TIM_IC_CaptureCallback>
 80059dc:	e005      	b.n	80059ea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80059de:	6878      	ldr	r0, [r7, #4]
 80059e0:	f000 f8f7 	bl	8005bd2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059e4:	6878      	ldr	r0, [r7, #4]
 80059e6:	f000 f908 	bl	8005bfa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2200      	movs	r2, #0
 80059ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	691b      	ldr	r3, [r3, #16]
 80059f6:	f003 0304 	and.w	r3, r3, #4
 80059fa:	2b04      	cmp	r3, #4
 80059fc:	d122      	bne.n	8005a44 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	68db      	ldr	r3, [r3, #12]
 8005a04:	f003 0304 	and.w	r3, r3, #4
 8005a08:	2b04      	cmp	r3, #4
 8005a0a:	d11b      	bne.n	8005a44 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f06f 0204 	mvn.w	r2, #4
 8005a14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2202      	movs	r2, #2
 8005a1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	699b      	ldr	r3, [r3, #24]
 8005a22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d003      	beq.n	8005a32 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a2a:	6878      	ldr	r0, [r7, #4]
 8005a2c:	f000 f8db 	bl	8005be6 <HAL_TIM_IC_CaptureCallback>
 8005a30:	e005      	b.n	8005a3e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a32:	6878      	ldr	r0, [r7, #4]
 8005a34:	f000 f8cd 	bl	8005bd2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a38:	6878      	ldr	r0, [r7, #4]
 8005a3a:	f000 f8de 	bl	8005bfa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2200      	movs	r2, #0
 8005a42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	691b      	ldr	r3, [r3, #16]
 8005a4a:	f003 0308 	and.w	r3, r3, #8
 8005a4e:	2b08      	cmp	r3, #8
 8005a50:	d122      	bne.n	8005a98 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	68db      	ldr	r3, [r3, #12]
 8005a58:	f003 0308 	and.w	r3, r3, #8
 8005a5c:	2b08      	cmp	r3, #8
 8005a5e:	d11b      	bne.n	8005a98 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f06f 0208 	mvn.w	r2, #8
 8005a68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	2204      	movs	r2, #4
 8005a6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	69db      	ldr	r3, [r3, #28]
 8005a76:	f003 0303 	and.w	r3, r3, #3
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d003      	beq.n	8005a86 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	f000 f8b1 	bl	8005be6 <HAL_TIM_IC_CaptureCallback>
 8005a84:	e005      	b.n	8005a92 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a86:	6878      	ldr	r0, [r7, #4]
 8005a88:	f000 f8a3 	bl	8005bd2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a8c:	6878      	ldr	r0, [r7, #4]
 8005a8e:	f000 f8b4 	bl	8005bfa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2200      	movs	r2, #0
 8005a96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	691b      	ldr	r3, [r3, #16]
 8005a9e:	f003 0310 	and.w	r3, r3, #16
 8005aa2:	2b10      	cmp	r3, #16
 8005aa4:	d122      	bne.n	8005aec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	68db      	ldr	r3, [r3, #12]
 8005aac:	f003 0310 	and.w	r3, r3, #16
 8005ab0:	2b10      	cmp	r3, #16
 8005ab2:	d11b      	bne.n	8005aec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f06f 0210 	mvn.w	r2, #16
 8005abc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2208      	movs	r2, #8
 8005ac2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	69db      	ldr	r3, [r3, #28]
 8005aca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d003      	beq.n	8005ada <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ad2:	6878      	ldr	r0, [r7, #4]
 8005ad4:	f000 f887 	bl	8005be6 <HAL_TIM_IC_CaptureCallback>
 8005ad8:	e005      	b.n	8005ae6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ada:	6878      	ldr	r0, [r7, #4]
 8005adc:	f000 f879 	bl	8005bd2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ae0:	6878      	ldr	r0, [r7, #4]
 8005ae2:	f000 f88a 	bl	8005bfa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2200      	movs	r2, #0
 8005aea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	691b      	ldr	r3, [r3, #16]
 8005af2:	f003 0301 	and.w	r3, r3, #1
 8005af6:	2b01      	cmp	r3, #1
 8005af8:	d10e      	bne.n	8005b18 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	68db      	ldr	r3, [r3, #12]
 8005b00:	f003 0301 	and.w	r3, r3, #1
 8005b04:	2b01      	cmp	r3, #1
 8005b06:	d107      	bne.n	8005b18 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f06f 0201 	mvn.w	r2, #1
 8005b10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005b12:	6878      	ldr	r0, [r7, #4]
 8005b14:	f7fb fe98 	bl	8001848 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	691b      	ldr	r3, [r3, #16]
 8005b1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b22:	2b80      	cmp	r3, #128	; 0x80
 8005b24:	d10e      	bne.n	8005b44 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	68db      	ldr	r3, [r3, #12]
 8005b2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b30:	2b80      	cmp	r3, #128	; 0x80
 8005b32:	d107      	bne.n	8005b44 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005b3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005b3e:	6878      	ldr	r0, [r7, #4]
 8005b40:	f000 f8e8 	bl	8005d14 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	691b      	ldr	r3, [r3, #16]
 8005b4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b4e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b52:	d10e      	bne.n	8005b72 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	68db      	ldr	r3, [r3, #12]
 8005b5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b5e:	2b80      	cmp	r3, #128	; 0x80
 8005b60:	d107      	bne.n	8005b72 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005b6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005b6c:	6878      	ldr	r0, [r7, #4]
 8005b6e:	f000 f8db 	bl	8005d28 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	691b      	ldr	r3, [r3, #16]
 8005b78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b7c:	2b40      	cmp	r3, #64	; 0x40
 8005b7e:	d10e      	bne.n	8005b9e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	68db      	ldr	r3, [r3, #12]
 8005b86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b8a:	2b40      	cmp	r3, #64	; 0x40
 8005b8c:	d107      	bne.n	8005b9e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005b96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005b98:	6878      	ldr	r0, [r7, #4]
 8005b9a:	f000 f838 	bl	8005c0e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	691b      	ldr	r3, [r3, #16]
 8005ba4:	f003 0320 	and.w	r3, r3, #32
 8005ba8:	2b20      	cmp	r3, #32
 8005baa:	d10e      	bne.n	8005bca <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	68db      	ldr	r3, [r3, #12]
 8005bb2:	f003 0320 	and.w	r3, r3, #32
 8005bb6:	2b20      	cmp	r3, #32
 8005bb8:	d107      	bne.n	8005bca <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f06f 0220 	mvn.w	r2, #32
 8005bc2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005bc4:	6878      	ldr	r0, [r7, #4]
 8005bc6:	f000 f89b 	bl	8005d00 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005bca:	bf00      	nop
 8005bcc:	3708      	adds	r7, #8
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bd80      	pop	{r7, pc}

08005bd2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005bd2:	b480      	push	{r7}
 8005bd4:	b083      	sub	sp, #12
 8005bd6:	af00      	add	r7, sp, #0
 8005bd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005bda:	bf00      	nop
 8005bdc:	370c      	adds	r7, #12
 8005bde:	46bd      	mov	sp, r7
 8005be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be4:	4770      	bx	lr

08005be6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005be6:	b480      	push	{r7}
 8005be8:	b083      	sub	sp, #12
 8005bea:	af00      	add	r7, sp, #0
 8005bec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005bee:	bf00      	nop
 8005bf0:	370c      	adds	r7, #12
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf8:	4770      	bx	lr

08005bfa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005bfa:	b480      	push	{r7}
 8005bfc:	b083      	sub	sp, #12
 8005bfe:	af00      	add	r7, sp, #0
 8005c00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005c02:	bf00      	nop
 8005c04:	370c      	adds	r7, #12
 8005c06:	46bd      	mov	sp, r7
 8005c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0c:	4770      	bx	lr

08005c0e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005c0e:	b480      	push	{r7}
 8005c10:	b083      	sub	sp, #12
 8005c12:	af00      	add	r7, sp, #0
 8005c14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005c16:	bf00      	nop
 8005c18:	370c      	adds	r7, #12
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c20:	4770      	bx	lr
	...

08005c24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005c24:	b480      	push	{r7}
 8005c26:	b085      	sub	sp, #20
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
 8005c2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	4a2e      	ldr	r2, [pc, #184]	; (8005cf0 <TIM_Base_SetConfig+0xcc>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d007      	beq.n	8005c4c <TIM_Base_SetConfig+0x28>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c42:	d003      	beq.n	8005c4c <TIM_Base_SetConfig+0x28>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	4a2b      	ldr	r2, [pc, #172]	; (8005cf4 <TIM_Base_SetConfig+0xd0>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d108      	bne.n	8005c5e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c52:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	685b      	ldr	r3, [r3, #4]
 8005c58:	68fa      	ldr	r2, [r7, #12]
 8005c5a:	4313      	orrs	r3, r2
 8005c5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	4a23      	ldr	r2, [pc, #140]	; (8005cf0 <TIM_Base_SetConfig+0xcc>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d00f      	beq.n	8005c86 <TIM_Base_SetConfig+0x62>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c6c:	d00b      	beq.n	8005c86 <TIM_Base_SetConfig+0x62>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	4a20      	ldr	r2, [pc, #128]	; (8005cf4 <TIM_Base_SetConfig+0xd0>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d007      	beq.n	8005c86 <TIM_Base_SetConfig+0x62>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	4a1f      	ldr	r2, [pc, #124]	; (8005cf8 <TIM_Base_SetConfig+0xd4>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d003      	beq.n	8005c86 <TIM_Base_SetConfig+0x62>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	4a1e      	ldr	r2, [pc, #120]	; (8005cfc <TIM_Base_SetConfig+0xd8>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d108      	bne.n	8005c98 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	68db      	ldr	r3, [r3, #12]
 8005c92:	68fa      	ldr	r2, [r7, #12]
 8005c94:	4313      	orrs	r3, r2
 8005c96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	695b      	ldr	r3, [r3, #20]
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	68fa      	ldr	r2, [r7, #12]
 8005caa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	689a      	ldr	r2, [r3, #8]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	681a      	ldr	r2, [r3, #0]
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	4a0c      	ldr	r2, [pc, #48]	; (8005cf0 <TIM_Base_SetConfig+0xcc>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d007      	beq.n	8005cd4 <TIM_Base_SetConfig+0xb0>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	4a0c      	ldr	r2, [pc, #48]	; (8005cf8 <TIM_Base_SetConfig+0xd4>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d003      	beq.n	8005cd4 <TIM_Base_SetConfig+0xb0>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	4a0b      	ldr	r2, [pc, #44]	; (8005cfc <TIM_Base_SetConfig+0xd8>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d103      	bne.n	8005cdc <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	691a      	ldr	r2, [r3, #16]
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2201      	movs	r2, #1
 8005ce0:	615a      	str	r2, [r3, #20]
}
 8005ce2:	bf00      	nop
 8005ce4:	3714      	adds	r7, #20
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cec:	4770      	bx	lr
 8005cee:	bf00      	nop
 8005cf0:	40012c00 	.word	0x40012c00
 8005cf4:	40000400 	.word	0x40000400
 8005cf8:	40014000 	.word	0x40014000
 8005cfc:	40014400 	.word	0x40014400

08005d00 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005d00:	b480      	push	{r7}
 8005d02:	b083      	sub	sp, #12
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005d08:	bf00      	nop
 8005d0a:	370c      	adds	r7, #12
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d12:	4770      	bx	lr

08005d14 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005d14:	b480      	push	{r7}
 8005d16:	b083      	sub	sp, #12
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005d1c:	bf00      	nop
 8005d1e:	370c      	adds	r7, #12
 8005d20:	46bd      	mov	sp, r7
 8005d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d26:	4770      	bx	lr

08005d28 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b083      	sub	sp, #12
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005d30:	bf00      	nop
 8005d32:	370c      	adds	r7, #12
 8005d34:	46bd      	mov	sp, r7
 8005d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3a:	4770      	bx	lr

08005d3c <__NVIC_SetPriority>:
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b083      	sub	sp, #12
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	4603      	mov	r3, r0
 8005d44:	6039      	str	r1, [r7, #0]
 8005d46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	db0a      	blt.n	8005d66 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	b2da      	uxtb	r2, r3
 8005d54:	490c      	ldr	r1, [pc, #48]	; (8005d88 <__NVIC_SetPriority+0x4c>)
 8005d56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d5a:	0112      	lsls	r2, r2, #4
 8005d5c:	b2d2      	uxtb	r2, r2
 8005d5e:	440b      	add	r3, r1
 8005d60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005d64:	e00a      	b.n	8005d7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	b2da      	uxtb	r2, r3
 8005d6a:	4908      	ldr	r1, [pc, #32]	; (8005d8c <__NVIC_SetPriority+0x50>)
 8005d6c:	79fb      	ldrb	r3, [r7, #7]
 8005d6e:	f003 030f 	and.w	r3, r3, #15
 8005d72:	3b04      	subs	r3, #4
 8005d74:	0112      	lsls	r2, r2, #4
 8005d76:	b2d2      	uxtb	r2, r2
 8005d78:	440b      	add	r3, r1
 8005d7a:	761a      	strb	r2, [r3, #24]
}
 8005d7c:	bf00      	nop
 8005d7e:	370c      	adds	r7, #12
 8005d80:	46bd      	mov	sp, r7
 8005d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d86:	4770      	bx	lr
 8005d88:	e000e100 	.word	0xe000e100
 8005d8c:	e000ed00 	.word	0xe000ed00

08005d90 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005d90:	b580      	push	{r7, lr}
 8005d92:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8005d94:	4b05      	ldr	r3, [pc, #20]	; (8005dac <SysTick_Handler+0x1c>)
 8005d96:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8005d98:	f001 fea2 	bl	8007ae0 <xTaskGetSchedulerState>
 8005d9c:	4603      	mov	r3, r0
 8005d9e:	2b01      	cmp	r3, #1
 8005da0:	d001      	beq.n	8005da6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8005da2:	f002 fc89 	bl	80086b8 <xPortSysTickHandler>
  }
}
 8005da6:	bf00      	nop
 8005da8:	bd80      	pop	{r7, pc}
 8005daa:	bf00      	nop
 8005dac:	e000e010 	.word	0xe000e010

08005db0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005db0:	b580      	push	{r7, lr}
 8005db2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005db4:	2100      	movs	r1, #0
 8005db6:	f06f 0004 	mvn.w	r0, #4
 8005dba:	f7ff ffbf 	bl	8005d3c <__NVIC_SetPriority>
#endif
}
 8005dbe:	bf00      	nop
 8005dc0:	bd80      	pop	{r7, pc}
	...

08005dc4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005dc4:	b480      	push	{r7}
 8005dc6:	b083      	sub	sp, #12
 8005dc8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005dca:	f3ef 8305 	mrs	r3, IPSR
 8005dce:	603b      	str	r3, [r7, #0]
  return(result);
 8005dd0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d003      	beq.n	8005dde <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005dd6:	f06f 0305 	mvn.w	r3, #5
 8005dda:	607b      	str	r3, [r7, #4]
 8005ddc:	e00c      	b.n	8005df8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005dde:	4b0a      	ldr	r3, [pc, #40]	; (8005e08 <osKernelInitialize+0x44>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d105      	bne.n	8005df2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005de6:	4b08      	ldr	r3, [pc, #32]	; (8005e08 <osKernelInitialize+0x44>)
 8005de8:	2201      	movs	r2, #1
 8005dea:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005dec:	2300      	movs	r3, #0
 8005dee:	607b      	str	r3, [r7, #4]
 8005df0:	e002      	b.n	8005df8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005df2:	f04f 33ff 	mov.w	r3, #4294967295
 8005df6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005df8:	687b      	ldr	r3, [r7, #4]
}
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	370c      	adds	r7, #12
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e04:	4770      	bx	lr
 8005e06:	bf00      	nop
 8005e08:	2000a0bc 	.word	0x2000a0bc

08005e0c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b082      	sub	sp, #8
 8005e10:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005e12:	f3ef 8305 	mrs	r3, IPSR
 8005e16:	603b      	str	r3, [r7, #0]
  return(result);
 8005e18:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d003      	beq.n	8005e26 <osKernelStart+0x1a>
    stat = osErrorISR;
 8005e1e:	f06f 0305 	mvn.w	r3, #5
 8005e22:	607b      	str	r3, [r7, #4]
 8005e24:	e010      	b.n	8005e48 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005e26:	4b0b      	ldr	r3, [pc, #44]	; (8005e54 <osKernelStart+0x48>)
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	2b01      	cmp	r3, #1
 8005e2c:	d109      	bne.n	8005e42 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005e2e:	f7ff ffbf 	bl	8005db0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005e32:	4b08      	ldr	r3, [pc, #32]	; (8005e54 <osKernelStart+0x48>)
 8005e34:	2202      	movs	r2, #2
 8005e36:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005e38:	f001 f9f6 	bl	8007228 <vTaskStartScheduler>
      stat = osOK;
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	607b      	str	r3, [r7, #4]
 8005e40:	e002      	b.n	8005e48 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005e42:	f04f 33ff 	mov.w	r3, #4294967295
 8005e46:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005e48:	687b      	ldr	r3, [r7, #4]
}
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	3708      	adds	r7, #8
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	bd80      	pop	{r7, pc}
 8005e52:	bf00      	nop
 8005e54:	2000a0bc 	.word	0x2000a0bc

08005e58 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b08e      	sub	sp, #56	; 0x38
 8005e5c:	af04      	add	r7, sp, #16
 8005e5e:	60f8      	str	r0, [r7, #12]
 8005e60:	60b9      	str	r1, [r7, #8]
 8005e62:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005e64:	2300      	movs	r3, #0
 8005e66:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005e68:	f3ef 8305 	mrs	r3, IPSR
 8005e6c:	617b      	str	r3, [r7, #20]
  return(result);
 8005e6e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d17e      	bne.n	8005f72 <osThreadNew+0x11a>
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d07b      	beq.n	8005f72 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005e7a:	2380      	movs	r3, #128	; 0x80
 8005e7c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005e7e:	2318      	movs	r3, #24
 8005e80:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005e82:	2300      	movs	r3, #0
 8005e84:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8005e86:	f04f 33ff 	mov.w	r3, #4294967295
 8005e8a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d045      	beq.n	8005f1e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d002      	beq.n	8005ea0 <osThreadNew+0x48>
        name = attr->name;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	699b      	ldr	r3, [r3, #24]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d002      	beq.n	8005eae <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	699b      	ldr	r3, [r3, #24]
 8005eac:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005eae:	69fb      	ldr	r3, [r7, #28]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d008      	beq.n	8005ec6 <osThreadNew+0x6e>
 8005eb4:	69fb      	ldr	r3, [r7, #28]
 8005eb6:	2b38      	cmp	r3, #56	; 0x38
 8005eb8:	d805      	bhi.n	8005ec6 <osThreadNew+0x6e>
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	685b      	ldr	r3, [r3, #4]
 8005ebe:	f003 0301 	and.w	r3, r3, #1
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d001      	beq.n	8005eca <osThreadNew+0x72>
        return (NULL);
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	e054      	b.n	8005f74 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	695b      	ldr	r3, [r3, #20]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d003      	beq.n	8005eda <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	695b      	ldr	r3, [r3, #20]
 8005ed6:	089b      	lsrs	r3, r3, #2
 8005ed8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	689b      	ldr	r3, [r3, #8]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d00e      	beq.n	8005f00 <osThreadNew+0xa8>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	68db      	ldr	r3, [r3, #12]
 8005ee6:	2bbb      	cmp	r3, #187	; 0xbb
 8005ee8:	d90a      	bls.n	8005f00 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d006      	beq.n	8005f00 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	695b      	ldr	r3, [r3, #20]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d002      	beq.n	8005f00 <osThreadNew+0xa8>
        mem = 1;
 8005efa:	2301      	movs	r3, #1
 8005efc:	61bb      	str	r3, [r7, #24]
 8005efe:	e010      	b.n	8005f22 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d10c      	bne.n	8005f22 <osThreadNew+0xca>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	68db      	ldr	r3, [r3, #12]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d108      	bne.n	8005f22 <osThreadNew+0xca>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	691b      	ldr	r3, [r3, #16]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d104      	bne.n	8005f22 <osThreadNew+0xca>
          mem = 0;
 8005f18:	2300      	movs	r3, #0
 8005f1a:	61bb      	str	r3, [r7, #24]
 8005f1c:	e001      	b.n	8005f22 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005f1e:	2300      	movs	r3, #0
 8005f20:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005f22:	69bb      	ldr	r3, [r7, #24]
 8005f24:	2b01      	cmp	r3, #1
 8005f26:	d110      	bne.n	8005f4a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005f2c:	687a      	ldr	r2, [r7, #4]
 8005f2e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005f30:	9202      	str	r2, [sp, #8]
 8005f32:	9301      	str	r3, [sp, #4]
 8005f34:	69fb      	ldr	r3, [r7, #28]
 8005f36:	9300      	str	r3, [sp, #0]
 8005f38:	68bb      	ldr	r3, [r7, #8]
 8005f3a:	6a3a      	ldr	r2, [r7, #32]
 8005f3c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005f3e:	68f8      	ldr	r0, [r7, #12]
 8005f40:	f000 ff86 	bl	8006e50 <xTaskCreateStatic>
 8005f44:	4603      	mov	r3, r0
 8005f46:	613b      	str	r3, [r7, #16]
 8005f48:	e013      	b.n	8005f72 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005f4a:	69bb      	ldr	r3, [r7, #24]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d110      	bne.n	8005f72 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005f50:	6a3b      	ldr	r3, [r7, #32]
 8005f52:	b29a      	uxth	r2, r3
 8005f54:	f107 0310 	add.w	r3, r7, #16
 8005f58:	9301      	str	r3, [sp, #4]
 8005f5a:	69fb      	ldr	r3, [r7, #28]
 8005f5c:	9300      	str	r3, [sp, #0]
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005f62:	68f8      	ldr	r0, [r7, #12]
 8005f64:	f000 ffd1 	bl	8006f0a <xTaskCreate>
 8005f68:	4603      	mov	r3, r0
 8005f6a:	2b01      	cmp	r3, #1
 8005f6c:	d001      	beq.n	8005f72 <osThreadNew+0x11a>
            hTask = NULL;
 8005f6e:	2300      	movs	r3, #0
 8005f70:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005f72:	693b      	ldr	r3, [r7, #16]
}
 8005f74:	4618      	mov	r0, r3
 8005f76:	3728      	adds	r7, #40	; 0x28
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	bd80      	pop	{r7, pc}

08005f7c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b084      	sub	sp, #16
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005f84:	f3ef 8305 	mrs	r3, IPSR
 8005f88:	60bb      	str	r3, [r7, #8]
  return(result);
 8005f8a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d003      	beq.n	8005f98 <osDelay+0x1c>
    stat = osErrorISR;
 8005f90:	f06f 0305 	mvn.w	r3, #5
 8005f94:	60fb      	str	r3, [r7, #12]
 8005f96:	e007      	b.n	8005fa8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005f98:	2300      	movs	r3, #0
 8005f9a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d002      	beq.n	8005fa8 <osDelay+0x2c>
      vTaskDelay(ticks);
 8005fa2:	6878      	ldr	r0, [r7, #4]
 8005fa4:	f001 f90c 	bl	80071c0 <vTaskDelay>
    }
  }

  return (stat);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
}
 8005faa:	4618      	mov	r0, r3
 8005fac:	3710      	adds	r7, #16
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	bd80      	pop	{r7, pc}

08005fb2 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8005fb2:	b580      	push	{r7, lr}
 8005fb4:	b08a      	sub	sp, #40	; 0x28
 8005fb6:	af02      	add	r7, sp, #8
 8005fb8:	60f8      	str	r0, [r7, #12]
 8005fba:	60b9      	str	r1, [r7, #8]
 8005fbc:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005fc2:	f3ef 8305 	mrs	r3, IPSR
 8005fc6:	613b      	str	r3, [r7, #16]
  return(result);
 8005fc8:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d175      	bne.n	80060ba <osSemaphoreNew+0x108>
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d072      	beq.n	80060ba <osSemaphoreNew+0x108>
 8005fd4:	68ba      	ldr	r2, [r7, #8]
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	429a      	cmp	r2, r3
 8005fda:	d86e      	bhi.n	80060ba <osSemaphoreNew+0x108>
    mem = -1;
 8005fdc:	f04f 33ff 	mov.w	r3, #4294967295
 8005fe0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d015      	beq.n	8006014 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	689b      	ldr	r3, [r3, #8]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d006      	beq.n	8005ffe <osSemaphoreNew+0x4c>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	68db      	ldr	r3, [r3, #12]
 8005ff4:	2b4f      	cmp	r3, #79	; 0x4f
 8005ff6:	d902      	bls.n	8005ffe <osSemaphoreNew+0x4c>
        mem = 1;
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	61bb      	str	r3, [r7, #24]
 8005ffc:	e00c      	b.n	8006018 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	689b      	ldr	r3, [r3, #8]
 8006002:	2b00      	cmp	r3, #0
 8006004:	d108      	bne.n	8006018 <osSemaphoreNew+0x66>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	68db      	ldr	r3, [r3, #12]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d104      	bne.n	8006018 <osSemaphoreNew+0x66>
          mem = 0;
 800600e:	2300      	movs	r3, #0
 8006010:	61bb      	str	r3, [r7, #24]
 8006012:	e001      	b.n	8006018 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8006014:	2300      	movs	r3, #0
 8006016:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8006018:	69bb      	ldr	r3, [r7, #24]
 800601a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800601e:	d04c      	beq.n	80060ba <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	2b01      	cmp	r3, #1
 8006024:	d128      	bne.n	8006078 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8006026:	69bb      	ldr	r3, [r7, #24]
 8006028:	2b01      	cmp	r3, #1
 800602a:	d10a      	bne.n	8006042 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	689b      	ldr	r3, [r3, #8]
 8006030:	2203      	movs	r2, #3
 8006032:	9200      	str	r2, [sp, #0]
 8006034:	2200      	movs	r2, #0
 8006036:	2100      	movs	r1, #0
 8006038:	2001      	movs	r0, #1
 800603a:	f000 f993 	bl	8006364 <xQueueGenericCreateStatic>
 800603e:	61f8      	str	r0, [r7, #28]
 8006040:	e005      	b.n	800604e <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8006042:	2203      	movs	r2, #3
 8006044:	2100      	movs	r1, #0
 8006046:	2001      	movs	r0, #1
 8006048:	f000 fa04 	bl	8006454 <xQueueGenericCreate>
 800604c:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800604e:	69fb      	ldr	r3, [r7, #28]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d022      	beq.n	800609a <osSemaphoreNew+0xe8>
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d01f      	beq.n	800609a <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800605a:	2300      	movs	r3, #0
 800605c:	2200      	movs	r2, #0
 800605e:	2100      	movs	r1, #0
 8006060:	69f8      	ldr	r0, [r7, #28]
 8006062:	f000 fabf 	bl	80065e4 <xQueueGenericSend>
 8006066:	4603      	mov	r3, r0
 8006068:	2b01      	cmp	r3, #1
 800606a:	d016      	beq.n	800609a <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800606c:	69f8      	ldr	r0, [r7, #28]
 800606e:	f000 fd33 	bl	8006ad8 <vQueueDelete>
            hSemaphore = NULL;
 8006072:	2300      	movs	r3, #0
 8006074:	61fb      	str	r3, [r7, #28]
 8006076:	e010      	b.n	800609a <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8006078:	69bb      	ldr	r3, [r7, #24]
 800607a:	2b01      	cmp	r3, #1
 800607c:	d108      	bne.n	8006090 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	689b      	ldr	r3, [r3, #8]
 8006082:	461a      	mov	r2, r3
 8006084:	68b9      	ldr	r1, [r7, #8]
 8006086:	68f8      	ldr	r0, [r7, #12]
 8006088:	f000 fa41 	bl	800650e <xQueueCreateCountingSemaphoreStatic>
 800608c:	61f8      	str	r0, [r7, #28]
 800608e:	e004      	b.n	800609a <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8006090:	68b9      	ldr	r1, [r7, #8]
 8006092:	68f8      	ldr	r0, [r7, #12]
 8006094:	f000 fa72 	bl	800657c <xQueueCreateCountingSemaphore>
 8006098:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800609a:	69fb      	ldr	r3, [r7, #28]
 800609c:	2b00      	cmp	r3, #0
 800609e:	d00c      	beq.n	80060ba <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d003      	beq.n	80060ae <osSemaphoreNew+0xfc>
          name = attr->name;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	617b      	str	r3, [r7, #20]
 80060ac:	e001      	b.n	80060b2 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 80060ae:	2300      	movs	r3, #0
 80060b0:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80060b2:	6979      	ldr	r1, [r7, #20]
 80060b4:	69f8      	ldr	r0, [r7, #28]
 80060b6:	f000 fe43 	bl	8006d40 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80060ba:	69fb      	ldr	r3, [r7, #28]
}
 80060bc:	4618      	mov	r0, r3
 80060be:	3720      	adds	r7, #32
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bd80      	pop	{r7, pc}

080060c4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80060c4:	b480      	push	{r7}
 80060c6:	b085      	sub	sp, #20
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	60f8      	str	r0, [r7, #12]
 80060cc:	60b9      	str	r1, [r7, #8]
 80060ce:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	4a07      	ldr	r2, [pc, #28]	; (80060f0 <vApplicationGetIdleTaskMemory+0x2c>)
 80060d4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80060d6:	68bb      	ldr	r3, [r7, #8]
 80060d8:	4a06      	ldr	r2, [pc, #24]	; (80060f4 <vApplicationGetIdleTaskMemory+0x30>)
 80060da:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2280      	movs	r2, #128	; 0x80
 80060e0:	601a      	str	r2, [r3, #0]
}
 80060e2:	bf00      	nop
 80060e4:	3714      	adds	r7, #20
 80060e6:	46bd      	mov	sp, r7
 80060e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ec:	4770      	bx	lr
 80060ee:	bf00      	nop
 80060f0:	2000a0c0 	.word	0x2000a0c0
 80060f4:	2000a17c 	.word	0x2000a17c

080060f8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80060f8:	b480      	push	{r7}
 80060fa:	b085      	sub	sp, #20
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	60f8      	str	r0, [r7, #12]
 8006100:	60b9      	str	r1, [r7, #8]
 8006102:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	4a07      	ldr	r2, [pc, #28]	; (8006124 <vApplicationGetTimerTaskMemory+0x2c>)
 8006108:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800610a:	68bb      	ldr	r3, [r7, #8]
 800610c:	4a06      	ldr	r2, [pc, #24]	; (8006128 <vApplicationGetTimerTaskMemory+0x30>)
 800610e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006116:	601a      	str	r2, [r3, #0]
}
 8006118:	bf00      	nop
 800611a:	3714      	adds	r7, #20
 800611c:	46bd      	mov	sp, r7
 800611e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006122:	4770      	bx	lr
 8006124:	2000a37c 	.word	0x2000a37c
 8006128:	2000a438 	.word	0x2000a438

0800612c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800612c:	b480      	push	{r7}
 800612e:	b083      	sub	sp, #12
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	f103 0208 	add.w	r2, r3, #8
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	f04f 32ff 	mov.w	r2, #4294967295
 8006144:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	f103 0208 	add.w	r2, r3, #8
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	f103 0208 	add.w	r2, r3, #8
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2200      	movs	r2, #0
 800615e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006160:	bf00      	nop
 8006162:	370c      	adds	r7, #12
 8006164:	46bd      	mov	sp, r7
 8006166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616a:	4770      	bx	lr

0800616c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800616c:	b480      	push	{r7}
 800616e:	b083      	sub	sp, #12
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2200      	movs	r2, #0
 8006178:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800617a:	bf00      	nop
 800617c:	370c      	adds	r7, #12
 800617e:	46bd      	mov	sp, r7
 8006180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006184:	4770      	bx	lr

08006186 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006186:	b480      	push	{r7}
 8006188:	b085      	sub	sp, #20
 800618a:	af00      	add	r7, sp, #0
 800618c:	6078      	str	r0, [r7, #4]
 800618e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	685b      	ldr	r3, [r3, #4]
 8006194:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	68fa      	ldr	r2, [r7, #12]
 800619a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	689a      	ldr	r2, [r3, #8]
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	689b      	ldr	r3, [r3, #8]
 80061a8:	683a      	ldr	r2, [r7, #0]
 80061aa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	683a      	ldr	r2, [r7, #0]
 80061b0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	687a      	ldr	r2, [r7, #4]
 80061b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	1c5a      	adds	r2, r3, #1
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	601a      	str	r2, [r3, #0]
}
 80061c2:	bf00      	nop
 80061c4:	3714      	adds	r7, #20
 80061c6:	46bd      	mov	sp, r7
 80061c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061cc:	4770      	bx	lr

080061ce <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80061ce:	b480      	push	{r7}
 80061d0:	b085      	sub	sp, #20
 80061d2:	af00      	add	r7, sp, #0
 80061d4:	6078      	str	r0, [r7, #4]
 80061d6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061e4:	d103      	bne.n	80061ee <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	691b      	ldr	r3, [r3, #16]
 80061ea:	60fb      	str	r3, [r7, #12]
 80061ec:	e00c      	b.n	8006208 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	3308      	adds	r3, #8
 80061f2:	60fb      	str	r3, [r7, #12]
 80061f4:	e002      	b.n	80061fc <vListInsert+0x2e>
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	685b      	ldr	r3, [r3, #4]
 80061fa:	60fb      	str	r3, [r7, #12]
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	685b      	ldr	r3, [r3, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	68ba      	ldr	r2, [r7, #8]
 8006204:	429a      	cmp	r2, r3
 8006206:	d2f6      	bcs.n	80061f6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	685a      	ldr	r2, [r3, #4]
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	685b      	ldr	r3, [r3, #4]
 8006214:	683a      	ldr	r2, [r7, #0]
 8006216:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	68fa      	ldr	r2, [r7, #12]
 800621c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	683a      	ldr	r2, [r7, #0]
 8006222:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	687a      	ldr	r2, [r7, #4]
 8006228:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	1c5a      	adds	r2, r3, #1
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	601a      	str	r2, [r3, #0]
}
 8006234:	bf00      	nop
 8006236:	3714      	adds	r7, #20
 8006238:	46bd      	mov	sp, r7
 800623a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623e:	4770      	bx	lr

08006240 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006240:	b480      	push	{r7}
 8006242:	b085      	sub	sp, #20
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	691b      	ldr	r3, [r3, #16]
 800624c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	685b      	ldr	r3, [r3, #4]
 8006252:	687a      	ldr	r2, [r7, #4]
 8006254:	6892      	ldr	r2, [r2, #8]
 8006256:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	689b      	ldr	r3, [r3, #8]
 800625c:	687a      	ldr	r2, [r7, #4]
 800625e:	6852      	ldr	r2, [r2, #4]
 8006260:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	687a      	ldr	r2, [r7, #4]
 8006268:	429a      	cmp	r2, r3
 800626a:	d103      	bne.n	8006274 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	689a      	ldr	r2, [r3, #8]
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2200      	movs	r2, #0
 8006278:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	1e5a      	subs	r2, r3, #1
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
}
 8006288:	4618      	mov	r0, r3
 800628a:	3714      	adds	r7, #20
 800628c:	46bd      	mov	sp, r7
 800628e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006292:	4770      	bx	lr

08006294 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b084      	sub	sp, #16
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
 800629c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d10a      	bne.n	80062be <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80062a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062ac:	f383 8811 	msr	BASEPRI, r3
 80062b0:	f3bf 8f6f 	isb	sy
 80062b4:	f3bf 8f4f 	dsb	sy
 80062b8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80062ba:	bf00      	nop
 80062bc:	e7fe      	b.n	80062bc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80062be:	f002 f969 	bl	8008594 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	681a      	ldr	r2, [r3, #0]
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062ca:	68f9      	ldr	r1, [r7, #12]
 80062cc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80062ce:	fb01 f303 	mul.w	r3, r1, r3
 80062d2:	441a      	add	r2, r3
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	2200      	movs	r2, #0
 80062dc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681a      	ldr	r2, [r3, #0]
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681a      	ldr	r2, [r3, #0]
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062ee:	3b01      	subs	r3, #1
 80062f0:	68f9      	ldr	r1, [r7, #12]
 80062f2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80062f4:	fb01 f303 	mul.w	r3, r1, r3
 80062f8:	441a      	add	r2, r3
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	22ff      	movs	r2, #255	; 0xff
 8006302:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	22ff      	movs	r2, #255	; 0xff
 800630a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d114      	bne.n	800633e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	691b      	ldr	r3, [r3, #16]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d01a      	beq.n	8006352 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	3310      	adds	r3, #16
 8006320:	4618      	mov	r0, r3
 8006322:	f001 fa1b 	bl	800775c <xTaskRemoveFromEventList>
 8006326:	4603      	mov	r3, r0
 8006328:	2b00      	cmp	r3, #0
 800632a:	d012      	beq.n	8006352 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800632c:	4b0c      	ldr	r3, [pc, #48]	; (8006360 <xQueueGenericReset+0xcc>)
 800632e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006332:	601a      	str	r2, [r3, #0]
 8006334:	f3bf 8f4f 	dsb	sy
 8006338:	f3bf 8f6f 	isb	sy
 800633c:	e009      	b.n	8006352 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	3310      	adds	r3, #16
 8006342:	4618      	mov	r0, r3
 8006344:	f7ff fef2 	bl	800612c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	3324      	adds	r3, #36	; 0x24
 800634c:	4618      	mov	r0, r3
 800634e:	f7ff feed 	bl	800612c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006352:	f002 f94f 	bl	80085f4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006356:	2301      	movs	r3, #1
}
 8006358:	4618      	mov	r0, r3
 800635a:	3710      	adds	r7, #16
 800635c:	46bd      	mov	sp, r7
 800635e:	bd80      	pop	{r7, pc}
 8006360:	e000ed04 	.word	0xe000ed04

08006364 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006364:	b580      	push	{r7, lr}
 8006366:	b08e      	sub	sp, #56	; 0x38
 8006368:	af02      	add	r7, sp, #8
 800636a:	60f8      	str	r0, [r7, #12]
 800636c:	60b9      	str	r1, [r7, #8]
 800636e:	607a      	str	r2, [r7, #4]
 8006370:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d10a      	bne.n	800638e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8006378:	f04f 0350 	mov.w	r3, #80	; 0x50
 800637c:	f383 8811 	msr	BASEPRI, r3
 8006380:	f3bf 8f6f 	isb	sy
 8006384:	f3bf 8f4f 	dsb	sy
 8006388:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800638a:	bf00      	nop
 800638c:	e7fe      	b.n	800638c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	2b00      	cmp	r3, #0
 8006392:	d10a      	bne.n	80063aa <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8006394:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006398:	f383 8811 	msr	BASEPRI, r3
 800639c:	f3bf 8f6f 	isb	sy
 80063a0:	f3bf 8f4f 	dsb	sy
 80063a4:	627b      	str	r3, [r7, #36]	; 0x24
}
 80063a6:	bf00      	nop
 80063a8:	e7fe      	b.n	80063a8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d002      	beq.n	80063b6 <xQueueGenericCreateStatic+0x52>
 80063b0:	68bb      	ldr	r3, [r7, #8]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d001      	beq.n	80063ba <xQueueGenericCreateStatic+0x56>
 80063b6:	2301      	movs	r3, #1
 80063b8:	e000      	b.n	80063bc <xQueueGenericCreateStatic+0x58>
 80063ba:	2300      	movs	r3, #0
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d10a      	bne.n	80063d6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80063c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063c4:	f383 8811 	msr	BASEPRI, r3
 80063c8:	f3bf 8f6f 	isb	sy
 80063cc:	f3bf 8f4f 	dsb	sy
 80063d0:	623b      	str	r3, [r7, #32]
}
 80063d2:	bf00      	nop
 80063d4:	e7fe      	b.n	80063d4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d102      	bne.n	80063e2 <xQueueGenericCreateStatic+0x7e>
 80063dc:	68bb      	ldr	r3, [r7, #8]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d101      	bne.n	80063e6 <xQueueGenericCreateStatic+0x82>
 80063e2:	2301      	movs	r3, #1
 80063e4:	e000      	b.n	80063e8 <xQueueGenericCreateStatic+0x84>
 80063e6:	2300      	movs	r3, #0
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d10a      	bne.n	8006402 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80063ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063f0:	f383 8811 	msr	BASEPRI, r3
 80063f4:	f3bf 8f6f 	isb	sy
 80063f8:	f3bf 8f4f 	dsb	sy
 80063fc:	61fb      	str	r3, [r7, #28]
}
 80063fe:	bf00      	nop
 8006400:	e7fe      	b.n	8006400 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006402:	2350      	movs	r3, #80	; 0x50
 8006404:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006406:	697b      	ldr	r3, [r7, #20]
 8006408:	2b50      	cmp	r3, #80	; 0x50
 800640a:	d00a      	beq.n	8006422 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800640c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006410:	f383 8811 	msr	BASEPRI, r3
 8006414:	f3bf 8f6f 	isb	sy
 8006418:	f3bf 8f4f 	dsb	sy
 800641c:	61bb      	str	r3, [r7, #24]
}
 800641e:	bf00      	nop
 8006420:	e7fe      	b.n	8006420 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006422:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006424:	683b      	ldr	r3, [r7, #0]
 8006426:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006428:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800642a:	2b00      	cmp	r3, #0
 800642c:	d00d      	beq.n	800644a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800642e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006430:	2201      	movs	r2, #1
 8006432:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006436:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800643a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800643c:	9300      	str	r3, [sp, #0]
 800643e:	4613      	mov	r3, r2
 8006440:	687a      	ldr	r2, [r7, #4]
 8006442:	68b9      	ldr	r1, [r7, #8]
 8006444:	68f8      	ldr	r0, [r7, #12]
 8006446:	f000 f83f 	bl	80064c8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800644a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800644c:	4618      	mov	r0, r3
 800644e:	3730      	adds	r7, #48	; 0x30
 8006450:	46bd      	mov	sp, r7
 8006452:	bd80      	pop	{r7, pc}

08006454 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006454:	b580      	push	{r7, lr}
 8006456:	b08a      	sub	sp, #40	; 0x28
 8006458:	af02      	add	r7, sp, #8
 800645a:	60f8      	str	r0, [r7, #12]
 800645c:	60b9      	str	r1, [r7, #8]
 800645e:	4613      	mov	r3, r2
 8006460:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d10a      	bne.n	800647e <xQueueGenericCreate+0x2a>
	__asm volatile
 8006468:	f04f 0350 	mov.w	r3, #80	; 0x50
 800646c:	f383 8811 	msr	BASEPRI, r3
 8006470:	f3bf 8f6f 	isb	sy
 8006474:	f3bf 8f4f 	dsb	sy
 8006478:	613b      	str	r3, [r7, #16]
}
 800647a:	bf00      	nop
 800647c:	e7fe      	b.n	800647c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	68ba      	ldr	r2, [r7, #8]
 8006482:	fb02 f303 	mul.w	r3, r2, r3
 8006486:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006488:	69fb      	ldr	r3, [r7, #28]
 800648a:	3350      	adds	r3, #80	; 0x50
 800648c:	4618      	mov	r0, r3
 800648e:	f002 f9a3 	bl	80087d8 <pvPortMalloc>
 8006492:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006494:	69bb      	ldr	r3, [r7, #24]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d011      	beq.n	80064be <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800649a:	69bb      	ldr	r3, [r7, #24]
 800649c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800649e:	697b      	ldr	r3, [r7, #20]
 80064a0:	3350      	adds	r3, #80	; 0x50
 80064a2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80064a4:	69bb      	ldr	r3, [r7, #24]
 80064a6:	2200      	movs	r2, #0
 80064a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80064ac:	79fa      	ldrb	r2, [r7, #7]
 80064ae:	69bb      	ldr	r3, [r7, #24]
 80064b0:	9300      	str	r3, [sp, #0]
 80064b2:	4613      	mov	r3, r2
 80064b4:	697a      	ldr	r2, [r7, #20]
 80064b6:	68b9      	ldr	r1, [r7, #8]
 80064b8:	68f8      	ldr	r0, [r7, #12]
 80064ba:	f000 f805 	bl	80064c8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80064be:	69bb      	ldr	r3, [r7, #24]
	}
 80064c0:	4618      	mov	r0, r3
 80064c2:	3720      	adds	r7, #32
 80064c4:	46bd      	mov	sp, r7
 80064c6:	bd80      	pop	{r7, pc}

080064c8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80064c8:	b580      	push	{r7, lr}
 80064ca:	b084      	sub	sp, #16
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	60f8      	str	r0, [r7, #12]
 80064d0:	60b9      	str	r1, [r7, #8]
 80064d2:	607a      	str	r2, [r7, #4]
 80064d4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d103      	bne.n	80064e4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80064dc:	69bb      	ldr	r3, [r7, #24]
 80064de:	69ba      	ldr	r2, [r7, #24]
 80064e0:	601a      	str	r2, [r3, #0]
 80064e2:	e002      	b.n	80064ea <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80064e4:	69bb      	ldr	r3, [r7, #24]
 80064e6:	687a      	ldr	r2, [r7, #4]
 80064e8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80064ea:	69bb      	ldr	r3, [r7, #24]
 80064ec:	68fa      	ldr	r2, [r7, #12]
 80064ee:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80064f0:	69bb      	ldr	r3, [r7, #24]
 80064f2:	68ba      	ldr	r2, [r7, #8]
 80064f4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80064f6:	2101      	movs	r1, #1
 80064f8:	69b8      	ldr	r0, [r7, #24]
 80064fa:	f7ff fecb 	bl	8006294 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80064fe:	69bb      	ldr	r3, [r7, #24]
 8006500:	78fa      	ldrb	r2, [r7, #3]
 8006502:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006506:	bf00      	nop
 8006508:	3710      	adds	r7, #16
 800650a:	46bd      	mov	sp, r7
 800650c:	bd80      	pop	{r7, pc}

0800650e <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800650e:	b580      	push	{r7, lr}
 8006510:	b08a      	sub	sp, #40	; 0x28
 8006512:	af02      	add	r7, sp, #8
 8006514:	60f8      	str	r0, [r7, #12]
 8006516:	60b9      	str	r1, [r7, #8]
 8006518:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d10a      	bne.n	8006536 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8006520:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006524:	f383 8811 	msr	BASEPRI, r3
 8006528:	f3bf 8f6f 	isb	sy
 800652c:	f3bf 8f4f 	dsb	sy
 8006530:	61bb      	str	r3, [r7, #24]
}
 8006532:	bf00      	nop
 8006534:	e7fe      	b.n	8006534 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8006536:	68ba      	ldr	r2, [r7, #8]
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	429a      	cmp	r2, r3
 800653c:	d90a      	bls.n	8006554 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 800653e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006542:	f383 8811 	msr	BASEPRI, r3
 8006546:	f3bf 8f6f 	isb	sy
 800654a:	f3bf 8f4f 	dsb	sy
 800654e:	617b      	str	r3, [r7, #20]
}
 8006550:	bf00      	nop
 8006552:	e7fe      	b.n	8006552 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8006554:	2302      	movs	r3, #2
 8006556:	9300      	str	r3, [sp, #0]
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2200      	movs	r2, #0
 800655c:	2100      	movs	r1, #0
 800655e:	68f8      	ldr	r0, [r7, #12]
 8006560:	f7ff ff00 	bl	8006364 <xQueueGenericCreateStatic>
 8006564:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8006566:	69fb      	ldr	r3, [r7, #28]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d002      	beq.n	8006572 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800656c:	69fb      	ldr	r3, [r7, #28]
 800656e:	68ba      	ldr	r2, [r7, #8]
 8006570:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8006572:	69fb      	ldr	r3, [r7, #28]
	}
 8006574:	4618      	mov	r0, r3
 8006576:	3720      	adds	r7, #32
 8006578:	46bd      	mov	sp, r7
 800657a:	bd80      	pop	{r7, pc}

0800657c <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800657c:	b580      	push	{r7, lr}
 800657e:	b086      	sub	sp, #24
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
 8006584:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d10a      	bne.n	80065a2 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 800658c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006590:	f383 8811 	msr	BASEPRI, r3
 8006594:	f3bf 8f6f 	isb	sy
 8006598:	f3bf 8f4f 	dsb	sy
 800659c:	613b      	str	r3, [r7, #16]
}
 800659e:	bf00      	nop
 80065a0:	e7fe      	b.n	80065a0 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80065a2:	683a      	ldr	r2, [r7, #0]
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	429a      	cmp	r2, r3
 80065a8:	d90a      	bls.n	80065c0 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 80065aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065ae:	f383 8811 	msr	BASEPRI, r3
 80065b2:	f3bf 8f6f 	isb	sy
 80065b6:	f3bf 8f4f 	dsb	sy
 80065ba:	60fb      	str	r3, [r7, #12]
}
 80065bc:	bf00      	nop
 80065be:	e7fe      	b.n	80065be <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80065c0:	2202      	movs	r2, #2
 80065c2:	2100      	movs	r1, #0
 80065c4:	6878      	ldr	r0, [r7, #4]
 80065c6:	f7ff ff45 	bl	8006454 <xQueueGenericCreate>
 80065ca:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80065cc:	697b      	ldr	r3, [r7, #20]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d002      	beq.n	80065d8 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80065d2:	697b      	ldr	r3, [r7, #20]
 80065d4:	683a      	ldr	r2, [r7, #0]
 80065d6:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80065d8:	697b      	ldr	r3, [r7, #20]
	}
 80065da:	4618      	mov	r0, r3
 80065dc:	3718      	adds	r7, #24
 80065de:	46bd      	mov	sp, r7
 80065e0:	bd80      	pop	{r7, pc}
	...

080065e4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b08e      	sub	sp, #56	; 0x38
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	60f8      	str	r0, [r7, #12]
 80065ec:	60b9      	str	r1, [r7, #8]
 80065ee:	607a      	str	r2, [r7, #4]
 80065f0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80065f2:	2300      	movs	r3, #0
 80065f4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80065fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d10a      	bne.n	8006616 <xQueueGenericSend+0x32>
	__asm volatile
 8006600:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006604:	f383 8811 	msr	BASEPRI, r3
 8006608:	f3bf 8f6f 	isb	sy
 800660c:	f3bf 8f4f 	dsb	sy
 8006610:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006612:	bf00      	nop
 8006614:	e7fe      	b.n	8006614 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d103      	bne.n	8006624 <xQueueGenericSend+0x40>
 800661c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800661e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006620:	2b00      	cmp	r3, #0
 8006622:	d101      	bne.n	8006628 <xQueueGenericSend+0x44>
 8006624:	2301      	movs	r3, #1
 8006626:	e000      	b.n	800662a <xQueueGenericSend+0x46>
 8006628:	2300      	movs	r3, #0
 800662a:	2b00      	cmp	r3, #0
 800662c:	d10a      	bne.n	8006644 <xQueueGenericSend+0x60>
	__asm volatile
 800662e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006632:	f383 8811 	msr	BASEPRI, r3
 8006636:	f3bf 8f6f 	isb	sy
 800663a:	f3bf 8f4f 	dsb	sy
 800663e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006640:	bf00      	nop
 8006642:	e7fe      	b.n	8006642 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	2b02      	cmp	r3, #2
 8006648:	d103      	bne.n	8006652 <xQueueGenericSend+0x6e>
 800664a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800664c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800664e:	2b01      	cmp	r3, #1
 8006650:	d101      	bne.n	8006656 <xQueueGenericSend+0x72>
 8006652:	2301      	movs	r3, #1
 8006654:	e000      	b.n	8006658 <xQueueGenericSend+0x74>
 8006656:	2300      	movs	r3, #0
 8006658:	2b00      	cmp	r3, #0
 800665a:	d10a      	bne.n	8006672 <xQueueGenericSend+0x8e>
	__asm volatile
 800665c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006660:	f383 8811 	msr	BASEPRI, r3
 8006664:	f3bf 8f6f 	isb	sy
 8006668:	f3bf 8f4f 	dsb	sy
 800666c:	623b      	str	r3, [r7, #32]
}
 800666e:	bf00      	nop
 8006670:	e7fe      	b.n	8006670 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006672:	f001 fa35 	bl	8007ae0 <xTaskGetSchedulerState>
 8006676:	4603      	mov	r3, r0
 8006678:	2b00      	cmp	r3, #0
 800667a:	d102      	bne.n	8006682 <xQueueGenericSend+0x9e>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d101      	bne.n	8006686 <xQueueGenericSend+0xa2>
 8006682:	2301      	movs	r3, #1
 8006684:	e000      	b.n	8006688 <xQueueGenericSend+0xa4>
 8006686:	2300      	movs	r3, #0
 8006688:	2b00      	cmp	r3, #0
 800668a:	d10a      	bne.n	80066a2 <xQueueGenericSend+0xbe>
	__asm volatile
 800668c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006690:	f383 8811 	msr	BASEPRI, r3
 8006694:	f3bf 8f6f 	isb	sy
 8006698:	f3bf 8f4f 	dsb	sy
 800669c:	61fb      	str	r3, [r7, #28]
}
 800669e:	bf00      	nop
 80066a0:	e7fe      	b.n	80066a0 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80066a2:	f001 ff77 	bl	8008594 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80066a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80066aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066ae:	429a      	cmp	r2, r3
 80066b0:	d302      	bcc.n	80066b8 <xQueueGenericSend+0xd4>
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	2b02      	cmp	r3, #2
 80066b6:	d129      	bne.n	800670c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80066b8:	683a      	ldr	r2, [r7, #0]
 80066ba:	68b9      	ldr	r1, [r7, #8]
 80066bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80066be:	f000 fa2e 	bl	8006b1e <prvCopyDataToQueue>
 80066c2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80066c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d010      	beq.n	80066ee <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80066cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066ce:	3324      	adds	r3, #36	; 0x24
 80066d0:	4618      	mov	r0, r3
 80066d2:	f001 f843 	bl	800775c <xTaskRemoveFromEventList>
 80066d6:	4603      	mov	r3, r0
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d013      	beq.n	8006704 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80066dc:	4b3f      	ldr	r3, [pc, #252]	; (80067dc <xQueueGenericSend+0x1f8>)
 80066de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80066e2:	601a      	str	r2, [r3, #0]
 80066e4:	f3bf 8f4f 	dsb	sy
 80066e8:	f3bf 8f6f 	isb	sy
 80066ec:	e00a      	b.n	8006704 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80066ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d007      	beq.n	8006704 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80066f4:	4b39      	ldr	r3, [pc, #228]	; (80067dc <xQueueGenericSend+0x1f8>)
 80066f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80066fa:	601a      	str	r2, [r3, #0]
 80066fc:	f3bf 8f4f 	dsb	sy
 8006700:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006704:	f001 ff76 	bl	80085f4 <vPortExitCritical>
				return pdPASS;
 8006708:	2301      	movs	r3, #1
 800670a:	e063      	b.n	80067d4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2b00      	cmp	r3, #0
 8006710:	d103      	bne.n	800671a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006712:	f001 ff6f 	bl	80085f4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006716:	2300      	movs	r3, #0
 8006718:	e05c      	b.n	80067d4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800671a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800671c:	2b00      	cmp	r3, #0
 800671e:	d106      	bne.n	800672e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006720:	f107 0314 	add.w	r3, r7, #20
 8006724:	4618      	mov	r0, r3
 8006726:	f001 f87d 	bl	8007824 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800672a:	2301      	movs	r3, #1
 800672c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800672e:	f001 ff61 	bl	80085f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006732:	f000 fde9 	bl	8007308 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006736:	f001 ff2d 	bl	8008594 <vPortEnterCritical>
 800673a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800673c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006740:	b25b      	sxtb	r3, r3
 8006742:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006746:	d103      	bne.n	8006750 <xQueueGenericSend+0x16c>
 8006748:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800674a:	2200      	movs	r2, #0
 800674c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006750:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006752:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006756:	b25b      	sxtb	r3, r3
 8006758:	f1b3 3fff 	cmp.w	r3, #4294967295
 800675c:	d103      	bne.n	8006766 <xQueueGenericSend+0x182>
 800675e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006760:	2200      	movs	r2, #0
 8006762:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006766:	f001 ff45 	bl	80085f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800676a:	1d3a      	adds	r2, r7, #4
 800676c:	f107 0314 	add.w	r3, r7, #20
 8006770:	4611      	mov	r1, r2
 8006772:	4618      	mov	r0, r3
 8006774:	f001 f86c 	bl	8007850 <xTaskCheckForTimeOut>
 8006778:	4603      	mov	r3, r0
 800677a:	2b00      	cmp	r3, #0
 800677c:	d124      	bne.n	80067c8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800677e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006780:	f000 fac5 	bl	8006d0e <prvIsQueueFull>
 8006784:	4603      	mov	r3, r0
 8006786:	2b00      	cmp	r3, #0
 8006788:	d018      	beq.n	80067bc <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800678a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800678c:	3310      	adds	r3, #16
 800678e:	687a      	ldr	r2, [r7, #4]
 8006790:	4611      	mov	r1, r2
 8006792:	4618      	mov	r0, r3
 8006794:	f000 ff92 	bl	80076bc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006798:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800679a:	f000 fa50 	bl	8006c3e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800679e:	f000 fdc1 	bl	8007324 <xTaskResumeAll>
 80067a2:	4603      	mov	r3, r0
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	f47f af7c 	bne.w	80066a2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80067aa:	4b0c      	ldr	r3, [pc, #48]	; (80067dc <xQueueGenericSend+0x1f8>)
 80067ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80067b0:	601a      	str	r2, [r3, #0]
 80067b2:	f3bf 8f4f 	dsb	sy
 80067b6:	f3bf 8f6f 	isb	sy
 80067ba:	e772      	b.n	80066a2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80067bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80067be:	f000 fa3e 	bl	8006c3e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80067c2:	f000 fdaf 	bl	8007324 <xTaskResumeAll>
 80067c6:	e76c      	b.n	80066a2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80067c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80067ca:	f000 fa38 	bl	8006c3e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80067ce:	f000 fda9 	bl	8007324 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80067d2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80067d4:	4618      	mov	r0, r3
 80067d6:	3738      	adds	r7, #56	; 0x38
 80067d8:	46bd      	mov	sp, r7
 80067da:	bd80      	pop	{r7, pc}
 80067dc:	e000ed04 	.word	0xe000ed04

080067e0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b090      	sub	sp, #64	; 0x40
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	60f8      	str	r0, [r7, #12]
 80067e8:	60b9      	str	r1, [r7, #8]
 80067ea:	607a      	str	r2, [r7, #4]
 80067ec:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80067f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d10a      	bne.n	800680e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80067f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067fc:	f383 8811 	msr	BASEPRI, r3
 8006800:	f3bf 8f6f 	isb	sy
 8006804:	f3bf 8f4f 	dsb	sy
 8006808:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800680a:	bf00      	nop
 800680c:	e7fe      	b.n	800680c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800680e:	68bb      	ldr	r3, [r7, #8]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d103      	bne.n	800681c <xQueueGenericSendFromISR+0x3c>
 8006814:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006816:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006818:	2b00      	cmp	r3, #0
 800681a:	d101      	bne.n	8006820 <xQueueGenericSendFromISR+0x40>
 800681c:	2301      	movs	r3, #1
 800681e:	e000      	b.n	8006822 <xQueueGenericSendFromISR+0x42>
 8006820:	2300      	movs	r3, #0
 8006822:	2b00      	cmp	r3, #0
 8006824:	d10a      	bne.n	800683c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8006826:	f04f 0350 	mov.w	r3, #80	; 0x50
 800682a:	f383 8811 	msr	BASEPRI, r3
 800682e:	f3bf 8f6f 	isb	sy
 8006832:	f3bf 8f4f 	dsb	sy
 8006836:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006838:	bf00      	nop
 800683a:	e7fe      	b.n	800683a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	2b02      	cmp	r3, #2
 8006840:	d103      	bne.n	800684a <xQueueGenericSendFromISR+0x6a>
 8006842:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006844:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006846:	2b01      	cmp	r3, #1
 8006848:	d101      	bne.n	800684e <xQueueGenericSendFromISR+0x6e>
 800684a:	2301      	movs	r3, #1
 800684c:	e000      	b.n	8006850 <xQueueGenericSendFromISR+0x70>
 800684e:	2300      	movs	r3, #0
 8006850:	2b00      	cmp	r3, #0
 8006852:	d10a      	bne.n	800686a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006854:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006858:	f383 8811 	msr	BASEPRI, r3
 800685c:	f3bf 8f6f 	isb	sy
 8006860:	f3bf 8f4f 	dsb	sy
 8006864:	623b      	str	r3, [r7, #32]
}
 8006866:	bf00      	nop
 8006868:	e7fe      	b.n	8006868 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800686a:	f001 ff75 	bl	8008758 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800686e:	f3ef 8211 	mrs	r2, BASEPRI
 8006872:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006876:	f383 8811 	msr	BASEPRI, r3
 800687a:	f3bf 8f6f 	isb	sy
 800687e:	f3bf 8f4f 	dsb	sy
 8006882:	61fa      	str	r2, [r7, #28]
 8006884:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006886:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006888:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800688a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800688c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800688e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006890:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006892:	429a      	cmp	r2, r3
 8006894:	d302      	bcc.n	800689c <xQueueGenericSendFromISR+0xbc>
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	2b02      	cmp	r3, #2
 800689a:	d12f      	bne.n	80068fc <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800689c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800689e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80068a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80068a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068aa:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80068ac:	683a      	ldr	r2, [r7, #0]
 80068ae:	68b9      	ldr	r1, [r7, #8]
 80068b0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80068b2:	f000 f934 	bl	8006b1e <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80068b6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80068ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068be:	d112      	bne.n	80068e6 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80068c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d016      	beq.n	80068f6 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80068c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068ca:	3324      	adds	r3, #36	; 0x24
 80068cc:	4618      	mov	r0, r3
 80068ce:	f000 ff45 	bl	800775c <xTaskRemoveFromEventList>
 80068d2:	4603      	mov	r3, r0
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d00e      	beq.n	80068f6 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d00b      	beq.n	80068f6 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2201      	movs	r2, #1
 80068e2:	601a      	str	r2, [r3, #0]
 80068e4:	e007      	b.n	80068f6 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80068e6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80068ea:	3301      	adds	r3, #1
 80068ec:	b2db      	uxtb	r3, r3
 80068ee:	b25a      	sxtb	r2, r3
 80068f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80068f6:	2301      	movs	r3, #1
 80068f8:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80068fa:	e001      	b.n	8006900 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80068fc:	2300      	movs	r3, #0
 80068fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006900:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006902:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800690a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800690c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800690e:	4618      	mov	r0, r3
 8006910:	3740      	adds	r7, #64	; 0x40
 8006912:	46bd      	mov	sp, r7
 8006914:	bd80      	pop	{r7, pc}
	...

08006918 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006918:	b580      	push	{r7, lr}
 800691a:	b08c      	sub	sp, #48	; 0x30
 800691c:	af00      	add	r7, sp, #0
 800691e:	60f8      	str	r0, [r7, #12]
 8006920:	60b9      	str	r1, [r7, #8]
 8006922:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006924:	2300      	movs	r3, #0
 8006926:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800692c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800692e:	2b00      	cmp	r3, #0
 8006930:	d10a      	bne.n	8006948 <xQueueReceive+0x30>
	__asm volatile
 8006932:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006936:	f383 8811 	msr	BASEPRI, r3
 800693a:	f3bf 8f6f 	isb	sy
 800693e:	f3bf 8f4f 	dsb	sy
 8006942:	623b      	str	r3, [r7, #32]
}
 8006944:	bf00      	nop
 8006946:	e7fe      	b.n	8006946 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006948:	68bb      	ldr	r3, [r7, #8]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d103      	bne.n	8006956 <xQueueReceive+0x3e>
 800694e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006952:	2b00      	cmp	r3, #0
 8006954:	d101      	bne.n	800695a <xQueueReceive+0x42>
 8006956:	2301      	movs	r3, #1
 8006958:	e000      	b.n	800695c <xQueueReceive+0x44>
 800695a:	2300      	movs	r3, #0
 800695c:	2b00      	cmp	r3, #0
 800695e:	d10a      	bne.n	8006976 <xQueueReceive+0x5e>
	__asm volatile
 8006960:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006964:	f383 8811 	msr	BASEPRI, r3
 8006968:	f3bf 8f6f 	isb	sy
 800696c:	f3bf 8f4f 	dsb	sy
 8006970:	61fb      	str	r3, [r7, #28]
}
 8006972:	bf00      	nop
 8006974:	e7fe      	b.n	8006974 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006976:	f001 f8b3 	bl	8007ae0 <xTaskGetSchedulerState>
 800697a:	4603      	mov	r3, r0
 800697c:	2b00      	cmp	r3, #0
 800697e:	d102      	bne.n	8006986 <xQueueReceive+0x6e>
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d101      	bne.n	800698a <xQueueReceive+0x72>
 8006986:	2301      	movs	r3, #1
 8006988:	e000      	b.n	800698c <xQueueReceive+0x74>
 800698a:	2300      	movs	r3, #0
 800698c:	2b00      	cmp	r3, #0
 800698e:	d10a      	bne.n	80069a6 <xQueueReceive+0x8e>
	__asm volatile
 8006990:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006994:	f383 8811 	msr	BASEPRI, r3
 8006998:	f3bf 8f6f 	isb	sy
 800699c:	f3bf 8f4f 	dsb	sy
 80069a0:	61bb      	str	r3, [r7, #24]
}
 80069a2:	bf00      	nop
 80069a4:	e7fe      	b.n	80069a4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80069a6:	f001 fdf5 	bl	8008594 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80069aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069ae:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80069b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d01f      	beq.n	80069f6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80069b6:	68b9      	ldr	r1, [r7, #8]
 80069b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80069ba:	f000 f91a 	bl	8006bf2 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80069be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069c0:	1e5a      	subs	r2, r3, #1
 80069c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069c4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80069c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069c8:	691b      	ldr	r3, [r3, #16]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d00f      	beq.n	80069ee <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80069ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069d0:	3310      	adds	r3, #16
 80069d2:	4618      	mov	r0, r3
 80069d4:	f000 fec2 	bl	800775c <xTaskRemoveFromEventList>
 80069d8:	4603      	mov	r3, r0
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d007      	beq.n	80069ee <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80069de:	4b3d      	ldr	r3, [pc, #244]	; (8006ad4 <xQueueReceive+0x1bc>)
 80069e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80069e4:	601a      	str	r2, [r3, #0]
 80069e6:	f3bf 8f4f 	dsb	sy
 80069ea:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80069ee:	f001 fe01 	bl	80085f4 <vPortExitCritical>
				return pdPASS;
 80069f2:	2301      	movs	r3, #1
 80069f4:	e069      	b.n	8006aca <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d103      	bne.n	8006a04 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80069fc:	f001 fdfa 	bl	80085f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006a00:	2300      	movs	r3, #0
 8006a02:	e062      	b.n	8006aca <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006a04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d106      	bne.n	8006a18 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006a0a:	f107 0310 	add.w	r3, r7, #16
 8006a0e:	4618      	mov	r0, r3
 8006a10:	f000 ff08 	bl	8007824 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006a14:	2301      	movs	r3, #1
 8006a16:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006a18:	f001 fdec 	bl	80085f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006a1c:	f000 fc74 	bl	8007308 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006a20:	f001 fdb8 	bl	8008594 <vPortEnterCritical>
 8006a24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a26:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006a2a:	b25b      	sxtb	r3, r3
 8006a2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a30:	d103      	bne.n	8006a3a <xQueueReceive+0x122>
 8006a32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a34:	2200      	movs	r2, #0
 8006a36:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006a3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a3c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006a40:	b25b      	sxtb	r3, r3
 8006a42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a46:	d103      	bne.n	8006a50 <xQueueReceive+0x138>
 8006a48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006a50:	f001 fdd0 	bl	80085f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006a54:	1d3a      	adds	r2, r7, #4
 8006a56:	f107 0310 	add.w	r3, r7, #16
 8006a5a:	4611      	mov	r1, r2
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	f000 fef7 	bl	8007850 <xTaskCheckForTimeOut>
 8006a62:	4603      	mov	r3, r0
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d123      	bne.n	8006ab0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006a68:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006a6a:	f000 f93a 	bl	8006ce2 <prvIsQueueEmpty>
 8006a6e:	4603      	mov	r3, r0
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d017      	beq.n	8006aa4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006a74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a76:	3324      	adds	r3, #36	; 0x24
 8006a78:	687a      	ldr	r2, [r7, #4]
 8006a7a:	4611      	mov	r1, r2
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	f000 fe1d 	bl	80076bc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006a82:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006a84:	f000 f8db 	bl	8006c3e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006a88:	f000 fc4c 	bl	8007324 <xTaskResumeAll>
 8006a8c:	4603      	mov	r3, r0
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d189      	bne.n	80069a6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8006a92:	4b10      	ldr	r3, [pc, #64]	; (8006ad4 <xQueueReceive+0x1bc>)
 8006a94:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a98:	601a      	str	r2, [r3, #0]
 8006a9a:	f3bf 8f4f 	dsb	sy
 8006a9e:	f3bf 8f6f 	isb	sy
 8006aa2:	e780      	b.n	80069a6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006aa4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006aa6:	f000 f8ca 	bl	8006c3e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006aaa:	f000 fc3b 	bl	8007324 <xTaskResumeAll>
 8006aae:	e77a      	b.n	80069a6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006ab0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006ab2:	f000 f8c4 	bl	8006c3e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006ab6:	f000 fc35 	bl	8007324 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006aba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006abc:	f000 f911 	bl	8006ce2 <prvIsQueueEmpty>
 8006ac0:	4603      	mov	r3, r0
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	f43f af6f 	beq.w	80069a6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006ac8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006aca:	4618      	mov	r0, r3
 8006acc:	3730      	adds	r7, #48	; 0x30
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	bd80      	pop	{r7, pc}
 8006ad2:	bf00      	nop
 8006ad4:	e000ed04 	.word	0xe000ed04

08006ad8 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b084      	sub	sp, #16
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d10a      	bne.n	8006b00 <vQueueDelete+0x28>
	__asm volatile
 8006aea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006aee:	f383 8811 	msr	BASEPRI, r3
 8006af2:	f3bf 8f6f 	isb	sy
 8006af6:	f3bf 8f4f 	dsb	sy
 8006afa:	60bb      	str	r3, [r7, #8]
}
 8006afc:	bf00      	nop
 8006afe:	e7fe      	b.n	8006afe <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8006b00:	68f8      	ldr	r0, [r7, #12]
 8006b02:	f000 f947 	bl	8006d94 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d102      	bne.n	8006b16 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8006b10:	68f8      	ldr	r0, [r7, #12]
 8006b12:	f001 ff2d 	bl	8008970 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8006b16:	bf00      	nop
 8006b18:	3710      	adds	r7, #16
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	bd80      	pop	{r7, pc}

08006b1e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006b1e:	b580      	push	{r7, lr}
 8006b20:	b086      	sub	sp, #24
 8006b22:	af00      	add	r7, sp, #0
 8006b24:	60f8      	str	r0, [r7, #12]
 8006b26:	60b9      	str	r1, [r7, #8]
 8006b28:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006b2a:	2300      	movs	r3, #0
 8006b2c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b32:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d10d      	bne.n	8006b58 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d14d      	bne.n	8006be0 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	689b      	ldr	r3, [r3, #8]
 8006b48:	4618      	mov	r0, r3
 8006b4a:	f000 ffe7 	bl	8007b1c <xTaskPriorityDisinherit>
 8006b4e:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	2200      	movs	r2, #0
 8006b54:	609a      	str	r2, [r3, #8]
 8006b56:	e043      	b.n	8006be0 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d119      	bne.n	8006b92 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	6858      	ldr	r0, [r3, #4]
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b66:	461a      	mov	r2, r3
 8006b68:	68b9      	ldr	r1, [r7, #8]
 8006b6a:	f002 f84b 	bl	8008c04 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	685a      	ldr	r2, [r3, #4]
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b76:	441a      	add	r2, r3
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	685a      	ldr	r2, [r3, #4]
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	689b      	ldr	r3, [r3, #8]
 8006b84:	429a      	cmp	r2, r3
 8006b86:	d32b      	bcc.n	8006be0 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	681a      	ldr	r2, [r3, #0]
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	605a      	str	r2, [r3, #4]
 8006b90:	e026      	b.n	8006be0 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	68d8      	ldr	r0, [r3, #12]
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b9a:	461a      	mov	r2, r3
 8006b9c:	68b9      	ldr	r1, [r7, #8]
 8006b9e:	f002 f831 	bl	8008c04 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	68da      	ldr	r2, [r3, #12]
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006baa:	425b      	negs	r3, r3
 8006bac:	441a      	add	r2, r3
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	68da      	ldr	r2, [r3, #12]
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	429a      	cmp	r2, r3
 8006bbc:	d207      	bcs.n	8006bce <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	689a      	ldr	r2, [r3, #8]
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bc6:	425b      	negs	r3, r3
 8006bc8:	441a      	add	r2, r3
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	2b02      	cmp	r3, #2
 8006bd2:	d105      	bne.n	8006be0 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006bd4:	693b      	ldr	r3, [r7, #16]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d002      	beq.n	8006be0 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006bda:	693b      	ldr	r3, [r7, #16]
 8006bdc:	3b01      	subs	r3, #1
 8006bde:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006be0:	693b      	ldr	r3, [r7, #16]
 8006be2:	1c5a      	adds	r2, r3, #1
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006be8:	697b      	ldr	r3, [r7, #20]
}
 8006bea:	4618      	mov	r0, r3
 8006bec:	3718      	adds	r7, #24
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bd80      	pop	{r7, pc}

08006bf2 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006bf2:	b580      	push	{r7, lr}
 8006bf4:	b082      	sub	sp, #8
 8006bf6:	af00      	add	r7, sp, #0
 8006bf8:	6078      	str	r0, [r7, #4]
 8006bfa:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d018      	beq.n	8006c36 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	68da      	ldr	r2, [r3, #12]
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c0c:	441a      	add	r2, r3
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	68da      	ldr	r2, [r3, #12]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	689b      	ldr	r3, [r3, #8]
 8006c1a:	429a      	cmp	r2, r3
 8006c1c:	d303      	bcc.n	8006c26 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681a      	ldr	r2, [r3, #0]
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	68d9      	ldr	r1, [r3, #12]
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c2e:	461a      	mov	r2, r3
 8006c30:	6838      	ldr	r0, [r7, #0]
 8006c32:	f001 ffe7 	bl	8008c04 <memcpy>
	}
}
 8006c36:	bf00      	nop
 8006c38:	3708      	adds	r7, #8
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	bd80      	pop	{r7, pc}

08006c3e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006c3e:	b580      	push	{r7, lr}
 8006c40:	b084      	sub	sp, #16
 8006c42:	af00      	add	r7, sp, #0
 8006c44:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006c46:	f001 fca5 	bl	8008594 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006c50:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006c52:	e011      	b.n	8006c78 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d012      	beq.n	8006c82 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	3324      	adds	r3, #36	; 0x24
 8006c60:	4618      	mov	r0, r3
 8006c62:	f000 fd7b 	bl	800775c <xTaskRemoveFromEventList>
 8006c66:	4603      	mov	r3, r0
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d001      	beq.n	8006c70 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006c6c:	f000 fe52 	bl	8007914 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006c70:	7bfb      	ldrb	r3, [r7, #15]
 8006c72:	3b01      	subs	r3, #1
 8006c74:	b2db      	uxtb	r3, r3
 8006c76:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006c78:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	dce9      	bgt.n	8006c54 <prvUnlockQueue+0x16>
 8006c80:	e000      	b.n	8006c84 <prvUnlockQueue+0x46>
					break;
 8006c82:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	22ff      	movs	r2, #255	; 0xff
 8006c88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006c8c:	f001 fcb2 	bl	80085f4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006c90:	f001 fc80 	bl	8008594 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006c9a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006c9c:	e011      	b.n	8006cc2 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	691b      	ldr	r3, [r3, #16]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d012      	beq.n	8006ccc <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	3310      	adds	r3, #16
 8006caa:	4618      	mov	r0, r3
 8006cac:	f000 fd56 	bl	800775c <xTaskRemoveFromEventList>
 8006cb0:	4603      	mov	r3, r0
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d001      	beq.n	8006cba <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006cb6:	f000 fe2d 	bl	8007914 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006cba:	7bbb      	ldrb	r3, [r7, #14]
 8006cbc:	3b01      	subs	r3, #1
 8006cbe:	b2db      	uxtb	r3, r3
 8006cc0:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006cc2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	dce9      	bgt.n	8006c9e <prvUnlockQueue+0x60>
 8006cca:	e000      	b.n	8006cce <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006ccc:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	22ff      	movs	r2, #255	; 0xff
 8006cd2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006cd6:	f001 fc8d 	bl	80085f4 <vPortExitCritical>
}
 8006cda:	bf00      	nop
 8006cdc:	3710      	adds	r7, #16
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	bd80      	pop	{r7, pc}

08006ce2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006ce2:	b580      	push	{r7, lr}
 8006ce4:	b084      	sub	sp, #16
 8006ce6:	af00      	add	r7, sp, #0
 8006ce8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006cea:	f001 fc53 	bl	8008594 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d102      	bne.n	8006cfc <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	60fb      	str	r3, [r7, #12]
 8006cfa:	e001      	b.n	8006d00 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006d00:	f001 fc78 	bl	80085f4 <vPortExitCritical>

	return xReturn;
 8006d04:	68fb      	ldr	r3, [r7, #12]
}
 8006d06:	4618      	mov	r0, r3
 8006d08:	3710      	adds	r7, #16
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	bd80      	pop	{r7, pc}

08006d0e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006d0e:	b580      	push	{r7, lr}
 8006d10:	b084      	sub	sp, #16
 8006d12:	af00      	add	r7, sp, #0
 8006d14:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006d16:	f001 fc3d 	bl	8008594 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d22:	429a      	cmp	r2, r3
 8006d24:	d102      	bne.n	8006d2c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006d26:	2301      	movs	r3, #1
 8006d28:	60fb      	str	r3, [r7, #12]
 8006d2a:	e001      	b.n	8006d30 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006d30:	f001 fc60 	bl	80085f4 <vPortExitCritical>

	return xReturn;
 8006d34:	68fb      	ldr	r3, [r7, #12]
}
 8006d36:	4618      	mov	r0, r3
 8006d38:	3710      	adds	r7, #16
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	bd80      	pop	{r7, pc}
	...

08006d40 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006d40:	b480      	push	{r7}
 8006d42:	b085      	sub	sp, #20
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
 8006d48:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	60fb      	str	r3, [r7, #12]
 8006d4e:	e014      	b.n	8006d7a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006d50:	4a0f      	ldr	r2, [pc, #60]	; (8006d90 <vQueueAddToRegistry+0x50>)
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d10b      	bne.n	8006d74 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006d5c:	490c      	ldr	r1, [pc, #48]	; (8006d90 <vQueueAddToRegistry+0x50>)
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	683a      	ldr	r2, [r7, #0]
 8006d62:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006d66:	4a0a      	ldr	r2, [pc, #40]	; (8006d90 <vQueueAddToRegistry+0x50>)
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	00db      	lsls	r3, r3, #3
 8006d6c:	4413      	add	r3, r2
 8006d6e:	687a      	ldr	r2, [r7, #4]
 8006d70:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006d72:	e006      	b.n	8006d82 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	3301      	adds	r3, #1
 8006d78:	60fb      	str	r3, [r7, #12]
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	2b07      	cmp	r3, #7
 8006d7e:	d9e7      	bls.n	8006d50 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006d80:	bf00      	nop
 8006d82:	bf00      	nop
 8006d84:	3714      	adds	r7, #20
 8006d86:	46bd      	mov	sp, r7
 8006d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8c:	4770      	bx	lr
 8006d8e:	bf00      	nop
 8006d90:	2000d36c 	.word	0x2000d36c

08006d94 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8006d94:	b480      	push	{r7}
 8006d96:	b085      	sub	sp, #20
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	60fb      	str	r3, [r7, #12]
 8006da0:	e016      	b.n	8006dd0 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8006da2:	4a10      	ldr	r2, [pc, #64]	; (8006de4 <vQueueUnregisterQueue+0x50>)
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	00db      	lsls	r3, r3, #3
 8006da8:	4413      	add	r3, r2
 8006daa:	685b      	ldr	r3, [r3, #4]
 8006dac:	687a      	ldr	r2, [r7, #4]
 8006dae:	429a      	cmp	r2, r3
 8006db0:	d10b      	bne.n	8006dca <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8006db2:	4a0c      	ldr	r2, [pc, #48]	; (8006de4 <vQueueUnregisterQueue+0x50>)
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	2100      	movs	r1, #0
 8006db8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8006dbc:	4a09      	ldr	r2, [pc, #36]	; (8006de4 <vQueueUnregisterQueue+0x50>)
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	00db      	lsls	r3, r3, #3
 8006dc2:	4413      	add	r3, r2
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	605a      	str	r2, [r3, #4]
				break;
 8006dc8:	e006      	b.n	8006dd8 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	3301      	adds	r3, #1
 8006dce:	60fb      	str	r3, [r7, #12]
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	2b07      	cmp	r3, #7
 8006dd4:	d9e5      	bls.n	8006da2 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8006dd6:	bf00      	nop
 8006dd8:	bf00      	nop
 8006dda:	3714      	adds	r7, #20
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de2:	4770      	bx	lr
 8006de4:	2000d36c 	.word	0x2000d36c

08006de8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b086      	sub	sp, #24
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	60f8      	str	r0, [r7, #12]
 8006df0:	60b9      	str	r1, [r7, #8]
 8006df2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006df8:	f001 fbcc 	bl	8008594 <vPortEnterCritical>
 8006dfc:	697b      	ldr	r3, [r7, #20]
 8006dfe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006e02:	b25b      	sxtb	r3, r3
 8006e04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e08:	d103      	bne.n	8006e12 <vQueueWaitForMessageRestricted+0x2a>
 8006e0a:	697b      	ldr	r3, [r7, #20]
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006e12:	697b      	ldr	r3, [r7, #20]
 8006e14:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006e18:	b25b      	sxtb	r3, r3
 8006e1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e1e:	d103      	bne.n	8006e28 <vQueueWaitForMessageRestricted+0x40>
 8006e20:	697b      	ldr	r3, [r7, #20]
 8006e22:	2200      	movs	r2, #0
 8006e24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006e28:	f001 fbe4 	bl	80085f4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006e2c:	697b      	ldr	r3, [r7, #20]
 8006e2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d106      	bne.n	8006e42 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006e34:	697b      	ldr	r3, [r7, #20]
 8006e36:	3324      	adds	r3, #36	; 0x24
 8006e38:	687a      	ldr	r2, [r7, #4]
 8006e3a:	68b9      	ldr	r1, [r7, #8]
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	f000 fc61 	bl	8007704 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006e42:	6978      	ldr	r0, [r7, #20]
 8006e44:	f7ff fefb 	bl	8006c3e <prvUnlockQueue>
	}
 8006e48:	bf00      	nop
 8006e4a:	3718      	adds	r7, #24
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	bd80      	pop	{r7, pc}

08006e50 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006e50:	b580      	push	{r7, lr}
 8006e52:	b08e      	sub	sp, #56	; 0x38
 8006e54:	af04      	add	r7, sp, #16
 8006e56:	60f8      	str	r0, [r7, #12]
 8006e58:	60b9      	str	r1, [r7, #8]
 8006e5a:	607a      	str	r2, [r7, #4]
 8006e5c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006e5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d10a      	bne.n	8006e7a <xTaskCreateStatic+0x2a>
	__asm volatile
 8006e64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e68:	f383 8811 	msr	BASEPRI, r3
 8006e6c:	f3bf 8f6f 	isb	sy
 8006e70:	f3bf 8f4f 	dsb	sy
 8006e74:	623b      	str	r3, [r7, #32]
}
 8006e76:	bf00      	nop
 8006e78:	e7fe      	b.n	8006e78 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006e7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d10a      	bne.n	8006e96 <xTaskCreateStatic+0x46>
	__asm volatile
 8006e80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e84:	f383 8811 	msr	BASEPRI, r3
 8006e88:	f3bf 8f6f 	isb	sy
 8006e8c:	f3bf 8f4f 	dsb	sy
 8006e90:	61fb      	str	r3, [r7, #28]
}
 8006e92:	bf00      	nop
 8006e94:	e7fe      	b.n	8006e94 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006e96:	23bc      	movs	r3, #188	; 0xbc
 8006e98:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006e9a:	693b      	ldr	r3, [r7, #16]
 8006e9c:	2bbc      	cmp	r3, #188	; 0xbc
 8006e9e:	d00a      	beq.n	8006eb6 <xTaskCreateStatic+0x66>
	__asm volatile
 8006ea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ea4:	f383 8811 	msr	BASEPRI, r3
 8006ea8:	f3bf 8f6f 	isb	sy
 8006eac:	f3bf 8f4f 	dsb	sy
 8006eb0:	61bb      	str	r3, [r7, #24]
}
 8006eb2:	bf00      	nop
 8006eb4:	e7fe      	b.n	8006eb4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006eb6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006eb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d01e      	beq.n	8006efc <xTaskCreateStatic+0xac>
 8006ebe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d01b      	beq.n	8006efc <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006ec4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ec6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006ecc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ed0:	2202      	movs	r2, #2
 8006ed2:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	9303      	str	r3, [sp, #12]
 8006eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006edc:	9302      	str	r3, [sp, #8]
 8006ede:	f107 0314 	add.w	r3, r7, #20
 8006ee2:	9301      	str	r3, [sp, #4]
 8006ee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ee6:	9300      	str	r3, [sp, #0]
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	687a      	ldr	r2, [r7, #4]
 8006eec:	68b9      	ldr	r1, [r7, #8]
 8006eee:	68f8      	ldr	r0, [r7, #12]
 8006ef0:	f000 f850 	bl	8006f94 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006ef4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006ef6:	f000 f8f3 	bl	80070e0 <prvAddNewTaskToReadyList>
 8006efa:	e001      	b.n	8006f00 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006efc:	2300      	movs	r3, #0
 8006efe:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006f00:	697b      	ldr	r3, [r7, #20]
	}
 8006f02:	4618      	mov	r0, r3
 8006f04:	3728      	adds	r7, #40	; 0x28
 8006f06:	46bd      	mov	sp, r7
 8006f08:	bd80      	pop	{r7, pc}

08006f0a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006f0a:	b580      	push	{r7, lr}
 8006f0c:	b08c      	sub	sp, #48	; 0x30
 8006f0e:	af04      	add	r7, sp, #16
 8006f10:	60f8      	str	r0, [r7, #12]
 8006f12:	60b9      	str	r1, [r7, #8]
 8006f14:	603b      	str	r3, [r7, #0]
 8006f16:	4613      	mov	r3, r2
 8006f18:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006f1a:	88fb      	ldrh	r3, [r7, #6]
 8006f1c:	009b      	lsls	r3, r3, #2
 8006f1e:	4618      	mov	r0, r3
 8006f20:	f001 fc5a 	bl	80087d8 <pvPortMalloc>
 8006f24:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006f26:	697b      	ldr	r3, [r7, #20]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d00e      	beq.n	8006f4a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006f2c:	20bc      	movs	r0, #188	; 0xbc
 8006f2e:	f001 fc53 	bl	80087d8 <pvPortMalloc>
 8006f32:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006f34:	69fb      	ldr	r3, [r7, #28]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d003      	beq.n	8006f42 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006f3a:	69fb      	ldr	r3, [r7, #28]
 8006f3c:	697a      	ldr	r2, [r7, #20]
 8006f3e:	631a      	str	r2, [r3, #48]	; 0x30
 8006f40:	e005      	b.n	8006f4e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006f42:	6978      	ldr	r0, [r7, #20]
 8006f44:	f001 fd14 	bl	8008970 <vPortFree>
 8006f48:	e001      	b.n	8006f4e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006f4e:	69fb      	ldr	r3, [r7, #28]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d017      	beq.n	8006f84 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006f54:	69fb      	ldr	r3, [r7, #28]
 8006f56:	2200      	movs	r2, #0
 8006f58:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006f5c:	88fa      	ldrh	r2, [r7, #6]
 8006f5e:	2300      	movs	r3, #0
 8006f60:	9303      	str	r3, [sp, #12]
 8006f62:	69fb      	ldr	r3, [r7, #28]
 8006f64:	9302      	str	r3, [sp, #8]
 8006f66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f68:	9301      	str	r3, [sp, #4]
 8006f6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f6c:	9300      	str	r3, [sp, #0]
 8006f6e:	683b      	ldr	r3, [r7, #0]
 8006f70:	68b9      	ldr	r1, [r7, #8]
 8006f72:	68f8      	ldr	r0, [r7, #12]
 8006f74:	f000 f80e 	bl	8006f94 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006f78:	69f8      	ldr	r0, [r7, #28]
 8006f7a:	f000 f8b1 	bl	80070e0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006f7e:	2301      	movs	r3, #1
 8006f80:	61bb      	str	r3, [r7, #24]
 8006f82:	e002      	b.n	8006f8a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006f84:	f04f 33ff 	mov.w	r3, #4294967295
 8006f88:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006f8a:	69bb      	ldr	r3, [r7, #24]
	}
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	3720      	adds	r7, #32
 8006f90:	46bd      	mov	sp, r7
 8006f92:	bd80      	pop	{r7, pc}

08006f94 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b088      	sub	sp, #32
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	60f8      	str	r0, [r7, #12]
 8006f9c:	60b9      	str	r1, [r7, #8]
 8006f9e:	607a      	str	r2, [r7, #4]
 8006fa0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006fa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fa4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	009b      	lsls	r3, r3, #2
 8006faa:	461a      	mov	r2, r3
 8006fac:	21a5      	movs	r1, #165	; 0xa5
 8006fae:	f001 fe37 	bl	8008c20 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006fb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fb4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006fbc:	3b01      	subs	r3, #1
 8006fbe:	009b      	lsls	r3, r3, #2
 8006fc0:	4413      	add	r3, r2
 8006fc2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006fc4:	69bb      	ldr	r3, [r7, #24]
 8006fc6:	f023 0307 	bic.w	r3, r3, #7
 8006fca:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006fcc:	69bb      	ldr	r3, [r7, #24]
 8006fce:	f003 0307 	and.w	r3, r3, #7
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d00a      	beq.n	8006fec <prvInitialiseNewTask+0x58>
	__asm volatile
 8006fd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fda:	f383 8811 	msr	BASEPRI, r3
 8006fde:	f3bf 8f6f 	isb	sy
 8006fe2:	f3bf 8f4f 	dsb	sy
 8006fe6:	617b      	str	r3, [r7, #20]
}
 8006fe8:	bf00      	nop
 8006fea:	e7fe      	b.n	8006fea <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006fec:	68bb      	ldr	r3, [r7, #8]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d01f      	beq.n	8007032 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	61fb      	str	r3, [r7, #28]
 8006ff6:	e012      	b.n	800701e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006ff8:	68ba      	ldr	r2, [r7, #8]
 8006ffa:	69fb      	ldr	r3, [r7, #28]
 8006ffc:	4413      	add	r3, r2
 8006ffe:	7819      	ldrb	r1, [r3, #0]
 8007000:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007002:	69fb      	ldr	r3, [r7, #28]
 8007004:	4413      	add	r3, r2
 8007006:	3334      	adds	r3, #52	; 0x34
 8007008:	460a      	mov	r2, r1
 800700a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800700c:	68ba      	ldr	r2, [r7, #8]
 800700e:	69fb      	ldr	r3, [r7, #28]
 8007010:	4413      	add	r3, r2
 8007012:	781b      	ldrb	r3, [r3, #0]
 8007014:	2b00      	cmp	r3, #0
 8007016:	d006      	beq.n	8007026 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007018:	69fb      	ldr	r3, [r7, #28]
 800701a:	3301      	adds	r3, #1
 800701c:	61fb      	str	r3, [r7, #28]
 800701e:	69fb      	ldr	r3, [r7, #28]
 8007020:	2b0f      	cmp	r3, #15
 8007022:	d9e9      	bls.n	8006ff8 <prvInitialiseNewTask+0x64>
 8007024:	e000      	b.n	8007028 <prvInitialiseNewTask+0x94>
			{
				break;
 8007026:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007028:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800702a:	2200      	movs	r2, #0
 800702c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007030:	e003      	b.n	800703a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007032:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007034:	2200      	movs	r2, #0
 8007036:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800703a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800703c:	2b37      	cmp	r3, #55	; 0x37
 800703e:	d901      	bls.n	8007044 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007040:	2337      	movs	r3, #55	; 0x37
 8007042:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007044:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007046:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007048:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800704a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800704c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800704e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007050:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007052:	2200      	movs	r2, #0
 8007054:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007056:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007058:	3304      	adds	r3, #4
 800705a:	4618      	mov	r0, r3
 800705c:	f7ff f886 	bl	800616c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007060:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007062:	3318      	adds	r3, #24
 8007064:	4618      	mov	r0, r3
 8007066:	f7ff f881 	bl	800616c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800706a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800706c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800706e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007070:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007072:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007078:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800707a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800707c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800707e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007080:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007082:	2200      	movs	r2, #0
 8007084:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007088:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800708a:	2200      	movs	r2, #0
 800708c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007090:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007092:	3354      	adds	r3, #84	; 0x54
 8007094:	2260      	movs	r2, #96	; 0x60
 8007096:	2100      	movs	r1, #0
 8007098:	4618      	mov	r0, r3
 800709a:	f001 fdc1 	bl	8008c20 <memset>
 800709e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070a0:	4a0c      	ldr	r2, [pc, #48]	; (80070d4 <prvInitialiseNewTask+0x140>)
 80070a2:	659a      	str	r2, [r3, #88]	; 0x58
 80070a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070a6:	4a0c      	ldr	r2, [pc, #48]	; (80070d8 <prvInitialiseNewTask+0x144>)
 80070a8:	65da      	str	r2, [r3, #92]	; 0x5c
 80070aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070ac:	4a0b      	ldr	r2, [pc, #44]	; (80070dc <prvInitialiseNewTask+0x148>)
 80070ae:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80070b0:	683a      	ldr	r2, [r7, #0]
 80070b2:	68f9      	ldr	r1, [r7, #12]
 80070b4:	69b8      	ldr	r0, [r7, #24]
 80070b6:	f001 f941 	bl	800833c <pxPortInitialiseStack>
 80070ba:	4602      	mov	r2, r0
 80070bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070be:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80070c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d002      	beq.n	80070cc <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80070c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80070ca:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80070cc:	bf00      	nop
 80070ce:	3720      	adds	r7, #32
 80070d0:	46bd      	mov	sp, r7
 80070d2:	bd80      	pop	{r7, pc}
 80070d4:	0800bf90 	.word	0x0800bf90
 80070d8:	0800bfb0 	.word	0x0800bfb0
 80070dc:	0800bf70 	.word	0x0800bf70

080070e0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80070e0:	b580      	push	{r7, lr}
 80070e2:	b082      	sub	sp, #8
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80070e8:	f001 fa54 	bl	8008594 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80070ec:	4b2d      	ldr	r3, [pc, #180]	; (80071a4 <prvAddNewTaskToReadyList+0xc4>)
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	3301      	adds	r3, #1
 80070f2:	4a2c      	ldr	r2, [pc, #176]	; (80071a4 <prvAddNewTaskToReadyList+0xc4>)
 80070f4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80070f6:	4b2c      	ldr	r3, [pc, #176]	; (80071a8 <prvAddNewTaskToReadyList+0xc8>)
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d109      	bne.n	8007112 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80070fe:	4a2a      	ldr	r2, [pc, #168]	; (80071a8 <prvAddNewTaskToReadyList+0xc8>)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007104:	4b27      	ldr	r3, [pc, #156]	; (80071a4 <prvAddNewTaskToReadyList+0xc4>)
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	2b01      	cmp	r3, #1
 800710a:	d110      	bne.n	800712e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800710c:	f000 fc26 	bl	800795c <prvInitialiseTaskLists>
 8007110:	e00d      	b.n	800712e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007112:	4b26      	ldr	r3, [pc, #152]	; (80071ac <prvAddNewTaskToReadyList+0xcc>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d109      	bne.n	800712e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800711a:	4b23      	ldr	r3, [pc, #140]	; (80071a8 <prvAddNewTaskToReadyList+0xc8>)
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007124:	429a      	cmp	r2, r3
 8007126:	d802      	bhi.n	800712e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007128:	4a1f      	ldr	r2, [pc, #124]	; (80071a8 <prvAddNewTaskToReadyList+0xc8>)
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800712e:	4b20      	ldr	r3, [pc, #128]	; (80071b0 <prvAddNewTaskToReadyList+0xd0>)
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	3301      	adds	r3, #1
 8007134:	4a1e      	ldr	r2, [pc, #120]	; (80071b0 <prvAddNewTaskToReadyList+0xd0>)
 8007136:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007138:	4b1d      	ldr	r3, [pc, #116]	; (80071b0 <prvAddNewTaskToReadyList+0xd0>)
 800713a:	681a      	ldr	r2, [r3, #0]
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007144:	4b1b      	ldr	r3, [pc, #108]	; (80071b4 <prvAddNewTaskToReadyList+0xd4>)
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	429a      	cmp	r2, r3
 800714a:	d903      	bls.n	8007154 <prvAddNewTaskToReadyList+0x74>
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007150:	4a18      	ldr	r2, [pc, #96]	; (80071b4 <prvAddNewTaskToReadyList+0xd4>)
 8007152:	6013      	str	r3, [r2, #0]
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007158:	4613      	mov	r3, r2
 800715a:	009b      	lsls	r3, r3, #2
 800715c:	4413      	add	r3, r2
 800715e:	009b      	lsls	r3, r3, #2
 8007160:	4a15      	ldr	r2, [pc, #84]	; (80071b8 <prvAddNewTaskToReadyList+0xd8>)
 8007162:	441a      	add	r2, r3
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	3304      	adds	r3, #4
 8007168:	4619      	mov	r1, r3
 800716a:	4610      	mov	r0, r2
 800716c:	f7ff f80b 	bl	8006186 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007170:	f001 fa40 	bl	80085f4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007174:	4b0d      	ldr	r3, [pc, #52]	; (80071ac <prvAddNewTaskToReadyList+0xcc>)
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d00e      	beq.n	800719a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800717c:	4b0a      	ldr	r3, [pc, #40]	; (80071a8 <prvAddNewTaskToReadyList+0xc8>)
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007186:	429a      	cmp	r2, r3
 8007188:	d207      	bcs.n	800719a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800718a:	4b0c      	ldr	r3, [pc, #48]	; (80071bc <prvAddNewTaskToReadyList+0xdc>)
 800718c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007190:	601a      	str	r2, [r3, #0]
 8007192:	f3bf 8f4f 	dsb	sy
 8007196:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800719a:	bf00      	nop
 800719c:	3708      	adds	r7, #8
 800719e:	46bd      	mov	sp, r7
 80071a0:	bd80      	pop	{r7, pc}
 80071a2:	bf00      	nop
 80071a4:	2000ad0c 	.word	0x2000ad0c
 80071a8:	2000a838 	.word	0x2000a838
 80071ac:	2000ad18 	.word	0x2000ad18
 80071b0:	2000ad28 	.word	0x2000ad28
 80071b4:	2000ad14 	.word	0x2000ad14
 80071b8:	2000a83c 	.word	0x2000a83c
 80071bc:	e000ed04 	.word	0xe000ed04

080071c0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80071c0:	b580      	push	{r7, lr}
 80071c2:	b084      	sub	sp, #16
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80071c8:	2300      	movs	r3, #0
 80071ca:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d017      	beq.n	8007202 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80071d2:	4b13      	ldr	r3, [pc, #76]	; (8007220 <vTaskDelay+0x60>)
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d00a      	beq.n	80071f0 <vTaskDelay+0x30>
	__asm volatile
 80071da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071de:	f383 8811 	msr	BASEPRI, r3
 80071e2:	f3bf 8f6f 	isb	sy
 80071e6:	f3bf 8f4f 	dsb	sy
 80071ea:	60bb      	str	r3, [r7, #8]
}
 80071ec:	bf00      	nop
 80071ee:	e7fe      	b.n	80071ee <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80071f0:	f000 f88a 	bl	8007308 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80071f4:	2100      	movs	r1, #0
 80071f6:	6878      	ldr	r0, [r7, #4]
 80071f8:	f000 fcfe 	bl	8007bf8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80071fc:	f000 f892 	bl	8007324 <xTaskResumeAll>
 8007200:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d107      	bne.n	8007218 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007208:	4b06      	ldr	r3, [pc, #24]	; (8007224 <vTaskDelay+0x64>)
 800720a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800720e:	601a      	str	r2, [r3, #0]
 8007210:	f3bf 8f4f 	dsb	sy
 8007214:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007218:	bf00      	nop
 800721a:	3710      	adds	r7, #16
 800721c:	46bd      	mov	sp, r7
 800721e:	bd80      	pop	{r7, pc}
 8007220:	2000ad34 	.word	0x2000ad34
 8007224:	e000ed04 	.word	0xe000ed04

08007228 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007228:	b580      	push	{r7, lr}
 800722a:	b08a      	sub	sp, #40	; 0x28
 800722c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800722e:	2300      	movs	r3, #0
 8007230:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007232:	2300      	movs	r3, #0
 8007234:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007236:	463a      	mov	r2, r7
 8007238:	1d39      	adds	r1, r7, #4
 800723a:	f107 0308 	add.w	r3, r7, #8
 800723e:	4618      	mov	r0, r3
 8007240:	f7fe ff40 	bl	80060c4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007244:	6839      	ldr	r1, [r7, #0]
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	68ba      	ldr	r2, [r7, #8]
 800724a:	9202      	str	r2, [sp, #8]
 800724c:	9301      	str	r3, [sp, #4]
 800724e:	2300      	movs	r3, #0
 8007250:	9300      	str	r3, [sp, #0]
 8007252:	2300      	movs	r3, #0
 8007254:	460a      	mov	r2, r1
 8007256:	4924      	ldr	r1, [pc, #144]	; (80072e8 <vTaskStartScheduler+0xc0>)
 8007258:	4824      	ldr	r0, [pc, #144]	; (80072ec <vTaskStartScheduler+0xc4>)
 800725a:	f7ff fdf9 	bl	8006e50 <xTaskCreateStatic>
 800725e:	4603      	mov	r3, r0
 8007260:	4a23      	ldr	r2, [pc, #140]	; (80072f0 <vTaskStartScheduler+0xc8>)
 8007262:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007264:	4b22      	ldr	r3, [pc, #136]	; (80072f0 <vTaskStartScheduler+0xc8>)
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d002      	beq.n	8007272 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800726c:	2301      	movs	r3, #1
 800726e:	617b      	str	r3, [r7, #20]
 8007270:	e001      	b.n	8007276 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007272:	2300      	movs	r3, #0
 8007274:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007276:	697b      	ldr	r3, [r7, #20]
 8007278:	2b01      	cmp	r3, #1
 800727a:	d102      	bne.n	8007282 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800727c:	f000 fd10 	bl	8007ca0 <xTimerCreateTimerTask>
 8007280:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007282:	697b      	ldr	r3, [r7, #20]
 8007284:	2b01      	cmp	r3, #1
 8007286:	d11b      	bne.n	80072c0 <vTaskStartScheduler+0x98>
	__asm volatile
 8007288:	f04f 0350 	mov.w	r3, #80	; 0x50
 800728c:	f383 8811 	msr	BASEPRI, r3
 8007290:	f3bf 8f6f 	isb	sy
 8007294:	f3bf 8f4f 	dsb	sy
 8007298:	613b      	str	r3, [r7, #16]
}
 800729a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800729c:	4b15      	ldr	r3, [pc, #84]	; (80072f4 <vTaskStartScheduler+0xcc>)
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	3354      	adds	r3, #84	; 0x54
 80072a2:	4a15      	ldr	r2, [pc, #84]	; (80072f8 <vTaskStartScheduler+0xd0>)
 80072a4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80072a6:	4b15      	ldr	r3, [pc, #84]	; (80072fc <vTaskStartScheduler+0xd4>)
 80072a8:	f04f 32ff 	mov.w	r2, #4294967295
 80072ac:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80072ae:	4b14      	ldr	r3, [pc, #80]	; (8007300 <vTaskStartScheduler+0xd8>)
 80072b0:	2201      	movs	r2, #1
 80072b2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80072b4:	4b13      	ldr	r3, [pc, #76]	; (8007304 <vTaskStartScheduler+0xdc>)
 80072b6:	2200      	movs	r2, #0
 80072b8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80072ba:	f001 f8c9 	bl	8008450 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80072be:	e00e      	b.n	80072de <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80072c0:	697b      	ldr	r3, [r7, #20]
 80072c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072c6:	d10a      	bne.n	80072de <vTaskStartScheduler+0xb6>
	__asm volatile
 80072c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072cc:	f383 8811 	msr	BASEPRI, r3
 80072d0:	f3bf 8f6f 	isb	sy
 80072d4:	f3bf 8f4f 	dsb	sy
 80072d8:	60fb      	str	r3, [r7, #12]
}
 80072da:	bf00      	nop
 80072dc:	e7fe      	b.n	80072dc <vTaskStartScheduler+0xb4>
}
 80072de:	bf00      	nop
 80072e0:	3718      	adds	r7, #24
 80072e2:	46bd      	mov	sp, r7
 80072e4:	bd80      	pop	{r7, pc}
 80072e6:	bf00      	nop
 80072e8:	08009614 	.word	0x08009614
 80072ec:	0800792d 	.word	0x0800792d
 80072f0:	2000ad30 	.word	0x2000ad30
 80072f4:	2000a838 	.word	0x2000a838
 80072f8:	20000030 	.word	0x20000030
 80072fc:	2000ad2c 	.word	0x2000ad2c
 8007300:	2000ad18 	.word	0x2000ad18
 8007304:	2000ad10 	.word	0x2000ad10

08007308 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007308:	b480      	push	{r7}
 800730a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800730c:	4b04      	ldr	r3, [pc, #16]	; (8007320 <vTaskSuspendAll+0x18>)
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	3301      	adds	r3, #1
 8007312:	4a03      	ldr	r2, [pc, #12]	; (8007320 <vTaskSuspendAll+0x18>)
 8007314:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007316:	bf00      	nop
 8007318:	46bd      	mov	sp, r7
 800731a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731e:	4770      	bx	lr
 8007320:	2000ad34 	.word	0x2000ad34

08007324 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007324:	b580      	push	{r7, lr}
 8007326:	b084      	sub	sp, #16
 8007328:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800732a:	2300      	movs	r3, #0
 800732c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800732e:	2300      	movs	r3, #0
 8007330:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007332:	4b42      	ldr	r3, [pc, #264]	; (800743c <xTaskResumeAll+0x118>)
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d10a      	bne.n	8007350 <xTaskResumeAll+0x2c>
	__asm volatile
 800733a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800733e:	f383 8811 	msr	BASEPRI, r3
 8007342:	f3bf 8f6f 	isb	sy
 8007346:	f3bf 8f4f 	dsb	sy
 800734a:	603b      	str	r3, [r7, #0]
}
 800734c:	bf00      	nop
 800734e:	e7fe      	b.n	800734e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007350:	f001 f920 	bl	8008594 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007354:	4b39      	ldr	r3, [pc, #228]	; (800743c <xTaskResumeAll+0x118>)
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	3b01      	subs	r3, #1
 800735a:	4a38      	ldr	r2, [pc, #224]	; (800743c <xTaskResumeAll+0x118>)
 800735c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800735e:	4b37      	ldr	r3, [pc, #220]	; (800743c <xTaskResumeAll+0x118>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	2b00      	cmp	r3, #0
 8007364:	d162      	bne.n	800742c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007366:	4b36      	ldr	r3, [pc, #216]	; (8007440 <xTaskResumeAll+0x11c>)
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d05e      	beq.n	800742c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800736e:	e02f      	b.n	80073d0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007370:	4b34      	ldr	r3, [pc, #208]	; (8007444 <xTaskResumeAll+0x120>)
 8007372:	68db      	ldr	r3, [r3, #12]
 8007374:	68db      	ldr	r3, [r3, #12]
 8007376:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	3318      	adds	r3, #24
 800737c:	4618      	mov	r0, r3
 800737e:	f7fe ff5f 	bl	8006240 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	3304      	adds	r3, #4
 8007386:	4618      	mov	r0, r3
 8007388:	f7fe ff5a 	bl	8006240 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007390:	4b2d      	ldr	r3, [pc, #180]	; (8007448 <xTaskResumeAll+0x124>)
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	429a      	cmp	r2, r3
 8007396:	d903      	bls.n	80073a0 <xTaskResumeAll+0x7c>
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800739c:	4a2a      	ldr	r2, [pc, #168]	; (8007448 <xTaskResumeAll+0x124>)
 800739e:	6013      	str	r3, [r2, #0]
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073a4:	4613      	mov	r3, r2
 80073a6:	009b      	lsls	r3, r3, #2
 80073a8:	4413      	add	r3, r2
 80073aa:	009b      	lsls	r3, r3, #2
 80073ac:	4a27      	ldr	r2, [pc, #156]	; (800744c <xTaskResumeAll+0x128>)
 80073ae:	441a      	add	r2, r3
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	3304      	adds	r3, #4
 80073b4:	4619      	mov	r1, r3
 80073b6:	4610      	mov	r0, r2
 80073b8:	f7fe fee5 	bl	8006186 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073c0:	4b23      	ldr	r3, [pc, #140]	; (8007450 <xTaskResumeAll+0x12c>)
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073c6:	429a      	cmp	r2, r3
 80073c8:	d302      	bcc.n	80073d0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80073ca:	4b22      	ldr	r3, [pc, #136]	; (8007454 <xTaskResumeAll+0x130>)
 80073cc:	2201      	movs	r2, #1
 80073ce:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80073d0:	4b1c      	ldr	r3, [pc, #112]	; (8007444 <xTaskResumeAll+0x120>)
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d1cb      	bne.n	8007370 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d001      	beq.n	80073e2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80073de:	f000 fb5f 	bl	8007aa0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80073e2:	4b1d      	ldr	r3, [pc, #116]	; (8007458 <xTaskResumeAll+0x134>)
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d010      	beq.n	8007410 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80073ee:	f000 f847 	bl	8007480 <xTaskIncrementTick>
 80073f2:	4603      	mov	r3, r0
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d002      	beq.n	80073fe <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80073f8:	4b16      	ldr	r3, [pc, #88]	; (8007454 <xTaskResumeAll+0x130>)
 80073fa:	2201      	movs	r2, #1
 80073fc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	3b01      	subs	r3, #1
 8007402:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d1f1      	bne.n	80073ee <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800740a:	4b13      	ldr	r3, [pc, #76]	; (8007458 <xTaskResumeAll+0x134>)
 800740c:	2200      	movs	r2, #0
 800740e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007410:	4b10      	ldr	r3, [pc, #64]	; (8007454 <xTaskResumeAll+0x130>)
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d009      	beq.n	800742c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007418:	2301      	movs	r3, #1
 800741a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800741c:	4b0f      	ldr	r3, [pc, #60]	; (800745c <xTaskResumeAll+0x138>)
 800741e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007422:	601a      	str	r2, [r3, #0]
 8007424:	f3bf 8f4f 	dsb	sy
 8007428:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800742c:	f001 f8e2 	bl	80085f4 <vPortExitCritical>

	return xAlreadyYielded;
 8007430:	68bb      	ldr	r3, [r7, #8]
}
 8007432:	4618      	mov	r0, r3
 8007434:	3710      	adds	r7, #16
 8007436:	46bd      	mov	sp, r7
 8007438:	bd80      	pop	{r7, pc}
 800743a:	bf00      	nop
 800743c:	2000ad34 	.word	0x2000ad34
 8007440:	2000ad0c 	.word	0x2000ad0c
 8007444:	2000accc 	.word	0x2000accc
 8007448:	2000ad14 	.word	0x2000ad14
 800744c:	2000a83c 	.word	0x2000a83c
 8007450:	2000a838 	.word	0x2000a838
 8007454:	2000ad20 	.word	0x2000ad20
 8007458:	2000ad1c 	.word	0x2000ad1c
 800745c:	e000ed04 	.word	0xe000ed04

08007460 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007460:	b480      	push	{r7}
 8007462:	b083      	sub	sp, #12
 8007464:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007466:	4b05      	ldr	r3, [pc, #20]	; (800747c <xTaskGetTickCount+0x1c>)
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800746c:	687b      	ldr	r3, [r7, #4]
}
 800746e:	4618      	mov	r0, r3
 8007470:	370c      	adds	r7, #12
 8007472:	46bd      	mov	sp, r7
 8007474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007478:	4770      	bx	lr
 800747a:	bf00      	nop
 800747c:	2000ad10 	.word	0x2000ad10

08007480 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b086      	sub	sp, #24
 8007484:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007486:	2300      	movs	r3, #0
 8007488:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800748a:	4b4f      	ldr	r3, [pc, #316]	; (80075c8 <xTaskIncrementTick+0x148>)
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	2b00      	cmp	r3, #0
 8007490:	f040 808f 	bne.w	80075b2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007494:	4b4d      	ldr	r3, [pc, #308]	; (80075cc <xTaskIncrementTick+0x14c>)
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	3301      	adds	r3, #1
 800749a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800749c:	4a4b      	ldr	r2, [pc, #300]	; (80075cc <xTaskIncrementTick+0x14c>)
 800749e:	693b      	ldr	r3, [r7, #16]
 80074a0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80074a2:	693b      	ldr	r3, [r7, #16]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d120      	bne.n	80074ea <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80074a8:	4b49      	ldr	r3, [pc, #292]	; (80075d0 <xTaskIncrementTick+0x150>)
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d00a      	beq.n	80074c8 <xTaskIncrementTick+0x48>
	__asm volatile
 80074b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074b6:	f383 8811 	msr	BASEPRI, r3
 80074ba:	f3bf 8f6f 	isb	sy
 80074be:	f3bf 8f4f 	dsb	sy
 80074c2:	603b      	str	r3, [r7, #0]
}
 80074c4:	bf00      	nop
 80074c6:	e7fe      	b.n	80074c6 <xTaskIncrementTick+0x46>
 80074c8:	4b41      	ldr	r3, [pc, #260]	; (80075d0 <xTaskIncrementTick+0x150>)
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	60fb      	str	r3, [r7, #12]
 80074ce:	4b41      	ldr	r3, [pc, #260]	; (80075d4 <xTaskIncrementTick+0x154>)
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	4a3f      	ldr	r2, [pc, #252]	; (80075d0 <xTaskIncrementTick+0x150>)
 80074d4:	6013      	str	r3, [r2, #0]
 80074d6:	4a3f      	ldr	r2, [pc, #252]	; (80075d4 <xTaskIncrementTick+0x154>)
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	6013      	str	r3, [r2, #0]
 80074dc:	4b3e      	ldr	r3, [pc, #248]	; (80075d8 <xTaskIncrementTick+0x158>)
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	3301      	adds	r3, #1
 80074e2:	4a3d      	ldr	r2, [pc, #244]	; (80075d8 <xTaskIncrementTick+0x158>)
 80074e4:	6013      	str	r3, [r2, #0]
 80074e6:	f000 fadb 	bl	8007aa0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80074ea:	4b3c      	ldr	r3, [pc, #240]	; (80075dc <xTaskIncrementTick+0x15c>)
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	693a      	ldr	r2, [r7, #16]
 80074f0:	429a      	cmp	r2, r3
 80074f2:	d349      	bcc.n	8007588 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80074f4:	4b36      	ldr	r3, [pc, #216]	; (80075d0 <xTaskIncrementTick+0x150>)
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d104      	bne.n	8007508 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80074fe:	4b37      	ldr	r3, [pc, #220]	; (80075dc <xTaskIncrementTick+0x15c>)
 8007500:	f04f 32ff 	mov.w	r2, #4294967295
 8007504:	601a      	str	r2, [r3, #0]
					break;
 8007506:	e03f      	b.n	8007588 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007508:	4b31      	ldr	r3, [pc, #196]	; (80075d0 <xTaskIncrementTick+0x150>)
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	68db      	ldr	r3, [r3, #12]
 800750e:	68db      	ldr	r3, [r3, #12]
 8007510:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007512:	68bb      	ldr	r3, [r7, #8]
 8007514:	685b      	ldr	r3, [r3, #4]
 8007516:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007518:	693a      	ldr	r2, [r7, #16]
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	429a      	cmp	r2, r3
 800751e:	d203      	bcs.n	8007528 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007520:	4a2e      	ldr	r2, [pc, #184]	; (80075dc <xTaskIncrementTick+0x15c>)
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007526:	e02f      	b.n	8007588 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007528:	68bb      	ldr	r3, [r7, #8]
 800752a:	3304      	adds	r3, #4
 800752c:	4618      	mov	r0, r3
 800752e:	f7fe fe87 	bl	8006240 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007532:	68bb      	ldr	r3, [r7, #8]
 8007534:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007536:	2b00      	cmp	r3, #0
 8007538:	d004      	beq.n	8007544 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800753a:	68bb      	ldr	r3, [r7, #8]
 800753c:	3318      	adds	r3, #24
 800753e:	4618      	mov	r0, r3
 8007540:	f7fe fe7e 	bl	8006240 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007548:	4b25      	ldr	r3, [pc, #148]	; (80075e0 <xTaskIncrementTick+0x160>)
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	429a      	cmp	r2, r3
 800754e:	d903      	bls.n	8007558 <xTaskIncrementTick+0xd8>
 8007550:	68bb      	ldr	r3, [r7, #8]
 8007552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007554:	4a22      	ldr	r2, [pc, #136]	; (80075e0 <xTaskIncrementTick+0x160>)
 8007556:	6013      	str	r3, [r2, #0]
 8007558:	68bb      	ldr	r3, [r7, #8]
 800755a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800755c:	4613      	mov	r3, r2
 800755e:	009b      	lsls	r3, r3, #2
 8007560:	4413      	add	r3, r2
 8007562:	009b      	lsls	r3, r3, #2
 8007564:	4a1f      	ldr	r2, [pc, #124]	; (80075e4 <xTaskIncrementTick+0x164>)
 8007566:	441a      	add	r2, r3
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	3304      	adds	r3, #4
 800756c:	4619      	mov	r1, r3
 800756e:	4610      	mov	r0, r2
 8007570:	f7fe fe09 	bl	8006186 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007574:	68bb      	ldr	r3, [r7, #8]
 8007576:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007578:	4b1b      	ldr	r3, [pc, #108]	; (80075e8 <xTaskIncrementTick+0x168>)
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800757e:	429a      	cmp	r2, r3
 8007580:	d3b8      	bcc.n	80074f4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007582:	2301      	movs	r3, #1
 8007584:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007586:	e7b5      	b.n	80074f4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007588:	4b17      	ldr	r3, [pc, #92]	; (80075e8 <xTaskIncrementTick+0x168>)
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800758e:	4915      	ldr	r1, [pc, #84]	; (80075e4 <xTaskIncrementTick+0x164>)
 8007590:	4613      	mov	r3, r2
 8007592:	009b      	lsls	r3, r3, #2
 8007594:	4413      	add	r3, r2
 8007596:	009b      	lsls	r3, r3, #2
 8007598:	440b      	add	r3, r1
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	2b01      	cmp	r3, #1
 800759e:	d901      	bls.n	80075a4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80075a0:	2301      	movs	r3, #1
 80075a2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80075a4:	4b11      	ldr	r3, [pc, #68]	; (80075ec <xTaskIncrementTick+0x16c>)
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d007      	beq.n	80075bc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80075ac:	2301      	movs	r3, #1
 80075ae:	617b      	str	r3, [r7, #20]
 80075b0:	e004      	b.n	80075bc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80075b2:	4b0f      	ldr	r3, [pc, #60]	; (80075f0 <xTaskIncrementTick+0x170>)
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	3301      	adds	r3, #1
 80075b8:	4a0d      	ldr	r2, [pc, #52]	; (80075f0 <xTaskIncrementTick+0x170>)
 80075ba:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80075bc:	697b      	ldr	r3, [r7, #20]
}
 80075be:	4618      	mov	r0, r3
 80075c0:	3718      	adds	r7, #24
 80075c2:	46bd      	mov	sp, r7
 80075c4:	bd80      	pop	{r7, pc}
 80075c6:	bf00      	nop
 80075c8:	2000ad34 	.word	0x2000ad34
 80075cc:	2000ad10 	.word	0x2000ad10
 80075d0:	2000acc4 	.word	0x2000acc4
 80075d4:	2000acc8 	.word	0x2000acc8
 80075d8:	2000ad24 	.word	0x2000ad24
 80075dc:	2000ad2c 	.word	0x2000ad2c
 80075e0:	2000ad14 	.word	0x2000ad14
 80075e4:	2000a83c 	.word	0x2000a83c
 80075e8:	2000a838 	.word	0x2000a838
 80075ec:	2000ad20 	.word	0x2000ad20
 80075f0:	2000ad1c 	.word	0x2000ad1c

080075f4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80075f4:	b480      	push	{r7}
 80075f6:	b085      	sub	sp, #20
 80075f8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80075fa:	4b2a      	ldr	r3, [pc, #168]	; (80076a4 <vTaskSwitchContext+0xb0>)
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d003      	beq.n	800760a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007602:	4b29      	ldr	r3, [pc, #164]	; (80076a8 <vTaskSwitchContext+0xb4>)
 8007604:	2201      	movs	r2, #1
 8007606:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007608:	e046      	b.n	8007698 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800760a:	4b27      	ldr	r3, [pc, #156]	; (80076a8 <vTaskSwitchContext+0xb4>)
 800760c:	2200      	movs	r2, #0
 800760e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007610:	4b26      	ldr	r3, [pc, #152]	; (80076ac <vTaskSwitchContext+0xb8>)
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	60fb      	str	r3, [r7, #12]
 8007616:	e010      	b.n	800763a <vTaskSwitchContext+0x46>
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	2b00      	cmp	r3, #0
 800761c:	d10a      	bne.n	8007634 <vTaskSwitchContext+0x40>
	__asm volatile
 800761e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007622:	f383 8811 	msr	BASEPRI, r3
 8007626:	f3bf 8f6f 	isb	sy
 800762a:	f3bf 8f4f 	dsb	sy
 800762e:	607b      	str	r3, [r7, #4]
}
 8007630:	bf00      	nop
 8007632:	e7fe      	b.n	8007632 <vTaskSwitchContext+0x3e>
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	3b01      	subs	r3, #1
 8007638:	60fb      	str	r3, [r7, #12]
 800763a:	491d      	ldr	r1, [pc, #116]	; (80076b0 <vTaskSwitchContext+0xbc>)
 800763c:	68fa      	ldr	r2, [r7, #12]
 800763e:	4613      	mov	r3, r2
 8007640:	009b      	lsls	r3, r3, #2
 8007642:	4413      	add	r3, r2
 8007644:	009b      	lsls	r3, r3, #2
 8007646:	440b      	add	r3, r1
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d0e4      	beq.n	8007618 <vTaskSwitchContext+0x24>
 800764e:	68fa      	ldr	r2, [r7, #12]
 8007650:	4613      	mov	r3, r2
 8007652:	009b      	lsls	r3, r3, #2
 8007654:	4413      	add	r3, r2
 8007656:	009b      	lsls	r3, r3, #2
 8007658:	4a15      	ldr	r2, [pc, #84]	; (80076b0 <vTaskSwitchContext+0xbc>)
 800765a:	4413      	add	r3, r2
 800765c:	60bb      	str	r3, [r7, #8]
 800765e:	68bb      	ldr	r3, [r7, #8]
 8007660:	685b      	ldr	r3, [r3, #4]
 8007662:	685a      	ldr	r2, [r3, #4]
 8007664:	68bb      	ldr	r3, [r7, #8]
 8007666:	605a      	str	r2, [r3, #4]
 8007668:	68bb      	ldr	r3, [r7, #8]
 800766a:	685a      	ldr	r2, [r3, #4]
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	3308      	adds	r3, #8
 8007670:	429a      	cmp	r2, r3
 8007672:	d104      	bne.n	800767e <vTaskSwitchContext+0x8a>
 8007674:	68bb      	ldr	r3, [r7, #8]
 8007676:	685b      	ldr	r3, [r3, #4]
 8007678:	685a      	ldr	r2, [r3, #4]
 800767a:	68bb      	ldr	r3, [r7, #8]
 800767c:	605a      	str	r2, [r3, #4]
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	685b      	ldr	r3, [r3, #4]
 8007682:	68db      	ldr	r3, [r3, #12]
 8007684:	4a0b      	ldr	r2, [pc, #44]	; (80076b4 <vTaskSwitchContext+0xc0>)
 8007686:	6013      	str	r3, [r2, #0]
 8007688:	4a08      	ldr	r2, [pc, #32]	; (80076ac <vTaskSwitchContext+0xb8>)
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800768e:	4b09      	ldr	r3, [pc, #36]	; (80076b4 <vTaskSwitchContext+0xc0>)
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	3354      	adds	r3, #84	; 0x54
 8007694:	4a08      	ldr	r2, [pc, #32]	; (80076b8 <vTaskSwitchContext+0xc4>)
 8007696:	6013      	str	r3, [r2, #0]
}
 8007698:	bf00      	nop
 800769a:	3714      	adds	r7, #20
 800769c:	46bd      	mov	sp, r7
 800769e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a2:	4770      	bx	lr
 80076a4:	2000ad34 	.word	0x2000ad34
 80076a8:	2000ad20 	.word	0x2000ad20
 80076ac:	2000ad14 	.word	0x2000ad14
 80076b0:	2000a83c 	.word	0x2000a83c
 80076b4:	2000a838 	.word	0x2000a838
 80076b8:	20000030 	.word	0x20000030

080076bc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b084      	sub	sp, #16
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
 80076c4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d10a      	bne.n	80076e2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80076cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076d0:	f383 8811 	msr	BASEPRI, r3
 80076d4:	f3bf 8f6f 	isb	sy
 80076d8:	f3bf 8f4f 	dsb	sy
 80076dc:	60fb      	str	r3, [r7, #12]
}
 80076de:	bf00      	nop
 80076e0:	e7fe      	b.n	80076e0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80076e2:	4b07      	ldr	r3, [pc, #28]	; (8007700 <vTaskPlaceOnEventList+0x44>)
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	3318      	adds	r3, #24
 80076e8:	4619      	mov	r1, r3
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	f7fe fd6f 	bl	80061ce <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80076f0:	2101      	movs	r1, #1
 80076f2:	6838      	ldr	r0, [r7, #0]
 80076f4:	f000 fa80 	bl	8007bf8 <prvAddCurrentTaskToDelayedList>
}
 80076f8:	bf00      	nop
 80076fa:	3710      	adds	r7, #16
 80076fc:	46bd      	mov	sp, r7
 80076fe:	bd80      	pop	{r7, pc}
 8007700:	2000a838 	.word	0x2000a838

08007704 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007704:	b580      	push	{r7, lr}
 8007706:	b086      	sub	sp, #24
 8007708:	af00      	add	r7, sp, #0
 800770a:	60f8      	str	r0, [r7, #12]
 800770c:	60b9      	str	r1, [r7, #8]
 800770e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	2b00      	cmp	r3, #0
 8007714:	d10a      	bne.n	800772c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8007716:	f04f 0350 	mov.w	r3, #80	; 0x50
 800771a:	f383 8811 	msr	BASEPRI, r3
 800771e:	f3bf 8f6f 	isb	sy
 8007722:	f3bf 8f4f 	dsb	sy
 8007726:	617b      	str	r3, [r7, #20]
}
 8007728:	bf00      	nop
 800772a:	e7fe      	b.n	800772a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800772c:	4b0a      	ldr	r3, [pc, #40]	; (8007758 <vTaskPlaceOnEventListRestricted+0x54>)
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	3318      	adds	r3, #24
 8007732:	4619      	mov	r1, r3
 8007734:	68f8      	ldr	r0, [r7, #12]
 8007736:	f7fe fd26 	bl	8006186 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2b00      	cmp	r3, #0
 800773e:	d002      	beq.n	8007746 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8007740:	f04f 33ff 	mov.w	r3, #4294967295
 8007744:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007746:	6879      	ldr	r1, [r7, #4]
 8007748:	68b8      	ldr	r0, [r7, #8]
 800774a:	f000 fa55 	bl	8007bf8 <prvAddCurrentTaskToDelayedList>
	}
 800774e:	bf00      	nop
 8007750:	3718      	adds	r7, #24
 8007752:	46bd      	mov	sp, r7
 8007754:	bd80      	pop	{r7, pc}
 8007756:	bf00      	nop
 8007758:	2000a838 	.word	0x2000a838

0800775c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800775c:	b580      	push	{r7, lr}
 800775e:	b086      	sub	sp, #24
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	68db      	ldr	r3, [r3, #12]
 8007768:	68db      	ldr	r3, [r3, #12]
 800776a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800776c:	693b      	ldr	r3, [r7, #16]
 800776e:	2b00      	cmp	r3, #0
 8007770:	d10a      	bne.n	8007788 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8007772:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007776:	f383 8811 	msr	BASEPRI, r3
 800777a:	f3bf 8f6f 	isb	sy
 800777e:	f3bf 8f4f 	dsb	sy
 8007782:	60fb      	str	r3, [r7, #12]
}
 8007784:	bf00      	nop
 8007786:	e7fe      	b.n	8007786 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007788:	693b      	ldr	r3, [r7, #16]
 800778a:	3318      	adds	r3, #24
 800778c:	4618      	mov	r0, r3
 800778e:	f7fe fd57 	bl	8006240 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007792:	4b1e      	ldr	r3, [pc, #120]	; (800780c <xTaskRemoveFromEventList+0xb0>)
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d11d      	bne.n	80077d6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800779a:	693b      	ldr	r3, [r7, #16]
 800779c:	3304      	adds	r3, #4
 800779e:	4618      	mov	r0, r3
 80077a0:	f7fe fd4e 	bl	8006240 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80077a4:	693b      	ldr	r3, [r7, #16]
 80077a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077a8:	4b19      	ldr	r3, [pc, #100]	; (8007810 <xTaskRemoveFromEventList+0xb4>)
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	429a      	cmp	r2, r3
 80077ae:	d903      	bls.n	80077b8 <xTaskRemoveFromEventList+0x5c>
 80077b0:	693b      	ldr	r3, [r7, #16]
 80077b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077b4:	4a16      	ldr	r2, [pc, #88]	; (8007810 <xTaskRemoveFromEventList+0xb4>)
 80077b6:	6013      	str	r3, [r2, #0]
 80077b8:	693b      	ldr	r3, [r7, #16]
 80077ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077bc:	4613      	mov	r3, r2
 80077be:	009b      	lsls	r3, r3, #2
 80077c0:	4413      	add	r3, r2
 80077c2:	009b      	lsls	r3, r3, #2
 80077c4:	4a13      	ldr	r2, [pc, #76]	; (8007814 <xTaskRemoveFromEventList+0xb8>)
 80077c6:	441a      	add	r2, r3
 80077c8:	693b      	ldr	r3, [r7, #16]
 80077ca:	3304      	adds	r3, #4
 80077cc:	4619      	mov	r1, r3
 80077ce:	4610      	mov	r0, r2
 80077d0:	f7fe fcd9 	bl	8006186 <vListInsertEnd>
 80077d4:	e005      	b.n	80077e2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80077d6:	693b      	ldr	r3, [r7, #16]
 80077d8:	3318      	adds	r3, #24
 80077da:	4619      	mov	r1, r3
 80077dc:	480e      	ldr	r0, [pc, #56]	; (8007818 <xTaskRemoveFromEventList+0xbc>)
 80077de:	f7fe fcd2 	bl	8006186 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80077e2:	693b      	ldr	r3, [r7, #16]
 80077e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077e6:	4b0d      	ldr	r3, [pc, #52]	; (800781c <xTaskRemoveFromEventList+0xc0>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077ec:	429a      	cmp	r2, r3
 80077ee:	d905      	bls.n	80077fc <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80077f0:	2301      	movs	r3, #1
 80077f2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80077f4:	4b0a      	ldr	r3, [pc, #40]	; (8007820 <xTaskRemoveFromEventList+0xc4>)
 80077f6:	2201      	movs	r2, #1
 80077f8:	601a      	str	r2, [r3, #0]
 80077fa:	e001      	b.n	8007800 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80077fc:	2300      	movs	r3, #0
 80077fe:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007800:	697b      	ldr	r3, [r7, #20]
}
 8007802:	4618      	mov	r0, r3
 8007804:	3718      	adds	r7, #24
 8007806:	46bd      	mov	sp, r7
 8007808:	bd80      	pop	{r7, pc}
 800780a:	bf00      	nop
 800780c:	2000ad34 	.word	0x2000ad34
 8007810:	2000ad14 	.word	0x2000ad14
 8007814:	2000a83c 	.word	0x2000a83c
 8007818:	2000accc 	.word	0x2000accc
 800781c:	2000a838 	.word	0x2000a838
 8007820:	2000ad20 	.word	0x2000ad20

08007824 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007824:	b480      	push	{r7}
 8007826:	b083      	sub	sp, #12
 8007828:	af00      	add	r7, sp, #0
 800782a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800782c:	4b06      	ldr	r3, [pc, #24]	; (8007848 <vTaskInternalSetTimeOutState+0x24>)
 800782e:	681a      	ldr	r2, [r3, #0]
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007834:	4b05      	ldr	r3, [pc, #20]	; (800784c <vTaskInternalSetTimeOutState+0x28>)
 8007836:	681a      	ldr	r2, [r3, #0]
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	605a      	str	r2, [r3, #4]
}
 800783c:	bf00      	nop
 800783e:	370c      	adds	r7, #12
 8007840:	46bd      	mov	sp, r7
 8007842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007846:	4770      	bx	lr
 8007848:	2000ad24 	.word	0x2000ad24
 800784c:	2000ad10 	.word	0x2000ad10

08007850 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007850:	b580      	push	{r7, lr}
 8007852:	b088      	sub	sp, #32
 8007854:	af00      	add	r7, sp, #0
 8007856:	6078      	str	r0, [r7, #4]
 8007858:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d10a      	bne.n	8007876 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007860:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007864:	f383 8811 	msr	BASEPRI, r3
 8007868:	f3bf 8f6f 	isb	sy
 800786c:	f3bf 8f4f 	dsb	sy
 8007870:	613b      	str	r3, [r7, #16]
}
 8007872:	bf00      	nop
 8007874:	e7fe      	b.n	8007874 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d10a      	bne.n	8007892 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800787c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007880:	f383 8811 	msr	BASEPRI, r3
 8007884:	f3bf 8f6f 	isb	sy
 8007888:	f3bf 8f4f 	dsb	sy
 800788c:	60fb      	str	r3, [r7, #12]
}
 800788e:	bf00      	nop
 8007890:	e7fe      	b.n	8007890 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8007892:	f000 fe7f 	bl	8008594 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007896:	4b1d      	ldr	r3, [pc, #116]	; (800790c <xTaskCheckForTimeOut+0xbc>)
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	685b      	ldr	r3, [r3, #4]
 80078a0:	69ba      	ldr	r2, [r7, #24]
 80078a2:	1ad3      	subs	r3, r2, r3
 80078a4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078ae:	d102      	bne.n	80078b6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80078b0:	2300      	movs	r3, #0
 80078b2:	61fb      	str	r3, [r7, #28]
 80078b4:	e023      	b.n	80078fe <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681a      	ldr	r2, [r3, #0]
 80078ba:	4b15      	ldr	r3, [pc, #84]	; (8007910 <xTaskCheckForTimeOut+0xc0>)
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	429a      	cmp	r2, r3
 80078c0:	d007      	beq.n	80078d2 <xTaskCheckForTimeOut+0x82>
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	685b      	ldr	r3, [r3, #4]
 80078c6:	69ba      	ldr	r2, [r7, #24]
 80078c8:	429a      	cmp	r2, r3
 80078ca:	d302      	bcc.n	80078d2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80078cc:	2301      	movs	r3, #1
 80078ce:	61fb      	str	r3, [r7, #28]
 80078d0:	e015      	b.n	80078fe <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	697a      	ldr	r2, [r7, #20]
 80078d8:	429a      	cmp	r2, r3
 80078da:	d20b      	bcs.n	80078f4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80078dc:	683b      	ldr	r3, [r7, #0]
 80078de:	681a      	ldr	r2, [r3, #0]
 80078e0:	697b      	ldr	r3, [r7, #20]
 80078e2:	1ad2      	subs	r2, r2, r3
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80078e8:	6878      	ldr	r0, [r7, #4]
 80078ea:	f7ff ff9b 	bl	8007824 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80078ee:	2300      	movs	r3, #0
 80078f0:	61fb      	str	r3, [r7, #28]
 80078f2:	e004      	b.n	80078fe <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	2200      	movs	r2, #0
 80078f8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80078fa:	2301      	movs	r3, #1
 80078fc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80078fe:	f000 fe79 	bl	80085f4 <vPortExitCritical>

	return xReturn;
 8007902:	69fb      	ldr	r3, [r7, #28]
}
 8007904:	4618      	mov	r0, r3
 8007906:	3720      	adds	r7, #32
 8007908:	46bd      	mov	sp, r7
 800790a:	bd80      	pop	{r7, pc}
 800790c:	2000ad10 	.word	0x2000ad10
 8007910:	2000ad24 	.word	0x2000ad24

08007914 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007914:	b480      	push	{r7}
 8007916:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007918:	4b03      	ldr	r3, [pc, #12]	; (8007928 <vTaskMissedYield+0x14>)
 800791a:	2201      	movs	r2, #1
 800791c:	601a      	str	r2, [r3, #0]
}
 800791e:	bf00      	nop
 8007920:	46bd      	mov	sp, r7
 8007922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007926:	4770      	bx	lr
 8007928:	2000ad20 	.word	0x2000ad20

0800792c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800792c:	b580      	push	{r7, lr}
 800792e:	b082      	sub	sp, #8
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007934:	f000 f852 	bl	80079dc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007938:	4b06      	ldr	r3, [pc, #24]	; (8007954 <prvIdleTask+0x28>)
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	2b01      	cmp	r3, #1
 800793e:	d9f9      	bls.n	8007934 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007940:	4b05      	ldr	r3, [pc, #20]	; (8007958 <prvIdleTask+0x2c>)
 8007942:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007946:	601a      	str	r2, [r3, #0]
 8007948:	f3bf 8f4f 	dsb	sy
 800794c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007950:	e7f0      	b.n	8007934 <prvIdleTask+0x8>
 8007952:	bf00      	nop
 8007954:	2000a83c 	.word	0x2000a83c
 8007958:	e000ed04 	.word	0xe000ed04

0800795c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b082      	sub	sp, #8
 8007960:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007962:	2300      	movs	r3, #0
 8007964:	607b      	str	r3, [r7, #4]
 8007966:	e00c      	b.n	8007982 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007968:	687a      	ldr	r2, [r7, #4]
 800796a:	4613      	mov	r3, r2
 800796c:	009b      	lsls	r3, r3, #2
 800796e:	4413      	add	r3, r2
 8007970:	009b      	lsls	r3, r3, #2
 8007972:	4a12      	ldr	r2, [pc, #72]	; (80079bc <prvInitialiseTaskLists+0x60>)
 8007974:	4413      	add	r3, r2
 8007976:	4618      	mov	r0, r3
 8007978:	f7fe fbd8 	bl	800612c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	3301      	adds	r3, #1
 8007980:	607b      	str	r3, [r7, #4]
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	2b37      	cmp	r3, #55	; 0x37
 8007986:	d9ef      	bls.n	8007968 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007988:	480d      	ldr	r0, [pc, #52]	; (80079c0 <prvInitialiseTaskLists+0x64>)
 800798a:	f7fe fbcf 	bl	800612c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800798e:	480d      	ldr	r0, [pc, #52]	; (80079c4 <prvInitialiseTaskLists+0x68>)
 8007990:	f7fe fbcc 	bl	800612c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007994:	480c      	ldr	r0, [pc, #48]	; (80079c8 <prvInitialiseTaskLists+0x6c>)
 8007996:	f7fe fbc9 	bl	800612c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800799a:	480c      	ldr	r0, [pc, #48]	; (80079cc <prvInitialiseTaskLists+0x70>)
 800799c:	f7fe fbc6 	bl	800612c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80079a0:	480b      	ldr	r0, [pc, #44]	; (80079d0 <prvInitialiseTaskLists+0x74>)
 80079a2:	f7fe fbc3 	bl	800612c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80079a6:	4b0b      	ldr	r3, [pc, #44]	; (80079d4 <prvInitialiseTaskLists+0x78>)
 80079a8:	4a05      	ldr	r2, [pc, #20]	; (80079c0 <prvInitialiseTaskLists+0x64>)
 80079aa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80079ac:	4b0a      	ldr	r3, [pc, #40]	; (80079d8 <prvInitialiseTaskLists+0x7c>)
 80079ae:	4a05      	ldr	r2, [pc, #20]	; (80079c4 <prvInitialiseTaskLists+0x68>)
 80079b0:	601a      	str	r2, [r3, #0]
}
 80079b2:	bf00      	nop
 80079b4:	3708      	adds	r7, #8
 80079b6:	46bd      	mov	sp, r7
 80079b8:	bd80      	pop	{r7, pc}
 80079ba:	bf00      	nop
 80079bc:	2000a83c 	.word	0x2000a83c
 80079c0:	2000ac9c 	.word	0x2000ac9c
 80079c4:	2000acb0 	.word	0x2000acb0
 80079c8:	2000accc 	.word	0x2000accc
 80079cc:	2000ace0 	.word	0x2000ace0
 80079d0:	2000acf8 	.word	0x2000acf8
 80079d4:	2000acc4 	.word	0x2000acc4
 80079d8:	2000acc8 	.word	0x2000acc8

080079dc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80079dc:	b580      	push	{r7, lr}
 80079de:	b082      	sub	sp, #8
 80079e0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80079e2:	e019      	b.n	8007a18 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80079e4:	f000 fdd6 	bl	8008594 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80079e8:	4b10      	ldr	r3, [pc, #64]	; (8007a2c <prvCheckTasksWaitingTermination+0x50>)
 80079ea:	68db      	ldr	r3, [r3, #12]
 80079ec:	68db      	ldr	r3, [r3, #12]
 80079ee:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	3304      	adds	r3, #4
 80079f4:	4618      	mov	r0, r3
 80079f6:	f7fe fc23 	bl	8006240 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80079fa:	4b0d      	ldr	r3, [pc, #52]	; (8007a30 <prvCheckTasksWaitingTermination+0x54>)
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	3b01      	subs	r3, #1
 8007a00:	4a0b      	ldr	r2, [pc, #44]	; (8007a30 <prvCheckTasksWaitingTermination+0x54>)
 8007a02:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007a04:	4b0b      	ldr	r3, [pc, #44]	; (8007a34 <prvCheckTasksWaitingTermination+0x58>)
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	3b01      	subs	r3, #1
 8007a0a:	4a0a      	ldr	r2, [pc, #40]	; (8007a34 <prvCheckTasksWaitingTermination+0x58>)
 8007a0c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007a0e:	f000 fdf1 	bl	80085f4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007a12:	6878      	ldr	r0, [r7, #4]
 8007a14:	f000 f810 	bl	8007a38 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007a18:	4b06      	ldr	r3, [pc, #24]	; (8007a34 <prvCheckTasksWaitingTermination+0x58>)
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d1e1      	bne.n	80079e4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007a20:	bf00      	nop
 8007a22:	bf00      	nop
 8007a24:	3708      	adds	r7, #8
 8007a26:	46bd      	mov	sp, r7
 8007a28:	bd80      	pop	{r7, pc}
 8007a2a:	bf00      	nop
 8007a2c:	2000ace0 	.word	0x2000ace0
 8007a30:	2000ad0c 	.word	0x2000ad0c
 8007a34:	2000acf4 	.word	0x2000acf4

08007a38 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b084      	sub	sp, #16
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	3354      	adds	r3, #84	; 0x54
 8007a44:	4618      	mov	r0, r3
 8007a46:	f001 f95b 	bl	8008d00 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d108      	bne.n	8007a66 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a58:	4618      	mov	r0, r3
 8007a5a:	f000 ff89 	bl	8008970 <vPortFree>
				vPortFree( pxTCB );
 8007a5e:	6878      	ldr	r0, [r7, #4]
 8007a60:	f000 ff86 	bl	8008970 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007a64:	e018      	b.n	8007a98 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8007a6c:	2b01      	cmp	r3, #1
 8007a6e:	d103      	bne.n	8007a78 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007a70:	6878      	ldr	r0, [r7, #4]
 8007a72:	f000 ff7d 	bl	8008970 <vPortFree>
	}
 8007a76:	e00f      	b.n	8007a98 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8007a7e:	2b02      	cmp	r3, #2
 8007a80:	d00a      	beq.n	8007a98 <prvDeleteTCB+0x60>
	__asm volatile
 8007a82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a86:	f383 8811 	msr	BASEPRI, r3
 8007a8a:	f3bf 8f6f 	isb	sy
 8007a8e:	f3bf 8f4f 	dsb	sy
 8007a92:	60fb      	str	r3, [r7, #12]
}
 8007a94:	bf00      	nop
 8007a96:	e7fe      	b.n	8007a96 <prvDeleteTCB+0x5e>
	}
 8007a98:	bf00      	nop
 8007a9a:	3710      	adds	r7, #16
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	bd80      	pop	{r7, pc}

08007aa0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007aa0:	b480      	push	{r7}
 8007aa2:	b083      	sub	sp, #12
 8007aa4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007aa6:	4b0c      	ldr	r3, [pc, #48]	; (8007ad8 <prvResetNextTaskUnblockTime+0x38>)
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d104      	bne.n	8007aba <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007ab0:	4b0a      	ldr	r3, [pc, #40]	; (8007adc <prvResetNextTaskUnblockTime+0x3c>)
 8007ab2:	f04f 32ff 	mov.w	r2, #4294967295
 8007ab6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007ab8:	e008      	b.n	8007acc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007aba:	4b07      	ldr	r3, [pc, #28]	; (8007ad8 <prvResetNextTaskUnblockTime+0x38>)
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	68db      	ldr	r3, [r3, #12]
 8007ac0:	68db      	ldr	r3, [r3, #12]
 8007ac2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	685b      	ldr	r3, [r3, #4]
 8007ac8:	4a04      	ldr	r2, [pc, #16]	; (8007adc <prvResetNextTaskUnblockTime+0x3c>)
 8007aca:	6013      	str	r3, [r2, #0]
}
 8007acc:	bf00      	nop
 8007ace:	370c      	adds	r7, #12
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad6:	4770      	bx	lr
 8007ad8:	2000acc4 	.word	0x2000acc4
 8007adc:	2000ad2c 	.word	0x2000ad2c

08007ae0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007ae0:	b480      	push	{r7}
 8007ae2:	b083      	sub	sp, #12
 8007ae4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007ae6:	4b0b      	ldr	r3, [pc, #44]	; (8007b14 <xTaskGetSchedulerState+0x34>)
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d102      	bne.n	8007af4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007aee:	2301      	movs	r3, #1
 8007af0:	607b      	str	r3, [r7, #4]
 8007af2:	e008      	b.n	8007b06 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007af4:	4b08      	ldr	r3, [pc, #32]	; (8007b18 <xTaskGetSchedulerState+0x38>)
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d102      	bne.n	8007b02 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007afc:	2302      	movs	r3, #2
 8007afe:	607b      	str	r3, [r7, #4]
 8007b00:	e001      	b.n	8007b06 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007b02:	2300      	movs	r3, #0
 8007b04:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007b06:	687b      	ldr	r3, [r7, #4]
	}
 8007b08:	4618      	mov	r0, r3
 8007b0a:	370c      	adds	r7, #12
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b12:	4770      	bx	lr
 8007b14:	2000ad18 	.word	0x2000ad18
 8007b18:	2000ad34 	.word	0x2000ad34

08007b1c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b086      	sub	sp, #24
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007b28:	2300      	movs	r3, #0
 8007b2a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d056      	beq.n	8007be0 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007b32:	4b2e      	ldr	r3, [pc, #184]	; (8007bec <xTaskPriorityDisinherit+0xd0>)
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	693a      	ldr	r2, [r7, #16]
 8007b38:	429a      	cmp	r2, r3
 8007b3a:	d00a      	beq.n	8007b52 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007b3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b40:	f383 8811 	msr	BASEPRI, r3
 8007b44:	f3bf 8f6f 	isb	sy
 8007b48:	f3bf 8f4f 	dsb	sy
 8007b4c:	60fb      	str	r3, [r7, #12]
}
 8007b4e:	bf00      	nop
 8007b50:	e7fe      	b.n	8007b50 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007b52:	693b      	ldr	r3, [r7, #16]
 8007b54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d10a      	bne.n	8007b70 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8007b5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b5e:	f383 8811 	msr	BASEPRI, r3
 8007b62:	f3bf 8f6f 	isb	sy
 8007b66:	f3bf 8f4f 	dsb	sy
 8007b6a:	60bb      	str	r3, [r7, #8]
}
 8007b6c:	bf00      	nop
 8007b6e:	e7fe      	b.n	8007b6e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007b70:	693b      	ldr	r3, [r7, #16]
 8007b72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b74:	1e5a      	subs	r2, r3, #1
 8007b76:	693b      	ldr	r3, [r7, #16]
 8007b78:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007b7a:	693b      	ldr	r3, [r7, #16]
 8007b7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b7e:	693b      	ldr	r3, [r7, #16]
 8007b80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007b82:	429a      	cmp	r2, r3
 8007b84:	d02c      	beq.n	8007be0 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007b86:	693b      	ldr	r3, [r7, #16]
 8007b88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d128      	bne.n	8007be0 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007b8e:	693b      	ldr	r3, [r7, #16]
 8007b90:	3304      	adds	r3, #4
 8007b92:	4618      	mov	r0, r3
 8007b94:	f7fe fb54 	bl	8006240 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007b98:	693b      	ldr	r3, [r7, #16]
 8007b9a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007b9c:	693b      	ldr	r3, [r7, #16]
 8007b9e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007ba0:	693b      	ldr	r3, [r7, #16]
 8007ba2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ba4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007ba8:	693b      	ldr	r3, [r7, #16]
 8007baa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007bac:	693b      	ldr	r3, [r7, #16]
 8007bae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bb0:	4b0f      	ldr	r3, [pc, #60]	; (8007bf0 <xTaskPriorityDisinherit+0xd4>)
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	429a      	cmp	r2, r3
 8007bb6:	d903      	bls.n	8007bc0 <xTaskPriorityDisinherit+0xa4>
 8007bb8:	693b      	ldr	r3, [r7, #16]
 8007bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bbc:	4a0c      	ldr	r2, [pc, #48]	; (8007bf0 <xTaskPriorityDisinherit+0xd4>)
 8007bbe:	6013      	str	r3, [r2, #0]
 8007bc0:	693b      	ldr	r3, [r7, #16]
 8007bc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bc4:	4613      	mov	r3, r2
 8007bc6:	009b      	lsls	r3, r3, #2
 8007bc8:	4413      	add	r3, r2
 8007bca:	009b      	lsls	r3, r3, #2
 8007bcc:	4a09      	ldr	r2, [pc, #36]	; (8007bf4 <xTaskPriorityDisinherit+0xd8>)
 8007bce:	441a      	add	r2, r3
 8007bd0:	693b      	ldr	r3, [r7, #16]
 8007bd2:	3304      	adds	r3, #4
 8007bd4:	4619      	mov	r1, r3
 8007bd6:	4610      	mov	r0, r2
 8007bd8:	f7fe fad5 	bl	8006186 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007bdc:	2301      	movs	r3, #1
 8007bde:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007be0:	697b      	ldr	r3, [r7, #20]
	}
 8007be2:	4618      	mov	r0, r3
 8007be4:	3718      	adds	r7, #24
 8007be6:	46bd      	mov	sp, r7
 8007be8:	bd80      	pop	{r7, pc}
 8007bea:	bf00      	nop
 8007bec:	2000a838 	.word	0x2000a838
 8007bf0:	2000ad14 	.word	0x2000ad14
 8007bf4:	2000a83c 	.word	0x2000a83c

08007bf8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007bf8:	b580      	push	{r7, lr}
 8007bfa:	b084      	sub	sp, #16
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
 8007c00:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007c02:	4b21      	ldr	r3, [pc, #132]	; (8007c88 <prvAddCurrentTaskToDelayedList+0x90>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007c08:	4b20      	ldr	r3, [pc, #128]	; (8007c8c <prvAddCurrentTaskToDelayedList+0x94>)
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	3304      	adds	r3, #4
 8007c0e:	4618      	mov	r0, r3
 8007c10:	f7fe fb16 	bl	8006240 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c1a:	d10a      	bne.n	8007c32 <prvAddCurrentTaskToDelayedList+0x3a>
 8007c1c:	683b      	ldr	r3, [r7, #0]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d007      	beq.n	8007c32 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007c22:	4b1a      	ldr	r3, [pc, #104]	; (8007c8c <prvAddCurrentTaskToDelayedList+0x94>)
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	3304      	adds	r3, #4
 8007c28:	4619      	mov	r1, r3
 8007c2a:	4819      	ldr	r0, [pc, #100]	; (8007c90 <prvAddCurrentTaskToDelayedList+0x98>)
 8007c2c:	f7fe faab 	bl	8006186 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007c30:	e026      	b.n	8007c80 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007c32:	68fa      	ldr	r2, [r7, #12]
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	4413      	add	r3, r2
 8007c38:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007c3a:	4b14      	ldr	r3, [pc, #80]	; (8007c8c <prvAddCurrentTaskToDelayedList+0x94>)
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	68ba      	ldr	r2, [r7, #8]
 8007c40:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007c42:	68ba      	ldr	r2, [r7, #8]
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	429a      	cmp	r2, r3
 8007c48:	d209      	bcs.n	8007c5e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007c4a:	4b12      	ldr	r3, [pc, #72]	; (8007c94 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007c4c:	681a      	ldr	r2, [r3, #0]
 8007c4e:	4b0f      	ldr	r3, [pc, #60]	; (8007c8c <prvAddCurrentTaskToDelayedList+0x94>)
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	3304      	adds	r3, #4
 8007c54:	4619      	mov	r1, r3
 8007c56:	4610      	mov	r0, r2
 8007c58:	f7fe fab9 	bl	80061ce <vListInsert>
}
 8007c5c:	e010      	b.n	8007c80 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007c5e:	4b0e      	ldr	r3, [pc, #56]	; (8007c98 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007c60:	681a      	ldr	r2, [r3, #0]
 8007c62:	4b0a      	ldr	r3, [pc, #40]	; (8007c8c <prvAddCurrentTaskToDelayedList+0x94>)
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	3304      	adds	r3, #4
 8007c68:	4619      	mov	r1, r3
 8007c6a:	4610      	mov	r0, r2
 8007c6c:	f7fe faaf 	bl	80061ce <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007c70:	4b0a      	ldr	r3, [pc, #40]	; (8007c9c <prvAddCurrentTaskToDelayedList+0xa4>)
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	68ba      	ldr	r2, [r7, #8]
 8007c76:	429a      	cmp	r2, r3
 8007c78:	d202      	bcs.n	8007c80 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007c7a:	4a08      	ldr	r2, [pc, #32]	; (8007c9c <prvAddCurrentTaskToDelayedList+0xa4>)
 8007c7c:	68bb      	ldr	r3, [r7, #8]
 8007c7e:	6013      	str	r3, [r2, #0]
}
 8007c80:	bf00      	nop
 8007c82:	3710      	adds	r7, #16
 8007c84:	46bd      	mov	sp, r7
 8007c86:	bd80      	pop	{r7, pc}
 8007c88:	2000ad10 	.word	0x2000ad10
 8007c8c:	2000a838 	.word	0x2000a838
 8007c90:	2000acf8 	.word	0x2000acf8
 8007c94:	2000acc8 	.word	0x2000acc8
 8007c98:	2000acc4 	.word	0x2000acc4
 8007c9c:	2000ad2c 	.word	0x2000ad2c

08007ca0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b08a      	sub	sp, #40	; 0x28
 8007ca4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007caa:	f000 fb07 	bl	80082bc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007cae:	4b1c      	ldr	r3, [pc, #112]	; (8007d20 <xTimerCreateTimerTask+0x80>)
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d021      	beq.n	8007cfa <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007cb6:	2300      	movs	r3, #0
 8007cb8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007cba:	2300      	movs	r3, #0
 8007cbc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007cbe:	1d3a      	adds	r2, r7, #4
 8007cc0:	f107 0108 	add.w	r1, r7, #8
 8007cc4:	f107 030c 	add.w	r3, r7, #12
 8007cc8:	4618      	mov	r0, r3
 8007cca:	f7fe fa15 	bl	80060f8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007cce:	6879      	ldr	r1, [r7, #4]
 8007cd0:	68bb      	ldr	r3, [r7, #8]
 8007cd2:	68fa      	ldr	r2, [r7, #12]
 8007cd4:	9202      	str	r2, [sp, #8]
 8007cd6:	9301      	str	r3, [sp, #4]
 8007cd8:	2302      	movs	r3, #2
 8007cda:	9300      	str	r3, [sp, #0]
 8007cdc:	2300      	movs	r3, #0
 8007cde:	460a      	mov	r2, r1
 8007ce0:	4910      	ldr	r1, [pc, #64]	; (8007d24 <xTimerCreateTimerTask+0x84>)
 8007ce2:	4811      	ldr	r0, [pc, #68]	; (8007d28 <xTimerCreateTimerTask+0x88>)
 8007ce4:	f7ff f8b4 	bl	8006e50 <xTaskCreateStatic>
 8007ce8:	4603      	mov	r3, r0
 8007cea:	4a10      	ldr	r2, [pc, #64]	; (8007d2c <xTimerCreateTimerTask+0x8c>)
 8007cec:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007cee:	4b0f      	ldr	r3, [pc, #60]	; (8007d2c <xTimerCreateTimerTask+0x8c>)
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d001      	beq.n	8007cfa <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007cf6:	2301      	movs	r3, #1
 8007cf8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007cfa:	697b      	ldr	r3, [r7, #20]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d10a      	bne.n	8007d16 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8007d00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d04:	f383 8811 	msr	BASEPRI, r3
 8007d08:	f3bf 8f6f 	isb	sy
 8007d0c:	f3bf 8f4f 	dsb	sy
 8007d10:	613b      	str	r3, [r7, #16]
}
 8007d12:	bf00      	nop
 8007d14:	e7fe      	b.n	8007d14 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007d16:	697b      	ldr	r3, [r7, #20]
}
 8007d18:	4618      	mov	r0, r3
 8007d1a:	3718      	adds	r7, #24
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	bd80      	pop	{r7, pc}
 8007d20:	2000ad68 	.word	0x2000ad68
 8007d24:	0800961c 	.word	0x0800961c
 8007d28:	08007e65 	.word	0x08007e65
 8007d2c:	2000ad6c 	.word	0x2000ad6c

08007d30 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007d30:	b580      	push	{r7, lr}
 8007d32:	b08a      	sub	sp, #40	; 0x28
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	60f8      	str	r0, [r7, #12]
 8007d38:	60b9      	str	r1, [r7, #8]
 8007d3a:	607a      	str	r2, [r7, #4]
 8007d3c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007d3e:	2300      	movs	r3, #0
 8007d40:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d10a      	bne.n	8007d5e <xTimerGenericCommand+0x2e>
	__asm volatile
 8007d48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d4c:	f383 8811 	msr	BASEPRI, r3
 8007d50:	f3bf 8f6f 	isb	sy
 8007d54:	f3bf 8f4f 	dsb	sy
 8007d58:	623b      	str	r3, [r7, #32]
}
 8007d5a:	bf00      	nop
 8007d5c:	e7fe      	b.n	8007d5c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007d5e:	4b1a      	ldr	r3, [pc, #104]	; (8007dc8 <xTimerGenericCommand+0x98>)
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d02a      	beq.n	8007dbc <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007d66:	68bb      	ldr	r3, [r7, #8]
 8007d68:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007d72:	68bb      	ldr	r3, [r7, #8]
 8007d74:	2b05      	cmp	r3, #5
 8007d76:	dc18      	bgt.n	8007daa <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007d78:	f7ff feb2 	bl	8007ae0 <xTaskGetSchedulerState>
 8007d7c:	4603      	mov	r3, r0
 8007d7e:	2b02      	cmp	r3, #2
 8007d80:	d109      	bne.n	8007d96 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007d82:	4b11      	ldr	r3, [pc, #68]	; (8007dc8 <xTimerGenericCommand+0x98>)
 8007d84:	6818      	ldr	r0, [r3, #0]
 8007d86:	f107 0110 	add.w	r1, r7, #16
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007d8e:	f7fe fc29 	bl	80065e4 <xQueueGenericSend>
 8007d92:	6278      	str	r0, [r7, #36]	; 0x24
 8007d94:	e012      	b.n	8007dbc <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007d96:	4b0c      	ldr	r3, [pc, #48]	; (8007dc8 <xTimerGenericCommand+0x98>)
 8007d98:	6818      	ldr	r0, [r3, #0]
 8007d9a:	f107 0110 	add.w	r1, r7, #16
 8007d9e:	2300      	movs	r3, #0
 8007da0:	2200      	movs	r2, #0
 8007da2:	f7fe fc1f 	bl	80065e4 <xQueueGenericSend>
 8007da6:	6278      	str	r0, [r7, #36]	; 0x24
 8007da8:	e008      	b.n	8007dbc <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007daa:	4b07      	ldr	r3, [pc, #28]	; (8007dc8 <xTimerGenericCommand+0x98>)
 8007dac:	6818      	ldr	r0, [r3, #0]
 8007dae:	f107 0110 	add.w	r1, r7, #16
 8007db2:	2300      	movs	r3, #0
 8007db4:	683a      	ldr	r2, [r7, #0]
 8007db6:	f7fe fd13 	bl	80067e0 <xQueueGenericSendFromISR>
 8007dba:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	3728      	adds	r7, #40	; 0x28
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	bd80      	pop	{r7, pc}
 8007dc6:	bf00      	nop
 8007dc8:	2000ad68 	.word	0x2000ad68

08007dcc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b088      	sub	sp, #32
 8007dd0:	af02      	add	r7, sp, #8
 8007dd2:	6078      	str	r0, [r7, #4]
 8007dd4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007dd6:	4b22      	ldr	r3, [pc, #136]	; (8007e60 <prvProcessExpiredTimer+0x94>)
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	68db      	ldr	r3, [r3, #12]
 8007ddc:	68db      	ldr	r3, [r3, #12]
 8007dde:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007de0:	697b      	ldr	r3, [r7, #20]
 8007de2:	3304      	adds	r3, #4
 8007de4:	4618      	mov	r0, r3
 8007de6:	f7fe fa2b 	bl	8006240 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007dea:	697b      	ldr	r3, [r7, #20]
 8007dec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007df0:	f003 0304 	and.w	r3, r3, #4
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d022      	beq.n	8007e3e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007df8:	697b      	ldr	r3, [r7, #20]
 8007dfa:	699a      	ldr	r2, [r3, #24]
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	18d1      	adds	r1, r2, r3
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	683a      	ldr	r2, [r7, #0]
 8007e04:	6978      	ldr	r0, [r7, #20]
 8007e06:	f000 f8d1 	bl	8007fac <prvInsertTimerInActiveList>
 8007e0a:	4603      	mov	r3, r0
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d01f      	beq.n	8007e50 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007e10:	2300      	movs	r3, #0
 8007e12:	9300      	str	r3, [sp, #0]
 8007e14:	2300      	movs	r3, #0
 8007e16:	687a      	ldr	r2, [r7, #4]
 8007e18:	2100      	movs	r1, #0
 8007e1a:	6978      	ldr	r0, [r7, #20]
 8007e1c:	f7ff ff88 	bl	8007d30 <xTimerGenericCommand>
 8007e20:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007e22:	693b      	ldr	r3, [r7, #16]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d113      	bne.n	8007e50 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8007e28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e2c:	f383 8811 	msr	BASEPRI, r3
 8007e30:	f3bf 8f6f 	isb	sy
 8007e34:	f3bf 8f4f 	dsb	sy
 8007e38:	60fb      	str	r3, [r7, #12]
}
 8007e3a:	bf00      	nop
 8007e3c:	e7fe      	b.n	8007e3c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007e3e:	697b      	ldr	r3, [r7, #20]
 8007e40:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007e44:	f023 0301 	bic.w	r3, r3, #1
 8007e48:	b2da      	uxtb	r2, r3
 8007e4a:	697b      	ldr	r3, [r7, #20]
 8007e4c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007e50:	697b      	ldr	r3, [r7, #20]
 8007e52:	6a1b      	ldr	r3, [r3, #32]
 8007e54:	6978      	ldr	r0, [r7, #20]
 8007e56:	4798      	blx	r3
}
 8007e58:	bf00      	nop
 8007e5a:	3718      	adds	r7, #24
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	bd80      	pop	{r7, pc}
 8007e60:	2000ad60 	.word	0x2000ad60

08007e64 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b084      	sub	sp, #16
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007e6c:	f107 0308 	add.w	r3, r7, #8
 8007e70:	4618      	mov	r0, r3
 8007e72:	f000 f857 	bl	8007f24 <prvGetNextExpireTime>
 8007e76:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007e78:	68bb      	ldr	r3, [r7, #8]
 8007e7a:	4619      	mov	r1, r3
 8007e7c:	68f8      	ldr	r0, [r7, #12]
 8007e7e:	f000 f803 	bl	8007e88 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007e82:	f000 f8d5 	bl	8008030 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007e86:	e7f1      	b.n	8007e6c <prvTimerTask+0x8>

08007e88 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007e88:	b580      	push	{r7, lr}
 8007e8a:	b084      	sub	sp, #16
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]
 8007e90:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007e92:	f7ff fa39 	bl	8007308 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007e96:	f107 0308 	add.w	r3, r7, #8
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	f000 f866 	bl	8007f6c <prvSampleTimeNow>
 8007ea0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007ea2:	68bb      	ldr	r3, [r7, #8]
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d130      	bne.n	8007f0a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d10a      	bne.n	8007ec4 <prvProcessTimerOrBlockTask+0x3c>
 8007eae:	687a      	ldr	r2, [r7, #4]
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	429a      	cmp	r2, r3
 8007eb4:	d806      	bhi.n	8007ec4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007eb6:	f7ff fa35 	bl	8007324 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007eba:	68f9      	ldr	r1, [r7, #12]
 8007ebc:	6878      	ldr	r0, [r7, #4]
 8007ebe:	f7ff ff85 	bl	8007dcc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007ec2:	e024      	b.n	8007f0e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007ec4:	683b      	ldr	r3, [r7, #0]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d008      	beq.n	8007edc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007eca:	4b13      	ldr	r3, [pc, #76]	; (8007f18 <prvProcessTimerOrBlockTask+0x90>)
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d101      	bne.n	8007ed8 <prvProcessTimerOrBlockTask+0x50>
 8007ed4:	2301      	movs	r3, #1
 8007ed6:	e000      	b.n	8007eda <prvProcessTimerOrBlockTask+0x52>
 8007ed8:	2300      	movs	r3, #0
 8007eda:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007edc:	4b0f      	ldr	r3, [pc, #60]	; (8007f1c <prvProcessTimerOrBlockTask+0x94>)
 8007ede:	6818      	ldr	r0, [r3, #0]
 8007ee0:	687a      	ldr	r2, [r7, #4]
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	1ad3      	subs	r3, r2, r3
 8007ee6:	683a      	ldr	r2, [r7, #0]
 8007ee8:	4619      	mov	r1, r3
 8007eea:	f7fe ff7d 	bl	8006de8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007eee:	f7ff fa19 	bl	8007324 <xTaskResumeAll>
 8007ef2:	4603      	mov	r3, r0
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d10a      	bne.n	8007f0e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007ef8:	4b09      	ldr	r3, [pc, #36]	; (8007f20 <prvProcessTimerOrBlockTask+0x98>)
 8007efa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007efe:	601a      	str	r2, [r3, #0]
 8007f00:	f3bf 8f4f 	dsb	sy
 8007f04:	f3bf 8f6f 	isb	sy
}
 8007f08:	e001      	b.n	8007f0e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007f0a:	f7ff fa0b 	bl	8007324 <xTaskResumeAll>
}
 8007f0e:	bf00      	nop
 8007f10:	3710      	adds	r7, #16
 8007f12:	46bd      	mov	sp, r7
 8007f14:	bd80      	pop	{r7, pc}
 8007f16:	bf00      	nop
 8007f18:	2000ad64 	.word	0x2000ad64
 8007f1c:	2000ad68 	.word	0x2000ad68
 8007f20:	e000ed04 	.word	0xe000ed04

08007f24 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007f24:	b480      	push	{r7}
 8007f26:	b085      	sub	sp, #20
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007f2c:	4b0e      	ldr	r3, [pc, #56]	; (8007f68 <prvGetNextExpireTime+0x44>)
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d101      	bne.n	8007f3a <prvGetNextExpireTime+0x16>
 8007f36:	2201      	movs	r2, #1
 8007f38:	e000      	b.n	8007f3c <prvGetNextExpireTime+0x18>
 8007f3a:	2200      	movs	r2, #0
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d105      	bne.n	8007f54 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007f48:	4b07      	ldr	r3, [pc, #28]	; (8007f68 <prvGetNextExpireTime+0x44>)
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	68db      	ldr	r3, [r3, #12]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	60fb      	str	r3, [r7, #12]
 8007f52:	e001      	b.n	8007f58 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007f54:	2300      	movs	r3, #0
 8007f56:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007f58:	68fb      	ldr	r3, [r7, #12]
}
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	3714      	adds	r7, #20
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f64:	4770      	bx	lr
 8007f66:	bf00      	nop
 8007f68:	2000ad60 	.word	0x2000ad60

08007f6c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007f6c:	b580      	push	{r7, lr}
 8007f6e:	b084      	sub	sp, #16
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007f74:	f7ff fa74 	bl	8007460 <xTaskGetTickCount>
 8007f78:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007f7a:	4b0b      	ldr	r3, [pc, #44]	; (8007fa8 <prvSampleTimeNow+0x3c>)
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	68fa      	ldr	r2, [r7, #12]
 8007f80:	429a      	cmp	r2, r3
 8007f82:	d205      	bcs.n	8007f90 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007f84:	f000 f936 	bl	80081f4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	2201      	movs	r2, #1
 8007f8c:	601a      	str	r2, [r3, #0]
 8007f8e:	e002      	b.n	8007f96 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2200      	movs	r2, #0
 8007f94:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007f96:	4a04      	ldr	r2, [pc, #16]	; (8007fa8 <prvSampleTimeNow+0x3c>)
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
}
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	3710      	adds	r7, #16
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	bd80      	pop	{r7, pc}
 8007fa6:	bf00      	nop
 8007fa8:	2000ad70 	.word	0x2000ad70

08007fac <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b086      	sub	sp, #24
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	60f8      	str	r0, [r7, #12]
 8007fb4:	60b9      	str	r1, [r7, #8]
 8007fb6:	607a      	str	r2, [r7, #4]
 8007fb8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007fba:	2300      	movs	r3, #0
 8007fbc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	68ba      	ldr	r2, [r7, #8]
 8007fc2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	68fa      	ldr	r2, [r7, #12]
 8007fc8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007fca:	68ba      	ldr	r2, [r7, #8]
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	429a      	cmp	r2, r3
 8007fd0:	d812      	bhi.n	8007ff8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007fd2:	687a      	ldr	r2, [r7, #4]
 8007fd4:	683b      	ldr	r3, [r7, #0]
 8007fd6:	1ad2      	subs	r2, r2, r3
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	699b      	ldr	r3, [r3, #24]
 8007fdc:	429a      	cmp	r2, r3
 8007fde:	d302      	bcc.n	8007fe6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007fe0:	2301      	movs	r3, #1
 8007fe2:	617b      	str	r3, [r7, #20]
 8007fe4:	e01b      	b.n	800801e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007fe6:	4b10      	ldr	r3, [pc, #64]	; (8008028 <prvInsertTimerInActiveList+0x7c>)
 8007fe8:	681a      	ldr	r2, [r3, #0]
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	3304      	adds	r3, #4
 8007fee:	4619      	mov	r1, r3
 8007ff0:	4610      	mov	r0, r2
 8007ff2:	f7fe f8ec 	bl	80061ce <vListInsert>
 8007ff6:	e012      	b.n	800801e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007ff8:	687a      	ldr	r2, [r7, #4]
 8007ffa:	683b      	ldr	r3, [r7, #0]
 8007ffc:	429a      	cmp	r2, r3
 8007ffe:	d206      	bcs.n	800800e <prvInsertTimerInActiveList+0x62>
 8008000:	68ba      	ldr	r2, [r7, #8]
 8008002:	683b      	ldr	r3, [r7, #0]
 8008004:	429a      	cmp	r2, r3
 8008006:	d302      	bcc.n	800800e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008008:	2301      	movs	r3, #1
 800800a:	617b      	str	r3, [r7, #20]
 800800c:	e007      	b.n	800801e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800800e:	4b07      	ldr	r3, [pc, #28]	; (800802c <prvInsertTimerInActiveList+0x80>)
 8008010:	681a      	ldr	r2, [r3, #0]
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	3304      	adds	r3, #4
 8008016:	4619      	mov	r1, r3
 8008018:	4610      	mov	r0, r2
 800801a:	f7fe f8d8 	bl	80061ce <vListInsert>
		}
	}

	return xProcessTimerNow;
 800801e:	697b      	ldr	r3, [r7, #20]
}
 8008020:	4618      	mov	r0, r3
 8008022:	3718      	adds	r7, #24
 8008024:	46bd      	mov	sp, r7
 8008026:	bd80      	pop	{r7, pc}
 8008028:	2000ad64 	.word	0x2000ad64
 800802c:	2000ad60 	.word	0x2000ad60

08008030 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008030:	b580      	push	{r7, lr}
 8008032:	b08e      	sub	sp, #56	; 0x38
 8008034:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008036:	e0ca      	b.n	80081ce <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2b00      	cmp	r3, #0
 800803c:	da18      	bge.n	8008070 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800803e:	1d3b      	adds	r3, r7, #4
 8008040:	3304      	adds	r3, #4
 8008042:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008044:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008046:	2b00      	cmp	r3, #0
 8008048:	d10a      	bne.n	8008060 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800804a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800804e:	f383 8811 	msr	BASEPRI, r3
 8008052:	f3bf 8f6f 	isb	sy
 8008056:	f3bf 8f4f 	dsb	sy
 800805a:	61fb      	str	r3, [r7, #28]
}
 800805c:	bf00      	nop
 800805e:	e7fe      	b.n	800805e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008060:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008066:	6850      	ldr	r0, [r2, #4]
 8008068:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800806a:	6892      	ldr	r2, [r2, #8]
 800806c:	4611      	mov	r1, r2
 800806e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2b00      	cmp	r3, #0
 8008074:	f2c0 80aa 	blt.w	80081cc <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800807c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800807e:	695b      	ldr	r3, [r3, #20]
 8008080:	2b00      	cmp	r3, #0
 8008082:	d004      	beq.n	800808e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008086:	3304      	adds	r3, #4
 8008088:	4618      	mov	r0, r3
 800808a:	f7fe f8d9 	bl	8006240 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800808e:	463b      	mov	r3, r7
 8008090:	4618      	mov	r0, r3
 8008092:	f7ff ff6b 	bl	8007f6c <prvSampleTimeNow>
 8008096:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	2b09      	cmp	r3, #9
 800809c:	f200 8097 	bhi.w	80081ce <prvProcessReceivedCommands+0x19e>
 80080a0:	a201      	add	r2, pc, #4	; (adr r2, 80080a8 <prvProcessReceivedCommands+0x78>)
 80080a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080a6:	bf00      	nop
 80080a8:	080080d1 	.word	0x080080d1
 80080ac:	080080d1 	.word	0x080080d1
 80080b0:	080080d1 	.word	0x080080d1
 80080b4:	08008145 	.word	0x08008145
 80080b8:	08008159 	.word	0x08008159
 80080bc:	080081a3 	.word	0x080081a3
 80080c0:	080080d1 	.word	0x080080d1
 80080c4:	080080d1 	.word	0x080080d1
 80080c8:	08008145 	.word	0x08008145
 80080cc:	08008159 	.word	0x08008159
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80080d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080d2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80080d6:	f043 0301 	orr.w	r3, r3, #1
 80080da:	b2da      	uxtb	r2, r3
 80080dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080de:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80080e2:	68ba      	ldr	r2, [r7, #8]
 80080e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080e6:	699b      	ldr	r3, [r3, #24]
 80080e8:	18d1      	adds	r1, r2, r3
 80080ea:	68bb      	ldr	r3, [r7, #8]
 80080ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80080ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80080f0:	f7ff ff5c 	bl	8007fac <prvInsertTimerInActiveList>
 80080f4:	4603      	mov	r3, r0
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d069      	beq.n	80081ce <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80080fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080fc:	6a1b      	ldr	r3, [r3, #32]
 80080fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008100:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008102:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008104:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008108:	f003 0304 	and.w	r3, r3, #4
 800810c:	2b00      	cmp	r3, #0
 800810e:	d05e      	beq.n	80081ce <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008110:	68ba      	ldr	r2, [r7, #8]
 8008112:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008114:	699b      	ldr	r3, [r3, #24]
 8008116:	441a      	add	r2, r3
 8008118:	2300      	movs	r3, #0
 800811a:	9300      	str	r3, [sp, #0]
 800811c:	2300      	movs	r3, #0
 800811e:	2100      	movs	r1, #0
 8008120:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008122:	f7ff fe05 	bl	8007d30 <xTimerGenericCommand>
 8008126:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008128:	6a3b      	ldr	r3, [r7, #32]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d14f      	bne.n	80081ce <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800812e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008132:	f383 8811 	msr	BASEPRI, r3
 8008136:	f3bf 8f6f 	isb	sy
 800813a:	f3bf 8f4f 	dsb	sy
 800813e:	61bb      	str	r3, [r7, #24]
}
 8008140:	bf00      	nop
 8008142:	e7fe      	b.n	8008142 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008144:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008146:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800814a:	f023 0301 	bic.w	r3, r3, #1
 800814e:	b2da      	uxtb	r2, r3
 8008150:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008152:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8008156:	e03a      	b.n	80081ce <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008158:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800815a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800815e:	f043 0301 	orr.w	r3, r3, #1
 8008162:	b2da      	uxtb	r2, r3
 8008164:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008166:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800816a:	68ba      	ldr	r2, [r7, #8]
 800816c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800816e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008170:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008172:	699b      	ldr	r3, [r3, #24]
 8008174:	2b00      	cmp	r3, #0
 8008176:	d10a      	bne.n	800818e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8008178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800817c:	f383 8811 	msr	BASEPRI, r3
 8008180:	f3bf 8f6f 	isb	sy
 8008184:	f3bf 8f4f 	dsb	sy
 8008188:	617b      	str	r3, [r7, #20]
}
 800818a:	bf00      	nop
 800818c:	e7fe      	b.n	800818c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800818e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008190:	699a      	ldr	r2, [r3, #24]
 8008192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008194:	18d1      	adds	r1, r2, r3
 8008196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008198:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800819a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800819c:	f7ff ff06 	bl	8007fac <prvInsertTimerInActiveList>
					break;
 80081a0:	e015      	b.n	80081ce <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80081a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081a4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80081a8:	f003 0302 	and.w	r3, r3, #2
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d103      	bne.n	80081b8 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80081b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80081b2:	f000 fbdd 	bl	8008970 <vPortFree>
 80081b6:	e00a      	b.n	80081ce <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80081b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081ba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80081be:	f023 0301 	bic.w	r3, r3, #1
 80081c2:	b2da      	uxtb	r2, r3
 80081c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081c6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80081ca:	e000      	b.n	80081ce <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80081cc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80081ce:	4b08      	ldr	r3, [pc, #32]	; (80081f0 <prvProcessReceivedCommands+0x1c0>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	1d39      	adds	r1, r7, #4
 80081d4:	2200      	movs	r2, #0
 80081d6:	4618      	mov	r0, r3
 80081d8:	f7fe fb9e 	bl	8006918 <xQueueReceive>
 80081dc:	4603      	mov	r3, r0
 80081de:	2b00      	cmp	r3, #0
 80081e0:	f47f af2a 	bne.w	8008038 <prvProcessReceivedCommands+0x8>
	}
}
 80081e4:	bf00      	nop
 80081e6:	bf00      	nop
 80081e8:	3730      	adds	r7, #48	; 0x30
 80081ea:	46bd      	mov	sp, r7
 80081ec:	bd80      	pop	{r7, pc}
 80081ee:	bf00      	nop
 80081f0:	2000ad68 	.word	0x2000ad68

080081f4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b088      	sub	sp, #32
 80081f8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80081fa:	e048      	b.n	800828e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80081fc:	4b2d      	ldr	r3, [pc, #180]	; (80082b4 <prvSwitchTimerLists+0xc0>)
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	68db      	ldr	r3, [r3, #12]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008206:	4b2b      	ldr	r3, [pc, #172]	; (80082b4 <prvSwitchTimerLists+0xc0>)
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	68db      	ldr	r3, [r3, #12]
 800820c:	68db      	ldr	r3, [r3, #12]
 800820e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	3304      	adds	r3, #4
 8008214:	4618      	mov	r0, r3
 8008216:	f7fe f813 	bl	8006240 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	6a1b      	ldr	r3, [r3, #32]
 800821e:	68f8      	ldr	r0, [r7, #12]
 8008220:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008228:	f003 0304 	and.w	r3, r3, #4
 800822c:	2b00      	cmp	r3, #0
 800822e:	d02e      	beq.n	800828e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	699b      	ldr	r3, [r3, #24]
 8008234:	693a      	ldr	r2, [r7, #16]
 8008236:	4413      	add	r3, r2
 8008238:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800823a:	68ba      	ldr	r2, [r7, #8]
 800823c:	693b      	ldr	r3, [r7, #16]
 800823e:	429a      	cmp	r2, r3
 8008240:	d90e      	bls.n	8008260 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	68ba      	ldr	r2, [r7, #8]
 8008246:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	68fa      	ldr	r2, [r7, #12]
 800824c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800824e:	4b19      	ldr	r3, [pc, #100]	; (80082b4 <prvSwitchTimerLists+0xc0>)
 8008250:	681a      	ldr	r2, [r3, #0]
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	3304      	adds	r3, #4
 8008256:	4619      	mov	r1, r3
 8008258:	4610      	mov	r0, r2
 800825a:	f7fd ffb8 	bl	80061ce <vListInsert>
 800825e:	e016      	b.n	800828e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008260:	2300      	movs	r3, #0
 8008262:	9300      	str	r3, [sp, #0]
 8008264:	2300      	movs	r3, #0
 8008266:	693a      	ldr	r2, [r7, #16]
 8008268:	2100      	movs	r1, #0
 800826a:	68f8      	ldr	r0, [r7, #12]
 800826c:	f7ff fd60 	bl	8007d30 <xTimerGenericCommand>
 8008270:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d10a      	bne.n	800828e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8008278:	f04f 0350 	mov.w	r3, #80	; 0x50
 800827c:	f383 8811 	msr	BASEPRI, r3
 8008280:	f3bf 8f6f 	isb	sy
 8008284:	f3bf 8f4f 	dsb	sy
 8008288:	603b      	str	r3, [r7, #0]
}
 800828a:	bf00      	nop
 800828c:	e7fe      	b.n	800828c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800828e:	4b09      	ldr	r3, [pc, #36]	; (80082b4 <prvSwitchTimerLists+0xc0>)
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	2b00      	cmp	r3, #0
 8008296:	d1b1      	bne.n	80081fc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008298:	4b06      	ldr	r3, [pc, #24]	; (80082b4 <prvSwitchTimerLists+0xc0>)
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800829e:	4b06      	ldr	r3, [pc, #24]	; (80082b8 <prvSwitchTimerLists+0xc4>)
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	4a04      	ldr	r2, [pc, #16]	; (80082b4 <prvSwitchTimerLists+0xc0>)
 80082a4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80082a6:	4a04      	ldr	r2, [pc, #16]	; (80082b8 <prvSwitchTimerLists+0xc4>)
 80082a8:	697b      	ldr	r3, [r7, #20]
 80082aa:	6013      	str	r3, [r2, #0]
}
 80082ac:	bf00      	nop
 80082ae:	3718      	adds	r7, #24
 80082b0:	46bd      	mov	sp, r7
 80082b2:	bd80      	pop	{r7, pc}
 80082b4:	2000ad60 	.word	0x2000ad60
 80082b8:	2000ad64 	.word	0x2000ad64

080082bc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b082      	sub	sp, #8
 80082c0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80082c2:	f000 f967 	bl	8008594 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80082c6:	4b15      	ldr	r3, [pc, #84]	; (800831c <prvCheckForValidListAndQueue+0x60>)
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d120      	bne.n	8008310 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80082ce:	4814      	ldr	r0, [pc, #80]	; (8008320 <prvCheckForValidListAndQueue+0x64>)
 80082d0:	f7fd ff2c 	bl	800612c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80082d4:	4813      	ldr	r0, [pc, #76]	; (8008324 <prvCheckForValidListAndQueue+0x68>)
 80082d6:	f7fd ff29 	bl	800612c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80082da:	4b13      	ldr	r3, [pc, #76]	; (8008328 <prvCheckForValidListAndQueue+0x6c>)
 80082dc:	4a10      	ldr	r2, [pc, #64]	; (8008320 <prvCheckForValidListAndQueue+0x64>)
 80082de:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80082e0:	4b12      	ldr	r3, [pc, #72]	; (800832c <prvCheckForValidListAndQueue+0x70>)
 80082e2:	4a10      	ldr	r2, [pc, #64]	; (8008324 <prvCheckForValidListAndQueue+0x68>)
 80082e4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80082e6:	2300      	movs	r3, #0
 80082e8:	9300      	str	r3, [sp, #0]
 80082ea:	4b11      	ldr	r3, [pc, #68]	; (8008330 <prvCheckForValidListAndQueue+0x74>)
 80082ec:	4a11      	ldr	r2, [pc, #68]	; (8008334 <prvCheckForValidListAndQueue+0x78>)
 80082ee:	2110      	movs	r1, #16
 80082f0:	200a      	movs	r0, #10
 80082f2:	f7fe f837 	bl	8006364 <xQueueGenericCreateStatic>
 80082f6:	4603      	mov	r3, r0
 80082f8:	4a08      	ldr	r2, [pc, #32]	; (800831c <prvCheckForValidListAndQueue+0x60>)
 80082fa:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80082fc:	4b07      	ldr	r3, [pc, #28]	; (800831c <prvCheckForValidListAndQueue+0x60>)
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	2b00      	cmp	r3, #0
 8008302:	d005      	beq.n	8008310 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008304:	4b05      	ldr	r3, [pc, #20]	; (800831c <prvCheckForValidListAndQueue+0x60>)
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	490b      	ldr	r1, [pc, #44]	; (8008338 <prvCheckForValidListAndQueue+0x7c>)
 800830a:	4618      	mov	r0, r3
 800830c:	f7fe fd18 	bl	8006d40 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008310:	f000 f970 	bl	80085f4 <vPortExitCritical>
}
 8008314:	bf00      	nop
 8008316:	46bd      	mov	sp, r7
 8008318:	bd80      	pop	{r7, pc}
 800831a:	bf00      	nop
 800831c:	2000ad68 	.word	0x2000ad68
 8008320:	2000ad38 	.word	0x2000ad38
 8008324:	2000ad4c 	.word	0x2000ad4c
 8008328:	2000ad60 	.word	0x2000ad60
 800832c:	2000ad64 	.word	0x2000ad64
 8008330:	2000ae14 	.word	0x2000ae14
 8008334:	2000ad74 	.word	0x2000ad74
 8008338:	08009624 	.word	0x08009624

0800833c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800833c:	b480      	push	{r7}
 800833e:	b085      	sub	sp, #20
 8008340:	af00      	add	r7, sp, #0
 8008342:	60f8      	str	r0, [r7, #12]
 8008344:	60b9      	str	r1, [r7, #8]
 8008346:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	3b04      	subs	r3, #4
 800834c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008354:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	3b04      	subs	r3, #4
 800835a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800835c:	68bb      	ldr	r3, [r7, #8]
 800835e:	f023 0201 	bic.w	r2, r3, #1
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	3b04      	subs	r3, #4
 800836a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800836c:	4a0c      	ldr	r2, [pc, #48]	; (80083a0 <pxPortInitialiseStack+0x64>)
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	3b14      	subs	r3, #20
 8008376:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008378:	687a      	ldr	r2, [r7, #4]
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	3b04      	subs	r3, #4
 8008382:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	f06f 0202 	mvn.w	r2, #2
 800838a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	3b20      	subs	r3, #32
 8008390:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008392:	68fb      	ldr	r3, [r7, #12]
}
 8008394:	4618      	mov	r0, r3
 8008396:	3714      	adds	r7, #20
 8008398:	46bd      	mov	sp, r7
 800839a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839e:	4770      	bx	lr
 80083a0:	080083a5 	.word	0x080083a5

080083a4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80083a4:	b480      	push	{r7}
 80083a6:	b085      	sub	sp, #20
 80083a8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80083aa:	2300      	movs	r3, #0
 80083ac:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80083ae:	4b12      	ldr	r3, [pc, #72]	; (80083f8 <prvTaskExitError+0x54>)
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083b6:	d00a      	beq.n	80083ce <prvTaskExitError+0x2a>
	__asm volatile
 80083b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083bc:	f383 8811 	msr	BASEPRI, r3
 80083c0:	f3bf 8f6f 	isb	sy
 80083c4:	f3bf 8f4f 	dsb	sy
 80083c8:	60fb      	str	r3, [r7, #12]
}
 80083ca:	bf00      	nop
 80083cc:	e7fe      	b.n	80083cc <prvTaskExitError+0x28>
	__asm volatile
 80083ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083d2:	f383 8811 	msr	BASEPRI, r3
 80083d6:	f3bf 8f6f 	isb	sy
 80083da:	f3bf 8f4f 	dsb	sy
 80083de:	60bb      	str	r3, [r7, #8]
}
 80083e0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80083e2:	bf00      	nop
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d0fc      	beq.n	80083e4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80083ea:	bf00      	nop
 80083ec:	bf00      	nop
 80083ee:	3714      	adds	r7, #20
 80083f0:	46bd      	mov	sp, r7
 80083f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f6:	4770      	bx	lr
 80083f8:	2000002c 	.word	0x2000002c
 80083fc:	00000000 	.word	0x00000000

08008400 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008400:	4b07      	ldr	r3, [pc, #28]	; (8008420 <pxCurrentTCBConst2>)
 8008402:	6819      	ldr	r1, [r3, #0]
 8008404:	6808      	ldr	r0, [r1, #0]
 8008406:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800840a:	f380 8809 	msr	PSP, r0
 800840e:	f3bf 8f6f 	isb	sy
 8008412:	f04f 0000 	mov.w	r0, #0
 8008416:	f380 8811 	msr	BASEPRI, r0
 800841a:	4770      	bx	lr
 800841c:	f3af 8000 	nop.w

08008420 <pxCurrentTCBConst2>:
 8008420:	2000a838 	.word	0x2000a838
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008424:	bf00      	nop
 8008426:	bf00      	nop

08008428 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008428:	4808      	ldr	r0, [pc, #32]	; (800844c <prvPortStartFirstTask+0x24>)
 800842a:	6800      	ldr	r0, [r0, #0]
 800842c:	6800      	ldr	r0, [r0, #0]
 800842e:	f380 8808 	msr	MSP, r0
 8008432:	f04f 0000 	mov.w	r0, #0
 8008436:	f380 8814 	msr	CONTROL, r0
 800843a:	b662      	cpsie	i
 800843c:	b661      	cpsie	f
 800843e:	f3bf 8f4f 	dsb	sy
 8008442:	f3bf 8f6f 	isb	sy
 8008446:	df00      	svc	0
 8008448:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800844a:	bf00      	nop
 800844c:	e000ed08 	.word	0xe000ed08

08008450 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b086      	sub	sp, #24
 8008454:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008456:	4b46      	ldr	r3, [pc, #280]	; (8008570 <xPortStartScheduler+0x120>)
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	4a46      	ldr	r2, [pc, #280]	; (8008574 <xPortStartScheduler+0x124>)
 800845c:	4293      	cmp	r3, r2
 800845e:	d10a      	bne.n	8008476 <xPortStartScheduler+0x26>
	__asm volatile
 8008460:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008464:	f383 8811 	msr	BASEPRI, r3
 8008468:	f3bf 8f6f 	isb	sy
 800846c:	f3bf 8f4f 	dsb	sy
 8008470:	613b      	str	r3, [r7, #16]
}
 8008472:	bf00      	nop
 8008474:	e7fe      	b.n	8008474 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008476:	4b3e      	ldr	r3, [pc, #248]	; (8008570 <xPortStartScheduler+0x120>)
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	4a3f      	ldr	r2, [pc, #252]	; (8008578 <xPortStartScheduler+0x128>)
 800847c:	4293      	cmp	r3, r2
 800847e:	d10a      	bne.n	8008496 <xPortStartScheduler+0x46>
	__asm volatile
 8008480:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008484:	f383 8811 	msr	BASEPRI, r3
 8008488:	f3bf 8f6f 	isb	sy
 800848c:	f3bf 8f4f 	dsb	sy
 8008490:	60fb      	str	r3, [r7, #12]
}
 8008492:	bf00      	nop
 8008494:	e7fe      	b.n	8008494 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008496:	4b39      	ldr	r3, [pc, #228]	; (800857c <xPortStartScheduler+0x12c>)
 8008498:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800849a:	697b      	ldr	r3, [r7, #20]
 800849c:	781b      	ldrb	r3, [r3, #0]
 800849e:	b2db      	uxtb	r3, r3
 80084a0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80084a2:	697b      	ldr	r3, [r7, #20]
 80084a4:	22ff      	movs	r2, #255	; 0xff
 80084a6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80084a8:	697b      	ldr	r3, [r7, #20]
 80084aa:	781b      	ldrb	r3, [r3, #0]
 80084ac:	b2db      	uxtb	r3, r3
 80084ae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80084b0:	78fb      	ldrb	r3, [r7, #3]
 80084b2:	b2db      	uxtb	r3, r3
 80084b4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80084b8:	b2da      	uxtb	r2, r3
 80084ba:	4b31      	ldr	r3, [pc, #196]	; (8008580 <xPortStartScheduler+0x130>)
 80084bc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80084be:	4b31      	ldr	r3, [pc, #196]	; (8008584 <xPortStartScheduler+0x134>)
 80084c0:	2207      	movs	r2, #7
 80084c2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80084c4:	e009      	b.n	80084da <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80084c6:	4b2f      	ldr	r3, [pc, #188]	; (8008584 <xPortStartScheduler+0x134>)
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	3b01      	subs	r3, #1
 80084cc:	4a2d      	ldr	r2, [pc, #180]	; (8008584 <xPortStartScheduler+0x134>)
 80084ce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80084d0:	78fb      	ldrb	r3, [r7, #3]
 80084d2:	b2db      	uxtb	r3, r3
 80084d4:	005b      	lsls	r3, r3, #1
 80084d6:	b2db      	uxtb	r3, r3
 80084d8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80084da:	78fb      	ldrb	r3, [r7, #3]
 80084dc:	b2db      	uxtb	r3, r3
 80084de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80084e2:	2b80      	cmp	r3, #128	; 0x80
 80084e4:	d0ef      	beq.n	80084c6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80084e6:	4b27      	ldr	r3, [pc, #156]	; (8008584 <xPortStartScheduler+0x134>)
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	f1c3 0307 	rsb	r3, r3, #7
 80084ee:	2b04      	cmp	r3, #4
 80084f0:	d00a      	beq.n	8008508 <xPortStartScheduler+0xb8>
	__asm volatile
 80084f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084f6:	f383 8811 	msr	BASEPRI, r3
 80084fa:	f3bf 8f6f 	isb	sy
 80084fe:	f3bf 8f4f 	dsb	sy
 8008502:	60bb      	str	r3, [r7, #8]
}
 8008504:	bf00      	nop
 8008506:	e7fe      	b.n	8008506 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008508:	4b1e      	ldr	r3, [pc, #120]	; (8008584 <xPortStartScheduler+0x134>)
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	021b      	lsls	r3, r3, #8
 800850e:	4a1d      	ldr	r2, [pc, #116]	; (8008584 <xPortStartScheduler+0x134>)
 8008510:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008512:	4b1c      	ldr	r3, [pc, #112]	; (8008584 <xPortStartScheduler+0x134>)
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800851a:	4a1a      	ldr	r2, [pc, #104]	; (8008584 <xPortStartScheduler+0x134>)
 800851c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	b2da      	uxtb	r2, r3
 8008522:	697b      	ldr	r3, [r7, #20]
 8008524:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008526:	4b18      	ldr	r3, [pc, #96]	; (8008588 <xPortStartScheduler+0x138>)
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	4a17      	ldr	r2, [pc, #92]	; (8008588 <xPortStartScheduler+0x138>)
 800852c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008530:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008532:	4b15      	ldr	r3, [pc, #84]	; (8008588 <xPortStartScheduler+0x138>)
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	4a14      	ldr	r2, [pc, #80]	; (8008588 <xPortStartScheduler+0x138>)
 8008538:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800853c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800853e:	f000 f8dd 	bl	80086fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008542:	4b12      	ldr	r3, [pc, #72]	; (800858c <xPortStartScheduler+0x13c>)
 8008544:	2200      	movs	r2, #0
 8008546:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008548:	f000 f8fc 	bl	8008744 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800854c:	4b10      	ldr	r3, [pc, #64]	; (8008590 <xPortStartScheduler+0x140>)
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	4a0f      	ldr	r2, [pc, #60]	; (8008590 <xPortStartScheduler+0x140>)
 8008552:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008556:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008558:	f7ff ff66 	bl	8008428 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800855c:	f7ff f84a 	bl	80075f4 <vTaskSwitchContext>
	prvTaskExitError();
 8008560:	f7ff ff20 	bl	80083a4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008564:	2300      	movs	r3, #0
}
 8008566:	4618      	mov	r0, r3
 8008568:	3718      	adds	r7, #24
 800856a:	46bd      	mov	sp, r7
 800856c:	bd80      	pop	{r7, pc}
 800856e:	bf00      	nop
 8008570:	e000ed00 	.word	0xe000ed00
 8008574:	410fc271 	.word	0x410fc271
 8008578:	410fc270 	.word	0x410fc270
 800857c:	e000e400 	.word	0xe000e400
 8008580:	2000ae64 	.word	0x2000ae64
 8008584:	2000ae68 	.word	0x2000ae68
 8008588:	e000ed20 	.word	0xe000ed20
 800858c:	2000002c 	.word	0x2000002c
 8008590:	e000ef34 	.word	0xe000ef34

08008594 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008594:	b480      	push	{r7}
 8008596:	b083      	sub	sp, #12
 8008598:	af00      	add	r7, sp, #0
	__asm volatile
 800859a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800859e:	f383 8811 	msr	BASEPRI, r3
 80085a2:	f3bf 8f6f 	isb	sy
 80085a6:	f3bf 8f4f 	dsb	sy
 80085aa:	607b      	str	r3, [r7, #4]
}
 80085ac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80085ae:	4b0f      	ldr	r3, [pc, #60]	; (80085ec <vPortEnterCritical+0x58>)
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	3301      	adds	r3, #1
 80085b4:	4a0d      	ldr	r2, [pc, #52]	; (80085ec <vPortEnterCritical+0x58>)
 80085b6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80085b8:	4b0c      	ldr	r3, [pc, #48]	; (80085ec <vPortEnterCritical+0x58>)
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	2b01      	cmp	r3, #1
 80085be:	d10f      	bne.n	80085e0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80085c0:	4b0b      	ldr	r3, [pc, #44]	; (80085f0 <vPortEnterCritical+0x5c>)
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	b2db      	uxtb	r3, r3
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d00a      	beq.n	80085e0 <vPortEnterCritical+0x4c>
	__asm volatile
 80085ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085ce:	f383 8811 	msr	BASEPRI, r3
 80085d2:	f3bf 8f6f 	isb	sy
 80085d6:	f3bf 8f4f 	dsb	sy
 80085da:	603b      	str	r3, [r7, #0]
}
 80085dc:	bf00      	nop
 80085de:	e7fe      	b.n	80085de <vPortEnterCritical+0x4a>
	}
}
 80085e0:	bf00      	nop
 80085e2:	370c      	adds	r7, #12
 80085e4:	46bd      	mov	sp, r7
 80085e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ea:	4770      	bx	lr
 80085ec:	2000002c 	.word	0x2000002c
 80085f0:	e000ed04 	.word	0xe000ed04

080085f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80085f4:	b480      	push	{r7}
 80085f6:	b083      	sub	sp, #12
 80085f8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80085fa:	4b12      	ldr	r3, [pc, #72]	; (8008644 <vPortExitCritical+0x50>)
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d10a      	bne.n	8008618 <vPortExitCritical+0x24>
	__asm volatile
 8008602:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008606:	f383 8811 	msr	BASEPRI, r3
 800860a:	f3bf 8f6f 	isb	sy
 800860e:	f3bf 8f4f 	dsb	sy
 8008612:	607b      	str	r3, [r7, #4]
}
 8008614:	bf00      	nop
 8008616:	e7fe      	b.n	8008616 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008618:	4b0a      	ldr	r3, [pc, #40]	; (8008644 <vPortExitCritical+0x50>)
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	3b01      	subs	r3, #1
 800861e:	4a09      	ldr	r2, [pc, #36]	; (8008644 <vPortExitCritical+0x50>)
 8008620:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008622:	4b08      	ldr	r3, [pc, #32]	; (8008644 <vPortExitCritical+0x50>)
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	2b00      	cmp	r3, #0
 8008628:	d105      	bne.n	8008636 <vPortExitCritical+0x42>
 800862a:	2300      	movs	r3, #0
 800862c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800862e:	683b      	ldr	r3, [r7, #0]
 8008630:	f383 8811 	msr	BASEPRI, r3
}
 8008634:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008636:	bf00      	nop
 8008638:	370c      	adds	r7, #12
 800863a:	46bd      	mov	sp, r7
 800863c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008640:	4770      	bx	lr
 8008642:	bf00      	nop
 8008644:	2000002c 	.word	0x2000002c
	...

08008650 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008650:	f3ef 8009 	mrs	r0, PSP
 8008654:	f3bf 8f6f 	isb	sy
 8008658:	4b15      	ldr	r3, [pc, #84]	; (80086b0 <pxCurrentTCBConst>)
 800865a:	681a      	ldr	r2, [r3, #0]
 800865c:	f01e 0f10 	tst.w	lr, #16
 8008660:	bf08      	it	eq
 8008662:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008666:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800866a:	6010      	str	r0, [r2, #0]
 800866c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008670:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008674:	f380 8811 	msr	BASEPRI, r0
 8008678:	f3bf 8f4f 	dsb	sy
 800867c:	f3bf 8f6f 	isb	sy
 8008680:	f7fe ffb8 	bl	80075f4 <vTaskSwitchContext>
 8008684:	f04f 0000 	mov.w	r0, #0
 8008688:	f380 8811 	msr	BASEPRI, r0
 800868c:	bc09      	pop	{r0, r3}
 800868e:	6819      	ldr	r1, [r3, #0]
 8008690:	6808      	ldr	r0, [r1, #0]
 8008692:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008696:	f01e 0f10 	tst.w	lr, #16
 800869a:	bf08      	it	eq
 800869c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80086a0:	f380 8809 	msr	PSP, r0
 80086a4:	f3bf 8f6f 	isb	sy
 80086a8:	4770      	bx	lr
 80086aa:	bf00      	nop
 80086ac:	f3af 8000 	nop.w

080086b0 <pxCurrentTCBConst>:
 80086b0:	2000a838 	.word	0x2000a838
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80086b4:	bf00      	nop
 80086b6:	bf00      	nop

080086b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80086b8:	b580      	push	{r7, lr}
 80086ba:	b082      	sub	sp, #8
 80086bc:	af00      	add	r7, sp, #0
	__asm volatile
 80086be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086c2:	f383 8811 	msr	BASEPRI, r3
 80086c6:	f3bf 8f6f 	isb	sy
 80086ca:	f3bf 8f4f 	dsb	sy
 80086ce:	607b      	str	r3, [r7, #4]
}
 80086d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80086d2:	f7fe fed5 	bl	8007480 <xTaskIncrementTick>
 80086d6:	4603      	mov	r3, r0
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d003      	beq.n	80086e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80086dc:	4b06      	ldr	r3, [pc, #24]	; (80086f8 <xPortSysTickHandler+0x40>)
 80086de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80086e2:	601a      	str	r2, [r3, #0]
 80086e4:	2300      	movs	r3, #0
 80086e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	f383 8811 	msr	BASEPRI, r3
}
 80086ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80086f0:	bf00      	nop
 80086f2:	3708      	adds	r7, #8
 80086f4:	46bd      	mov	sp, r7
 80086f6:	bd80      	pop	{r7, pc}
 80086f8:	e000ed04 	.word	0xe000ed04

080086fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80086fc:	b480      	push	{r7}
 80086fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008700:	4b0b      	ldr	r3, [pc, #44]	; (8008730 <vPortSetupTimerInterrupt+0x34>)
 8008702:	2200      	movs	r2, #0
 8008704:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008706:	4b0b      	ldr	r3, [pc, #44]	; (8008734 <vPortSetupTimerInterrupt+0x38>)
 8008708:	2200      	movs	r2, #0
 800870a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800870c:	4b0a      	ldr	r3, [pc, #40]	; (8008738 <vPortSetupTimerInterrupt+0x3c>)
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	4a0a      	ldr	r2, [pc, #40]	; (800873c <vPortSetupTimerInterrupt+0x40>)
 8008712:	fba2 2303 	umull	r2, r3, r2, r3
 8008716:	099b      	lsrs	r3, r3, #6
 8008718:	4a09      	ldr	r2, [pc, #36]	; (8008740 <vPortSetupTimerInterrupt+0x44>)
 800871a:	3b01      	subs	r3, #1
 800871c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800871e:	4b04      	ldr	r3, [pc, #16]	; (8008730 <vPortSetupTimerInterrupt+0x34>)
 8008720:	2207      	movs	r2, #7
 8008722:	601a      	str	r2, [r3, #0]
}
 8008724:	bf00      	nop
 8008726:	46bd      	mov	sp, r7
 8008728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872c:	4770      	bx	lr
 800872e:	bf00      	nop
 8008730:	e000e010 	.word	0xe000e010
 8008734:	e000e018 	.word	0xe000e018
 8008738:	20000020 	.word	0x20000020
 800873c:	10624dd3 	.word	0x10624dd3
 8008740:	e000e014 	.word	0xe000e014

08008744 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008744:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008754 <vPortEnableVFP+0x10>
 8008748:	6801      	ldr	r1, [r0, #0]
 800874a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800874e:	6001      	str	r1, [r0, #0]
 8008750:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008752:	bf00      	nop
 8008754:	e000ed88 	.word	0xe000ed88

08008758 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008758:	b480      	push	{r7}
 800875a:	b085      	sub	sp, #20
 800875c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800875e:	f3ef 8305 	mrs	r3, IPSR
 8008762:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	2b0f      	cmp	r3, #15
 8008768:	d914      	bls.n	8008794 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800876a:	4a17      	ldr	r2, [pc, #92]	; (80087c8 <vPortValidateInterruptPriority+0x70>)
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	4413      	add	r3, r2
 8008770:	781b      	ldrb	r3, [r3, #0]
 8008772:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008774:	4b15      	ldr	r3, [pc, #84]	; (80087cc <vPortValidateInterruptPriority+0x74>)
 8008776:	781b      	ldrb	r3, [r3, #0]
 8008778:	7afa      	ldrb	r2, [r7, #11]
 800877a:	429a      	cmp	r2, r3
 800877c:	d20a      	bcs.n	8008794 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800877e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008782:	f383 8811 	msr	BASEPRI, r3
 8008786:	f3bf 8f6f 	isb	sy
 800878a:	f3bf 8f4f 	dsb	sy
 800878e:	607b      	str	r3, [r7, #4]
}
 8008790:	bf00      	nop
 8008792:	e7fe      	b.n	8008792 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008794:	4b0e      	ldr	r3, [pc, #56]	; (80087d0 <vPortValidateInterruptPriority+0x78>)
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800879c:	4b0d      	ldr	r3, [pc, #52]	; (80087d4 <vPortValidateInterruptPriority+0x7c>)
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	429a      	cmp	r2, r3
 80087a2:	d90a      	bls.n	80087ba <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80087a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087a8:	f383 8811 	msr	BASEPRI, r3
 80087ac:	f3bf 8f6f 	isb	sy
 80087b0:	f3bf 8f4f 	dsb	sy
 80087b4:	603b      	str	r3, [r7, #0]
}
 80087b6:	bf00      	nop
 80087b8:	e7fe      	b.n	80087b8 <vPortValidateInterruptPriority+0x60>
	}
 80087ba:	bf00      	nop
 80087bc:	3714      	adds	r7, #20
 80087be:	46bd      	mov	sp, r7
 80087c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c4:	4770      	bx	lr
 80087c6:	bf00      	nop
 80087c8:	e000e3f0 	.word	0xe000e3f0
 80087cc:	2000ae64 	.word	0x2000ae64
 80087d0:	e000ed0c 	.word	0xe000ed0c
 80087d4:	2000ae68 	.word	0x2000ae68

080087d8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80087d8:	b580      	push	{r7, lr}
 80087da:	b08a      	sub	sp, #40	; 0x28
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80087e0:	2300      	movs	r3, #0
 80087e2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80087e4:	f7fe fd90 	bl	8007308 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80087e8:	4b5b      	ldr	r3, [pc, #364]	; (8008958 <pvPortMalloc+0x180>)
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d101      	bne.n	80087f4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80087f0:	f000 f920 	bl	8008a34 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80087f4:	4b59      	ldr	r3, [pc, #356]	; (800895c <pvPortMalloc+0x184>)
 80087f6:	681a      	ldr	r2, [r3, #0]
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	4013      	ands	r3, r2
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	f040 8093 	bne.w	8008928 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	2b00      	cmp	r3, #0
 8008806:	d01d      	beq.n	8008844 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008808:	2208      	movs	r2, #8
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	4413      	add	r3, r2
 800880e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	f003 0307 	and.w	r3, r3, #7
 8008816:	2b00      	cmp	r3, #0
 8008818:	d014      	beq.n	8008844 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	f023 0307 	bic.w	r3, r3, #7
 8008820:	3308      	adds	r3, #8
 8008822:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	f003 0307 	and.w	r3, r3, #7
 800882a:	2b00      	cmp	r3, #0
 800882c:	d00a      	beq.n	8008844 <pvPortMalloc+0x6c>
	__asm volatile
 800882e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008832:	f383 8811 	msr	BASEPRI, r3
 8008836:	f3bf 8f6f 	isb	sy
 800883a:	f3bf 8f4f 	dsb	sy
 800883e:	617b      	str	r3, [r7, #20]
}
 8008840:	bf00      	nop
 8008842:	e7fe      	b.n	8008842 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	2b00      	cmp	r3, #0
 8008848:	d06e      	beq.n	8008928 <pvPortMalloc+0x150>
 800884a:	4b45      	ldr	r3, [pc, #276]	; (8008960 <pvPortMalloc+0x188>)
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	687a      	ldr	r2, [r7, #4]
 8008850:	429a      	cmp	r2, r3
 8008852:	d869      	bhi.n	8008928 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008854:	4b43      	ldr	r3, [pc, #268]	; (8008964 <pvPortMalloc+0x18c>)
 8008856:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008858:	4b42      	ldr	r3, [pc, #264]	; (8008964 <pvPortMalloc+0x18c>)
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800885e:	e004      	b.n	800886a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008862:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800886a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800886c:	685b      	ldr	r3, [r3, #4]
 800886e:	687a      	ldr	r2, [r7, #4]
 8008870:	429a      	cmp	r2, r3
 8008872:	d903      	bls.n	800887c <pvPortMalloc+0xa4>
 8008874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d1f1      	bne.n	8008860 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800887c:	4b36      	ldr	r3, [pc, #216]	; (8008958 <pvPortMalloc+0x180>)
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008882:	429a      	cmp	r2, r3
 8008884:	d050      	beq.n	8008928 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008886:	6a3b      	ldr	r3, [r7, #32]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	2208      	movs	r2, #8
 800888c:	4413      	add	r3, r2
 800888e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008892:	681a      	ldr	r2, [r3, #0]
 8008894:	6a3b      	ldr	r3, [r7, #32]
 8008896:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800889a:	685a      	ldr	r2, [r3, #4]
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	1ad2      	subs	r2, r2, r3
 80088a0:	2308      	movs	r3, #8
 80088a2:	005b      	lsls	r3, r3, #1
 80088a4:	429a      	cmp	r2, r3
 80088a6:	d91f      	bls.n	80088e8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80088a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	4413      	add	r3, r2
 80088ae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80088b0:	69bb      	ldr	r3, [r7, #24]
 80088b2:	f003 0307 	and.w	r3, r3, #7
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d00a      	beq.n	80088d0 <pvPortMalloc+0xf8>
	__asm volatile
 80088ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088be:	f383 8811 	msr	BASEPRI, r3
 80088c2:	f3bf 8f6f 	isb	sy
 80088c6:	f3bf 8f4f 	dsb	sy
 80088ca:	613b      	str	r3, [r7, #16]
}
 80088cc:	bf00      	nop
 80088ce:	e7fe      	b.n	80088ce <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80088d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088d2:	685a      	ldr	r2, [r3, #4]
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	1ad2      	subs	r2, r2, r3
 80088d8:	69bb      	ldr	r3, [r7, #24]
 80088da:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80088dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088de:	687a      	ldr	r2, [r7, #4]
 80088e0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80088e2:	69b8      	ldr	r0, [r7, #24]
 80088e4:	f000 f908 	bl	8008af8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80088e8:	4b1d      	ldr	r3, [pc, #116]	; (8008960 <pvPortMalloc+0x188>)
 80088ea:	681a      	ldr	r2, [r3, #0]
 80088ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ee:	685b      	ldr	r3, [r3, #4]
 80088f0:	1ad3      	subs	r3, r2, r3
 80088f2:	4a1b      	ldr	r2, [pc, #108]	; (8008960 <pvPortMalloc+0x188>)
 80088f4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80088f6:	4b1a      	ldr	r3, [pc, #104]	; (8008960 <pvPortMalloc+0x188>)
 80088f8:	681a      	ldr	r2, [r3, #0]
 80088fa:	4b1b      	ldr	r3, [pc, #108]	; (8008968 <pvPortMalloc+0x190>)
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	429a      	cmp	r2, r3
 8008900:	d203      	bcs.n	800890a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008902:	4b17      	ldr	r3, [pc, #92]	; (8008960 <pvPortMalloc+0x188>)
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	4a18      	ldr	r2, [pc, #96]	; (8008968 <pvPortMalloc+0x190>)
 8008908:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800890a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800890c:	685a      	ldr	r2, [r3, #4]
 800890e:	4b13      	ldr	r3, [pc, #76]	; (800895c <pvPortMalloc+0x184>)
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	431a      	orrs	r2, r3
 8008914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008916:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800891a:	2200      	movs	r2, #0
 800891c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800891e:	4b13      	ldr	r3, [pc, #76]	; (800896c <pvPortMalloc+0x194>)
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	3301      	adds	r3, #1
 8008924:	4a11      	ldr	r2, [pc, #68]	; (800896c <pvPortMalloc+0x194>)
 8008926:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008928:	f7fe fcfc 	bl	8007324 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800892c:	69fb      	ldr	r3, [r7, #28]
 800892e:	f003 0307 	and.w	r3, r3, #7
 8008932:	2b00      	cmp	r3, #0
 8008934:	d00a      	beq.n	800894c <pvPortMalloc+0x174>
	__asm volatile
 8008936:	f04f 0350 	mov.w	r3, #80	; 0x50
 800893a:	f383 8811 	msr	BASEPRI, r3
 800893e:	f3bf 8f6f 	isb	sy
 8008942:	f3bf 8f4f 	dsb	sy
 8008946:	60fb      	str	r3, [r7, #12]
}
 8008948:	bf00      	nop
 800894a:	e7fe      	b.n	800894a <pvPortMalloc+0x172>
	return pvReturn;
 800894c:	69fb      	ldr	r3, [r7, #28]
}
 800894e:	4618      	mov	r0, r3
 8008950:	3728      	adds	r7, #40	; 0x28
 8008952:	46bd      	mov	sp, r7
 8008954:	bd80      	pop	{r7, pc}
 8008956:	bf00      	nop
 8008958:	2000d19c 	.word	0x2000d19c
 800895c:	2000d1b0 	.word	0x2000d1b0
 8008960:	2000d1a0 	.word	0x2000d1a0
 8008964:	2000d194 	.word	0x2000d194
 8008968:	2000d1a4 	.word	0x2000d1a4
 800896c:	2000d1a8 	.word	0x2000d1a8

08008970 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008970:	b580      	push	{r7, lr}
 8008972:	b086      	sub	sp, #24
 8008974:	af00      	add	r7, sp, #0
 8008976:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	2b00      	cmp	r3, #0
 8008980:	d04d      	beq.n	8008a1e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008982:	2308      	movs	r3, #8
 8008984:	425b      	negs	r3, r3
 8008986:	697a      	ldr	r2, [r7, #20]
 8008988:	4413      	add	r3, r2
 800898a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800898c:	697b      	ldr	r3, [r7, #20]
 800898e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008990:	693b      	ldr	r3, [r7, #16]
 8008992:	685a      	ldr	r2, [r3, #4]
 8008994:	4b24      	ldr	r3, [pc, #144]	; (8008a28 <vPortFree+0xb8>)
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	4013      	ands	r3, r2
 800899a:	2b00      	cmp	r3, #0
 800899c:	d10a      	bne.n	80089b4 <vPortFree+0x44>
	__asm volatile
 800899e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089a2:	f383 8811 	msr	BASEPRI, r3
 80089a6:	f3bf 8f6f 	isb	sy
 80089aa:	f3bf 8f4f 	dsb	sy
 80089ae:	60fb      	str	r3, [r7, #12]
}
 80089b0:	bf00      	nop
 80089b2:	e7fe      	b.n	80089b2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80089b4:	693b      	ldr	r3, [r7, #16]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d00a      	beq.n	80089d2 <vPortFree+0x62>
	__asm volatile
 80089bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089c0:	f383 8811 	msr	BASEPRI, r3
 80089c4:	f3bf 8f6f 	isb	sy
 80089c8:	f3bf 8f4f 	dsb	sy
 80089cc:	60bb      	str	r3, [r7, #8]
}
 80089ce:	bf00      	nop
 80089d0:	e7fe      	b.n	80089d0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80089d2:	693b      	ldr	r3, [r7, #16]
 80089d4:	685a      	ldr	r2, [r3, #4]
 80089d6:	4b14      	ldr	r3, [pc, #80]	; (8008a28 <vPortFree+0xb8>)
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	4013      	ands	r3, r2
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d01e      	beq.n	8008a1e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80089e0:	693b      	ldr	r3, [r7, #16]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d11a      	bne.n	8008a1e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80089e8:	693b      	ldr	r3, [r7, #16]
 80089ea:	685a      	ldr	r2, [r3, #4]
 80089ec:	4b0e      	ldr	r3, [pc, #56]	; (8008a28 <vPortFree+0xb8>)
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	43db      	mvns	r3, r3
 80089f2:	401a      	ands	r2, r3
 80089f4:	693b      	ldr	r3, [r7, #16]
 80089f6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80089f8:	f7fe fc86 	bl	8007308 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80089fc:	693b      	ldr	r3, [r7, #16]
 80089fe:	685a      	ldr	r2, [r3, #4]
 8008a00:	4b0a      	ldr	r3, [pc, #40]	; (8008a2c <vPortFree+0xbc>)
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	4413      	add	r3, r2
 8008a06:	4a09      	ldr	r2, [pc, #36]	; (8008a2c <vPortFree+0xbc>)
 8008a08:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008a0a:	6938      	ldr	r0, [r7, #16]
 8008a0c:	f000 f874 	bl	8008af8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008a10:	4b07      	ldr	r3, [pc, #28]	; (8008a30 <vPortFree+0xc0>)
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	3301      	adds	r3, #1
 8008a16:	4a06      	ldr	r2, [pc, #24]	; (8008a30 <vPortFree+0xc0>)
 8008a18:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008a1a:	f7fe fc83 	bl	8007324 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008a1e:	bf00      	nop
 8008a20:	3718      	adds	r7, #24
 8008a22:	46bd      	mov	sp, r7
 8008a24:	bd80      	pop	{r7, pc}
 8008a26:	bf00      	nop
 8008a28:	2000d1b0 	.word	0x2000d1b0
 8008a2c:	2000d1a0 	.word	0x2000d1a0
 8008a30:	2000d1ac 	.word	0x2000d1ac

08008a34 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008a34:	b480      	push	{r7}
 8008a36:	b085      	sub	sp, #20
 8008a38:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008a3a:	f242 3328 	movw	r3, #9000	; 0x2328
 8008a3e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008a40:	4b27      	ldr	r3, [pc, #156]	; (8008ae0 <prvHeapInit+0xac>)
 8008a42:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	f003 0307 	and.w	r3, r3, #7
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d00c      	beq.n	8008a68 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	3307      	adds	r3, #7
 8008a52:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	f023 0307 	bic.w	r3, r3, #7
 8008a5a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008a5c:	68ba      	ldr	r2, [r7, #8]
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	1ad3      	subs	r3, r2, r3
 8008a62:	4a1f      	ldr	r2, [pc, #124]	; (8008ae0 <prvHeapInit+0xac>)
 8008a64:	4413      	add	r3, r2
 8008a66:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008a6c:	4a1d      	ldr	r2, [pc, #116]	; (8008ae4 <prvHeapInit+0xb0>)
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008a72:	4b1c      	ldr	r3, [pc, #112]	; (8008ae4 <prvHeapInit+0xb0>)
 8008a74:	2200      	movs	r2, #0
 8008a76:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	68ba      	ldr	r2, [r7, #8]
 8008a7c:	4413      	add	r3, r2
 8008a7e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008a80:	2208      	movs	r2, #8
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	1a9b      	subs	r3, r3, r2
 8008a86:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	f023 0307 	bic.w	r3, r3, #7
 8008a8e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	4a15      	ldr	r2, [pc, #84]	; (8008ae8 <prvHeapInit+0xb4>)
 8008a94:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008a96:	4b14      	ldr	r3, [pc, #80]	; (8008ae8 <prvHeapInit+0xb4>)
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008a9e:	4b12      	ldr	r3, [pc, #72]	; (8008ae8 <prvHeapInit+0xb4>)
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	68fa      	ldr	r2, [r7, #12]
 8008aae:	1ad2      	subs	r2, r2, r3
 8008ab0:	683b      	ldr	r3, [r7, #0]
 8008ab2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008ab4:	4b0c      	ldr	r3, [pc, #48]	; (8008ae8 <prvHeapInit+0xb4>)
 8008ab6:	681a      	ldr	r2, [r3, #0]
 8008ab8:	683b      	ldr	r3, [r7, #0]
 8008aba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008abc:	683b      	ldr	r3, [r7, #0]
 8008abe:	685b      	ldr	r3, [r3, #4]
 8008ac0:	4a0a      	ldr	r2, [pc, #40]	; (8008aec <prvHeapInit+0xb8>)
 8008ac2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008ac4:	683b      	ldr	r3, [r7, #0]
 8008ac6:	685b      	ldr	r3, [r3, #4]
 8008ac8:	4a09      	ldr	r2, [pc, #36]	; (8008af0 <prvHeapInit+0xbc>)
 8008aca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008acc:	4b09      	ldr	r3, [pc, #36]	; (8008af4 <prvHeapInit+0xc0>)
 8008ace:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008ad2:	601a      	str	r2, [r3, #0]
}
 8008ad4:	bf00      	nop
 8008ad6:	3714      	adds	r7, #20
 8008ad8:	46bd      	mov	sp, r7
 8008ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ade:	4770      	bx	lr
 8008ae0:	2000ae6c 	.word	0x2000ae6c
 8008ae4:	2000d194 	.word	0x2000d194
 8008ae8:	2000d19c 	.word	0x2000d19c
 8008aec:	2000d1a4 	.word	0x2000d1a4
 8008af0:	2000d1a0 	.word	0x2000d1a0
 8008af4:	2000d1b0 	.word	0x2000d1b0

08008af8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008af8:	b480      	push	{r7}
 8008afa:	b085      	sub	sp, #20
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008b00:	4b28      	ldr	r3, [pc, #160]	; (8008ba4 <prvInsertBlockIntoFreeList+0xac>)
 8008b02:	60fb      	str	r3, [r7, #12]
 8008b04:	e002      	b.n	8008b0c <prvInsertBlockIntoFreeList+0x14>
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	60fb      	str	r3, [r7, #12]
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	687a      	ldr	r2, [r7, #4]
 8008b12:	429a      	cmp	r2, r3
 8008b14:	d8f7      	bhi.n	8008b06 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	685b      	ldr	r3, [r3, #4]
 8008b1e:	68ba      	ldr	r2, [r7, #8]
 8008b20:	4413      	add	r3, r2
 8008b22:	687a      	ldr	r2, [r7, #4]
 8008b24:	429a      	cmp	r2, r3
 8008b26:	d108      	bne.n	8008b3a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	685a      	ldr	r2, [r3, #4]
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	685b      	ldr	r3, [r3, #4]
 8008b30:	441a      	add	r2, r3
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	685b      	ldr	r3, [r3, #4]
 8008b42:	68ba      	ldr	r2, [r7, #8]
 8008b44:	441a      	add	r2, r3
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	429a      	cmp	r2, r3
 8008b4c:	d118      	bne.n	8008b80 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	681a      	ldr	r2, [r3, #0]
 8008b52:	4b15      	ldr	r3, [pc, #84]	; (8008ba8 <prvInsertBlockIntoFreeList+0xb0>)
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	429a      	cmp	r2, r3
 8008b58:	d00d      	beq.n	8008b76 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	685a      	ldr	r2, [r3, #4]
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	685b      	ldr	r3, [r3, #4]
 8008b64:	441a      	add	r2, r3
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	681a      	ldr	r2, [r3, #0]
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	601a      	str	r2, [r3, #0]
 8008b74:	e008      	b.n	8008b88 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008b76:	4b0c      	ldr	r3, [pc, #48]	; (8008ba8 <prvInsertBlockIntoFreeList+0xb0>)
 8008b78:	681a      	ldr	r2, [r3, #0]
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	601a      	str	r2, [r3, #0]
 8008b7e:	e003      	b.n	8008b88 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	681a      	ldr	r2, [r3, #0]
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008b88:	68fa      	ldr	r2, [r7, #12]
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	429a      	cmp	r2, r3
 8008b8e:	d002      	beq.n	8008b96 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	687a      	ldr	r2, [r7, #4]
 8008b94:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008b96:	bf00      	nop
 8008b98:	3714      	adds	r7, #20
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba0:	4770      	bx	lr
 8008ba2:	bf00      	nop
 8008ba4:	2000d194 	.word	0x2000d194
 8008ba8:	2000d19c 	.word	0x2000d19c

08008bac <__errno>:
 8008bac:	4b01      	ldr	r3, [pc, #4]	; (8008bb4 <__errno+0x8>)
 8008bae:	6818      	ldr	r0, [r3, #0]
 8008bb0:	4770      	bx	lr
 8008bb2:	bf00      	nop
 8008bb4:	20000030 	.word	0x20000030

08008bb8 <__libc_init_array>:
 8008bb8:	b570      	push	{r4, r5, r6, lr}
 8008bba:	4d0d      	ldr	r5, [pc, #52]	; (8008bf0 <__libc_init_array+0x38>)
 8008bbc:	4c0d      	ldr	r4, [pc, #52]	; (8008bf4 <__libc_init_array+0x3c>)
 8008bbe:	1b64      	subs	r4, r4, r5
 8008bc0:	10a4      	asrs	r4, r4, #2
 8008bc2:	2600      	movs	r6, #0
 8008bc4:	42a6      	cmp	r6, r4
 8008bc6:	d109      	bne.n	8008bdc <__libc_init_array+0x24>
 8008bc8:	4d0b      	ldr	r5, [pc, #44]	; (8008bf8 <__libc_init_array+0x40>)
 8008bca:	4c0c      	ldr	r4, [pc, #48]	; (8008bfc <__libc_init_array+0x44>)
 8008bcc:	f000 fcd2 	bl	8009574 <_init>
 8008bd0:	1b64      	subs	r4, r4, r5
 8008bd2:	10a4      	asrs	r4, r4, #2
 8008bd4:	2600      	movs	r6, #0
 8008bd6:	42a6      	cmp	r6, r4
 8008bd8:	d105      	bne.n	8008be6 <__libc_init_array+0x2e>
 8008bda:	bd70      	pop	{r4, r5, r6, pc}
 8008bdc:	f855 3b04 	ldr.w	r3, [r5], #4
 8008be0:	4798      	blx	r3
 8008be2:	3601      	adds	r6, #1
 8008be4:	e7ee      	b.n	8008bc4 <__libc_init_array+0xc>
 8008be6:	f855 3b04 	ldr.w	r3, [r5], #4
 8008bea:	4798      	blx	r3
 8008bec:	3601      	adds	r6, #1
 8008bee:	e7f2      	b.n	8008bd6 <__libc_init_array+0x1e>
 8008bf0:	0800c004 	.word	0x0800c004
 8008bf4:	0800c004 	.word	0x0800c004
 8008bf8:	0800c004 	.word	0x0800c004
 8008bfc:	0800c008 	.word	0x0800c008

08008c00 <__retarget_lock_acquire_recursive>:
 8008c00:	4770      	bx	lr

08008c02 <__retarget_lock_release_recursive>:
 8008c02:	4770      	bx	lr

08008c04 <memcpy>:
 8008c04:	440a      	add	r2, r1
 8008c06:	4291      	cmp	r1, r2
 8008c08:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c0c:	d100      	bne.n	8008c10 <memcpy+0xc>
 8008c0e:	4770      	bx	lr
 8008c10:	b510      	push	{r4, lr}
 8008c12:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c16:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c1a:	4291      	cmp	r1, r2
 8008c1c:	d1f9      	bne.n	8008c12 <memcpy+0xe>
 8008c1e:	bd10      	pop	{r4, pc}

08008c20 <memset>:
 8008c20:	4402      	add	r2, r0
 8008c22:	4603      	mov	r3, r0
 8008c24:	4293      	cmp	r3, r2
 8008c26:	d100      	bne.n	8008c2a <memset+0xa>
 8008c28:	4770      	bx	lr
 8008c2a:	f803 1b01 	strb.w	r1, [r3], #1
 8008c2e:	e7f9      	b.n	8008c24 <memset+0x4>

08008c30 <_malloc_r>:
 8008c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c32:	1ccd      	adds	r5, r1, #3
 8008c34:	f025 0503 	bic.w	r5, r5, #3
 8008c38:	3508      	adds	r5, #8
 8008c3a:	2d0c      	cmp	r5, #12
 8008c3c:	bf38      	it	cc
 8008c3e:	250c      	movcc	r5, #12
 8008c40:	2d00      	cmp	r5, #0
 8008c42:	4606      	mov	r6, r0
 8008c44:	db01      	blt.n	8008c4a <_malloc_r+0x1a>
 8008c46:	42a9      	cmp	r1, r5
 8008c48:	d903      	bls.n	8008c52 <_malloc_r+0x22>
 8008c4a:	230c      	movs	r3, #12
 8008c4c:	6033      	str	r3, [r6, #0]
 8008c4e:	2000      	movs	r0, #0
 8008c50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c52:	f000 f8fb 	bl	8008e4c <__malloc_lock>
 8008c56:	4921      	ldr	r1, [pc, #132]	; (8008cdc <_malloc_r+0xac>)
 8008c58:	680a      	ldr	r2, [r1, #0]
 8008c5a:	4614      	mov	r4, r2
 8008c5c:	b99c      	cbnz	r4, 8008c86 <_malloc_r+0x56>
 8008c5e:	4f20      	ldr	r7, [pc, #128]	; (8008ce0 <_malloc_r+0xb0>)
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	b923      	cbnz	r3, 8008c6e <_malloc_r+0x3e>
 8008c64:	4621      	mov	r1, r4
 8008c66:	4630      	mov	r0, r6
 8008c68:	f000 f8a6 	bl	8008db8 <_sbrk_r>
 8008c6c:	6038      	str	r0, [r7, #0]
 8008c6e:	4629      	mov	r1, r5
 8008c70:	4630      	mov	r0, r6
 8008c72:	f000 f8a1 	bl	8008db8 <_sbrk_r>
 8008c76:	1c43      	adds	r3, r0, #1
 8008c78:	d123      	bne.n	8008cc2 <_malloc_r+0x92>
 8008c7a:	230c      	movs	r3, #12
 8008c7c:	6033      	str	r3, [r6, #0]
 8008c7e:	4630      	mov	r0, r6
 8008c80:	f000 f8ea 	bl	8008e58 <__malloc_unlock>
 8008c84:	e7e3      	b.n	8008c4e <_malloc_r+0x1e>
 8008c86:	6823      	ldr	r3, [r4, #0]
 8008c88:	1b5b      	subs	r3, r3, r5
 8008c8a:	d417      	bmi.n	8008cbc <_malloc_r+0x8c>
 8008c8c:	2b0b      	cmp	r3, #11
 8008c8e:	d903      	bls.n	8008c98 <_malloc_r+0x68>
 8008c90:	6023      	str	r3, [r4, #0]
 8008c92:	441c      	add	r4, r3
 8008c94:	6025      	str	r5, [r4, #0]
 8008c96:	e004      	b.n	8008ca2 <_malloc_r+0x72>
 8008c98:	6863      	ldr	r3, [r4, #4]
 8008c9a:	42a2      	cmp	r2, r4
 8008c9c:	bf0c      	ite	eq
 8008c9e:	600b      	streq	r3, [r1, #0]
 8008ca0:	6053      	strne	r3, [r2, #4]
 8008ca2:	4630      	mov	r0, r6
 8008ca4:	f000 f8d8 	bl	8008e58 <__malloc_unlock>
 8008ca8:	f104 000b 	add.w	r0, r4, #11
 8008cac:	1d23      	adds	r3, r4, #4
 8008cae:	f020 0007 	bic.w	r0, r0, #7
 8008cb2:	1ac2      	subs	r2, r0, r3
 8008cb4:	d0cc      	beq.n	8008c50 <_malloc_r+0x20>
 8008cb6:	1a1b      	subs	r3, r3, r0
 8008cb8:	50a3      	str	r3, [r4, r2]
 8008cba:	e7c9      	b.n	8008c50 <_malloc_r+0x20>
 8008cbc:	4622      	mov	r2, r4
 8008cbe:	6864      	ldr	r4, [r4, #4]
 8008cc0:	e7cc      	b.n	8008c5c <_malloc_r+0x2c>
 8008cc2:	1cc4      	adds	r4, r0, #3
 8008cc4:	f024 0403 	bic.w	r4, r4, #3
 8008cc8:	42a0      	cmp	r0, r4
 8008cca:	d0e3      	beq.n	8008c94 <_malloc_r+0x64>
 8008ccc:	1a21      	subs	r1, r4, r0
 8008cce:	4630      	mov	r0, r6
 8008cd0:	f000 f872 	bl	8008db8 <_sbrk_r>
 8008cd4:	3001      	adds	r0, #1
 8008cd6:	d1dd      	bne.n	8008c94 <_malloc_r+0x64>
 8008cd8:	e7cf      	b.n	8008c7a <_malloc_r+0x4a>
 8008cda:	bf00      	nop
 8008cdc:	2000d1b4 	.word	0x2000d1b4
 8008ce0:	2000d1b8 	.word	0x2000d1b8

08008ce4 <cleanup_glue>:
 8008ce4:	b538      	push	{r3, r4, r5, lr}
 8008ce6:	460c      	mov	r4, r1
 8008ce8:	6809      	ldr	r1, [r1, #0]
 8008cea:	4605      	mov	r5, r0
 8008cec:	b109      	cbz	r1, 8008cf2 <cleanup_glue+0xe>
 8008cee:	f7ff fff9 	bl	8008ce4 <cleanup_glue>
 8008cf2:	4621      	mov	r1, r4
 8008cf4:	4628      	mov	r0, r5
 8008cf6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008cfa:	f000 b8b3 	b.w	8008e64 <_free_r>
	...

08008d00 <_reclaim_reent>:
 8008d00:	4b2c      	ldr	r3, [pc, #176]	; (8008db4 <_reclaim_reent+0xb4>)
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	4283      	cmp	r3, r0
 8008d06:	b570      	push	{r4, r5, r6, lr}
 8008d08:	4604      	mov	r4, r0
 8008d0a:	d051      	beq.n	8008db0 <_reclaim_reent+0xb0>
 8008d0c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008d0e:	b143      	cbz	r3, 8008d22 <_reclaim_reent+0x22>
 8008d10:	68db      	ldr	r3, [r3, #12]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d14a      	bne.n	8008dac <_reclaim_reent+0xac>
 8008d16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008d18:	6819      	ldr	r1, [r3, #0]
 8008d1a:	b111      	cbz	r1, 8008d22 <_reclaim_reent+0x22>
 8008d1c:	4620      	mov	r0, r4
 8008d1e:	f000 f8a1 	bl	8008e64 <_free_r>
 8008d22:	6961      	ldr	r1, [r4, #20]
 8008d24:	b111      	cbz	r1, 8008d2c <_reclaim_reent+0x2c>
 8008d26:	4620      	mov	r0, r4
 8008d28:	f000 f89c 	bl	8008e64 <_free_r>
 8008d2c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008d2e:	b111      	cbz	r1, 8008d36 <_reclaim_reent+0x36>
 8008d30:	4620      	mov	r0, r4
 8008d32:	f000 f897 	bl	8008e64 <_free_r>
 8008d36:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008d38:	b111      	cbz	r1, 8008d40 <_reclaim_reent+0x40>
 8008d3a:	4620      	mov	r0, r4
 8008d3c:	f000 f892 	bl	8008e64 <_free_r>
 8008d40:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8008d42:	b111      	cbz	r1, 8008d4a <_reclaim_reent+0x4a>
 8008d44:	4620      	mov	r0, r4
 8008d46:	f000 f88d 	bl	8008e64 <_free_r>
 8008d4a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8008d4c:	b111      	cbz	r1, 8008d54 <_reclaim_reent+0x54>
 8008d4e:	4620      	mov	r0, r4
 8008d50:	f000 f888 	bl	8008e64 <_free_r>
 8008d54:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8008d56:	b111      	cbz	r1, 8008d5e <_reclaim_reent+0x5e>
 8008d58:	4620      	mov	r0, r4
 8008d5a:	f000 f883 	bl	8008e64 <_free_r>
 8008d5e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8008d60:	b111      	cbz	r1, 8008d68 <_reclaim_reent+0x68>
 8008d62:	4620      	mov	r0, r4
 8008d64:	f000 f87e 	bl	8008e64 <_free_r>
 8008d68:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008d6a:	b111      	cbz	r1, 8008d72 <_reclaim_reent+0x72>
 8008d6c:	4620      	mov	r0, r4
 8008d6e:	f000 f879 	bl	8008e64 <_free_r>
 8008d72:	69a3      	ldr	r3, [r4, #24]
 8008d74:	b1e3      	cbz	r3, 8008db0 <_reclaim_reent+0xb0>
 8008d76:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008d78:	4620      	mov	r0, r4
 8008d7a:	4798      	blx	r3
 8008d7c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8008d7e:	b1b9      	cbz	r1, 8008db0 <_reclaim_reent+0xb0>
 8008d80:	4620      	mov	r0, r4
 8008d82:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008d86:	f7ff bfad 	b.w	8008ce4 <cleanup_glue>
 8008d8a:	5949      	ldr	r1, [r1, r5]
 8008d8c:	b941      	cbnz	r1, 8008da0 <_reclaim_reent+0xa0>
 8008d8e:	3504      	adds	r5, #4
 8008d90:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008d92:	2d80      	cmp	r5, #128	; 0x80
 8008d94:	68d9      	ldr	r1, [r3, #12]
 8008d96:	d1f8      	bne.n	8008d8a <_reclaim_reent+0x8a>
 8008d98:	4620      	mov	r0, r4
 8008d9a:	f000 f863 	bl	8008e64 <_free_r>
 8008d9e:	e7ba      	b.n	8008d16 <_reclaim_reent+0x16>
 8008da0:	680e      	ldr	r6, [r1, #0]
 8008da2:	4620      	mov	r0, r4
 8008da4:	f000 f85e 	bl	8008e64 <_free_r>
 8008da8:	4631      	mov	r1, r6
 8008daa:	e7ef      	b.n	8008d8c <_reclaim_reent+0x8c>
 8008dac:	2500      	movs	r5, #0
 8008dae:	e7ef      	b.n	8008d90 <_reclaim_reent+0x90>
 8008db0:	bd70      	pop	{r4, r5, r6, pc}
 8008db2:	bf00      	nop
 8008db4:	20000030 	.word	0x20000030

08008db8 <_sbrk_r>:
 8008db8:	b538      	push	{r3, r4, r5, lr}
 8008dba:	4d06      	ldr	r5, [pc, #24]	; (8008dd4 <_sbrk_r+0x1c>)
 8008dbc:	2300      	movs	r3, #0
 8008dbe:	4604      	mov	r4, r0
 8008dc0:	4608      	mov	r0, r1
 8008dc2:	602b      	str	r3, [r5, #0]
 8008dc4:	f7f8 ffe8 	bl	8001d98 <_sbrk>
 8008dc8:	1c43      	adds	r3, r0, #1
 8008dca:	d102      	bne.n	8008dd2 <_sbrk_r+0x1a>
 8008dcc:	682b      	ldr	r3, [r5, #0]
 8008dce:	b103      	cbz	r3, 8008dd2 <_sbrk_r+0x1a>
 8008dd0:	6023      	str	r3, [r4, #0]
 8008dd2:	bd38      	pop	{r3, r4, r5, pc}
 8008dd4:	2000d3b8 	.word	0x2000d3b8

08008dd8 <_vsniprintf_r>:
 8008dd8:	b530      	push	{r4, r5, lr}
 8008dda:	1e14      	subs	r4, r2, #0
 8008ddc:	4605      	mov	r5, r0
 8008dde:	b09b      	sub	sp, #108	; 0x6c
 8008de0:	4618      	mov	r0, r3
 8008de2:	da05      	bge.n	8008df0 <_vsniprintf_r+0x18>
 8008de4:	238b      	movs	r3, #139	; 0x8b
 8008de6:	602b      	str	r3, [r5, #0]
 8008de8:	f04f 30ff 	mov.w	r0, #4294967295
 8008dec:	b01b      	add	sp, #108	; 0x6c
 8008dee:	bd30      	pop	{r4, r5, pc}
 8008df0:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008df4:	f8ad 300c 	strh.w	r3, [sp, #12]
 8008df8:	bf14      	ite	ne
 8008dfa:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008dfe:	4623      	moveq	r3, r4
 8008e00:	9302      	str	r3, [sp, #8]
 8008e02:	9305      	str	r3, [sp, #20]
 8008e04:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008e08:	9100      	str	r1, [sp, #0]
 8008e0a:	9104      	str	r1, [sp, #16]
 8008e0c:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008e10:	4602      	mov	r2, r0
 8008e12:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008e14:	4669      	mov	r1, sp
 8008e16:	4628      	mov	r0, r5
 8008e18:	f000 f8d0 	bl	8008fbc <_svfiprintf_r>
 8008e1c:	1c43      	adds	r3, r0, #1
 8008e1e:	bfbc      	itt	lt
 8008e20:	238b      	movlt	r3, #139	; 0x8b
 8008e22:	602b      	strlt	r3, [r5, #0]
 8008e24:	2c00      	cmp	r4, #0
 8008e26:	d0e1      	beq.n	8008dec <_vsniprintf_r+0x14>
 8008e28:	9b00      	ldr	r3, [sp, #0]
 8008e2a:	2200      	movs	r2, #0
 8008e2c:	701a      	strb	r2, [r3, #0]
 8008e2e:	e7dd      	b.n	8008dec <_vsniprintf_r+0x14>

08008e30 <vsniprintf>:
 8008e30:	b507      	push	{r0, r1, r2, lr}
 8008e32:	9300      	str	r3, [sp, #0]
 8008e34:	4613      	mov	r3, r2
 8008e36:	460a      	mov	r2, r1
 8008e38:	4601      	mov	r1, r0
 8008e3a:	4803      	ldr	r0, [pc, #12]	; (8008e48 <vsniprintf+0x18>)
 8008e3c:	6800      	ldr	r0, [r0, #0]
 8008e3e:	f7ff ffcb 	bl	8008dd8 <_vsniprintf_r>
 8008e42:	b003      	add	sp, #12
 8008e44:	f85d fb04 	ldr.w	pc, [sp], #4
 8008e48:	20000030 	.word	0x20000030

08008e4c <__malloc_lock>:
 8008e4c:	4801      	ldr	r0, [pc, #4]	; (8008e54 <__malloc_lock+0x8>)
 8008e4e:	f7ff bed7 	b.w	8008c00 <__retarget_lock_acquire_recursive>
 8008e52:	bf00      	nop
 8008e54:	2000d3b0 	.word	0x2000d3b0

08008e58 <__malloc_unlock>:
 8008e58:	4801      	ldr	r0, [pc, #4]	; (8008e60 <__malloc_unlock+0x8>)
 8008e5a:	f7ff bed2 	b.w	8008c02 <__retarget_lock_release_recursive>
 8008e5e:	bf00      	nop
 8008e60:	2000d3b0 	.word	0x2000d3b0

08008e64 <_free_r>:
 8008e64:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008e66:	2900      	cmp	r1, #0
 8008e68:	d048      	beq.n	8008efc <_free_r+0x98>
 8008e6a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e6e:	9001      	str	r0, [sp, #4]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	f1a1 0404 	sub.w	r4, r1, #4
 8008e76:	bfb8      	it	lt
 8008e78:	18e4      	addlt	r4, r4, r3
 8008e7a:	f7ff ffe7 	bl	8008e4c <__malloc_lock>
 8008e7e:	4a20      	ldr	r2, [pc, #128]	; (8008f00 <_free_r+0x9c>)
 8008e80:	9801      	ldr	r0, [sp, #4]
 8008e82:	6813      	ldr	r3, [r2, #0]
 8008e84:	4615      	mov	r5, r2
 8008e86:	b933      	cbnz	r3, 8008e96 <_free_r+0x32>
 8008e88:	6063      	str	r3, [r4, #4]
 8008e8a:	6014      	str	r4, [r2, #0]
 8008e8c:	b003      	add	sp, #12
 8008e8e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008e92:	f7ff bfe1 	b.w	8008e58 <__malloc_unlock>
 8008e96:	42a3      	cmp	r3, r4
 8008e98:	d90b      	bls.n	8008eb2 <_free_r+0x4e>
 8008e9a:	6821      	ldr	r1, [r4, #0]
 8008e9c:	1862      	adds	r2, r4, r1
 8008e9e:	4293      	cmp	r3, r2
 8008ea0:	bf04      	itt	eq
 8008ea2:	681a      	ldreq	r2, [r3, #0]
 8008ea4:	685b      	ldreq	r3, [r3, #4]
 8008ea6:	6063      	str	r3, [r4, #4]
 8008ea8:	bf04      	itt	eq
 8008eaa:	1852      	addeq	r2, r2, r1
 8008eac:	6022      	streq	r2, [r4, #0]
 8008eae:	602c      	str	r4, [r5, #0]
 8008eb0:	e7ec      	b.n	8008e8c <_free_r+0x28>
 8008eb2:	461a      	mov	r2, r3
 8008eb4:	685b      	ldr	r3, [r3, #4]
 8008eb6:	b10b      	cbz	r3, 8008ebc <_free_r+0x58>
 8008eb8:	42a3      	cmp	r3, r4
 8008eba:	d9fa      	bls.n	8008eb2 <_free_r+0x4e>
 8008ebc:	6811      	ldr	r1, [r2, #0]
 8008ebe:	1855      	adds	r5, r2, r1
 8008ec0:	42a5      	cmp	r5, r4
 8008ec2:	d10b      	bne.n	8008edc <_free_r+0x78>
 8008ec4:	6824      	ldr	r4, [r4, #0]
 8008ec6:	4421      	add	r1, r4
 8008ec8:	1854      	adds	r4, r2, r1
 8008eca:	42a3      	cmp	r3, r4
 8008ecc:	6011      	str	r1, [r2, #0]
 8008ece:	d1dd      	bne.n	8008e8c <_free_r+0x28>
 8008ed0:	681c      	ldr	r4, [r3, #0]
 8008ed2:	685b      	ldr	r3, [r3, #4]
 8008ed4:	6053      	str	r3, [r2, #4]
 8008ed6:	4421      	add	r1, r4
 8008ed8:	6011      	str	r1, [r2, #0]
 8008eda:	e7d7      	b.n	8008e8c <_free_r+0x28>
 8008edc:	d902      	bls.n	8008ee4 <_free_r+0x80>
 8008ede:	230c      	movs	r3, #12
 8008ee0:	6003      	str	r3, [r0, #0]
 8008ee2:	e7d3      	b.n	8008e8c <_free_r+0x28>
 8008ee4:	6825      	ldr	r5, [r4, #0]
 8008ee6:	1961      	adds	r1, r4, r5
 8008ee8:	428b      	cmp	r3, r1
 8008eea:	bf04      	itt	eq
 8008eec:	6819      	ldreq	r1, [r3, #0]
 8008eee:	685b      	ldreq	r3, [r3, #4]
 8008ef0:	6063      	str	r3, [r4, #4]
 8008ef2:	bf04      	itt	eq
 8008ef4:	1949      	addeq	r1, r1, r5
 8008ef6:	6021      	streq	r1, [r4, #0]
 8008ef8:	6054      	str	r4, [r2, #4]
 8008efa:	e7c7      	b.n	8008e8c <_free_r+0x28>
 8008efc:	b003      	add	sp, #12
 8008efe:	bd30      	pop	{r4, r5, pc}
 8008f00:	2000d1b4 	.word	0x2000d1b4

08008f04 <__ssputs_r>:
 8008f04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f08:	688e      	ldr	r6, [r1, #8]
 8008f0a:	429e      	cmp	r6, r3
 8008f0c:	4682      	mov	sl, r0
 8008f0e:	460c      	mov	r4, r1
 8008f10:	4690      	mov	r8, r2
 8008f12:	461f      	mov	r7, r3
 8008f14:	d838      	bhi.n	8008f88 <__ssputs_r+0x84>
 8008f16:	898a      	ldrh	r2, [r1, #12]
 8008f18:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008f1c:	d032      	beq.n	8008f84 <__ssputs_r+0x80>
 8008f1e:	6825      	ldr	r5, [r4, #0]
 8008f20:	6909      	ldr	r1, [r1, #16]
 8008f22:	eba5 0901 	sub.w	r9, r5, r1
 8008f26:	6965      	ldr	r5, [r4, #20]
 8008f28:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008f2c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008f30:	3301      	adds	r3, #1
 8008f32:	444b      	add	r3, r9
 8008f34:	106d      	asrs	r5, r5, #1
 8008f36:	429d      	cmp	r5, r3
 8008f38:	bf38      	it	cc
 8008f3a:	461d      	movcc	r5, r3
 8008f3c:	0553      	lsls	r3, r2, #21
 8008f3e:	d531      	bpl.n	8008fa4 <__ssputs_r+0xa0>
 8008f40:	4629      	mov	r1, r5
 8008f42:	f7ff fe75 	bl	8008c30 <_malloc_r>
 8008f46:	4606      	mov	r6, r0
 8008f48:	b950      	cbnz	r0, 8008f60 <__ssputs_r+0x5c>
 8008f4a:	230c      	movs	r3, #12
 8008f4c:	f8ca 3000 	str.w	r3, [sl]
 8008f50:	89a3      	ldrh	r3, [r4, #12]
 8008f52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f56:	81a3      	strh	r3, [r4, #12]
 8008f58:	f04f 30ff 	mov.w	r0, #4294967295
 8008f5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f60:	6921      	ldr	r1, [r4, #16]
 8008f62:	464a      	mov	r2, r9
 8008f64:	f7ff fe4e 	bl	8008c04 <memcpy>
 8008f68:	89a3      	ldrh	r3, [r4, #12]
 8008f6a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008f6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008f72:	81a3      	strh	r3, [r4, #12]
 8008f74:	6126      	str	r6, [r4, #16]
 8008f76:	6165      	str	r5, [r4, #20]
 8008f78:	444e      	add	r6, r9
 8008f7a:	eba5 0509 	sub.w	r5, r5, r9
 8008f7e:	6026      	str	r6, [r4, #0]
 8008f80:	60a5      	str	r5, [r4, #8]
 8008f82:	463e      	mov	r6, r7
 8008f84:	42be      	cmp	r6, r7
 8008f86:	d900      	bls.n	8008f8a <__ssputs_r+0x86>
 8008f88:	463e      	mov	r6, r7
 8008f8a:	4632      	mov	r2, r6
 8008f8c:	6820      	ldr	r0, [r4, #0]
 8008f8e:	4641      	mov	r1, r8
 8008f90:	f000 faa8 	bl	80094e4 <memmove>
 8008f94:	68a3      	ldr	r3, [r4, #8]
 8008f96:	6822      	ldr	r2, [r4, #0]
 8008f98:	1b9b      	subs	r3, r3, r6
 8008f9a:	4432      	add	r2, r6
 8008f9c:	60a3      	str	r3, [r4, #8]
 8008f9e:	6022      	str	r2, [r4, #0]
 8008fa0:	2000      	movs	r0, #0
 8008fa2:	e7db      	b.n	8008f5c <__ssputs_r+0x58>
 8008fa4:	462a      	mov	r2, r5
 8008fa6:	f000 fab7 	bl	8009518 <_realloc_r>
 8008faa:	4606      	mov	r6, r0
 8008fac:	2800      	cmp	r0, #0
 8008fae:	d1e1      	bne.n	8008f74 <__ssputs_r+0x70>
 8008fb0:	6921      	ldr	r1, [r4, #16]
 8008fb2:	4650      	mov	r0, sl
 8008fb4:	f7ff ff56 	bl	8008e64 <_free_r>
 8008fb8:	e7c7      	b.n	8008f4a <__ssputs_r+0x46>
	...

08008fbc <_svfiprintf_r>:
 8008fbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fc0:	4698      	mov	r8, r3
 8008fc2:	898b      	ldrh	r3, [r1, #12]
 8008fc4:	061b      	lsls	r3, r3, #24
 8008fc6:	b09d      	sub	sp, #116	; 0x74
 8008fc8:	4607      	mov	r7, r0
 8008fca:	460d      	mov	r5, r1
 8008fcc:	4614      	mov	r4, r2
 8008fce:	d50e      	bpl.n	8008fee <_svfiprintf_r+0x32>
 8008fd0:	690b      	ldr	r3, [r1, #16]
 8008fd2:	b963      	cbnz	r3, 8008fee <_svfiprintf_r+0x32>
 8008fd4:	2140      	movs	r1, #64	; 0x40
 8008fd6:	f7ff fe2b 	bl	8008c30 <_malloc_r>
 8008fda:	6028      	str	r0, [r5, #0]
 8008fdc:	6128      	str	r0, [r5, #16]
 8008fde:	b920      	cbnz	r0, 8008fea <_svfiprintf_r+0x2e>
 8008fe0:	230c      	movs	r3, #12
 8008fe2:	603b      	str	r3, [r7, #0]
 8008fe4:	f04f 30ff 	mov.w	r0, #4294967295
 8008fe8:	e0d1      	b.n	800918e <_svfiprintf_r+0x1d2>
 8008fea:	2340      	movs	r3, #64	; 0x40
 8008fec:	616b      	str	r3, [r5, #20]
 8008fee:	2300      	movs	r3, #0
 8008ff0:	9309      	str	r3, [sp, #36]	; 0x24
 8008ff2:	2320      	movs	r3, #32
 8008ff4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008ff8:	f8cd 800c 	str.w	r8, [sp, #12]
 8008ffc:	2330      	movs	r3, #48	; 0x30
 8008ffe:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80091a8 <_svfiprintf_r+0x1ec>
 8009002:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009006:	f04f 0901 	mov.w	r9, #1
 800900a:	4623      	mov	r3, r4
 800900c:	469a      	mov	sl, r3
 800900e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009012:	b10a      	cbz	r2, 8009018 <_svfiprintf_r+0x5c>
 8009014:	2a25      	cmp	r2, #37	; 0x25
 8009016:	d1f9      	bne.n	800900c <_svfiprintf_r+0x50>
 8009018:	ebba 0b04 	subs.w	fp, sl, r4
 800901c:	d00b      	beq.n	8009036 <_svfiprintf_r+0x7a>
 800901e:	465b      	mov	r3, fp
 8009020:	4622      	mov	r2, r4
 8009022:	4629      	mov	r1, r5
 8009024:	4638      	mov	r0, r7
 8009026:	f7ff ff6d 	bl	8008f04 <__ssputs_r>
 800902a:	3001      	adds	r0, #1
 800902c:	f000 80aa 	beq.w	8009184 <_svfiprintf_r+0x1c8>
 8009030:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009032:	445a      	add	r2, fp
 8009034:	9209      	str	r2, [sp, #36]	; 0x24
 8009036:	f89a 3000 	ldrb.w	r3, [sl]
 800903a:	2b00      	cmp	r3, #0
 800903c:	f000 80a2 	beq.w	8009184 <_svfiprintf_r+0x1c8>
 8009040:	2300      	movs	r3, #0
 8009042:	f04f 32ff 	mov.w	r2, #4294967295
 8009046:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800904a:	f10a 0a01 	add.w	sl, sl, #1
 800904e:	9304      	str	r3, [sp, #16]
 8009050:	9307      	str	r3, [sp, #28]
 8009052:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009056:	931a      	str	r3, [sp, #104]	; 0x68
 8009058:	4654      	mov	r4, sl
 800905a:	2205      	movs	r2, #5
 800905c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009060:	4851      	ldr	r0, [pc, #324]	; (80091a8 <_svfiprintf_r+0x1ec>)
 8009062:	f7f7 f8bd 	bl	80001e0 <memchr>
 8009066:	9a04      	ldr	r2, [sp, #16]
 8009068:	b9d8      	cbnz	r0, 80090a2 <_svfiprintf_r+0xe6>
 800906a:	06d0      	lsls	r0, r2, #27
 800906c:	bf44      	itt	mi
 800906e:	2320      	movmi	r3, #32
 8009070:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009074:	0711      	lsls	r1, r2, #28
 8009076:	bf44      	itt	mi
 8009078:	232b      	movmi	r3, #43	; 0x2b
 800907a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800907e:	f89a 3000 	ldrb.w	r3, [sl]
 8009082:	2b2a      	cmp	r3, #42	; 0x2a
 8009084:	d015      	beq.n	80090b2 <_svfiprintf_r+0xf6>
 8009086:	9a07      	ldr	r2, [sp, #28]
 8009088:	4654      	mov	r4, sl
 800908a:	2000      	movs	r0, #0
 800908c:	f04f 0c0a 	mov.w	ip, #10
 8009090:	4621      	mov	r1, r4
 8009092:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009096:	3b30      	subs	r3, #48	; 0x30
 8009098:	2b09      	cmp	r3, #9
 800909a:	d94e      	bls.n	800913a <_svfiprintf_r+0x17e>
 800909c:	b1b0      	cbz	r0, 80090cc <_svfiprintf_r+0x110>
 800909e:	9207      	str	r2, [sp, #28]
 80090a0:	e014      	b.n	80090cc <_svfiprintf_r+0x110>
 80090a2:	eba0 0308 	sub.w	r3, r0, r8
 80090a6:	fa09 f303 	lsl.w	r3, r9, r3
 80090aa:	4313      	orrs	r3, r2
 80090ac:	9304      	str	r3, [sp, #16]
 80090ae:	46a2      	mov	sl, r4
 80090b0:	e7d2      	b.n	8009058 <_svfiprintf_r+0x9c>
 80090b2:	9b03      	ldr	r3, [sp, #12]
 80090b4:	1d19      	adds	r1, r3, #4
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	9103      	str	r1, [sp, #12]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	bfbb      	ittet	lt
 80090be:	425b      	neglt	r3, r3
 80090c0:	f042 0202 	orrlt.w	r2, r2, #2
 80090c4:	9307      	strge	r3, [sp, #28]
 80090c6:	9307      	strlt	r3, [sp, #28]
 80090c8:	bfb8      	it	lt
 80090ca:	9204      	strlt	r2, [sp, #16]
 80090cc:	7823      	ldrb	r3, [r4, #0]
 80090ce:	2b2e      	cmp	r3, #46	; 0x2e
 80090d0:	d10c      	bne.n	80090ec <_svfiprintf_r+0x130>
 80090d2:	7863      	ldrb	r3, [r4, #1]
 80090d4:	2b2a      	cmp	r3, #42	; 0x2a
 80090d6:	d135      	bne.n	8009144 <_svfiprintf_r+0x188>
 80090d8:	9b03      	ldr	r3, [sp, #12]
 80090da:	1d1a      	adds	r2, r3, #4
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	9203      	str	r2, [sp, #12]
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	bfb8      	it	lt
 80090e4:	f04f 33ff 	movlt.w	r3, #4294967295
 80090e8:	3402      	adds	r4, #2
 80090ea:	9305      	str	r3, [sp, #20]
 80090ec:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80091b8 <_svfiprintf_r+0x1fc>
 80090f0:	7821      	ldrb	r1, [r4, #0]
 80090f2:	2203      	movs	r2, #3
 80090f4:	4650      	mov	r0, sl
 80090f6:	f7f7 f873 	bl	80001e0 <memchr>
 80090fa:	b140      	cbz	r0, 800910e <_svfiprintf_r+0x152>
 80090fc:	2340      	movs	r3, #64	; 0x40
 80090fe:	eba0 000a 	sub.w	r0, r0, sl
 8009102:	fa03 f000 	lsl.w	r0, r3, r0
 8009106:	9b04      	ldr	r3, [sp, #16]
 8009108:	4303      	orrs	r3, r0
 800910a:	3401      	adds	r4, #1
 800910c:	9304      	str	r3, [sp, #16]
 800910e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009112:	4826      	ldr	r0, [pc, #152]	; (80091ac <_svfiprintf_r+0x1f0>)
 8009114:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009118:	2206      	movs	r2, #6
 800911a:	f7f7 f861 	bl	80001e0 <memchr>
 800911e:	2800      	cmp	r0, #0
 8009120:	d038      	beq.n	8009194 <_svfiprintf_r+0x1d8>
 8009122:	4b23      	ldr	r3, [pc, #140]	; (80091b0 <_svfiprintf_r+0x1f4>)
 8009124:	bb1b      	cbnz	r3, 800916e <_svfiprintf_r+0x1b2>
 8009126:	9b03      	ldr	r3, [sp, #12]
 8009128:	3307      	adds	r3, #7
 800912a:	f023 0307 	bic.w	r3, r3, #7
 800912e:	3308      	adds	r3, #8
 8009130:	9303      	str	r3, [sp, #12]
 8009132:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009134:	4433      	add	r3, r6
 8009136:	9309      	str	r3, [sp, #36]	; 0x24
 8009138:	e767      	b.n	800900a <_svfiprintf_r+0x4e>
 800913a:	fb0c 3202 	mla	r2, ip, r2, r3
 800913e:	460c      	mov	r4, r1
 8009140:	2001      	movs	r0, #1
 8009142:	e7a5      	b.n	8009090 <_svfiprintf_r+0xd4>
 8009144:	2300      	movs	r3, #0
 8009146:	3401      	adds	r4, #1
 8009148:	9305      	str	r3, [sp, #20]
 800914a:	4619      	mov	r1, r3
 800914c:	f04f 0c0a 	mov.w	ip, #10
 8009150:	4620      	mov	r0, r4
 8009152:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009156:	3a30      	subs	r2, #48	; 0x30
 8009158:	2a09      	cmp	r2, #9
 800915a:	d903      	bls.n	8009164 <_svfiprintf_r+0x1a8>
 800915c:	2b00      	cmp	r3, #0
 800915e:	d0c5      	beq.n	80090ec <_svfiprintf_r+0x130>
 8009160:	9105      	str	r1, [sp, #20]
 8009162:	e7c3      	b.n	80090ec <_svfiprintf_r+0x130>
 8009164:	fb0c 2101 	mla	r1, ip, r1, r2
 8009168:	4604      	mov	r4, r0
 800916a:	2301      	movs	r3, #1
 800916c:	e7f0      	b.n	8009150 <_svfiprintf_r+0x194>
 800916e:	ab03      	add	r3, sp, #12
 8009170:	9300      	str	r3, [sp, #0]
 8009172:	462a      	mov	r2, r5
 8009174:	4b0f      	ldr	r3, [pc, #60]	; (80091b4 <_svfiprintf_r+0x1f8>)
 8009176:	a904      	add	r1, sp, #16
 8009178:	4638      	mov	r0, r7
 800917a:	f3af 8000 	nop.w
 800917e:	1c42      	adds	r2, r0, #1
 8009180:	4606      	mov	r6, r0
 8009182:	d1d6      	bne.n	8009132 <_svfiprintf_r+0x176>
 8009184:	89ab      	ldrh	r3, [r5, #12]
 8009186:	065b      	lsls	r3, r3, #25
 8009188:	f53f af2c 	bmi.w	8008fe4 <_svfiprintf_r+0x28>
 800918c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800918e:	b01d      	add	sp, #116	; 0x74
 8009190:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009194:	ab03      	add	r3, sp, #12
 8009196:	9300      	str	r3, [sp, #0]
 8009198:	462a      	mov	r2, r5
 800919a:	4b06      	ldr	r3, [pc, #24]	; (80091b4 <_svfiprintf_r+0x1f8>)
 800919c:	a904      	add	r1, sp, #16
 800919e:	4638      	mov	r0, r7
 80091a0:	f000 f87a 	bl	8009298 <_printf_i>
 80091a4:	e7eb      	b.n	800917e <_svfiprintf_r+0x1c2>
 80091a6:	bf00      	nop
 80091a8:	0800bfd0 	.word	0x0800bfd0
 80091ac:	0800bfda 	.word	0x0800bfda
 80091b0:	00000000 	.word	0x00000000
 80091b4:	08008f05 	.word	0x08008f05
 80091b8:	0800bfd6 	.word	0x0800bfd6

080091bc <_printf_common>:
 80091bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091c0:	4616      	mov	r6, r2
 80091c2:	4699      	mov	r9, r3
 80091c4:	688a      	ldr	r2, [r1, #8]
 80091c6:	690b      	ldr	r3, [r1, #16]
 80091c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80091cc:	4293      	cmp	r3, r2
 80091ce:	bfb8      	it	lt
 80091d0:	4613      	movlt	r3, r2
 80091d2:	6033      	str	r3, [r6, #0]
 80091d4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80091d8:	4607      	mov	r7, r0
 80091da:	460c      	mov	r4, r1
 80091dc:	b10a      	cbz	r2, 80091e2 <_printf_common+0x26>
 80091de:	3301      	adds	r3, #1
 80091e0:	6033      	str	r3, [r6, #0]
 80091e2:	6823      	ldr	r3, [r4, #0]
 80091e4:	0699      	lsls	r1, r3, #26
 80091e6:	bf42      	ittt	mi
 80091e8:	6833      	ldrmi	r3, [r6, #0]
 80091ea:	3302      	addmi	r3, #2
 80091ec:	6033      	strmi	r3, [r6, #0]
 80091ee:	6825      	ldr	r5, [r4, #0]
 80091f0:	f015 0506 	ands.w	r5, r5, #6
 80091f4:	d106      	bne.n	8009204 <_printf_common+0x48>
 80091f6:	f104 0a19 	add.w	sl, r4, #25
 80091fa:	68e3      	ldr	r3, [r4, #12]
 80091fc:	6832      	ldr	r2, [r6, #0]
 80091fe:	1a9b      	subs	r3, r3, r2
 8009200:	42ab      	cmp	r3, r5
 8009202:	dc26      	bgt.n	8009252 <_printf_common+0x96>
 8009204:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009208:	1e13      	subs	r3, r2, #0
 800920a:	6822      	ldr	r2, [r4, #0]
 800920c:	bf18      	it	ne
 800920e:	2301      	movne	r3, #1
 8009210:	0692      	lsls	r2, r2, #26
 8009212:	d42b      	bmi.n	800926c <_printf_common+0xb0>
 8009214:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009218:	4649      	mov	r1, r9
 800921a:	4638      	mov	r0, r7
 800921c:	47c0      	blx	r8
 800921e:	3001      	adds	r0, #1
 8009220:	d01e      	beq.n	8009260 <_printf_common+0xa4>
 8009222:	6823      	ldr	r3, [r4, #0]
 8009224:	68e5      	ldr	r5, [r4, #12]
 8009226:	6832      	ldr	r2, [r6, #0]
 8009228:	f003 0306 	and.w	r3, r3, #6
 800922c:	2b04      	cmp	r3, #4
 800922e:	bf08      	it	eq
 8009230:	1aad      	subeq	r5, r5, r2
 8009232:	68a3      	ldr	r3, [r4, #8]
 8009234:	6922      	ldr	r2, [r4, #16]
 8009236:	bf0c      	ite	eq
 8009238:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800923c:	2500      	movne	r5, #0
 800923e:	4293      	cmp	r3, r2
 8009240:	bfc4      	itt	gt
 8009242:	1a9b      	subgt	r3, r3, r2
 8009244:	18ed      	addgt	r5, r5, r3
 8009246:	2600      	movs	r6, #0
 8009248:	341a      	adds	r4, #26
 800924a:	42b5      	cmp	r5, r6
 800924c:	d11a      	bne.n	8009284 <_printf_common+0xc8>
 800924e:	2000      	movs	r0, #0
 8009250:	e008      	b.n	8009264 <_printf_common+0xa8>
 8009252:	2301      	movs	r3, #1
 8009254:	4652      	mov	r2, sl
 8009256:	4649      	mov	r1, r9
 8009258:	4638      	mov	r0, r7
 800925a:	47c0      	blx	r8
 800925c:	3001      	adds	r0, #1
 800925e:	d103      	bne.n	8009268 <_printf_common+0xac>
 8009260:	f04f 30ff 	mov.w	r0, #4294967295
 8009264:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009268:	3501      	adds	r5, #1
 800926a:	e7c6      	b.n	80091fa <_printf_common+0x3e>
 800926c:	18e1      	adds	r1, r4, r3
 800926e:	1c5a      	adds	r2, r3, #1
 8009270:	2030      	movs	r0, #48	; 0x30
 8009272:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009276:	4422      	add	r2, r4
 8009278:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800927c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009280:	3302      	adds	r3, #2
 8009282:	e7c7      	b.n	8009214 <_printf_common+0x58>
 8009284:	2301      	movs	r3, #1
 8009286:	4622      	mov	r2, r4
 8009288:	4649      	mov	r1, r9
 800928a:	4638      	mov	r0, r7
 800928c:	47c0      	blx	r8
 800928e:	3001      	adds	r0, #1
 8009290:	d0e6      	beq.n	8009260 <_printf_common+0xa4>
 8009292:	3601      	adds	r6, #1
 8009294:	e7d9      	b.n	800924a <_printf_common+0x8e>
	...

08009298 <_printf_i>:
 8009298:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800929c:	460c      	mov	r4, r1
 800929e:	4691      	mov	r9, r2
 80092a0:	7e27      	ldrb	r7, [r4, #24]
 80092a2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80092a4:	2f78      	cmp	r7, #120	; 0x78
 80092a6:	4680      	mov	r8, r0
 80092a8:	469a      	mov	sl, r3
 80092aa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80092ae:	d807      	bhi.n	80092c0 <_printf_i+0x28>
 80092b0:	2f62      	cmp	r7, #98	; 0x62
 80092b2:	d80a      	bhi.n	80092ca <_printf_i+0x32>
 80092b4:	2f00      	cmp	r7, #0
 80092b6:	f000 80d8 	beq.w	800946a <_printf_i+0x1d2>
 80092ba:	2f58      	cmp	r7, #88	; 0x58
 80092bc:	f000 80a3 	beq.w	8009406 <_printf_i+0x16e>
 80092c0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80092c4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80092c8:	e03a      	b.n	8009340 <_printf_i+0xa8>
 80092ca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80092ce:	2b15      	cmp	r3, #21
 80092d0:	d8f6      	bhi.n	80092c0 <_printf_i+0x28>
 80092d2:	a001      	add	r0, pc, #4	; (adr r0, 80092d8 <_printf_i+0x40>)
 80092d4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80092d8:	08009331 	.word	0x08009331
 80092dc:	08009345 	.word	0x08009345
 80092e0:	080092c1 	.word	0x080092c1
 80092e4:	080092c1 	.word	0x080092c1
 80092e8:	080092c1 	.word	0x080092c1
 80092ec:	080092c1 	.word	0x080092c1
 80092f0:	08009345 	.word	0x08009345
 80092f4:	080092c1 	.word	0x080092c1
 80092f8:	080092c1 	.word	0x080092c1
 80092fc:	080092c1 	.word	0x080092c1
 8009300:	080092c1 	.word	0x080092c1
 8009304:	08009451 	.word	0x08009451
 8009308:	08009375 	.word	0x08009375
 800930c:	08009433 	.word	0x08009433
 8009310:	080092c1 	.word	0x080092c1
 8009314:	080092c1 	.word	0x080092c1
 8009318:	08009473 	.word	0x08009473
 800931c:	080092c1 	.word	0x080092c1
 8009320:	08009375 	.word	0x08009375
 8009324:	080092c1 	.word	0x080092c1
 8009328:	080092c1 	.word	0x080092c1
 800932c:	0800943b 	.word	0x0800943b
 8009330:	680b      	ldr	r3, [r1, #0]
 8009332:	1d1a      	adds	r2, r3, #4
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	600a      	str	r2, [r1, #0]
 8009338:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800933c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009340:	2301      	movs	r3, #1
 8009342:	e0a3      	b.n	800948c <_printf_i+0x1f4>
 8009344:	6825      	ldr	r5, [r4, #0]
 8009346:	6808      	ldr	r0, [r1, #0]
 8009348:	062e      	lsls	r6, r5, #24
 800934a:	f100 0304 	add.w	r3, r0, #4
 800934e:	d50a      	bpl.n	8009366 <_printf_i+0xce>
 8009350:	6805      	ldr	r5, [r0, #0]
 8009352:	600b      	str	r3, [r1, #0]
 8009354:	2d00      	cmp	r5, #0
 8009356:	da03      	bge.n	8009360 <_printf_i+0xc8>
 8009358:	232d      	movs	r3, #45	; 0x2d
 800935a:	426d      	negs	r5, r5
 800935c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009360:	485e      	ldr	r0, [pc, #376]	; (80094dc <_printf_i+0x244>)
 8009362:	230a      	movs	r3, #10
 8009364:	e019      	b.n	800939a <_printf_i+0x102>
 8009366:	f015 0f40 	tst.w	r5, #64	; 0x40
 800936a:	6805      	ldr	r5, [r0, #0]
 800936c:	600b      	str	r3, [r1, #0]
 800936e:	bf18      	it	ne
 8009370:	b22d      	sxthne	r5, r5
 8009372:	e7ef      	b.n	8009354 <_printf_i+0xbc>
 8009374:	680b      	ldr	r3, [r1, #0]
 8009376:	6825      	ldr	r5, [r4, #0]
 8009378:	1d18      	adds	r0, r3, #4
 800937a:	6008      	str	r0, [r1, #0]
 800937c:	0628      	lsls	r0, r5, #24
 800937e:	d501      	bpl.n	8009384 <_printf_i+0xec>
 8009380:	681d      	ldr	r5, [r3, #0]
 8009382:	e002      	b.n	800938a <_printf_i+0xf2>
 8009384:	0669      	lsls	r1, r5, #25
 8009386:	d5fb      	bpl.n	8009380 <_printf_i+0xe8>
 8009388:	881d      	ldrh	r5, [r3, #0]
 800938a:	4854      	ldr	r0, [pc, #336]	; (80094dc <_printf_i+0x244>)
 800938c:	2f6f      	cmp	r7, #111	; 0x6f
 800938e:	bf0c      	ite	eq
 8009390:	2308      	moveq	r3, #8
 8009392:	230a      	movne	r3, #10
 8009394:	2100      	movs	r1, #0
 8009396:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800939a:	6866      	ldr	r6, [r4, #4]
 800939c:	60a6      	str	r6, [r4, #8]
 800939e:	2e00      	cmp	r6, #0
 80093a0:	bfa2      	ittt	ge
 80093a2:	6821      	ldrge	r1, [r4, #0]
 80093a4:	f021 0104 	bicge.w	r1, r1, #4
 80093a8:	6021      	strge	r1, [r4, #0]
 80093aa:	b90d      	cbnz	r5, 80093b0 <_printf_i+0x118>
 80093ac:	2e00      	cmp	r6, #0
 80093ae:	d04d      	beq.n	800944c <_printf_i+0x1b4>
 80093b0:	4616      	mov	r6, r2
 80093b2:	fbb5 f1f3 	udiv	r1, r5, r3
 80093b6:	fb03 5711 	mls	r7, r3, r1, r5
 80093ba:	5dc7      	ldrb	r7, [r0, r7]
 80093bc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80093c0:	462f      	mov	r7, r5
 80093c2:	42bb      	cmp	r3, r7
 80093c4:	460d      	mov	r5, r1
 80093c6:	d9f4      	bls.n	80093b2 <_printf_i+0x11a>
 80093c8:	2b08      	cmp	r3, #8
 80093ca:	d10b      	bne.n	80093e4 <_printf_i+0x14c>
 80093cc:	6823      	ldr	r3, [r4, #0]
 80093ce:	07df      	lsls	r7, r3, #31
 80093d0:	d508      	bpl.n	80093e4 <_printf_i+0x14c>
 80093d2:	6923      	ldr	r3, [r4, #16]
 80093d4:	6861      	ldr	r1, [r4, #4]
 80093d6:	4299      	cmp	r1, r3
 80093d8:	bfde      	ittt	le
 80093da:	2330      	movle	r3, #48	; 0x30
 80093dc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80093e0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80093e4:	1b92      	subs	r2, r2, r6
 80093e6:	6122      	str	r2, [r4, #16]
 80093e8:	f8cd a000 	str.w	sl, [sp]
 80093ec:	464b      	mov	r3, r9
 80093ee:	aa03      	add	r2, sp, #12
 80093f0:	4621      	mov	r1, r4
 80093f2:	4640      	mov	r0, r8
 80093f4:	f7ff fee2 	bl	80091bc <_printf_common>
 80093f8:	3001      	adds	r0, #1
 80093fa:	d14c      	bne.n	8009496 <_printf_i+0x1fe>
 80093fc:	f04f 30ff 	mov.w	r0, #4294967295
 8009400:	b004      	add	sp, #16
 8009402:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009406:	4835      	ldr	r0, [pc, #212]	; (80094dc <_printf_i+0x244>)
 8009408:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800940c:	6823      	ldr	r3, [r4, #0]
 800940e:	680e      	ldr	r6, [r1, #0]
 8009410:	061f      	lsls	r7, r3, #24
 8009412:	f856 5b04 	ldr.w	r5, [r6], #4
 8009416:	600e      	str	r6, [r1, #0]
 8009418:	d514      	bpl.n	8009444 <_printf_i+0x1ac>
 800941a:	07d9      	lsls	r1, r3, #31
 800941c:	bf44      	itt	mi
 800941e:	f043 0320 	orrmi.w	r3, r3, #32
 8009422:	6023      	strmi	r3, [r4, #0]
 8009424:	b91d      	cbnz	r5, 800942e <_printf_i+0x196>
 8009426:	6823      	ldr	r3, [r4, #0]
 8009428:	f023 0320 	bic.w	r3, r3, #32
 800942c:	6023      	str	r3, [r4, #0]
 800942e:	2310      	movs	r3, #16
 8009430:	e7b0      	b.n	8009394 <_printf_i+0xfc>
 8009432:	6823      	ldr	r3, [r4, #0]
 8009434:	f043 0320 	orr.w	r3, r3, #32
 8009438:	6023      	str	r3, [r4, #0]
 800943a:	2378      	movs	r3, #120	; 0x78
 800943c:	4828      	ldr	r0, [pc, #160]	; (80094e0 <_printf_i+0x248>)
 800943e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009442:	e7e3      	b.n	800940c <_printf_i+0x174>
 8009444:	065e      	lsls	r6, r3, #25
 8009446:	bf48      	it	mi
 8009448:	b2ad      	uxthmi	r5, r5
 800944a:	e7e6      	b.n	800941a <_printf_i+0x182>
 800944c:	4616      	mov	r6, r2
 800944e:	e7bb      	b.n	80093c8 <_printf_i+0x130>
 8009450:	680b      	ldr	r3, [r1, #0]
 8009452:	6826      	ldr	r6, [r4, #0]
 8009454:	6960      	ldr	r0, [r4, #20]
 8009456:	1d1d      	adds	r5, r3, #4
 8009458:	600d      	str	r5, [r1, #0]
 800945a:	0635      	lsls	r5, r6, #24
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	d501      	bpl.n	8009464 <_printf_i+0x1cc>
 8009460:	6018      	str	r0, [r3, #0]
 8009462:	e002      	b.n	800946a <_printf_i+0x1d2>
 8009464:	0671      	lsls	r1, r6, #25
 8009466:	d5fb      	bpl.n	8009460 <_printf_i+0x1c8>
 8009468:	8018      	strh	r0, [r3, #0]
 800946a:	2300      	movs	r3, #0
 800946c:	6123      	str	r3, [r4, #16]
 800946e:	4616      	mov	r6, r2
 8009470:	e7ba      	b.n	80093e8 <_printf_i+0x150>
 8009472:	680b      	ldr	r3, [r1, #0]
 8009474:	1d1a      	adds	r2, r3, #4
 8009476:	600a      	str	r2, [r1, #0]
 8009478:	681e      	ldr	r6, [r3, #0]
 800947a:	6862      	ldr	r2, [r4, #4]
 800947c:	2100      	movs	r1, #0
 800947e:	4630      	mov	r0, r6
 8009480:	f7f6 feae 	bl	80001e0 <memchr>
 8009484:	b108      	cbz	r0, 800948a <_printf_i+0x1f2>
 8009486:	1b80      	subs	r0, r0, r6
 8009488:	6060      	str	r0, [r4, #4]
 800948a:	6863      	ldr	r3, [r4, #4]
 800948c:	6123      	str	r3, [r4, #16]
 800948e:	2300      	movs	r3, #0
 8009490:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009494:	e7a8      	b.n	80093e8 <_printf_i+0x150>
 8009496:	6923      	ldr	r3, [r4, #16]
 8009498:	4632      	mov	r2, r6
 800949a:	4649      	mov	r1, r9
 800949c:	4640      	mov	r0, r8
 800949e:	47d0      	blx	sl
 80094a0:	3001      	adds	r0, #1
 80094a2:	d0ab      	beq.n	80093fc <_printf_i+0x164>
 80094a4:	6823      	ldr	r3, [r4, #0]
 80094a6:	079b      	lsls	r3, r3, #30
 80094a8:	d413      	bmi.n	80094d2 <_printf_i+0x23a>
 80094aa:	68e0      	ldr	r0, [r4, #12]
 80094ac:	9b03      	ldr	r3, [sp, #12]
 80094ae:	4298      	cmp	r0, r3
 80094b0:	bfb8      	it	lt
 80094b2:	4618      	movlt	r0, r3
 80094b4:	e7a4      	b.n	8009400 <_printf_i+0x168>
 80094b6:	2301      	movs	r3, #1
 80094b8:	4632      	mov	r2, r6
 80094ba:	4649      	mov	r1, r9
 80094bc:	4640      	mov	r0, r8
 80094be:	47d0      	blx	sl
 80094c0:	3001      	adds	r0, #1
 80094c2:	d09b      	beq.n	80093fc <_printf_i+0x164>
 80094c4:	3501      	adds	r5, #1
 80094c6:	68e3      	ldr	r3, [r4, #12]
 80094c8:	9903      	ldr	r1, [sp, #12]
 80094ca:	1a5b      	subs	r3, r3, r1
 80094cc:	42ab      	cmp	r3, r5
 80094ce:	dcf2      	bgt.n	80094b6 <_printf_i+0x21e>
 80094d0:	e7eb      	b.n	80094aa <_printf_i+0x212>
 80094d2:	2500      	movs	r5, #0
 80094d4:	f104 0619 	add.w	r6, r4, #25
 80094d8:	e7f5      	b.n	80094c6 <_printf_i+0x22e>
 80094da:	bf00      	nop
 80094dc:	0800bfe1 	.word	0x0800bfe1
 80094e0:	0800bff2 	.word	0x0800bff2

080094e4 <memmove>:
 80094e4:	4288      	cmp	r0, r1
 80094e6:	b510      	push	{r4, lr}
 80094e8:	eb01 0402 	add.w	r4, r1, r2
 80094ec:	d902      	bls.n	80094f4 <memmove+0x10>
 80094ee:	4284      	cmp	r4, r0
 80094f0:	4623      	mov	r3, r4
 80094f2:	d807      	bhi.n	8009504 <memmove+0x20>
 80094f4:	1e43      	subs	r3, r0, #1
 80094f6:	42a1      	cmp	r1, r4
 80094f8:	d008      	beq.n	800950c <memmove+0x28>
 80094fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80094fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009502:	e7f8      	b.n	80094f6 <memmove+0x12>
 8009504:	4402      	add	r2, r0
 8009506:	4601      	mov	r1, r0
 8009508:	428a      	cmp	r2, r1
 800950a:	d100      	bne.n	800950e <memmove+0x2a>
 800950c:	bd10      	pop	{r4, pc}
 800950e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009512:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009516:	e7f7      	b.n	8009508 <memmove+0x24>

08009518 <_realloc_r>:
 8009518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800951a:	4607      	mov	r7, r0
 800951c:	4614      	mov	r4, r2
 800951e:	460e      	mov	r6, r1
 8009520:	b921      	cbnz	r1, 800952c <_realloc_r+0x14>
 8009522:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009526:	4611      	mov	r1, r2
 8009528:	f7ff bb82 	b.w	8008c30 <_malloc_r>
 800952c:	b922      	cbnz	r2, 8009538 <_realloc_r+0x20>
 800952e:	f7ff fc99 	bl	8008e64 <_free_r>
 8009532:	4625      	mov	r5, r4
 8009534:	4628      	mov	r0, r5
 8009536:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009538:	f000 f814 	bl	8009564 <_malloc_usable_size_r>
 800953c:	42a0      	cmp	r0, r4
 800953e:	d20f      	bcs.n	8009560 <_realloc_r+0x48>
 8009540:	4621      	mov	r1, r4
 8009542:	4638      	mov	r0, r7
 8009544:	f7ff fb74 	bl	8008c30 <_malloc_r>
 8009548:	4605      	mov	r5, r0
 800954a:	2800      	cmp	r0, #0
 800954c:	d0f2      	beq.n	8009534 <_realloc_r+0x1c>
 800954e:	4631      	mov	r1, r6
 8009550:	4622      	mov	r2, r4
 8009552:	f7ff fb57 	bl	8008c04 <memcpy>
 8009556:	4631      	mov	r1, r6
 8009558:	4638      	mov	r0, r7
 800955a:	f7ff fc83 	bl	8008e64 <_free_r>
 800955e:	e7e9      	b.n	8009534 <_realloc_r+0x1c>
 8009560:	4635      	mov	r5, r6
 8009562:	e7e7      	b.n	8009534 <_realloc_r+0x1c>

08009564 <_malloc_usable_size_r>:
 8009564:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009568:	1f18      	subs	r0, r3, #4
 800956a:	2b00      	cmp	r3, #0
 800956c:	bfbc      	itt	lt
 800956e:	580b      	ldrlt	r3, [r1, r0]
 8009570:	18c0      	addlt	r0, r0, r3
 8009572:	4770      	bx	lr

08009574 <_init>:
 8009574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009576:	bf00      	nop
 8009578:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800957a:	bc08      	pop	{r3}
 800957c:	469e      	mov	lr, r3
 800957e:	4770      	bx	lr

08009580 <_fini>:
 8009580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009582:	bf00      	nop
 8009584:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009586:	bc08      	pop	{r3}
 8009588:	469e      	mov	lr, r3
 800958a:	4770      	bx	lr
