library ieee;
use ieee.std_logic_2164.all;

entity mux4x1_REG_IN_2 is
generic(N : natural:= 32);
port( MAP1_2,MAP2_2,MAP3_2,MAP4_2: in std_logic_vector((N-1) downto 0);
		SW: in std_logic_vector(8 downto 7);
		REG_IN_2: out std_logic_vector((N-1) downto 0)
		);
end mux4x1_REG_IN_2;

architecture mux of mux4x1_REG_IN_2 is
begin
REG_IN_2 <= MAP1_2 when SW = "00" else
	MAP2_2 when SW = "01" else
	MAP3_2 when SW = "10" else
	MAP4_2;
end mux;
