$date
  Fri May 18 16:03:36 2018
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 1 ! t_input1 $end
$var reg 1 " t_input2 $end
$var reg 1 # t_input3 $end
$var reg 1 $ t_output $end
$scope module u_ut $end
$var reg 1 % input1 $end
$var reg 1 & input2 $end
$var reg 1 ' input3 $end
$var reg 1 ( output $end
$var reg 1 ) wire $end
$scope module gate1 $end
$var reg 1 * a $end
$var reg 1 + b $end
$var reg 1 , f1 $end
$upscope $end
$scope module gate2 $end
$var reg 1 - x $end
$var reg 1 . y $end
$var reg 1 / f2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
#10000000
1!
1"
1#
1$
1%
1&
1'
1(
1)
1*
1+
1,
1-
1.
1/
#20000000
0"
0&
0)
0+
0,
0-
#30000000
0!
1"
0#
0$
0%
1&
0'
0(
0*
1+
0.
0/
#40000000
