Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,578
design__inferred_latch__count,0
design__instance__count,34118
design__instance__area,271732
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,84
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,575
design__max_cap_violation__count__corner:nom_tt_025C_1v80,18
power__internal__total,0.01899930089712143
power__switching__total,0.009397697634994984
power__leakage__total,3.0874468848196557E-7
power__total,0.02839730679988861
clock__skew__worst_hold__corner:nom_tt_025C_1v80,3.0863210638512593
clock__skew__worst_setup__corner:nom_tt_025C_1v80,5.52215178103648
timing__hold__ws__corner:nom_tt_025C_1v80,0.14185897302813005
timing__setup__ws__corner:nom_tt_025C_1v80,0.0
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.141859
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,1056
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,575
design__max_cap_violation__count__corner:nom_ss_100C_1v60,20
clock__skew__worst_hold__corner:nom_ss_100C_1v60,5.795923016689206
clock__skew__worst_setup__corner:nom_ss_100C_1v60,9.960384798870326
timing__hold__ws__corner:nom_ss_100C_1v60,0.22442270899088607
timing__setup__ws__corner:nom_ss_100C_1v60,-5.1107466372176305
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-1192.550859817797
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-5.1107466372176305
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.644679
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,913
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-4.771319
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,905
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,14
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,575
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,18
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,2.015244028693049
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,3.744008320455671
timing__hold__ws__corner:nom_ff_n40C_1v95,-0.008152589944998439
timing__setup__ws__corner:nom_ff_n40C_1v95,0.0
timing__hold__tns__corner:nom_ff_n40C_1v95,-0.008152589944998439
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,-0.008152589944998439
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,1
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,-0.008153
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,1
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,1466
design__max_fanout_violation__count,575
design__max_cap_violation__count,30
clock__skew__worst_hold,6.063309137502125
clock__skew__worst_setup,3.550816408075363
timing__hold__ws,-0.013892887233867043
timing__setup__ws,-5.507703782274601
timing__hold__tns,-0.013892887233867043
timing__setup__tns,-1405.6467250251715
timing__hold__wns,-0.013892887233867043
timing__setup__wns,-5.507703782274601
timing__hold_vio__count,3
timing__hold_r2r__ws,-0.013893
timing__hold_r2r_vio__count,3
timing__setup_vio__count,2744
timing__setup_r2r__ws,-4.933801
timing__setup_r2r_vio__count,2717
design__die__bbox,0.0 0.0 856.52 511.36
design__core__bbox,2.76 2.72 853.76 508.64
design__io,45
design__die__area,437990
design__core__area,430538
design__instance__count__stdcell,34118
design__instance__area__stdcell,271732
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.631145
design__instance__utilization__stdcell,0.631145
design__instance__count__class:buffer,7
design__instance__count__class:inverter,440
design__instance__count__class:clock_gate_cell,16
design__instance__count__class:sequential_cell,4564
design__instance__count__class:multi_input_combinational_cell,13732
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,23194
design__instance__count__class:tap_cell,6110
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,787343
design__violations,0
design__instance__count__class:timing_repair_buffer,4412
design__instance__count__class:clock_buffer,377
design__instance__count__class:clock_inverter,196
design__instance__count__setup_buffer,188
design__instance__count__hold_buffer,2598
antenna__violating__nets,30
antenna__violating__pins,35
route__antenna_violation__count,30
design__instance__count__class:antenna_cell,4264
antenna_diodes_count,76
route__net,23536
route__net__special,2
route__drc_errors__iter:1,22202
route__wirelength__iter:1,939345
route__drc_errors__iter:2,13054
route__wirelength__iter:2,931164
route__drc_errors__iter:3,12511
route__wirelength__iter:3,929514
route__drc_errors__iter:4,2941
route__wirelength__iter:4,928630
route__drc_errors__iter:5,834
route__wirelength__iter:5,928659
route__drc_errors__iter:6,353
route__wirelength__iter:6,928666
route__drc_errors__iter:7,193
route__wirelength__iter:7,928663
route__drc_errors__iter:8,87
route__wirelength__iter:8,928748
route__drc_errors__iter:9,19
route__wirelength__iter:9,928730
route__drc_errors__iter:10,1
route__wirelength__iter:10,928705
route__drc_errors__iter:11,1
route__wirelength__iter:11,928704
route__drc_errors__iter:12,1
route__wirelength__iter:12,928705
route__drc_errors__iter:13,1
route__wirelength__iter:13,928704
route__drc_errors__iter:14,1
route__wirelength__iter:14,928706
route__drc_errors__iter:15,1
route__wirelength__iter:15,928704
route__drc_errors__iter:16,1
route__wirelength__iter:16,928705
route__drc_errors__iter:17,1
route__wirelength__iter:17,928704
route__drc_errors__iter:18,1
route__wirelength__iter:18,928704
route__drc_errors__iter:19,1
route__wirelength__iter:19,928705
route__drc_errors__iter:20,1
route__wirelength__iter:20,928704
route__drc_errors__iter:21,1
route__wirelength__iter:21,928704
route__drc_errors__iter:22,1
route__wirelength__iter:22,928719
route__drc_errors__iter:23,0
route__wirelength__iter:23,928731
route__drc_errors,0
route__wirelength,928731
route__vias,196284
route__vias__singlecut,196284
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,1210.75
timing__unannotated_net__count__corner:nom_tt_025C_1v80,242
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,242
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,242
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,40
design__max_fanout_violation__count__corner:min_tt_025C_1v80,575
design__max_cap_violation__count__corner:min_tt_025C_1v80,9
clock__skew__worst_hold__corner:min_tt_025C_1v80,2.919654378680875
clock__skew__worst_setup__corner:min_tt_025C_1v80,5.234695047816752
timing__hold__ws__corner:min_tt_025C_1v80,0.15029045100480182
timing__setup__ws__corner:min_tt_025C_1v80,0.0
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.150290
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,242
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,784
design__max_fanout_violation__count__corner:min_ss_100C_1v60,575
design__max_cap_violation__count__corner:min_ss_100C_1v60,10
clock__skew__worst_hold__corner:min_ss_100C_1v60,5.496514954315987
clock__skew__worst_setup__corner:min_ss_100C_1v60,9.441236504267309
timing__hold__ws__corner:min_ss_100C_1v60,0.3674696206889622
timing__setup__ws__corner:min_ss_100C_1v60,-4.688328968861463
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-996.6172738050975
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-4.688328968861463
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.660968
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,819
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-4.626738
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,811
timing__unannotated_net__count__corner:min_ss_100C_1v60,242
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,2
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,575
design__max_cap_violation__count__corner:min_ff_n40C_1v95,7
clock__skew__worst_hold__corner:min_ff_n40C_1v95,1.8941087012732816
clock__skew__worst_setup__corner:min_ff_n40C_1v95,3.550816408075363
timing__hold__ws__corner:min_ff_n40C_1v95,-0.0019539925786029597
timing__setup__ws__corner:min_ff_n40C_1v95,0.0
timing__hold__tns__corner:min_ff_n40C_1v95,-0.0019539925786029597
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,-0.0019539925786029597
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,1
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,-0.001954
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,1
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,242
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,130
design__max_fanout_violation__count__corner:max_tt_025C_1v80,575
design__max_cap_violation__count__corner:max_tt_025C_1v80,26
clock__skew__worst_hold__corner:max_tt_025C_1v80,3.2450261174422814
clock__skew__worst_setup__corner:max_tt_025C_1v80,5.7585067233442935
timing__hold__ws__corner:max_tt_025C_1v80,0.13579449060690232
timing__setup__ws__corner:max_tt_025C_1v80,0.0
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.135794
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,242
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,1466
design__max_fanout_violation__count__corner:max_ss_100C_1v60,575
design__max_cap_violation__count__corner:max_ss_100C_1v60,30
clock__skew__worst_hold__corner:max_ss_100C_1v60,6.063309137502125
clock__skew__worst_setup__corner:max_ss_100C_1v60,10.383007636447246
timing__hold__ws__corner:max_ss_100C_1v60,0.11654344486005028
timing__setup__ws__corner:max_ss_100C_1v60,-5.507703782274601
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-1405.6467250251715
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-5.507703782274601
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.634184
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,1012
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-4.933801
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,1001
timing__unannotated_net__count__corner:max_ss_100C_1v60,242
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,14
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,575
design__max_cap_violation__count__corner:max_ff_n40C_1v95,25
clock__skew__worst_hold__corner:max_ff_n40C_1v95,2.1329325576130826
clock__skew__worst_setup__corner:max_ff_n40C_1v95,3.908861789330956
timing__hold__ws__corner:max_ff_n40C_1v95,-0.013892887233867043
timing__setup__ws__corner:max_ff_n40C_1v95,0.0
timing__hold__tns__corner:max_ff_n40C_1v95,-0.013892887233867043
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,-0.013892887233867043
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,1
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,-0.013893
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,1
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,242
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,242
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79983
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000169247
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000154223
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000183361
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000154223
design_powergrid__voltage__worst,0.000154223
design_powergrid__voltage__worst__net:VPWR,1.79983
design_powergrid__drop__worst,0.000169247
design_powergrid__drop__worst__net:VPWR,0.000169247
design_powergrid__voltage__worst__net:VGND,0.000154223
design_powergrid__drop__worst__net:VGND,0.000154223
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000180999999999999994985781792689039093602332286536693572998046875
ir__drop__worst,0.000168999999999999987905507925489700937760062515735626220703125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
