# Register File 


## ğŸ“Œ Project Overview

This project implements a Register File in Verilog, a fundamental building block used in processors for temporary data storage during instruction execution.

The design supports:

1 Write Port (synchronous write on clock edge)

2 Read Ports (parallel read access)

8 registers, each 16 bits wide

## âš™ï¸ Features

Synchronous write operation (write_en, write_addr, write_in)

Parallel read support (read_addr_1, read_addr_2)

Clean RTL architecture with testbench verification

Easily scalable for different register sizes

## Vivado Implementation  : 

<img width="1920" height="1200" alt="Screenshot (913)" src="https://github.com/user-attachments/assets/15e8813e-6d9d-45f5-9bb0-6797997b5510" />

<img width="1920" height="1200" alt="Screenshot (914)" src="https://github.com/user-attachments/assets/394110e1-c93c-4439-abe4-29604b335864" />

<img width="1920" height="1200" alt="Screenshot (915)" src="https://github.com/user-attachments/assets/e8b2a676-4198-44b4-8cd2-a4d895ec7fea" />

<img width="1920" height="1200" alt="Screenshot (912)" src="https://github.com/user-attachments/assets/83f4d87b-dd8c-473b-814e-35624da6d03e" />

## Contact me : 

www.linkedin.com/in/
jagadeesh-bathula-246aba300
Vanity URL name

