#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jan 28 10:43:46 2023
# Process ID: 10772
# Current directory: C:/Users/Andrea/Desktop/PostOpMonitoringSystem
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5680 C:\Users\Andrea\Desktop\PostOpMonitoringSystem\PostOpMonitoringSystem.xpr
# Log file: C:/Users/Andrea/Desktop/PostOpMonitoringSystem/vivado.log
# Journal file: C:/Users/Andrea/Desktop/PostOpMonitoringSystem\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 1003.754 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Jan 28 10:45:03 2023] Launched synth_1...
Run output will be captured here: C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.runs/synth_1/runme.log
[Sat Jan 28 10:45:03 2023] Launched impl_1...
Run output will be captured here: C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.runs/impl_1/runme.log
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_doctor.v w ]
add_files -fileset sim_1 C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_doctor.v
update_compile_order -fileset sim_1
set_property top tb_doctor [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top doctor [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_doctor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_doctor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_doctor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_doctor
INFO: [VRFC 10-2458] undeclared symbol lev, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_doctor.v:30]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xelab -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_doctor_behav xil_defaultlib.tb_doctor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_doctor_behav xil_defaultlib.tb_doctor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'lev' on this module [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_doctor.v:30]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1003.754 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_doctor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_doctor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/EnableCounterDone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EnableCounterDone
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OneClkRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneClkRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2458] undeclared symbol cs, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/doctor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module doctor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_doctor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_doctor
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xelab -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_doctor_behav xil_defaultlib.tb_doctor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_doctor_behav xil_defaultlib.tb_doctor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EnableCounterDone(Nbit=4,MAX=13)
Compiling module xil_defaultlib.OneClkRegister
Compiling module xil_defaultlib.debouncer(Nbit=4,MAX=13)
Compiling module xil_defaultlib.doctor
Compiling module xil_defaultlib.tb_doctor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_doctor_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim/xsim.dir/tb_doctor_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim/xsim.dir/tb_doctor_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Jan 28 12:10:20 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 116.375 ; gain = 23.523
INFO: [Common 17-206] Exiting Webtalk at Sat Jan 28 12:10:20 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1003.754 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_doctor_behav -key {Behavioral:sim_1:Functional:tb_doctor} -tclbatch {tb_doctor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_doctor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 370 ns : File "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_doctor.v" Line 54
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.754 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_doctor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1003.754 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1043.723 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1043.887 ; gain = 40.133
INFO: [Common 17-344] 'open_run' was cancelled
INFO: [Vivado 12-5357] 'setup' step aborted
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1043.887 ; gain = 40.133
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1055.035 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Jan 28 14:38:44 2023] Launched synth_1...
Run output will be captured here: C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.runs/synth_1/runme.log
[Sat Jan 28 14:38:44 2023] Launched impl_1...
Run output will be captured here: C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Jan 28 14:40:30 2023] Launched synth_1...
Run output will be captured here: C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.runs/synth_1/runme.log
[Sat Jan 28 14:40:30 2023] Launched impl_1...
Run output will be captured here: C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 2
[Sat Jan 28 14:43:32 2023] Launched impl_1...
Run output will be captured here: C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.runs/impl_1/runme.log
set_property top topmodule [current_fileset]
update_compile_order -fileset sources_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Jan 28 14:47:31 2023] Launched synth_1...
Run output will be captured here: C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.runs/synth_1/runme.log
[Sat Jan 28 14:47:31 2023] Launched impl_1...
Run output will be captured here: C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Jan 28 15:27:02 2023] Launched synth_1...
Run output will be captured here: C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.runs/synth_1/runme.log
[Sat Jan 28 15:27:03 2023] Launched impl_1...
Run output will be captured here: C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.runs/impl_1/runme.log
close_project
open_project C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1089.520 ; gain = 5.113
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: topmodule
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1360.230 ; gain = 256.988
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topmodule' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/topmodule.v:23]
	Parameter BITSPI bound to: 8 - type: integer 
	Parameter SPI_MODE bound to: 3 - type: integer 
	Parameter SPI_CLK_DIVIDER bound to: 8 - type: integer 
	Parameter CLKS_PER_HALF_BIT bound to: 4 - type: integer 
	Parameter MAX_EDGE_GEN bound to: 16 - type: integer 
	Parameter SPI_SIZE bound to: 2 - type: integer 
	Parameter SS_SIZE bound to: 2 - type: integer 
	Parameter DATABITS bound to: 8 - type: integer 
	Parameter MAXD bound to: 50000000 - type: integer 
	Parameter MAXLEV bound to: 500 - type: integer 
	Parameter MAXB bound to: 9 - type: integer 
	Parameter Nbit bound to: 26 - type: integer 
	Parameter DATAB bound to: 8 - type: integer 
	Parameter DATAORE bound to: 4 - type: integer 
	Parameter DATAL bound to: 7 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
	Parameter DATO bound to: 2 - type: integer 
	Parameter DUMMY bound to: 8 - type: integer 
	Parameter LEDB bound to: 16 - type: integer 
	Parameter TT bound to: 6666667 - type: integer 
	Parameter BITT bound to: 23 - type: integer 
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter DATA_BW_BIT bound to: 4 - type: integer 
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_COUNT bound to: 10416 - type: integer 
	Parameter BAUD_BIT bound to: 14 - type: integer 
	Parameter BAUD_COUNT_x16 bound to: 651 - type: integer 
	Parameter BAUD_BIT_x16 bound to: 10 - type: integer 
	Parameter OVER_SAMPL bound to: 16 - type: integer 
	Parameter OVER_SAMPL_BIT bound to: 5 - type: integer 
	Parameter ClkXBit bound to: 10415 - type: integer 
	Parameter BitClk bound to: 14 - type: integer 
	Parameter Word bound to: 8 - type: integer 
	Parameter BitWord bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'System_Core' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:23]
	Parameter MAXLEV bound to: 500 - type: integer 
	Parameter MAXB bound to: 9 - type: integer 
	Parameter Nbit bound to: 26 - type: integer 
	Parameter MAXD bound to: 50000000 - type: integer 
	Parameter DATABITS bound to: 8 - type: integer 
	Parameter DATAB bound to: 8 - type: integer 
	Parameter DATAORE bound to: 4 - type: integer 
	Parameter DATAL bound to: 7 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
	Parameter DATO bound to: 2 - type: integer 
	Parameter DUMMY bound to: 8 - type: integer 
	Parameter LEDB bound to: 16 - type: integer 
	Parameter TT bound to: 6666667 - type: integer 
	Parameter BITT bound to: 23 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:23]
	Parameter Nbit bound to: 26 - type: integer 
	Parameter MAX bound to: 50000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'EnableCounterDone' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/EnableCounterDone.v:23]
	Parameter Nbit bound to: 26 - type: integer 
	Parameter MAX bound to: 50000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'EnableCounterDone' (1#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/EnableCounterDone.v:23]
INFO: [Synth 8-6157] synthesizing module 'OneClkRegister' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OneClkRegister.v:23]
INFO: [Synth 8-6155] done synthesizing module 'OneClkRegister' (2#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OneClkRegister.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (3#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'ContaLev' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/ContaLev.v:23]
	Parameter MAX bound to: 500 - type: integer 
	Parameter MAXB bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ContaLev' (4#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/ContaLev.v:23]
INFO: [Synth 8-6157] synthesizing module 'Conta24h' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:23]
	Parameter OMmax bound to: 6666667 - type: integer 
	Parameter OMbit bound to: 23 - type: integer 
	Parameter DATAORE bound to: 4 - type: integer 
	Parameter MIN bound to: 9 - type: integer 
	Parameter DMIN bound to: 5 - type: integer 
	Parameter ORE bound to: 9 - type: integer 
	Parameter DORE bound to: 2 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'OMC' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OMC.v:24]
	Parameter Max bound to: 6666667 - type: integer 
	Parameter Nbit bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OMC' (5#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OMC.v:24]
INFO: [Synth 8-6157] synthesizing module 'CounterEn' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CounterEn.v:23]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter MAX bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CounterEn' (6#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CounterEn.v:23]
INFO: [Synth 8-6157] synthesizing module 'CounterEn__parameterized0' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CounterEn.v:23]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter MAX bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CounterEn__parameterized0' (6#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CounterEn.v:23]
INFO: [Synth 8-6157] synthesizing module 'CounterEn__parameterized1' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CounterEn.v:23]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter MAX bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CounterEn__parameterized1' (6#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CounterEn.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Conta24h' (7#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:23]
INFO: [Synth 8-6157] synthesizing module 'FSM_SystemCore' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_SystemCore.v:23]
	Parameter IDLE bound to: 4'b0000 
	Parameter POST_OP bound to: 4'b0001 
	Parameter STATUS bound to: 4'b0010 
	Parameter CHANGE bound to: 4'b0011 
	Parameter HISTORY bound to: 4'b0100 
	Parameter SOMMA bound to: 4'b0101 
	Parameter ALARM bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'FSM_SystemCore' (8#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_SystemCore.v:23]
INFO: [Synth 8-6157] synthesizing module 'Soglia' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Soglia.v:23]
	Parameter MAXB bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Soglia' (9#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Soglia.v:23]
INFO: [Synth 8-6157] synthesizing module 'FSM_Alarm' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_Alarm.v:23]
	Parameter IDLE bound to: 2'b00 
	Parameter POST_OP bound to: 2'b01 
	Parameter ALARM bound to: 2'b10 
	Parameter ALARM2 bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_Alarm.v:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_Alarm.v:63]
INFO: [Synth 8-6155] done synthesizing module 'FSM_Alarm' (10#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_Alarm.v:23]
INFO: [Synth 8-6157] synthesizing module 'FSM_GC' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_TGC.v:23]
	Parameter DATO bound to: 2 - type: integer 
	Parameter DUMMY bound to: 8 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter SPI1 bound to: 2'b01 
	Parameter SPI2 bound to: 2'b10 
	Parameter Onecicle bound to: 2'b11 
	Parameter C1 bound to: 2'b01 
	Parameter C2 bound to: 2'b10 
	Parameter C3 bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_TGC.v:51]
INFO: [Synth 8-226] default block is never used [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_TGC.v:73]
INFO: [Synth 8-6155] done synthesizing module 'FSM_GC' (11#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_TGC.v:23]
INFO: [Synth 8-6157] synthesizing module 'FSM_stage' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_stage.v:23]
	Parameter MAXB bound to: 9 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter S0 bound to: 3'b001 
	Parameter S1 bound to: 3'b010 
	Parameter S2 bound to: 3'b011 
	Parameter S3 bound to: 3'b100 
	Parameter S4 bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'FSM_stage' (12#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'CFSM' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CFSM.v:23]
	Parameter DATO bound to: 2 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 2'b10 
	Parameter S1x bound to: 3'b011 
	Parameter S2x bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'CFSM' (13#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CFSM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Led_Logic' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Led_Logic.v:23]
	Parameter STAGE bound to: 3 - type: integer 
	Parameter LEDB bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Led_Logic' (14#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Led_Logic.v:23]
INFO: [Synth 8-6157] synthesizing module 'display7segmenti' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top.v:3]
	Parameter MAXB bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dp' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'cnt' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cnt.v:2]
INFO: [Synth 8-6155] done synthesizing module 'cnt' (15#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cnt.v:2]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/mux.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/mux.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mux' (16#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/mux.v:2]
INFO: [Synth 8-6157] synthesizing module 'cat' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cat.v:3]
INFO: [Synth 8-6155] done synthesizing module 'cat' (17#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cat.v:3]
INFO: [Synth 8-6157] synthesizing module 'andecoder' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/andecoder.v:2]
INFO: [Synth 8-6155] done synthesizing module 'andecoder' (18#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/andecoder.v:2]
INFO: [Synth 8-6155] done synthesizing module 'dp' (19#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'gen_refresh' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/gen_refresh.v:3]
	Parameter MAX bound to: 625000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter_PARAM' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter_parameter.v:2]
	Parameter CNT_MAX bound to: 625000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_PARAM' (20#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter_parameter.v:2]
INFO: [Synth 8-6155] done synthesizing module 'gen_refresh' (21#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/gen_refresh.v:3]
INFO: [Synth 8-6155] done synthesizing module 'display7segmenti' (22#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'simple_dual_one_clock' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/simple_dual_one_clock.v:23]
	Parameter DATAORE bound to: 4 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
	Parameter LIVELLO bound to: 9 - type: integer 
	Parameter CNTL bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'simple_dual_one_clock' (23#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/simple_dual_one_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'DW' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/DW.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DW' (24#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/DW.v:23]
INFO: [Synth 8-6157] synthesizing module 'contalettere' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/contalettere.v:23]
	Parameter IDLE bound to: 3'b000 
	Parameter WAIT bound to: 3'b001 
	Parameter SEND bound to: 3'b010 
	Parameter WAIT2 bound to: 3'b011 
	Parameter FINE bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'contalettere' (25#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/contalettere.v:23]
INFO: [Synth 8-6157] synthesizing module 'GCuart' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/GCuart.v:23]
	Parameter IDLE bound to: 3'b000 
	Parameter LEV bound to: 3'b001 
	Parameter CHANGE bound to: 3'b010 
	Parameter ALARM bound to: 3'b011 
	Parameter STAGE bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'GCuart' (26#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/GCuart.v:23]
INFO: [Synth 8-6155] done synthesizing module 'System_Core' (27#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:23]
INFO: [Synth 8-6157] synthesizing module 'doctor' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/doctor.v:23]
	Parameter Nbit bound to: 26 - type: integer 
	Parameter nMAX bound to: 50000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'doctor' (28#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/doctor.v:23]
INFO: [Synth 8-6157] synthesizing module 'SPI_2slave' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/SPI_2slave.v:23]
	Parameter SPI_MODE bound to: 3 - type: integer 
	Parameter SPI_CLK_DIVIDER bound to: 8 - type: integer 
	Parameter CLKS_PER_HALF_BIT bound to: 4 - type: integer 
	Parameter MAX_EDGE_GEN bound to: 16 - type: integer 
	Parameter SPI_SIZE bound to: 2 - type: integer 
	Parameter SS_SIZE bound to: 2 - type: integer 
	Parameter DATABITS bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SPI_top' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/SPI_top.v:23]
	Parameter SPI_MODE bound to: 3 - type: integer 
	Parameter SPI_CLK_DIVIDER bound to: 8 - type: integer 
	Parameter CLKS_PER_HALF_BIT bound to: 4 - type: integer 
	Parameter MAX_EDGE_GEN bound to: 16 - type: integer 
	Parameter SPI_SIZE bound to: 2 - type: integer 
	Parameter SS_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SPI_master' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/SPI_master.v:23]
	Parameter SPI_MODE bound to: 3 - type: integer 
	Parameter SPI_CLK_DIVIDER bound to: 8 - type: integer 
	Parameter CLKS_PER_HALF_BIT bound to: 4 - type: integer 
	Parameter MAX_EDGE_GEN bound to: 16 - type: integer 
	Parameter SPI_SIZE bound to: 2 - type: integer 
	Parameter SS_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/register.v:23]
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (29#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'fsm_SPI_master' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/fsm_SPI_master.v:23]
	Parameter IDLE bound to: 1'b0 
	Parameter TRX bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/fsm_SPI_master.v:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/fsm_SPI_master.v:55]
INFO: [Synth 8-6155] done synthesizing module 'fsm_SPI_master' (30#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/fsm_SPI_master.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/clk_gen.v:23]
	Parameter SPI_MODE bound to: 3 - type: integer 
	Parameter HALF_BIT_NUM bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (31#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/clk_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'modeAdapter' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/modeAdapter.v:23]
	Parameter SPI_MODE bound to: 3 - type: integer 
	Parameter MAX_EDGE_GEN bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'modeAdapter' (32#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/modeAdapter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ready_Gen' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Ready_Gen.v:23]
	Parameter HALF_BIT_NUM bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Ready_Gen' (33#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Ready_Gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_SPI' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter_SPI.v:23]
	Parameter MAX bound to: 8 - type: integer 
	Parameter N_BIT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_SPI' (34#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter_SPI.v:23]
INFO: [Synth 8-6157] synthesizing module 'decoder_SS' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/decoder_SS.v:23]
	Parameter CODE_SIZE bound to: 2 - type: integer 
	Parameter SS_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decoder_SS' (35#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/decoder_SS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SPI_master' (36#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/SPI_master.v:23]
INFO: [Synth 8-6157] synthesizing module 'SPI_slave' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/SPI_slave.v:23]
	Parameter SPI_MODE bound to: 3 - type: integer 
	Parameter SPI_CLK_DIVIDER bound to: 8 - type: integer 
	Parameter CLKS_PER_HALF_BIT bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'modeAdapterS' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/modeAdapter.v:84]
	Parameter SPI_MODE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'modeAdapterS' (37#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/modeAdapter.v:84]
INFO: [Synth 8-6157] synthesizing module 'counter_up' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter_up.v:23]
	Parameter MAX bound to: 8 - type: integer 
	Parameter N_BIT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_up' (38#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter_up.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SPI_slave' (39#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/SPI_slave.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SPI_top' (40#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/SPI_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'top_LEV' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top_LEV.v:23]
	Parameter DATABITS bound to: 8 - type: integer 
	Parameter SIZE bound to: 1 - type: integer 
	Parameter Nbit bound to: 200 - type: integer 
	Parameter MAX bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_LEV' (41#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top_LEV.v:23]
INFO: [Synth 8-6157] synthesizing module 'top_POST' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top_POST.v:23]
	Parameter DATABITS bound to: 8 - type: integer 
	Parameter SIZE bound to: 1 - type: integer 
	Parameter Nbit bound to: 200 - type: integer 
	Parameter MAX bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_POST' (42#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top_POST.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SPI_2slave' (43#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/SPI_2slave.v:23]
INFO: [Synth 8-6157] synthesizing module 'Top_Dispatcher' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Top_Dispatcher.v:23]
	Parameter SPI_SIZE bound to: 2 - type: integer 
	Parameter BITSPI bound to: 8 - type: integer 
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter DATA_BW_BIT bound to: 4 - type: integer 
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_COUNT bound to: 10416 - type: integer 
	Parameter BAUD_BIT bound to: 14 - type: integer 
	Parameter BAUD_COUNT_x16 bound to: 651 - type: integer 
	Parameter BAUD_BIT_x16 bound to: 10 - type: integer 
	Parameter OVER_SAMPL bound to: 16 - type: integer 
	Parameter OVER_SAMPL_BIT bound to: 5 - type: integer 
	Parameter ClkXBit bound to: 10415 - type: integer 
	Parameter BitClk bound to: 14 - type: integer 
	Parameter Word bound to: 8 - type: integer 
	Parameter BitWord bound to: 3 - type: integer 
	Parameter DATAB bound to: 8 - type: integer 
	Parameter DATAORE bound to: 4 - type: integer 
	Parameter DATAL bound to: 7 - type: integer 
	Parameter LIVELLO bound to: 9 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_DUT' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top_DUT.v:26]
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter DATA_BW_BIT bound to: 4 - type: integer 
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_COUNT bound to: 10416 - type: integer 
	Parameter BAUD_BIT bound to: 14 - type: integer 
	Parameter BAUD_COUNT_x16 bound to: 651 - type: integer 
	Parameter BAUD_BIT_x16 bound to: 10 - type: integer 
	Parameter OVER_SAMPL bound to: 16 - type: integer 
	Parameter OVER_SAMPL_BIT bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_tx' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top_tx.v:23]
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter DATA_BW_BIT bound to: 4 - type: integer 
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_COUNT bound to: 10416 - type: integer 
	Parameter BAUD_BIT bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'registro' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/registro.v:22]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registro' (44#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/registro.v:22]
INFO: [Synth 8-6157] synthesizing module 'baud_rate_clk_gen' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/boud_rate_clk_gen.v:23]
	Parameter BAUD_CNT bound to: 10416 - type: integer 
	Parameter BAUD_BIT bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter.v:23]
	Parameter MAX bound to: 10416 - type: integer 
	Parameter N_BIT bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (45#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'baud_rate_clk_gen' (46#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/boud_rate_clk_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter.v:23]
	Parameter MAX bound to: 8 - type: integer 
	Parameter N_BIT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (46#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'fsm_t' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/fsm.v:23]
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter DATA_BW_BIT bound to: 4 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter START bound to: 3'b001 
	Parameter DATA bound to: 3'b010 
	Parameter STOP_1 bound to: 3'b011 
	Parameter STOP_2 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'fsm_t' (47#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/fsm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_tx' (48#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top_tx.v:23]
INFO: [Synth 8-6157] synthesizing module 'top_rx' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top_rx.v:22]
	Parameter DATA_BW bound to: 8 - type: integer 
	Parameter DATA_BW_BIT bound to: 4 - type: integer 
	Parameter BAUD_COUNT_x16 bound to: 651 - type: integer 
	Parameter BAUD_BIT_x16 bound to: 10 - type: integer 
	Parameter OVER_SAMPL bound to: 16 - type: integer 
	Parameter OVER_SAMPL_BIT bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'baud_rate_clk_gen__parameterized0' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/boud_rate_clk_gen.v:23]
	Parameter BAUD_CNT bound to: 651 - type: integer 
	Parameter BAUD_BIT bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized1' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter.v:23]
	Parameter MAX bound to: 651 - type: integer 
	Parameter N_BIT bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized1' (48#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'baud_rate_clk_gen__parameterized0' (48#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/boud_rate_clk_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'mb_detector' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/mb_detector.v:23]
	Parameter OVER_SAMPL bound to: 16 - type: integer 
	Parameter OVER_SAMPL_BIT bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized2' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter.v:23]
	Parameter MAX bound to: 16 - type: integer 
	Parameter N_BIT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized2' (48#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mb_detector' (49#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/mb_detector.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_clr' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter_clr.v:23]
	Parameter MAX bound to: 8 - type: integer 
	Parameter N_BIT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_clr' (50#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter_clr.v:23]
INFO: [Synth 8-6157] synthesizing module 'fsm_r' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/fsm_r.v:23]
	Parameter IDLE bound to: 3'b000 
	Parameter START bound to: 3'b001 
	Parameter DATA bound to: 3'b010 
	Parameter STOP_1 bound to: 3'b011 
	Parameter STOP_2 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'fsm_r' (51#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/fsm_r.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_buf' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/data_buf.v:23]
	Parameter BUF_SIZE bound to: 8 - type: integer 
	Parameter BUF_SIZE_BIT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_buf' (52#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/data_buf.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_rx' (53#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top_rx.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_DUT' (54#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top_DUT.v:26]
INFO: [Synth 8-6157] synthesizing module 'Tr_Module' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Tr_module.v:22]
	Parameter ClkXBit bound to: 10415 - type: integer 
	Parameter BitClk bound to: 14 - type: integer 
	Parameter Word bound to: 8 - type: integer 
	Parameter BitWord bound to: 3 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter TX_START_BIT bound to: 3'b001 
	Parameter TX_DATA_BITS bound to: 3'b010 
	Parameter TX_STOP_BIT bound to: 3'b011 
	Parameter CLEANUP bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'RegPar' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/RegPar.v:23]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RegPar' (55#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/RegPar.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Tr_Module' (56#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Tr_module.v:22]
INFO: [Synth 8-6157] synthesizing module 'Uart_codifica' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Uart_codifica.v:23]
	Parameter DATAB bound to: 8 - type: integer 
	Parameter DATAORE bound to: 4 - type: integer 
	Parameter DATAL bound to: 7 - type: integer 
	Parameter LIVELLO bound to: 9 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Uart_codifica' (57#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Uart_codifica.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top_Dispatcher' (58#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Top_Dispatcher.v:23]
INFO: [Synth 8-6155] done synthesizing module 'topmodule' (59#1) [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/topmodule.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1429.664 ; gain = 326.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1429.664 ; gain = 326.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1429.664 ; gain = 326.422
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.193 . Memory (MB): peak = 1429.664 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/constrs_1/new/xdc.xdc]
Finished Parsing XDC File [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/constrs_1/new/xdc.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1545.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1689.375 ; gain = 586.133
139 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1689.375 ; gain = 586.133
set_property top doctor [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_doctor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_doctor_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xelab -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_doctor_behav xil_defaultlib.tb_doctor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_doctor_behav xil_defaultlib.tb_doctor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_doctor_behav -key {Behavioral:sim_1:Functional:tb_doctor} -tclbatch {tb_doctor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_doctor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 370 ns : File "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_doctor.v" Line 54
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1724.016 ; gain = 10.215
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_doctor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1724.016 ; gain = 10.215
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1729.660 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/constrs_1/new/xdc.xdc]
Finished Parsing XDC File [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/constrs_1/new/xdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1771.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1844.605 ; gain = 120.590
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/func/xsim/tb_doctor_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/func/xsim/tb_doctor_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'tb_doctor' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj tb_doctor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/func/xsim/tb_doctor_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFSM
INFO: [VRFC 10-311] analyzing module Conta24h
INFO: [VRFC 10-311] analyzing module ContaLev
INFO: [VRFC 10-311] analyzing module CounterEn
INFO: [VRFC 10-311] analyzing module CounterEn_10
INFO: [VRFC 10-311] analyzing module CounterEn__parameterized0
INFO: [VRFC 10-311] analyzing module CounterEn__parameterized1
INFO: [VRFC 10-311] analyzing module EnableCounterDone
INFO: [VRFC 10-311] analyzing module EnableCounterDone_1
INFO: [VRFC 10-311] analyzing module EnableCounterDone_8
INFO: [VRFC 10-311] analyzing module FSM_Alarm
INFO: [VRFC 10-311] analyzing module FSM_GC
INFO: [VRFC 10-311] analyzing module FSM_SystemCore
INFO: [VRFC 10-311] analyzing module FSM_stage
INFO: [VRFC 10-311] analyzing module GCuart
INFO: [VRFC 10-311] analyzing module OMC
INFO: [VRFC 10-311] analyzing module OneClkRegister
INFO: [VRFC 10-311] analyzing module OneClkRegister_2
INFO: [VRFC 10-311] analyzing module OneClkRegister_9
INFO: [VRFC 10-311] analyzing module RegPar
INFO: [VRFC 10-311] analyzing module SPI_2slave
INFO: [VRFC 10-311] analyzing module SPI_master
INFO: [VRFC 10-311] analyzing module SPI_slave
INFO: [VRFC 10-311] analyzing module SPI_slave_3
INFO: [VRFC 10-311] analyzing module SPI_top
INFO: [VRFC 10-311] analyzing module Soglia
INFO: [VRFC 10-311] analyzing module System_Core
INFO: [VRFC 10-311] analyzing module Top_Dispatcher
INFO: [VRFC 10-311] analyzing module Tr_Module
INFO: [VRFC 10-311] analyzing module baud_rate_clk_gen
INFO: [VRFC 10-311] analyzing module baud_rate_clk_gen__parameterized0
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-311] analyzing module contalettere
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module counter_PARAM
INFO: [VRFC 10-311] analyzing module counter_SPI
INFO: [VRFC 10-311] analyzing module counter_SPI_6
INFO: [VRFC 10-311] analyzing module counter__parameterized0
INFO: [VRFC 10-311] analyzing module counter__parameterized1
INFO: [VRFC 10-311] analyzing module counter__parameterized2
INFO: [VRFC 10-311] analyzing module counter_clr
INFO: [VRFC 10-311] analyzing module counter_up
INFO: [VRFC 10-311] analyzing module counter_up_5
INFO: [VRFC 10-311] analyzing module data_buf
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-311] analyzing module debouncer_0
INFO: [VRFC 10-311] analyzing module debouncer_7
INFO: [VRFC 10-311] analyzing module display7segmenti
INFO: [VRFC 10-311] analyzing module doctor
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-311] analyzing module fsm_SPI_master
INFO: [VRFC 10-311] analyzing module fsm_r
INFO: [VRFC 10-311] analyzing module fsm_t
INFO: [VRFC 10-311] analyzing module gen_refresh
INFO: [VRFC 10-311] analyzing module mb_detector
INFO: [VRFC 10-311] analyzing module modeAdapter
INFO: [VRFC 10-311] analyzing module modeAdapterS
INFO: [VRFC 10-311] analyzing module modeAdapterS_4
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module registro
INFO: [VRFC 10-311] analyzing module top_DUT
INFO: [VRFC 10-311] analyzing module top_LEV
INFO: [VRFC 10-311] analyzing module top_rx
INFO: [VRFC 10-311] analyzing module top_tx
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_doctor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_doctor
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/func/xsim'
"xelab -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_doctor_func_synth xil_defaultlib.tb_doctor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_doctor_func_synth xil_defaultlib.tb_doctor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'tasto_status' on this module [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_doctor.v:31]
ERROR: [VRFC 10-3180] cannot find port 'sw' on this module [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_doctor.v:30]
WARNING: [VRFC 10-3755] too many parameters for module instance 'd1' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_doctor.v:30]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/func/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/func/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1863.301 ; gain = 139.285
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_doctor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_doctor_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xelab -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_doctor_behav xil_defaultlib.tb_doctor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_doctor_behav xil_defaultlib.tb_doctor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_doctor_behav -key {Behavioral:sim_1:Functional:tb_doctor} -tclbatch {tb_doctor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_doctor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 370 ns : File "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_doctor.v" Line 54
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2334.961 ; gain = 3.543
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_doctor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2334.961 ; gain = 3.543
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/func/xsim/tb_doctor_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/func/xsim/tb_doctor_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'tb_doctor' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj tb_doctor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/func/xsim/tb_doctor_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFSM
INFO: [VRFC 10-311] analyzing module Conta24h
INFO: [VRFC 10-311] analyzing module ContaLev
INFO: [VRFC 10-311] analyzing module CounterEn
INFO: [VRFC 10-311] analyzing module CounterEn_10
INFO: [VRFC 10-311] analyzing module CounterEn__parameterized0
INFO: [VRFC 10-311] analyzing module CounterEn__parameterized1
INFO: [VRFC 10-311] analyzing module EnableCounterDone
INFO: [VRFC 10-311] analyzing module EnableCounterDone_1
INFO: [VRFC 10-311] analyzing module EnableCounterDone_8
INFO: [VRFC 10-311] analyzing module FSM_Alarm
INFO: [VRFC 10-311] analyzing module FSM_GC
INFO: [VRFC 10-311] analyzing module FSM_SystemCore
INFO: [VRFC 10-311] analyzing module FSM_stage
INFO: [VRFC 10-311] analyzing module GCuart
INFO: [VRFC 10-311] analyzing module OMC
INFO: [VRFC 10-311] analyzing module OneClkRegister
INFO: [VRFC 10-311] analyzing module OneClkRegister_2
INFO: [VRFC 10-311] analyzing module OneClkRegister_9
INFO: [VRFC 10-311] analyzing module RegPar
INFO: [VRFC 10-311] analyzing module SPI_2slave
INFO: [VRFC 10-311] analyzing module SPI_master
INFO: [VRFC 10-311] analyzing module SPI_slave
INFO: [VRFC 10-311] analyzing module SPI_slave_3
INFO: [VRFC 10-311] analyzing module SPI_top
INFO: [VRFC 10-311] analyzing module Soglia
INFO: [VRFC 10-311] analyzing module System_Core
INFO: [VRFC 10-311] analyzing module Top_Dispatcher
INFO: [VRFC 10-311] analyzing module Tr_Module
INFO: [VRFC 10-311] analyzing module baud_rate_clk_gen
INFO: [VRFC 10-311] analyzing module baud_rate_clk_gen__parameterized0
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-311] analyzing module contalettere
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module counter_PARAM
INFO: [VRFC 10-311] analyzing module counter_SPI
INFO: [VRFC 10-311] analyzing module counter_SPI_6
INFO: [VRFC 10-311] analyzing module counter__parameterized0
INFO: [VRFC 10-311] analyzing module counter__parameterized1
INFO: [VRFC 10-311] analyzing module counter__parameterized2
INFO: [VRFC 10-311] analyzing module counter_clr
INFO: [VRFC 10-311] analyzing module counter_up
INFO: [VRFC 10-311] analyzing module counter_up_5
INFO: [VRFC 10-311] analyzing module data_buf
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-311] analyzing module debouncer_0
INFO: [VRFC 10-311] analyzing module debouncer_7
INFO: [VRFC 10-311] analyzing module display7segmenti
INFO: [VRFC 10-311] analyzing module doctor
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-311] analyzing module fsm_SPI_master
INFO: [VRFC 10-311] analyzing module fsm_r
INFO: [VRFC 10-311] analyzing module fsm_t
INFO: [VRFC 10-311] analyzing module gen_refresh
INFO: [VRFC 10-311] analyzing module mb_detector
INFO: [VRFC 10-311] analyzing module modeAdapter
INFO: [VRFC 10-311] analyzing module modeAdapterS
INFO: [VRFC 10-311] analyzing module modeAdapterS_4
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module registro
INFO: [VRFC 10-311] analyzing module top_DUT
INFO: [VRFC 10-311] analyzing module top_LEV
INFO: [VRFC 10-311] analyzing module top_rx
INFO: [VRFC 10-311] analyzing module top_tx
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_doctor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_doctor
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/func/xsim'
"xelab -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_doctor_func_synth xil_defaultlib.tb_doctor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_doctor_func_synth xil_defaultlib.tb_doctor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'tasto_status' on this module [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_doctor.v:31]
ERROR: [VRFC 10-3180] cannot find port 'sw' on this module [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_doctor.v:30]
WARNING: [VRFC 10-3755] too many parameters for module instance 'd1' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_doctor.v:30]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/func/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/func/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2334.961 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/timing/xsim/tb_doctor_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/timing/xsim/tb_doctor_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/timing/xsim/tb_doctor_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/timing/xsim/tb_doctor_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_doctor' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj tb_doctor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/timing/xsim/tb_doctor_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFSM
INFO: [VRFC 10-311] analyzing module Conta24h
INFO: [VRFC 10-311] analyzing module ContaLev
INFO: [VRFC 10-311] analyzing module CounterEn
INFO: [VRFC 10-311] analyzing module CounterEn_10
INFO: [VRFC 10-311] analyzing module CounterEn__parameterized0
INFO: [VRFC 10-311] analyzing module CounterEn__parameterized1
INFO: [VRFC 10-311] analyzing module EnableCounterDone
INFO: [VRFC 10-311] analyzing module EnableCounterDone_1
INFO: [VRFC 10-311] analyzing module EnableCounterDone_8
INFO: [VRFC 10-311] analyzing module FSM_Alarm
INFO: [VRFC 10-311] analyzing module FSM_GC
INFO: [VRFC 10-311] analyzing module FSM_SystemCore
INFO: [VRFC 10-311] analyzing module FSM_stage
INFO: [VRFC 10-311] analyzing module GCuart
INFO: [VRFC 10-311] analyzing module OMC
INFO: [VRFC 10-311] analyzing module OneClkRegister
INFO: [VRFC 10-311] analyzing module OneClkRegister_2
INFO: [VRFC 10-311] analyzing module OneClkRegister_9
INFO: [VRFC 10-311] analyzing module RegPar
INFO: [VRFC 10-311] analyzing module SPI_2slave
INFO: [VRFC 10-311] analyzing module SPI_master
INFO: [VRFC 10-311] analyzing module SPI_slave
INFO: [VRFC 10-311] analyzing module SPI_slave_3
INFO: [VRFC 10-311] analyzing module SPI_top
INFO: [VRFC 10-311] analyzing module Soglia
INFO: [VRFC 10-311] analyzing module System_Core
INFO: [VRFC 10-311] analyzing module Top_Dispatcher
INFO: [VRFC 10-311] analyzing module Tr_Module
INFO: [VRFC 10-311] analyzing module baud_rate_clk_gen
INFO: [VRFC 10-311] analyzing module baud_rate_clk_gen__parameterized0
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-311] analyzing module contalettere
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module counter_PARAM
INFO: [VRFC 10-311] analyzing module counter_SPI
INFO: [VRFC 10-311] analyzing module counter_SPI_6
INFO: [VRFC 10-311] analyzing module counter__parameterized0
INFO: [VRFC 10-311] analyzing module counter__parameterized1
INFO: [VRFC 10-311] analyzing module counter__parameterized2
INFO: [VRFC 10-311] analyzing module counter_clr
INFO: [VRFC 10-311] analyzing module counter_up
INFO: [VRFC 10-311] analyzing module counter_up_5
INFO: [VRFC 10-311] analyzing module data_buf
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-311] analyzing module debouncer_0
INFO: [VRFC 10-311] analyzing module debouncer_7
INFO: [VRFC 10-311] analyzing module display7segmenti
INFO: [VRFC 10-311] analyzing module doctor
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-311] analyzing module fsm_SPI_master
INFO: [VRFC 10-311] analyzing module fsm_r
INFO: [VRFC 10-311] analyzing module fsm_t
INFO: [VRFC 10-311] analyzing module gen_refresh
INFO: [VRFC 10-311] analyzing module mb_detector
INFO: [VRFC 10-311] analyzing module modeAdapter
INFO: [VRFC 10-311] analyzing module modeAdapterS
INFO: [VRFC 10-311] analyzing module modeAdapterS_4
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module registro
INFO: [VRFC 10-311] analyzing module top_DUT
INFO: [VRFC 10-311] analyzing module top_LEV
INFO: [VRFC 10-311] analyzing module top_rx
INFO: [VRFC 10-311] analyzing module top_tx
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_doctor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_doctor
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/timing/xsim'
"xelab -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_doctor_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_doctor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_doctor_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_doctor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'tasto_status' on this module [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_doctor.v:31]
ERROR: [VRFC 10-3180] cannot find port 'sw' on this module [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_doctor.v:30]
WARNING: [VRFC 10-3755] too many parameters for module instance 'd1' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_doctor.v:30]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/timing/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/timing/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2361.809 ; gain = 20.445
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_bp {C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/doctor.v} 32
remove_bps -file {C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/doctor.v} -line 32
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/func/xsim/tb_doctor_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/func/xsim/tb_doctor_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'tb_doctor' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj tb_doctor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/func/xsim/tb_doctor_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFSM
INFO: [VRFC 10-311] analyzing module Conta24h
INFO: [VRFC 10-311] analyzing module ContaLev
INFO: [VRFC 10-311] analyzing module CounterEn
INFO: [VRFC 10-311] analyzing module CounterEn_10
INFO: [VRFC 10-311] analyzing module CounterEn__parameterized0
INFO: [VRFC 10-311] analyzing module CounterEn__parameterized1
INFO: [VRFC 10-311] analyzing module EnableCounterDone
INFO: [VRFC 10-311] analyzing module EnableCounterDone_1
INFO: [VRFC 10-311] analyzing module EnableCounterDone_8
INFO: [VRFC 10-311] analyzing module FSM_Alarm
INFO: [VRFC 10-311] analyzing module FSM_GC
INFO: [VRFC 10-311] analyzing module FSM_SystemCore
INFO: [VRFC 10-311] analyzing module FSM_stage
INFO: [VRFC 10-311] analyzing module GCuart
INFO: [VRFC 10-311] analyzing module OMC
INFO: [VRFC 10-311] analyzing module OneClkRegister
INFO: [VRFC 10-311] analyzing module OneClkRegister_2
INFO: [VRFC 10-311] analyzing module OneClkRegister_9
INFO: [VRFC 10-311] analyzing module RegPar
INFO: [VRFC 10-311] analyzing module SPI_2slave
INFO: [VRFC 10-311] analyzing module SPI_master
INFO: [VRFC 10-311] analyzing module SPI_slave
INFO: [VRFC 10-311] analyzing module SPI_slave_3
INFO: [VRFC 10-311] analyzing module SPI_top
INFO: [VRFC 10-311] analyzing module Soglia
INFO: [VRFC 10-311] analyzing module System_Core
INFO: [VRFC 10-311] analyzing module Top_Dispatcher
INFO: [VRFC 10-311] analyzing module Tr_Module
INFO: [VRFC 10-311] analyzing module baud_rate_clk_gen
INFO: [VRFC 10-311] analyzing module baud_rate_clk_gen__parameterized0
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-311] analyzing module contalettere
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module counter_PARAM
INFO: [VRFC 10-311] analyzing module counter_SPI
INFO: [VRFC 10-311] analyzing module counter_SPI_6
INFO: [VRFC 10-311] analyzing module counter__parameterized0
INFO: [VRFC 10-311] analyzing module counter__parameterized1
INFO: [VRFC 10-311] analyzing module counter__parameterized2
INFO: [VRFC 10-311] analyzing module counter_clr
INFO: [VRFC 10-311] analyzing module counter_up
INFO: [VRFC 10-311] analyzing module counter_up_5
INFO: [VRFC 10-311] analyzing module data_buf
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-311] analyzing module debouncer_0
INFO: [VRFC 10-311] analyzing module debouncer_7
INFO: [VRFC 10-311] analyzing module display7segmenti
INFO: [VRFC 10-311] analyzing module doctor
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-311] analyzing module fsm_SPI_master
INFO: [VRFC 10-311] analyzing module fsm_r
INFO: [VRFC 10-311] analyzing module fsm_t
INFO: [VRFC 10-311] analyzing module gen_refresh
INFO: [VRFC 10-311] analyzing module mb_detector
INFO: [VRFC 10-311] analyzing module modeAdapter
INFO: [VRFC 10-311] analyzing module modeAdapterS
INFO: [VRFC 10-311] analyzing module modeAdapterS_4
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module registro
INFO: [VRFC 10-311] analyzing module top_DUT
INFO: [VRFC 10-311] analyzing module top_LEV
INFO: [VRFC 10-311] analyzing module top_rx
INFO: [VRFC 10-311] analyzing module top_tx
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_doctor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_doctor
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/func/xsim'
"xelab -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_doctor_func_synth xil_defaultlib.tb_doctor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_doctor_func_synth xil_defaultlib.tb_doctor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'tasto_status' on this module [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_doctor.v:31]
ERROR: [VRFC 10-3180] cannot find port 'sw' on this module [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_doctor.v:30]
WARNING: [VRFC 10-3755] too many parameters for module instance 'd1' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_doctor.v:30]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/func/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/func/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2361.809 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_doctor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_doctor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/EnableCounterDone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EnableCounterDone
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OneClkRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneClkRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2458] undeclared symbol cs, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/doctor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module doctor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_doctor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_doctor
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xelab -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_doctor_behav xil_defaultlib.tb_doctor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_doctor_behav xil_defaultlib.tb_doctor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EnableCounterDone(Nbit=4,MAX=13)
Compiling module xil_defaultlib.OneClkRegister
Compiling module xil_defaultlib.debouncer(Nbit=4,MAX=13)
Compiling module xil_defaultlib.doctor
Compiling module xil_defaultlib.tb_doctor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_doctor_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2361.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_doctor_behav -key {Behavioral:sim_1:Functional:tb_doctor} -tclbatch {tb_doctor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_doctor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 370 ns : File "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_doctor.v" Line 54
xsim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.836 ; gain = 11.027
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_doctor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2372.836 ; gain = 11.027
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2372.836 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/func/xsim/tb_doctor_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/func/xsim/tb_doctor_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'tb_doctor' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj tb_doctor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/func/xsim/tb_doctor_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFSM
INFO: [VRFC 10-311] analyzing module Conta24h
INFO: [VRFC 10-311] analyzing module ContaLev
INFO: [VRFC 10-311] analyzing module CounterEn
INFO: [VRFC 10-311] analyzing module CounterEn_10
INFO: [VRFC 10-311] analyzing module CounterEn__parameterized0
INFO: [VRFC 10-311] analyzing module CounterEn__parameterized1
INFO: [VRFC 10-311] analyzing module EnableCounterDone
INFO: [VRFC 10-311] analyzing module EnableCounterDone_1
INFO: [VRFC 10-311] analyzing module EnableCounterDone_8
INFO: [VRFC 10-311] analyzing module FSM_Alarm
INFO: [VRFC 10-311] analyzing module FSM_GC
INFO: [VRFC 10-311] analyzing module FSM_SystemCore
INFO: [VRFC 10-311] analyzing module FSM_stage
INFO: [VRFC 10-311] analyzing module GCuart
INFO: [VRFC 10-311] analyzing module OMC
INFO: [VRFC 10-311] analyzing module OneClkRegister
INFO: [VRFC 10-311] analyzing module OneClkRegister_2
INFO: [VRFC 10-311] analyzing module OneClkRegister_9
INFO: [VRFC 10-311] analyzing module RegPar
INFO: [VRFC 10-311] analyzing module SPI_2slave
INFO: [VRFC 10-311] analyzing module SPI_master
INFO: [VRFC 10-311] analyzing module SPI_slave
INFO: [VRFC 10-311] analyzing module SPI_slave_3
INFO: [VRFC 10-311] analyzing module SPI_top
INFO: [VRFC 10-311] analyzing module Soglia
INFO: [VRFC 10-311] analyzing module System_Core
INFO: [VRFC 10-311] analyzing module Top_Dispatcher
INFO: [VRFC 10-311] analyzing module Tr_Module
INFO: [VRFC 10-311] analyzing module baud_rate_clk_gen
INFO: [VRFC 10-311] analyzing module baud_rate_clk_gen__parameterized0
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-311] analyzing module contalettere
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module counter_PARAM
INFO: [VRFC 10-311] analyzing module counter_SPI
INFO: [VRFC 10-311] analyzing module counter_SPI_6
INFO: [VRFC 10-311] analyzing module counter__parameterized0
INFO: [VRFC 10-311] analyzing module counter__parameterized1
INFO: [VRFC 10-311] analyzing module counter__parameterized2
INFO: [VRFC 10-311] analyzing module counter_clr
INFO: [VRFC 10-311] analyzing module counter_up
INFO: [VRFC 10-311] analyzing module counter_up_5
INFO: [VRFC 10-311] analyzing module data_buf
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-311] analyzing module debouncer_0
INFO: [VRFC 10-311] analyzing module debouncer_7
INFO: [VRFC 10-311] analyzing module display7segmenti
INFO: [VRFC 10-311] analyzing module doctor
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-311] analyzing module fsm_SPI_master
INFO: [VRFC 10-311] analyzing module fsm_r
INFO: [VRFC 10-311] analyzing module fsm_t
INFO: [VRFC 10-311] analyzing module gen_refresh
INFO: [VRFC 10-311] analyzing module mb_detector
INFO: [VRFC 10-311] analyzing module modeAdapter
INFO: [VRFC 10-311] analyzing module modeAdapterS
INFO: [VRFC 10-311] analyzing module modeAdapterS_4
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module registro
INFO: [VRFC 10-311] analyzing module top_DUT
INFO: [VRFC 10-311] analyzing module top_LEV
INFO: [VRFC 10-311] analyzing module top_rx
INFO: [VRFC 10-311] analyzing module top_tx
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_doctor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_doctor
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/func/xsim'
"xelab -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_doctor_func_synth xil_defaultlib.tb_doctor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_doctor_func_synth xil_defaultlib.tb_doctor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'tasto_status' on this module [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_doctor.v:31]
ERROR: [VRFC 10-3180] cannot find port 'sw' on this module [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_doctor.v:30]
WARNING: [VRFC 10-3755] too many parameters for module instance 'd1' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_doctor.v:30]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/func/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/synth/func/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2372.836 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top topmodule [current_fileset]
update_compile_order -fileset sources_1
set_property top tb_topmodule [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_design rtl_1
write_schematic -format pdf -orientation portrait C:/Users/Andrea/Desktop/schematic.pdf
C:/Users/Andrea/Desktop/schematic.pdf
close_design
close_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2374.629 ; gain = 0.770
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Jan 28 18:48:24 2023] Launched synth_1...
Run output will be captured here: C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.runs/synth_1/runme.log
[Sat Jan 28 18:48:24 2023] Launched impl_1...
Run output will be captured here: C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.runs/impl_1/runme.log
set_property top System_Core [current_fileset]
update_compile_order -fileset sources_1
set_property top tb_systemcore [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_systemcore' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_systemcore_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CFSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conta24h
INFO: [VRFC 10-2458] undeclared symbol OM_en, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:30]
INFO: [VRFC 10-2458] undeclared symbol en1, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:32]
INFO: [VRFC 10-2458] undeclared symbol en2, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:33]
INFO: [VRFC 10-2458] undeclared symbol en3, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:34]
INFO: [VRFC 10-2458] undeclared symbol en_lost, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/ContaLev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ContaLev
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CounterEn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CounterEn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/DW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/EnableCounterDone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EnableCounterDone
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_Alarm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Alarm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_SystemCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_SystemCore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_TGC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_GC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/GCuart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GCuart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Led_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Led_Logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OMC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OneClkRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneClkRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Soglia.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Soglia
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module System_Core
INFO: [VRFC 10-2458] undeclared symbol dec, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:108]
INFO: [VRFC 10-2458] undeclared symbol set, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/andecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/contalettere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contalettere
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter_parameter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_PARAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2458] undeclared symbol cs, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/gen_refresh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_refresh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/simple_dual_one_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_dual_one_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7segmenti
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_systemcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_systemcore
INFO: [VRFC 10-2458] undeclared symbol o_massimo, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_systemcore.v:44]
INFO: [VRFC 10-2458] undeclared symbol o_change, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_systemcore.v:44]
INFO: [VRFC 10-2458] undeclared symbol o_status, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_systemcore.v:44]
INFO: [VRFC 10-2458] undeclared symbol o_history, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_systemcore.v:44]
INFO: [VRFC 10-2458] undeclared symbol postop, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_systemcore.v:44]
INFO: [VRFC 10-2458] undeclared symbol spi_data_2, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_systemcore.v:44]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2374.629 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xelab -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systemcore_behav xil_defaultlib.tb_systemcore xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systemcore_behav xil_defaultlib.tb_systemcore xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'lunghezza' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_systemcore.v:44]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 9 for port 'MAX' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EnableCounterDone(Nbit=20,MAX=20...
Compiling module xil_defaultlib.OneClkRegister
Compiling module xil_defaultlib.debouncer(Nbit=20,MAX=20000)
Compiling module xil_defaultlib.ContaLev
Compiling module xil_defaultlib.OMC(Max=6666667,Nbit=23)
Compiling module xil_defaultlib.CounterEn
Compiling module xil_defaultlib.Conta24h(OMmax=6666667)
Compiling module xil_defaultlib.FSM_SystemCore
Compiling module xil_defaultlib.Soglia
Compiling module xil_defaultlib.FSM_Alarm
Compiling module xil_defaultlib.FSM_GC
Compiling module xil_defaultlib.FSM_stage
Compiling module xil_defaultlib.CFSM
Compiling module xil_defaultlib.Led_Logic
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cat
Compiling module xil_defaultlib.andecoder
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.counter_PARAM(CNT_MAX=625000)
Compiling module xil_defaultlib.gen_refresh(MAX=625000)
Compiling module xil_defaultlib.display7segmenti
Compiling module xil_defaultlib.simple_dual_one_clock
Compiling module xil_defaultlib.DW
Compiling module xil_defaultlib.contalettere
Compiling module xil_defaultlib.GCuart
Compiling module xil_defaultlib.System_Core
Compiling module xil_defaultlib.tb_systemcore
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_systemcore_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim/xsim.dir/tb_systemcore_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim/xsim.dir/tb_systemcore_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Jan 28 18:55:13 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 116.473 ; gain = 16.742
INFO: [Common 17-206] Exiting Webtalk at Sat Jan 28 18:55:13 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 2374.629 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_systemcore_behav -key {Behavioral:sim_1:Functional:tb_systemcore} -tclbatch {tb_systemcore.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_systemcore.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_systemcore_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 2374.629 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2412.199 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_systemcore' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_systemcore_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CFSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conta24h
INFO: [VRFC 10-2458] undeclared symbol OM_en, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:30]
INFO: [VRFC 10-2458] undeclared symbol en1, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:32]
INFO: [VRFC 10-2458] undeclared symbol en2, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:33]
INFO: [VRFC 10-2458] undeclared symbol en3, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:34]
INFO: [VRFC 10-2458] undeclared symbol en_lost, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/ContaLev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ContaLev
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CounterEn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CounterEn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/DW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/EnableCounterDone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EnableCounterDone
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_Alarm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Alarm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_SystemCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_SystemCore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_TGC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_GC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/GCuart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GCuart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Led_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Led_Logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OMC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OneClkRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneClkRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Soglia.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Soglia
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module System_Core
INFO: [VRFC 10-2458] undeclared symbol dec, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:108]
INFO: [VRFC 10-2458] undeclared symbol set, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/andecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/contalettere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contalettere
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter_parameter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_PARAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2458] undeclared symbol cs, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/gen_refresh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_refresh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/simple_dual_one_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_dual_one_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7segmenti
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_systemcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_systemcore
INFO: [VRFC 10-2458] undeclared symbol o_massimo, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_systemcore.v:44]
INFO: [VRFC 10-2458] undeclared symbol o_change, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_systemcore.v:44]
INFO: [VRFC 10-2458] undeclared symbol o_status, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_systemcore.v:44]
INFO: [VRFC 10-2458] undeclared symbol o_history, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_systemcore.v:44]
INFO: [VRFC 10-2458] undeclared symbol postop, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_systemcore.v:44]
INFO: [VRFC 10-2458] undeclared symbol spi_data_2, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_systemcore.v:44]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2412.199 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xelab -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systemcore_behav xil_defaultlib.tb_systemcore xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systemcore_behav xil_defaultlib.tb_systemcore xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'lunghezza' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_systemcore.v:44]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 9 for port 'MAX' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EnableCounterDone(Nbit=4,MAX=13)
Compiling module xil_defaultlib.OneClkRegister
Compiling module xil_defaultlib.debouncer(Nbit=4,MAX=13)
Compiling module xil_defaultlib.ContaLev
Compiling module xil_defaultlib.OMC(Max=1,Nbit=1)
Compiling module xil_defaultlib.CounterEn
Compiling module xil_defaultlib.Conta24h(OMmax=1,OMbit=1)
Compiling module xil_defaultlib.FSM_SystemCore
Compiling module xil_defaultlib.Soglia
Compiling module xil_defaultlib.FSM_Alarm
Compiling module xil_defaultlib.FSM_GC
Compiling module xil_defaultlib.FSM_stage
Compiling module xil_defaultlib.CFSM
Compiling module xil_defaultlib.Led_Logic
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cat
Compiling module xil_defaultlib.andecoder
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.counter_PARAM(CNT_MAX=625000)
Compiling module xil_defaultlib.gen_refresh(MAX=625000)
Compiling module xil_defaultlib.display7segmenti
Compiling module xil_defaultlib.simple_dual_one_clock
Compiling module xil_defaultlib.DW
Compiling module xil_defaultlib.contalettere
Compiling module xil_defaultlib.GCuart
Compiling module xil_defaultlib.System_Core(Nbit=4,MAXD=13,TT=1,...
Compiling module xil_defaultlib.tb_systemcore
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_systemcore_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2412.199 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_systemcore_behav -key {Behavioral:sim_1:Functional:tb_systemcore} -tclbatch {tb_systemcore.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_systemcore.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_systemcore_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 2421.348 ; gain = 9.148
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_systemcore' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_systemcore_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CFSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conta24h
INFO: [VRFC 10-2458] undeclared symbol OM_en, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:30]
INFO: [VRFC 10-2458] undeclared symbol en1, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:32]
INFO: [VRFC 10-2458] undeclared symbol en2, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:33]
INFO: [VRFC 10-2458] undeclared symbol en3, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:34]
INFO: [VRFC 10-2458] undeclared symbol en_lost, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/ContaLev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ContaLev
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CounterEn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CounterEn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/DW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/EnableCounterDone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EnableCounterDone
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_Alarm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Alarm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_SystemCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_SystemCore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_TGC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_GC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/GCuart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GCuart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Led_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Led_Logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OMC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OneClkRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneClkRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Soglia.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Soglia
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module System_Core
INFO: [VRFC 10-2458] undeclared symbol dec, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:108]
INFO: [VRFC 10-2458] undeclared symbol set, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/andecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/contalettere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contalettere
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter_parameter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_PARAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2458] undeclared symbol cs, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/gen_refresh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_refresh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/simple_dual_one_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_dual_one_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7segmenti
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_systemcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_systemcore
INFO: [VRFC 10-2458] undeclared symbol postop, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_systemcore.v:44]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2421.348 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xelab -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systemcore_behav xil_defaultlib.tb_systemcore xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systemcore_behav xil_defaultlib.tb_systemcore xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 9 for port 'MAX' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EnableCounterDone(Nbit=4,MAX=13)
Compiling module xil_defaultlib.OneClkRegister
Compiling module xil_defaultlib.debouncer(Nbit=4,MAX=13)
Compiling module xil_defaultlib.ContaLev
Compiling module xil_defaultlib.OMC(Max=1,Nbit=1)
Compiling module xil_defaultlib.CounterEn
Compiling module xil_defaultlib.Conta24h(OMmax=1,OMbit=1)
Compiling module xil_defaultlib.FSM_SystemCore
Compiling module xil_defaultlib.Soglia
Compiling module xil_defaultlib.FSM_Alarm
Compiling module xil_defaultlib.FSM_GC
Compiling module xil_defaultlib.FSM_stage
Compiling module xil_defaultlib.CFSM
Compiling module xil_defaultlib.Led_Logic
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cat
Compiling module xil_defaultlib.andecoder
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.counter_PARAM(CNT_MAX=625000)
Compiling module xil_defaultlib.gen_refresh(MAX=625000)
Compiling module xil_defaultlib.display7segmenti
Compiling module xil_defaultlib.simple_dual_one_clock
Compiling module xil_defaultlib.DW
Compiling module xil_defaultlib.contalettere
Compiling module xil_defaultlib.GCuart
Compiling module xil_defaultlib.System_Core(Nbit=4,MAXD=13,TT=1,...
Compiling module xil_defaultlib.tb_systemcore
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_systemcore_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2421.348 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_systemcore_behav -key {Behavioral:sim_1:Functional:tb_systemcore} -tclbatch {tb_systemcore.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_systemcore.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_systemcore_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 2426.324 ; gain = 4.977
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_systemcore' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_systemcore_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CFSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conta24h
INFO: [VRFC 10-2458] undeclared symbol OM_en, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:30]
INFO: [VRFC 10-2458] undeclared symbol en1, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:32]
INFO: [VRFC 10-2458] undeclared symbol en2, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:33]
INFO: [VRFC 10-2458] undeclared symbol en3, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:34]
INFO: [VRFC 10-2458] undeclared symbol en_lost, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/ContaLev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ContaLev
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CounterEn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CounterEn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/DW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/EnableCounterDone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EnableCounterDone
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_Alarm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Alarm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_SystemCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_SystemCore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_TGC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_GC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/GCuart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GCuart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Led_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Led_Logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OMC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OneClkRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneClkRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Soglia.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Soglia
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module System_Core
INFO: [VRFC 10-2458] undeclared symbol dec, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:108]
INFO: [VRFC 10-2458] undeclared symbol set, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/andecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/contalettere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contalettere
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter_parameter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_PARAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2458] undeclared symbol cs, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/gen_refresh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_refresh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/simple_dual_one_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_dual_one_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7segmenti
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_systemcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_systemcore
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2426.324 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xelab -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systemcore_behav xil_defaultlib.tb_systemcore xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systemcore_behav xil_defaultlib.tb_systemcore xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 9 for port 'MAX' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EnableCounterDone(Nbit=4,MAX=13)
Compiling module xil_defaultlib.OneClkRegister
Compiling module xil_defaultlib.debouncer(Nbit=4,MAX=13)
Compiling module xil_defaultlib.ContaLev
Compiling module xil_defaultlib.OMC(Max=1,Nbit=1)
Compiling module xil_defaultlib.CounterEn
Compiling module xil_defaultlib.Conta24h(OMmax=1,OMbit=1)
Compiling module xil_defaultlib.FSM_SystemCore
Compiling module xil_defaultlib.Soglia
Compiling module xil_defaultlib.FSM_Alarm
Compiling module xil_defaultlib.FSM_GC
Compiling module xil_defaultlib.FSM_stage
Compiling module xil_defaultlib.CFSM
Compiling module xil_defaultlib.Led_Logic
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cat
Compiling module xil_defaultlib.andecoder
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.counter_PARAM(CNT_MAX=625000)
Compiling module xil_defaultlib.gen_refresh(MAX=625000)
Compiling module xil_defaultlib.display7segmenti
Compiling module xil_defaultlib.simple_dual_one_clock
Compiling module xil_defaultlib.DW
Compiling module xil_defaultlib.contalettere
Compiling module xil_defaultlib.GCuart
Compiling module xil_defaultlib.System_Core(Nbit=4,MAXD=13,TT=1,...
Compiling module xil_defaultlib.tb_systemcore
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_systemcore_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2426.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_systemcore_behav -key {Behavioral:sim_1:Functional:tb_systemcore} -tclbatch {tb_systemcore.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_systemcore.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_systemcore_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 2426.324 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_systemcore' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_systemcore_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CFSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conta24h
INFO: [VRFC 10-2458] undeclared symbol OM_en, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:30]
INFO: [VRFC 10-2458] undeclared symbol en1, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:32]
INFO: [VRFC 10-2458] undeclared symbol en2, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:33]
INFO: [VRFC 10-2458] undeclared symbol en3, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:34]
INFO: [VRFC 10-2458] undeclared symbol en_lost, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/ContaLev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ContaLev
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CounterEn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CounterEn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/DW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/EnableCounterDone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EnableCounterDone
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_Alarm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Alarm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_SystemCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_SystemCore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_TGC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_GC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/GCuart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GCuart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Led_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Led_Logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OMC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OneClkRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneClkRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Soglia.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Soglia
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module System_Core
INFO: [VRFC 10-2458] undeclared symbol dec, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:108]
INFO: [VRFC 10-2458] undeclared symbol set, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/andecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/contalettere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contalettere
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter_parameter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_PARAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2458] undeclared symbol cs, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/gen_refresh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_refresh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/simple_dual_one_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_dual_one_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7segmenti
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_systemcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_systemcore
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2426.324 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xelab -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systemcore_behav xil_defaultlib.tb_systemcore xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systemcore_behav xil_defaultlib.tb_systemcore xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 9 for port 'MAX' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EnableCounterDone(Nbit=4,MAX=13)
Compiling module xil_defaultlib.OneClkRegister
Compiling module xil_defaultlib.debouncer(Nbit=4,MAX=13)
Compiling module xil_defaultlib.ContaLev
Compiling module xil_defaultlib.OMC(Max=1,Nbit=1)
Compiling module xil_defaultlib.CounterEn
Compiling module xil_defaultlib.Conta24h(OMmax=1,OMbit=1)
Compiling module xil_defaultlib.FSM_SystemCore
Compiling module xil_defaultlib.Soglia
Compiling module xil_defaultlib.FSM_Alarm
Compiling module xil_defaultlib.FSM_GC
Compiling module xil_defaultlib.FSM_stage
Compiling module xil_defaultlib.CFSM
Compiling module xil_defaultlib.Led_Logic
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cat
Compiling module xil_defaultlib.andecoder
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.counter_PARAM(CNT_MAX=625000)
Compiling module xil_defaultlib.gen_refresh(MAX=625000)
Compiling module xil_defaultlib.display7segmenti
Compiling module xil_defaultlib.simple_dual_one_clock
Compiling module xil_defaultlib.DW
Compiling module xil_defaultlib.contalettere
Compiling module xil_defaultlib.GCuart
Compiling module xil_defaultlib.System_Core(Nbit=4,MAXD=13,TT=1,...
Compiling module xil_defaultlib.tb_systemcore
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_systemcore_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2426.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_systemcore_behav -key {Behavioral:sim_1:Functional:tb_systemcore} -tclbatch {tb_systemcore.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_systemcore.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_systemcore_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 2426.324 ; gain = 0.000
run 500 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_systemcore' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_systemcore_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CFSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conta24h
INFO: [VRFC 10-2458] undeclared symbol OM_en, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:30]
INFO: [VRFC 10-2458] undeclared symbol en1, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:32]
INFO: [VRFC 10-2458] undeclared symbol en2, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:33]
INFO: [VRFC 10-2458] undeclared symbol en3, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:34]
INFO: [VRFC 10-2458] undeclared symbol en_lost, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/ContaLev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ContaLev
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CounterEn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CounterEn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/DW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/EnableCounterDone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EnableCounterDone
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_Alarm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Alarm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_SystemCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_SystemCore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_TGC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_GC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/GCuart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GCuart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Led_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Led_Logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OMC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OneClkRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneClkRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Soglia.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Soglia
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module System_Core
INFO: [VRFC 10-2458] undeclared symbol dec, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:108]
INFO: [VRFC 10-2458] undeclared symbol set, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/andecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/contalettere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contalettere
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter_parameter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_PARAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2458] undeclared symbol cs, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/gen_refresh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_refresh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/simple_dual_one_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_dual_one_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7segmenti
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_systemcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_systemcore
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2426.324 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xelab -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systemcore_behav xil_defaultlib.tb_systemcore xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systemcore_behav xil_defaultlib.tb_systemcore xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 9 for port 'MAX' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EnableCounterDone(Nbit=4,MAX=13)
Compiling module xil_defaultlib.OneClkRegister
Compiling module xil_defaultlib.debouncer(Nbit=4,MAX=13)
Compiling module xil_defaultlib.ContaLev
Compiling module xil_defaultlib.OMC(Max=1,Nbit=1)
Compiling module xil_defaultlib.CounterEn
Compiling module xil_defaultlib.Conta24h(OMmax=1,OMbit=1)
Compiling module xil_defaultlib.FSM_SystemCore
Compiling module xil_defaultlib.Soglia
Compiling module xil_defaultlib.FSM_Alarm
Compiling module xil_defaultlib.FSM_GC
Compiling module xil_defaultlib.FSM_stage
Compiling module xil_defaultlib.CFSM
Compiling module xil_defaultlib.Led_Logic
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cat
Compiling module xil_defaultlib.andecoder
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.counter_PARAM(CNT_MAX=625000)
Compiling module xil_defaultlib.gen_refresh(MAX=625000)
Compiling module xil_defaultlib.display7segmenti
Compiling module xil_defaultlib.simple_dual_one_clock
Compiling module xil_defaultlib.DW
Compiling module xil_defaultlib.contalettere
Compiling module xil_defaultlib.GCuart
Compiling module xil_defaultlib.System_Core(Nbit=4,MAXD=13,TT=1,...
Compiling module xil_defaultlib.tb_systemcore
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_systemcore_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2426.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_systemcore_behav -key {Behavioral:sim_1:Functional:tb_systemcore} -tclbatch {tb_systemcore.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_systemcore.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_systemcore_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2426.324 ; gain = 0.000
run 500 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_systemcore' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_systemcore_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CFSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conta24h
INFO: [VRFC 10-2458] undeclared symbol OM_en, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:30]
INFO: [VRFC 10-2458] undeclared symbol en1, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:32]
INFO: [VRFC 10-2458] undeclared symbol en2, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:33]
INFO: [VRFC 10-2458] undeclared symbol en3, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:34]
INFO: [VRFC 10-2458] undeclared symbol en_lost, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/ContaLev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ContaLev
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CounterEn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CounterEn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/DW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/EnableCounterDone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EnableCounterDone
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_Alarm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Alarm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_SystemCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_SystemCore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_TGC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_GC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/GCuart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GCuart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Led_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Led_Logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OMC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OneClkRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneClkRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Soglia.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Soglia
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module System_Core
INFO: [VRFC 10-2458] undeclared symbol dec, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:108]
INFO: [VRFC 10-2458] undeclared symbol set, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/andecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/contalettere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contalettere
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter_parameter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_PARAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2458] undeclared symbol cs, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/gen_refresh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_refresh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/simple_dual_one_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_dual_one_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7segmenti
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_systemcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_systemcore
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2426.324 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xelab -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systemcore_behav xil_defaultlib.tb_systemcore xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systemcore_behav xil_defaultlib.tb_systemcore xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 9 for port 'MAX' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EnableCounterDone(Nbit=4,MAX=13)
Compiling module xil_defaultlib.OneClkRegister
Compiling module xil_defaultlib.debouncer(Nbit=4,MAX=13)
Compiling module xil_defaultlib.ContaLev
Compiling module xil_defaultlib.OMC(Max=1,Nbit=1)
Compiling module xil_defaultlib.CounterEn
Compiling module xil_defaultlib.Conta24h(OMmax=1,OMbit=1)
Compiling module xil_defaultlib.FSM_SystemCore
Compiling module xil_defaultlib.Soglia
Compiling module xil_defaultlib.FSM_Alarm
Compiling module xil_defaultlib.FSM_GC
Compiling module xil_defaultlib.FSM_stage
Compiling module xil_defaultlib.CFSM
Compiling module xil_defaultlib.Led_Logic
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cat
Compiling module xil_defaultlib.andecoder
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.counter_PARAM(CNT_MAX=625000)
Compiling module xil_defaultlib.gen_refresh(MAX=625000)
Compiling module xil_defaultlib.display7segmenti
Compiling module xil_defaultlib.simple_dual_one_clock
Compiling module xil_defaultlib.DW
Compiling module xil_defaultlib.contalettere
Compiling module xil_defaultlib.GCuart
Compiling module xil_defaultlib.System_Core(Nbit=4,MAXD=13,TT=1,...
Compiling module xil_defaultlib.tb_systemcore
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_systemcore_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2426.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_systemcore_behav -key {Behavioral:sim_1:Functional:tb_systemcore} -tclbatch {tb_systemcore.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_systemcore.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_systemcore_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 2426.324 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_systemcore' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_systemcore_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CFSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conta24h
INFO: [VRFC 10-2458] undeclared symbol OM_en, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:30]
INFO: [VRFC 10-2458] undeclared symbol en1, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:32]
INFO: [VRFC 10-2458] undeclared symbol en2, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:33]
INFO: [VRFC 10-2458] undeclared symbol en3, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:34]
INFO: [VRFC 10-2458] undeclared symbol en_lost, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/ContaLev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ContaLev
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CounterEn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CounterEn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/DW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/EnableCounterDone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EnableCounterDone
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_Alarm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Alarm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_SystemCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_SystemCore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_TGC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_GC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/GCuart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GCuart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Led_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Led_Logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OMC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OneClkRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneClkRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Soglia.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Soglia
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module System_Core
INFO: [VRFC 10-2458] undeclared symbol dec, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:108]
INFO: [VRFC 10-2458] undeclared symbol set, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/andecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/contalettere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contalettere
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter_parameter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_PARAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2458] undeclared symbol cs, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/gen_refresh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_refresh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/simple_dual_one_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_dual_one_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7segmenti
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_systemcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_systemcore
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2426.324 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xelab -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systemcore_behav xil_defaultlib.tb_systemcore xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systemcore_behav xil_defaultlib.tb_systemcore xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 9 for port 'MAX' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EnableCounterDone(Nbit=4,MAX=13)
Compiling module xil_defaultlib.OneClkRegister
Compiling module xil_defaultlib.debouncer(Nbit=4,MAX=13)
Compiling module xil_defaultlib.ContaLev
Compiling module xil_defaultlib.OMC(Max=1,Nbit=1)
Compiling module xil_defaultlib.CounterEn
Compiling module xil_defaultlib.Conta24h(OMmax=1,OMbit=1)
Compiling module xil_defaultlib.FSM_SystemCore
Compiling module xil_defaultlib.Soglia
Compiling module xil_defaultlib.FSM_Alarm
Compiling module xil_defaultlib.FSM_GC
Compiling module xil_defaultlib.FSM_stage
Compiling module xil_defaultlib.CFSM
Compiling module xil_defaultlib.Led_Logic
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cat
Compiling module xil_defaultlib.andecoder
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.counter_PARAM(CNT_MAX=625000)
Compiling module xil_defaultlib.gen_refresh(MAX=625000)
Compiling module xil_defaultlib.display7segmenti
Compiling module xil_defaultlib.simple_dual_one_clock
Compiling module xil_defaultlib.DW
Compiling module xil_defaultlib.contalettere
Compiling module xil_defaultlib.GCuart
Compiling module xil_defaultlib.System_Core(Nbit=4,MAXD=13,TT=1,...
Compiling module xil_defaultlib.tb_systemcore
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_systemcore_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2426.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_systemcore_behav -key {Behavioral:sim_1:Functional:tb_systemcore} -tclbatch {tb_systemcore.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_systemcore.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_systemcore_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 2426.324 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_systemcore' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_systemcore_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CFSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conta24h
INFO: [VRFC 10-2458] undeclared symbol OM_en, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:30]
INFO: [VRFC 10-2458] undeclared symbol en1, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:32]
INFO: [VRFC 10-2458] undeclared symbol en2, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:33]
INFO: [VRFC 10-2458] undeclared symbol en3, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:34]
INFO: [VRFC 10-2458] undeclared symbol en_lost, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/ContaLev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ContaLev
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CounterEn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CounterEn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/DW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/EnableCounterDone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EnableCounterDone
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_Alarm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Alarm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_SystemCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_SystemCore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_TGC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_GC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/GCuart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GCuart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Led_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Led_Logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OMC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OneClkRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneClkRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Soglia.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Soglia
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module System_Core
INFO: [VRFC 10-2458] undeclared symbol dec, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:108]
INFO: [VRFC 10-2458] undeclared symbol set, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/andecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/contalettere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contalettere
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter_parameter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_PARAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2458] undeclared symbol cs, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/gen_refresh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_refresh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/simple_dual_one_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_dual_one_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7segmenti
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_systemcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_systemcore
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2426.324 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xelab -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systemcore_behav xil_defaultlib.tb_systemcore xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systemcore_behav xil_defaultlib.tb_systemcore xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 9 for port 'MAX' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EnableCounterDone(Nbit=4,MAX=13)
Compiling module xil_defaultlib.OneClkRegister
Compiling module xil_defaultlib.debouncer(Nbit=4,MAX=13)
Compiling module xil_defaultlib.ContaLev
Compiling module xil_defaultlib.OMC(Max=1,Nbit=1)
Compiling module xil_defaultlib.CounterEn
Compiling module xil_defaultlib.Conta24h(OMmax=1,OMbit=1)
Compiling module xil_defaultlib.FSM_SystemCore
Compiling module xil_defaultlib.Soglia
Compiling module xil_defaultlib.FSM_Alarm
Compiling module xil_defaultlib.FSM_GC
Compiling module xil_defaultlib.FSM_stage
Compiling module xil_defaultlib.CFSM
Compiling module xil_defaultlib.Led_Logic
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cat
Compiling module xil_defaultlib.andecoder
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.counter_PARAM(CNT_MAX=625000)
Compiling module xil_defaultlib.gen_refresh(MAX=625000)
Compiling module xil_defaultlib.display7segmenti
Compiling module xil_defaultlib.simple_dual_one_clock
Compiling module xil_defaultlib.DW
Compiling module xil_defaultlib.contalettere
Compiling module xil_defaultlib.GCuart
Compiling module xil_defaultlib.System_Core(Nbit=4,MAXD=13,TT=1,...
Compiling module xil_defaultlib.tb_systemcore
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_systemcore_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2426.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_systemcore_behav -key {Behavioral:sim_1:Functional:tb_systemcore} -tclbatch {tb_systemcore.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_systemcore.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_systemcore_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 2426.324 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_systemcore' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_systemcore_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CFSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conta24h
INFO: [VRFC 10-2458] undeclared symbol OM_en, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:30]
INFO: [VRFC 10-2458] undeclared symbol en1, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:32]
INFO: [VRFC 10-2458] undeclared symbol en2, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:33]
INFO: [VRFC 10-2458] undeclared symbol en3, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:34]
INFO: [VRFC 10-2458] undeclared symbol en_lost, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/ContaLev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ContaLev
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CounterEn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CounterEn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/DW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/EnableCounterDone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EnableCounterDone
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_Alarm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Alarm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_SystemCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_SystemCore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_TGC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_GC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/GCuart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GCuart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Led_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Led_Logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OMC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OneClkRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneClkRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Soglia.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Soglia
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module System_Core
INFO: [VRFC 10-2458] undeclared symbol dec, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:108]
INFO: [VRFC 10-2458] undeclared symbol set, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/andecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/contalettere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contalettere
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter_parameter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_PARAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2458] undeclared symbol cs, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/gen_refresh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_refresh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/simple_dual_one_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_dual_one_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7segmenti
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_systemcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_systemcore
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2426.324 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xelab -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systemcore_behav xil_defaultlib.tb_systemcore xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systemcore_behav xil_defaultlib.tb_systemcore xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 9 for port 'MAX' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EnableCounterDone(Nbit=4,MAX=13)
Compiling module xil_defaultlib.OneClkRegister
Compiling module xil_defaultlib.debouncer(Nbit=4,MAX=13)
Compiling module xil_defaultlib.ContaLev
Compiling module xil_defaultlib.OMC(Max=1,Nbit=1)
Compiling module xil_defaultlib.CounterEn
Compiling module xil_defaultlib.Conta24h(OMmax=1,OMbit=1)
Compiling module xil_defaultlib.FSM_SystemCore
Compiling module xil_defaultlib.Soglia
Compiling module xil_defaultlib.FSM_Alarm
Compiling module xil_defaultlib.FSM_GC
Compiling module xil_defaultlib.FSM_stage
Compiling module xil_defaultlib.CFSM
Compiling module xil_defaultlib.Led_Logic
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cat
Compiling module xil_defaultlib.andecoder
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.counter_PARAM(CNT_MAX=625000)
Compiling module xil_defaultlib.gen_refresh(MAX=625000)
Compiling module xil_defaultlib.display7segmenti
Compiling module xil_defaultlib.simple_dual_one_clock
Compiling module xil_defaultlib.DW
Compiling module xil_defaultlib.contalettere
Compiling module xil_defaultlib.GCuart
Compiling module xil_defaultlib.System_Core(Nbit=4,MAXD=13,TT=1,...
Compiling module xil_defaultlib.tb_systemcore
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_systemcore_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2426.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_systemcore_behav -key {Behavioral:sim_1:Functional:tb_systemcore} -tclbatch {tb_systemcore.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_systemcore.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_systemcore_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2426.324 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_systemcore' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_systemcore_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CFSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conta24h
INFO: [VRFC 10-2458] undeclared symbol OM_en, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:30]
INFO: [VRFC 10-2458] undeclared symbol en1, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:32]
INFO: [VRFC 10-2458] undeclared symbol en2, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:33]
INFO: [VRFC 10-2458] undeclared symbol en3, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:34]
INFO: [VRFC 10-2458] undeclared symbol en_lost, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/ContaLev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ContaLev
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CounterEn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CounterEn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/DW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/EnableCounterDone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EnableCounterDone
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_Alarm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Alarm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_SystemCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_SystemCore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_TGC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_GC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/GCuart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GCuart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Led_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Led_Logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OMC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OneClkRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneClkRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Soglia.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Soglia
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module System_Core
INFO: [VRFC 10-2458] undeclared symbol dec, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:108]
INFO: [VRFC 10-2458] undeclared symbol set, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/andecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/contalettere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contalettere
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter_parameter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_PARAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2458] undeclared symbol cs, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/gen_refresh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_refresh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/simple_dual_one_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_dual_one_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7segmenti
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_systemcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_systemcore
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2426.324 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xelab -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systemcore_behav xil_defaultlib.tb_systemcore xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systemcore_behav xil_defaultlib.tb_systemcore xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 9 for port 'MAX' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EnableCounterDone(Nbit=4,MAX=13)
Compiling module xil_defaultlib.OneClkRegister
Compiling module xil_defaultlib.debouncer(Nbit=4,MAX=13)
Compiling module xil_defaultlib.ContaLev
Compiling module xil_defaultlib.OMC(Max=1,Nbit=1)
Compiling module xil_defaultlib.CounterEn
Compiling module xil_defaultlib.Conta24h(OMmax=1,OMbit=1)
Compiling module xil_defaultlib.FSM_SystemCore
Compiling module xil_defaultlib.Soglia
Compiling module xil_defaultlib.FSM_Alarm
Compiling module xil_defaultlib.FSM_GC
Compiling module xil_defaultlib.FSM_stage
Compiling module xil_defaultlib.CFSM
Compiling module xil_defaultlib.Led_Logic
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cat
Compiling module xil_defaultlib.andecoder
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.counter_PARAM(CNT_MAX=625000)
Compiling module xil_defaultlib.gen_refresh(MAX=625000)
Compiling module xil_defaultlib.display7segmenti
Compiling module xil_defaultlib.simple_dual_one_clock
Compiling module xil_defaultlib.DW
Compiling module xil_defaultlib.contalettere
Compiling module xil_defaultlib.GCuart
Compiling module xil_defaultlib.System_Core(Nbit=4,MAXD=13,TT=1,...
Compiling module xil_defaultlib.tb_systemcore
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_systemcore_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2426.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_systemcore_behav -key {Behavioral:sim_1:Functional:tb_systemcore} -tclbatch {tb_systemcore.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_systemcore.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_systemcore_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 2426.324 ; gain = 0.000
run 500 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_systemcore' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_systemcore_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CFSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conta24h
INFO: [VRFC 10-2458] undeclared symbol OM_en, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:30]
INFO: [VRFC 10-2458] undeclared symbol en1, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:32]
INFO: [VRFC 10-2458] undeclared symbol en2, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:33]
INFO: [VRFC 10-2458] undeclared symbol en3, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:34]
INFO: [VRFC 10-2458] undeclared symbol en_lost, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/ContaLev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ContaLev
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CounterEn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CounterEn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/DW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/EnableCounterDone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EnableCounterDone
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_Alarm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Alarm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_SystemCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_SystemCore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_TGC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_GC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/GCuart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GCuart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Led_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Led_Logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OMC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OneClkRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneClkRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Soglia.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Soglia
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module System_Core
INFO: [VRFC 10-2458] undeclared symbol dec, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:108]
INFO: [VRFC 10-2458] undeclared symbol set, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/andecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/contalettere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contalettere
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter_parameter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_PARAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2458] undeclared symbol cs, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/gen_refresh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_refresh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/simple_dual_one_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_dual_one_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7segmenti
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_systemcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_systemcore
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2426.324 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xelab -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systemcore_behav xil_defaultlib.tb_systemcore xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systemcore_behav xil_defaultlib.tb_systemcore xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 9 for port 'MAX' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EnableCounterDone(Nbit=4,MAX=13)
Compiling module xil_defaultlib.OneClkRegister
Compiling module xil_defaultlib.debouncer(Nbit=4,MAX=13)
Compiling module xil_defaultlib.ContaLev
Compiling module xil_defaultlib.OMC(Max=1,Nbit=1)
Compiling module xil_defaultlib.CounterEn
Compiling module xil_defaultlib.Conta24h(OMmax=1,OMbit=1)
Compiling module xil_defaultlib.FSM_SystemCore
Compiling module xil_defaultlib.Soglia
Compiling module xil_defaultlib.FSM_Alarm
Compiling module xil_defaultlib.FSM_GC
Compiling module xil_defaultlib.FSM_stage
Compiling module xil_defaultlib.CFSM
Compiling module xil_defaultlib.Led_Logic
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cat
Compiling module xil_defaultlib.andecoder
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.counter_PARAM(CNT_MAX=625000)
Compiling module xil_defaultlib.gen_refresh(MAX=625000)
Compiling module xil_defaultlib.display7segmenti
Compiling module xil_defaultlib.simple_dual_one_clock
Compiling module xil_defaultlib.DW
Compiling module xil_defaultlib.contalettere
Compiling module xil_defaultlib.GCuart
Compiling module xil_defaultlib.System_Core(Nbit=4,MAXD=13,TT=1,...
Compiling module xil_defaultlib.tb_systemcore
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_systemcore_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2426.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_systemcore_behav -key {Behavioral:sim_1:Functional:tb_systemcore} -tclbatch {tb_systemcore.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_systemcore.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_systemcore_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2426.324 ; gain = 0.000
run 50 us
run 50 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_systemcore' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_systemcore_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_systemcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_systemcore
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xelab -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systemcore_behav xil_defaultlib.tb_systemcore xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systemcore_behav xil_defaultlib.tb_systemcore xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 9 for port 'MAX' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EnableCounterDone(Nbit=4,MAX=13)
Compiling module xil_defaultlib.OneClkRegister
Compiling module xil_defaultlib.debouncer(Nbit=4,MAX=13)
Compiling module xil_defaultlib.ContaLev
Compiling module xil_defaultlib.OMC(Max=1,Nbit=1)
Compiling module xil_defaultlib.CounterEn
Compiling module xil_defaultlib.Conta24h(OMmax=1,OMbit=1)
Compiling module xil_defaultlib.FSM_SystemCore
Compiling module xil_defaultlib.Soglia
Compiling module xil_defaultlib.FSM_Alarm
Compiling module xil_defaultlib.FSM_GC
Compiling module xil_defaultlib.FSM_stage
Compiling module xil_defaultlib.CFSM
Compiling module xil_defaultlib.Led_Logic
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cat
Compiling module xil_defaultlib.andecoder
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.counter_PARAM(CNT_MAX=625000)
Compiling module xil_defaultlib.gen_refresh(MAX=625000)
Compiling module xil_defaultlib.display7segmenti
Compiling module xil_defaultlib.simple_dual_one_clock
Compiling module xil_defaultlib.DW
Compiling module xil_defaultlib.contalettere
Compiling module xil_defaultlib.GCuart
Compiling module xil_defaultlib.System_Core(Nbit=4,MAXD=13,TT=1,...
Compiling module xil_defaultlib.tb_systemcore
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_systemcore_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2426.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_systemcore_behav -key {Behavioral:sim_1:Functional:tb_systemcore} -tclbatch {tb_systemcore.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_systemcore.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_systemcore_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2426.324 ; gain = 0.000
run 50 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_systemcore' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_systemcore_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CFSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conta24h
INFO: [VRFC 10-2458] undeclared symbol OM_en, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:30]
INFO: [VRFC 10-2458] undeclared symbol en1, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:32]
INFO: [VRFC 10-2458] undeclared symbol en2, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:33]
INFO: [VRFC 10-2458] undeclared symbol en3, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:34]
INFO: [VRFC 10-2458] undeclared symbol en_lost, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/ContaLev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ContaLev
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CounterEn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CounterEn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/DW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/EnableCounterDone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EnableCounterDone
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_Alarm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Alarm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_SystemCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_SystemCore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_TGC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_GC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/GCuart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GCuart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Led_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Led_Logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OMC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OneClkRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneClkRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Soglia.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Soglia
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module System_Core
INFO: [VRFC 10-2458] undeclared symbol dec, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:108]
INFO: [VRFC 10-2458] undeclared symbol set, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/andecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/contalettere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contalettere
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter_parameter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_PARAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2458] undeclared symbol cs, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/gen_refresh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_refresh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/simple_dual_one_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_dual_one_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7segmenti
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_systemcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_systemcore
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2426.324 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xelab -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systemcore_behav xil_defaultlib.tb_systemcore xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systemcore_behav xil_defaultlib.tb_systemcore xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 9 for port 'MAX' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EnableCounterDone(Nbit=4,MAX=13)
Compiling module xil_defaultlib.OneClkRegister
Compiling module xil_defaultlib.debouncer(Nbit=4,MAX=13)
Compiling module xil_defaultlib.ContaLev
Compiling module xil_defaultlib.OMC(Max=1,Nbit=1)
Compiling module xil_defaultlib.CounterEn
Compiling module xil_defaultlib.Conta24h(OMmax=1,OMbit=1)
Compiling module xil_defaultlib.FSM_SystemCore
Compiling module xil_defaultlib.Soglia
Compiling module xil_defaultlib.FSM_Alarm
Compiling module xil_defaultlib.FSM_GC
Compiling module xil_defaultlib.FSM_stage
Compiling module xil_defaultlib.CFSM
Compiling module xil_defaultlib.Led_Logic
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cat
Compiling module xil_defaultlib.andecoder
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.counter_PARAM(CNT_MAX=625000)
Compiling module xil_defaultlib.gen_refresh(MAX=625000)
Compiling module xil_defaultlib.display7segmenti
Compiling module xil_defaultlib.simple_dual_one_clock
Compiling module xil_defaultlib.DW
Compiling module xil_defaultlib.contalettere
Compiling module xil_defaultlib.GCuart
Compiling module xil_defaultlib.System_Core(Nbit=4,MAXD=13,TT=1,...
Compiling module xil_defaultlib.tb_systemcore
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_systemcore_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2426.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_systemcore_behav -key {Behavioral:sim_1:Functional:tb_systemcore} -tclbatch {tb_systemcore.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_systemcore.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_systemcore_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2426.324 ; gain = 0.000
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_systemcore' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_systemcore_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CFSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conta24h
INFO: [VRFC 10-2458] undeclared symbol OM_en, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:30]
INFO: [VRFC 10-2458] undeclared symbol en1, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:32]
INFO: [VRFC 10-2458] undeclared symbol en2, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:33]
INFO: [VRFC 10-2458] undeclared symbol en3, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:34]
INFO: [VRFC 10-2458] undeclared symbol en_lost, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/ContaLev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ContaLev
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CounterEn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CounterEn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/DW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/EnableCounterDone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EnableCounterDone
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_Alarm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Alarm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_SystemCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_SystemCore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_TGC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_GC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/GCuart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GCuart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Led_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Led_Logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OMC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OneClkRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneClkRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Soglia.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Soglia
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module System_Core
INFO: [VRFC 10-2458] undeclared symbol dec, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:108]
INFO: [VRFC 10-2458] undeclared symbol set, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/andecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/contalettere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contalettere
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter_parameter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_PARAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2458] undeclared symbol cs, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/gen_refresh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_refresh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/simple_dual_one_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_dual_one_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7segmenti
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_systemcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_systemcore
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2426.324 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xelab -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systemcore_behav xil_defaultlib.tb_systemcore xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systemcore_behav xil_defaultlib.tb_systemcore xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 9 for port 'MAX' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EnableCounterDone(Nbit=4,MAX=13)
Compiling module xil_defaultlib.OneClkRegister
Compiling module xil_defaultlib.debouncer(Nbit=4,MAX=13)
Compiling module xil_defaultlib.ContaLev
Compiling module xil_defaultlib.OMC(Max=1,Nbit=1)
Compiling module xil_defaultlib.CounterEn
Compiling module xil_defaultlib.Conta24h(OMmax=1,OMbit=1)
Compiling module xil_defaultlib.FSM_SystemCore
Compiling module xil_defaultlib.Soglia
Compiling module xil_defaultlib.FSM_Alarm
Compiling module xil_defaultlib.FSM_GC
Compiling module xil_defaultlib.FSM_stage
Compiling module xil_defaultlib.CFSM
Compiling module xil_defaultlib.Led_Logic
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cat
Compiling module xil_defaultlib.andecoder
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.counter_PARAM(CNT_MAX=625000)
Compiling module xil_defaultlib.gen_refresh(MAX=625000)
Compiling module xil_defaultlib.display7segmenti
Compiling module xil_defaultlib.simple_dual_one_clock
Compiling module xil_defaultlib.DW
Compiling module xil_defaultlib.contalettere
Compiling module xil_defaultlib.GCuart
Compiling module xil_defaultlib.System_Core(Nbit=4,MAXD=13,TT=1,...
Compiling module xil_defaultlib.tb_systemcore
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_systemcore_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2426.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_systemcore_behav -key {Behavioral:sim_1:Functional:tb_systemcore} -tclbatch {tb_systemcore.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_systemcore.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_systemcore_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 2428.500 ; gain = 2.176
run 50 us
run 50 us
run 50 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2435.613 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_systemcore' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_systemcore_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CFSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conta24h
INFO: [VRFC 10-2458] undeclared symbol OM_en, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:30]
INFO: [VRFC 10-2458] undeclared symbol en1, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:32]
INFO: [VRFC 10-2458] undeclared symbol en2, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:33]
INFO: [VRFC 10-2458] undeclared symbol en3, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:34]
INFO: [VRFC 10-2458] undeclared symbol en_lost, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/ContaLev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ContaLev
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CounterEn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CounterEn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/DW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/EnableCounterDone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EnableCounterDone
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_Alarm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Alarm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_SystemCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_SystemCore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_TGC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_GC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/GCuart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GCuart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Led_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Led_Logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OMC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OneClkRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneClkRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Soglia.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Soglia
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module System_Core
INFO: [VRFC 10-2458] undeclared symbol dec, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:108]
INFO: [VRFC 10-2458] undeclared symbol set, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/andecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/contalettere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contalettere
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter_parameter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_PARAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2458] undeclared symbol cs, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/gen_refresh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_refresh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/simple_dual_one_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_dual_one_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7segmenti
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_systemcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_systemcore
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2435.613 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xelab -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systemcore_behav xil_defaultlib.tb_systemcore xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systemcore_behav xil_defaultlib.tb_systemcore xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 9 for port 'MAX' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EnableCounterDone(Nbit=4,MAX=13)
Compiling module xil_defaultlib.OneClkRegister
Compiling module xil_defaultlib.debouncer(Nbit=4,MAX=13)
Compiling module xil_defaultlib.ContaLev
Compiling module xil_defaultlib.OMC(Max=1,Nbit=1)
Compiling module xil_defaultlib.CounterEn
Compiling module xil_defaultlib.Conta24h(OMmax=1,OMbit=1)
Compiling module xil_defaultlib.FSM_SystemCore
Compiling module xil_defaultlib.Soglia
Compiling module xil_defaultlib.FSM_Alarm
Compiling module xil_defaultlib.FSM_GC
Compiling module xil_defaultlib.FSM_stage
Compiling module xil_defaultlib.CFSM
Compiling module xil_defaultlib.Led_Logic
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cat
Compiling module xil_defaultlib.andecoder
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.counter_PARAM(CNT_MAX=625000)
Compiling module xil_defaultlib.gen_refresh(MAX=625000)
Compiling module xil_defaultlib.display7segmenti
Compiling module xil_defaultlib.simple_dual_one_clock
Compiling module xil_defaultlib.DW
Compiling module xil_defaultlib.contalettere
Compiling module xil_defaultlib.GCuart
Compiling module xil_defaultlib.System_Core(Nbit=4,MAXD=13,TT=1,...
Compiling module xil_defaultlib.tb_systemcore
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_systemcore_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2435.613 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_systemcore_behav -key {Behavioral:sim_1:Functional:tb_systemcore} -tclbatch {tb_systemcore.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_systemcore.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2441.277 ; gain = 5.664
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_systemcore_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2441.277 ; gain = 5.664
run 50 us
run 50 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_systemcore' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_systemcore_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CFSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conta24h
INFO: [VRFC 10-2458] undeclared symbol OM_en, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:30]
INFO: [VRFC 10-2458] undeclared symbol en1, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:32]
INFO: [VRFC 10-2458] undeclared symbol en2, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:33]
INFO: [VRFC 10-2458] undeclared symbol en3, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:34]
INFO: [VRFC 10-2458] undeclared symbol en_lost, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/ContaLev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ContaLev
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CounterEn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CounterEn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/DW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/EnableCounterDone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EnableCounterDone
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_Alarm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Alarm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_SystemCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_SystemCore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_TGC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_GC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/GCuart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GCuart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Led_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Led_Logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OMC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OneClkRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneClkRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Soglia.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Soglia
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module System_Core
INFO: [VRFC 10-2458] undeclared symbol dec, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:108]
INFO: [VRFC 10-2458] undeclared symbol set, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/andecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/contalettere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contalettere
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter_parameter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_PARAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2458] undeclared symbol cs, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/gen_refresh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_refresh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/simple_dual_one_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_dual_one_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7segmenti
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_systemcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_systemcore
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2514.676 ; gain = 71.672
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xelab -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systemcore_behav xil_defaultlib.tb_systemcore xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systemcore_behav xil_defaultlib.tb_systemcore xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 9 for port 'MAX' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EnableCounterDone(Nbit=4,MAX=13)
Compiling module xil_defaultlib.OneClkRegister
Compiling module xil_defaultlib.debouncer(Nbit=4,MAX=13)
Compiling module xil_defaultlib.ContaLev
Compiling module xil_defaultlib.OMC(Max=1,Nbit=1)
Compiling module xil_defaultlib.CounterEn
Compiling module xil_defaultlib.Conta24h(OMmax=1,OMbit=1)
Compiling module xil_defaultlib.FSM_SystemCore
Compiling module xil_defaultlib.Soglia
Compiling module xil_defaultlib.FSM_Alarm
Compiling module xil_defaultlib.FSM_GC
Compiling module xil_defaultlib.FSM_stage
Compiling module xil_defaultlib.CFSM
Compiling module xil_defaultlib.Led_Logic
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cat
Compiling module xil_defaultlib.andecoder
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.counter_PARAM(CNT_MAX=625000)
Compiling module xil_defaultlib.gen_refresh(MAX=625000)
Compiling module xil_defaultlib.display7segmenti
Compiling module xil_defaultlib.simple_dual_one_clock
Compiling module xil_defaultlib.DW
Compiling module xil_defaultlib.contalettere
Compiling module xil_defaultlib.GCuart
Compiling module xil_defaultlib.System_Core(Nbit=4,MAXD=13,TT=1,...
Compiling module xil_defaultlib.tb_systemcore
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_systemcore_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2514.738 ; gain = 0.062
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_systemcore_behav -key {Behavioral:sim_1:Functional:tb_systemcore} -tclbatch {tb_systemcore.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_systemcore.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_systemcore_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2535.078 ; gain = 92.074
run 50 us
run 50 us
set_property top topmodule [current_fileset]
set_property top tb_topmodule [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Impossibile accedere al file. Il file  utilizzato da un altro processo: "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Impossibile accedere al file. Il file  utilizzato da un altro processo: "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2535.246 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_topmodule' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_topmodule_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CFSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conta24h
INFO: [VRFC 10-2458] undeclared symbol OM_en, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:30]
INFO: [VRFC 10-2458] undeclared symbol en1, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:32]
INFO: [VRFC 10-2458] undeclared symbol en2, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:33]
INFO: [VRFC 10-2458] undeclared symbol en3, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:34]
INFO: [VRFC 10-2458] undeclared symbol en_lost, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/ContaLev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ContaLev
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CounterEn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CounterEn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/DW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/EnableCounterDone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EnableCounterDone
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_Alarm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Alarm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_SystemCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_SystemCore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_TGC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_GC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/GCuart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GCuart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Led_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Led_Logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OMC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OneClkRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneClkRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Ready_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ready_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/RegPar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegPar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/SPI_2slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_2slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/SPI_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_master
INFO: [VRFC 10-2458] undeclared symbol o_TX_Done, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/SPI_master.v:117]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/SPI_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_slave
INFO: [VRFC 10-2458] undeclared symbol SPI_Clk, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/SPI_slave.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/SPI_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Soglia.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Soglia
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module System_Core
INFO: [VRFC 10-2458] undeclared symbol dec, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:108]
INFO: [VRFC 10-2458] undeclared symbol set, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Top_Dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Dispatcher
INFO: [VRFC 10-2458] undeclared symbol uart_active, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Top_Dispatcher.v:97]
INFO: [VRFC 10-2458] undeclared symbol uart_done, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Top_Dispatcher.v:97]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Tr_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tr_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Uart_codifica.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_codifica
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/andecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/boud_rate_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_rate_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/contalettere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contalettere
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter_SPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_SPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter_parameter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_PARAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter_up.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_up
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/data_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2458] undeclared symbol cs, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/decoder_SS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_SS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/doctor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module doctor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/fsm_SPI_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_SPI_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/fsm_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_r
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/gen_refresh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_refresh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/mb_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/modeAdapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modeAdapter
INFO: [VRFC 10-311] analyzing module modeAdapterS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/registro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registro
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/simple_dual_one_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_dual_one_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7segmenti
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top_DUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_DUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top_LEV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_LEV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top_POST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_POST
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/topmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol spi_e, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/topmodule.v:95]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_topmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_topmodule
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2535.246 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xelab -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'topmodule' does not have a parameter named BTT [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_topmodule.v:31]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 9 for port 'MAX' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EnableCounterDone(Nbit=4,MAX=13)
Compiling module xil_defaultlib.OneClkRegister
Compiling module xil_defaultlib.debouncer(Nbit=4,MAX=13)
Compiling module xil_defaultlib.ContaLev
Compiling module xil_defaultlib.OMC(Max=1,Nbit=23)
Compiling module xil_defaultlib.CounterEn
Compiling module xil_defaultlib.Conta24h(OMmax=1)
Compiling module xil_defaultlib.FSM_SystemCore
Compiling module xil_defaultlib.Soglia
Compiling module xil_defaultlib.FSM_Alarm
Compiling module xil_defaultlib.FSM_GC
Compiling module xil_defaultlib.FSM_stage
Compiling module xil_defaultlib.CFSM
Compiling module xil_defaultlib.Led_Logic
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cat
Compiling module xil_defaultlib.andecoder
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.counter_PARAM(CNT_MAX=625000)
Compiling module xil_defaultlib.gen_refresh(MAX=625000)
Compiling module xil_defaultlib.display7segmenti
Compiling module xil_defaultlib.simple_dual_one_clock
Compiling module xil_defaultlib.DW
Compiling module xil_defaultlib.contalettere
Compiling module xil_defaultlib.GCuart
Compiling module xil_defaultlib.System_Core(Nbit=4,MAXD=13,TT=1)
Compiling module xil_defaultlib.doctor
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.fsm_SPI_master
Compiling module xil_defaultlib.clk_gen(SPI_MODE=3,HALF_BIT_NUM=...
Compiling module xil_defaultlib.modeAdapter
Compiling module xil_defaultlib.Ready_Gen
Compiling module xil_defaultlib.counter_SPI(MAX=8)
Compiling module xil_defaultlib.decoder_SS
Compiling module xil_defaultlib.SPI_master(CLKS_PER_HALF_BIT=4)
Compiling module xil_defaultlib.modeAdapterS
Compiling module xil_defaultlib.counter_up(MAX=8,N_BIT=3)
Compiling module xil_defaultlib.SPI_slave(CLKS_PER_HALF_BIT=4)
Compiling module xil_defaultlib.SPI_top(CLKS_PER_HALF_BIT=4,MAX_...
Compiling module xil_defaultlib.top_LEV
Compiling module xil_defaultlib.top_POST
Compiling module xil_defaultlib.SPI_2slave(CLKS_PER_HALF_BIT=4,M...
Compiling module xil_defaultlib.registro(N=8)
Compiling module xil_defaultlib.counter(N_BIT=14)
Compiling module xil_defaultlib.baud_rate_clk_gen
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.fsm_t
Compiling module xil_defaultlib.top_tx
Compiling module xil_defaultlib.counter(N_BIT=10)
Compiling module xil_defaultlib.baud_rate_clk_gen(BAUD_CNT=651,B...
Compiling module xil_defaultlib.counter(N_BIT=5)
Compiling module xil_defaultlib.mb_detector
Compiling module xil_defaultlib.counter_clr(MAX=8)
Compiling module xil_defaultlib.fsm_r
Compiling module xil_defaultlib.data_buf
Compiling module xil_defaultlib.top_rx(OVER_SAMPL=16)
Compiling module xil_defaultlib.top_DUT
Compiling module xil_defaultlib.RegPar(N=8)
Compiling module xil_defaultlib.Tr_Module
Compiling module xil_defaultlib.Uart_codifica
Compiling module xil_defaultlib.Top_Dispatcher
Compiling module xil_defaultlib.topmodule(MAXD=13,Nbit=4,TT=1)
Compiling module xil_defaultlib.tb_topmodule
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_topmodule_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim/xsim.dir/tb_topmodule_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Jan 28 20:00:03 2023...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 2535.246 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_topmodule_behav -key {Behavioral:sim_1:Functional:tb_topmodule} -tclbatch {tb_topmodule.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_topmodule.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2535.918 ; gain = 0.672
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_topmodule_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 2535.918 ; gain = 0.672
run 50 us
run 50 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2535.918 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_topmodule' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_topmodule_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CFSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conta24h
INFO: [VRFC 10-2458] undeclared symbol OM_en, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:30]
INFO: [VRFC 10-2458] undeclared symbol en1, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:32]
INFO: [VRFC 10-2458] undeclared symbol en2, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:33]
INFO: [VRFC 10-2458] undeclared symbol en3, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:34]
INFO: [VRFC 10-2458] undeclared symbol en_lost, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/ContaLev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ContaLev
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CounterEn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CounterEn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/DW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/EnableCounterDone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EnableCounterDone
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_Alarm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Alarm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_SystemCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_SystemCore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_TGC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_GC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/GCuart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GCuart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Led_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Led_Logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OMC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OneClkRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneClkRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Ready_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ready_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/RegPar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegPar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/SPI_2slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_2slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/SPI_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_master
INFO: [VRFC 10-2458] undeclared symbol o_TX_Done, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/SPI_master.v:117]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/SPI_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_slave
INFO: [VRFC 10-2458] undeclared symbol SPI_Clk, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/SPI_slave.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/SPI_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Soglia.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Soglia
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module System_Core
INFO: [VRFC 10-2458] undeclared symbol dec, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:108]
INFO: [VRFC 10-2458] undeclared symbol set, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Top_Dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Dispatcher
INFO: [VRFC 10-2458] undeclared symbol uart_active, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Top_Dispatcher.v:97]
INFO: [VRFC 10-2458] undeclared symbol uart_done, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Top_Dispatcher.v:97]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Tr_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tr_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Uart_codifica.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_codifica
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/andecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/boud_rate_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_rate_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/contalettere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contalettere
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter_SPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_SPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter_parameter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_PARAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter_up.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_up
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/data_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2458] undeclared symbol cs, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/decoder_SS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_SS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/doctor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module doctor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/fsm_SPI_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_SPI_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/fsm_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_r
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/gen_refresh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_refresh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/mb_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/modeAdapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modeAdapter
INFO: [VRFC 10-311] analyzing module modeAdapterS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/registro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registro
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/simple_dual_one_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_dual_one_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7segmenti
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top_DUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_DUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top_LEV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_LEV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top_POST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_POST
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/topmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol spi_e, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/topmodule.v:95]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_topmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_topmodule
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2535.918 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xelab -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'topmodule' does not have a parameter named BTT [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_topmodule.v:31]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 9 for port 'MAX' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EnableCounterDone(Nbit=4,MAX=13)
Compiling module xil_defaultlib.OneClkRegister
Compiling module xil_defaultlib.debouncer(Nbit=4,MAX=13)
Compiling module xil_defaultlib.ContaLev
Compiling module xil_defaultlib.OMC(Max=1,Nbit=23)
Compiling module xil_defaultlib.CounterEn
Compiling module xil_defaultlib.Conta24h(OMmax=1)
Compiling module xil_defaultlib.FSM_SystemCore
Compiling module xil_defaultlib.Soglia
Compiling module xil_defaultlib.FSM_Alarm
Compiling module xil_defaultlib.FSM_GC
Compiling module xil_defaultlib.FSM_stage
Compiling module xil_defaultlib.CFSM
Compiling module xil_defaultlib.Led_Logic
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cat
Compiling module xil_defaultlib.andecoder
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.counter_PARAM(CNT_MAX=625000)
Compiling module xil_defaultlib.gen_refresh(MAX=625000)
Compiling module xil_defaultlib.display7segmenti
Compiling module xil_defaultlib.simple_dual_one_clock
Compiling module xil_defaultlib.DW
Compiling module xil_defaultlib.contalettere
Compiling module xil_defaultlib.GCuart
Compiling module xil_defaultlib.System_Core(Nbit=4,MAXD=13,TT=1)
Compiling module xil_defaultlib.doctor
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.fsm_SPI_master
Compiling module xil_defaultlib.clk_gen(SPI_MODE=3,HALF_BIT_NUM=...
Compiling module xil_defaultlib.modeAdapter
Compiling module xil_defaultlib.Ready_Gen
Compiling module xil_defaultlib.counter_SPI(MAX=8)
Compiling module xil_defaultlib.decoder_SS
Compiling module xil_defaultlib.SPI_master(CLKS_PER_HALF_BIT=4)
Compiling module xil_defaultlib.modeAdapterS
Compiling module xil_defaultlib.counter_up(MAX=8,N_BIT=3)
Compiling module xil_defaultlib.SPI_slave(CLKS_PER_HALF_BIT=4)
Compiling module xil_defaultlib.SPI_top(CLKS_PER_HALF_BIT=4,MAX_...
Compiling module xil_defaultlib.top_LEV
Compiling module xil_defaultlib.top_POST
Compiling module xil_defaultlib.SPI_2slave(CLKS_PER_HALF_BIT=4,M...
Compiling module xil_defaultlib.registro(N=8)
Compiling module xil_defaultlib.counter(N_BIT=14)
Compiling module xil_defaultlib.baud_rate_clk_gen
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.fsm_t
Compiling module xil_defaultlib.top_tx
Compiling module xil_defaultlib.counter(N_BIT=10)
Compiling module xil_defaultlib.baud_rate_clk_gen(BAUD_CNT=651,B...
Compiling module xil_defaultlib.counter(N_BIT=5)
Compiling module xil_defaultlib.mb_detector
Compiling module xil_defaultlib.counter_clr(MAX=8)
Compiling module xil_defaultlib.fsm_r
Compiling module xil_defaultlib.data_buf
Compiling module xil_defaultlib.top_rx(OVER_SAMPL=16)
Compiling module xil_defaultlib.top_DUT
Compiling module xil_defaultlib.RegPar(N=8)
Compiling module xil_defaultlib.Tr_Module
Compiling module xil_defaultlib.Uart_codifica
Compiling module xil_defaultlib.Top_Dispatcher
Compiling module xil_defaultlib.topmodule(MAXD=13,Nbit=4,TT=1)
Compiling module xil_defaultlib.tb_topmodule
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_topmodule_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2535.918 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_topmodule_behav -key {Behavioral:sim_1:Functional:tb_topmodule} -tclbatch {tb_topmodule.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_topmodule.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_topmodule_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 2535.961 ; gain = 0.043
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2535.961 ; gain = 0.000
close_design
close_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2535.961 ; gain = 0.000
file mkdir C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/new
close [ open C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/new/FSM_Scritta.v w ]
add_files C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/new/FSM_Scritta.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Jan 29 16:44:33 2023] Launched synth_1...
Run output will be captured here: C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.runs/synth_1/runme.log
[Sun Jan 29 16:44:33 2023] Launched impl_1...
Run output will be captured here: C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 2535.961 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACA4FEA
open_hw_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3850.527 ; gain = 1314.566
set_property PROGRAM.FILE {C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.runs/impl_1/topmodule.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.runs/impl_1/topmodule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Jan 29 17:01:38 2023] Launched synth_1...
Run output will be captured here: C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.runs/synth_1/runme.log
[Sun Jan 29 17:01:38 2023] Launched impl_1...
Run output will be captured here: C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3874.102 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACA4FEA
set_property PROGRAM.FILE {C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.runs/impl_1/topmodule.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.runs/impl_1/topmodule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Jan 29 17:15:03 2023] Launched synth_1...
Run output will be captured here: C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.runs/synth_1/runme.log
[Sun Jan 29 17:15:03 2023] Launched impl_1...
Run output will be captured here: C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_topmodule' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_topmodule_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CFSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conta24h
INFO: [VRFC 10-2458] undeclared symbol OM_en, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:30]
INFO: [VRFC 10-2458] undeclared symbol en1, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:32]
INFO: [VRFC 10-2458] undeclared symbol en2, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:33]
INFO: [VRFC 10-2458] undeclared symbol en3, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:34]
INFO: [VRFC 10-2458] undeclared symbol en_lost, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Conta24h.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/ContaLev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ContaLev
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/CounterEn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CounterEn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/DW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/EnableCounterDone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EnableCounterDone
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_Alarm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Alarm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/new/FSM_Scritta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Scritta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_SystemCore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_SystemCore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_TGC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_GC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/FSM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/GCuart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GCuart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Led_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Led_Logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OMC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/OneClkRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OneClkRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Ready_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ready_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/RegPar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegPar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/SPI_2slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_2slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/SPI_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_master
INFO: [VRFC 10-2458] undeclared symbol o_TX_Done, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/SPI_master.v:117]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/SPI_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_slave
INFO: [VRFC 10-2458] undeclared symbol SPI_Clk, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/SPI_slave.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/SPI_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Soglia.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Soglia
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module System_Core
INFO: [VRFC 10-2458] undeclared symbol dec, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:109]
INFO: [VRFC 10-2458] undeclared symbol set, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Top_Dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Dispatcher
INFO: [VRFC 10-2458] undeclared symbol uart_active, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Top_Dispatcher.v:104]
INFO: [VRFC 10-2458] undeclared symbol uart_done, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Top_Dispatcher.v:104]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Tr_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tr_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/Uart_codifica.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_codifica
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/andecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/boud_rate_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_rate_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/contalettere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contalettere
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter_SPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_SPI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter_parameter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_PARAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/counter_up.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_up
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/data_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2458] undeclared symbol cs, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/debouncer.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/decoder_SS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_SS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/doctor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module doctor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/fsm_SPI_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_SPI_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/fsm_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_r
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/gen_refresh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_refresh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/mb_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mb_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/modeAdapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modeAdapter
INFO: [VRFC 10-311] analyzing module modeAdapterS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/registro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registro
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/simple_dual_one_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_dual_one_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7segmenti
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top_DUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_DUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top_LEV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_LEV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top_POST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_POST
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/top_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/topmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol spi_e, assumed default net type wire [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/topmodule.v:95]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_topmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_topmodule
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3880.430 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
"xelab -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f538de30f4e8454cb93d86bab8bac72f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_topmodule_behav xil_defaultlib.tb_topmodule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'topmodule' does not have a parameter named BTT [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sim_1/new/tb_topmodule.v:31]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 9 for port 'MAX' [C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.srcs/sources_1/imports/progettosea/System_Core.v:112]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EnableCounterDone(Nbit=4,MAX=13)
Compiling module xil_defaultlib.OneClkRegister
Compiling module xil_defaultlib.debouncer(Nbit=4,MAX=13)
Compiling module xil_defaultlib.ContaLev
Compiling module xil_defaultlib.OMC(Max=1,Nbit=23)
Compiling module xil_defaultlib.CounterEn
Compiling module xil_defaultlib.Conta24h(OMmax=1)
Compiling module xil_defaultlib.FSM_SystemCore
Compiling module xil_defaultlib.Soglia
Compiling module xil_defaultlib.FSM_Alarm
Compiling module xil_defaultlib.FSM_GC
Compiling module xil_defaultlib.FSM_stage
Compiling module xil_defaultlib.CFSM
Compiling module xil_defaultlib.Led_Logic
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cat
Compiling module xil_defaultlib.andecoder
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.counter_PARAM(CNT_MAX=625000)
Compiling module xil_defaultlib.gen_refresh(MAX=625000)
Compiling module xil_defaultlib.display7segmenti
Compiling module xil_defaultlib.simple_dual_one_clock
Compiling module xil_defaultlib.DW
Compiling module xil_defaultlib.contalettere
Compiling module xil_defaultlib.GCuart
Compiling module xil_defaultlib.FSM_Scritta
Compiling module xil_defaultlib.System_Core(Nbit=4,MAXD=13,TT=1)
Compiling module xil_defaultlib.doctor
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.fsm_SPI_master
Compiling module xil_defaultlib.clk_gen(SPI_MODE=3,HALF_BIT_NUM=...
Compiling module xil_defaultlib.modeAdapter
Compiling module xil_defaultlib.Ready_Gen
Compiling module xil_defaultlib.counter_SPI(MAX=8)
Compiling module xil_defaultlib.decoder_SS
Compiling module xil_defaultlib.SPI_master(CLKS_PER_HALF_BIT=4)
Compiling module xil_defaultlib.modeAdapterS
Compiling module xil_defaultlib.counter_up(MAX=8,N_BIT=3)
Compiling module xil_defaultlib.SPI_slave(CLKS_PER_HALF_BIT=4)
Compiling module xil_defaultlib.SPI_top(CLKS_PER_HALF_BIT=4,MAX_...
Compiling module xil_defaultlib.top_LEV
Compiling module xil_defaultlib.top_POST
Compiling module xil_defaultlib.SPI_2slave(CLKS_PER_HALF_BIT=4,M...
Compiling module xil_defaultlib.registro(N=8)
Compiling module xil_defaultlib.counter(N_BIT=14)
Compiling module xil_defaultlib.baud_rate_clk_gen
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.fsm_t
Compiling module xil_defaultlib.top_tx
Compiling module xil_defaultlib.counter(N_BIT=10)
Compiling module xil_defaultlib.baud_rate_clk_gen(BAUD_CNT=651,B...
Compiling module xil_defaultlib.counter(N_BIT=5)
Compiling module xil_defaultlib.mb_detector
Compiling module xil_defaultlib.counter_clr(MAX=8)
Compiling module xil_defaultlib.fsm_r
Compiling module xil_defaultlib.data_buf
Compiling module xil_defaultlib.top_rx(OVER_SAMPL=16)
Compiling module xil_defaultlib.top_DUT
Compiling module xil_defaultlib.RegPar(N=8)
Compiling module xil_defaultlib.Tr_Module
Compiling module xil_defaultlib.Uart_codifica
Compiling module xil_defaultlib.Top_Dispatcher
Compiling module xil_defaultlib.topmodule(MAXD=13,Nbit=4,TT=1)
Compiling module xil_defaultlib.tb_topmodule
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_topmodule_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3880.430 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_topmodule_behav -key {Behavioral:sim_1:Functional:tb_topmodule} -tclbatch {tb_topmodule.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_topmodule.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3882.543 ; gain = 2.113
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_topmodule_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 3882.543 ; gain = 2.113
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3882.543 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACA4FEA
set_property PROGRAM.FILE {C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.runs/impl_1/topmodule.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Andrea/Desktop/PostOpMonitoringSystem/PostOpMonitoringSystem.runs/impl_1/topmodule.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
current_wave_config {Untitled 24}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 24'.
add_wave {{/tb_topmodule/t1/S1/S1}} 
