**Solution – Verilog code**

```verilog
//  -------------------------------------------------------------
//  TopModule
//  -------------------------------------------------------------
//  Detect an edge on each bit of the 8‑bit input vector `in`.
//  The corresponding bit of `anyedge` is asserted **one clock cycle**
//  after the transition (0→1 or 1→0) is detected.  
//  The assertion lasts for a single clock cycle (a one‑clock pulse).
//
//  NOTE:  The design is fully synchronous to `clk`.  An optional
//  synchronous reset is included so the user can initialise the
//  registers if desired.
//
//  Author:  (your name)
//  -------------------------------------------------------------
module TopModule (
    input  wire        clk,
    input  wire        rst_n,          // active‑low synchronous reset
    input  wire [7:0]  in,
    output reg  [7:0]  anyedge
);

    // ---------------------------------------------------------
    // Internal registers
    // ---------------------------------------------------------
    reg [7:0] prev_in;        // input value from the previous cycle
    reg [7:0] edge_detect;    // holds the edge‑detect result of the previous cycle

    // ---------------------------------------------------------
    // Edge detection pipeline
    // ---------------------------------------------------------
    always @(posedge clk) begin
        if (!rst_n) begin
            // reset all internal state
            prev_in     <= 8'b0;
            edge_detect <= 8'b0;
            anyedge     <= 8'b0;
        end else begin
            // 1. Detect edges on the current cycle
            edge_detect <= in ^ prev_in;   // 1 when in bit changed

            // 2. Output the