#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffd7df0ac0 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
v0x7fffd7e3dba0_0 .var "clk", 0 0;
v0x7fffd7e3dd70_0 .var "in1", 7 0;
v0x7fffd7e3de30_0 .var "in2", 7 0;
v0x7fffd7e3ded0_0 .net "out1", 7 0, v0x7fffd7e36540_0;  1 drivers
v0x7fffd7e3df90_0 .net "out2", 7 0, v0x7fffd7e36ce0_0;  1 drivers
v0x7fffd7e3e050_0 .net "out3", 7 0, v0x7fffd7e373d0_0;  1 drivers
v0x7fffd7e3e110_0 .net "out4", 7 0, v0x7fffd7e37b40_0;  1 drivers
v0x7fffd7e3e1d0_0 .var "reset", 0 0;
S_0x7fffd7df9050 .scope module, "micpu" "cpu" 2 21, 3 1 0, S_0x7fffd7df0ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "in1"
    .port_info 3 /INPUT 8 "in2"
    .port_info 4 /OUTPUT 8 "out1"
    .port_info 5 /OUTPUT 8 "out2"
    .port_info 6 /OUTPUT 8 "out3"
    .port_info 7 /OUTPUT 8 "out4"
v0x7fffd7e3c7a0_0 .net "clk", 0 0, v0x7fffd7e3dba0_0;  1 drivers
v0x7fffd7e3c860_0 .net "in1", 7 0, v0x7fffd7e3dd70_0;  1 drivers
v0x7fffd7e3c970_0 .net "in2", 7 0, v0x7fffd7e3de30_0;  1 drivers
v0x7fffd7e3ca60_0 .net "op_alu", 2 0, v0x7fffd7e3b880_0;  1 drivers
v0x7fffd7e3cb20_0 .net "opcode", 15 0, L_0x7fffd7e4e870;  1 drivers
v0x7fffd7e3cc80_0 .net "out1", 7 0, v0x7fffd7e36540_0;  alias, 1 drivers
v0x7fffd7e3cd90_0 .net "out2", 7 0, v0x7fffd7e36ce0_0;  alias, 1 drivers
v0x7fffd7e3cea0_0 .net "out3", 7 0, v0x7fffd7e373d0_0;  alias, 1 drivers
v0x7fffd7e3cfb0_0 .net "out4", 7 0, v0x7fffd7e37b40_0;  alias, 1 drivers
v0x7fffd7e3d070_0 .net "pop", 0 0, v0x7fffd7e3ba70_0;  1 drivers
v0x7fffd7e3d110_0 .net "push", 0 0, v0x7fffd7e3bb60_0;  1 drivers
v0x7fffd7e3d1b0_0 .net "reset", 0 0, v0x7fffd7e3e1d0_0;  1 drivers
v0x7fffd7e3d250_0 .net "s_in", 1 0, v0x7fffd7e3bc50_0;  1 drivers
v0x7fffd7e3d310_0 .net "s_inc", 0 0, v0x7fffd7e3bd90_0;  1 drivers
v0x7fffd7e3d3b0_0 .net "s_inm", 1 0, v0x7fffd7e3be80_0;  1 drivers
v0x7fffd7e3d470_0 .net "s_out", 1 0, v0x7fffd7e3bf70_0;  1 drivers
v0x7fffd7e3d530_0 .net "s_stack", 0 0, v0x7fffd7e3c080_0;  1 drivers
v0x7fffd7e3d6e0_0 .net "we3", 0 0, v0x7fffd7e3c120_0;  1 drivers
v0x7fffd7e3d780_0 .net "we4", 0 0, v0x7fffd7e3c210_0;  1 drivers
v0x7fffd7e3d820_0 .net "we_out", 0 0, v0x7fffd7e3c300_0;  1 drivers
v0x7fffd7e3d910_0 .net "wez", 0 0, v0x7fffd7e3c3a0_0;  1 drivers
v0x7fffd7e3d9b0_0 .net "z", 0 0, v0x7fffd7e31070_0;  1 drivers
S_0x7fffd7dffae0 .scope module, "camino_datos" "cd" 3 13, 4 1 0, S_0x7fffd7df9050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "we3"
    .port_info 4 /INPUT 1 "wez"
    .port_info 5 /INPUT 1 "popsignal"
    .port_info 6 /INPUT 1 "pushsignal"
    .port_info 7 /INPUT 1 "s_stack"
    .port_info 8 /INPUT 1 "we4"
    .port_info 9 /INPUT 1 "we_out"
    .port_info 10 /INPUT 2 "s_inm"
    .port_info 11 /INPUT 2 "s_in"
    .port_info 12 /INPUT 2 "s_out"
    .port_info 13 /INPUT 3 "op_alu"
    .port_info 14 /INPUT 8 "in1"
    .port_info 15 /INPUT 8 "in2"
    .port_info 16 /OUTPUT 1 "z"
    .port_info 17 /OUTPUT 16 "opcode"
    .port_info 18 /OUTPUT 8 "out1"
    .port_info 19 /OUTPUT 8 "out2"
    .port_info 20 /OUTPUT 8 "out3"
    .port_info 21 /OUTPUT 8 "out4"
L_0x7fffd7e51790 .functor AND 1, L_0x7fffd7e50960, v0x7fffd7e3c300_0, C4<1>, C4<1>;
L_0x7fffd7e51800 .functor AND 1, L_0x7fffd7e50d50, v0x7fffd7e3c300_0, C4<1>, C4<1>;
L_0x7fffd7e518c0 .functor AND 1, L_0x7fffd7e510e0, v0x7fffd7e3c300_0, C4<1>, C4<1>;
L_0x7fffd7e51930 .functor AND 1, L_0x7fffd7e514e0, v0x7fffd7e3c300_0, C4<1>, C4<1>;
v0x7fffd7e38d50_0 .net *"_s5", 5 0, L_0x7fffd7e4e740;  1 drivers
L_0x7f17e65300a8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd7e38e50_0 .net *"_s9", 9 0, L_0x7f17e65300a8;  1 drivers
v0x7fffd7e38f30_0 .net "clk", 0 0, v0x7fffd7e3dba0_0;  alias, 1 drivers
v0x7fffd7e38fd0_0 .net "d0", 0 0, L_0x7fffd7e50960;  1 drivers
v0x7fffd7e390a0_0 .net "d1", 0 0, L_0x7fffd7e50d50;  1 drivers
v0x7fffd7e39190_0 .net "d2", 0 0, L_0x7fffd7e510e0;  1 drivers
v0x7fffd7e39260_0 .net "d3", 0 0, L_0x7fffd7e514e0;  1 drivers
v0x7fffd7e39330_0 .net "entrada_ffz", 0 0, L_0x7fffd7e4fab0;  1 drivers
v0x7fffd7e39420_0 .net "entrada_io", 7 0, v0x7fffd7e31b10_0;  1 drivers
v0x7fffd7e394c0_0 .net "in1", 7 0, v0x7fffd7e3dd70_0;  alias, 1 drivers
v0x7fffd7e39560_0 .net "in2", 7 0, v0x7fffd7e3de30_0;  alias, 1 drivers
v0x7fffd7e39600_0 .net "op_alu", 2 0, v0x7fffd7e3b880_0;  alias, 1 drivers
v0x7fffd7e396d0_0 .net "opcode", 15 0, L_0x7fffd7e4e870;  alias, 1 drivers
v0x7fffd7e39770_0 .net "out1", 7 0, v0x7fffd7e36540_0;  alias, 1 drivers
v0x7fffd7e39840_0 .net "out2", 7 0, v0x7fffd7e36ce0_0;  alias, 1 drivers
v0x7fffd7e39910_0 .net "out3", 7 0, v0x7fffd7e373d0_0;  alias, 1 drivers
v0x7fffd7e399e0_0 .net "out4", 7 0, v0x7fffd7e37b40_0;  alias, 1 drivers
v0x7fffd7e39bc0_0 .net "popsignal", 0 0, v0x7fffd7e3ba70_0;  alias, 1 drivers
v0x7fffd7e39c90_0 .net "pushsignal", 0 0, v0x7fffd7e3bb60_0;  alias, 1 drivers
v0x7fffd7e39d60_0 .net "rd1", 7 0, L_0x7fffd7e4ee10;  1 drivers
v0x7fffd7e39e00_0 .net "rd2", 7 0, L_0x7fffd7e4f510;  1 drivers
v0x7fffd7e39ea0_0 .net "rege1", 0 0, L_0x7fffd7e51790;  1 drivers
v0x7fffd7e39f70_0 .net "rege2", 0 0, L_0x7fffd7e51800;  1 drivers
v0x7fffd7e3a040_0 .net "rege3", 0 0, L_0x7fffd7e518c0;  1 drivers
v0x7fffd7e3a110_0 .net "rege4", 0 0, L_0x7fffd7e51930;  1 drivers
v0x7fffd7e3a1e0_0 .net "reset", 0 0, v0x7fffd7e3e1d0_0;  alias, 1 drivers
v0x7fffd7e3a280_0 .net "s_in", 1 0, v0x7fffd7e3bc50_0;  alias, 1 drivers
v0x7fffd7e3a350_0 .net "s_inc", 0 0, v0x7fffd7e3bd90_0;  alias, 1 drivers
v0x7fffd7e3a420_0 .net "s_inm", 1 0, v0x7fffd7e3be80_0;  alias, 1 drivers
v0x7fffd7e3a4f0_0 .net "s_out", 1 0, v0x7fffd7e3bf70_0;  alias, 1 drivers
v0x7fffd7e3a5c0_0 .net "s_stack", 0 0, v0x7fffd7e3c080_0;  alias, 1 drivers
v0x7fffd7e3a690_0 .net "salida_alu", 7 0, v0x7fffd7e38a30_0;  1 drivers
v0x7fffd7e3a780_0 .net "salida_contador_programa", 9 0, v0x7fffd7e2f900_0;  1 drivers
v0x7fffd7e3a820_0 .net "salida_memoria_datos", 7 0, L_0x7fffd7e502f0;  1 drivers
v0x7fffd7e3a910_0 .net "salida_memoria_programa", 15 0, L_0x7fffd7e3e4e0;  1 drivers
v0x7fffd7e3a9b0_0 .net "salida_mux_inc", 9 0, L_0x7fffd7e3e270;  1 drivers
v0x7fffd7e3aaa0_0 .net "salida_mux_inm", 7 0, v0x7fffd7e32bc0_0;  1 drivers
v0x7fffd7e3ab90_0 .net "salida_mux_out", 7 0, v0x7fffd7e35440_0;  1 drivers
v0x7fffd7e3ac30_0 .net "salida_mux_stack", 9 0, L_0x7fffd7e4fcd0;  1 drivers
v0x7fffd7e3acd0_0 .net "salida_pila", 9 0, v0x7fffd7e35a90_0;  1 drivers
v0x7fffd7e3adc0_0 .net "salida_sumador", 9 0, L_0x7fffd7e3e440;  1 drivers
v0x7fffd7e3aed0_0 .net "we3", 0 0, v0x7fffd7e3c120_0;  alias, 1 drivers
v0x7fffd7e3af70_0 .net "we4", 0 0, v0x7fffd7e3c210_0;  alias, 1 drivers
v0x7fffd7e3b010_0 .net "we_out", 0 0, v0x7fffd7e3c300_0;  alias, 1 drivers
v0x7fffd7e3b0b0_0 .net "wez", 0 0, v0x7fffd7e3c3a0_0;  alias, 1 drivers
v0x7fffd7e3b150_0 .net "z", 0 0, v0x7fffd7e31070_0;  alias, 1 drivers
L_0x7fffd7e3e350 .part L_0x7fffd7e3e4e0, 0, 10;
L_0x7fffd7e4e740 .part L_0x7fffd7e3e4e0, 10, 6;
L_0x7fffd7e4e870 .concat [ 6 10 0 0], L_0x7fffd7e4e740, L_0x7f17e65300a8;
L_0x7fffd7e4f6f0 .part L_0x7fffd7e3e4e0, 8, 4;
L_0x7fffd7e4f790 .part L_0x7fffd7e3e4e0, 4, 4;
L_0x7fffd7e4f830 .part L_0x7fffd7e3e4e0, 0, 4;
L_0x7fffd7e4fb20 .part L_0x7fffd7e3e4e0, 4, 8;
L_0x7fffd7e504c0 .part L_0x7fffd7e3e4e0, 0, 12;
L_0x7fffd7e505b0 .part L_0x7fffd7e3e4e0, 2, 8;
L_0x7fffd7e51690 .part L_0x7fffd7e3e4e0, 0, 2;
S_0x7fffd7daa0f0 .scope module, "banco_registros" "regfile" 4 54, 5 4 0, S_0x7fffd7dffae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x7fffd7e00a40_0 .net *"_s0", 31 0, L_0x7fffd7e4e960;  1 drivers
v0x7fffd7dfad90_0 .net *"_s10", 5 0, L_0x7fffd7e4ec80;  1 drivers
L_0x7f17e6530180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd7dfae30_0 .net *"_s13", 1 0, L_0x7f17e6530180;  1 drivers
L_0x7f17e65301c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd7e2e0e0_0 .net/2u *"_s14", 7 0, L_0x7f17e65301c8;  1 drivers
v0x7fffd7e2e1c0_0 .net *"_s18", 31 0, L_0x7fffd7e4efe0;  1 drivers
L_0x7f17e6530210 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd7e2e2f0_0 .net *"_s21", 27 0, L_0x7f17e6530210;  1 drivers
L_0x7f17e6530258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd7e2e3d0_0 .net/2u *"_s22", 31 0, L_0x7f17e6530258;  1 drivers
v0x7fffd7e2e4b0_0 .net *"_s24", 0 0, L_0x7fffd7e4f1a0;  1 drivers
v0x7fffd7e2e570_0 .net *"_s26", 7 0, L_0x7fffd7e4f290;  1 drivers
v0x7fffd7e2e650_0 .net *"_s28", 5 0, L_0x7fffd7e4f380;  1 drivers
L_0x7f17e65300f0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd7e2e730_0 .net *"_s3", 27 0, L_0x7f17e65300f0;  1 drivers
L_0x7f17e65302a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd7e2e810_0 .net *"_s31", 1 0, L_0x7f17e65302a0;  1 drivers
L_0x7f17e65302e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd7e2e8f0_0 .net/2u *"_s32", 7 0, L_0x7f17e65302e8;  1 drivers
L_0x7f17e6530138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd7e2e9d0_0 .net/2u *"_s4", 31 0, L_0x7f17e6530138;  1 drivers
v0x7fffd7e2eab0_0 .net *"_s6", 0 0, L_0x7fffd7e4eaa0;  1 drivers
v0x7fffd7e2eb70_0 .net *"_s8", 7 0, L_0x7fffd7e4ebe0;  1 drivers
v0x7fffd7e2ec50_0 .net "clk", 0 0, v0x7fffd7e3dba0_0;  alias, 1 drivers
v0x7fffd7e2ed10_0 .net "ra1", 3 0, L_0x7fffd7e4f6f0;  1 drivers
v0x7fffd7e2edf0_0 .net "ra2", 3 0, L_0x7fffd7e4f790;  1 drivers
v0x7fffd7e2eed0_0 .net "rd1", 7 0, L_0x7fffd7e4ee10;  alias, 1 drivers
v0x7fffd7e2efb0_0 .net "rd2", 7 0, L_0x7fffd7e4f510;  alias, 1 drivers
v0x7fffd7e2f090 .array "regb", 15 0, 7 0;
v0x7fffd7e2f150_0 .net "wa3", 3 0, L_0x7fffd7e4f830;  1 drivers
v0x7fffd7e2f230_0 .net "wd3", 7 0, v0x7fffd7e32bc0_0;  alias, 1 drivers
v0x7fffd7e2f310_0 .net "we3", 0 0, v0x7fffd7e3c120_0;  alias, 1 drivers
E_0x7fffd7d92fe0 .event posedge, v0x7fffd7e2ec50_0;
L_0x7fffd7e4e960 .concat [ 4 28 0 0], L_0x7fffd7e4f6f0, L_0x7f17e65300f0;
L_0x7fffd7e4eaa0 .cmp/ne 32, L_0x7fffd7e4e960, L_0x7f17e6530138;
L_0x7fffd7e4ebe0 .array/port v0x7fffd7e2f090, L_0x7fffd7e4ec80;
L_0x7fffd7e4ec80 .concat [ 4 2 0 0], L_0x7fffd7e4f6f0, L_0x7f17e6530180;
L_0x7fffd7e4ee10 .functor MUXZ 8, L_0x7f17e65301c8, L_0x7fffd7e4ebe0, L_0x7fffd7e4eaa0, C4<>;
L_0x7fffd7e4efe0 .concat [ 4 28 0 0], L_0x7fffd7e4f790, L_0x7f17e6530210;
L_0x7fffd7e4f1a0 .cmp/ne 32, L_0x7fffd7e4efe0, L_0x7f17e6530258;
L_0x7fffd7e4f290 .array/port v0x7fffd7e2f090, L_0x7fffd7e4f380;
L_0x7fffd7e4f380 .concat [ 4 2 0 0], L_0x7fffd7e4f790, L_0x7f17e65302a0;
L_0x7fffd7e4f510 .functor MUXZ 8, L_0x7f17e65302e8, L_0x7fffd7e4f290, L_0x7fffd7e4f1a0, C4<>;
S_0x7fffd7e2f4d0 .scope module, "contador_programa" "registro" 4 36, 5 38 0, S_0x7fffd7dffae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x7fffd7e2f6c0 .param/l "WIDTH" 0 5 38, +C4<00000000000000000000000000001010>;
v0x7fffd7e2f780_0 .net "clk", 0 0, v0x7fffd7e3dba0_0;  alias, 1 drivers
v0x7fffd7e2f840_0 .net "d", 9 0, L_0x7fffd7e4fcd0;  alias, 1 drivers
v0x7fffd7e2f900_0 .var "q", 9 0;
v0x7fffd7e2f9c0_0 .net "reset", 0 0, v0x7fffd7e3e1d0_0;  alias, 1 drivers
E_0x7fffd7d931e0 .event posedge, v0x7fffd7e2f9c0_0, v0x7fffd7e2ec50_0;
S_0x7fffd7e2fb00 .scope module, "deco_out" "decoder24" 4 115, 5 168 0, S_0x7fffd7dffae0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "in"
    .port_info 1 /OUTPUT 1 "d0"
    .port_info 2 /OUTPUT 1 "d1"
    .port_info 3 /OUTPUT 1 "d2"
    .port_info 4 /OUTPUT 1 "d3"
L_0x7fffd7e506f0 .functor NOT 1, L_0x7fffd7e50650, C4<0>, C4<0>, C4<0>;
L_0x7fffd7e508a0 .functor NOT 1, L_0x7fffd7e507b0, C4<0>, C4<0>, C4<0>;
L_0x7fffd7e50960 .functor AND 1, L_0x7fffd7e506f0, L_0x7fffd7e508a0, C4<1>, C4<1>;
L_0x7fffd7e50b60 .functor NOT 1, L_0x7fffd7e50ac0, C4<0>, C4<0>, C4<0>;
L_0x7fffd7e50d50 .functor AND 1, L_0x7fffd7e50b60, L_0x7fffd7e50c20, C4<1>, C4<1>;
L_0x7fffd7e50fe0 .functor NOT 1, L_0x7fffd7e50f00, C4<0>, C4<0>, C4<0>;
L_0x7fffd7e510e0 .functor AND 1, L_0x7fffd7e50e60, L_0x7fffd7e50fe0, C4<1>, C4<1>;
L_0x7fffd7e514e0 .functor AND 1, L_0x7fffd7e51240, L_0x7fffd7e512e0, C4<1>, C4<1>;
v0x7fffd7e2fd00_0 .net *"_s1", 0 0, L_0x7fffd7e50650;  1 drivers
v0x7fffd7e2fde0_0 .net *"_s11", 0 0, L_0x7fffd7e50ac0;  1 drivers
v0x7fffd7e2fec0_0 .net *"_s12", 0 0, L_0x7fffd7e50b60;  1 drivers
v0x7fffd7e2ffb0_0 .net *"_s15", 0 0, L_0x7fffd7e50c20;  1 drivers
v0x7fffd7e30090_0 .net *"_s19", 0 0, L_0x7fffd7e50e60;  1 drivers
v0x7fffd7e301c0_0 .net *"_s2", 0 0, L_0x7fffd7e506f0;  1 drivers
v0x7fffd7e302a0_0 .net *"_s21", 0 0, L_0x7fffd7e50f00;  1 drivers
v0x7fffd7e30380_0 .net *"_s22", 0 0, L_0x7fffd7e50fe0;  1 drivers
v0x7fffd7e30460_0 .net *"_s27", 0 0, L_0x7fffd7e51240;  1 drivers
v0x7fffd7e30540_0 .net *"_s29", 0 0, L_0x7fffd7e512e0;  1 drivers
v0x7fffd7e30620_0 .net *"_s5", 0 0, L_0x7fffd7e507b0;  1 drivers
v0x7fffd7e30700_0 .net *"_s6", 0 0, L_0x7fffd7e508a0;  1 drivers
v0x7fffd7e307e0_0 .net "d0", 0 0, L_0x7fffd7e50960;  alias, 1 drivers
v0x7fffd7e308a0_0 .net "d1", 0 0, L_0x7fffd7e50d50;  alias, 1 drivers
v0x7fffd7e30960_0 .net "d2", 0 0, L_0x7fffd7e510e0;  alias, 1 drivers
v0x7fffd7e30a20_0 .net "d3", 0 0, L_0x7fffd7e514e0;  alias, 1 drivers
v0x7fffd7e30ae0_0 .net "in", 1 0, L_0x7fffd7e51690;  1 drivers
L_0x7fffd7e50650 .part L_0x7fffd7e51690, 1, 1;
L_0x7fffd7e507b0 .part L_0x7fffd7e51690, 0, 1;
L_0x7fffd7e50ac0 .part L_0x7fffd7e51690, 1, 1;
L_0x7fffd7e50c20 .part L_0x7fffd7e51690, 0, 1;
L_0x7fffd7e50e60 .part L_0x7fffd7e51690, 1, 1;
L_0x7fffd7e50f00 .part L_0x7fffd7e51690, 0, 1;
L_0x7fffd7e51240 .part L_0x7fffd7e51690, 1, 1;
L_0x7fffd7e512e0 .part L_0x7fffd7e51690, 0, 1;
S_0x7fffd7e30c60 .scope module, "ffz" "ffd" 4 69, 5 92 0, S_0x7fffd7dffae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x7fffd7e30de0_0 .net "carga", 0 0, v0x7fffd7e3c3a0_0;  alias, 1 drivers
v0x7fffd7e30ec0_0 .net "clk", 0 0, v0x7fffd7e3dba0_0;  alias, 1 drivers
v0x7fffd7e30fd0_0 .net "d", 0 0, L_0x7fffd7e4fab0;  alias, 1 drivers
v0x7fffd7e31070_0 .var "q", 0 0;
v0x7fffd7e31110_0 .net "reset", 0 0, v0x7fffd7e3e1d0_0;  alias, 1 drivers
S_0x7fffd7e312b0 .scope module, "in" "mux4" 4 107, 5 74 0, S_0x7fffd7dffae0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 8 "d2"
    .port_info 3 /INPUT 8 "d3"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "y"
P_0x7fffd7e314d0 .param/l "WIDTH" 0 5 74, +C4<00000000000000000000000000001000>;
v0x7fffd7e31660_0 .net "d0", 7 0, v0x7fffd7e3dd70_0;  alias, 1 drivers
v0x7fffd7e31760_0 .net "d1", 7 0, v0x7fffd7e3de30_0;  alias, 1 drivers
o0x7f17e6580d68 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffd7e31840_0 .net "d2", 7 0, o0x7f17e6580d68;  0 drivers
o0x7f17e6580d98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffd7e31900_0 .net "d3", 7 0, o0x7f17e6580d98;  0 drivers
v0x7fffd7e319e0_0 .net "s", 1 0, v0x7fffd7e3bc50_0;  alias, 1 drivers
v0x7fffd7e31b10_0 .var "y", 7 0;
E_0x7fffd7e144c0/0 .event edge, v0x7fffd7e319e0_0, v0x7fffd7e31900_0, v0x7fffd7e31840_0, v0x7fffd7e31760_0;
E_0x7fffd7e144c0/1 .event edge, v0x7fffd7e31660_0;
E_0x7fffd7e144c0 .event/or E_0x7fffd7e144c0/0, E_0x7fffd7e144c0/1;
S_0x7fffd7e31cb0 .scope module, "inc" "mux2" 4 22, 5 64 0, S_0x7fffd7dffae0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x7fffd7e31e80 .param/l "WIDTH" 0 5 64, +C4<00000000000000000000000000001010>;
v0x7fffd7e31f50_0 .net "d0", 9 0, L_0x7fffd7e3e350;  1 drivers
v0x7fffd7e32050_0 .net "d1", 9 0, L_0x7fffd7e3e440;  alias, 1 drivers
v0x7fffd7e32130_0 .net "s", 0 0, v0x7fffd7e3bd90_0;  alias, 1 drivers
v0x7fffd7e32200_0 .net "y", 9 0, L_0x7fffd7e3e270;  alias, 1 drivers
L_0x7fffd7e3e270 .functor MUXZ 10, L_0x7fffd7e3e350, L_0x7fffd7e3e440, v0x7fffd7e3bd90_0, C4<>;
S_0x7fffd7e32390 .scope module, "inm" "mux4" 4 75, 5 74 0, S_0x7fffd7dffae0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 8 "d2"
    .port_info 3 /INPUT 8 "d3"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "y"
P_0x7fffd7e32560 .param/l "WIDTH" 0 5 74, +C4<00000000000000000000000000001000>;
v0x7fffd7e326f0_0 .net "d0", 7 0, v0x7fffd7e38a30_0;  alias, 1 drivers
v0x7fffd7e327f0_0 .net "d1", 7 0, L_0x7fffd7e4fb20;  1 drivers
v0x7fffd7e328d0_0 .net "d2", 7 0, L_0x7fffd7e502f0;  alias, 1 drivers
v0x7fffd7e329c0_0 .net "d3", 7 0, v0x7fffd7e31b10_0;  alias, 1 drivers
v0x7fffd7e32ab0_0 .net "s", 1 0, v0x7fffd7e3be80_0;  alias, 1 drivers
v0x7fffd7e32bc0_0 .var "y", 7 0;
E_0x7fffd7e14480/0 .event edge, v0x7fffd7e32ab0_0, v0x7fffd7e31b10_0, v0x7fffd7e328d0_0, v0x7fffd7e327f0_0;
E_0x7fffd7e14480/1 .event edge, v0x7fffd7e326f0_0;
E_0x7fffd7e14480 .event/or E_0x7fffd7e14480/0, E_0x7fffd7e14480/1;
S_0x7fffd7e32d60 .scope module, "memoria_datos" "memory_data" 4 100, 5 139 0, S_0x7fffd7dffae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we4"
    .port_info 2 /INPUT 12 "ra"
    .port_info 3 /INPUT 8 "wd4"
    .port_info 4 /OUTPUT 8 "rd1"
v0x7fffd7e32fe0_0 .net *"_s0", 31 0, L_0x7fffd7e4fe90;  1 drivers
v0x7fffd7e330e0_0 .net *"_s11", 5 0, L_0x7fffd7e50070;  1 drivers
v0x7fffd7e331c0_0 .net *"_s12", 7 0, L_0x7fffd7e50160;  1 drivers
L_0x7f17e65303c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd7e332b0_0 .net *"_s15", 1 0, L_0x7f17e65303c0;  1 drivers
L_0x7f17e6530408 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd7e33390_0 .net/2u *"_s16", 7 0, L_0x7f17e6530408;  1 drivers
L_0x7f17e6530330 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd7e334c0_0 .net *"_s3", 19 0, L_0x7f17e6530330;  1 drivers
L_0x7f17e6530378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd7e335a0_0 .net/2u *"_s4", 31 0, L_0x7f17e6530378;  1 drivers
v0x7fffd7e33680_0 .net *"_s6", 0 0, L_0x7fffd7e4ff30;  1 drivers
v0x7fffd7e33740_0 .net *"_s8", 7 0, L_0x7fffd7e4ffd0;  1 drivers
v0x7fffd7e33820_0 .net "clk", 0 0, v0x7fffd7e3dba0_0;  alias, 1 drivers
v0x7fffd7e338c0 .array "mem_data", 63 0, 7 0;
v0x7fffd7e33980_0 .net "ra", 11 0, L_0x7fffd7e504c0;  1 drivers
v0x7fffd7e33a60_0 .net "rd1", 7 0, L_0x7fffd7e502f0;  alias, 1 drivers
v0x7fffd7e33b20_0 .net "wd4", 7 0, L_0x7fffd7e4ee10;  alias, 1 drivers
v0x7fffd7e33bf0_0 .net "we4", 0 0, v0x7fffd7e3c210_0;  alias, 1 drivers
L_0x7fffd7e4fe90 .concat [ 12 20 0 0], L_0x7fffd7e504c0, L_0x7f17e6530330;
L_0x7fffd7e4ff30 .cmp/ne 32, L_0x7fffd7e4fe90, L_0x7f17e6530378;
L_0x7fffd7e4ffd0 .array/port v0x7fffd7e338c0, L_0x7fffd7e50160;
L_0x7fffd7e50070 .part L_0x7fffd7e504c0, 6, 6;
L_0x7fffd7e50160 .concat [ 6 2 0 0], L_0x7fffd7e50070, L_0x7f17e65303c0;
L_0x7fffd7e502f0 .functor MUXZ 8, L_0x7f17e6530408, L_0x7fffd7e4ffd0, L_0x7fffd7e4ff30, C4<>;
S_0x7fffd7e33d60 .scope module, "memoria_programa" "memprog" 4 43, 6 3 0, S_0x7fffd7dffae0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x7fffd7e3e4e0 .functor BUFZ 16, L_0x7fffd7e4e560, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fffd7e33f00_0 .net *"_s0", 15 0, L_0x7fffd7e4e560;  1 drivers
v0x7fffd7e34000_0 .net *"_s2", 11 0, L_0x7fffd7e4e600;  1 drivers
L_0x7f17e6530060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd7e340e0_0 .net *"_s5", 1 0, L_0x7f17e6530060;  1 drivers
v0x7fffd7e341a0_0 .net "a", 9 0, v0x7fffd7e2f900_0;  alias, 1 drivers
v0x7fffd7e34290_0 .net "clk", 0 0, v0x7fffd7e3dba0_0;  alias, 1 drivers
v0x7fffd7e34380 .array "mem", 1023 0, 15 0;
v0x7fffd7e34420_0 .net "rd", 15 0, L_0x7fffd7e3e4e0;  alias, 1 drivers
L_0x7fffd7e4e560 .array/port v0x7fffd7e34380, L_0x7fffd7e4e600;
L_0x7fffd7e4e600 .concat [ 10 2 0 0], v0x7fffd7e2f900_0, L_0x7f17e6530060;
S_0x7fffd7e34580 .scope module, "mux_stack" "mux2" 4 84, 5 64 0, S_0x7fffd7dffae0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x7fffd7e34700 .param/l "WIDTH" 0 5 64, +C4<00000000000000000000000000001010>;
v0x7fffd7e347d0_0 .net "d0", 9 0, L_0x7fffd7e3e270;  alias, 1 drivers
v0x7fffd7e348c0_0 .net "d1", 9 0, v0x7fffd7e35a90_0;  alias, 1 drivers
v0x7fffd7e34980_0 .net "s", 0 0, v0x7fffd7e3c080_0;  alias, 1 drivers
v0x7fffd7e34a50_0 .net "y", 9 0, L_0x7fffd7e4fcd0;  alias, 1 drivers
L_0x7fffd7e4fcd0 .functor MUXZ 10, L_0x7fffd7e3e270, v0x7fffd7e35a90_0, v0x7fffd7e3c080_0, C4<>;
S_0x7fffd7e34bd0 .scope module, "out" "mux4" 4 111, 5 74 0, S_0x7fffd7dffae0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 8 "d2"
    .port_info 3 /INPUT 8 "d3"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "y"
P_0x7fffd7e34da0 .param/l "WIDTH" 0 5 74, +C4<00000000000000000000000000001000>;
v0x7fffd7e34f70_0 .net "d0", 7 0, L_0x7fffd7e4f510;  alias, 1 drivers
v0x7fffd7e35080_0 .net "d1", 7 0, L_0x7fffd7e505b0;  1 drivers
o0x7f17e6581848 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffd7e35140_0 .net "d2", 7 0, o0x7f17e6581848;  0 drivers
o0x7f17e6581878 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffd7e35230_0 .net "d3", 7 0, o0x7f17e6581878;  0 drivers
v0x7fffd7e35310_0 .net "s", 1 0, v0x7fffd7e3bf70_0;  alias, 1 drivers
v0x7fffd7e35440_0 .var "y", 7 0;
E_0x7fffd7e34ee0/0 .event edge, v0x7fffd7e35310_0, v0x7fffd7e35230_0, v0x7fffd7e35140_0, v0x7fffd7e35080_0;
E_0x7fffd7e34ee0/1 .event edge, v0x7fffd7e2efb0_0;
E_0x7fffd7e34ee0 .event/or E_0x7fffd7e34ee0/0, E_0x7fffd7e34ee0/1;
S_0x7fffd7e35620 .scope module, "pila" "stack" 4 91, 5 102 0, S_0x7fffd7dffae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "popsignal"
    .port_info 3 /INPUT 1 "pushsignal"
    .port_info 4 /OUTPUT 10 "pop"
    .port_info 5 /INPUT 10 "push"
v0x7fffd7e35910_0 .net "clk", 0 0, v0x7fffd7e3dba0_0;  alias, 1 drivers
v0x7fffd7e359d0 .array "memoria_pila", 7 0, 9 0;
v0x7fffd7e35a90_0 .var "pop", 9 0;
v0x7fffd7e35b60_0 .net "popsignal", 0 0, v0x7fffd7e3ba70_0;  alias, 1 drivers
v0x7fffd7e35c00_0 .net "push", 9 0, L_0x7fffd7e4fcd0;  alias, 1 drivers
v0x7fffd7e35d60_0 .net "pushsignal", 0 0, v0x7fffd7e3bb60_0;  alias, 1 drivers
v0x7fffd7e35e20_0 .net "reset", 0 0, v0x7fffd7e3e1d0_0;  alias, 1 drivers
v0x7fffd7e35f10_0 .var "stack_pointer", 2 0;
E_0x7fffd7e35890/0 .event edge, v0x7fffd7e35b60_0, v0x7fffd7e35d60_0;
E_0x7fffd7e35890/1 .event posedge, v0x7fffd7e2f9c0_0;
E_0x7fffd7e35890 .event/or E_0x7fffd7e35890/0, E_0x7fffd7e35890/1;
S_0x7fffd7e360f0 .scope module, "reg1_out" "registro_mod" 4 122, 5 51 0, S_0x7fffd7dffae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x7fffd7e362c0 .param/l "WIDTH" 0 5 51, +C4<00000000000000000000000000001000>;
v0x7fffd7e363a0_0 .net "clk", 0 0, L_0x7fffd7e51790;  alias, 1 drivers
v0x7fffd7e36480_0 .net "d", 7 0, v0x7fffd7e35440_0;  alias, 1 drivers
v0x7fffd7e36540_0 .var "q", 7 0;
v0x7fffd7e36610_0 .net "reset", 0 0, v0x7fffd7e3e1d0_0;  alias, 1 drivers
E_0x7fffd7e146b0/0 .event negedge, v0x7fffd7e363a0_0;
E_0x7fffd7e146b0/1 .event posedge, v0x7fffd7e2f9c0_0;
E_0x7fffd7e146b0 .event/or E_0x7fffd7e146b0/0, E_0x7fffd7e146b0/1;
S_0x7fffd7e36760 .scope module, "reg2_out" "registro_mod" 4 126, 5 51 0, S_0x7fffd7dffae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x7fffd7e36930 .param/l "WIDTH" 0 5 51, +C4<00000000000000000000000000001000>;
v0x7fffd7e36af0_0 .net "clk", 0 0, L_0x7fffd7e51800;  alias, 1 drivers
v0x7fffd7e36bd0_0 .net "d", 7 0, v0x7fffd7e35440_0;  alias, 1 drivers
v0x7fffd7e36ce0_0 .var "q", 7 0;
v0x7fffd7e36da0_0 .net "reset", 0 0, v0x7fffd7e3e1d0_0;  alias, 1 drivers
E_0x7fffd7e36a70/0 .event negedge, v0x7fffd7e36af0_0;
E_0x7fffd7e36a70/1 .event posedge, v0x7fffd7e2f9c0_0;
E_0x7fffd7e36a70 .event/or E_0x7fffd7e36a70/0, E_0x7fffd7e36a70/1;
S_0x7fffd7e36ef0 .scope module, "reg3_out" "registro_mod" 4 130, 5 51 0, S_0x7fffd7dffae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x7fffd7e37070 .param/l "WIDTH" 0 5 51, +C4<00000000000000000000000000001000>;
v0x7fffd7e37230_0 .net "clk", 0 0, L_0x7fffd7e518c0;  alias, 1 drivers
v0x7fffd7e37310_0 .net "d", 7 0, v0x7fffd7e35440_0;  alias, 1 drivers
v0x7fffd7e373d0_0 .var "q", 7 0;
v0x7fffd7e374c0_0 .net "reset", 0 0, v0x7fffd7e3e1d0_0;  alias, 1 drivers
E_0x7fffd7e371b0/0 .event negedge, v0x7fffd7e37230_0;
E_0x7fffd7e371b0/1 .event posedge, v0x7fffd7e2f9c0_0;
E_0x7fffd7e371b0 .event/or E_0x7fffd7e371b0/0, E_0x7fffd7e371b0/1;
S_0x7fffd7e37610 .scope module, "reg4_out" "registro_mod" 4 134, 5 51 0, S_0x7fffd7dffae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x7fffd7e377e0 .param/l "WIDTH" 0 5 51, +C4<00000000000000000000000000001000>;
v0x7fffd7e379a0_0 .net "clk", 0 0, L_0x7fffd7e51930;  alias, 1 drivers
v0x7fffd7e37a80_0 .net "d", 7 0, v0x7fffd7e35440_0;  alias, 1 drivers
v0x7fffd7e37b40_0 .var "q", 7 0;
v0x7fffd7e37c30_0 .net "reset", 0 0, v0x7fffd7e3e1d0_0;  alias, 1 drivers
E_0x7fffd7e37920/0 .event negedge, v0x7fffd7e379a0_0;
E_0x7fffd7e37920/1 .event posedge, v0x7fffd7e2f9c0_0;
E_0x7fffd7e37920 .event/or E_0x7fffd7e37920/0, E_0x7fffd7e37920/1;
S_0x7fffd7e37d80 .scope module, "sumador" "sum" 4 28, 5 30 0, S_0x7fffd7dffae0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
L_0x7f17e6530018 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffd7e38080_0 .net "a", 9 0, L_0x7f17e6530018;  1 drivers
v0x7fffd7e38180_0 .net "b", 9 0, v0x7fffd7e2f900_0;  alias, 1 drivers
v0x7fffd7e38290_0 .net "y", 9 0, L_0x7fffd7e3e440;  alias, 1 drivers
L_0x7fffd7e3e440 .arith/sum 10, L_0x7f17e6530018, v0x7fffd7e2f900_0;
S_0x7fffd7e38390 .scope module, "unidad_alu" "alu" 4 63, 7 1 0, S_0x7fffd7dffae0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x7fffd7e4fab0 .functor NOT 1, L_0x7fffd7e4f980, C4<0>, C4<0>, C4<0>;
v0x7fffd7e38670_0 .net *"_s3", 0 0, L_0x7fffd7e4f980;  1 drivers
v0x7fffd7e38750_0 .net "a", 7 0, L_0x7fffd7e4ee10;  alias, 1 drivers
v0x7fffd7e38860_0 .net "b", 7 0, L_0x7fffd7e4f510;  alias, 1 drivers
v0x7fffd7e38950_0 .net "op_alu", 2 0, v0x7fffd7e3b880_0;  alias, 1 drivers
v0x7fffd7e38a30_0 .var "s", 7 0;
v0x7fffd7e38b60_0 .net "y", 7 0, v0x7fffd7e38a30_0;  alias, 1 drivers
v0x7fffd7e38c20_0 .net "zero", 0 0, L_0x7fffd7e4fab0;  alias, 1 drivers
E_0x7fffd7e38610 .event edge, v0x7fffd7e38950_0, v0x7fffd7e2efb0_0, v0x7fffd7e2eed0_0;
L_0x7fffd7e4f980 .reduce/or v0x7fffd7e38a30_0;
S_0x7fffd7e3b450 .scope module, "unidad_control" "uc" 3 25, 8 1 0, S_0x7fffd7df9050;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /OUTPUT 1 "s_inc"
    .port_info 3 /OUTPUT 1 "we3"
    .port_info 4 /OUTPUT 1 "wez"
    .port_info 5 /OUTPUT 1 "pop"
    .port_info 6 /OUTPUT 1 "push"
    .port_info 7 /OUTPUT 1 "s_stack"
    .port_info 8 /OUTPUT 1 "we4"
    .port_info 9 /OUTPUT 1 "we_out"
    .port_info 10 /OUTPUT 2 "s_inm"
    .port_info 11 /OUTPUT 2 "s_in"
    .port_info 12 /OUTPUT 2 "s_out"
    .port_info 13 /OUTPUT 3 "op_alu"
v0x7fffd7e3b880_0 .var "op_alu", 2 0;
v0x7fffd7e3b9b0_0 .net "opcode", 15 0, L_0x7fffd7e4e870;  alias, 1 drivers
v0x7fffd7e3ba70_0 .var "pop", 0 0;
v0x7fffd7e3bb60_0 .var "push", 0 0;
v0x7fffd7e3bc50_0 .var "s_in", 1 0;
v0x7fffd7e3bd90_0 .var "s_inc", 0 0;
v0x7fffd7e3be80_0 .var "s_inm", 1 0;
v0x7fffd7e3bf70_0 .var "s_out", 1 0;
v0x7fffd7e3c080_0 .var "s_stack", 0 0;
v0x7fffd7e3c120_0 .var "we3", 0 0;
v0x7fffd7e3c210_0 .var "we4", 0 0;
v0x7fffd7e3c300_0 .var "we_out", 0 0;
v0x7fffd7e3c3a0_0 .var "wez", 0 0;
v0x7fffd7e3c490_0 .net "z", 0 0, v0x7fffd7e31070_0;  alias, 1 drivers
E_0x7fffd7e3b820 .event edge, v0x7fffd7e396d0_0;
    .scope S_0x7fffd7e2f4d0;
T_0 ;
    %wait E_0x7fffd7d931e0;
    %load/vec4 v0x7fffd7e2f9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fffd7e2f900_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffd7e2f840_0;
    %assign/vec4 v0x7fffd7e2f900_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffd7e33d60;
T_1 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v0x7fffd7e34380 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fffd7daa0f0;
T_2 ;
    %vpi_call 5 14 "$readmemb", "regfile.dat", v0x7fffd7e2f090 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fffd7daa0f0;
T_3 ;
    %wait E_0x7fffd7d92fe0;
    %load/vec4 v0x7fffd7e2f310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fffd7e2f230_0;
    %load/vec4 v0x7fffd7e2f150_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd7e2f090, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffd7e38390;
T_4 ;
    %wait E_0x7fffd7e38610;
    %load/vec4 v0x7fffd7e38950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fffd7e38a30_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x7fffd7e38750_0;
    %store/vec4 v0x7fffd7e38a30_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x7fffd7e38750_0;
    %inv;
    %store/vec4 v0x7fffd7e38a30_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x7fffd7e38750_0;
    %load/vec4 v0x7fffd7e38860_0;
    %add;
    %store/vec4 v0x7fffd7e38a30_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x7fffd7e38750_0;
    %load/vec4 v0x7fffd7e38860_0;
    %sub;
    %store/vec4 v0x7fffd7e38a30_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x7fffd7e38750_0;
    %load/vec4 v0x7fffd7e38860_0;
    %and;
    %store/vec4 v0x7fffd7e38a30_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x7fffd7e38750_0;
    %load/vec4 v0x7fffd7e38860_0;
    %or;
    %store/vec4 v0x7fffd7e38a30_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x7fffd7e38750_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x7fffd7e38a30_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x7fffd7e38860_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x7fffd7e38a30_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffd7e30c60;
T_5 ;
    %wait E_0x7fffd7d931e0;
    %load/vec4 v0x7fffd7e31110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd7e31070_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fffd7e30de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7fffd7e30fd0_0;
    %assign/vec4 v0x7fffd7e31070_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffd7e32390;
T_6 ;
    %wait E_0x7fffd7e14480;
    %load/vec4 v0x7fffd7e32ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x7fffd7e326f0_0;
    %assign/vec4 v0x7fffd7e32bc0_0, 0;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x7fffd7e327f0_0;
    %assign/vec4 v0x7fffd7e32bc0_0, 0;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x7fffd7e328d0_0;
    %assign/vec4 v0x7fffd7e32bc0_0, 0;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x7fffd7e329c0_0;
    %assign/vec4 v0x7fffd7e32bc0_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffd7e35620;
T_7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd7e35f10_0, 0, 3;
    %end;
    .thread T_7;
    .scope S_0x7fffd7e35620;
T_8 ;
    %wait E_0x7fffd7e35890;
    %load/vec4 v0x7fffd7e35e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd7e35f10_0, 0, 3;
T_8.0 ;
    %load/vec4 v0x7fffd7e35d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7fffd7e35c00_0;
    %load/vec4 v0x7fffd7e35f10_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fffd7e359d0, 4, 0;
    %load/vec4 v0x7fffd7e35f10_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fffd7e35f10_0, 0, 3;
T_8.2 ;
    %load/vec4 v0x7fffd7e35b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x7fffd7e35f10_0;
    %subi 1, 0, 3;
    %store/vec4 v0x7fffd7e35f10_0, 0, 3;
    %load/vec4 v0x7fffd7e35f10_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fffd7e359d0, 4;
    %store/vec4 v0x7fffd7e35a90_0, 0, 10;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffd7e32d60;
T_9 ;
    %vpi_call 5 149 "$readmemb", "memdatafile.dat", v0x7fffd7e338c0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x7fffd7e32d60;
T_10 ;
    %wait E_0x7fffd7d92fe0;
    %load/vec4 v0x7fffd7e33bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fffd7e33b20_0;
    %load/vec4 v0x7fffd7e33980_0;
    %parti/s 6, 0, 2;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd7e338c0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fffd7e312b0;
T_11 ;
    %wait E_0x7fffd7e144c0;
    %load/vec4 v0x7fffd7e319e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x7fffd7e31660_0;
    %assign/vec4 v0x7fffd7e31b10_0, 0;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x7fffd7e31760_0;
    %assign/vec4 v0x7fffd7e31b10_0, 0;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x7fffd7e31840_0;
    %assign/vec4 v0x7fffd7e31b10_0, 0;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x7fffd7e31900_0;
    %assign/vec4 v0x7fffd7e31b10_0, 0;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fffd7e34bd0;
T_12 ;
    %wait E_0x7fffd7e34ee0;
    %load/vec4 v0x7fffd7e35310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x7fffd7e34f70_0;
    %assign/vec4 v0x7fffd7e35440_0, 0;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x7fffd7e35080_0;
    %assign/vec4 v0x7fffd7e35440_0, 0;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x7fffd7e35140_0;
    %assign/vec4 v0x7fffd7e35440_0, 0;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0x7fffd7e35230_0;
    %assign/vec4 v0x7fffd7e35440_0, 0;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fffd7e360f0;
T_13 ;
    %wait E_0x7fffd7e146b0;
    %load/vec4 v0x7fffd7e36610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffd7e36540_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fffd7e36480_0;
    %assign/vec4 v0x7fffd7e36540_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fffd7e36760;
T_14 ;
    %wait E_0x7fffd7e36a70;
    %load/vec4 v0x7fffd7e36da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffd7e36ce0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7fffd7e36bd0_0;
    %assign/vec4 v0x7fffd7e36ce0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fffd7e36ef0;
T_15 ;
    %wait E_0x7fffd7e371b0;
    %load/vec4 v0x7fffd7e374c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffd7e373d0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fffd7e37310_0;
    %assign/vec4 v0x7fffd7e373d0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fffd7e37610;
T_16 ;
    %wait E_0x7fffd7e37920;
    %load/vec4 v0x7fffd7e37c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffd7e37b40_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fffd7e37a80_0;
    %assign/vec4 v0x7fffd7e37b40_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fffd7e3b450;
T_17 ;
    %wait E_0x7fffd7e3b820;
    %load/vec4 v0x7fffd7e3b9b0_0;
    %dup/vec4;
    %pushi/vec4 0, 31, 16;
    %cmp/z;
    %jmp/1 T_17.0, 4;
    %dup/vec4;
    %pushi/vec4 32, 3, 16;
    %cmp/z;
    %jmp/1 T_17.1, 4;
    %dup/vec4;
    %pushi/vec4 36, 0, 16;
    %cmp/z;
    %jmp/1 T_17.2, 4;
    %dup/vec4;
    %pushi/vec4 37, 0, 16;
    %cmp/z;
    %jmp/1 T_17.3, 4;
    %dup/vec4;
    %pushi/vec4 38, 0, 16;
    %cmp/z;
    %jmp/1 T_17.4, 4;
    %dup/vec4;
    %pushi/vec4 40, 0, 16;
    %cmp/z;
    %jmp/1 T_17.5, 4;
    %dup/vec4;
    %pushi/vec4 41, 0, 16;
    %cmp/z;
    %jmp/1 T_17.6, 4;
    %dup/vec4;
    %pushi/vec4 42, 0, 16;
    %cmp/z;
    %jmp/1 T_17.7, 4;
    %dup/vec4;
    %pushi/vec4 43, 0, 16;
    %cmp/z;
    %jmp/1 T_17.8, 4;
    %dup/vec4;
    %pushi/vec4 44, 0, 16;
    %cmp/z;
    %jmp/1 T_17.9, 4;
    %dup/vec4;
    %pushi/vec4 56, 3, 16;
    %cmp/z;
    %jmp/1 T_17.10, 4;
    %dup/vec4;
    %pushi/vec4 60, 3, 16;
    %cmp/z;
    %jmp/1 T_17.11, 4;
    %jmp T_17.13;
T_17.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd7e3bd90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd7e3c120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd7e3c3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3ba70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3bb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c210_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd7e3be80_0, 0, 2;
    %load/vec4 v0x7fffd7e3b9b0_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x7fffd7e3b880_0, 0, 3;
    %jmp T_17.13;
T_17.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd7e3bd90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd7e3c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3ba70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3bb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c210_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffd7e3be80_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd7e3b880_0, 0, 3;
    %jmp T_17.13;
T_17.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3bd90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd7e3c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3ba70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3bb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c210_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd7e3be80_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd7e3b880_0, 0, 3;
    %jmp T_17.13;
T_17.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3ba70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3bb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c210_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd7e3be80_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd7e3b880_0, 0, 3;
    %load/vec4 v0x7fffd7e3c490_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3bd90_0, 0, 1;
    %jmp T_17.15;
T_17.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd7e3bd90_0, 0, 1;
T_17.15 ;
    %jmp T_17.13;
T_17.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3ba70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3bb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c210_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd7e3be80_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd7e3b880_0, 0, 3;
    %load/vec4 v0x7fffd7e3c490_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3bd90_0, 0, 1;
    %jmp T_17.17;
T_17.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd7e3bd90_0, 0, 1;
T_17.17 ;
    %jmp T_17.13;
T_17.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3bd90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd7e3ba70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3bb60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd7e3c080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c3a0_0, 0, 1;
    %jmp T_17.13;
T_17.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd7e3bd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3ba70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd7e3bb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c210_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd7e3be80_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd7e3b880_0, 0, 3;
    %jmp T_17.13;
T_17.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd7e3bd90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd7e3c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3ba70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3bb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c210_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fffd7e3be80_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd7e3b880_0, 0, 3;
    %load/vec4 v0x7fffd7e3b9b0_0;
    %parti/s 2, 8, 5;
    %store/vec4 v0x7fffd7e3bc50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c300_0, 0, 1;
    %jmp T_17.13;
T_17.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd7e3bd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3ba70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3bb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c210_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd7e3be80_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd7e3b880_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd7e3bc50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd7e3c300_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd7e3bf70_0, 0, 2;
    %jmp T_17.13;
T_17.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd7e3bd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3ba70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3bb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c210_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd7e3be80_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd7e3b880_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd7e3bc50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd7e3c300_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffd7e3bf70_0, 0, 2;
    %jmp T_17.13;
T_17.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd7e3bd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3ba70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3bb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd7e3c210_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd7e3be80_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd7e3b880_0, 0, 3;
    %jmp T_17.13;
T_17.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd7e3bd90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd7e3c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3ba70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3bb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3c210_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffd7e3be80_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd7e3b880_0, 0, 3;
    %jmp T_17.13;
T_17.13 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fffd7df0ac0;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd7e3dba0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3dba0_0, 0, 1;
    %delay 3000, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fffd7df0ac0;
T_19 ;
    %delay 3000, 0;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x7fffd7e3dd70_0, 0, 8;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffd7e3dd70_0, 0, 8;
    %end;
    .thread T_19;
    .scope S_0x7fffd7df0ac0;
T_20 ;
    %vpi_call 2 32 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd7e3e1d0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7e3e1d0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x7fffd7df0ac0;
T_21 ;
    %delay 54000, 0;
    %vpi_call 2 45 "$finish" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "componentes.v";
    "memprog.v";
    "alu.v";
    "uc.v";
